
Loading design for application trce from file alu_fetch_implalufetch.ncd.
Design name: alu_fetch
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Wed Apr 10 03:16:57 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o alu_fetch_implAluFetch.twr -gui -msgset C:/Users/Cassandra/Desktop/Arqui2/promote.xml alu_fetch_implAluFetch.ncd alu_fetch_implAluFetch.prf 
Design file:     alu_fetch_implalufetch.ncd
Preference file: alu_fetch_implalufetch.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk" 26.600000 MHz ;
            793 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 27.133ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_585__i7  (from clk +)
   Destination:    FF         Data in        count1_585__i21  (to clk +)

   Delay:              10.213ns  (30.6% logic, 69.4% route), 7 logic levels.

 Constraint Details:

     10.213ns physical path delay SLICE_15 to SLICE_1 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 27.133ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C23A.CLK to     R14C23A.Q0 SLICE_15 (from clk)
ROUTE         2     1.035     R14C23A.Q0 to     R15C23B.C1 count1_7
CTOF_DEL    ---     0.452     R15C23B.C1 to     R15C23B.F1 SLICE_160
ROUTE         1     0.384     R15C23B.F1 to     R15C23B.C0 n9782
CTOF_DEL    ---     0.452     R15C23B.C0 to     R15C23B.F0 SLICE_160
ROUTE         1     0.851     R15C23B.F0 to     R15C24D.A1 n8_adj_650
CTOF_DEL    ---     0.452     R15C24D.A1 to     R15C24D.F1 SLICE_158
ROUTE         1     0.384     R15C24D.F1 to     R15C24D.C0 n7366
CTOF_DEL    ---     0.452     R15C24D.C0 to     R15C24D.F0 SLICE_158
ROUTE         1     1.618     R15C24D.F0 to     R14C20C.C1 n8
CTOF_DEL    ---     0.452     R14C20C.C1 to     R14C20C.F1 SLICE_157
ROUTE         2     0.392     R14C20C.F1 to     R14C20C.C0 n9784
CTOF_DEL    ---     0.452     R14C20C.C0 to     R14C20C.F0 SLICE_157
ROUTE        12     2.428     R14C20C.F0 to    R14C24D.LSR n3865 (to clk)
                  --------
                   10.213   (30.6% logic, 69.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     3.765        OSC.OSC to    R14C23A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     3.765        OSC.OSC to    R14C24D.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 27.133ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_585__i7  (from clk +)
   Destination:    FF         Data in        count1_585__i12  (to clk +)
                   FF                        count1_585__i11

   Delay:              10.213ns  (30.6% logic, 69.4% route), 7 logic levels.

 Constraint Details:

     10.213ns physical path delay SLICE_15 to SLICE_12 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 27.133ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C23A.CLK to     R14C23A.Q0 SLICE_15 (from clk)
ROUTE         2     1.035     R14C23A.Q0 to     R15C23B.C1 count1_7
CTOF_DEL    ---     0.452     R15C23B.C1 to     R15C23B.F1 SLICE_160
ROUTE         1     0.384     R15C23B.F1 to     R15C23B.C0 n9782
CTOF_DEL    ---     0.452     R15C23B.C0 to     R15C23B.F0 SLICE_160
ROUTE         1     0.851     R15C23B.F0 to     R15C24D.A1 n8_adj_650
CTOF_DEL    ---     0.452     R15C24D.A1 to     R15C24D.F1 SLICE_158
ROUTE         1     0.384     R15C24D.F1 to     R15C24D.C0 n7366
CTOF_DEL    ---     0.452     R15C24D.C0 to     R15C24D.F0 SLICE_158
ROUTE         1     1.618     R15C24D.F0 to     R14C20C.C1 n8
CTOF_DEL    ---     0.452     R14C20C.C1 to     R14C20C.F1 SLICE_157
ROUTE         2     0.392     R14C20C.F1 to     R14C20C.C0 n9784
CTOF_DEL    ---     0.452     R14C20C.C0 to     R14C20C.F0 SLICE_157
ROUTE        12     2.428     R14C20C.F0 to    R14C23C.LSR n3865 (to clk)
                  --------
                   10.213   (30.6% logic, 69.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     3.765        OSC.OSC to    R14C23A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     3.765        OSC.OSC to    R14C23C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 27.133ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_585__i7  (from clk +)
   Destination:    FF         Data in        count1_585__i10  (to clk +)
                   FF                        count1_585__i9

   Delay:              10.213ns  (30.6% logic, 69.4% route), 7 logic levels.

 Constraint Details:

     10.213ns physical path delay SLICE_15 to SLICE_13 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 27.133ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C23A.CLK to     R14C23A.Q0 SLICE_15 (from clk)
ROUTE         2     1.035     R14C23A.Q0 to     R15C23B.C1 count1_7
CTOF_DEL    ---     0.452     R15C23B.C1 to     R15C23B.F1 SLICE_160
ROUTE         1     0.384     R15C23B.F1 to     R15C23B.C0 n9782
CTOF_DEL    ---     0.452     R15C23B.C0 to     R15C23B.F0 SLICE_160
ROUTE         1     0.851     R15C23B.F0 to     R15C24D.A1 n8_adj_650
CTOF_DEL    ---     0.452     R15C24D.A1 to     R15C24D.F1 SLICE_158
ROUTE         1     0.384     R15C24D.F1 to     R15C24D.C0 n7366
CTOF_DEL    ---     0.452     R15C24D.C0 to     R15C24D.F0 SLICE_158
ROUTE         1     1.618     R15C24D.F0 to     R14C20C.C1 n8
CTOF_DEL    ---     0.452     R14C20C.C1 to     R14C20C.F1 SLICE_157
ROUTE         2     0.392     R14C20C.F1 to     R14C20C.C0 n9784
CTOF_DEL    ---     0.452     R14C20C.C0 to     R14C20C.F0 SLICE_157
ROUTE        12     2.428     R14C20C.F0 to    R14C23B.LSR n3865 (to clk)
                  --------
                   10.213   (30.6% logic, 69.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     3.765        OSC.OSC to    R14C23A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     3.765        OSC.OSC to    R14C23B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 27.133ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_585__i7  (from clk +)
   Destination:    FF         Data in        count1_585__i8  (to clk +)
                   FF                        count1_585__i7

   Delay:              10.213ns  (30.6% logic, 69.4% route), 7 logic levels.

 Constraint Details:

     10.213ns physical path delay SLICE_15 to SLICE_15 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 27.133ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C23A.CLK to     R14C23A.Q0 SLICE_15 (from clk)
ROUTE         2     1.035     R14C23A.Q0 to     R15C23B.C1 count1_7
CTOF_DEL    ---     0.452     R15C23B.C1 to     R15C23B.F1 SLICE_160
ROUTE         1     0.384     R15C23B.F1 to     R15C23B.C0 n9782
CTOF_DEL    ---     0.452     R15C23B.C0 to     R15C23B.F0 SLICE_160
ROUTE         1     0.851     R15C23B.F0 to     R15C24D.A1 n8_adj_650
CTOF_DEL    ---     0.452     R15C24D.A1 to     R15C24D.F1 SLICE_158
ROUTE         1     0.384     R15C24D.F1 to     R15C24D.C0 n7366
CTOF_DEL    ---     0.452     R15C24D.C0 to     R15C24D.F0 SLICE_158
ROUTE         1     1.618     R15C24D.F0 to     R14C20C.C1 n8
CTOF_DEL    ---     0.452     R14C20C.C1 to     R14C20C.F1 SLICE_157
ROUTE         2     0.392     R14C20C.F1 to     R14C20C.C0 n9784
CTOF_DEL    ---     0.452     R14C20C.C0 to     R14C20C.F0 SLICE_157
ROUTE        12     2.428     R14C20C.F0 to    R14C23A.LSR n3865 (to clk)
                  --------
                   10.213   (30.6% logic, 69.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     3.765        OSC.OSC to    R14C23A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     3.765        OSC.OSC to    R14C23A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 27.133ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_585__i7  (from clk +)
   Destination:    FF         Data in        count1_585__i0  (to clk +)

   Delay:              10.213ns  (30.6% logic, 69.4% route), 7 logic levels.

 Constraint Details:

     10.213ns physical path delay SLICE_15 to SLICE_16 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 27.133ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C23A.CLK to     R14C23A.Q0 SLICE_15 (from clk)
ROUTE         2     1.035     R14C23A.Q0 to     R15C23B.C1 count1_7
CTOF_DEL    ---     0.452     R15C23B.C1 to     R15C23B.F1 SLICE_160
ROUTE         1     0.384     R15C23B.F1 to     R15C23B.C0 n9782
CTOF_DEL    ---     0.452     R15C23B.C0 to     R15C23B.F0 SLICE_160
ROUTE         1     0.851     R15C23B.F0 to     R15C24D.A1 n8_adj_650
CTOF_DEL    ---     0.452     R15C24D.A1 to     R15C24D.F1 SLICE_158
ROUTE         1     0.384     R15C24D.F1 to     R15C24D.C0 n7366
CTOF_DEL    ---     0.452     R15C24D.C0 to     R15C24D.F0 SLICE_158
ROUTE         1     1.618     R15C24D.F0 to     R14C20C.C1 n8
CTOF_DEL    ---     0.452     R14C20C.C1 to     R14C20C.F1 SLICE_157
ROUTE         2     0.392     R14C20C.F1 to     R14C20C.C0 n9784
CTOF_DEL    ---     0.452     R14C20C.C0 to     R14C20C.F0 SLICE_157
ROUTE        12     2.428     R14C20C.F0 to    R14C22A.LSR n3865 (to clk)
                  --------
                   10.213   (30.6% logic, 69.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     3.765        OSC.OSC to    R14C23A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     3.765        OSC.OSC to    R14C22A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 27.133ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_585__i7  (from clk +)
   Destination:    FF         Data in        count1_585__i6  (to clk +)
                   FF                        count1_585__i5

   Delay:              10.213ns  (30.6% logic, 69.4% route), 7 logic levels.

 Constraint Details:

     10.213ns physical path delay SLICE_15 to SLICE_18 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 27.133ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C23A.CLK to     R14C23A.Q0 SLICE_15 (from clk)
ROUTE         2     1.035     R14C23A.Q0 to     R15C23B.C1 count1_7
CTOF_DEL    ---     0.452     R15C23B.C1 to     R15C23B.F1 SLICE_160
ROUTE         1     0.384     R15C23B.F1 to     R15C23B.C0 n9782
CTOF_DEL    ---     0.452     R15C23B.C0 to     R15C23B.F0 SLICE_160
ROUTE         1     0.851     R15C23B.F0 to     R15C24D.A1 n8_adj_650
CTOF_DEL    ---     0.452     R15C24D.A1 to     R15C24D.F1 SLICE_158
ROUTE         1     0.384     R15C24D.F1 to     R15C24D.C0 n7366
CTOF_DEL    ---     0.452     R15C24D.C0 to     R15C24D.F0 SLICE_158
ROUTE         1     1.618     R15C24D.F0 to     R14C20C.C1 n8
CTOF_DEL    ---     0.452     R14C20C.C1 to     R14C20C.F1 SLICE_157
ROUTE         2     0.392     R14C20C.F1 to     R14C20C.C0 n9784
CTOF_DEL    ---     0.452     R14C20C.C0 to     R14C20C.F0 SLICE_157
ROUTE        12     2.428     R14C20C.F0 to    R14C22D.LSR n3865 (to clk)
                  --------
                   10.213   (30.6% logic, 69.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     3.765        OSC.OSC to    R14C23A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     3.765        OSC.OSC to    R14C22D.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 27.133ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_585__i7  (from clk +)
   Destination:    FF         Data in        count1_585__i20  (to clk +)
                   FF                        count1_585__i19

   Delay:              10.213ns  (30.6% logic, 69.4% route), 7 logic levels.

 Constraint Details:

     10.213ns physical path delay SLICE_15 to SLICE_2 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 27.133ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C23A.CLK to     R14C23A.Q0 SLICE_15 (from clk)
ROUTE         2     1.035     R14C23A.Q0 to     R15C23B.C1 count1_7
CTOF_DEL    ---     0.452     R15C23B.C1 to     R15C23B.F1 SLICE_160
ROUTE         1     0.384     R15C23B.F1 to     R15C23B.C0 n9782
CTOF_DEL    ---     0.452     R15C23B.C0 to     R15C23B.F0 SLICE_160
ROUTE         1     0.851     R15C23B.F0 to     R15C24D.A1 n8_adj_650
CTOF_DEL    ---     0.452     R15C24D.A1 to     R15C24D.F1 SLICE_158
ROUTE         1     0.384     R15C24D.F1 to     R15C24D.C0 n7366
CTOF_DEL    ---     0.452     R15C24D.C0 to     R15C24D.F0 SLICE_158
ROUTE         1     1.618     R15C24D.F0 to     R14C20C.C1 n8
CTOF_DEL    ---     0.452     R14C20C.C1 to     R14C20C.F1 SLICE_157
ROUTE         2     0.392     R14C20C.F1 to     R14C20C.C0 n9784
CTOF_DEL    ---     0.452     R14C20C.C0 to     R14C20C.F0 SLICE_157
ROUTE        12     2.428     R14C20C.F0 to    R14C24C.LSR n3865 (to clk)
                  --------
                   10.213   (30.6% logic, 69.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     3.765        OSC.OSC to    R14C23A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     3.765        OSC.OSC to    R14C24C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 27.133ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_585__i7  (from clk +)
   Destination:    FF         Data in        count1_585__i4  (to clk +)
                   FF                        count1_585__i3

   Delay:              10.213ns  (30.6% logic, 69.4% route), 7 logic levels.

 Constraint Details:

     10.213ns physical path delay SLICE_15 to SLICE_20 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 27.133ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C23A.CLK to     R14C23A.Q0 SLICE_15 (from clk)
ROUTE         2     1.035     R14C23A.Q0 to     R15C23B.C1 count1_7
CTOF_DEL    ---     0.452     R15C23B.C1 to     R15C23B.F1 SLICE_160
ROUTE         1     0.384     R15C23B.F1 to     R15C23B.C0 n9782
CTOF_DEL    ---     0.452     R15C23B.C0 to     R15C23B.F0 SLICE_160
ROUTE         1     0.851     R15C23B.F0 to     R15C24D.A1 n8_adj_650
CTOF_DEL    ---     0.452     R15C24D.A1 to     R15C24D.F1 SLICE_158
ROUTE         1     0.384     R15C24D.F1 to     R15C24D.C0 n7366
CTOF_DEL    ---     0.452     R15C24D.C0 to     R15C24D.F0 SLICE_158
ROUTE         1     1.618     R15C24D.F0 to     R14C20C.C1 n8
CTOF_DEL    ---     0.452     R14C20C.C1 to     R14C20C.F1 SLICE_157
ROUTE         2     0.392     R14C20C.F1 to     R14C20C.C0 n9784
CTOF_DEL    ---     0.452     R14C20C.C0 to     R14C20C.F0 SLICE_157
ROUTE        12     2.428     R14C20C.F0 to    R14C22C.LSR n3865 (to clk)
                  --------
                   10.213   (30.6% logic, 69.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     3.765        OSC.OSC to    R14C23A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     3.765        OSC.OSC to    R14C22C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 27.133ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_585__i7  (from clk +)
   Destination:    FF         Data in        count1_585__i18  (to clk +)
                   FF                        count1_585__i17

   Delay:              10.213ns  (30.6% logic, 69.4% route), 7 logic levels.

 Constraint Details:

     10.213ns physical path delay SLICE_15 to SLICE_4 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 27.133ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C23A.CLK to     R14C23A.Q0 SLICE_15 (from clk)
ROUTE         2     1.035     R14C23A.Q0 to     R15C23B.C1 count1_7
CTOF_DEL    ---     0.452     R15C23B.C1 to     R15C23B.F1 SLICE_160
ROUTE         1     0.384     R15C23B.F1 to     R15C23B.C0 n9782
CTOF_DEL    ---     0.452     R15C23B.C0 to     R15C23B.F0 SLICE_160
ROUTE         1     0.851     R15C23B.F0 to     R15C24D.A1 n8_adj_650
CTOF_DEL    ---     0.452     R15C24D.A1 to     R15C24D.F1 SLICE_158
ROUTE         1     0.384     R15C24D.F1 to     R15C24D.C0 n7366
CTOF_DEL    ---     0.452     R15C24D.C0 to     R15C24D.F0 SLICE_158
ROUTE         1     1.618     R15C24D.F0 to     R14C20C.C1 n8
CTOF_DEL    ---     0.452     R14C20C.C1 to     R14C20C.F1 SLICE_157
ROUTE         2     0.392     R14C20C.F1 to     R14C20C.C0 n9784
CTOF_DEL    ---     0.452     R14C20C.C0 to     R14C20C.F0 SLICE_157
ROUTE        12     2.428     R14C20C.F0 to    R14C24B.LSR n3865 (to clk)
                  --------
                   10.213   (30.6% logic, 69.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     3.765        OSC.OSC to    R14C23A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     3.765        OSC.OSC to    R14C24B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 27.133ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_585__i7  (from clk +)
   Destination:    FF         Data in        count1_585__i16  (to clk +)
                   FF                        count1_585__i15

   Delay:              10.213ns  (30.6% logic, 69.4% route), 7 logic levels.

 Constraint Details:

     10.213ns physical path delay SLICE_15 to SLICE_6 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 27.133ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C23A.CLK to     R14C23A.Q0 SLICE_15 (from clk)
ROUTE         2     1.035     R14C23A.Q0 to     R15C23B.C1 count1_7
CTOF_DEL    ---     0.452     R15C23B.C1 to     R15C23B.F1 SLICE_160
ROUTE         1     0.384     R15C23B.F1 to     R15C23B.C0 n9782
CTOF_DEL    ---     0.452     R15C23B.C0 to     R15C23B.F0 SLICE_160
ROUTE         1     0.851     R15C23B.F0 to     R15C24D.A1 n8_adj_650
CTOF_DEL    ---     0.452     R15C24D.A1 to     R15C24D.F1 SLICE_158
ROUTE         1     0.384     R15C24D.F1 to     R15C24D.C0 n7366
CTOF_DEL    ---     0.452     R15C24D.C0 to     R15C24D.F0 SLICE_158
ROUTE         1     1.618     R15C24D.F0 to     R14C20C.C1 n8
CTOF_DEL    ---     0.452     R14C20C.C1 to     R14C20C.F1 SLICE_157
ROUTE         2     0.392     R14C20C.F1 to     R14C20C.C0 n9784
CTOF_DEL    ---     0.452     R14C20C.C0 to     R14C20C.F0 SLICE_157
ROUTE        12     2.428     R14C20C.F0 to    R14C24A.LSR n3865 (to clk)
                  --------
                   10.213   (30.6% logic, 69.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     3.765        OSC.OSC to    R14C23A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     3.765        OSC.OSC to    R14C24A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

Report:   95.593MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 26.600000 MHz ;     |   26.600 MHz|   95.593 MHz|   7  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 3 clocks:

Clock Domain: clk_1   Source: SLICE_66.Q1   Loads: 44
   No transfer within this clock domain is found

Clock Domain: clk_0   Source: SLICE_66.Q0   Loads: 40
   No transfer within this clock domain is found

Clock Domain: clk   Source: OSCinst0.OSC   Loads: 26
   Covered under: FREQUENCY NET "clk" 26.600000 MHz ;

   Data transfers from:
   Clock Domain: clk_1   Source: SLICE_66.Q1
      Covered under: FREQUENCY NET "clk" 26.600000 MHz ;   Transfers: 8


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 809 paths, 1 nets, and 1424 connections (86.04% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Wed Apr 10 03:16:57 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o alu_fetch_implAluFetch.twr -gui -msgset C:/Users/Cassandra/Desktop/Arqui2/promote.xml alu_fetch_implAluFetch.ncd alu_fetch_implAluFetch.prf 
Design file:     alu_fetch_implalufetch.ncd
Preference file: alu_fetch_implalufetch.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk" 26.600000 MHz ;
            793 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_583__i0  (from clk +)
   Destination:    FF         Data in        count_583__i0  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C20A.CLK to     R19C20A.Q1 SLICE_10 (from clk)
ROUTE         1     0.130     R19C20A.Q1 to     R19C20A.A1 n18_adj_645
CTOF_DEL    ---     0.101     R19C20A.A1 to     R19C20A.F1 SLICE_10
ROUTE         1     0.000     R19C20A.F1 to    R19C20A.DI1 n95 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.443        OSC.OSC to    R19C20A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.443        OSC.OSC to    R19C20A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_585__i0  (from clk +)
   Destination:    FF         Data in        count1_585__i0  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_16 to SLICE_16 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_16 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C22A.CLK to     R14C22A.Q1 SLICE_16 (from clk)
ROUTE         1     0.130     R14C22A.Q1 to     R14C22A.A1 n22
CTOF_DEL    ---     0.101     R14C22A.A1 to     R14C22A.F1 SLICE_16
ROUTE         1     0.000     R14C22A.F1 to    R14C22A.DI1 n115 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.443        OSC.OSC to    R14C22A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.443        OSC.OSC to    R14C22A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_585__i5  (from clk +)
   Destination:    FF         Data in        count1_585__i5  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_18 to SLICE_18 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_18 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C22D.CLK to     R14C22D.Q0 SLICE_18 (from clk)
ROUTE         1     0.130     R14C22D.Q0 to     R14C22D.A0 n17
CTOF_DEL    ---     0.101     R14C22D.A0 to     R14C22D.F0 SLICE_18
ROUTE         1     0.000     R14C22D.F0 to    R14C22D.DI0 n110 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.443        OSC.OSC to    R14C22D.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.443        OSC.OSC to    R14C22D.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_585__i3  (from clk +)
   Destination:    FF         Data in        count1_585__i3  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_20 to SLICE_20 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_20 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C22C.CLK to     R14C22C.Q0 SLICE_20 (from clk)
ROUTE         1     0.130     R14C22C.Q0 to     R14C22C.A0 n19
CTOF_DEL    ---     0.101     R14C22C.A0 to     R14C22C.F0 SLICE_20
ROUTE         1     0.000     R14C22C.F0 to    R14C22C.DI0 n112 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.443        OSC.OSC to    R14C22C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.443        OSC.OSC to    R14C22C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_585__i4  (from clk +)
   Destination:    FF         Data in        count1_585__i4  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_20 to SLICE_20 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_20 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C22C.CLK to     R14C22C.Q1 SLICE_20 (from clk)
ROUTE         1     0.130     R14C22C.Q1 to     R14C22C.A1 n18
CTOF_DEL    ---     0.101     R14C22C.A1 to     R14C22C.F1 SLICE_20
ROUTE         1     0.000     R14C22C.F1 to    R14C22C.DI1 n111 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.443        OSC.OSC to    R14C22C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.443        OSC.OSC to    R14C22C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_583__i3  (from clk +)
   Destination:    FF         Data in        count_583__i3  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_5 to SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_5 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C20C.CLK to     R19C20C.Q0 SLICE_5 (from clk)
ROUTE         1     0.130     R19C20C.Q0 to     R19C20C.A0 n15
CTOF_DEL    ---     0.101     R19C20C.A0 to     R19C20C.F0 SLICE_5
ROUTE         1     0.000     R19C20C.F0 to    R19C20C.DI0 n92 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.443        OSC.OSC to    R19C20C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.443        OSC.OSC to    R19C20C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_583__i4  (from clk +)
   Destination:    FF         Data in        count_583__i4  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_5 to SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_5 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C20C.CLK to     R19C20C.Q1 SLICE_5 (from clk)
ROUTE         1     0.130     R19C20C.Q1 to     R19C20C.A1 n14
CTOF_DEL    ---     0.101     R19C20C.A1 to     R19C20C.F1 SLICE_5
ROUTE         1     0.000     R19C20C.F1 to    R19C20C.DI1 n91 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.443        OSC.OSC to    R19C20C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.443        OSC.OSC to    R19C20C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_583__i2  (from clk +)
   Destination:    FF         Data in        count_583__i2  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_7 to SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_7 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C20B.CLK to     R19C20B.Q1 SLICE_7 (from clk)
ROUTE         1     0.130     R19C20B.Q1 to     R19C20B.A1 n16
CTOF_DEL    ---     0.101     R19C20B.A1 to     R19C20B.F1 SLICE_7
ROUTE         1     0.000     R19C20B.F1 to    R19C20B.DI1 n93 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.443        OSC.OSC to    R19C20B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.443        OSC.OSC to    R19C20B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_583__i1  (from clk +)
   Destination:    FF         Data in        count_583__i1  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_7 to SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_7 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C20B.CLK to     R19C20B.Q0 SLICE_7 (from clk)
ROUTE         1     0.130     R19C20B.Q0 to     R19C20B.A0 n17_adj_646
CTOF_DEL    ---     0.101     R19C20B.A0 to     R19C20B.F0 SLICE_7
ROUTE         1     0.000     R19C20B.F0 to    R19C20B.DI0 n94 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.443        OSC.OSC to    R19C20B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.443        OSC.OSC to    R19C20B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_585__i2  (from clk +)
   Destination:    FF         Data in        count1_585__i2  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_9 to SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_9 to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C22B.CLK to     R14C22B.Q1 SLICE_9 (from clk)
ROUTE         1     0.130     R14C22B.Q1 to     R14C22B.A1 n20
CTOF_DEL    ---     0.101     R14C22B.A1 to     R14C22B.F1 SLICE_9
ROUTE         1     0.000     R14C22B.F1 to    R14C22B.DI1 n113 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.443        OSC.OSC to    R14C22B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.443        OSC.OSC to    R14C22B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 26.600000 MHz ;     |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 3 clocks:

Clock Domain: clk_1   Source: SLICE_66.Q1   Loads: 44
   No transfer within this clock domain is found

Clock Domain: clk_0   Source: SLICE_66.Q0   Loads: 40
   No transfer within this clock domain is found

Clock Domain: clk   Source: OSCinst0.OSC   Loads: 26
   Covered under: FREQUENCY NET "clk" 26.600000 MHz ;

   Data transfers from:
   Clock Domain: clk_1   Source: SLICE_66.Q1
      Covered under: FREQUENCY NET "clk" 26.600000 MHz ;   Transfers: 8


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 809 paths, 1 nets, and 1424 connections (86.04% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

