Source Block: hdl/library/common/up_clock_mon.v@48:58@HdlIdDef
  reg             d_count_run_m3 = 'd0;
  reg     [32:0]  d_count = 'd0;

  // internal signals

  wire            up_count_capture_s;
  wire            d_count_reset_s;

  // processor reference

  // Capture on the falling edge of running

Diff Content:
- 53   wire            up_count_capture_s;

Clone Blocks:
