Info: Starting: Create testbench Platform Designer system
Info: /home/user/soc/fb_test/fb_soc/soc_design/testbench/soc_design.ipx
Info: qsys-generate /home/user/soc/fb_test/fb_soc/soc_design.qsys --testbench=STANDARD --output-directory=/home/user/soc/fb_test/fb_soc --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading fb_soc/soc_design.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 18.0]
Progress: Parameterizing module hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_design.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_design.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_design.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_design.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: soc_design.: You have exported the interface hps_0.f2h_axi_slave but not its associated reset interface.  Export the driver(s) of hps_0.h2f_reset
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching /home/user/intelFPGA_lite/18.0/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index /home/user/intelFPGA_lite/18.0/quartus/sopc_builder/bin/root_components.ipx
Info: /home/user/intelFPGA_lite/18.0/quartus/sopc_builder/bin/root_components.ipx: Loading now from components.ipx
Info: Reading index /home/user/intelFPGA_lite/18.0/quartus/sopc_builder/bin/ip_component_categories.ipx
Info: /home/user/intelFPGA_lite/18.0/quartus/sopc_builder/bin/ip_component_categories.ipx described 0 plugins, 0 paths, in 0.00 seconds
Info: /home/user/intelFPGA_lite/18.0/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.00 seconds
Info: /home/user/soc/fb_test/fb_soc/soc_design/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index /home/user/soc/fb_test/fb_soc/soc_design/testbench/soc_design.ipx
Progress: Loading fb_soc/soc_design.qsys
Info: /home/user/soc/fb_test/fb_soc/* matched 42 files in 0.00 seconds
Info: /home/user/soc/fb_test/fb_soc/ip/**/* matched 0 files in 0.00 seconds
Info: /home/user/soc/fb_test/fb_soc/*/* matched 253 files in 0.00 seconds
Info: /home/user/soc/fb_test/fb_soc/soc_design/testbench/soc_design.ipx described 0 plugins, 3 paths, in 0.00 seconds
Info: /home/user/soc/fb_test/fb_soc/soc_design/testbench/* matched 4 files in 0.00 seconds
Info: /home/user/soc/fb_test/fb_soc/soc_design/testbench/*/* matched 0 files in 0.00 seconds
Info: /home/user/.altera.quartus/ip/18.0/**/* matched 0 files in 0.00 seconds
Info: /home/user/intelFPGA_lite/18.0/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0.00 seconds
Info: /home/user/intelFPGA_lite/18.0/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0.00 seconds
Info: /home/user/intelFPGA_lite/18.0/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0.00 seconds
Info: Reading index /home/user/intelFPGA_lite/18.0/ip/altera/altera_components.ipx
Info: /home/user/intelFPGA_lite/18.0/ip/altera/altera_components.ipx described 2031 plugins, 0 paths, in 0.13 seconds
Info: /home/user/intelFPGA_lite/18.0/ip/**/* matched 138 files in 0.13 seconds
Info: /home/user/intelFPGA_lite/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index /home/user/intelFPGA_lite/18.0/quartus/sopc_builder/builtin.ipx
Info: /home/user/intelFPGA_lite/18.0/quartus/sopc_builder/builtin.ipx described 83 plugins, 0 paths, in 0.01 seconds
Info: /home/user/intelFPGA_lite/18.0/quartus/sopc_builder/**/* matched 9 files in 0.01 seconds
Info: Reading index /home/user/intelFPGA_lite/18.0/quartus/common/librarian/factories/index.ipx
Info: /home/user/intelFPGA_lite/18.0/quartus/common/librarian/factories/index.ipx described 151 plugins, 0 paths, in 0.01 seconds
Info: /home/user/intelFPGA_lite/18.0/quartus/common/librarian/factories/**/* matched 4 files in 0.01 seconds
Info: /home/user/intelFPGA_lite/18.0/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: /home/user/intelFPGA_lite/18.0/quartus/sopc_builder/bin/root_components.ipx described 0 plugins, 13 paths, in 0.16 seconds
Info: /home/user/intelFPGA_lite/18.0/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.16 seconds
Progress: 
Progress: 
Progress: 
Info: Running script /home/user/intelFPGA_lite/18.0/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: soc_design
Info: TB_Gen: System design is: soc_design
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property hps_0_f2h_axi_slave EXPORT_OF
Info: get_instance_property hps_0 CLASS_NAME
Info: get_instance_assignment hps_0 testbench.partner.map.f2h_axi_slave
Info: get_interface_property hps_io EXPORT_OF
Info: get_instance_property hps_0 CLASS_NAME
Info: get_instance_assignment hps_0 testbench.partner.map.hps_io
Info: get_interface_property memory EXPORT_OF
Info: get_instance_property hps_0 CLASS_NAME
Info: get_instance_assignment hps_0 testbench.partner.map.memory
Info: send_message Info TB_Gen: Creating testbench system : soc_design_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : soc_design_tb with all standard BFMs
Info: create_system soc_design_tb
Info: add_instance soc_design_inst soc_design 
Info: set_use_testbench_naming_pattern true soc_design
Info: get_instance_interfaces soc_design_inst
Info: get_instance_interface_property soc_design_inst clk CLASS_NAME
Info: get_instance_interface_property soc_design_inst hps_0_f2h_axi_slave CLASS_NAME
Info: get_instance_interface_property soc_design_inst hps_io CLASS_NAME
Info: get_instance_interface_property soc_design_inst memory CLASS_NAME
Info: get_instance_interface_property soc_design_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property soc_design_inst clk CLASS_NAME
Info: add_instance soc_design_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property soc_design_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value soc_design_inst clk clockRate
Info: set_instance_parameter_value soc_design_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value soc_design_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property soc_design_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property soc_design_inst clk CLASS_NAME
Info: get_instance_interfaces soc_design_inst_clk_bfm
Info: get_instance_interface_property soc_design_inst_clk_bfm clk CLASS_NAME
Info: add_connection soc_design_inst_clk_bfm.clk soc_design_inst.clk
Info: get_instance_interface_property soc_design_inst hps_0_f2h_axi_slave CLASS_NAME
Info: send_message Info TB_Gen: altera_axi_slave found: hps_0_f2h_axi_slave
Info: TB_Gen: altera_axi_slave found: hps_0_f2h_axi_slave
Info: get_instance_interface_property soc_design_inst hps_0_f2h_axi_slave CLASS_NAME
Info: add_instance soc_design_inst_hps_0_f2h_axi_slave_bfm mgc_axi_master 
Info: get_instance_property soc_design_inst_hps_0_f2h_axi_slave_bfm CLASS_NAME
Info: get_instance_interface_ports soc_design_inst hps_0_f2h_axi_slave
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_araddr ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_arburst ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_arcache ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_arid ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_arlen ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_arlock ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_arprot ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_arready ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_arsize ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_aruser ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_arvalid ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_awaddr ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_awaddr WIDTH
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_awburst ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_awcache ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_awid ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_awid WIDTH
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_awlen ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_awlock ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_awprot ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_awready ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_awsize ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_awuser ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_awvalid ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_bid ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_bready ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_bresp ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_bvalid ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_rdata ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_rdata WIDTH
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_rid ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_rlast ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_rready ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_rresp ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_rvalid ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_wdata ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_wdata WIDTH
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_wid ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_wlast ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_wready ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_wstrb ROLE
Info: get_instance_interface_port_property soc_design_inst hps_0_f2h_axi_slave hps_0_f2h_axi_slave_wvalid ROLE
Info: set_instance_parameter_value soc_design_inst_hps_0_f2h_axi_slave_bfm AXI_ADDRESS_WIDTH 32
Info: set_instance_parameter_value soc_design_inst_hps_0_f2h_axi_slave_bfm AXI_RDATA_WIDTH 32
Info: set_instance_parameter_value soc_design_inst_hps_0_f2h_axi_slave_bfm AXI_WDATA_WIDTH 32
Info: set_instance_parameter_value soc_design_inst_hps_0_f2h_axi_slave_bfm AXI_ID_WIDTH 8
Info: set_instance_parameter_value soc_design_inst_hps_0_f2h_axi_slave_bfm index 0
Info: get_instance_property soc_design_inst_hps_0_f2h_axi_slave_bfm CLASS_NAME
Info: get_instance_interfaces soc_design_inst_hps_0_f2h_axi_slave_bfm
Info: get_instance_interface_property soc_design_inst_hps_0_f2h_axi_slave_bfm altera_axi_master CLASS_NAME
Info: get_instance_interface_property soc_design_inst_hps_0_f2h_axi_slave_bfm clock_sink CLASS_NAME
Info: get_instance_interface_property soc_design_inst_hps_0_f2h_axi_slave_bfm reset_sink CLASS_NAME
Info: get_instance_property soc_design_inst_hps_0_f2h_axi_slave_bfm CLASS_NAME
Info: get_instance_interface_parameter_value soc_design_inst hps_0_f2h_axi_slave associatedClock
Info: get_instance_interface_property soc_design_inst clk CLASS_NAME
Info: get_instance_interfaces soc_design_inst_clk_bfm
Info: get_instance_interface_property soc_design_inst_clk_bfm clk CLASS_NAME
Info: add_connection soc_design_inst_clk_bfm.clk soc_design_inst_hps_0_f2h_axi_slave_bfm.clock_sink
Info: get_instance_interfaces soc_design_inst_hps_0_f2h_axi_slave_bfm
Info: get_instance_interface_property soc_design_inst_hps_0_f2h_axi_slave_bfm altera_axi_master CLASS_NAME
Info: get_instance_interface_property soc_design_inst_hps_0_f2h_axi_slave_bfm clock_sink CLASS_NAME
Info: get_instance_interface_property soc_design_inst_hps_0_f2h_axi_slave_bfm reset_sink CLASS_NAME
Info: get_instance_property soc_design_inst_hps_0_f2h_axi_slave_bfm CLASS_NAME
Info: get_instance_interface_parameter_value soc_design_inst hps_0_f2h_axi_slave associatedReset
Info: get_instance_interface_property soc_design_inst_hps_0_f2h_axi_slave_bfm reset_sink CLASS_NAME
Info: add_instance soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm altera_avalon_reset_source 
Info: get_instance_interface_ports soc_design_inst_hps_0_f2h_axi_slave_bfm reset_sink
Info: get_instance_interface_port_property soc_design_inst_hps_0_f2h_axi_slave_bfm reset_sink ARESETn ROLE
Info: get_instance_interface_port_property soc_design_inst_hps_0_f2h_axi_slave_bfm reset_sink ARESETn ROLE
Info: set_instance_parameter_value soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_interfaces soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm
Info: get_instance_interface_property soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm clk CLASS_NAME
Info: get_instance_interface_property soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm reset CLASS_NAME
Info: get_instance_property soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm CLASS_NAME
Info: get_instance_interface_parameter_value soc_design_inst_hps_0_f2h_axi_slave_bfm reset_sink associatedClock
Info: get_instance_interface_property soc_design_inst_hps_0_f2h_axi_slave_bfm clock_sink CLASS_NAME
Info: get_instance_interface_property soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm clk CLASS_NAME
Info: add_instance soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm_clk_bfm altera_avalon_clock_source 
Info: get_instance_interface_parameter_value soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm clk clockRate
Info: send_message Warning TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Warning: TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Info: set_instance_parameter_value soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm_clk_bfm CLOCK_RATE 50000000
Info: set_instance_parameter_value soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm_clk_bfm CLOCK_UNIT 1
Info: send_message Info TB_Gen: soc_design_inst_hps_0_f2h_axi_slave_bfm.reset_sink associatedClock: clock_sink is not exported; creating new clock source for it: soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm_clk_bfm
Info: TB_Gen: soc_design_inst_hps_0_f2h_axi_slave_bfm.reset_sink associatedClock: clock_sink is not exported; creating new clock source for it: soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm_clk_bfm
Info: get_instance_interfaces soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm_clk_bfm
Info: get_instance_interface_property soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm_clk_bfm clk CLASS_NAME
Info: add_connection soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm_clk_bfm.clk soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm.clk
Info: get_instance_interfaces soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm
Info: get_instance_interface_property soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm clk CLASS_NAME
Info: get_instance_interface_property soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm reset CLASS_NAME
Info: send_message Warning TB_Gen: soc_design_inst_hps_0_f2h_axi_slave_bfm is not associated to any reset; connecting soc_design_inst_hps_0_f2h_axi_slave_bfm to 'soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm.reset'
Warning: TB_Gen: soc_design_inst_hps_0_f2h_axi_slave_bfm is not associated to any reset; connecting soc_design_inst_hps_0_f2h_axi_slave_bfm to 'soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm.reset'
Info: add_connection soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm.reset soc_design_inst_hps_0_f2h_axi_slave_bfm.reset_sink
Info: get_instance_interface_property soc_design_inst hps_0_f2h_axi_slave CLASS_NAME
Info: get_instance_interfaces soc_design_inst_hps_0_f2h_axi_slave_bfm
Info: get_instance_interface_property soc_design_inst_hps_0_f2h_axi_slave_bfm altera_axi_master CLASS_NAME
Info: get_instance_interface_property soc_design_inst_hps_0_f2h_axi_slave_bfm clock_sink CLASS_NAME
Info: get_instance_interface_property soc_design_inst_hps_0_f2h_axi_slave_bfm reset_sink CLASS_NAME
Info: add_connection soc_design_inst_hps_0_f2h_axi_slave_bfm.altera_axi_master soc_design_inst.hps_0_f2h_axi_slave
Info: get_instance_interface_property soc_design_inst hps_io CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: hps_io
Info: TB_Gen: conduit_end found: hps_io
Info: get_instance_interface_property soc_design_inst hps_io CLASS_NAME
Info: add_instance soc_design_inst_hps_io_bfm altera_conduit_bfm 
Info: get_instance_property soc_design_inst_hps_io_bfm CLASS_NAME
Info: get_instance_interface_parameter_value soc_design_inst hps_io associatedClock
Info: get_instance_interface_parameter_value soc_design_inst hps_io associatedReset
Info: get_instance_interface_ports soc_design_inst hps_io
Info: get_instance_interface_port_property soc_design_inst hps_io hps_io_hps_io_gpio_inst_GPIO53 ROLE
Info: get_instance_interface_port_property soc_design_inst hps_io hps_io_hps_io_gpio_inst_GPIO53 WIDTH
Info: get_instance_interface_port_property soc_design_inst hps_io hps_io_hps_io_gpio_inst_GPIO53 DIRECTION
Info: set_instance_parameter_value soc_design_inst_hps_io_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value soc_design_inst_hps_io_bfm ENABLE_RESET 0
Info: set_instance_parameter_value soc_design_inst_hps_io_bfm SIGNAL_ROLES hps_io_gpio_inst_GPIO53
Info: set_instance_parameter_value soc_design_inst_hps_io_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value soc_design_inst_hps_io_bfm SIGNAL_DIRECTIONS bidir
Info: get_instance_property soc_design_inst_hps_io_bfm CLASS_NAME
Info: get_instance_interface_property soc_design_inst hps_io CLASS_NAME
Info: get_instance_interfaces soc_design_inst_hps_io_bfm
Info: get_instance_interface_property soc_design_inst_hps_io_bfm conduit CLASS_NAME
Info: add_connection soc_design_inst_hps_io_bfm.conduit soc_design_inst.hps_io
Info: get_instance_interface_property soc_design_inst memory CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: memory
Info: TB_Gen: conduit_end found: memory
Info: get_instance_interface_property soc_design_inst memory CLASS_NAME
Info: add_instance soc_design_inst_memory_bfm altera_conduit_bfm 
Info: get_instance_property soc_design_inst_memory_bfm CLASS_NAME
Info: get_instance_interface_parameter_value soc_design_inst memory associatedClock
Info: get_instance_interface_parameter_value soc_design_inst memory associatedReset
Info: get_instance_interface_ports soc_design_inst memory
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_a ROLE
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_a WIDTH
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_a DIRECTION
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_ba ROLE
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_ba WIDTH
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_ba DIRECTION
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_cas_n ROLE
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_cas_n WIDTH
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_cas_n DIRECTION
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_ck ROLE
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_ck WIDTH
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_ck DIRECTION
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_ck_n ROLE
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_ck_n WIDTH
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_ck_n DIRECTION
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_cke ROLE
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_cke WIDTH
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_cke DIRECTION
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_cs_n ROLE
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_cs_n WIDTH
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_cs_n DIRECTION
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_dm ROLE
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_dm WIDTH
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_dm DIRECTION
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_dq ROLE
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_dq WIDTH
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_dq DIRECTION
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_dqs ROLE
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_dqs WIDTH
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_dqs DIRECTION
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_dqs_n ROLE
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_dqs_n WIDTH
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_dqs_n DIRECTION
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_odt ROLE
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_odt WIDTH
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_odt DIRECTION
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_ras_n ROLE
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_ras_n WIDTH
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_ras_n DIRECTION
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_reset_n ROLE
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_reset_n WIDTH
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_reset_n DIRECTION
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_we_n ROLE
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_we_n WIDTH
Info: get_instance_interface_port_property soc_design_inst memory memory_mem_we_n DIRECTION
Info: get_instance_interface_port_property soc_design_inst memory memory_oct_rzqin ROLE
Info: get_instance_interface_port_property soc_design_inst memory memory_oct_rzqin WIDTH
Info: get_instance_interface_port_property soc_design_inst memory memory_oct_rzqin DIRECTION
Info: set_instance_parameter_value soc_design_inst_memory_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value soc_design_inst_memory_bfm ENABLE_RESET 0
Info: set_instance_parameter_value soc_design_inst_memory_bfm SIGNAL_ROLES mem_a mem_ba mem_cas_n mem_ck mem_ck_n mem_cke mem_cs_n mem_dm mem_dq mem_dqs mem_dqs_n mem_odt mem_ras_n mem_reset_n mem_we_n oct_rzqin
Info: set_instance_parameter_value soc_design_inst_memory_bfm SIGNAL_WIDTHS 15 3 1 1 1 1 1 4 32 4 4 1 1 1 1 1
Info: set_instance_parameter_value soc_design_inst_memory_bfm SIGNAL_DIRECTIONS input input input input input input input input bidir bidir bidir input input input input output
Info: get_instance_property soc_design_inst_memory_bfm CLASS_NAME
Info: get_instance_interface_property soc_design_inst memory CLASS_NAME
Info: get_instance_interfaces soc_design_inst_memory_bfm
Info: get_instance_interface_property soc_design_inst_memory_bfm conduit CLASS_NAME
Info: add_connection soc_design_inst_memory_bfm.conduit soc_design_inst.memory
Info: send_message Info TB_Gen: Saving testbench system: soc_design_tb.qsys
Info: TB_Gen: Saving testbench system: soc_design_tb.qsys
Info: save_system soc_design_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: /home/user/soc/fb_test/fb_soc/soc_design/testbench/soc_design_tb.qsys
Info: Done
Info: qsys-generate /home/user/soc/fb_test/fb_soc/soc_design.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=/home/user/soc/fb_test/fb_soc/soc_design/testbench/soc_design_tb/simulation --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading testbench/soc_design_tb.qsys
Progress: Reading input file
Progress: Adding soc_design_inst [soc_design 1.0]
Progress: Parameterizing module soc_design_inst
Progress: Adding soc_design_inst_clk_bfm [altera_avalon_clock_source 18.0]
Progress: Parameterizing module soc_design_inst_clk_bfm
Progress: Adding soc_design_inst_hps_0_f2h_axi_slave_bfm [mgc_axi_master 10.4.3.0]
Progress: Parameterizing module soc_design_inst_hps_0_f2h_axi_slave_bfm
Progress: Adding soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm [altera_avalon_reset_source 18.0]
Progress: Parameterizing module soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm
Progress: Adding soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm_clk_bfm [altera_avalon_clock_source 18.0]
Progress: Parameterizing module soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm_clk_bfm
Progress: Adding soc_design_inst_hps_io_bfm [altera_conduit_bfm 18.0]
Progress: Parameterizing module soc_design_inst_hps_io_bfm
Progress: Adding soc_design_inst_memory_bfm [altera_conduit_bfm 18.0]
Progress: Parameterizing module soc_design_inst_memory_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_design_tb.soc_design_inst.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_design_tb.soc_design_inst.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_design_tb.soc_design_inst.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_design_tb.soc_design_inst.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: soc_design_tb.soc_design_inst.: You have exported the interface hps_0.f2h_axi_slave but not its associated reset interface.  Export the driver(s) of hps_0.h2f_reset
Error: soc_design_tb.soc_design_inst.hps_0_f2h_axi_slave: Interface must have an associated reset
Info: soc_design_tb.soc_design_inst_clk_bfm: Elaborate: altera_clock_source
Info: soc_design_tb.soc_design_inst_clk_bfm:            $Revision: #2 $
Info: soc_design_tb.soc_design_inst_clk_bfm:            $Date: 2018/03/09 $
Info: soc_design_tb.soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm: Elaborate: altera_reset_source
Info: soc_design_tb.soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm:            $Revision: #2 $
Info: soc_design_tb.soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm:            $Date: 2018/03/09 $
Info: soc_design_tb.soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm: Reset is negatively asserted.
Info: soc_design_tb.soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm_clk_bfm: Elaborate: altera_clock_source
Info: soc_design_tb.soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm_clk_bfm:            $Revision: #2 $
Info: soc_design_tb.soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm_clk_bfm:            $Date: 2018/03/09 $
Info: soc_design_tb: Generating soc_design_tb "soc_design_tb" for SIM_VERILOG
Info: Interconnect is inserted between master soc_design_inst_hps_0_f2h_axi_slave_bfm.altera_axi_master and slave soc_design_inst.hps_0_f2h_axi_slave because the master has awuser signal 8 bit wide, but the slave is 5 bit wide.
Info: Interconnect is inserted between master soc_design_inst_hps_0_f2h_axi_slave_bfm.altera_axi_master and slave soc_design_inst.hps_0_f2h_axi_slave because the master has aruser signal 8 bit wide, but the slave is 5 bit wide.
Error: soc_design_inst_hps_0_f2h_axi_slave_bfm_altera_axi_master_id_pad.m0: Cannot connect reset for soc_design_inst_hps_0_f2h_axi_slave_bfm_altera_axi_master_id_pad.m0 because soc_design_inst.hps_0_f2h_axi_slave has no associated reset
Error: Generation stopped, 9 or more modules remaining
Info: soc_design_tb: Done "soc_design_tb" with 9 modules, 1 files
Error: qsys-generate failed with exit code 1: 3 Errors, 3 Warnings
Error: There were errors creating the testbench system.
Info: Finished: Create testbench Platform Designer system
