
simple_monitor.elf:     file format elf32-littlearm

SYMBOL TABLE:
08000000 l    d  .isr_vector	00000000 .isr_vector
08000188 l    d  .text	00000000 .text
08006c74 l    d  .rodata	00000000 .rodata
0801734c l    d  .init_array	00000000 .init_array
08017354 l    d  .fini_array	00000000 .fini_array
20000000 l    d  .data	00000000 .data
20000a44 l    d  .bss	00000000 .bss
20001c8c l    d  ._user_heap_stack	00000000 ._user_heap_stack
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
08017d9c l    d  .parsetable	00000000 .parsetable
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 Drivers/CMSIS/Device/ST/STM32F3xx/Source/Templates/gcc/startup_stm32f303xc.o
f1e0f85f l       *ABS*	00000000 BootRAM
08004ea8 l       .text	00000000 LoopCopyDataInit
08004ea0 l       .text	00000000 CopyDataInit
08004ebc l       .text	00000000 LoopFillZerobss
08004eb6 l       .text	00000000 FillZerobss
08004ece l       .text	00000000 LoopForever
08004ee8 l       .text	00000000 Infinite_Loop
00000000 l    df *ABS*	00000000 crtstuff.c
08006c5c l     O .text	00000000 __EH_FRAME_BEGIN__
08000188 l     F .text	00000000 deregister_tm_clones
080001b0 l     F .text	00000000 register_tm_clones
080001e0 l     F .text	00000000 __do_global_dtors_aux
20000a44 l       .bss	00000000 completed.6140
08017354 l     O .fini_array	00000000 __do_global_dtors_aux_fini_array_entry
08000210 l     F .text	00000000 frame_dummy
20000a48 l       .bss	00000000 object.6145
08017350 l     O .init_array	00000000 __frame_dummy_init_array_entry
00000000 l    df *ABS*	00000000 mycode.o
20000004 l       .data	00000000 LEDaddress
00000000 l    df *ABS*	00000000 lib_a-memcpy.o
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 monitor.c
00000000 l    df *ABS*	00000000 parser.c
08006e99 l     O .rodata	00000006 __FUNCTION__.5745
2000000c l     O .data	00000004 buf.5730
20000a60 l     O .bss	00000004 count.5728
20000a64 l     O .bss	00000004 saved.5729
20000010 l     O .data	00000004 printPrompt.5731
00000000 l    df *ABS*	00000000 dump.c
20000014 l     O .data	00000004 count.5157
20000a68 l     O .bss	00000004 address.5156
00000000 l    df *ABS*	00000000 syscall.c
20000a6c l     O .bss	00000004 heap_end.5621
00000000 l    df *ABS*	00000000 terminal.c
08000964 l     F .text	00000080 USBD_CDC_DataIn
20000a70 l     O .bss	00000124 TerminalState
00000000 l    df *ABS*	00000000 decoder.c
00000000 l    df *ABS*	00000000 printf_stdarg.c
080010b0 l     F .text	00000028 printchar
080010d8 l     F .text	00000082 prints
0800115a l     F .text	0000009a printi
080011f4 l     F .text	00000120 print
00000000 l    df *ABS*	00000000 mytest.c
00000000 l    df *ABS*	00000000 system_stm32f3xx.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal_rcc.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal.c
20000b94 l     O .bss	00000004 uwTick
00000000 l    df *ABS*	00000000 stm32f3xx_hal_cortex.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal_gpio.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal_pcd.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal_pcd_ex.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal_i2c.c
08002ed4 l     F .text	00000024 I2C_TransferConfig
08002ef8 l     F .text	00000090 I2C_IsAcknowledgeFailed
08002f88 l     F .text	00000068 I2C_WaitOnFlagUntilTimeout
08002ff0 l     F .text	00000054 I2C_WaitOnTXISFlagUntilTimeout
08003044 l     F .text	00000066 I2C_RequestMemoryWrite
080030aa l     F .text	00000064 I2C_RequestMemoryRead
0800310e l     F .text	00000050 I2C_WaitOnSTOPFlagUntilTimeout
00000000 l    df *ABS*	00000000 stm32f3xx_hal_spi.c
0800342a l     F .text	0000008a SPI_WaitFlagStateUntilTimeout
080034b4 l     F .text	0000009a SPI_WaitFifoStateUntilTimeout
0800354e l     F .text	00000042 SPI_EndRxTxTransaction
00000000 l    df *ABS*	00000000 usbd_core.c
00000000 l    df *ABS*	00000000 usbd_ctlreq.c
20000b98 l     O .bss	00000001 cfgidx.10049
00000000 l    df *ABS*	00000000 usbd_ioreq.c
00000000 l    df *ABS*	00000000 usbd_cdc.c
08003ef8 l     F .text	00000012 USBD_CDC_DataIn
08003f0a l     F .text	00000028 USBD_CDC_EP0_RxReady
08003f34 l     F .text	0000000c USBD_CDC_GetFSCfgDesc
08003f40 l     F .text	0000000c USBD_CDC_GetHSCfgDesc
08003f4c l     F .text	0000000c USBD_CDC_GetOtherSpeedCfgDesc
08003f64 l     F .text	0000002e USBD_CDC_DataOut
08003f92 l     F .text	0000005a USBD_CDC_Setup
08003fec l     F .text	0000003a USBD_CDC_DeInit
08004026 l     F .text	00000086 USBD_CDC_Init
20000098 l     O .data	0000000a USBD_CDC_DeviceQualifierDesc
00000000 l    df *ABS*	00000000 usbd_conf.c
20000b9c l     O .bss	00000230 mem.10264
00000000 l    df *ABS*	00000000 usbd_desc.c
08004368 l     F .text	00000028 IntToUnicode
00000000 l    df *ABS*	00000000 usbd_cdc_interface.c
0800443c l     F .text	00000004 CDC_Itf_DeInit
08004440 l     F .text	00000020 CDC_Itf_Receive
08004460 l     F .text	00000018 CDC_Itf_Init
08004478 l     F .text	00000058 CDC_Itf_Control
00000000 l    df *ABS*	00000000 stm32f3_discovery.c
080044d0 l     F .text	00000080 SPIx_Init
08004550 l     F .text	00000040 SPIx_WriteRead
08004590 l     F .text	0000006c I2Cx_Init
20000dcc l     O .bss	00000060 SpiHandle
20000e2c l     O .bss	00000038 I2cHandle
00000000 l    df *ABS*	00000000 stm32f3_discovery_accelerometer.c
20000e64 l     O .bss	00000004 AccelerometerDrv
00000000 l    df *ABS*	00000000 stm32f3_discovery_gyroscope.c
20000e68 l     O .bss	00000004 GyroscopeDrv
00000000 l    df *ABS*	00000000 lsm303dlhc.c
00000000 l    df *ABS*	00000000 l3gd20.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 errno.c
00000000 l    df *ABS*	00000000 fini.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 putchar.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 setvbuf.c
00000000 l    df *ABS*	00000000 strcasecmp.c
00000000 l    df *ABS*	00000000 strcpy.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 strtok.c
00000000 l    df *ABS*	00000000 strtok_r.c
00000000 l    df *ABS*	00000000 strtoul.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
080055a0 l     F .text	00000018 register_fini
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr-stub.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 /usr/lib/gcc/arm-none-eabi/4.8.2/armv7e-m/softfp/crti.o
00000000 l    df *ABS*	00000000 /usr/lib/gcc/arm-none-eabi/4.8.2/armv7e-m/softfp/crtn.o
00000000 l    df *ABS*	00000000 STM32F30x_decoder.c
00000000 l    df *ABS*	00000000 ctype_.c
00000000 l    df *ABS*	00000000 impure.c
20000208 l     O .data	00000428 impure_data
00000000 l    df *ABS*	00000000 
00000400 l       *ABS*	00000000 _Min_Stack_Size
00000000 l       *UND*	00000000 HAL_DMA_Start_IT
08017358 l       .fini_array	00000000 __fini_array_end
20000a44 l       .bss	00000000 __bss_start__
20001c8c l       .bss	00000000 __bss_end__
00000200 l       *ABS*	00000000 _Min_Heap_Size
00000000 l       *UND*	00000000 HAL_DMA_Abort
00000000 l       *UND*	00000000 software_init_hook
08017354 l       .fini_array	00000000 __fini_array_start
08017354 l       .init_array	00000000 __init_array_end
00000000 l       *UND*	00000000 hardware_init_hook
0801734c l       .init_array	00000000 __preinit_array_end
00000000 l       *UND*	00000000 __stack
0801734c l       .init_array	00000000 __init_array_start
00000000 l       *UND*	00000000 _exit
0801734c l       .init_array	00000000 __preinit_array_start
08004ee8  w    F .text	00000002 RTC_Alarm_IRQHandler
080121e8 g     O .rodata	00000010 RTC_BKP19R_fields
08017198 g     O .rodata	00000010 APBAHBPrescTable
0800835c g     O .rodata	00000058 TIM2_SR_fields
0800f870 g     O .rodata	00000108 CAN_F10R1_fields
08013068 g     O .rodata	00000010 TIM16_DMAR_fields
08005028 g     F .text	00000012 putchar
08004ee8  w    F .text	00000002 TIM8_TRG_COM_IRQHandler
08011dd8 g     O .rodata	00000010 I2C1_RXDR_fields
08004a64 g     F .text	0000001e LSM303DLHC_AccFilterCmd
08004ee8  w    F .text	00000002 TIM8_CC_IRQHandler
080123b8 g     O .rodata	00000038 TIM6_CR1_fields
08007f98 g     O .rodata	00000050 I2C1_ICR_fields
0800095c g     F .text	00000004 _isatty_r
20000ea0 g     O .bss	00000050 input_b
080120a8 g     O .rodata	00000010 TIM2_PSC_fields
08008bb4 g     O .rodata	00000030 TIM17_CCMR1_Output_fields
0800520c g     F .text	000000ba strcpy
08012648 g     O .rodata	00000058 COMP_COMP5_CSR_fields
0800e0f4 g     O .rodata	00000010 I2C1_TXDR_fields
0800503c g     F .text	00000062 _puts_r
08004404 g     F .text	0000001c USBD_VCP_ConfigStrDescriptor
0800a1ac g     O .rodata	00000108 CAN_F19R1_fields
08000d10 g     F .text	0000003c DecodeWriteRegister
08002d86 g     F .text	000000c8 HAL_PCD_EP_ClrStall
0800f4c4 g     O .rodata	00000010 TIM16_CCR1_fields
08004ee8  w    F .text	00000002 DebugMon_Handler
08000960 g     F .text	00000004 _lseek_r
0800e924 g     O .rodata	00000028 FPU_MVFR1_fields
08004200 g     F .text	0000001a HAL_PCD_ResetCallback
08002e82 g     F .text	0000002e PCD_WritePMA
08013318 g     O .rodata	00000108 CAN_F22R1_fields
0800859c g     O .rodata	000000e8 CAN_FA1R_fields
20000f40 g     O .bss	00000224 hUSBDDevice
0800a3bc g     O .rodata	00000050 TIM2_SMCR_fields
08017db4 g     O .parsetable	0000000c CmdTestE
08008b5c g     O .rodata	00000028 NVIC_IPR1_fields
0800e5f4 g     O .rodata	00000108 CAN_F14R1_fields
0800f860 g     O .rodata	00000010 TIM8_PSC_fields
0800d8f4 g     O .rodata	00000038 TIM15_EGR_fields
080009e4 g     F .text	00000050 CmdStats
08004d60 g     F .text	0000002e L3GD20_FilterConfig
08002e4e g     F .text	00000034 HAL_PCDEx_PMAConfig
080102a4 g     O .rodata	000000fc TIM2_registers
08011a8c g     O .rodata	00000060 TIM15_DIER_fields
08009430 g     O .rodata	00000010 DMA1_CMAR3_fields
08009c44 g     O .rodata	00000108 GPIOA_BSRR_fields
08016ce8 g     O .rodata	00000068 DMA1_CCR7_fields
08002494 g     F .text	000001b6 HAL_PCD_EP_Close
0800eaa4 g     O .rodata	00000010 TSC_IOG6CR_fields
08009440 g     O .rodata	00000030 ADC1_SQR1_fields
08009300 g     O .rodata	000000e8 CAN_FS1R_fields
0800f3fc g     O .rodata	00000038 TIM1_CCMR2_Input_fields
08007b58 g     O .rodata	00000018 RTC_SHIFTR_fields
08001314 g     F .text	0000001c printf
08004ce4 g     F .text	00000040 L3GD20_EnableIT
08012240 g     O .rodata	00000030 CAN_TI1R_fields
08003932 g     F .text	00000016 USBD_SetClassConfig
0800f01c g     O .rodata	00000028 NVIC_IPR14_fields
08004ee8  w    F .text	00000002 TIM1_CC_IRQHandler
08001e54 g     F .text	00000064 HAL_NVIC_SetPriority
0800a994 g     O .rodata	00000150 ADC1_registers
080041e8 g     F .text	00000010 HAL_PCD_DataInStageCallback
080121f8 g     O .rodata	00000020 TIM2_CR2_fields
0800ef4c g     O .rodata	00000010 Flash_WRPR_fields
08006950 g     F .text	00000020 __sseek
0800574c g     F .text	000000f6 __sinit
08009efc g     O .rodata	00000068 DMA1_CCR2_fields
08006978 g     F .text	000000a4 __swbuf_r
08004ee8  w    F .text	00000002 HardFault_Handler
0800875c g     O .rodata	00000108 TSC_IOHCR_fields
0800dfa4 g     O .rodata	00000028 CRC_CR_fields
0800873c g     O .rodata	00000010 NVIC_ISER0_fields
080064b8 g     F .text	00000002 __malloc_unlock
08010db8 g     O .rodata	00000010 TIM15_ARR_fields
08012ca8 g     O .rodata	00000010 RTC_BKP24R_fields
0800e4fc g     O .rodata	00000010 TIM1_CCR3_fields
08016d68 g     O .rodata	00000010 TIM1_DMAR_fields
08009bbc g     O .rodata	00000010 TIM15_CCR1_fields
08004ee8  w    F .text	00000002 USB_HP_IRQHandler
08012080 g     O .rodata	00000018 USART1_RTOR_fields
0800c5c8 g     O .rodata	00000078 RCC_AHBENR_fields
0800fd74 g     O .rodata	00000020 TIM2_CNT_fields
08010ca0 g     O .rodata	00000090 I2C1_registers
08000564 g     F .text	0000000e SysTick_Handler
0800ce78 g     O .rodata	00000010 RTC_WPR_fields
08012d38 g     O .rodata	00000010 RTC_SSR_fields
08002078 g     F .text	0000000a HAL_GPIO_WritePin
0800e7fc g     O .rodata	00000010 TSC_IOG2CR_fields
08004104 g     F .text	00000026 USBD_CDC_ReceivePacket
08004ee8  w    F .text	00000002 PVD_IRQHandler
0800874c g     O .rodata	00000010 DMA1_CPAR7_fields
08004a2a g     F .text	0000001c LSM303DLHC_AccRebootCmd
0800fd94 g     O .rodata	00000018 TIM6_CNT_fields
08010be8 g     O .rodata	00000080 TIM1_DIER_fields
080041f8 g     F .text	00000008 HAL_PCD_SOFCallback
0800d984 g     O .rodata	00000010 NVIC_ICPR0_fields
080063f0 g     F .text	000000c2 memmove
08004ee8  w    F .text	00000002 TAMP_STAMP_IRQHandler
08004740 g     F .text	00000068 GYRO_IO_Init
08012b10 g     O .rodata	00000028 NVIC_IPR2_fields
08017358 g       *ABS*	00000000 _sidata
08001d74 g     F .text	00000038 HAL_RCC_GetHCLKFreq
08004ee8  w    F .text	00000002 PendSV_Handler
08017da8 g     O .parsetable	0000000c CmdButtonE
0801113c g     O .rodata	00000010 NVIC_ICPR1_fields
08004ee8  w    F .text	00000002 NMI_Handler
08001eb8 g     F .text	00000018 HAL_NVIC_EnableIRQ
0801734c g       .init_array	00000000 __exidx_end
0800533c g     F .text	00000064 __strtok_r
08004ee8  w    F .text	00000002 EXTI3_IRQHandler
08001d08 g     F .text	0000006c HAL_RCC_GetSysClockFreq
08004680 g     F .text	0000001c BSP_LED_Off
08016a10 g     O .rodata	00000010 DMA1_CNDTR5_fields
0800c950 g     O .rodata	000000a0 TIM8_CCER_fields
0800d1d8 g     O .rodata	00000108 CAN_F8R2_fields
08017e20 g       .parsetable	00000000 _parsetable_end
080118f4 g     O .rodata	00000050 RCC_AHBRSTR_fields
08004ef8 g     F .text	0000000c __errno
08008684 g     O .rodata	00000010 RTC_BKP6R_fields
08008ca8 g     O .rodata	00000030 CAN_TI2R_fields
08003b34 g     F .text	00000218 USBD_StdDevReq
08003160 g     F .text	00000090 HAL_I2C_Init
08010f30 g     O .rodata	00000010 NVIC_ISER2_fields
08017e08 g     O .parsetable	0000000c CmdWE
080031f0  w    F .text	00000002 HAL_I2C_MspDeInit
0800bd08 g     O .rodata	00000028 CAN_RDH0R_fields
0800e4a4 g     O .rodata	00000028 FPU_FPDSCR_fields
08004350 g     F .text	0000000c USBD_VCP_DeviceDescriptor
08001dac  w    F .text	00000002 HAL_MspInit
0800a094 g     O .rodata	00000108 CAN_F0R2_fields
08007aa0 g     O .rodata	00000010 TSC_IOG8CR_fields
080042e8 g     F .text	00000026 USBD_LL_IsStallEP
08012540 g     O .rodata	00000108 CAN_F0R1_fields
0800d2e0 g     O .rodata	00000028 TIM15_SMCR_fields
0800429c g     F .text	0000000e USBD_LL_Start
08004898 g     F .text	00000048 COMPASSACCELERO_IO_ITConfig
0800495c g     F .text	00000030 BSP_ACCELERO_Init
08003928 g     F .text	0000000a USBD_Start
08000952 g     F .text	0000000a _fstat_r
08002082 g     F .text	00000008 HAL_GPIO_TogglePin
0801128c g     O .rodata	00000050 TIM8_CR1_fields
0800f224 g     O .rodata	00000010 Flash_AR_fields
0800b34c g     O .rodata	00000108 CAN_F2R1_fields
0800e17c g     O .rodata	00000060 COMP_COMP4_CSR_fields
08009818 g     O .rodata	00000048 GPIOB_AFRH_fields
08006c74 g       .text	00000000 _etext
0800e134 g     O .rodata	00000018 EXTI_PR2_fields
0800f05c g     O .rodata	00000030 USB_FS_FNR_fields
20000a44 g       .bss	00000000 _sbss
0800dec4 g     O .rodata	00000060 COMP_registers
0801114c g     O .rodata	00000108 CAN_F4R2_fields
0800434c g     F .text	00000002 USBD_static_free
0800d8e4 g     O .rodata	00000010 DMA1_CMAR1_fields
0800b0d0 g     O .rodata	00000068 TIM2_DIER_fields
0800bf28 g     O .rodata	00000010 TSC_IOG1CR_fields
08013020 g     O .rodata	00000028 TIM17_CCER_fields
08012e18 g     O .rodata	00000010 TIM8_RCR_fields
0800f64c g     O .rodata	00000018 TIM16_CNT_fields
0800aec8 g     O .rodata	00000108 GPIOB_BSRR_fields
0800c3e8 g     O .rodata	00000108 CAN_F16R2_fields
08009e8c g     O .rodata	00000020 ADC1_OFR1_fields
08011aec g     O .rodata	00000108 CAN_F24R2_fields
0800b69c g     O .rodata	00000010 RTC_BKP23R_fields
0800ecc4 g     O .rodata	00000010 TIM15_CCR2_fields
08009018 g     O .rodata	000000a0 ADC1_CFGR_fields
08008ac4 g     O .rodata	00000010 RTC_BKP13R_fields
0800391a g     F .text	0000000e USBD_RegisterClass
0800c650 g     O .rodata	00000108 CAN_F20R1_fields
0800c4f0 g     O .rodata	00000068 USART1_ICR_fields
0801702c g     O .rodata	00000108 CAN_F25R2_fields
08013048 g     O .rodata	00000010 TSC_IOG4CR_fields
0800c758 g     O .rodata	00000108 CAN_F27R2_fields
08016f9c g     O .rodata	00000080 TIM8_SR_fields
08007f40 g     O .rodata	00000058 USB_FS_ISTR_fields
08010d88 g     O .rodata	00000010 DMA1_CMAR2_fields
08009a38 g     O .rodata	00000010 RTC_BKP26R_fields
0800d954 g     O .rodata	00000030 ADC1_SQR2_fields
0800ce88 g     O .rodata	00000018 TIM17_CNT_fields
080098e8 g     O .rodata	00000010 WWDG_SR_fields
08001efc g     F .text	00000170 HAL_GPIO_Init
0800b258 g     O .rodata	0000009c EXTI_registers
08003ad8 g     F .text	00000006 USBD_LL_SetSpeed
20000180 g     O .data	00000004 BUTTON_PORT
0800498c g     F .text	00000014 BSP_ACCELERO_GetXYZ
0800b67c g     O .rodata	00000010 NVIC_ICTR_fields
0800896c g     O .rodata	00000010 TIM6_ARR_fields
0800bd40 g     O .rodata	000000b8 CAN_TSR_fields
08000820 g     F .text	000000a4 DumpBuffer
0800d150 g     O .rodata	00000088 GPIOA_IDR_fields
080079c0 g     O .rodata	00000058 USB_FS_USB_EP3R_fields
0800421c g     F .text	00000002 HAL_PCD_ResumeCallback
0800028c g     F .text	00000134 memcpy
080120b8 g     O .rodata	00000108 CAN_F7R2_fields
08011ca4 g     O .rodata	00000018 TIM1_CNT_fields
080047a8 g     F .text	00000044 GYRO_IO_Write
080050b0 g     F .text	00000112 setvbuf
080003c0 g     F .text	0000005c CmdLED
20000a44 g     O .data	00000000 .hidden __TMC_END__
0800b4ec g     O .rodata	00000080 TIM1_SR_fields
08009f64 g     O .rodata	00000028 NVIC_IPR13_fields
08008b84 g     O .rodata	00000010 TIM15_PSC_fields
08003d7c g     F .text	000000b4 USBD_StdEPReq
08005740 g     F .text	0000000c _cleanup_r
0800fa30 g     O .rodata	00000048 GPIOA_AFRH_fields
08010f88 g     O .rodata	00000018 DAC_DHR12RD_fields
0801132c g     O .rodata	00000060 COMP_COMP2_CSR_fields
08010fa0 g     O .rodata	00000080 TIM8_DIER_fields
08016d50 g     O .rodata	00000018 ADC1_DIFSEL_fields
080046b8 g     F .text	00000074 BSP_PB_Init
08004ee8  w    F .text	00000002 USB_HP_CAN_TX_IRQHandler
08004ee8  w    F .text	00000002 EXTI0_IRQHandler
08012730 g     O .rodata	00000018 TIM8_OR_fields
08004ee8  w    F .text	00000002 I2C2_EV_IRQHandler
08008c68 g     O .rodata	00000028 CAN_TDH0R_fields
0800b464 g     O .rodata	00000058 USB_FS_USB_EP4R_fields
0800e104 g     O .rodata	00000030 WWDG_registers
08007d20 g     O .rodata	00000010 TIM17_RCR_fields
080050a0 g     F .text	00000010 puts
08003ecc g     F .text	00000016 USBD_CtlSendStatus
08004ee8  w    F .text	00000002 FPU_IRQHandler
08001e14  w    F .text	0000001a HAL_Delay
08003d4c g     F .text	00000030 USBD_StdItfReq
0800b454 g     O .rodata	00000010 TIM8_CCR4_fields
20000018 g     O .data	00000004 SystemCoreClock
08011cbc g     O .rodata	000000e4 TIM15_registers
0800272a g     F .text	00000158 HAL_PCD_EP_Transmit
08000268 g     F .text	00000012 my_Tick
0800e39c g     O .rodata	00000108 CAN_F3R1_fields
08003af6 g     F .text	00000028 USBD_ParseSetupRequest
0800f394 g     O .rodata	00000018 TIM2_CCR1_fields
0800c210 g     O .rodata	00000018 DAC_SWTRIGR_fields
08004ee8  w    F .text	00000002 TIM1_UP_TIM16_IRQHandler
0800ad68 g     O .rodata	00000108 CAN_F13R1_fields
08005dec g     F .text	00000010 malloc
0800d6bc g     O .rodata	00000010 IWDG_RLR_fields
08002eb0 g     F .text	00000022 PCD_ReadPMA
08000444 g     F .text	00000054 CmdGyro
08012cf8 g     O .rodata	00000018 CAN_FMR_fields
08016de0 g     O .rodata	0000003c OPAMP_registers
08010b18 g     O .rodata	00000010 DMA1_CNDTR4_fields
080124a0 g     O .rodata	00000010 NVIC_IABR1_fields
08012378 g     O .rodata	00000030 ADC1_2_registers
2000012c g     O .data	0000001c VCP_Desc
08011e28 g     O .rodata	000000d8 EXTI_PR1_fields
08004ee8  w    F .text	00000002 UsageFault_Handler
08010648 g     O .rodata	00000028 TIM8_CCR5_fields
08004ee8  w    F .text	00000002 ADC1_2_IRQHandler
20000e74 g     O .bss	00000004 __malloc_top_pad
20000ef0 g     O .bss	00000050 input
0801138c g     O .rodata	00000108 CAN_F4R1_fields
0800f044 g     O .rodata	00000018 ADC1_TR3_fields
0800b56c g     O .rodata	00000010 DMA1_CPAR2_fields
080098f8 g     O .rodata	00000050 TIM16_DIER_fields
0800206c g     F .text	0000000c HAL_GPIO_ReadPin
0800e0d4 g     O .rodata	00000010 NVIC_ICER2_fields
080054d8 g     F .text	0000001a strtoul
200013e0 g     O .bss	00000004 BuffLength
080098d8 g     O .rodata	00000010 TIM8_CCR1_fields
200013e4 g     O .bss	0000006c UartHandle
080128f8 g     O .rodata	00000108 CAN_F9R2_fields
08010294 g     O .rodata	00000010 DAC_DHR12L2_fields
08005a8c g     F .text	00000314 __sfvwrite_r
08003ade g     F .text	00000018 USBD_LL_SOF
20000000 g       .data	00000000 _sdata
08004ee8  w    F .text	00000002 SPI1_IRQHandler
0800e50c g     O .rodata	00000030 CAN_TI0R_fields
08004ee8  w    F .text	00000002 CAN_SCE_IRQHandler
08012a68 g     O .rodata	00000050 ADC1_SMPR2_fields
0800f55c g     O .rodata	00000028 NVIC_IPR4_fields
08000918 g     F .text	00000034 _sbrk_r
08008a9c g     O .rodata	00000028 NVIC_IPR18_fields
0800412c g     F .text	0000009c HAL_PCD_MspInit
080104c0 g     O .rodata	00000018 TIM6_DIER_fields
08009668 g     O .rodata	00000068 TIM1_CCMR1_Output_fields
080168e0 g     O .rodata	000000b8 USART1_ISR_fields
08004ee8  w    F .text	00000002 TIM6_DAC_IRQHandler
0800a48c g     O .rodata	00000070 I2C1_CR2_fields
0800e7ec g     O .rodata	00000010 TIM8_CCR2_fields
08002ce4 g     F .text	000000a2 HAL_PCD_EP_SetStall
08000af8 g     F .text	0000000a _read_r
08007b08 g     O .rodata	00000050 TIM1_SMCR_fields
0800ea04 g     O .rodata	00000038 CAN_ESR_fields
080038f0 g     F .text	0000002a USBD_Init
080114b4 g     O .rodata	00000088 GPIOB_BRR_fields
20001168 g     O .bss	00000178 hpcd
08006ae4 g     F .text	00000082 _fclose_r
0800f4d4 g     O .rodata	00000020 ADC1_OFR2_fields
08008be4 g     O .rodata	00000018 TIM2_ARR_fields
08004834 g     F .text	00000064 COMPASSACCELERO_IO_Init
20000e70 g     O .bss	00000004 __malloc_max_sbrked_mem
080130c0 g     O .rodata	00000108 CAN_F9R1_fields
0800f234 g     O .rodata	00000040 RTC_DR_fields
08011c0c g     O .rodata	00000010 TIM1_CCR1_fields
08001ed0 g     F .text	0000002c HAL_SYSTICK_Config
08010a00 g     O .rodata	00000010 Flash_OPTKEYR_fields
0800bb08 g     O .rodata	00000020 ADC1_OFR4_fields
20001164 g     O .bss	00000004 USBDDataIn
08004ee8  w    F .text	00000002 TIM8_UP_IRQHandler
20000148 g     O .data	0000001a USBD_StringSerial
0800c050 g     O .rodata	00000108 CAN_F25R1_fields
08012e58 g     O .rodata	00000020 SPI1_I2SPR_fields
08010550 g     O .rodata	00000010 ADC1_JDR1_fields
0801112c g     O .rodata	00000010 IWDG_KR_fields
080123f0 g     O .rodata	00000058 USB_FS_USB_EP0R_fields
080048e0 g     F .text	0000003c COMPASSACCELERO_IO_Write
0800e80c g     O .rodata	00000108 CAN_F23R2_fields
0800e56c g     O .rodata	00000048 CRC_registers
0800acc0 g     O .rodata	000000a8 USART1_CR1_fields
0800b6dc g     O .rodata	00000264 RTC_registers
0800be20 g     O .rodata	00000108 CAN_F5R2_fields
0800aae4 g     O .rodata	00000030 TIM17_CR2_fields
0801734c g       .init_array	00000000 __exidx_start
0800a39c g     O .rodata	00000020 TIM16_CCMR1_Input_fields
08008f88 g     O .rodata	00000010 Flash_KEYR_fields
08004bf2 g     F .text	0000001c LSM303DLHC_AccZClickITConfig
0800eed4 g     O .rodata	00000068 TIM8_CCMR2_Output_fields
080097e8 g     O .rodata	00000030 PWR_CSR_fields
08011a74 g     O .rodata	00000018 RTC_ALRMASSR_fields
200000a4 g     O .data	00000043 USBD_CDC_OtherSpeedCfgDesc
080121c0 g     O .rodata	00000028 SYSCFG_EXTICR4_fields
0800afe8 g     O .rodata	00000010 NVIC_IABR0_fields
08017344 g     O .rodata	00000004 _global_impure_ptr
0800b198 g     O .rodata	00000048 FPU_MVFR0_fields
08010c78 g     O .rodata	00000010 TIM16_RCR_fields
08006514 g     F .text	000003de _realloc_r
08004f38 g     F .text	0000005a __libc_init_array
08003eba g     F .text	00000012 USBD_CtlContinueRx
08012098 g     O .rodata	00000010 RTC_BKP12R_fields
0800846c g     O .rodata	00000018 USART1_GTPR_fields
0800214e g     F .text	00000346 HAL_PCD_EP_Open
08004ee8  w    F .text	00000002 DMA2_Channel2_IRQHandler
08004ee8  w    F .text	00000002 DMA1_Channel4_IRQHandler
080096e0 g     O .rodata	00000018 TIM1_OR_fields
08007a18 g     O .rodata	00000088 GPIOB_PUPDR_fields
08002882 g     F .text	00000462 HAL_PCD_IRQHandler
08000590 g     F .text	00000020 CmdR
08012d48 g     O .rodata	00000010 TIM1_CCR4_fields
0800d8ac g     O .rodata	00000028 CAN_TDL1R_fields
08011304 g     O .rodata	00000028 NVIC_IPR7_fields
08004d8e g     F .text	0000002e L3GD20_FilterCmd
08011de8 g     O .rodata	00000010 TIM17_DMAR_fields
080031f2 g     F .text	0000002e HAL_I2C_DeInit
080104a8 g     O .rodata	00000018 TIM15_CNT_fields
08003592 g     F .text	000000a4 HAL_SPI_Init
0800a654 g     O .rodata	00000010 RTC_BKP10R_fields
0800b138 g     O .rodata	00000050 CAN_MSR_fields
0800f0ec g     O .rodata	000000a8 RCC_registers
08006c5c g     F .text	00000000 _init
0800bdf8 g     O .rodata	00000028 CAN_TDL0R_fields
0800e4cc g     O .rodata	00000010 DAC_DHR8R2_fields
0800fa78 g     O .rodata	00000098 RCC_APB1RSTR_fields
080049e4 g     F .text	00000014 BSP_GYRO_GetXYZ
0800a19c g     O .rodata	00000010 RTC_BKP0R_fields
0800fe24 g     O .rodata	00000438 CAN_registers
08017d9c g       .parsetable	00000000 _parsetable_start
0800bc78 g     O .rodata	00000068 DMA1_CCR5_fields
0800b33c g     O .rodata	00000010 RTC_BKP8R_fields
0800a8bc g     O .rodata	000000d8 TSC_registers
0800e1dc g     O .rodata	00000038 TIM2_CCMR2_Input_fields
080042cc g     F .text	0000000e USBD_LL_StallEP
080092b8 g     O .rodata	00000010 NVIC_ICER1_fields
08011df8 g     O .rodata	00000030 TIM16_EGR_fields
08017df0 g     O .parsetable	0000000c CmdRE
08003590  w    F .text	00000002 HAL_SPI_MspInit
080103a0 g     O .rodata	00000108 CAN_F8R1_fields
08004ee8  w    F .text	00000002 USART3_IRQHandler
0800d77c g     O .rodata	00000108 CAN_F21R1_fields
0800ae70 g     O .rodata	00000058 RCC_CSR_fields
08004390 g     F .text	0000003c USBD_VCP_SerialStrDescriptor
0800dcec g     O .rodata	00000088 GPIOA_OTYPER_fields
08013078 g     O .rodata	00000018 DAC_DHR12LD_fields
08009d4c g     O .rodata	00000038 TIM16_SR_fields
0800fb10 g     O .rodata	00000144 TIM1_registers
08004f04 g     F .text	00000032 __libc_fini_array
080126f0 g     O .rodata	00000040 ADC1_JSQR_fields
20001c8c g       .bss	00000000 _ebss
08001330 g     F .text	00000030 CmdTest
0800491c g     F .text	00000040 COMPASSACCELERO_IO_Read
200001d4 g     O .data	0000002c L3gd20Drv
0800e23c g     O .rodata	00000058 FPU_CPACR_fields
08004ee8  w    F .text	00000002 DMA1_Channel7_IRQHandler
0800e714 g     O .rodata	00000028 CAN_TDL2R_fields
0800331c g     F .text	00000108 HAL_I2C_Mem_Read
080093e8 g     O .rodata	00000048 GPIOA_AFRL_fields
08004e98  w    F .text	00000038 Reset_Handler
2000001c g     O .data	00000043 USBD_CDC_CfgFSDesc
08016ba0 g     O .rodata	00000010 RTC_BKP29R_fields
080049a0 g     F .text	00000044 BSP_GYRO_Init
08009170 g     O .rodata	00000028 NVIC_IPR0_fields
0800d9c4 g     O .rodata	00000088 GPIOA_ODR_fields
0800b57c g     O .rodata	00000028 NVIC_IPR15_fields
080096d0 g     O .rodata	00000010 TIM1_CCR2_fields
0800ab48 g     O .rodata	000000d8 EXTI_RTSR1_fields
0800bc68 g     O .rodata	00000010 DAC_DOR2_fields
0800d8d4 g     O .rodata	00000010 CRC_DR_fields
080091d0 g     O .rodata	00000088 GPIOB_OSPEEDR_fields
08017de4 g     O .parsetable	0000000c CmdLEDE
08004ee8  w    F .text	00000002 UART5_IRQHandler
08000dd8 g     F .text	0000003c DecodePeripheral
08011db0 g     O .rodata	00000028 SYSCFG_EXTICR1_fields
08007e38 g     O .rodata	00000108 CAN_F11R2_fields
08004ee8  w    F .text	00000002 ADC3_IRQHandler
0800d6cc g     O .rodata	00000040 RTC_TSTR_fields
0800e9b4 g     O .rodata	00000050 TIM2_CR1_fields
08001dd4 g     F .text	00000024 HAL_Init
0800d398 g     O .rodata	00000108 CAN_F1R2_fields
080064bc g     F .text	00000058 _putc_r
08003e9a g     F .text	00000020 USBD_CtlPrepareRx
0800cf28 g     O .rodata	00000010 RTC_BKP17R_fields
0800fc54 g     O .rodata	00000028 CAN_RDL1R_fields
0800a674 g     O .rodata	00000108 CAN_F23R1_fields
08003638 g     F .text	0000002e HAL_SPI_DeInit
08004ee8  w    F .text	00000002 TIM4_IRQHandler
0800bb50 g     O .rodata	00000108 CAN_F18R1_fields
08012d58 g     O .rodata	000000a8 USB_FS_registers
08013010 g     O .rodata	00000010 TIM8_CCR3_fields
08010a10 g     O .rodata	00000108 CAN_F13R2_fields
08006e46 g     O .rodata	00000008 LEDs
0800f194 g     O .rodata	00000038 TIM2_CCMR1_Input_fields
0801701c g     O .rodata	00000010 DAC_DHR12R1_fields
080132d8 g     O .rodata	00000030 I2C1_OAR1_fields
08004344 g     F .text	00000008 USBD_static_malloc
080092d8 g     O .rodata	00000028 CAN_RF0R_fields
08004ee8  w    F .text	00000002 CAN_RX1_IRQHandler
08004ee8  w    F .text	00000002 DMA2_Channel1_IRQHandler
080092c8 g     O .rodata	00000010 RTC_BKP7R_fields
0800dd74 g     O .rodata	00000018 ADC1_TR1_fields
08012c98 g     O .rodata	00000010 DMA1_CNDTR7_fields
080040d6 g     F .text	0000002e USBD_CDC_TransmitPacket
20000184 g     O .data	00000004 I2cxTimeout
0800bc58 g     O .rodata	00000010 TSC_IOG5CR_fields
0800c5b8 g     O .rodata	00000010 DAC_DHR12R2_fields
0800e4ec g     O .rodata	00000010 RTC_BKP18R_fields
08000250 g     F .text	00000016 mytest
0800a664 g     O .rodata	00000010 DMA1_CMAR6_fields
0800c580 g     O .rodata	00000038 TIM15_CCMR1_Input_fields
08000498 g     F .text	0000002c CmdButton
00000000  w      *UND*	00000000 __deregister_frame_info
08003ee2 g     F .text	00000016 USBD_CtlReceiveStatus
0800ba68 g     O .rodata	00000018 TIM2_CCR4_fields
20001c8c g       ._user_heap_stack	00000000 end
20000164 g     O .data	00000008 LineCoding
0800b1e0 g     O .rodata	00000078 SPI1_CR1_fields
08004ee8  w    F .text	00000002 I2C1_EV_IRQHandler
0800fdac g     O .rodata	00000078 SPI1_registers
080042aa g     F .text	00000014 USBD_LL_OpenEP
0800f4f4 g     O .rodata	00000018 TIM8_DCR_fields
08000e64 g     F .text	00000054 DecodePrintRegisters
0800dbf4 g     O .rodata	00000070 USB_FS_USB_CNTR_fields
0800c180 g     O .rodata	00000090 USART1_registers
08004d24 g     F .text	0000003c L3GD20_DisableIT
080096f8 g     O .rodata	00000010 USART1_TDR_fields
0800f988 g     O .rodata	00000080 RCC_APB1ENR_fields
08003636  w    F .text	00000002 HAL_SPI_MspDeInit
08013308 g     O .rodata	00000010 DMA1_CNDTR2_fields
08011020 g     O .rodata	00000078 CAN_IER_fields
080124b0 g     O .rodata	00000068 DMA1_CCR1_fields
080128e8 g     O .rodata	00000010 NVIC_ICER0_fields
00000000  w      *UND*	00000000 _ITM_registerTMCloneTable
0800d754 g     O .rodata	00000010 NVIC_ISER1_fields
08003a10 g     F .text	0000008a USBD_LL_DataInStage
08016b90 g     O .rodata	00000010 RTC_BKP31R_fields
0800dba4 g     O .rodata	00000050 TIM1_EGR_fields
08011c3c g     O .rodata	00000068 TIM2_CCMR1_Output_fields
08010dc8 g     O .rodata	00000018 DAC_SR_fields
0800ed94 g     O .rodata	00000018 TIM2_CCR2_fields
08004220 g     F .text	0000007c USBD_LL_Init
0801127c g     O .rodata	00000010 RTC_BKP3R_fields
08004664 g     F .text	0000001c BSP_LED_On
08004c0e g     F .text	00000032 L3GD20_Init
08004ee8  w    F .text	00000002 DMA1_Channel6_IRQHandler
08003b1e g     F .text	00000016 USBD_CtlError
20000060 g     O .data	00000038 USBD_CDC
08003948 g     F .text	0000000e USBD_ClrClassConfig
08016998 g     O .rodata	00000010 RTC_BKP5R_fields
08004ee8  w    F .text	00000002 UART4_IRQHandler
08004ee8  w    F .text	00000002 DMA2_Channel4_IRQHandler
080040ac g     F .text	0000000e USBD_CDC_RegisterInterface
08005844 g     F .text	00000002 __sfp_lock_acquire
08006360 g     F .text	00000090 memchr
080058f0 g     F .text	0000019c _free_r
08004ee8  w    F .text	00000002 TIM3_IRQHandler
08004ee8  w    F .text	00000002 RCC_IRQHandler
08008334 g     O .rodata	00000028 RTC_CALR_fields
0800b188 g     O .rodata	00000010 DAC_DHR12L1_fields
08008434 g     O .rodata	00000038 TIM17_SR_fields
0800dad4 g     O .rodata	00000088 GPIOB_OTYPER_fields
08004ee8  w    F .text	00000002 DMA1_Channel1_IRQHandler
08011f88 g     O .rodata	00000010 RTC_BKP9R_fields
08012e78 g     O .rodata	00000108 CAN_F14R2_fields
080041d6 g     F .text	00000012 HAL_PCD_DataOutStageCallback
08004ee8 g       .text	00000002 Default_Handler
20000a40 g     O .data	00000004 __malloc_sbrk_base
080043e8 g     F .text	0000001c USBD_VCP_ManufacturerStrDescriptor
0800f434 g     O .rodata	00000090 GPIOA_LCKR_fields
0800c340 g     O .rodata	00000098 RTC_TAFCR_fields
2000016c g     O .data	00000010 USBD_CDC_fops
08012f80 g     O .rodata	00000090 GPIOA_registers
0800ba48 g     O .rodata	00000010 NVIC_ISPR2_fields
08004ee8  w    F .text	00000002 USBWakeUp_RMP_IRQHandler
080104e8 g     O .rodata	00000068 TIM2_CCMR2_Output_fields
080095c8 g     O .rodata	00000090 GPIOB_LCKR_fields
08008f98 g     O .rodata	00000080 TIM8_CR2_fields
0800271a g     F .text	00000010 HAL_PCD_EP_GetRxCount
08008ad4 g     O .rodata	00000038 CAN_BTR_fields
080169a8 g     O .rodata	00000068 DMA1_CCR4_fields
08009b94 g     O .rodata	00000028 NVIC_IPR10_fields
0800c3d8 g     O .rodata	00000010 TIM17_ARR_fields
0800c228 g     O .rodata	00000108 CAN_F12R2_fields
080107c8 g     O .rodata	00000030 USART1_RQR_fields
0800f09c g     O .rodata	00000050 TIM17_DIER_fields
08007ca8 g     O .rodata	00000010 RTC_BKP22R_fields
080107f8 g     O .rodata	00000028 CAN_TDH2R_fields
0800df3c g     O .rodata	00000010 TIM1_RCR_fields
080042da g     F .text	0000000e USBD_LL_ClearStallEP
08016f74 g     O .rodata	00000028 NVIC_IPR5_fields
08009a48 g     O .rodata	00000060 Flash_OBR_fields
08004ee8  w    F .text	00000002 EXTI15_10_IRQHandler
0800a40c g     O .rodata	00000020 CAN_TDT1R_fields
08004dbc g     F .text	000000dc L3GD20_ReadXYZAngRate
0800eafc g     O .rodata	00000040 RTC_TR_fields
0800f624 g     O .rodata	00000028 NVIC_IPR17_fields
080054f4 g     F .text	000000ac __register_exitproc
080099d8 g     O .rodata	00000060 Flash_CR_fields
0800b60c g     O .rodata	00000060 SPI1_SR_fields
0800b2f4 g     O .rodata	00000048 USB_FS_DADDR_fields
0800bcf0 g     O .rodata	00000018 EXTI_SWIER2_fields
08002122 g     F .text	0000002c HAL_PCD_SetAddress
0800d92c g     O .rodata	00000028 NVIC_IPR19_fields
0800c860 g     O .rodata	00000010 TIM6_SR_fields
08008494 g     O .rodata	00000108 CAN_F1R1_fields
08010990 g     O .rodata	00000060 DES_registers
080114a4 g     O .rodata	00000010 TIM17_PSC_fields
080083b4 g     O .rodata	00000028 SYSCFG_EXTICR2_fields
0800cd70 g     O .rodata	00000010 SPI1_CRCPR_fields
08004a46 g     F .text	0000001e LSM303DLHC_AccFilterConfig
08001a0c g     F .text	000002fc HAL_RCC_ClockConfig
08001e30 g     F .text	00000024 HAL_NVIC_SetPriorityGrouping
20000008 g     O .data	00000004 Commands
08012a00 g     O .rodata	00000018 ADC1_TR2_fields
20000e78 g     O .bss	00000028 __malloc_current_mallinfo
08004b70 g     F .text	0000001e LSM303DLHC_AccFilterClickCmd
0800e55c g     O .rodata	00000010 RTC_TSSSR_fields
080006ac g     F .text	0000012c TaskInput
0800c040 g     O .rodata	00000010 TIM6_CR2_fields
08010b90 g     O .rodata	00000058 RCC_CR_fields
0800dd8c g     O .rodata	000000e8 CAN_FM1R_fields
0800e914 g     O .rodata	00000010 TIM1_CCR6_fields
0800f584 g     O .rodata	000000a0 USART1_CR2_fields
080106b8 g     O .rodata	00000068 TIM1_BDTR_fields
080051c4 g     F .text	00000046 strcasecmp
080081e4 g     O .rodata	00000010 IWDG_WINR_fields
0800de74 g     O .rodata	00000050 ADC1_SMPR1_fields
080047ec g     F .text	00000048 GYRO_IO_Read
08000280 g     F .text	00000004 my_Init
0800b6ac g     O .rodata	00000020 I2C1_OAR2_fields
08012748 g     O .rodata	00000108 CAN_F26R1_fields
080053a0 g     F .text	00000136 _strtoul_r
0800ef3c g     O .rodata	00000010 CRC_POL_fields
08016bb0 g     O .rodata	00000010 DMA1_CMAR4_fields
08004ee8  w    F .text	00000002 TIM7_IRQHandler
08004c88 g     F .text	0000005c L3GD20_INT1InterruptConfig
0800421a g     F .text	00000002 HAL_PCD_SuspendCallback
08010830 g     O .rodata	00000010 DMA1_CPAR3_fields
0800c640 g     O .rodata	00000010 RTC_BKP14R_fields
08003f58 g     F .text	0000000c USBD_CDC_GetDeviceQualifierDescriptor
0800094c g     F .text	00000006 _close_r
080078f8 g     O .rodata	00000010 SPI1_DR_fields
08008f58 g     O .rodata	00000020 RCC_CFGR2_fields
08008a84 g     O .rodata	00000018 TIM15_DCR_fields
08008b94 g     O .rodata	00000020 Flash_ACR_fields
08016cc8 g     O .rodata	00000010 CRC_IDR_fields
200001a8 g     O .data	0000002c Lsm303dlhcDrv
0800ba58 g     O .rodata	00000010 DMA1_CPAR5_fields
08012270 g     O .rodata	00000108 CAN_F18R2_fields
08010670 g     O .rodata	00000048 IWDG_registers
08005328 g     F .text	00000012 strtok
08017dd8 g     O .parsetable	0000000c CmdGyroE
08009578 g     O .rodata	00000010 IWDG_PR_fields
0800ec9c g     O .rodata	00000028 NVIC_IPR11_fields
0800df4c g     O .rodata	00000058 COMP_COMP7_CSR_fields
080082fc g     O .rodata	00000028 CAN_RF1R_fields
08000a34 g     F .text	0000007c TerminalInit
08006a1c g     F .text	000000c6 __swsetup_r
0800ab38 g     O .rodata	00000010 TIM8_ARR_fields
08004ee8  w    F .text	00000002 EXTI9_5_IRQHandler
080038ea g     F .text	00000006 HAL_SPI_GetState
0800a7a4 g     O .rodata	00000010 ADC1_DR_fields
08004ee8  w    F .text	00000002 RTC_WKUP_IRQHandler
08016b78 g     O .rodata	00000018 USART1_BRR_fields
08012448 g     O .rodata	00000058 TIM15_CCMR1_Output_fields
20000634 g     O .data	00000408 __malloc_av_
0800f2f4 g     O .rodata	00000090 SYSCFG_CFGR1_fields
08000b02 g     F .text	00000012 TerminalReadNonBlock
080130a0 g     O .rodata	00000020 CAN_TDT0R_fields
080008c4 g     F .text	00000054 CmdDump
080068f4 g     F .text	00000022 __sread
0800d994 g     O .rodata	00000030 TIM16_CCMR1_Output_fields
08010d98 g     O .rodata	00000020 WWDG_CFR_fields
08011654 g     O .rodata	000002a0 Peripherals
08011f00 g     O .rodata	00000088 GPIOB_ODR_fields
08001e08  w    F .text	0000000c HAL_GetTick
0800ef5c g     O .rodata	00000058 USB_FS_USB_EP5R_fields
0800bf38 g     O .rodata	00000108 CAN_F11R1_fields
080064b4 g     F .text	00000002 __malloc_lock
08010820 g     O .rodata	00000010 NVIC_ISPR0_fields
00000000  w      *UND*	00000000 _ITM_deregisterTMCloneTable
08009258 g     O .rodata	00000060 ADC1_ISR_fields
08009860 g     O .rodata	00000050 FPU_FPCCR_fields
08012e00 g     O .rodata	00000018 TSC_ICR_fields
08004a82 g     F .text	000000ee LSM303DLHC_AccReadXYZ
08009eec g     O .rodata	00000010 NVIC_IABR2_fields
08005714 g     F .text	0000002c _fflush_r
08000b14 g     F .text	00000012 TerminalReadAnyNonBlock
080043cc g     F .text	0000001c USBD_VCP_ProductStrDescriptor
08013420 g     O .rodata	00000088 GPIOA_PUPDR_fields
08004ee8  w    F .text	00000002 SPI2_IRQHandler
080112dc g     O .rodata	00000010 RTC_BKP21R_fields
08017219 g     O .rodata	00000012 hUSBDDeviceDesc
08007c78 g     O .rodata	00000030 RTC_TSDR_fields
08000cc4 g     F .text	0000000c USB_LP_CAN_RX0_IRQHandler
08010e48 g     O .rodata	00000050 RCC_CFGR3_fields
08004f94 g     F .text	00000094 memset
08004ee8  w    F .text	00000002 MemManage_Handler
080004d0 g     F .text	00000094 main
08010840 g     O .rodata	00000108 TSC_IOSCR_fields
08007784 g     O .rodata	00000174 DMA1_registers
0800472c g     F .text	00000014 BSP_PB_GetState
0800ece4 g     O .rodata	00000028 SYSCFG_EXTICR3_fields
20000e6c g     O .bss	00000004 __malloc_max_total_mem
0800b66c g     O .rodata	00000010 ADC1_JDR3_fields
0800ec8c g     O .rodata	00000010 SPI1_TXCRCR_fields
08003666 g     F .text	00000284 HAL_SPI_TransmitReceive
2000017c g     O .data	00000004 SpixTimeout
08017d9c g       *ABS*	00000000 _siccmram
08016d88 g     O .rodata	00000058 COMP_COMP3_CSR_fields
0800c928 g     O .rodata	00000028 NVIC_IPR9_fields
0800cbb4 g     O .rodata	0000003c DBGMCU_registers
08011254 g     O .rodata	00000028 NVIC_IPR16_fields
0800b940 g     O .rodata	00000108 CAN_F2R2_fields
08004ee8  w    F .text	00000002 SVC_Handler
08006970 g     F .text	00000008 __sclose
08004ee8  w    F .text	00000002 DMA2_Channel5_IRQHandler
0800a2b4 g     O .rodata	000000e8 DMA1_IFCR_fields
08006b68 g     F .text	00000010 fclose
080090e8 g     O .rodata	00000088 TSC_IOGCSR_fields
08000c50 g     F .text	00000074 TerminalInputBufferWrite
08013058 g     O .rodata	00000010 DMA1_CPAR1_fields
0800afd0 g     O .rodata	00000018 DES_UID0_fields
08005dfc g     F .text	00000562 _malloc_r
0800eab4 g     O .rodata	00000048 GPIOB_AFRL_fields
08008cd8 g     O .rodata	00000060 ADC1_IER_fields
08009658 g     O .rodata	00000010 DAC_DHR8R1_fields
0801025c g     O .rodata	00000038 TIM1_CCMR1_Input_fields
08008e50 g     O .rodata	00000108 TSC_IOASCR_fields
0800a77c g     O .rodata	00000028 NVIC_IPR20_fields
08005da0 g     F .text	0000004a _fwalk
08003a9a g     F .text	0000003e USBD_LL_Reset
0800fc7c g     O .rodata	00000020 CAN_RDT1R_fields
0800cea0 g     O .rodata	00000088 GPIOA_BRR_fields
0801154c g     O .rodata	00000108 CAN_F20R2_fields
0800df24 g     O .rodata	00000018 TSC_ISR_fields
00000000  w      *UND*	00000000 __libc_fini
08004338 g     F .text	0000000c USBD_LL_GetRxDataSize
08004ee8  w    F .text	00000002 DMA1_Channel5_IRQHandler
080049f8 g     F .text	00000020 LSM303DLHC_AccInit
08004ee8  w    F .text	00000002 USB_LP_IRQHandler
20001450 g     O .bss	00000800 UserRxBuffer
0800ec44 g     O .rodata	00000048 SPI1_I2SCFGR_fields
080171c8 g     O .rodata	00000004 USBD_LangIDDesc
08009470 g     O .rodata	00000108 CAN_F15R2_fields
08004ee8  w    F .text	00000002 EXTI4_IRQHandler
08010d30 g     O .rodata	00000058 USB_FS_USB_EP2R_fields
20000188 g     O .data	00000020 LED_PORT
08008098 g     O .rodata	00000010 TIM8_CCR6_fields
08004bac g     F .text	00000046 LSM303DLHC_AccClickITEnable
080039b0 g     F .text	00000060 USBD_LL_DataOutStage
0800c330 g     O .rodata	00000010 RTC_BKP4R_fields
0800584c g     F .text	000000a2 _malloc_trim_r
08011da0 g     O .rodata	00000010 TSC_IOG7CR_fields
08008324 g     O .rodata	00000010 RTC_BKP16R_fields
0800db5c g     O .rodata	00000030 DBGMCU_CR_fields
0800e53c g     O .rodata	00000020 CAN_RDT0R_fields
08009aa8 g     O .rodata	00000010 ADC1_AWD2CR_fields
08012850 g     O .rodata	00000010 DMA1_CMAR5_fields
0800c158 g     O .rodata	00000028 CAN_RDL0R_fields
08013510 g     O .rodata	00000010 DMA1_CPAR4_fields
08011098 g     O .rodata	0000006c TIM6_registers
0800041c g     F .text	00000028 CmdAccel
0800e22c g     O .rodata	00000010 RTC_BKP11R_fields
08003424 g     F .text	00000006 HAL_I2C_GetState
08001360 g     F .text	00000068 SystemInit
0800f50c g     O .rodata	00000050 TIM16_BDTR_fields
0800dc74 g     O .rodata	00000078 RTC_ALRMBR_fields
0800e6fc g     O .rodata	00000018 TIM2_DCR_fields
080134b8 g     O .rodata	00000058 ADC1_CR_fields
08006c68 g     F .text	00000000 _fini
08000572 g     F .text	0000001c CmdW
08002116 g     F .text	0000000c HAL_PCD_Start
08004ee8  w    F .text	00000002 TIM1_TRG_COM_TIM17_IRQHandler
0800cbf0 g     O .rodata	00000028 EXTI_EMR2_fields
08004a18 g     F .text	00000012 LSM303DLHC_AccReadID
080091c0 g     O .rodata	00000010 RTC_WUTR_fields
0800ecd4 g     O .rodata	00000010 DMA1_CPAR6_fields
080126e0 g     O .rodata	00000010 CRC_INIT_fields
08007ff8 g     O .rodata	00000090 RTC_ISR_fields
08008c90 g     O .rodata	00000018 TIM1_DCR_fields
080086fc g     O .rodata	00000040 PWR_CR_fields
0800aff8 g     O .rodata	00000038 TIM2_EGR_fields
08004eec g     F .text	0000000c atexit
08012860 g     O .rodata	00000088 OPAMP_OPAMP1_CR_fields
08009ab8 g     O .rodata	00000054 FPU_registers
08008d48 g     O .rodata	00000108 EXTI_IMR1_fields
08000c18 g     F .text	00000038 _write_r
08009770 g     O .rodata	00000018 ADC1_SQR4_fields
10000000 g       .data	00000000 _eccmram
08012cb8 g     O .rodata	00000030 ADC1_SQR3_fields
08004ee8  w    F .text	00000002 DMA1_Channel3_IRQHandler
08013250 g     O .rodata	00000088 DBGMCU_APB1FZ_fields
0800e94c g     O .rodata	00000068 SPI1_CR2_fields
08012d20 g     O .rodata	00000018 ADC1_CALFACT_fields
08011494 g     O .rodata	00000010 RTC_BKP28R_fields
08001dae  w    F .text	00000024 HAL_InitTick
08009948 g     O .rodata	00000028 TIM1_CCR5_fields
0800430e g     F .text	0000000e USBD_LL_SetUSBAddress
08012518 g     O .rodata	00000028 NVIC_IPR12_fields
0801722c g     O .rodata	00000010 LED_PIN
20000630 g     O .data	00000004 _impure_ptr
0800e14c g     O .rodata	00000020 CAN_TDT2R_fields
080109f0 g     O .rodata	00000010 ADC1_JDR4_fields
08010948 g     O .rodata	00000048 TIM15_CR2_fields
080055b8 g     F .text	0000015a __sflush_r
08008694 g     O .rodata	00000068 RCC_CFGR_fields
08001df8  w    F .text	00000010 HAL_IncTick
080090b8 g     O .rodata	00000030 TIM17_EGR_fields
080042be g     F .text	0000000e USBD_LL_CloseEP
08004ee8  w    F .text	00000002 ADC4_IRQHandler
08010720 g     O .rodata	000000a8 RTC_CR_fields
08003e88 g     F .text	00000012 USBD_CtlContinueSendData
08011f98 g     O .rodata	000000e8 DMA1_ISR_fields
08009d84 g     O .rodata	00000108 CAN_F6R1_fields
08004c40 g     F .text	0000001c L3GD20_ReadID
08004ee8  w    F .text	00000002 WWDG_IRQHandler
0800315e  w    F .text	00000002 HAL_I2C_MspInit
08007d30 g     O .rodata	00000108 EXTI_EMR1_fields
0800c558 g     O .rodata	00000028 NVIC_IPR6_fields
08013520 g     O .rodata	00000018 TIM2_CCR3_fields
08010de0 g     O .rodata	00000068 DMA1_CCR6_fields
0800da4c g     O .rodata	00000088 GPIOA_MODER_fields
08010ea8 g     O .rodata	00000088 OPAMP_OPAMP2_CR_fields
0800f274 g     O .rodata	00000080 TIM1_CR2_fields
0800b4d4 g     O .rodata	00000018 RTC_PRER_fields
0800431c g     F .text	0000000e USBD_LL_Transmit
08004ee8  w    F .text	00000002 TIM2_IRQHandler
0800027c g     F .text	00000004 my_Loop
080126a0 g     O .rodata	00000028 TIM16_CCER_fields
0800208a g     F .text	0000008c HAL_PCD_Init
200000e8 g     O .data	00000043 USBD_CDC_CfgHSDesc
0800d764 g     O .rodata	00000018 DES_UID1_fields
08017dcc g     O .parsetable	0000000c CmdDecodeE
0800a54c g     O .rodata	00000108 CAN_F26R2_fields
20000000 g       .data	00000000 myTickCount
0800edac g     O .rodata	00000108 CAN_F6R2_fields
0800a7b4 g     O .rodata	00000108 CAN_F16R1_fields
08008088 g     O .rodata	00000010 RTC_BKP27R_fields
0800e214 g     O .rodata	00000018 EXTI_RTSR2_fields
08012e28 g     O .rodata	00000030 TIM16_CR2_fields
08009bcc g     O .rodata	00000078 RTC_ALRMAR_fields
0801111c g     O .rodata	00000010 TIM1_ARR_fields
08003e30 g     F .text	0000003c USBD_GetString
0800469c g     F .text	0000001c BSP_LED_Toggle
08009f8c g     O .rodata	00000108 CAN_F22R2_fields
08007b70 g     O .rodata	00000108 CAN_F24R1_fields
080041c8 g     F .text	0000000e HAL_PCD_SetupStageCallback
08016bc0 g     O .rodata	00000108 CAN_F5R1_fields
08004ee8  w    F .text	00000002 COMP7_IRQHandler
20007fff g       *ABS*	00000000 _estack
080005b0 g     F .text	000000fc parse
0800f978 g     O .rodata	00000010 RTC_BKP2R_fields
08004ee8  w    F .text	00000002 COMP1_2_3_IRQHandler
0800eb3c g     O .rodata	00000108 CAN_F17R1_fields
08004ee8  w    F .text	00000002 EXTI1_IRQHandler
08009970 g     O .rodata	00000068 TIM8_BDTR_fields
0800f1cc g     O .rodata	00000058 USB_FS_USB_EP1R_fields
08007908 g     O .rodata	000000b8 ADC1_2_CSR_fields
0800f08c g     O .rodata	00000010 FPU_FPCAR_fields
20000a44 g       .data	00000000 _edata
0800d4a0 g     O .rodata	00000144 TIM8_registers
0800b68c g     O .rodata	00000010 RTC_BKP30R_fields
0800eeb4 g     O .rodata	00000020 TIM17_CCMR1_Input_fields
10000000 g       .data	00000000 _sccmram
0800e5b4 g     O .rodata	00000040 TIM16_CR1_fields
08016e1c g     O .rodata	00000108 CAN_F17R2_fields
08009eac g     O .rodata	00000040 TIM15_CR1_fields
08000eb8 g     F .text	000001f8 CmdDecode
0800e16c g     O .rodata	00000010 TIM15_RCR_fields
0800ba80 g     O .rodata	00000088 GPIOB_IDR_fields
08007ab0 g     O .rodata	00000058 TIM1_CCMR3_Output_fields
0800dc64 g     O .rodata	00000010 TIM8_DMAR_fields
08008bfc g     O .rodata	0000006c Flash_registers
0800cd80 g     O .rodata	00000018 TIM16_DCR_fields
08016b30 g     O .rodata	00000048 RCC_APB2RSTR_fields
080007d8 g     F .text	00000028 fetch_uint32_arg
08011104 g     O .rodata	00000018 RTC_ALRMBSSR_fields
08010f40 g     O .rodata	00000048 SYSCFG_RCR_fields
08004ee8  w    F .text	00000002 USART2_IRQHandler
08012a28 g     O .rodata	00000040 TIM17_CR1_fields
0800f68c g     O .rodata	000001d4 NVIC_registers
08004ee8  w    F .text	00000002 COMP4_5_6_IRQHandler
08006918 g     F .text	00000038 __swrite
080013c8 g     F .text	00000644 HAL_RCC_OscConfig
20000a3c g     O .data	00000004 __malloc_trim_threshold
0800e0e4 g     O .rodata	00000010 TIM17_CCR1_fields
0800ac90 g     O .rodata	00000030 I2C1_TIMINGR_fields
0801153c g     O .rodata	00000010 USB_FS_BTABLE_fields
0800c900 g     O .rodata	00000028 CAN_TDH1R_fields
0800e73c g     O .rodata	000000b0 I2C1_CR1_fields
08000000 g     O .isr_vector	00000000 g_pfnVectors
08003e6c g     F .text	0000001c USBD_CtlSendData
0801196c g     O .rodata	00000108 CAN_F15R1_fields
08010c88 g     O .rodata	00000018 ADC1_2_CDR_fields
0800bd30 g     O .rodata	00000010 TIM6_PSC_fields
080104d8 g     O .rodata	00000010 RTC_BKP15R_fields
0800ab14 g     O .rodata	00000024 PWR_registers
08011944 g     O .rodata	00000028 Flash_SR_fields
08013090 g     O .rodata	00000010 ADC1_JDR2_fields
0800d89c g     O .rodata	00000010 RTC_BKP20R_fields
20000200 g     O .data	00000004 __ctype_ptr__
0800bce0 g     O .rodata	00000010 DMA1_CNDTR6_fields
080081f4 g     O .rodata	00000108 CAN_F19R2_fields
08004ee8  w    F .text	00000002 I2C2_ER_IRQHandler
0800cd98 g     O .rodata	00000048 ADC1_2_CCR_fields
08004ee8  w    F .text	00000002 DMA1_Channel2_IRQHandler
08008130 g     O .rodata	000000b4 DAC_registers
080131c8 g     O .rodata	00000088 GPIOA_OSPEEDR_fields
08016af8 g     O .rodata	00000038 TIM8_CCMR2_Input_fields
08005848 g     F .text	00000002 __sfp_lock_release
080080a8 g     O .rodata	00000050 TIM17_BDTR_fields
0800f664 g     O .rodata	00000028 CAN_RDH1R_fields
0800ea3c g     O .rodata	00000068 TIM2_CCER_fields
080126c8 g     O .rodata	00000018 DAC_DHR8RD_fields
08000800 g     F .text	00000020 fetch_string_arg
080045fc g     F .text	00000068 BSP_LED_Init
0800d040 g     O .rodata	00000088 GPIOB_MODER_fields
08017dc0 g     O .parsetable	0000000c CmdDumpE
080171b8 g     O .rodata	00000010 PLLMULFactorTable
0800b030 g     O .rodata	000000a0 USART1_CR3_fields
08000d4c g     F .text	00000040 DecodeField
08012218 g     O .rodata	00000028 CAN_RI0R_fields
08004ee8  w    F .text	00000002 TIM8_BRK_IRQHandler
080098b0 g     O .rodata	00000028 DBGMCU_APB2FZ_fields
08008f78 g     O .rodata	00000010 TIM1_PSC_fields
08000e14 g     F .text	00000050 DecodePrintPeripherals
0800cde0 g     O .rodata	00000040 TIM15_CCER_fields
0801723c g     O .rodata	00000101 _ctype_
0800f384 g     O .rodata	00000010 DMA1_CMAR7_fields
0800bb28 g     O .rodata	00000028 CAN_RI1R_fields
08012b38 g     O .rodata	00000030 SYSCFG_CFGR2_fields
0800c870 g     O .rodata	00000090 RCC_CIR_fields
08017dfc g     O .parsetable	0000000c CmdStatsE
08004ee8  w    F .text	00000002 FLASH_IRQHandler
0800cba4 g     O .rodata	00000010 TIM15_DMAR_fields
08012b68 g     O .rodata	00000018 EXTI_FTSR2_fields
0800cc68 g     O .rodata	00000108 CAN_F10R2_fields
0800ac68 g     O .rodata	00000028 NVIC_IPR3_fields
08012d10 g     O .rodata	00000010 DMA1_CNDTR1_fields
08009598 g     O .rodata	00000030 I2C1_TIMEOUTR_fields
08008b0c g     O .rodata	00000050 TIM15_BDTR_fields
0800435c g     F .text	0000000c USBD_VCP_LangIDStrDescriptor
200012e0 g     O .bss	00000100 USBD_StrDesc
08000b28 g     F .text	000000f0 TerminalOutputBufferWrite
08004ee8  w    F .text	00000002 BusFault_Handler
08004ee8  w    F .text	00000002 USART1_IRQHandler
0800ce20 g     O .rodata	00000058 COMP_COMP1_CSR_fields
08016f24 g     O .rodata	00000050 TIM8_EGR_fields
08006b78 g     F .text	000000e4 __smakebuf_r
0800d70c g     O .rodata	00000048 TIM15_SR_fields
080052c8 g     F .text	0000005e strlen
0800ac20 g     O .rodata	00000048 RCC_APB2ENR_fields
08004ee8  w    F .text	00000002 SPI3_IRQHandler
20001c50 g     O .bss	0000003c TimHandle
0800efb4 g     O .rodata	00000068 DMA1_CCR3_fields
0800a4fc g     O .rodata	00000050 TIM1_CR1_fields
08011c1c g     O .rodata	00000020 IWDG_SR_fields
08012ab8 g     O .rodata	00000058 USB_FS_USB_EP6R_fields
0800fc9c g     O .rodata	000000d8 TIM16_registers
08002ed2  w    F .text	00000002 HAL_PCDEx_SetConnectionState
0800cad8 g     O .rodata	000000cc TIM17_registers
08003220 g     F .text	000000fc HAL_I2C_Mem_Write
080076e4 g     O .rodata	000000a0 TIM1_CCER_fields
0800e294 g     O .rodata	00000108 CAN_F3R2_fields
08009b0c g     O .rodata	00000088 DAC_CR_fields
08004ee8  w    F .text	00000002 I2C1_ER_IRQHandler
08009718 g     O .rodata	00000058 USB_FS_USB_EP7R_fields
0800d308 g     O .rodata	00000090 I2C1_ISR_fields
08007cb8 g     O .rodata	00000068 TIM1_CCMR2_Output_fields
08009198 g     O .rodata	00000028 NVIC_IPR8_fields
080171a8 g     O .rodata	00000010 PredivFactorTable
08012b80 g     O .rodata	00000010 TSC_IOG3CR_fields
0800432a g     F .text	0000000e USBD_LL_PrepareReceive
0800b6cc g     O .rodata	00000010 DMA1_CNDTR3_fields
08004c5c g     F .text	0000002c L3GD20_RebootCmd
08008864 g     O .rodata	00000108 CAN_F27R1_fields
0800db8c g     O .rodata	00000018 TSC_IER_fields
0800c9f0 g     O .rodata	000000e8 CAN_FFA1R_fields
0800b4bc g     O .rodata	00000018 TIM8_CNT_fields
08012a18 g     O .rodata	00000010 ADC1_AWD3CR_fields
00000000  w      *UND*	00000000 _Jv_RegisterClasses
08012ce8 g     O .rodata	00000010 RTC_BKP25R_fields
0800dfcc g     O .rodata	00000108 TSC_IOCCR_fields
0800ed0c g     O .rodata	00000088 OPAMP_OPAMP3_CR_fields
080040ca g     F .text	0000000c USBD_CDC_SetRxBuffer
08016a20 g     O .rodata	000000d8 EXTI_SWIER1_fields
08007fe8 g     O .rodata	00000010 TIM16_ARR_fields
0800d884 g     O .rodata	00000018 DBGMCU_IDCODE_fields
0800fa08 g     O .rodata	00000028 EXTI_IMR2_fields
08010e98 g     O .rodata	00000010 TIM6_EGR_fields
0800f3ec g     O .rodata	00000010 SPI1_RXCRCR_fields
08016d78 g     O .rodata	00000010 I2C1_PECR_fields
0800264a g     F .text	000000d0 HAL_PCD_EP_Receive
080168c0 g     O .rodata	00000020 ADC1_OFR3_fields
0800a42c g     O .rodata	00000060 COMP_COMP6_CSR_fields
0800e4dc g     O .rodata	00000010 RTC_BKP1R_fields
08010b28 g     O .rodata	00000068 TIM8_CCMR1_Output_fields
080105b8 g     O .rodata	00000090 GPIOB_registers
08000d8c g     F .text	0000004c DecodeRegister
0800cc18 g     O .rodata	00000050 TIM8_SMCR_fields
08000cd0 g     F .text	00000040 DecodeReadRegister
00000000  w      *UND*	00000000 __register_frame_info
080083dc g     O .rodata	00000058 CAN_MCR_fields
08008484 g     O .rodata	00000010 DAC_DOR1_fields
08000ab0 g     F .text	00000048 TerminalRead
0800b5a4 g     O .rodata	00000068 TSC_CR_fields
08009588 g     O .rodata	00000010 TIM2_DMAR_fields
080080f8 g     O .rodata	00000038 TIM8_CCMR1_Input_fields
08004b8e g     F .text	0000001e LSM303DLHC_AccIT1Enable
0800897c g     O .rodata	00000108 CAN_F12R1_fields
08004ee8  w    F .text	00000002 USBWakeUp_IRQHandler
08016cd8 g     O .rodata	00000010 TIM16_PSC_fields
08010c68 g     O .rodata	00000010 USART1_RDR_fields
0800f3ac g     O .rodata	00000040 RCC_BDCR_fields
080112ec g     O .rodata	00000018 TIM17_DCR_fields
080134a8 g     O .rodata	00000010 NVIC_ISPR1_fields
08008d38 g     O .rodata	00000010 NVIC_ICPR2_fields
08017d9c g     O .parsetable	0000000c CmdAccelE
08012b90 g     O .rodata	00000108 CAN_F21R2_fields
080123a8 g     O .rodata	00000010 DES_UID2_fields
080040ba g     F .text	00000010 USBD_CDC_SetTxBuffer
08009788 g     O .rodata	00000060 SYSCFG_registers
0800d0c8 g     O .rodata	00000088 OPAMP_OPAMP4_CR_fields
08004ee8  w    F .text	00000002 DMA2_Channel3_IRQHandler
0800d5e4 g     O .rodata	000000d8 EXTI_FTSR1_fields
08004420 g     F .text	0000001c USBD_VCP_InterfaceStrDescriptor
0800cf38 g     O .rodata	00000108 CAN_F7R1_fields
08003956 g     F .text	0000005a USBD_LL_SetupStage
080004c4 g     F .text	0000000a Error_Handler
08011bf4 g     O .rodata	00000018 WWDG_CR_fields
08004ee8  w    F .text	00000002 EXTI2_TSC_IRQHandler
08009708 g     O .rodata	00000010 NVIC_STIR_fields
08004ee8  w    F .text	00000002 TIM1_BRK_TIM15_IRQHandler
08010560 g     O .rodata	00000058 TIM8_CCMR3_Output_fields



Disassembly of section .text:

08000188 <deregister_tm_clones>:
 8000188:	b508      	push	{r3, lr}
 800018a:	f640 2044 	movw	r0, #2628	; 0xa44
 800018e:	4b07      	ldr	r3, [pc, #28]	; (80001ac <deregister_tm_clones+0x24>)
 8000190:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000194:	1a1b      	subs	r3, r3, r0
 8000196:	2b06      	cmp	r3, #6
 8000198:	d800      	bhi.n	800019c <deregister_tm_clones+0x14>
 800019a:	bd08      	pop	{r3, pc}
 800019c:	f240 0300 	movw	r3, #0
 80001a0:	f2c0 0300 	movt	r3, #0
 80001a4:	2b00      	cmp	r3, #0
 80001a6:	d0f8      	beq.n	800019a <deregister_tm_clones+0x12>
 80001a8:	4798      	blx	r3
 80001aa:	e7f6      	b.n	800019a <deregister_tm_clones+0x12>
 80001ac:	20000a47 	.word	0x20000a47

080001b0 <register_tm_clones>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	f640 2044 	movw	r0, #2628	; 0xa44
 80001b6:	f640 2344 	movw	r3, #2628	; 0xa44
 80001ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80001be:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80001c2:	1a1b      	subs	r3, r3, r0
 80001c4:	109b      	asrs	r3, r3, #2
 80001c6:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 80001ca:	1059      	asrs	r1, r3, #1
 80001cc:	d100      	bne.n	80001d0 <register_tm_clones+0x20>
 80001ce:	bd08      	pop	{r3, pc}
 80001d0:	f240 0200 	movw	r2, #0
 80001d4:	f2c0 0200 	movt	r2, #0
 80001d8:	2a00      	cmp	r2, #0
 80001da:	d0f8      	beq.n	80001ce <register_tm_clones+0x1e>
 80001dc:	4790      	blx	r2
 80001de:	e7f6      	b.n	80001ce <register_tm_clones+0x1e>

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	f640 2444 	movw	r4, #2628	; 0xa44
 80001e6:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80001ea:	7823      	ldrb	r3, [r4, #0]
 80001ec:	b973      	cbnz	r3, 800020c <__do_global_dtors_aux+0x2c>
 80001ee:	f7ff ffcb 	bl	8000188 <deregister_tm_clones>
 80001f2:	f240 0300 	movw	r3, #0
 80001f6:	f2c0 0300 	movt	r3, #0
 80001fa:	b12b      	cbz	r3, 8000208 <__do_global_dtors_aux+0x28>
 80001fc:	f646 405c 	movw	r0, #27740	; 0x6c5c
 8000200:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000204:	f3af 8000 	nop.w
 8000208:	2301      	movs	r3, #1
 800020a:	7023      	strb	r3, [r4, #0]
 800020c:	bd10      	pop	{r4, pc}
 800020e:	bf00      	nop

08000210 <frame_dummy>:
 8000210:	b508      	push	{r3, lr}
 8000212:	f240 0300 	movw	r3, #0
 8000216:	f2c0 0300 	movt	r3, #0
 800021a:	b14b      	cbz	r3, 8000230 <frame_dummy+0x20>
 800021c:	f646 405c 	movw	r0, #27740	; 0x6c5c
 8000220:	f640 2148 	movw	r1, #2632	; 0xa48
 8000224:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000228:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800022c:	f3af 8000 	nop.w
 8000230:	f640 2044 	movw	r0, #2628	; 0xa44
 8000234:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000238:	6803      	ldr	r3, [r0, #0]
 800023a:	b12b      	cbz	r3, 8000248 <frame_dummy+0x38>
 800023c:	f240 0300 	movw	r3, #0
 8000240:	f2c0 0300 	movt	r3, #0
 8000244:	b103      	cbz	r3, 8000248 <frame_dummy+0x38>
 8000246:	4798      	blx	r3
 8000248:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800024c:	e7b0      	b.n	80001b0 <register_tm_clones>
 800024e:	bf00      	nop

08000250 <mytest>:
    .type   mytest, %function   @@ - symbol type (not req)
@@ Declaration : int mytest(int x)
@@ Uses r0 for param 0
@@   r0: x
mytest:
    push {lr} 	
 8000250:	b500      	push	{lr}
    push {r1} 
 8000252:	b402      	push	{r1}
    push {r0-r7}
 8000254:	b4ff      	push	{r0, r1, r2, r3, r4, r5, r6, r7}
    ldr  r0, =0
 8000256:	480b      	ldr	r0, [pc, #44]	; (8000284 <my_Init+0x4>)
    ldr  r1, =myTickCount
 8000258:	490b      	ldr	r1, [pc, #44]	; (8000288 <my_Init+0x8>)
    bl   BSP_LED_Toggle           @@ call BSP function   
 800025a:	f004 fa1f 	bl	800469c <BSP_LED_Toggle>
    pop  {r0-r7}     
 800025e:	bcff      	pop	{r0, r1, r2, r3, r4, r5, r6, r7}
    ldr  r0, [r1]
 8000260:	6808      	ldr	r0, [r1, #0]
    pop  {r1}
 8000262:	bc02      	pop	{r1}
    pop  {pc}
 8000264:	bd00      	pop	{pc}
 8000266:	bf00      	nop

08000268 <my_Tick>:
    .thumb_func             @@ /
    .type   my_Tick, %function   @@ - symbol type (not req)
@@ Declaration : void my_Tick( void )
@@ Uses nothing
my_Tick:
    push {lr}
 8000268:	b500      	push	{lr}
    push {r0-r1}
 800026a:	b403      	push	{r0, r1}
    ldr  r1, =myTickCount
 800026c:	4906      	ldr	r1, [pc, #24]	; (8000288 <my_Init+0x8>)
    ldr  r0, [r1]
 800026e:	6808      	ldr	r0, [r1, #0]
    add  r0, r0, #1
 8000270:	f100 0001 	add.w	r0, r0, #1
    str  r0, [r1]
 8000274:	6008      	str	r0, [r1, #0]
    pop  {r0-r1}
 8000276:	bc03      	pop	{r0, r1}
    pop  {pc}
 8000278:	bd00      	pop	{pc}
 800027a:	bf00      	nop

0800027c <my_Loop>:
    .thumb_func             @@ /
    .type   my_Loop, % function   @@ - symbol type (not req)
@@ Declaration : void my_Loop( void )
@@ Uses nothing
my_Loop:
    push {lr}
 800027c:	b500      	push	{lr}
//    bl   BSP_LED_Off
    pop  {pc}
 800027e:	bd00      	pop	{pc}

08000280 <my_Init>:
    .thumb_func             @@ /
    .type   my_Init, %function   @@ - symbol type (not req)
@@ Declaration : void my_Init( void )
@@ Uses nothing
my_Init:
    push {lr}
 8000280:	b500      	push	{lr}
    pop  {pc}
 8000282:	bd00      	pop	{pc}
@@   r0: x
mytest:
    push {lr} 	
    push {r1} 
    push {r0-r7}
    ldr  r0, =0
 8000284:	00000000 	.word	0x00000000
    ldr  r1, =myTickCount
 8000288:	20000000 	.word	0x20000000

0800028c <memcpy>:
 800028c:	4684      	mov	ip, r0
 800028e:	ea41 0300 	orr.w	r3, r1, r0
 8000292:	f013 0303 	ands.w	r3, r3, #3
 8000296:	d16d      	bne.n	8000374 <memcpy+0xe8>
 8000298:	3a40      	subs	r2, #64	; 0x40
 800029a:	d341      	bcc.n	8000320 <memcpy+0x94>
 800029c:	f851 3b04 	ldr.w	r3, [r1], #4
 80002a0:	f840 3b04 	str.w	r3, [r0], #4
 80002a4:	f851 3b04 	ldr.w	r3, [r1], #4
 80002a8:	f840 3b04 	str.w	r3, [r0], #4
 80002ac:	f851 3b04 	ldr.w	r3, [r1], #4
 80002b0:	f840 3b04 	str.w	r3, [r0], #4
 80002b4:	f851 3b04 	ldr.w	r3, [r1], #4
 80002b8:	f840 3b04 	str.w	r3, [r0], #4
 80002bc:	f851 3b04 	ldr.w	r3, [r1], #4
 80002c0:	f840 3b04 	str.w	r3, [r0], #4
 80002c4:	f851 3b04 	ldr.w	r3, [r1], #4
 80002c8:	f840 3b04 	str.w	r3, [r0], #4
 80002cc:	f851 3b04 	ldr.w	r3, [r1], #4
 80002d0:	f840 3b04 	str.w	r3, [r0], #4
 80002d4:	f851 3b04 	ldr.w	r3, [r1], #4
 80002d8:	f840 3b04 	str.w	r3, [r0], #4
 80002dc:	f851 3b04 	ldr.w	r3, [r1], #4
 80002e0:	f840 3b04 	str.w	r3, [r0], #4
 80002e4:	f851 3b04 	ldr.w	r3, [r1], #4
 80002e8:	f840 3b04 	str.w	r3, [r0], #4
 80002ec:	f851 3b04 	ldr.w	r3, [r1], #4
 80002f0:	f840 3b04 	str.w	r3, [r0], #4
 80002f4:	f851 3b04 	ldr.w	r3, [r1], #4
 80002f8:	f840 3b04 	str.w	r3, [r0], #4
 80002fc:	f851 3b04 	ldr.w	r3, [r1], #4
 8000300:	f840 3b04 	str.w	r3, [r0], #4
 8000304:	f851 3b04 	ldr.w	r3, [r1], #4
 8000308:	f840 3b04 	str.w	r3, [r0], #4
 800030c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000310:	f840 3b04 	str.w	r3, [r0], #4
 8000314:	f851 3b04 	ldr.w	r3, [r1], #4
 8000318:	f840 3b04 	str.w	r3, [r0], #4
 800031c:	3a40      	subs	r2, #64	; 0x40
 800031e:	d2bd      	bcs.n	800029c <memcpy+0x10>
 8000320:	3230      	adds	r2, #48	; 0x30
 8000322:	d311      	bcc.n	8000348 <memcpy+0xbc>
 8000324:	f851 3b04 	ldr.w	r3, [r1], #4
 8000328:	f840 3b04 	str.w	r3, [r0], #4
 800032c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000330:	f840 3b04 	str.w	r3, [r0], #4
 8000334:	f851 3b04 	ldr.w	r3, [r1], #4
 8000338:	f840 3b04 	str.w	r3, [r0], #4
 800033c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000340:	f840 3b04 	str.w	r3, [r0], #4
 8000344:	3a10      	subs	r2, #16
 8000346:	d2ed      	bcs.n	8000324 <memcpy+0x98>
 8000348:	320c      	adds	r2, #12
 800034a:	d305      	bcc.n	8000358 <memcpy+0xcc>
 800034c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000350:	f840 3b04 	str.w	r3, [r0], #4
 8000354:	3a04      	subs	r2, #4
 8000356:	d2f9      	bcs.n	800034c <memcpy+0xc0>
 8000358:	3204      	adds	r2, #4
 800035a:	d008      	beq.n	800036e <memcpy+0xe2>
 800035c:	07d2      	lsls	r2, r2, #31
 800035e:	bf1c      	itt	ne
 8000360:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8000364:	f800 3b01 	strbne.w	r3, [r0], #1
 8000368:	d301      	bcc.n	800036e <memcpy+0xe2>
 800036a:	880b      	ldrh	r3, [r1, #0]
 800036c:	8003      	strh	r3, [r0, #0]
 800036e:	4660      	mov	r0, ip
 8000370:	4770      	bx	lr
 8000372:	bf00      	nop
 8000374:	2a08      	cmp	r2, #8
 8000376:	d313      	bcc.n	80003a0 <memcpy+0x114>
 8000378:	078b      	lsls	r3, r1, #30
 800037a:	d08d      	beq.n	8000298 <memcpy+0xc>
 800037c:	f010 0303 	ands.w	r3, r0, #3
 8000380:	d08a      	beq.n	8000298 <memcpy+0xc>
 8000382:	f1c3 0304 	rsb	r3, r3, #4
 8000386:	1ad2      	subs	r2, r2, r3
 8000388:	07db      	lsls	r3, r3, #31
 800038a:	bf1c      	itt	ne
 800038c:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8000390:	f800 3b01 	strbne.w	r3, [r0], #1
 8000394:	d380      	bcc.n	8000298 <memcpy+0xc>
 8000396:	f831 3b02 	ldrh.w	r3, [r1], #2
 800039a:	f820 3b02 	strh.w	r3, [r0], #2
 800039e:	e77b      	b.n	8000298 <memcpy+0xc>
 80003a0:	3a04      	subs	r2, #4
 80003a2:	d3d9      	bcc.n	8000358 <memcpy+0xcc>
 80003a4:	3a01      	subs	r2, #1
 80003a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80003aa:	f800 3b01 	strb.w	r3, [r0], #1
 80003ae:	d2f9      	bcs.n	80003a4 <memcpy+0x118>
 80003b0:	780b      	ldrb	r3, [r1, #0]
 80003b2:	7003      	strb	r3, [r0, #0]
 80003b4:	784b      	ldrb	r3, [r1, #1]
 80003b6:	7043      	strb	r3, [r0, #1]
 80003b8:	788b      	ldrb	r3, [r1, #2]
 80003ba:	7083      	strb	r3, [r0, #2]
 80003bc:	4660      	mov	r0, ip
 80003be:	4770      	bx	lr

080003c0 <CmdLED>:
    HAL_IncTick();
    my_Tick();
}

void CmdLED(int mode)
{
 80003c0:	b507      	push	{r0, r1, r2, lr}
  uint32_t led,val;
  int rc;
  if(mode != CMD_INTERACTIVE) {
 80003c2:	b9f8      	cbnz	r0, 8000404 <CmdLED+0x44>
    return;
  }

  rc = fetch_uint32_arg(&led);
 80003c4:	4668      	mov	r0, sp
 80003c6:	f000 fa07 	bl	80007d8 <fetch_uint32_arg>
  if(rc) {
 80003ca:	b108      	cbz	r0, 80003d0 <CmdLED+0x10>
    printf("Missing LED index\n");
 80003cc:	480f      	ldr	r0, [pc, #60]	; (800040c <CmdLED+0x4c>)
 80003ce:	e004      	b.n	80003da <CmdLED+0x1a>
    return;
  }
    
  rc = fetch_uint32_arg(&val);
 80003d0:	a801      	add	r0, sp, #4
 80003d2:	f000 fa01 	bl	80007d8 <fetch_uint32_arg>
  if(rc) {
 80003d6:	b118      	cbz	r0, 80003e0 <CmdLED+0x20>
    printf("Missing state value, 0 for Off, 1 for On\n");
 80003d8:	480d      	ldr	r0, [pc, #52]	; (8000410 <CmdLED+0x50>)
 80003da:	f004 fe61 	bl	80050a0 <puts>
    return;
 80003de:	e011      	b.n	8000404 <CmdLED+0x44>
  }
  
  if((led < 3) || (led > 10)) {
 80003e0:	9900      	ldr	r1, [sp, #0]
 80003e2:	1ecb      	subs	r3, r1, #3
 80003e4:	2b07      	cmp	r3, #7
 80003e6:	d903      	bls.n	80003f0 <CmdLED+0x30>
    printf("Led index of %u is out of the range (3..10)\n",
 80003e8:	480a      	ldr	r0, [pc, #40]	; (8000414 <CmdLED+0x54>)
 80003ea:	f000 ff93 	bl	8001314 <printf>
	   (unsigned int)led);
    return;
 80003ee:	e009      	b.n	8000404 <CmdLED+0x44>
 80003f0:	4a09      	ldr	r2, [pc, #36]	; (8000418 <CmdLED+0x58>)
  }

  led -= 3;
  if(val) {
 80003f2:	9901      	ldr	r1, [sp, #4]
    printf("Led index of %u is out of the range (3..10)\n",
	   (unsigned int)led);
    return;
  }

  led -= 3;
 80003f4:	9300      	str	r3, [sp, #0]
  if(val) {
    BSP_LED_On(LEDs[led]);
 80003f6:	5cd0      	ldrb	r0, [r2, r3]
	   (unsigned int)led);
    return;
  }

  led -= 3;
  if(val) {
 80003f8:	b111      	cbz	r1, 8000400 <CmdLED+0x40>
    BSP_LED_On(LEDs[led]);
 80003fa:	f004 f933 	bl	8004664 <BSP_LED_On>
 80003fe:	e001      	b.n	8000404 <CmdLED+0x44>
  } else {
    BSP_LED_Off(LEDs[led]);
 8000400:	f004 f93e 	bl	8004680 <BSP_LED_Off>
  }

} 
 8000404:	b003      	add	sp, #12
 8000406:	f85d fb04 	ldr.w	pc, [sp], #4
 800040a:	bf00      	nop
 800040c:	08006c74 	.word	0x08006c74
 8000410:	08006c86 	.word	0x08006c86
 8000414:	08006caf 	.word	0x08006caf
 8000418:	08006e46 	.word	0x08006e46

0800041c <CmdAccel>:

ADD_CMD("led",CmdLED,"<index> <state> Turn off/on LED")

void CmdAccel(int mode)
{
 800041c:	b507      	push	{r0, r1, r2, lr}
  int16_t xyz[3];

  if(mode != CMD_INTERACTIVE) {
 800041e:	b958      	cbnz	r0, 8000438 <CmdAccel+0x1c>
    return;
  }

  BSP_ACCELERO_GetXYZ(xyz);
 8000420:	4668      	mov	r0, sp
 8000422:	f004 fab3 	bl	800498c <BSP_ACCELERO_GetXYZ>

  printf("Accelerometer returns:\n"
 8000426:	4806      	ldr	r0, [pc, #24]	; (8000440 <CmdAccel+0x24>)
 8000428:	f9bd 1000 	ldrsh.w	r1, [sp]
 800042c:	f9bd 2002 	ldrsh.w	r2, [sp, #2]
 8000430:	f9bd 3004 	ldrsh.w	r3, [sp, #4]
 8000434:	f000 ff6e 	bl	8001314 <printf>
	 "   Y: %d\n"
	 "   Z: %d\n",
	 xyz[0],xyz[1],xyz[2]);


}
 8000438:	b003      	add	sp, #12
 800043a:	f85d fb04 	ldr.w	pc, [sp], #4
 800043e:	bf00      	nop
 8000440:	08006cdc 	.word	0x08006cdc

08000444 <CmdGyro>:

ADD_CMD("accel", CmdAccel,"                Read Accelerometer");

void CmdGyro(int mode)
{
 8000444:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  float xyz[3];

  if(mode != CMD_INTERACTIVE) {
 8000446:	b9f8      	cbnz	r0, 8000488 <CmdGyro+0x44>
    return;
  }

  BSP_GYRO_GetXYZ(xyz);
 8000448:	a801      	add	r0, sp, #4
 800044a:	f004 facb 	bl	80049e4 <BSP_GYRO_GetXYZ>

  printf("Gyroscope returns:\n"
	 "   X: %d\n"
	 "   Y: %d\n"
	 "   Z: %d\n",
	 (int)(xyz[0]*256),
 800044e:	eddf 7a10 	vldr	s15, [pc, #64]	; 8000490 <CmdGyro+0x4c>
 8000452:	eddd 6a01 	vldr	s13, [sp, #4]
	 (int)(xyz[1]*256),
 8000456:	ed9d 7a02 	vldr	s14, [sp, #8]
	 (int)(xyz[2]*256));
 800045a:	ed9d 6a03 	vldr	s12, [sp, #12]

  printf("Gyroscope returns:\n"
	 "   X: %d\n"
	 "   Y: %d\n"
	 "   Z: %d\n",
	 (int)(xyz[0]*256),
 800045e:	ee66 6aa7 	vmul.f32	s13, s13, s15
	 (int)(xyz[1]*256),
 8000462:	ee27 7a27 	vmul.f32	s14, s14, s15
	 (int)(xyz[2]*256));
 8000466:	ee66 7a27 	vmul.f32	s15, s12, s15
    return;
  }

  BSP_GYRO_GetXYZ(xyz);

  printf("Gyroscope returns:\n"
 800046a:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 800046e:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8000472:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000476:	4807      	ldr	r0, [pc, #28]	; (8000494 <CmdGyro+0x50>)
 8000478:	ee16 1a90 	vmov	r1, s13
 800047c:	ee17 2a10 	vmov	r2, s14
 8000480:	ee17 3a90 	vmov	r3, s15
 8000484:	f000 ff46 	bl	8001314 <printf>
	 "   Y: %d\n"
	 "   Z: %d\n",
	 (int)(xyz[0]*256),
	 (int)(xyz[1]*256),
	 (int)(xyz[2]*256));
}
 8000488:	b005      	add	sp, #20
 800048a:	f85d fb04 	ldr.w	pc, [sp], #4
 800048e:	bf00      	nop
 8000490:	43800000 	.word	0x43800000
 8000494:	08006d0f 	.word	0x08006d0f

08000498 <CmdButton>:

ADD_CMD("gyro", CmdGyro,"                Read Gyroscope");

void CmdButton(int mode)
{
 8000498:	b508      	push	{r3, lr}
  uint32_t button;

  if(mode != CMD_INTERACTIVE) {
 800049a:	b958      	cbnz	r0, 80004b4 <CmdButton+0x1c>
    return;
  }

  button = BSP_PB_GetState(BUTTON_USER);
 800049c:	f004 f946 	bl	800472c <BSP_PB_GetState>
  
  printf("Button is currently: %s\n",
 80004a0:	4b05      	ldr	r3, [pc, #20]	; (80004b8 <CmdButton+0x20>)
 80004a2:	4906      	ldr	r1, [pc, #24]	; (80004bc <CmdButton+0x24>)
 80004a4:	2800      	cmp	r0, #0
 80004a6:	bf18      	it	ne
 80004a8:	4619      	movne	r1, r3
 80004aa:	4805      	ldr	r0, [pc, #20]	; (80004c0 <CmdButton+0x28>)
	 button ? "Pressed" : "Released");

  return;
}
 80004ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    return;
  }

  button = BSP_PB_GetState(BUTTON_USER);
  
  printf("Button is currently: %s\n",
 80004b0:	f000 bf30 	b.w	8001314 <printf>
 80004b4:	bd08      	pop	{r3, pc}
 80004b6:	bf00      	nop
 80004b8:	08006d3e 	.word	0x08006d3e
 80004bc:	08006d46 	.word	0x08006d46
 80004c0:	08006d4f 	.word	0x08006d4f

080004c4 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 80004c4:	b508      	push	{r3, lr}
  BSP_LED_On(LED6);
 80004c6:	2003      	movs	r0, #3
 80004c8:	f004 f8cc 	bl	8004664 <BSP_LED_On>
 80004cc:	e7fe      	b.n	80004cc <Error_Handler+0x8>
	...

080004d0 <main>:

/* Private function prototypes -----------------------------------------------*/
static void SystemClock_Config(void);

int main(int argc, char **argv)
{
 80004d0:	b510      	push	{r4, lr}
 80004d2:	b090      	sub	sp, #64	; 0x40
{
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;
  
  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80004d4:	2301      	movs	r3, #1
 80004d6:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80004d8:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80004da:	2300      	movs	r3, #0
 80004dc:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80004de:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  
  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004e2:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80004e4:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct)!= HAL_OK)
 80004e6:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80004e8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  
  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004ec:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80004ee:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct)!= HAL_OK)
 80004f0:	f000 ff6a 	bl	80013c8 <HAL_RCC_OscConfig>
 80004f4:	bb10      	cbnz	r0, 800053c <main+0x6c>
    Error_Handler();
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 80004f6:	230f      	movs	r3, #15
 80004f8:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004fa:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;  
 80004fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000500:	9005      	str	r0, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2)!= HAL_OK)
 8000502:	4621      	mov	r1, r4
 8000504:	a801      	add	r0, sp, #4
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000506:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;  
 8000508:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2)!= HAL_OK)
 800050a:	f001 fa7f 	bl	8001a0c <HAL_RCC_ClockConfig>
 800050e:	4604      	mov	r4, r0
 8000510:	b9a0      	cbnz	r0, 800053c <main+0x6c>
  uint32_t i;
  uint8_t accelRc, gyroRc;
  /* Configure the system clock */
  SystemClock_Config();

  HAL_Init();
 8000512:	f001 fc5f 	bl	8001dd4 <HAL_Init>

  /* Start the Watchdog */


  TerminalInit();  /* Initialize UART and USB */
 8000516:	f000 fa8d 	bl	8000a34 <TerminalInit>
  /* Configure the LEDs... */
  for(i=0; i<numLEDs; i++) {
    BSP_LED_Init(LEDs[i]);
 800051a:	4b0f      	ldr	r3, [pc, #60]	; (8000558 <main+0x88>)
 800051c:	5d18      	ldrb	r0, [r3, r4]
  /* Start the Watchdog */


  TerminalInit();  /* Initialize UART and USB */
  /* Configure the LEDs... */
  for(i=0; i<numLEDs; i++) {
 800051e:	3401      	adds	r4, #1
    BSP_LED_Init(LEDs[i]);
 8000520:	f004 f86c 	bl	80045fc <BSP_LED_Init>
  /* Start the Watchdog */


  TerminalInit();  /* Initialize UART and USB */
  /* Configure the LEDs... */
  for(i=0; i<numLEDs; i++) {
 8000524:	2c08      	cmp	r4, #8
 8000526:	d1f8      	bne.n	800051a <main+0x4a>
    BSP_LED_Init(LEDs[i]);
  }

  /* Initialize the pushbutton */
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_GPIO);
 8000528:	2000      	movs	r0, #0
 800052a:	4601      	mov	r1, r0
 800052c:	f004 f8c4 	bl	80046b8 <BSP_PB_Init>

  /* Initialize the Accelerometer */
  accelRc = BSP_ACCELERO_Init();
 8000530:	f004 fa14 	bl	800495c <BSP_ACCELERO_Init>
  if(accelRc != ACCELERO_OK) {
 8000534:	b120      	cbz	r0, 8000540 <main+0x70>
    printf("Failed to initialize acceleromter\n");
 8000536:	4809      	ldr	r0, [pc, #36]	; (800055c <main+0x8c>)
 8000538:	f004 fdb2 	bl	80050a0 <puts>
    Error_Handler();
 800053c:	f7ff ffc2 	bl	80004c4 <Error_Handler>
  }

  /* Initialize the Gyroscope */
  gyroRc = BSP_GYRO_Init();
 8000540:	f004 fa2e 	bl	80049a0 <BSP_GYRO_Init>
  if(gyroRc != GYRO_OK) {
 8000544:	b108      	cbz	r0, 800054a <main+0x7a>
    printf("Failed to initialize Gyroscope\n");
 8000546:	4806      	ldr	r0, [pc, #24]	; (8000560 <main+0x90>)
 8000548:	e7f6      	b.n	8000538 <main+0x68>
    Error_Handler();
  }

  my_Init();
 800054a:	f7ff fe99 	bl	8000280 <my_Init>

  while(1) {
    TaskInput();
 800054e:	f000 f8ad 	bl	80006ac <TaskInput>
    my_Loop();
 8000552:	f7ff fe93 	bl	800027c <my_Loop>
 8000556:	e7fa      	b.n	800054e <main+0x7e>
 8000558:	08006e46 	.word	0x08006e46
 800055c:	08006d68 	.word	0x08006d68
 8000560:	08006d8a 	.word	0x08006d8a

08000564 <SysTick_Handler>:
  {
  }
}

void SysTick_Handler(void)
{
 8000564:	b508      	push	{r3, lr}
    HAL_IncTick();
 8000566:	f001 fc47 	bl	8001df8 <HAL_IncTick>
    my_Tick();
}
 800056a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
}

void SysTick_Handler(void)
{
    HAL_IncTick();
    my_Tick();
 800056e:	f7ff be7b 	b.w	8000268 <my_Tick>

08000572 <CmdW>:
	 (unsigned int)(*((uint32_t *)addr)));
}


void CmdW(int mode)
{
 8000572:	b507      	push	{r0, r1, r2, lr}
  uint32_t addr,data;

  if(mode != CMD_INTERACTIVE) return;
 8000574:	b940      	cbnz	r0, 8000588 <CmdW+0x16>

  fetch_uint32_arg(&addr);
 8000576:	4668      	mov	r0, sp
 8000578:	f000 f92e 	bl	80007d8 <fetch_uint32_arg>
  fetch_uint32_arg(&data);
 800057c:	a801      	add	r0, sp, #4
 800057e:	f000 f92b 	bl	80007d8 <fetch_uint32_arg>

  *((uint32_t *)addr) = data;
 8000582:	9b00      	ldr	r3, [sp, #0]
 8000584:	9a01      	ldr	r2, [sp, #4]
 8000586:	601a      	str	r2, [r3, #0]
}
 8000588:	b003      	add	sp, #12
 800058a:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08000590 <CmdR>:
#include "common.h"



void CmdR(int mode)
{
 8000590:	b507      	push	{r0, r1, r2, lr}
  uint32_t addr;

  if(mode != CMD_INTERACTIVE) return;
 8000592:	b938      	cbnz	r0, 80005a4 <CmdR+0x14>

  fetch_uint32_arg(&addr);
 8000594:	a801      	add	r0, sp, #4
 8000596:	f000 f91f 	bl	80007d8 <fetch_uint32_arg>

  printf("0x%08X: 0x%08X\n",(unsigned int)addr, 
 800059a:	9901      	ldr	r1, [sp, #4]
 800059c:	4803      	ldr	r0, [pc, #12]	; (80005ac <CmdR+0x1c>)
 800059e:	680a      	ldr	r2, [r1, #0]
 80005a0:	f000 feb8 	bl	8001314 <printf>
	 (unsigned int)(*((uint32_t *)addr)));
}
 80005a4:	b003      	add	sp, #12
 80005a6:	f85d fb04 	ldr.w	pc, [sp], #4
 80005aa:	bf00      	nop
 80005ac:	08006e4e 	.word	0x08006e4e

080005b0 <parse>:

#define SEPS " \t\n\v\f\r"

/* Parse the buffer and call commands */ 
int parse(char *buf, int len, const parse_table *table)
{
 80005b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80005b4:	4615      	mov	r5, r2
  char *p;
  int i,arg;
  const parse_table *t;
  
  /* Check for silly things */
  if(buf == NULL) {
 80005b6:	b908      	cbnz	r0, 80005bc <parse+0xc>
    printf("NULL buf pointer passed to %s()\n",__FUNCTION__);
 80005b8:	4831      	ldr	r0, [pc, #196]	; (8000680 <parse+0xd0>)
 80005ba:	e022      	b.n	8000602 <parse+0x52>
    return -1;
  }

  if(len==0) {
 80005bc:	b909      	cbnz	r1, 80005c2 <parse+0x12>
    printf("len == 0 in %s\n",__FUNCTION__);
 80005be:	4831      	ldr	r0, [pc, #196]	; (8000684 <parse+0xd4>)
 80005c0:	e01f      	b.n	8000602 <parse+0x52>
    return -1;
  }

  if(table == NULL) {
 80005c2:	b122      	cbz	r2, 80005ce <parse+0x1e>
  }


  /* Find the first word, by skiping over whitespace */
  i = len;
  while((i--) && (*buf != 0) && (isspace((uint32_t)*buf))) buf++;
 80005c4:	4b30      	ldr	r3, [pc, #192]	; (8000688 <parse+0xd8>)
 80005c6:	3901      	subs	r1, #1
 80005c8:	681e      	ldr	r6, [r3, #0]
 80005ca:	4603      	mov	r3, r0
 80005cc:	e009      	b.n	80005e2 <parse+0x32>
    printf("len == 0 in %s\n",__FUNCTION__);
    return -1;
  }

  if(table == NULL) {
    printf("NULL table pointer passed to %s()\n",__FUNCTION__);
 80005ce:	482f      	ldr	r0, [pc, #188]	; (800068c <parse+0xdc>)
 80005d0:	e017      	b.n	8000602 <parse+0x52>
  }


  /* Find the first word, by skiping over whitespace */
  i = len;
  while((i--) && (*buf != 0) && (isspace((uint32_t)*buf))) buf++;
 80005d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80005d6:	b15a      	cbz	r2, 80005f0 <parse+0x40>
 80005d8:	4432      	add	r2, r6
 80005da:	3901      	subs	r1, #1
 80005dc:	7852      	ldrb	r2, [r2, #1]
 80005de:	0712      	lsls	r2, r2, #28
 80005e0:	d506      	bpl.n	80005f0 <parse+0x40>
 80005e2:	1c4f      	adds	r7, r1, #1
 80005e4:	4618      	mov	r0, r3
 80005e6:	460c      	mov	r4, r1
 80005e8:	d1f3      	bne.n	80005d2 <parse+0x22>
  if((i==0) || (*buf==0)) {
 80005ea:	7803      	ldrb	r3, [r0, #0]
 80005ec:	b91b      	cbnz	r3, 80005f6 <parse+0x46>
 80005ee:	e042      	b.n	8000676 <parse+0xc6>
 80005f0:	2c00      	cmp	r4, #0
 80005f2:	d1fa      	bne.n	80005ea <parse+0x3a>
 80005f4:	e03f      	b.n	8000676 <parse+0xc6>
       __FUNCTION__);
#endif
    return -1;
  }
	
  p = strtok(buf,SEPS);
 80005f6:	4926      	ldr	r1, [pc, #152]	; (8000690 <parse+0xe0>)
 80005f8:	f004 fe96 	bl	8005328 <strtok>
  if(p==NULL) {
 80005fc:	4606      	mov	r6, r0
 80005fe:	b910      	cbnz	r0, 8000606 <parse+0x56>
    /* No token found */
    printf("Unable to find a command in the buffer in %s()\n",__FUNCTION__);
 8000600:	4824      	ldr	r0, [pc, #144]	; (8000694 <parse+0xe4>)
 8000602:	4925      	ldr	r1, [pc, #148]	; (8000698 <parse+0xe8>)
 8000604:	e035      	b.n	8000672 <parse+0xc2>
    return -1;
  }

  arg = CMD_INTERACTIVE;  /* Default to calling action part of function */
  /* Check to see if the user is asking for help */
  if(strcasecmp(p,"help") == 0) {
 8000606:	4925      	ldr	r1, [pc, #148]	; (800069c <parse+0xec>)
 8000608:	f004 fddc 	bl	80051c4 <strcasecmp>
 800060c:	4604      	mov	r4, r0
 800060e:	b9a0      	cbnz	r0, 800063a <parse+0x8a>
    /* Check to see if the user is asking for more help */
    p = strtok(NULL,SEPS);
 8000610:	491f      	ldr	r1, [pc, #124]	; (8000690 <parse+0xe0>)
 8000612:	f004 fe89 	bl	8005328 <strtok>
    if(p == NULL) {
 8000616:	4606      	mov	r6, r0
 8000618:	b988      	cbnz	r0, 800063e <parse+0x8e>
 800061a:	350c      	adds	r5, #12
      /* If we don't get any more tokens the user is asking for short
       * help */
      /* Loop over the commands defined and print help for them */
      for(t=table; t->cmdname!=NULL; t++) {
 800061c:	f855 1c0c 	ldr.w	r1, [r5, #-12]
 8000620:	b359      	cbz	r1, 800067a <parse+0xca>
	if(t->help != NULL) {
 8000622:	f855 2c04 	ldr.w	r2, [r5, #-4]
 8000626:	b11a      	cbz	r2, 8000630 <parse+0x80>
	  printf("%12s -- %s\n",t->cmdname,t->help);
 8000628:	481d      	ldr	r0, [pc, #116]	; (80006a0 <parse+0xf0>)
 800062a:	f000 fe73 	bl	8001314 <printf>
 800062e:	e7f4      	b.n	800061a <parse+0x6a>
	} else {
	  t->func(CMD_SHORT_HELP);  /* Call the function for short help */
 8000630:	f855 3c08 	ldr.w	r3, [r5, #-8]
 8000634:	2001      	movs	r0, #1
 8000636:	4798      	blx	r3
 8000638:	e7ef      	b.n	800061a <parse+0x6a>
    /* No token found */
    printf("Unable to find a command in the buffer in %s()\n",__FUNCTION__);
    return -1;
  }

  arg = CMD_INTERACTIVE;  /* Default to calling action part of function */
 800063a:	2700      	movs	r7, #0
 800063c:	e008      	b.n	8000650 <parse+0xa0>
      }
      return 0;
    } else {
      /* The user has asked for long help, call the function
       * for help */
      arg = CMD_LONG_HELP;
 800063e:	2702      	movs	r7, #2
    }
  }

  /* Now search for token in the table */
  for(t=table; t->cmdname!=NULL; t++) {
 8000640:	e006      	b.n	8000650 <parse+0xa0>
    if(strcasecmp(p,t->cmdname) == 0) {
 8000642:	4630      	mov	r0, r6
 8000644:	4641      	mov	r1, r8
 8000646:	f004 fdbd 	bl	80051c4 <strcasecmp>
 800064a:	4604      	mov	r4, r0
 800064c:	b130      	cbz	r0, 800065c <parse+0xac>
      arg = CMD_LONG_HELP;
    }
  }

  /* Now search for token in the table */
  for(t=table; t->cmdname!=NULL; t++) {
 800064e:	350c      	adds	r5, #12
 8000650:	f8d5 8000 	ldr.w	r8, [r5]
 8000654:	f1b8 0f00 	cmp.w	r8, #0
 8000658:	d1f3      	bne.n	8000642 <parse+0x92>
 800065a:	e008      	b.n	800066e <parse+0xbe>
    if(strcasecmp(p,t->cmdname) == 0) {
      /* Got a match, call the function */
      if(arg == CMD_LONG_HELP) {	
 800065c:	b11f      	cbz	r7, 8000666 <parse+0xb6>
	printf("%s:\n",t->cmdname);
 800065e:	4811      	ldr	r0, [pc, #68]	; (80006a4 <parse+0xf4>)
 8000660:	4641      	mov	r1, r8
 8000662:	f000 fe57 	bl	8001314 <printf>
      }
      t->func(arg);
 8000666:	686b      	ldr	r3, [r5, #4]
 8000668:	4638      	mov	r0, r7
 800066a:	4798      	blx	r3
      return 0;
 800066c:	e005      	b.n	800067a <parse+0xca>
    }
  }

  printf("Command `%s' not found. Type `help' for online help\n",p);
 800066e:	480e      	ldr	r0, [pc, #56]	; (80006a8 <parse+0xf8>)
 8000670:	4631      	mov	r1, r6
 8000672:	f000 fe4f 	bl	8001314 <printf>
  if((i==0) || (*buf==0)) {
#if 0
    printf("End of buffer reached while discarding whitespace in %s()\n",
       __FUNCTION__);
#endif
    return -1;
 8000676:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
    }
  }

  printf("Command `%s' not found. Type `help' for online help\n",p);
  return -1;
}
 800067a:	4620      	mov	r0, r4
 800067c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000680:	08006e9f 	.word	0x08006e9f
 8000684:	08006ec0 	.word	0x08006ec0
 8000688:	20000200 	.word	0x20000200
 800068c:	08006ed0 	.word	0x08006ed0
 8000690:	08006ef3 	.word	0x08006ef3
 8000694:	08006efa 	.word	0x08006efa
 8000698:	08006e99 	.word	0x08006e99
 800069c:	08006f2a 	.word	0x08006f2a
 80006a0:	08006f2f 	.word	0x08006f2f
 80006a4:	08006f3b 	.word	0x08006f3b
 80006a8:	08006f40 	.word	0x08006f40

080006ac <TaskInput>:
char input[BUFFER_LEN];
char input_b[BUFFER_LEN];

/* Task to handle input */
void TaskInput(void)
{
 80006ac:	b573      	push	{r0, r1, r4, r5, r6, lr}
  static unsigned int saved = 0;
  static char *buf = input;
  static uint32_t printPrompt = 1;

  /* Do we have to print the prompt? */
  if(printPrompt) {
 80006ae:	4d3f      	ldr	r5, [pc, #252]	; (80007ac <TaskInput+0x100>)
 80006b0:	682b      	ldr	r3, [r5, #0]
 80006b2:	b123      	cbz	r3, 80006be <TaskInput+0x12>
    printf("ARMON>");
 80006b4:	483e      	ldr	r0, [pc, #248]	; (80007b0 <TaskInput+0x104>)
 80006b6:	f000 fe2d 	bl	8001314 <printf>
    printPrompt = 0;
 80006ba:	2300      	movs	r3, #0
 80006bc:	602b      	str	r3, [r5, #0]
  }

  /* Get the next character */
  rc = TerminalReadAnyNonBlock(&c);
 80006be:	f10d 0007 	add.w	r0, sp, #7
 80006c2:	f000 fa27 	bl	8000b14 <TerminalReadAnyNonBlock>
  if(rc) {
 80006c6:	2800      	cmp	r0, #0
 80006c8:	d16e      	bne.n	80007a8 <TaskInput+0xfc>
  }

  /* We have a character to process */
  /* printf("Got:'%c' %d\n",c,c); */
  /* Check for simple line control characters */
  if(((c == 010) || (c == 0x7f)) && count) {
 80006ca:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80006ce:	2b08      	cmp	r3, #8
 80006d0:	d001      	beq.n	80006d6 <TaskInput+0x2a>
 80006d2:	2b7f      	cmp	r3, #127	; 0x7f
 80006d4:	d10d      	bne.n	80006f2 <TaskInput+0x46>
 80006d6:	4c37      	ldr	r4, [pc, #220]	; (80007b4 <TaskInput+0x108>)
 80006d8:	6822      	ldr	r2, [r4, #0]
 80006da:	b152      	cbz	r2, 80006f2 <TaskInput+0x46>
    /* User pressed backspace */
    printf("\010 \010"); /* Obliterate character */
 80006dc:	4836      	ldr	r0, [pc, #216]	; (80007b8 <TaskInput+0x10c>)
 80006de:	f000 fe19 	bl	8001314 <printf>
    buf--;     /* Then remove it from the buffer */
 80006e2:	4b36      	ldr	r3, [pc, #216]	; (80007bc <TaskInput+0x110>)
 80006e4:	681a      	ldr	r2, [r3, #0]
 80006e6:	3a01      	subs	r2, #1
 80006e8:	601a      	str	r2, [r3, #0]
    count--;   /* Then keep track of how many are left */
 80006ea:	6823      	ldr	r3, [r4, #0]
 80006ec:	3b01      	subs	r3, #1
 80006ee:	6023      	str	r3, [r4, #0]
 80006f0:	e05a      	b.n	80007a8 <TaskInput+0xfc>
  } else if(c == '!') { /* '!' repeats the last command */
 80006f2:	2b21      	cmp	r3, #33	; 0x21
 80006f4:	d115      	bne.n	8000722 <TaskInput+0x76>
    if(saved) {  /* But only if we have something saved */
 80006f6:	4b32      	ldr	r3, [pc, #200]	; (80007c0 <TaskInput+0x114>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d054      	beq.n	80007a8 <TaskInput+0xfc>
      strcpy(input,input_b);  /* Restore the command */
 80006fe:	4c31      	ldr	r4, [pc, #196]	; (80007c4 <TaskInput+0x118>)
 8000700:	4931      	ldr	r1, [pc, #196]	; (80007c8 <TaskInput+0x11c>)
 8000702:	4620      	mov	r0, r4
 8000704:	f004 fd82 	bl	800520c <strcpy>
      printf("%s",input);
 8000708:	4621      	mov	r1, r4
 800070a:	4830      	ldr	r0, [pc, #192]	; (80007cc <TaskInput+0x120>)
 800070c:	f000 fe02 	bl	8001314 <printf>
      count = strlen(input);
 8000710:	4620      	mov	r0, r4
 8000712:	f004 fdd9 	bl	80052c8 <strlen>
 8000716:	4b27      	ldr	r3, [pc, #156]	; (80007b4 <TaskInput+0x108>)
 8000718:	6018      	str	r0, [r3, #0]
      buf = input+count;
 800071a:	4b28      	ldr	r3, [pc, #160]	; (80007bc <TaskInput+0x110>)
 800071c:	4404      	add	r4, r0
 800071e:	601c      	str	r4, [r3, #0]
      goto parseme;
 8000720:	e024      	b.n	800076c <TaskInput+0xc0>
    }
  } else if(isprint((unsigned int)c)) {
 8000722:	4a2b      	ldr	r2, [pc, #172]	; (80007d0 <TaskInput+0x124>)
 8000724:	6812      	ldr	r2, [r2, #0]
 8000726:	441a      	add	r2, r3
 8000728:	7852      	ldrb	r2, [r2, #1]
 800072a:	f012 0297 	ands.w	r2, r2, #151	; 0x97
 800072e:	d011      	beq.n	8000754 <TaskInput+0xa8>
    /* We are only going to save printable characters */
    if(count >= sizeof(input)) {
 8000730:	4a20      	ldr	r2, [pc, #128]	; (80007b4 <TaskInput+0x108>)
 8000732:	6811      	ldr	r1, [r2, #0]
 8000734:	294f      	cmp	r1, #79	; 0x4f
 8000736:	d901      	bls.n	800073c <TaskInput+0x90>
      /* We are out of space */
      printf("\x07"); /* Beep */
 8000738:	2007      	movs	r0, #7
 800073a:	e008      	b.n	800074e <TaskInput+0xa2>
      return;
    } else {
      *buf++ = c;
 800073c:	4c1f      	ldr	r4, [pc, #124]	; (80007bc <TaskInput+0x110>)
 800073e:	6820      	ldr	r0, [r4, #0]
 8000740:	7003      	strb	r3, [r0, #0]
 8000742:	1c45      	adds	r5, r0, #1
      count++;
 8000744:	3101      	adds	r1, #1
      /* Echo it back to the user */
      printf("%c",c);
 8000746:	f89d 0007 	ldrb.w	r0, [sp, #7]
    if(count >= sizeof(input)) {
      /* We are out of space */
      printf("\x07"); /* Beep */
      return;
    } else {
      *buf++ = c;
 800074a:	6025      	str	r5, [r4, #0]
      count++;
 800074c:	6011      	str	r1, [r2, #0]
      /* Echo it back to the user */
      printf("%c",c);
 800074e:	f004 fc6b 	bl	8005028 <putchar>
 8000752:	e029      	b.n	80007a8 <TaskInput+0xfc>
    }
  } else if(c == '\r') {
 8000754:	2b0d      	cmp	r3, #13
 8000756:	d127      	bne.n	80007a8 <TaskInput+0xfc>
    /* NULL Terminate anything we have received */
    *buf = '\0';
 8000758:	4b18      	ldr	r3, [pc, #96]	; (80007bc <TaskInput+0x110>)
    /* save current buffer in case we want to re do the command */
    strcpy(input_b,input);
 800075a:	481b      	ldr	r0, [pc, #108]	; (80007c8 <TaskInput+0x11c>)
      /* Echo it back to the user */
      printf("%c",c);
    }
  } else if(c == '\r') {
    /* NULL Terminate anything we have received */
    *buf = '\0';
 800075c:	681b      	ldr	r3, [r3, #0]
    /* save current buffer in case we want to re do the command */
    strcpy(input_b,input);
 800075e:	4919      	ldr	r1, [pc, #100]	; (80007c4 <TaskInput+0x118>)
      /* Echo it back to the user */
      printf("%c",c);
    }
  } else if(c == '\r') {
    /* NULL Terminate anything we have received */
    *buf = '\0';
 8000760:	701a      	strb	r2, [r3, #0]
    /* save current buffer in case we want to re do the command */
    strcpy(input_b,input);
 8000762:	f004 fd53 	bl	800520c <strcpy>
    saved = 1;
 8000766:	4b16      	ldr	r3, [pc, #88]	; (80007c0 <TaskInput+0x114>)
 8000768:	2201      	movs	r2, #1
 800076a:	601a      	str	r2, [r3, #0]
  parseme:
    /* The user pressed enter, parse the command */
    printf("\n");
 800076c:	200a      	movs	r0, #10
 800076e:	4c13      	ldr	r4, [pc, #76]	; (80007bc <TaskInput+0x110>)
 8000770:	f004 fc5a 	bl	8005028 <putchar>
    /* Fill the rest of the buffer wil NUL */
    for(i=count; i<BUFFER_LEN; i++) *buf++ = '\0';
 8000774:	4a0f      	ldr	r2, [pc, #60]	; (80007b4 <TaskInput+0x108>)
 8000776:	6821      	ldr	r1, [r4, #0]
 8000778:	6816      	ldr	r6, [r2, #0]
 800077a:	460b      	mov	r3, r1
 800077c:	4610      	mov	r0, r2
 800077e:	1a72      	subs	r2, r6, r1
 8000780:	441a      	add	r2, r3
 8000782:	2a4f      	cmp	r2, #79	; 0x4f
 8000784:	f04f 0200 	mov.w	r2, #0
 8000788:	d802      	bhi.n	8000790 <TaskInput+0xe4>
 800078a:	f803 2b01 	strb.w	r2, [r3], #1
 800078e:	e7f6      	b.n	800077e <TaskInput+0xd2>
 8000790:	6023      	str	r3, [r4, #0]
    count = 0;
    parse(input, sizeof(input), Commands);
 8000792:	4e0c      	ldr	r6, [pc, #48]	; (80007c4 <TaskInput+0x118>)
 8000794:	4b0f      	ldr	r3, [pc, #60]	; (80007d4 <TaskInput+0x128>)
  parseme:
    /* The user pressed enter, parse the command */
    printf("\n");
    /* Fill the rest of the buffer wil NUL */
    for(i=count; i<BUFFER_LEN; i++) *buf++ = '\0';
    count = 0;
 8000796:	6002      	str	r2, [r0, #0]
    parse(input, sizeof(input), Commands);
 8000798:	2150      	movs	r1, #80	; 0x50
 800079a:	681a      	ldr	r2, [r3, #0]
 800079c:	4630      	mov	r0, r6
 800079e:	f7ff ff07 	bl	80005b0 <parse>
    buf = input;
    printPrompt = 1;
 80007a2:	2301      	movs	r3, #1
    printf("\n");
    /* Fill the rest of the buffer wil NUL */
    for(i=count; i<BUFFER_LEN; i++) *buf++ = '\0';
    count = 0;
    parse(input, sizeof(input), Commands);
    buf = input;
 80007a4:	6026      	str	r6, [r4, #0]
    printPrompt = 1;
 80007a6:	602b      	str	r3, [r5, #0]
  }
}
 80007a8:	b002      	add	sp, #8
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	20000010 	.word	0x20000010
 80007b0:	08006f75 	.word	0x08006f75
 80007b4:	20000a60 	.word	0x20000a60
 80007b8:	08006f7c 	.word	0x08006f7c
 80007bc:	2000000c 	.word	0x2000000c
 80007c0:	20000a64 	.word	0x20000a64
 80007c4:	20000ef0 	.word	0x20000ef0
 80007c8:	20000ea0 	.word	0x20000ea0
 80007cc:	08006f80 	.word	0x08006f80
 80007d0:	20000200 	.word	0x20000200
 80007d4:	20000008 	.word	0x20000008

080007d8 <fetch_uint32_arg>:
  return 0;
}     

/* Fetch an integer argument */
int fetch_uint32_arg(uint32_t *dest)
{
 80007d8:	b510      	push	{r4, lr}
  char *p;
  p = strtok(NULL,SEPS);
 80007da:	4908      	ldr	r1, [pc, #32]	; (80007fc <fetch_uint32_arg+0x24>)
  return 0;
}     

/* Fetch an integer argument */
int fetch_uint32_arg(uint32_t *dest)
{
 80007dc:	4604      	mov	r4, r0
  char *p;
  p = strtok(NULL,SEPS);
 80007de:	2000      	movs	r0, #0
 80007e0:	f004 fda2 	bl	8005328 <strtok>
  if(p == NULL) {
 80007e4:	b130      	cbz	r0, 80007f4 <fetch_uint32_arg+0x1c>
    /* If we don't get any more tokens it's not an error, just the EOL */
    return -1;
  }
  
  *dest = (uint32_t)strtoul(p,NULL,0);
 80007e6:	2100      	movs	r1, #0
 80007e8:	460a      	mov	r2, r1
 80007ea:	f004 fe75 	bl	80054d8 <strtoul>
 80007ee:	6020      	str	r0, [r4, #0]
  return 0;
 80007f0:	2000      	movs	r0, #0
 80007f2:	bd10      	pop	{r4, pc}
{
  char *p;
  p = strtok(NULL,SEPS);
  if(p == NULL) {
    /* If we don't get any more tokens it's not an error, just the EOL */
    return -1;
 80007f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  }
  
  *dest = (uint32_t)strtoul(p,NULL,0);
  return 0;
}     
 80007f8:	bd10      	pop	{r4, pc}
 80007fa:	bf00      	nop
 80007fc:	08006ef3 	.word	0x08006ef3

08000800 <fetch_string_arg>:

/* Fetch a string argument */
int fetch_string_arg(char **dest)
{
 8000800:	b510      	push	{r4, lr}
  char *p;
  p = strtok(NULL,SEPS);
 8000802:	4906      	ldr	r1, [pc, #24]	; (800081c <fetch_string_arg+0x1c>)
  return 0;
}     

/* Fetch a string argument */
int fetch_string_arg(char **dest)
{
 8000804:	4604      	mov	r4, r0
  char *p;
  p = strtok(NULL,SEPS);
 8000806:	2000      	movs	r0, #0
 8000808:	f004 fd8e 	bl	8005328 <strtok>
  if(p == NULL) {
 800080c:	b110      	cbz	r0, 8000814 <fetch_string_arg+0x14>
    /* If we don't get any more tokens it's not an error, just the EOL */
    return -1;
  }
  
  *dest = p;
 800080e:	6020      	str	r0, [r4, #0]
  return 0;
 8000810:	2000      	movs	r0, #0
 8000812:	bd10      	pop	{r4, pc}
{
  char *p;
  p = strtok(NULL,SEPS);
  if(p == NULL) {
    /* If we don't get any more tokens it's not an error, just the EOL */
    return -1;
 8000814:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  }
  
  *dest = p;
  return 0;
}
 8000818:	bd10      	pop	{r4, pc}
 800081a:	bf00      	nop
 800081c:	08006ef3 	.word	0x08006ef3

08000820 <DumpBuffer>:

#define BYTES_PER_LINE 16

/* Dump a buffer in HEX with the address as given */
void DumpBuffer(uint8_t *buffer, uint32_t count, uint32_t address)
{
 8000820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000824:	4683      	mov	fp, r0
 8000826:	b087      	sub	sp, #28
 8000828:	4692      	mov	sl, r2
  uint32_t i;
  uint8_t buf[BYTES_PER_LINE+1],*bufp;   /* Buffer to assemble printed chars */
  uint8_t *p,c;

  if(count == 0) return;
 800082a:	4689      	mov	r9, r1
 800082c:	2900      	cmp	r1, #0
 800082e:	d03b      	beq.n	80008a8 <DumpBuffer+0x88>
 8000830:	ac01      	add	r4, sp, #4
 8000832:	2500      	movs	r5, #0
 8000834:	4627      	mov	r7, r4

  p = buffer;
  bufp = buf;
  /* dump the requested number of bytes in hex. */
  for(i=0; i<count; i++) {
 8000836:	454d      	cmp	r5, r9
 8000838:	eb05 010a 	add.w	r1, r5, sl
 800083c:	f005 060f 	and.w	r6, r5, #15
 8000840:	d021      	beq.n	8000886 <DumpBuffer+0x66>
    if((i% BYTES_PER_LINE) == 0) {
 8000842:	b91e      	cbnz	r6, 800084c <DumpBuffer+0x2c>
      printf("%08x:",(unsigned int)address);
 8000844:	481a      	ldr	r0, [pc, #104]	; (80008b0 <DumpBuffer+0x90>)
 8000846:	f000 fd65 	bl	8001314 <printf>
      bufp = buf;
 800084a:	463c      	mov	r4, r7
    /* Read the value to print */
    c = *p++;
    address++;

    /* Stash the appropriate chacter to print at EOL */
    if(isprint(c)) {
 800084c:	4b19      	ldr	r3, [pc, #100]	; (80008b4 <DumpBuffer+0x94>)
    if((i% BYTES_PER_LINE) == 0) {
      printf("%08x:",(unsigned int)address);
      bufp = buf;
    }
    /* Read the value to print */
    c = *p++;
 800084e:	f81b 1005 	ldrb.w	r1, [fp, r5]
    address++;

    /* Stash the appropriate chacter to print at EOL */
    if(isprint(c)) {
 8000852:	681b      	ldr	r3, [r3, #0]
      *bufp++ = c; /* Stick in the character */
    } else {
      *bufp++ = '.';
    }

    printf(" %02x",((unsigned int)c) & 0xff);
 8000854:	4818      	ldr	r0, [pc, #96]	; (80008b8 <DumpBuffer+0x98>)
    /* Read the value to print */
    c = *p++;
    address++;

    /* Stash the appropriate chacter to print at EOL */
    if(isprint(c)) {
 8000856:	440b      	add	r3, r1
 8000858:	f104 0801 	add.w	r8, r4, #1
 800085c:	785b      	ldrb	r3, [r3, #1]
 800085e:	f013 0f97 	tst.w	r3, #151	; 0x97
      *bufp++ = c; /* Stick in the character */
    } else {
      *bufp++ = '.';
 8000862:	bf0a      	itet	eq
 8000864:	232e      	moveq	r3, #46	; 0x2e
    c = *p++;
    address++;

    /* Stash the appropriate chacter to print at EOL */
    if(isprint(c)) {
      *bufp++ = c; /* Stick in the character */
 8000866:	7021      	strbne	r1, [r4, #0]
    } else {
      *bufp++ = '.';
 8000868:	7023      	strbeq	r3, [r4, #0]
    }

    printf(" %02x",((unsigned int)c) & 0xff);
 800086a:	f000 fd53 	bl	8001314 <printf>
    
    /* At end of line ? */
    if((i % BYTES_PER_LINE) == (BYTES_PER_LINE-1)) {
 800086e:	2e0f      	cmp	r6, #15

    /* Stash the appropriate chacter to print at EOL */
    if(isprint(c)) {
      *bufp++ = c; /* Stick in the character */
    } else {
      *bufp++ = '.';
 8000870:	4644      	mov	r4, r8
    }

    printf(" %02x",((unsigned int)c) & 0xff);
    
    /* At end of line ? */
    if((i % BYTES_PER_LINE) == (BYTES_PER_LINE-1)) {
 8000872:	d106      	bne.n	8000882 <DumpBuffer+0x62>
      *bufp = '\0';  /* NULL terminate buffer */
 8000874:	2300      	movs	r3, #0
 8000876:	f888 3000 	strb.w	r3, [r8]

      /* Yes, print buffer */
      printf("  %s\n",buf);
 800087a:	4810      	ldr	r0, [pc, #64]	; (80008bc <DumpBuffer+0x9c>)
 800087c:	4639      	mov	r1, r7
 800087e:	f000 fd49 	bl	8001314 <printf>
  if(count == 0) return;

  p = buffer;
  bufp = buf;
  /* dump the requested number of bytes in hex. */
  for(i=0; i<count; i++) {
 8000882:	3501      	adds	r5, #1
 8000884:	e7d7      	b.n	8000836 <DumpBuffer+0x16>
    }

  }

  /* dump out to EOL */
  *bufp='\0';
 8000886:	2300      	movs	r3, #0
 8000888:	7023      	strb	r3, [r4, #0]
  if(count % BYTES_PER_LINE) {
 800088a:	b16e      	cbz	r6, 80008a8 <DumpBuffer+0x88>
 800088c:	461c      	mov	r4, r3
    for(i=0; i<(BYTES_PER_LINE - (count % BYTES_PER_LINE)); i++) {
 800088e:	f1c6 0310 	rsb	r3, r6, #16
 8000892:	429c      	cmp	r4, r3
 8000894:	d204      	bcs.n	80008a0 <DumpBuffer+0x80>
      printf("   ");
 8000896:	480a      	ldr	r0, [pc, #40]	; (80008c0 <DumpBuffer+0xa0>)
 8000898:	f000 fd3c 	bl	8001314 <printf>
  }

  /* dump out to EOL */
  *bufp='\0';
  if(count % BYTES_PER_LINE) {
    for(i=0; i<(BYTES_PER_LINE - (count % BYTES_PER_LINE)); i++) {
 800089c:	3401      	adds	r4, #1
 800089e:	e7f6      	b.n	800088e <DumpBuffer+0x6e>
      printf("   ");
    }
    /* Yes, print buffer */
    printf("  %s\n",buf);
 80008a0:	4806      	ldr	r0, [pc, #24]	; (80008bc <DumpBuffer+0x9c>)
 80008a2:	4639      	mov	r1, r7
 80008a4:	f000 fd36 	bl	8001314 <printf>
  }



}
 80008a8:	b007      	add	sp, #28
 80008aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80008ae:	bf00      	nop
 80008b0:	08006f83 	.word	0x08006f83
 80008b4:	20000200 	.word	0x20000200
 80008b8:	08006f89 	.word	0x08006f89
 80008bc:	08006f8f 	.word	0x08006f8f
 80008c0:	08006f95 	.word	0x08006f95

080008c4 <CmdDump>:
void CmdDump(int action)
{
  int rc;
  static uint32_t address=0, count=0x100;

  if(action==CMD_SHORT_HELP) return;
 80008c4:	2801      	cmp	r0, #1


}

void CmdDump(int action)
{
 80008c6:	b538      	push	{r3, r4, r5, lr}
  int rc;
  static uint32_t address=0, count=0x100;

  if(action==CMD_SHORT_HELP) return;
 80008c8:	d01d      	beq.n	8000906 <CmdDump+0x42>
  if(action==CMD_LONG_HELP) {
 80008ca:	2802      	cmp	r0, #2
 80008cc:	4c0e      	ldr	r4, [pc, #56]	; (8000908 <CmdDump+0x44>)
 80008ce:	4d0f      	ldr	r5, [pc, #60]	; (800090c <CmdDump+0x48>)
 80008d0:	d109      	bne.n	80008e6 <CmdDump+0x22>
    printf("dump {<address> {<count>}}\n\n"
 80008d2:	480f      	ldr	r0, [pc, #60]	; (8000910 <CmdDump+0x4c>)
 80008d4:	f004 fbe4 	bl	80050a0 <puts>
	   "\n"
	   "<count> is the number of bytes to dump to the terminal.\n"
	   "If the count is unspecified uses last count. The default\n"
	   "count is 0x100 bytes.\n\n");

    printf("Current address is 0x%08x, current count is 0x%x\n",
 80008d8:	6821      	ldr	r1, [r4, #0]
 80008da:	682a      	ldr	r2, [r5, #0]
 80008dc:	480d      	ldr	r0, [pc, #52]	; (8000914 <CmdDump+0x50>)
  }

  DumpBuffer((uint8_t *)address, count, address);
  /* Update parameters for next time */
  address = address+count;
}
 80008de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	   "\n"
	   "<count> is the number of bytes to dump to the terminal.\n"
	   "If the count is unspecified uses last count. The default\n"
	   "count is 0x100 bytes.\n\n");

    printf("Current address is 0x%08x, current count is 0x%x\n",
 80008e2:	f000 bd17 	b.w	8001314 <printf>
	   (unsigned int)address, (unsigned int)count);
    return;
  }

  /* Fetch address, defaut to last address if missing */
  rc = fetch_uint32_arg(&address);
 80008e6:	4620      	mov	r0, r4
 80008e8:	f7ff ff76 	bl	80007d8 <fetch_uint32_arg>
  if(rc == 0) {
 80008ec:	b910      	cbnz	r0, 80008f4 <CmdDump+0x30>
    /* Fetch count, default to last count if missing */
    fetch_uint32_arg(&count);
 80008ee:	4628      	mov	r0, r5
 80008f0:	f7ff ff72 	bl	80007d8 <fetch_uint32_arg>
  }

  DumpBuffer((uint8_t *)address, count, address);
 80008f4:	6820      	ldr	r0, [r4, #0]
 80008f6:	6829      	ldr	r1, [r5, #0]
 80008f8:	4602      	mov	r2, r0
 80008fa:	f7ff ff91 	bl	8000820 <DumpBuffer>
  /* Update parameters for next time */
  address = address+count;
 80008fe:	6823      	ldr	r3, [r4, #0]
 8000900:	682a      	ldr	r2, [r5, #0]
 8000902:	4413      	add	r3, r2
 8000904:	6023      	str	r3, [r4, #0]
 8000906:	bd38      	pop	{r3, r4, r5, pc}
 8000908:	20000a68 	.word	0x20000a68
 800090c:	20000014 	.word	0x20000014
 8000910:	08006f99 	.word	0x08006f99
 8000914:	08007131 	.word	0x08007131

08000918 <_sbrk_r>:
#include <reent.h>

register char *stack_ptr asm("sp");

void *_sbrk_r(struct _reent *ptr, int incr)
{
 8000918:	b508      	push	{r3, lr}
        extern char end asm("end");
        static char *heap_end;
        char *prev_heap_end;

        if (heap_end == 0)
 800091a:	4b0a      	ldr	r3, [pc, #40]	; (8000944 <_sbrk_r+0x2c>)
 800091c:	681a      	ldr	r2, [r3, #0]
 800091e:	b90a      	cbnz	r2, 8000924 <_sbrk_r+0xc>
                heap_end = &end;
 8000920:	4a09      	ldr	r2, [pc, #36]	; (8000948 <_sbrk_r+0x30>)
 8000922:	601a      	str	r2, [r3, #0]

        prev_heap_end = heap_end;
 8000924:	6818      	ldr	r0, [r3, #0]
        if (heap_end + incr > stack_ptr)
 8000926:	466b      	mov	r3, sp
 8000928:	4401      	add	r1, r0
 800092a:	4299      	cmp	r1, r3
 800092c:	d906      	bls.n	800093c <_sbrk_r+0x24>
        {
//              write(1, "Heap and stack collision\n", 25);
//              abort();
                errno = ENOMEM;
 800092e:	f004 fae3 	bl	8004ef8 <__errno>
 8000932:	230c      	movs	r3, #12
 8000934:	6003      	str	r3, [r0, #0]
                return (caddr_t) -1;
 8000936:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800093a:	bd08      	pop	{r3, pc}
        }

        heap_end += incr;
 800093c:	4b01      	ldr	r3, [pc, #4]	; (8000944 <_sbrk_r+0x2c>)
 800093e:	6019      	str	r1, [r3, #0]

        return (caddr_t) prev_heap_end;
}
 8000940:	bd08      	pop	{r3, pc}
 8000942:	bf00      	nop
 8000944:	20000a6c 	.word	0x20000a6c
 8000948:	20001c8c 	.word	0x20001c8c

0800094c <_close_r>:

int _close_r(struct _reent *ptr, int file)
{
        return -1;
}
 800094c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000950:	4770      	bx	lr

08000952 <_fstat_r>:

int _fstat_r(struct _reent *ptr, int file, struct stat *st)
{
        st->st_mode = S_IFCHR;
 8000952:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000956:	6053      	str	r3, [r2, #4]
        return 0;
}
 8000958:	2000      	movs	r0, #0
 800095a:	4770      	bx	lr

0800095c <_isatty_r>:
int _isatty_r(struct _reent *ptr, int file)
{
        return 1;
}
 800095c:	2001      	movs	r0, #1
 800095e:	4770      	bx	lr

08000960 <_lseek_r>:
_off_t _lseek_r(struct _reent *ptr, int i, off_t j, int p)
{
        return 0;
}
 8000960:	2000      	movs	r0, #0
 8000962:	4770      	bx	lr

08000964 <USBD_CDC_DataIn>:
{
  uint8_t rc;
  uint32_t index=INDEX_USB, tail, count;

  /* Call the original function */
  rc = (*USBDDataIn)(pdev,epnum);
 8000964:	4b1c      	ldr	r3, [pc, #112]	; (80009d8 <USBD_CDC_DataIn+0x74>)
#endif

#ifdef USE_USB
/* USB IN endpoint Transmission complete Callback */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8000966:	b570      	push	{r4, r5, r6, lr}
  uint8_t rc;
  uint32_t index=INDEX_USB, tail, count;

  /* Call the original function */
  rc = (*USBDDataIn)(pdev,epnum);
 8000968:	681b      	ldr	r3, [r3, #0]
#endif

#ifdef USE_USB
/* USB IN endpoint Transmission complete Callback */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800096a:	4604      	mov	r4, r0
  uint8_t rc;
  uint32_t index=INDEX_USB, tail, count;

  /* Call the original function */
  rc = (*USBDDataIn)(pdev,epnum);
 800096c:	4798      	blx	r3

  if(pdev == &hUSBDDevice) {
 800096e:	4b1b      	ldr	r3, [pc, #108]	; (80009dc <USBD_CDC_DataIn+0x78>)
 8000970:	429c      	cmp	r4, r3
{
  uint8_t rc;
  uint32_t index=INDEX_USB, tail, count;

  /* Call the original function */
  rc = (*USBDDataIn)(pdev,epnum);
 8000972:	4606      	mov	r6, r0

  if(pdev == &hUSBDDevice) {
 8000974:	d12e      	bne.n	80009d4 <USBD_CDC_DataIn+0x70>
    /* Update head and tail pointers, we just sent outSending bytes */
    tail = TerminalState[index].outTail;
 8000976:	4b1a      	ldr	r3, [pc, #104]	; (80009e0 <USBD_CDC_DataIn+0x7c>)
 8000978:	f8b3 1108 	ldrh.w	r1, [r3, #264]	; 0x108
    count = TerminalState[index].outSending;
 800097c:	f8b3 210c 	ldrh.w	r2, [r3, #268]	; 0x10c
 8000980:	b292      	uxth	r2, r2
    TerminalState[index].outTail = TERMINALINCRBY(tail,count);
 8000982:	fa12 f181 	uxtah	r1, r2, r1
 8000986:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800098a:	f8a3 1108 	strh.w	r1, [r3, #264]	; 0x108
    TerminalState[index].outCount -= count;
 800098e:	f8b3 110a 	ldrh.w	r1, [r3, #266]	; 0x10a
 8000992:	b289      	uxth	r1, r1
 8000994:	1a8a      	subs	r2, r1, r2
 8000996:	b292      	uxth	r2, r2
 8000998:	f8a3 210a 	strh.w	r2, [r3, #266]	; 0x10a
    TerminalState[index].outSending = 0;
 800099c:	2200      	movs	r2, #0
 800099e:	f8a3 210c 	strh.w	r2, [r3, #268]	; 0x10c

    /* Re - Trigger output from this buffer */
    tail = TerminalState[index].outTail;
 80009a2:	f8b3 1108 	ldrh.w	r1, [r3, #264]	; 0x108
    count = TerminalState[index].outCount;
 80009a6:	f8b3 210a 	ldrh.w	r2, [r3, #266]	; 0x10a
 80009aa:	b292      	uxth	r2, r2
    TerminalState[index].outTail = TERMINALINCRBY(tail,count);
    TerminalState[index].outCount -= count;
    TerminalState[index].outSending = 0;

    /* Re - Trigger output from this buffer */
    tail = TerminalState[index].outTail;
 80009ac:	b289      	uxth	r1, r1
 80009ae:	461c      	mov	r4, r3
    count = TerminalState[index].outCount;
    if(count != 0) {
 80009b0:	b182      	cbz	r2, 80009d4 <USBD_CDC_DataIn+0x70>
      /* Only allow a transfer to the end of the buffer */
      if((count + tail) >= TERMINALBUFFERSIZE) {
 80009b2:	1853      	adds	r3, r2, r1
 80009b4:	2b7f      	cmp	r3, #127	; 0x7f
	count = TERMINALBUFFERSIZE - tail;
 80009b6:	bf88      	it	hi
 80009b8:	f1c1 0280 	rsbhi	r2, r1, #128	; 0x80
      }
      USBD_CDC_SetTxBuffer(&hUSBDDevice,
 80009bc:	b295      	uxth	r5, r2
			   (uint8_t*)&(TerminalState[index].outBuffer[tail]),
 80009be:	4421      	add	r1, r4
    if(count != 0) {
      /* Only allow a transfer to the end of the buffer */
      if((count + tail) >= TERMINALBUFFERSIZE) {
	count = TERMINALBUFFERSIZE - tail;
      }
      USBD_CDC_SetTxBuffer(&hUSBDDevice,
 80009c0:	3186      	adds	r1, #134	; 0x86
 80009c2:	462a      	mov	r2, r5
 80009c4:	4805      	ldr	r0, [pc, #20]	; (80009dc <USBD_CDC_DataIn+0x78>)
 80009c6:	f003 fb78 	bl	80040ba <USBD_CDC_SetTxBuffer>
			   (uint8_t*)&(TerminalState[index].outBuffer[tail]),
			   count);
      USBD_CDC_TransmitPacket(&hUSBDDevice);
 80009ca:	4804      	ldr	r0, [pc, #16]	; (80009dc <USBD_CDC_DataIn+0x78>)
 80009cc:	f003 fb83 	bl	80040d6 <USBD_CDC_TransmitPacket>
      TerminalState[index].outSending = count;
 80009d0:	f8a4 510c 	strh.w	r5, [r4, #268]	; 0x10c
    }
  }
    
  return rc;
}
 80009d4:	4630      	mov	r0, r6
 80009d6:	bd70      	pop	{r4, r5, r6, pc}
 80009d8:	20001164 	.word	0x20001164
 80009dc:	20000f40 	.word	0x20000f40
 80009e0:	20000a70 	.word	0x20000a70

080009e4 <CmdStats>:

#endif

/* Dump the terminal statistics */
void CmdStats(int mode)
{
 80009e4:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
  uint32_t i;
  TerminalStats_t s[INDEX_MAX];

  if(mode != CMD_INTERACTIVE) return;
 80009e8:	b9e0      	cbnz	r0, 8000a24 <CmdStats+0x40>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009ea:	b672      	cpsid	i

  /* Copy terminal stats to local storage, and reset counters atomincally */
  __disable_irq();
  for(i=0; i<INDEX_MAX; i++) {
    s[i] = TerminalState[i].stats;
 80009ec:	480f      	ldr	r0, [pc, #60]	; (8000a2c <CmdStats+0x48>)
    bzero(&TerminalState[i].stats, sizeof(TerminalState[i].stats));
 80009ee:	2100      	movs	r1, #0
  if(mode != CMD_INTERACTIVE) return;

  /* Copy terminal stats to local storage, and reset counters atomincally */
  __disable_irq();
  for(i=0; i<INDEX_MAX; i++) {
    s[i] = TerminalState[i].stats;
 80009f0:	f8d0 5110 	ldr.w	r5, [r0, #272]	; 0x110
 80009f4:	f8d0 4114 	ldr.w	r4, [r0, #276]	; 0x114
 80009f8:	f8d0 8118 	ldr.w	r8, [r0, #280]	; 0x118
 80009fc:	f8d0 711c 	ldr.w	r7, [r0, #284]	; 0x11c
 8000a00:	f8d0 6120 	ldr.w	r6, [r0, #288]	; 0x120
    bzero(&TerminalState[i].stats, sizeof(TerminalState[i].stats));
 8000a04:	2214      	movs	r2, #20
 8000a06:	f500 7088 	add.w	r0, r0, #272	; 0x110
 8000a0a:	f004 fac3 	bl	8004f94 <memset>
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8000a0e:	b662      	cpsie	i
  }
  __enable_irq();

  /* Display stats for the user */
  for(i=0; i<INDEX_MAX; i++) {
    printf("Terminal #%u:\n"
 8000a10:	4807      	ldr	r0, [pc, #28]	; (8000a30 <CmdStats+0x4c>)
 8000a12:	f8cd 8000 	str.w	r8, [sp]
 8000a16:	9701      	str	r7, [sp, #4]
 8000a18:	9602      	str	r6, [sp, #8]
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	462a      	mov	r2, r5
 8000a1e:	4623      	mov	r3, r4
 8000a20:	f000 fc78 	bl	8001314 <printf>
	   (unsigned int)(s[i].written),
	   (unsigned int)(s[i].receiveTooBig),
	   (unsigned int)(s[i].received));
  }

}
 8000a24:	b004      	add	sp, #16
 8000a26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000a2a:	bf00      	nop
 8000a2c:	20000a70 	.word	0x20000a70
 8000a30:	0800717f 	.word	0x0800717f

08000a34 <TerminalInit>:
/* Private functions */
uint32_t TerminalOutputBufferWrite(uint32_t index, char *p, uint32_t len);
uint32_t TerminalInputBufferWrite(uint32_t index, char *p, uint32_t len);

void TerminalInit(void)
{
 8000a34:	b510      	push	{r4, lr}
#ifdef USE_UART
  GPIO_InitTypeDef  GPIO_InitStruct;
#endif

  /* Set all stream I/O to non-buffered */
  setvbuf(stdin, NULL, _IONBF, 0);
 8000a36:	4c17      	ldr	r4, [pc, #92]	; (8000a94 <TerminalInit+0x60>)
 8000a38:	6823      	ldr	r3, [r4, #0]
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	6858      	ldr	r0, [r3, #4]
 8000a3e:	2202      	movs	r2, #2
 8000a40:	460b      	mov	r3, r1
 8000a42:	f004 fb35 	bl	80050b0 <setvbuf>
  setvbuf(stdout, NULL, _IONBF, 0);
 8000a46:	6823      	ldr	r3, [r4, #0]
 8000a48:	2100      	movs	r1, #0
 8000a4a:	6898      	ldr	r0, [r3, #8]
 8000a4c:	2202      	movs	r2, #2
 8000a4e:	460b      	mov	r3, r1
 8000a50:	f004 fb2e 	bl	80050b0 <setvbuf>
  setvbuf(stderr, NULL, _IONBF, 0);
 8000a54:	6823      	ldr	r3, [r4, #0]
#endif

#ifdef USE_USB
  /* Initialize USB interface */
  /* Init Device Library */
  USBD_Init(&hUSBDDevice, &VCP_Desc, 0);
 8000a56:	4c10      	ldr	r4, [pc, #64]	; (8000a98 <TerminalInit+0x64>)
#endif

  /* Set all stream I/O to non-buffered */
  setvbuf(stdin, NULL, _IONBF, 0);
  setvbuf(stdout, NULL, _IONBF, 0);
  setvbuf(stderr, NULL, _IONBF, 0);
 8000a58:	68d8      	ldr	r0, [r3, #12]
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	460b      	mov	r3, r1
 8000a5e:	2202      	movs	r2, #2
 8000a60:	f004 fb26 	bl	80050b0 <setvbuf>
#endif

#ifdef USE_USB
  /* Initialize USB interface */
  /* Init Device Library */
  USBD_Init(&hUSBDDevice, &VCP_Desc, 0);
 8000a64:	4620      	mov	r0, r4
 8000a66:	490d      	ldr	r1, [pc, #52]	; (8000a9c <TerminalInit+0x68>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	f002 ff41 	bl	80038f0 <USBD_Init>
  
  /* Add Supported Class */
  /* Save, and replace DataIn callback with our own...*/
  USBDDataIn = USBD_CDC.DataIn;
 8000a6e:	490c      	ldr	r1, [pc, #48]	; (8000aa0 <TerminalInit+0x6c>)
 8000a70:	4a0c      	ldr	r2, [pc, #48]	; (8000aa4 <TerminalInit+0x70>)
 8000a72:	694b      	ldr	r3, [r1, #20]
 8000a74:	6013      	str	r3, [r2, #0]
  USBD_CDC.DataIn = USBD_CDC_DataIn;
 8000a76:	4b0c      	ldr	r3, [pc, #48]	; (8000aa8 <TerminalInit+0x74>)
  USBD_RegisterClass(&hUSBDDevice, &USBD_CDC);
 8000a78:	4620      	mov	r0, r4
  USBD_Init(&hUSBDDevice, &VCP_Desc, 0);
  
  /* Add Supported Class */
  /* Save, and replace DataIn callback with our own...*/
  USBDDataIn = USBD_CDC.DataIn;
  USBD_CDC.DataIn = USBD_CDC_DataIn;
 8000a7a:	614b      	str	r3, [r1, #20]
  USBD_RegisterClass(&hUSBDDevice, &USBD_CDC);
 8000a7c:	f002 ff4d 	bl	800391a <USBD_RegisterClass>
  
  /* Add CDC Interface Class */
  USBD_CDC_RegisterInterface(&hUSBDDevice, &USBD_CDC_fops);
 8000a80:	4620      	mov	r0, r4
 8000a82:	490a      	ldr	r1, [pc, #40]	; (8000aac <TerminalInit+0x78>)
 8000a84:	f003 fb12 	bl	80040ac <USBD_CDC_RegisterInterface>
  
  /* Start Device Process */
  USBD_Start(&hUSBDDevice);
 8000a88:	4620      	mov	r0, r4
#endif

}
 8000a8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  
  /* Add CDC Interface Class */
  USBD_CDC_RegisterInterface(&hUSBDDevice, &USBD_CDC_fops);
  
  /* Start Device Process */
  USBD_Start(&hUSBDDevice);
 8000a8e:	f002 bf4b 	b.w	8003928 <USBD_Start>
 8000a92:	bf00      	nop
 8000a94:	20000630 	.word	0x20000630
 8000a98:	20000f40 	.word	0x20000f40
 8000a9c:	2000012c 	.word	0x2000012c
 8000aa0:	20000060 	.word	0x20000060
 8000aa4:	20001164 	.word	0x20001164
 8000aa8:	08000965 	.word	0x08000965
 8000aac:	2000016c 	.word	0x2000016c

08000ab0 <TerminalRead>:

/* Attempt to read a block of data from the Terminal buffer
 * return the actual number of bytes read.
 */
uint32_t TerminalRead(uint32_t index, uint8_t *ptr, uint32_t len)
{
 8000ab0:	b5f0      	push	{r4, r5, r6, r7, lr}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ab2:	b672      	cpsid	i
  uint32_t count, tail;
  /* try to read len characters from the input buffer */

  /* Crticial section begin */
  __disable_irq();
  count = 0;
 8000ab4:	2300      	movs	r3, #0
  while(TerminalState[index].inCount && (count < len)) {
 8000ab6:	4d0f      	ldr	r5, [pc, #60]	; (8000af4 <TerminalRead+0x44>)
 8000ab8:	f44f 7692 	mov.w	r6, #292	; 0x124
 8000abc:	4346      	muls	r6, r0
 8000abe:	19ac      	adds	r4, r5, r6
 8000ac0:	3480      	adds	r4, #128	; 0x80
 8000ac2:	88a7      	ldrh	r7, [r4, #4]
 8000ac4:	b2bf      	uxth	r7, r7
 8000ac6:	b18f      	cbz	r7, 8000aec <TerminalRead+0x3c>
 8000ac8:	4293      	cmp	r3, r2
 8000aca:	d00f      	beq.n	8000aec <TerminalRead+0x3c>
    tail   = TerminalState[index].inTail;
 8000acc:	8867      	ldrh	r7, [r4, #2]
 8000ace:	b2bf      	uxth	r7, r7
    *ptr++ = TerminalState[index].inBuffer[tail];
 8000ad0:	443e      	add	r6, r7
    TerminalState[index].inTail = TERMINALINCR(tail);
 8000ad2:	3701      	adds	r7, #1
  /* Crticial section begin */
  __disable_irq();
  count = 0;
  while(TerminalState[index].inCount && (count < len)) {
    tail   = TerminalState[index].inTail;
    *ptr++ = TerminalState[index].inBuffer[tail];
 8000ad4:	5dad      	ldrb	r5, [r5, r6]
    TerminalState[index].inTail = TERMINALINCR(tail);
 8000ad6:	f007 077f 	and.w	r7, r7, #127	; 0x7f
  /* Crticial section begin */
  __disable_irq();
  count = 0;
  while(TerminalState[index].inCount && (count < len)) {
    tail   = TerminalState[index].inTail;
    *ptr++ = TerminalState[index].inBuffer[tail];
 8000ada:	54cd      	strb	r5, [r1, r3]
    TerminalState[index].inTail = TERMINALINCR(tail);
 8000adc:	8067      	strh	r7, [r4, #2]
    TerminalState[index].inCount--;
 8000ade:	88a5      	ldrh	r5, [r4, #4]
 8000ae0:	b2ad      	uxth	r5, r5
 8000ae2:	3d01      	subs	r5, #1
 8000ae4:	b2ad      	uxth	r5, r5
 8000ae6:	80a5      	strh	r5, [r4, #4]
    count++;
 8000ae8:	3301      	adds	r3, #1
 8000aea:	e7e4      	b.n	8000ab6 <TerminalRead+0x6>
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8000aec:	b662      	cpsie	i
  /* Critical section end */
  __enable_irq();

  return count;

}
 8000aee:	4618      	mov	r0, r3
 8000af0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000af2:	bf00      	nop
 8000af4:	20000a70 	.word	0x20000a70

08000af8 <_read_r>:
}

int _read_r( void *r, int fd, char *ptr, int len )
{
  uint32_t count;
  count = TerminalRead(0, (uint8_t *)ptr, len);
 8000af8:	4611      	mov	r1, r2
 8000afa:	2000      	movs	r0, #0
 8000afc:	461a      	mov	r2, r3
 8000afe:	f7ff bfd7 	b.w	8000ab0 <TerminalRead>

08000b02 <TerminalReadNonBlock>:

/* Attempt to read a single character from the Terminal buffer(s), return 1
 * if none are available. Return 0 if there is a character available.
 */
int TerminalReadNonBlock(uint32_t index, char *c)
{
 8000b02:	b508      	push	{r3, lr}
  /* Check for a character to be ready */
  if(TerminalRead(index,(uint8_t*)c,1) == 0) {
 8000b04:	2201      	movs	r2, #1
 8000b06:	f7ff ffd3 	bl	8000ab0 <TerminalRead>
    /* Nope, just return */
    return 1;
  }
  return 0;
}
 8000b0a:	f1d0 0001 	rsbs	r0, r0, #1
 8000b0e:	bf38      	it	cc
 8000b10:	2000      	movcc	r0, #0
 8000b12:	bd08      	pop	{r3, pc}

08000b14 <TerminalReadAnyNonBlock>:

/* Scan through all possible terminal input buffers and return if
 * there is a character available.
 */
int TerminalReadAnyNonBlock(char *c)
{
 8000b14:	4601      	mov	r1, r0
 8000b16:	b508      	push	{r3, lr}
  uint32_t i;
  int rc;

  for(i=0; i<INDEX_MAX; i++) {
    rc = TerminalReadNonBlock(i, c);
 8000b18:	2000      	movs	r0, #0
 8000b1a:	f7ff fff2 	bl	8000b02 <TerminalReadNonBlock>
    if(rc==0) {
      return rc;
    }
  }
  return 1;
}
 8000b1e:	3000      	adds	r0, #0
 8000b20:	bf18      	it	ne
 8000b22:	2001      	movne	r0, #1
 8000b24:	bd08      	pop	{r3, pc}
	...

08000b28 <TerminalOutputBufferWrite>:

/* Write a block to the given terminal buffer, assume interrupts can
 * be disabled.
 */
 uint32_t TerminalOutputBufferWrite(uint32_t index, char *p, uint32_t len)
{
 8000b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b2a:	4b39      	ldr	r3, [pc, #228]	; (8000c10 <TerminalOutputBufferWrite+0xe8>)
 8000b2c:	f44f 7492 	mov.w	r4, #292	; 0x124
#ifdef USE_USB
  uint8_t cdcRc;
#endif
  uint32_t head, tail, count;
  /* Check that our block will ever fit, if not, return fail */
  if(len >= TERMINALBUFFERSIZE) {
 8000b30:	2a7f      	cmp	r2, #127	; 0x7f
    /* Keep track of how many times this happens */
    TerminalState[index].stats.writeTooBig++;
 8000b32:	fb04 3400 	mla	r4, r4, r0, r3
#ifdef USE_USB
  uint8_t cdcRc;
#endif
  uint32_t head, tail, count;
  /* Check that our block will ever fit, if not, return fail */
  if(len >= TERMINALBUFFERSIZE) {
 8000b36:	d906      	bls.n	8000b46 <TerminalOutputBufferWrite+0x1e>
    /* Keep track of how many times this happens */
    TerminalState[index].stats.writeTooBig++;
 8000b38:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
 8000b3c:	3301      	adds	r3, #1
 8000b3e:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    return 1;
 8000b42:	2001      	movs	r0, #1
 8000b44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  }

  if((TerminalState[index].outCount+len) >= TERMINALBUFFERSIZE) {
 8000b46:	f8b4 510a 	ldrh.w	r5, [r4, #266]	; 0x10a
 8000b4a:	fa12 f585 	uxtah	r5, r2, r5
 8000b4e:	2d7f      	cmp	r5, #127	; 0x7f
 8000b50:	d904      	bls.n	8000b5c <TerminalOutputBufferWrite+0x34>
    /* Keep track of how many times we block */
    TerminalState[index].stats.writeBlocked++;
 8000b52:	f8d4 5114 	ldr.w	r5, [r4, #276]	; 0x114
 8000b56:	3501      	adds	r5, #1
 8000b58:	f8c4 5114 	str.w	r5, [r4, #276]	; 0x114
  }

  /* Block until there is room in the buffer */
  while((TerminalState[index].outCount+len) >= TERMINALBUFFERSIZE) {} 
 8000b5c:	f44f 7492 	mov.w	r4, #292	; 0x124
 8000b60:	fb04 3500 	mla	r5, r4, r0, r3
 8000b64:	f505 7584 	add.w	r5, r5, #264	; 0x108
 8000b68:	886d      	ldrh	r5, [r5, #2]
 8000b6a:	fa12 f585 	uxtah	r5, r2, r5
 8000b6e:	2d7f      	cmp	r5, #127	; 0x7f
 8000b70:	d8f4      	bhi.n	8000b5c <TerminalOutputBufferWrite+0x34>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b72:	b672      	cpsid	i

  /* Critical section begin */
  __disable_irq();
  /* Copy characters into the buffer */
  TerminalState[index].stats.written += len;  /* gather statistics */
 8000b74:	fb04 3400 	mla	r4, r4, r0, r3
 8000b78:	f8d4 5118 	ldr.w	r5, [r4, #280]	; 0x118
 8000b7c:	4415      	add	r5, r2
 8000b7e:	f8c4 5118 	str.w	r5, [r4, #280]	; 0x118
 8000b82:	440a      	add	r2, r1
  while((len != 0) 
 8000b84:	4291      	cmp	r1, r2
 8000b86:	d01d      	beq.n	8000bc4 <TerminalOutputBufferWrite+0x9c>
	&& (TerminalState[index].outCount<TERMINALBUFFERSIZE)) {
 8000b88:	f44f 7592 	mov.w	r5, #292	; 0x124
 8000b8c:	fb05 3500 	mla	r5, r5, r0, r3
 8000b90:	f505 7484 	add.w	r4, r5, #264	; 0x108
 8000b94:	8866      	ldrh	r6, [r4, #2]
 8000b96:	b2b6      	uxth	r6, r6
 8000b98:	2e7f      	cmp	r6, #127	; 0x7f
 8000b9a:	d813      	bhi.n	8000bc4 <TerminalOutputBufferWrite+0x9c>
    head = TerminalState[index].outHead;
 8000b9c:	f8b5 7106 	ldrh.w	r7, [r5, #262]	; 0x106
    TerminalState[index].outBuffer[head] = *p++;
 8000ba0:	f811 cb01 	ldrb.w	ip, [r1], #1
  __disable_irq();
  /* Copy characters into the buffer */
  TerminalState[index].stats.written += len;  /* gather statistics */
  while((len != 0) 
	&& (TerminalState[index].outCount<TERMINALBUFFERSIZE)) {
    head = TerminalState[index].outHead;
 8000ba4:	b2bf      	uxth	r7, r7
 8000ba6:	f505 7680 	add.w	r6, r5, #256	; 0x100
    TerminalState[index].outBuffer[head] = *p++;
 8000baa:	443d      	add	r5, r7
    TerminalState[index].outHead = TERMINALINCR(head);
 8000bac:	3701      	adds	r7, #1
 8000bae:	f007 077f 	and.w	r7, r7, #127	; 0x7f
  /* Copy characters into the buffer */
  TerminalState[index].stats.written += len;  /* gather statistics */
  while((len != 0) 
	&& (TerminalState[index].outCount<TERMINALBUFFERSIZE)) {
    head = TerminalState[index].outHead;
    TerminalState[index].outBuffer[head] = *p++;
 8000bb2:	f885 c086 	strb.w	ip, [r5, #134]	; 0x86
    TerminalState[index].outHead = TERMINALINCR(head);
 8000bb6:	80f7      	strh	r7, [r6, #6]
    TerminalState[index].outCount++;
 8000bb8:	8865      	ldrh	r5, [r4, #2]
 8000bba:	b2ad      	uxth	r5, r5
 8000bbc:	3501      	adds	r5, #1
 8000bbe:	b2ad      	uxth	r5, r5
 8000bc0:	8065      	strh	r5, [r4, #2]
 8000bc2:	e7df      	b.n	8000b84 <TerminalOutputBufferWrite+0x5c>
    len--;
  }
  
  /* Trigger output from this buffer */
  tail = TerminalState[index].outTail;
 8000bc4:	f44f 7292 	mov.w	r2, #292	; 0x124
 8000bc8:	fb02 3200 	mla	r2, r2, r0, r3
 8000bcc:	f8b2 1108 	ldrh.w	r1, [r2, #264]	; 0x108
  count = TerminalState[index].outCount;
 8000bd0:	f8b2 210a 	ldrh.w	r2, [r2, #266]	; 0x10a
    TerminalState[index].outCount++;
    len--;
  }
  
  /* Trigger output from this buffer */
  tail = TerminalState[index].outTail;
 8000bd4:	b289      	uxth	r1, r1
  count = TerminalState[index].outCount;
 8000bd6:	b292      	uxth	r2, r2
  /* Only allow a transfer to the end of the buffer */
  if((count + tail) >= TERMINALBUFFERSIZE) {
 8000bd8:	1854      	adds	r4, r2, r1
 8000bda:	2c7f      	cmp	r4, #127	; 0x7f
    count = TERMINALBUFFERSIZE - tail;
 8000bdc:	bf88      	it	hi
 8000bde:	f1c1 0280 	rsbhi	r2, r1, #128	; 0x80
  }
  switch(index) {
 8000be2:	b990      	cbnz	r0, 8000c0a <TerminalOutputBufferWrite+0xe2>
    }
    break;
#endif
#ifdef USE_USB
  case INDEX_USB: /* USB */
    if(hUSBDDevice.dev_state == USBD_STATE_CONFIGURED) {
 8000be4:	4c0b      	ldr	r4, [pc, #44]	; (8000c14 <TerminalOutputBufferWrite+0xec>)
 8000be6:	f894 01fc 	ldrb.w	r0, [r4, #508]	; 0x1fc
 8000bea:	2803      	cmp	r0, #3
 8000bec:	d10d      	bne.n	8000c0a <TerminalOutputBufferWrite+0xe2>
      USBD_CDC_SetTxBuffer(&hUSBDDevice,
			   (uint8_t*)&(TerminalState[index].outBuffer[tail]),
 8000bee:	4419      	add	r1, r3
    break;
#endif
#ifdef USE_USB
  case INDEX_USB: /* USB */
    if(hUSBDDevice.dev_state == USBD_STATE_CONFIGURED) {
      USBD_CDC_SetTxBuffer(&hUSBDDevice,
 8000bf0:	b295      	uxth	r5, r2
 8000bf2:	4620      	mov	r0, r4
 8000bf4:	3186      	adds	r1, #134	; 0x86
 8000bf6:	462a      	mov	r2, r5
 8000bf8:	f003 fa5f 	bl	80040ba <USBD_CDC_SetTxBuffer>
			   (uint8_t*)&(TerminalState[index].outBuffer[tail]),
			   count);
      cdcRc = USBD_CDC_TransmitPacket(&hUSBDDevice);
 8000bfc:	4620      	mov	r0, r4
 8000bfe:	f003 fa6a 	bl	80040d6 <USBD_CDC_TransmitPacket>
      if(cdcRc == USBD_OK) {
 8000c02:	b910      	cbnz	r0, 8000c0a <TerminalOutputBufferWrite+0xe2>
	/* CDC was not busy, and we are now sending */
	TerminalState[index].outSending = count;
 8000c04:	4b02      	ldr	r3, [pc, #8]	; (8000c10 <TerminalOutputBufferWrite+0xe8>)
 8000c06:	f8a3 510c 	strh.w	r5, [r3, #268]	; 0x10c
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8000c0a:	b662      	cpsie	i
 8000c0c:	2000      	movs	r0, #0
    

  /* Critical section end */
  __enable_irq();
  return 0;
}
 8000c0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000c10:	20000a70 	.word	0x20000a70
 8000c14:	20000f40 	.word	0x20000f40

08000c18 <_write_r>:
#endif

}

int _write_r(void *reent, int fd, char *ptr, size_t len)
{
 8000c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c1a:	461d      	mov	r5, r3
 8000c1c:	4614      	mov	r4, r2
 8000c1e:	18d7      	adds	r7, r2, r3
  uint32_t count;
  /* Frob buffer to add appropriate carriage returns and newlines */
  count = len;
  while(count != 0) {
 8000c20:	42bc      	cmp	r4, r7
 8000c22:	4626      	mov	r6, r4
 8000c24:	d00f      	beq.n	8000c46 <_write_r+0x2e>
    if(*ptr == '\n') {
 8000c26:	7833      	ldrb	r3, [r6, #0]
 8000c28:	2b0a      	cmp	r3, #10
 8000c2a:	f104 0401 	add.w	r4, r4, #1
 8000c2e:	d104      	bne.n	8000c3a <_write_r+0x22>
      /* XXX handle buffer overflow */
#ifdef USE_UART
      TerminalOutputBufferWrite(INDEX_UART,"\r",1);
#endif
#ifdef USE_USB
      TerminalOutputBufferWrite(INDEX_USB,"\r",1);
 8000c30:	2000      	movs	r0, #0
 8000c32:	4906      	ldr	r1, [pc, #24]	; (8000c4c <_write_r+0x34>)
 8000c34:	2201      	movs	r2, #1
 8000c36:	f7ff ff77 	bl	8000b28 <TerminalOutputBufferWrite>
    }
#ifdef USE_UART
    TerminalOutputBufferWrite(INDEX_UART,ptr,1);
#endif
#ifdef USE_USB
    TerminalOutputBufferWrite(INDEX_USB,ptr,1);
 8000c3a:	4631      	mov	r1, r6
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	2000      	movs	r0, #0
 8000c40:	f7ff ff72 	bl	8000b28 <TerminalOutputBufferWrite>
 8000c44:	e7ec      	b.n	8000c20 <_write_r+0x8>
    /* Transfer error in transmission process */
    Error_Handler();
  }
#endif
  return len;
}
 8000c46:	4628      	mov	r0, r5
 8000c48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	08006ef8 	.word	0x08006ef8

08000c50 <TerminalInputBufferWrite>:
  __enable_irq();
  return 0;
}

uint32_t TerminalInputBufferWrite(uint32_t index, char *p, uint32_t len)
{
 8000c50:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t head;

  /* Critical Section begin */
  //__disable_irq();
  /* Check that our block will fit, if not, return fail */
  if((TerminalState[index].inCount + len) >= TERMINALBUFFERSIZE) {
 8000c52:	4c1b      	ldr	r4, [pc, #108]	; (8000cc0 <TerminalInputBufferWrite+0x70>)
 8000c54:	f44f 7392 	mov.w	r3, #292	; 0x124
 8000c58:	fb03 4300 	mla	r3, r3, r0, r4
 8000c5c:	f8b3 5084 	ldrh.w	r5, [r3, #132]	; 0x84
 8000c60:	fa12 f585 	uxtah	r5, r2, r5
 8000c64:	2d7f      	cmp	r5, #127	; 0x7f
 8000c66:	d906      	bls.n	8000c76 <TerminalInputBufferWrite+0x26>
    //__enable_irq();
    TerminalState[index].stats.receiveTooBig++;
 8000c68:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 8000c6c:	3201      	adds	r2, #1
 8000c6e:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
    return 1;
 8000c72:	2001      	movs	r0, #1
 8000c74:	bdf0      	pop	{r4, r5, r6, r7, pc}
  }
  /* Copy characters into the buffer */
  TerminalState[index].stats.received += len;
 8000c76:	f8d3 5120 	ldr.w	r5, [r3, #288]	; 0x120
 8000c7a:	4415      	add	r5, r2
 8000c7c:	f8c3 5120 	str.w	r5, [r3, #288]	; 0x120
 8000c80:	440a      	add	r2, r1
  while(len != 0) {
 8000c82:	4291      	cmp	r1, r2
 8000c84:	d019      	beq.n	8000cba <TerminalInputBufferWrite+0x6a>
    head = TerminalState[index].inHead;
 8000c86:	f44f 7792 	mov.w	r7, #292	; 0x124
 8000c8a:	4347      	muls	r7, r0
 8000c8c:	19e3      	adds	r3, r4, r7
    TerminalState[index].inBuffer[head] = *p++;
 8000c8e:	f811 cb01 	ldrb.w	ip, [r1], #1
    return 1;
  }
  /* Copy characters into the buffer */
  TerminalState[index].stats.received += len;
  while(len != 0) {
    head = TerminalState[index].inHead;
 8000c92:	f8b3 6080 	ldrh.w	r6, [r3, #128]	; 0x80
 8000c96:	b2b6      	uxth	r6, r6
    TerminalState[index].inBuffer[head] = *p++;
 8000c98:	4437      	add	r7, r6
    TerminalState[index].inHead = TERMINALINCR(head);
 8000c9a:	3601      	adds	r6, #1
 8000c9c:	f006 067f 	and.w	r6, r6, #127	; 0x7f
  }
  /* Copy characters into the buffer */
  TerminalState[index].stats.received += len;
  while(len != 0) {
    head = TerminalState[index].inHead;
    TerminalState[index].inBuffer[head] = *p++;
 8000ca0:	f804 c007 	strb.w	ip, [r4, r7]
    TerminalState[index].inHead = TERMINALINCR(head);
 8000ca4:	f8a3 6080 	strh.w	r6, [r3, #128]	; 0x80
    return 1;
  }
  /* Copy characters into the buffer */
  TerminalState[index].stats.received += len;
  while(len != 0) {
    head = TerminalState[index].inHead;
 8000ca8:	f103 0580 	add.w	r5, r3, #128	; 0x80
    TerminalState[index].inBuffer[head] = *p++;
    TerminalState[index].inHead = TERMINALINCR(head);
    TerminalState[index].inCount++;
 8000cac:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8000cb0:	b29b      	uxth	r3, r3
 8000cb2:	3301      	adds	r3, #1
 8000cb4:	b29b      	uxth	r3, r3
 8000cb6:	80ab      	strh	r3, [r5, #4]
 8000cb8:	e7e3      	b.n	8000c82 <TerminalInputBufferWrite+0x32>
    len--;
  }
  
  /* Critical section end */
  //__enable_irq();
  return 0;
 8000cba:	2000      	movs	r0, #0
}
 8000cbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	20000a70 	.word	0x20000a70

08000cc4 <USB_LP_CAN_RX0_IRQHandler>:
void USB_LP_CAN_RX0_IRQHandler(void)
#elif defined (USE_USB_INTERRUPT_REMAPPED)
void USB_LP_IRQHandler(void)
#endif
{
  HAL_PCD_IRQHandler(&hpcd);
 8000cc4:	4801      	ldr	r0, [pc, #4]	; (8000ccc <USB_LP_CAN_RX0_IRQHandler+0x8>)
 8000cc6:	f001 bddc 	b.w	8002882 <HAL_PCD_IRQHandler>
 8000cca:	bf00      	nop
 8000ccc:	20001168 	.word	0x20001168

08000cd0 <DecodeReadRegister>:
#include "decoder.h"


/* Read a specific register from memory */
uint32_t DecodeReadRegister(const Peripheral_t *p, const Register_t *r)
{
 8000cd0:	b510      	push	{r4, lr}
 8000cd2:	460b      	mov	r3, r1
  uint32_t address, val;

  if(p == NULL) return 0;
 8000cd4:	4604      	mov	r4, r0
 8000cd6:	b1b0      	cbz	r0, 8000d06 <DecodeReadRegister+0x36>
  if(r == NULL) return 0;
 8000cd8:	b1b1      	cbz	r1, 8000d08 <DecodeReadRegister+0x38>
  
  /* Calculate effective address */
  address = p->base + r->offset;
 8000cda:	8888      	ldrh	r0, [r1, #4]

  /* read register according to size */
  switch(r->size) {
 8000cdc:	7989      	ldrb	r1, [r1, #6]

  if(p == NULL) return 0;
  if(r == NULL) return 0;
  
  /* Calculate effective address */
  address = p->base + r->offset;
 8000cde:	6862      	ldr	r2, [r4, #4]

  /* read register according to size */
  switch(r->size) {
 8000ce0:	2910      	cmp	r1, #16
 8000ce2:	d005      	beq.n	8000cf0 <DecodeReadRegister+0x20>
 8000ce4:	2920      	cmp	r1, #32
 8000ce6:	d005      	beq.n	8000cf4 <DecodeReadRegister+0x24>
 8000ce8:	2908      	cmp	r1, #8
 8000cea:	d105      	bne.n	8000cf8 <DecodeReadRegister+0x28>
  case 8:
    val = *(uint8_t *)address;
 8000cec:	5c80      	ldrb	r0, [r0, r2]
    break;
 8000cee:	bd10      	pop	{r4, pc}
  case 16:
    val = *(uint16_t *)address;
 8000cf0:	5a80      	ldrh	r0, [r0, r2]
    break;  
 8000cf2:	bd10      	pop	{r4, pc}
  case 32:
    val = *(uint32_t *)address;
 8000cf4:	5880      	ldr	r0, [r0, r2]
    break;
 8000cf6:	bd10      	pop	{r4, pc}
  default:
    printf("Invalid size 0x%x for register %s in periphral %s!\n",
 8000cf8:	681a      	ldr	r2, [r3, #0]
 8000cfa:	4804      	ldr	r0, [pc, #16]	; (8000d0c <DecodeReadRegister+0x3c>)
 8000cfc:	6823      	ldr	r3, [r4, #0]
 8000cfe:	f000 fb09 	bl	8001314 <printf>
	   (unsigned int)r->size,
	   r->name,
	   p->name);
    return 0;
 8000d02:	2000      	movs	r0, #0
 8000d04:	bd10      	pop	{r4, pc}
 8000d06:	bd10      	pop	{r4, pc}
/* Read a specific register from memory */
uint32_t DecodeReadRegister(const Peripheral_t *p, const Register_t *r)
{
  uint32_t address, val;

  if(p == NULL) return 0;
 8000d08:	4608      	mov	r0, r1
	   r->name,
	   p->name);
    return 0;
  }
  return val;
}
 8000d0a:	bd10      	pop	{r4, pc}
 8000d0c:	08007229 	.word	0x08007229

08000d10 <DecodeWriteRegister>:

/* Read a specific register from memory */
uint32_t DecodeWriteRegister(const Peripheral_t *p, const Register_t *r,
			     uint32_t val)
{
 8000d10:	b538      	push	{r3, r4, r5, lr}
 8000d12:	460b      	mov	r3, r1
  uint32_t address;

  if(p == NULL) return 1;
 8000d14:	4604      	mov	r4, r0
 8000d16:	b1a8      	cbz	r0, 8000d44 <DecodeWriteRegister+0x34>
  if(r == NULL) return 1;
 8000d18:	b1a1      	cbz	r1, 8000d44 <DecodeWriteRegister+0x34>
  
  /* Calculate effective address */
  address = p->base + r->offset;
 8000d1a:	888d      	ldrh	r5, [r1, #4]

  /* read register according to size */
  switch(r->size) {
 8000d1c:	7989      	ldrb	r1, [r1, #6]

  if(p == NULL) return 1;
  if(r == NULL) return 1;
  
  /* Calculate effective address */
  address = p->base + r->offset;
 8000d1e:	6840      	ldr	r0, [r0, #4]

  /* read register according to size */
  switch(r->size) {
 8000d20:	2910      	cmp	r1, #16
 8000d22:	d005      	beq.n	8000d30 <DecodeWriteRegister+0x20>
 8000d24:	2920      	cmp	r1, #32
 8000d26:	d005      	beq.n	8000d34 <DecodeWriteRegister+0x24>
 8000d28:	2908      	cmp	r1, #8
 8000d2a:	d106      	bne.n	8000d3a <DecodeWriteRegister+0x2a>
  case 8:
    *(uint8_t *)address = val;
 8000d2c:	542a      	strb	r2, [r5, r0]
 8000d2e:	e002      	b.n	8000d36 <DecodeWriteRegister+0x26>
    break;
  case 16:
    *(uint16_t *)address = val;
 8000d30:	522a      	strh	r2, [r5, r0]
 8000d32:	e000      	b.n	8000d36 <DecodeWriteRegister+0x26>
    break;  
  case 32:
    *(uint32_t *)address = val;
 8000d34:	502a      	str	r2, [r5, r0]
	   (unsigned int)r->size,
	   r->name,
	   p->name);
    return 1;
  }
  return 0;
 8000d36:	2000      	movs	r0, #0
  case 16:
    *(uint16_t *)address = val;
    break;  
  case 32:
    *(uint32_t *)address = val;
    break;
 8000d38:	bd38      	pop	{r3, r4, r5, pc}
  default:
    printf("Invalid size 0x%x for register %s in periphral %s!\n",
 8000d3a:	681a      	ldr	r2, [r3, #0]
 8000d3c:	4802      	ldr	r0, [pc, #8]	; (8000d48 <DecodeWriteRegister+0x38>)
 8000d3e:	6823      	ldr	r3, [r4, #0]
 8000d40:	f000 fae8 	bl	8001314 <printf>
uint32_t DecodeWriteRegister(const Peripheral_t *p, const Register_t *r,
			     uint32_t val)
{
  uint32_t address;

  if(p == NULL) return 1;
 8000d44:	2001      	movs	r0, #1
	   r->name,
	   p->name);
    return 1;
  }
  return 0;
}
 8000d46:	bd38      	pop	{r3, r4, r5, pc}
 8000d48:	08007229 	.word	0x08007229

08000d4c <DecodeField>:

/* Decode a field */
void DecodeField(const Field_t *f, uint32_t val)
{
 8000d4c:	b530      	push	{r4, r5, lr}
 8000d4e:	b085      	sub	sp, #20
  uint32_t v;
  if(f == NULL) return;
 8000d50:	b198      	cbz	r0, 8000d7a <DecodeField+0x2e>

  v = (val >> (f->offset)) & ((1<<f->width)-1);
 8000d52:	7943      	ldrb	r3, [r0, #5]
 8000d54:	7904      	ldrb	r4, [r0, #4]
  printf("  %21s : 0x%-2x (%6u) %2u %s offset: %u\n",
 8000d56:	4d0a      	ldr	r5, [pc, #40]	; (8000d80 <DecodeField+0x34>)
void DecodeField(const Field_t *f, uint32_t val)
{
  uint32_t v;
  if(f == NULL) return;

  v = (val >> (f->offset)) & ((1<<f->width)-1);
 8000d58:	2201      	movs	r2, #1
 8000d5a:	409a      	lsls	r2, r3
 8000d5c:	40e1      	lsrs	r1, r4
 8000d5e:	3a01      	subs	r2, #1
 8000d60:	400a      	ands	r2, r1
  printf("  %21s : 0x%-2x (%6u) %2u %s offset: %u\n",
 8000d62:	6801      	ldr	r1, [r0, #0]
 8000d64:	4807      	ldr	r0, [pc, #28]	; (8000d84 <DecodeField+0x38>)
 8000d66:	9300      	str	r3, [sp, #0]
 8000d68:	2b01      	cmp	r3, #1
 8000d6a:	bf98      	it	ls
 8000d6c:	4628      	movls	r0, r5
 8000d6e:	9001      	str	r0, [sp, #4]
 8000d70:	9402      	str	r4, [sp, #8]
 8000d72:	4805      	ldr	r0, [pc, #20]	; (8000d88 <DecodeField+0x3c>)
 8000d74:	4613      	mov	r3, r2
 8000d76:	f000 facd 	bl	8001314 <printf>
	 (unsigned int)v,
	 (unsigned int)v,
	 (unsigned int)(f->width),
	 (f->width > 1 ) ? "bits," : "bit, ",
	 (unsigned int)(f->offset));
}
 8000d7a:	b005      	add	sp, #20
 8000d7c:	bd30      	pop	{r4, r5, pc}
 8000d7e:	bf00      	nop
 8000d80:	08007263 	.word	0x08007263
 8000d84:	0800725d 	.word	0x0800725d
 8000d88:	08007269 	.word	0x08007269

08000d8c <DecodeRegister>:

/* Decode a register */
void DecodeRegister(const Register_t *r, uint32_t base, uint32_t val,
		    uint32_t decodeFields)
{
 8000d8c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8000d8e:	4615      	mov	r5, r2
 8000d90:	461e      	mov	r6, r3
  Field_t const *f;
  
  if(r == NULL) return;
 8000d92:	4604      	mov	r4, r0
 8000d94:	b1d8      	cbz	r0, 8000dce <DecodeRegister+0x42>

  //  printf("\tRegister :\n");
  printf(" Register %-13s : 0x%08x (%10u) Size: %2u Address: 0x%08x\n",
 8000d96:	7983      	ldrb	r3, [r0, #6]
 8000d98:	9300      	str	r3, [sp, #0]
 8000d9a:	8883      	ldrh	r3, [r0, #4]
 8000d9c:	480d      	ldr	r0, [pc, #52]	; (8000dd4 <DecodeRegister+0x48>)
	 r->name,
	 (unsigned int)val,
	 (unsigned int)val,
	 (unsigned int)r->size,
	 (unsigned int)(base + r->offset)
 8000d9e:	4419      	add	r1, r3
  Field_t const *f;
  
  if(r == NULL) return;

  //  printf("\tRegister :\n");
  printf(" Register %-13s : 0x%08x (%10u) Size: %2u Address: 0x%08x\n",
 8000da0:	9101      	str	r1, [sp, #4]
 8000da2:	6821      	ldr	r1, [r4, #0]
 8000da4:	4613      	mov	r3, r2
 8000da6:	f000 fab5 	bl	8001314 <printf>
	 (unsigned int)r->size,
	 (unsigned int)(base + r->offset)
	 );

  /* Dump out fields */
  if(r->fields != NULL && decodeFields) {
 8000daa:	68a4      	ldr	r4, [r4, #8]
 8000dac:	b144      	cbz	r4, 8000dc0 <DecodeRegister+0x34>
 8000dae:	b176      	cbz	r6, 8000dce <DecodeRegister+0x42>
    for(f = r->fields; f->name != NULL; f++) {
 8000db0:	6823      	ldr	r3, [r4, #0]
 8000db2:	b133      	cbz	r3, 8000dc2 <DecodeRegister+0x36>
      DecodeField(f,val);
 8000db4:	4620      	mov	r0, r4
 8000db6:	4629      	mov	r1, r5
 8000db8:	f7ff ffc8 	bl	8000d4c <DecodeField>
	 (unsigned int)(base + r->offset)
	 );

  /* Dump out fields */
  if(r->fields != NULL && decodeFields) {
    for(f = r->fields; f->name != NULL; f++) {
 8000dbc:	3408      	adds	r4, #8
 8000dbe:	e7f7      	b.n	8000db0 <DecodeRegister+0x24>
      DecodeField(f,val);
    }
  }
  if(decodeFields) {
 8000dc0:	b12e      	cbz	r6, 8000dce <DecodeRegister+0x42>
    printf("\n");
 8000dc2:	200a      	movs	r0, #10
  }

}
 8000dc4:	b002      	add	sp, #8
 8000dc6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    for(f = r->fields; f->name != NULL; f++) {
      DecodeField(f,val);
    }
  }
  if(decodeFields) {
    printf("\n");
 8000dca:	f004 b92d 	b.w	8005028 <putchar>
  }

}
 8000dce:	b002      	add	sp, #8
 8000dd0:	bd70      	pop	{r4, r5, r6, pc}
 8000dd2:	bf00      	nop
 8000dd4:	08007292 	.word	0x08007292

08000dd8 <DecodePeripheral>:

/* Decode a peripheral */
void DecodePeripheral(const Peripheral_t *p, uint32_t decodeFields)
{
 8000dd8:	b570      	push	{r4, r5, r6, lr}
 8000dda:	460e      	mov	r6, r1
  Register_t const *r;
  uint32_t val;

  if(p == NULL) return;
 8000ddc:	4605      	mov	r5, r0
 8000dde:	b1a8      	cbz	r0, 8000e0c <DecodePeripheral+0x34>
  
  printf("Peripheral %-13s: Base address: 0x%08x\n",
 8000de0:	480b      	ldr	r0, [pc, #44]	; (8000e10 <DecodePeripheral+0x38>)
 8000de2:	e895 0006 	ldmia.w	r5, {r1, r2}
 8000de6:	f000 fa95 	bl	8001314 <printf>
	 p->name,  (unsigned int)p->base);

  /* Dump out registers */
  if(p->registers != NULL) {
 8000dea:	68ac      	ldr	r4, [r5, #8]
 8000dec:	b904      	cbnz	r4, 8000df0 <DecodePeripheral+0x18>
 8000dee:	bd70      	pop	{r4, r5, r6, pc}
    for(r = p->registers; r->name != NULL; r++) {
 8000df0:	6822      	ldr	r2, [r4, #0]
 8000df2:	b15a      	cbz	r2, 8000e0c <DecodePeripheral+0x34>
      /* Read value */
      val = DecodeReadRegister(p,r);
 8000df4:	4621      	mov	r1, r4
 8000df6:	4628      	mov	r0, r5
 8000df8:	f7ff ff6a 	bl	8000cd0 <DecodeReadRegister>
      /* Decode Register, but don't dump fields */
      DecodeRegister(r, p->base, val, decodeFields);
 8000dfc:	6869      	ldr	r1, [r5, #4]

  /* Dump out registers */
  if(p->registers != NULL) {
    for(r = p->registers; r->name != NULL; r++) {
      /* Read value */
      val = DecodeReadRegister(p,r);
 8000dfe:	4602      	mov	r2, r0
      /* Decode Register, but don't dump fields */
      DecodeRegister(r, p->base, val, decodeFields);
 8000e00:	4633      	mov	r3, r6
 8000e02:	4620      	mov	r0, r4
 8000e04:	f7ff ffc2 	bl	8000d8c <DecodeRegister>
  printf("Peripheral %-13s: Base address: 0x%08x\n",
	 p->name,  (unsigned int)p->base);

  /* Dump out registers */
  if(p->registers != NULL) {
    for(r = p->registers; r->name != NULL; r++) {
 8000e08:	340c      	adds	r4, #12
 8000e0a:	e7f1      	b.n	8000df0 <DecodePeripheral+0x18>
 8000e0c:	bd70      	pop	{r4, r5, r6, pc}
 8000e0e:	bf00      	nop
 8000e10:	080072cd 	.word	0x080072cd

08000e14 <DecodePrintPeripherals>:
  }
}

/* Pretty print the names of all the peripherals */
void DecodePrintPeripherals(const Peripheral_t *p)
{
 8000e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e16:	4606      	mov	r6, r0
  uint32_t col;
  col = 8;
  printf("\t");
 8000e18:	2009      	movs	r0, #9
 8000e1a:	f004 f905 	bl	8005028 <putchar>
 8000e1e:	f106 050c 	add.w	r5, r6, #12

/* Pretty print the names of all the peripherals */
void DecodePrintPeripherals(const Peripheral_t *p)
{
  uint32_t col;
  col = 8;
 8000e22:	2408      	movs	r4, #8
 8000e24:	462f      	mov	r7, r5
  printf("\t");
  for(; p->name != NULL; p++) {
 8000e26:	f855 1c0c 	ldr.w	r1, [r5, #-12]
 8000e2a:	b1a1      	cbz	r1, 8000e56 <DecodePrintPeripherals+0x42>
    col += printf("%s",p->name);
 8000e2c:	480a      	ldr	r0, [pc, #40]	; (8000e58 <DecodePrintPeripherals+0x44>)
 8000e2e:	f000 fa71 	bl	8001314 <printf>
 8000e32:	1bab      	subs	r3, r5, r6
 8000e34:	443b      	add	r3, r7
 8000e36:	4404      	add	r4, r0
    if((p+1)->name != NULL) {
 8000e38:	f853 3c0c 	ldr.w	r3, [r3, #-12]
 8000e3c:	b14b      	cbz	r3, 8000e52 <DecodePrintPeripherals+0x3e>
      col += printf(", ");
 8000e3e:	4807      	ldr	r0, [pc, #28]	; (8000e5c <DecodePrintPeripherals+0x48>)
 8000e40:	f000 fa68 	bl	8001314 <printf>
 8000e44:	4404      	add	r4, r0
      if(col > 70) {
 8000e46:	2c46      	cmp	r4, #70	; 0x46
 8000e48:	d903      	bls.n	8000e52 <DecodePrintPeripherals+0x3e>
	col = 8;
	printf("\n\t");
 8000e4a:	4805      	ldr	r0, [pc, #20]	; (8000e60 <DecodePrintPeripherals+0x4c>)
 8000e4c:	f000 fa62 	bl	8001314 <printf>
  for(; p->name != NULL; p++) {
    col += printf("%s",p->name);
    if((p+1)->name != NULL) {
      col += printf(", ");
      if(col > 70) {
	col = 8;
 8000e50:	2408      	movs	r4, #8
 8000e52:	350c      	adds	r5, #12
 8000e54:	e7e7      	b.n	8000e26 <DecodePrintPeripherals+0x12>
	printf("\n\t");
      }
    }
  }
}
 8000e56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000e58:	08006f80 	.word	0x08006f80
 8000e5c:	08007266 	.word	0x08007266
 8000e60:	080072f5 	.word	0x080072f5

08000e64 <DecodePrintRegisters>:

void DecodePrintRegisters(const Register_t *r) {
 8000e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e66:	4606      	mov	r6, r0
  uint8_t col;
  col = 8;
  printf("\t");
 8000e68:	2009      	movs	r0, #9
 8000e6a:	f004 f8dd 	bl	8005028 <putchar>
 8000e6e:	f106 050c 	add.w	r5, r6, #12
  }
}

void DecodePrintRegisters(const Register_t *r) {
  uint8_t col;
  col = 8;
 8000e72:	2408      	movs	r4, #8
 8000e74:	462f      	mov	r7, r5
  printf("\t");
  for(; r->name != NULL; r++) {
 8000e76:	f855 1c0c 	ldr.w	r1, [r5, #-12]
 8000e7a:	b1b1      	cbz	r1, 8000eaa <DecodePrintRegisters+0x46>
    col += printf("%s",r->name);
 8000e7c:	480b      	ldr	r0, [pc, #44]	; (8000eac <DecodePrintRegisters+0x48>)
 8000e7e:	f000 fa49 	bl	8001314 <printf>
 8000e82:	1bab      	subs	r3, r5, r6
 8000e84:	443b      	add	r3, r7
 8000e86:	4420      	add	r0, r4
    if((r+1)->name != NULL) {
 8000e88:	f853 3c0c 	ldr.w	r3, [r3, #-12]
void DecodePrintRegisters(const Register_t *r) {
  uint8_t col;
  col = 8;
  printf("\t");
  for(; r->name != NULL; r++) {
    col += printf("%s",r->name);
 8000e8c:	b2c4      	uxtb	r4, r0
    if((r+1)->name != NULL) {
 8000e8e:	b153      	cbz	r3, 8000ea6 <DecodePrintRegisters+0x42>
      col += printf(", ");
 8000e90:	4807      	ldr	r0, [pc, #28]	; (8000eb0 <DecodePrintRegisters+0x4c>)
 8000e92:	f000 fa3f 	bl	8001314 <printf>
 8000e96:	4420      	add	r0, r4
 8000e98:	b2c4      	uxtb	r4, r0
      if(col > 70) {
 8000e9a:	2c46      	cmp	r4, #70	; 0x46
 8000e9c:	d903      	bls.n	8000ea6 <DecodePrintRegisters+0x42>
	col = 8;
	printf("\n\t");
 8000e9e:	4805      	ldr	r0, [pc, #20]	; (8000eb4 <DecodePrintRegisters+0x50>)
 8000ea0:	f000 fa38 	bl	8001314 <printf>
  for(; r->name != NULL; r++) {
    col += printf("%s",r->name);
    if((r+1)->name != NULL) {
      col += printf(", ");
      if(col > 70) {
	col = 8;
 8000ea4:	2408      	movs	r4, #8
 8000ea6:	350c      	adds	r5, #12
 8000ea8:	e7e5      	b.n	8000e76 <DecodePrintRegisters+0x12>
	printf("\n\t");
      }
    }
  }
}
 8000eaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000eac:	08006f80 	.word	0x08006f80
 8000eb0:	08007266 	.word	0x08007266
 8000eb4:	080072f5 	.word	0x080072f5

08000eb8 <CmdDecode>:

void CmdDecode(int mode)
{
 8000eb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t val,oval,t,m;
  Peripheral_t const *p;
  Register_t const *r;
  Field_t const *f;

  if(mode == CMD_LONG_HELP) {
 8000ebc:	2802      	cmp	r0, #2
    }
  }
}

void CmdDecode(int mode)
{
 8000ebe:	b086      	sub	sp, #24
  uint32_t val,oval,t,m;
  Peripheral_t const *p;
  Register_t const *r;
  Field_t const *f;

  if(mode == CMD_LONG_HELP) {
 8000ec0:	d120      	bne.n	8000f04 <CmdDecode+0x4c>
    /* Try to fetch a peripheral name, then just give general help */
    rc = fetch_string_arg(&n);
 8000ec2:	a805      	add	r0, sp, #20
 8000ec4:	f7ff fc9c 	bl	8000800 <fetch_string_arg>
    if(rc) {
 8000ec8:	b910      	cbnz	r0, 8000ed0 <CmdDecode+0x18>
    } else {
      /* User is requesting a list of registers for a peripheral */
      
      /* Locate the peripheral name */
      p = Peripherals;
      while((p->name != NULL) && strcasecmp(n,p->name)) {
 8000eca:	9e05      	ldr	r6, [sp, #20]
 8000ecc:	4c69      	ldr	r4, [pc, #420]	; (8001074 <CmdDecode+0x1bc>)
 8000ece:	e007      	b.n	8000ee0 <CmdDecode+0x28>
  if(mode == CMD_LONG_HELP) {
    /* Try to fetch a peripheral name, then just give general help */
    rc = fetch_string_arg(&n);
    if(rc) {
      /* nothing to fetch, general help */
      printf("decode {<periph> {<reg>}|full}\n"
 8000ed0:	4869      	ldr	r0, [pc, #420]	; (8001078 <CmdDecode+0x1c0>)
 8000ed2:	f004 f8e5 	bl	80050a0 <puts>
	     "The forms with <val> on the end allow you to set the\n"
	     "selected register/field value\n"
	     "\n"
	     "Valid peripherals are:\n"
	     "\n");
      DecodePrintPeripherals(Peripherals);
 8000ed6:	4869      	ldr	r0, [pc, #420]	; (800107c <CmdDecode+0x1c4>)
 8000ed8:	f7ff ff9c 	bl	8000e14 <DecodePrintPeripherals>
      printf("\n\n"
 8000edc:	4868      	ldr	r0, [pc, #416]	; (8001080 <CmdDecode+0x1c8>)
 8000ede:	e042      	b.n	8000f66 <CmdDecode+0xae>
    } else {
      /* User is requesting a list of registers for a peripheral */
      
      /* Locate the peripheral name */
      p = Peripherals;
      while((p->name != NULL) && strcasecmp(n,p->name)) {
 8000ee0:	f854 5c0c 	ldr.w	r5, [r4, #-12]
 8000ee4:	f1a4 070c 	sub.w	r7, r4, #12
 8000ee8:	b325      	cbz	r5, 8000f34 <CmdDecode+0x7c>
 8000eea:	4630      	mov	r0, r6
 8000eec:	4629      	mov	r1, r5
 8000eee:	f004 f969 	bl	80051c4 <strcasecmp>
 8000ef2:	340c      	adds	r4, #12
 8000ef4:	2800      	cmp	r0, #0
 8000ef6:	d1f3      	bne.n	8000ee0 <CmdDecode+0x28>
	       "\n",
	       n);
      DecodePrintPeripherals(Peripherals);
	return;
      }
      printf("Valid registers for peripheral %s:\n"
 8000ef8:	4862      	ldr	r0, [pc, #392]	; (8001084 <CmdDecode+0x1cc>)
 8000efa:	4629      	mov	r1, r5
 8000efc:	f000 fa0a 	bl	8001314 <printf>
	     "\n",
	     p->name);
      DecodePrintRegisters(p->registers);
 8000f00:	68b8      	ldr	r0, [r7, #8]
 8000f02:	e025      	b.n	8000f50 <CmdDecode+0x98>
    }
    
    return;
  }
  /* User is requesting to decode something */
  rc = fetch_string_arg(&pname);
 8000f04:	a802      	add	r0, sp, #8
 8000f06:	f7ff fc7b 	bl	8000800 <fetch_string_arg>
  if(rc) {
 8000f0a:	b910      	cbnz	r0, 8000f12 <CmdDecode+0x5a>
    return;
  }

  /* Attempt to locate the periperhal */
  p = Peripherals;
  while((p->name != NULL) && strcasecmp(pname,p->name)) {
 8000f0c:	9e02      	ldr	r6, [sp, #8]
 8000f0e:	4c59      	ldr	r4, [pc, #356]	; (8001074 <CmdDecode+0x1bc>)
 8000f10:	e009      	b.n	8000f26 <CmdDecode+0x6e>
  }
  /* User is requesting to decode something */
  rc = fetch_string_arg(&pname);
  if(rc) {
    /* User did not specify a peripheral name */
    printf("Missing peripheral name, please chose one of:\n\n");
 8000f12:	485d      	ldr	r0, [pc, #372]	; (8001088 <CmdDecode+0x1d0>)
 8000f14:	f004 f8c4 	bl	80050a0 <puts>
 8000f18:	e021      	b.n	8000f5e <CmdDecode+0xa6>
    return;
  }

  /* Attempt to locate the periperhal */
  p = Peripherals;
  while((p->name != NULL) && strcasecmp(pname,p->name)) {
 8000f1a:	4630      	mov	r0, r6
 8000f1c:	f004 f952 	bl	80051c4 <strcasecmp>
 8000f20:	340c      	adds	r4, #12
 8000f22:	4607      	mov	r7, r0
 8000f24:	b310      	cbz	r0, 8000f6c <CmdDecode+0xb4>
 8000f26:	f854 1c0c 	ldr.w	r1, [r4, #-12]
 8000f2a:	f1a4 050c 	sub.w	r5, r4, #12
 8000f2e:	2900      	cmp	r1, #0
 8000f30:	d1f3      	bne.n	8000f1a <CmdDecode+0x62>
 8000f32:	e010      	b.n	8000f56 <CmdDecode+0x9e>
	p++;
      }

      if(p->name == NULL) {
	/* No valid peripheral name found */
	printf("%s is not a valid peripheral name\n"
 8000f34:	4631      	mov	r1, r6
 8000f36:	4855      	ldr	r0, [pc, #340]	; (800108c <CmdDecode+0x1d4>)
 8000f38:	f000 f9ec 	bl	8001314 <printf>
	       "Valid peripherals are:\n"
	       "\n",
	       n);
      DecodePrintPeripherals(Peripherals);
 8000f3c:	484f      	ldr	r0, [pc, #316]	; (800107c <CmdDecode+0x1c4>)
 8000f3e:	f7ff ff69 	bl	8000e14 <DecodePrintPeripherals>
	return;
 8000f42:	e093      	b.n	800106c <CmdDecode+0x1b4>
      DecodePeripheral(p,1);
      return;
    }

    /* No valid register name found */
    printf("'%s' is not a valid register name, valid names for %s are:\n\n",
 8000f44:	4852      	ldr	r0, [pc, #328]	; (8001090 <CmdDecode+0x1d8>)
 8000f46:	682a      	ldr	r2, [r5, #0]
 8000f48:	4631      	mov	r1, r6
 8000f4a:	f000 f9e3 	bl	8001314 <printf>
	   rname, p->name);
    DecodePrintRegisters(p->registers);
 8000f4e:	68a8      	ldr	r0, [r5, #8]
	return;
      }
      printf("Valid registers for peripheral %s:\n"
	     "\n",
	     p->name);
      DecodePrintRegisters(p->registers);
 8000f50:	f7ff ff88 	bl	8000e64 <DecodePrintRegisters>
 8000f54:	e006      	b.n	8000f64 <CmdDecode+0xac>
    p++;
  }

  if(p->name == NULL) {
    /* No valid peripheral name found */
    printf("'%s' is not a valid peripheral name, valid names for are:\n\n",
 8000f56:	484f      	ldr	r0, [pc, #316]	; (8001094 <CmdDecode+0x1dc>)
 8000f58:	4631      	mov	r1, r6
 8000f5a:	f000 f9db 	bl	8001314 <printf>
	   pname);
    DecodePrintPeripherals(Peripherals);
 8000f5e:	4847      	ldr	r0, [pc, #284]	; (800107c <CmdDecode+0x1c4>)
 8000f60:	f7ff ff58 	bl	8000e14 <DecodePrintPeripherals>
    printf("\n\n");
 8000f64:	484c      	ldr	r0, [pc, #304]	; (8001098 <CmdDecode+0x1e0>)
 8000f66:	f004 f89b 	bl	80050a0 <puts>
    return;
 8000f6a:	e07f      	b.n	800106c <CmdDecode+0x1b4>
  }
  
  /* See if the user is specifying a register */
  rc = fetch_string_arg(&rname);
 8000f6c:	a803      	add	r0, sp, #12
 8000f6e:	f7ff fc47 	bl	8000800 <fetch_string_arg>
  if(rc) {
 8000f72:	b110      	cbz	r0, 8000f7a <CmdDecode+0xc2>
    /* No register name specified, dump whole peripheral */
    DecodePeripheral(p,0);
 8000f74:	4628      	mov	r0, r5
 8000f76:	4639      	mov	r1, r7
 8000f78:	e010      	b.n	8000f9c <CmdDecode+0xe4>
    return;
  }

  /* See if we can find the register in the list. */
  r = p->registers;
 8000f7a:	68ac      	ldr	r4, [r5, #8]
  while((r->name != NULL) && strcasecmp(rname,r->name)) {
 8000f7c:	9e03      	ldr	r6, [sp, #12]
 8000f7e:	6821      	ldr	r1, [r4, #0]
 8000f80:	4630      	mov	r0, r6
 8000f82:	b121      	cbz	r1, 8000f8e <CmdDecode+0xd6>
 8000f84:	f004 f91e 	bl	80051c4 <strcasecmp>
 8000f88:	b158      	cbz	r0, 8000fa2 <CmdDecode+0xea>
    r++;
 8000f8a:	340c      	adds	r4, #12
 8000f8c:	e7f7      	b.n	8000f7e <CmdDecode+0xc6>
  }

  if(r->name == NULL) {
    /* if the user says 'full' do a full decode */
    if(strcasecmp(rname,"full") == 0) {
 8000f8e:	4943      	ldr	r1, [pc, #268]	; (800109c <CmdDecode+0x1e4>)
 8000f90:	f004 f918 	bl	80051c4 <strcasecmp>
 8000f94:	2800      	cmp	r0, #0
 8000f96:	d1d5      	bne.n	8000f44 <CmdDecode+0x8c>
      DecodePeripheral(p,1);
 8000f98:	4628      	mov	r0, r5
 8000f9a:	2101      	movs	r1, #1
 8000f9c:	f7ff ff1c 	bl	8000dd8 <DecodePeripheral>
      return;
 8000fa0:	e064      	b.n	800106c <CmdDecode+0x1b4>
    printf("\n\n");
    return;
  }    

  /* Check to see if there is a field name, or integer value to program */
  rc = fetch_string_arg(&fname);
 8000fa2:	a804      	add	r0, sp, #16
 8000fa4:	f7ff fc2c 	bl	8000800 <fetch_string_arg>
  if(rc == 0) {
 8000fa8:	b960      	cbnz	r0, 8000fc4 <CmdDecode+0x10c>
    /* There was something... see if it matches a field name */
    f = r->fields;
 8000faa:	68a6      	ldr	r6, [r4, #8]
    while((f->name != NULL) && strcasecmp(fname,f->name)) {
 8000fac:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8000fb0:	6837      	ldr	r7, [r6, #0]
 8000fb2:	b19f      	cbz	r7, 8000fdc <CmdDecode+0x124>
 8000fb4:	4640      	mov	r0, r8
 8000fb6:	4639      	mov	r1, r7
 8000fb8:	f004 f904 	bl	80051c4 <strcasecmp>
 8000fbc:	2800      	cmp	r0, #0
 8000fbe:	d02b      	beq.n	8001018 <CmdDecode+0x160>
      f++;
 8000fc0:	3608      	adds	r6, #8
 8000fc2:	e7f5      	b.n	8000fb0 <CmdDecode+0xf8>
	   (unsigned)val);
    return;

  }
  /* Read and dump the register, decode all fields */
  val = DecodeReadRegister(p,r);
 8000fc4:	4621      	mov	r1, r4
 8000fc6:	4628      	mov	r0, r5
 8000fc8:	f7ff fe82 	bl	8000cd0 <DecodeReadRegister>
  DecodeRegister(r,p->base, val,1);
 8000fcc:	6869      	ldr	r1, [r5, #4]
	   (unsigned)val);
    return;

  }
  /* Read and dump the register, decode all fields */
  val = DecodeReadRegister(p,r);
 8000fce:	9005      	str	r0, [sp, #20]
 8000fd0:	4602      	mov	r2, r0
  DecodeRegister(r,p->base, val,1);
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	4620      	mov	r0, r4
 8000fd6:	f7ff fed9 	bl	8000d8c <DecodeRegister>
 8000fda:	e047      	b.n	800106c <CmdDecode+0x1b4>
	     (unsigned)oval, (unsigned)val);
      return;

    }
    /* No matching register name, check if this is an integer */
    errno = 0;
 8000fdc:	f003 ff8c 	bl	8004ef8 <__errno>
    val = strtoul(fname,NULL,0);
 8000fe0:	4639      	mov	r1, r7
	     (unsigned)oval, (unsigned)val);
      return;

    }
    /* No matching register name, check if this is an integer */
    errno = 0;
 8000fe2:	6007      	str	r7, [r0, #0]
    val = strtoul(fname,NULL,0);
 8000fe4:	463a      	mov	r2, r7
 8000fe6:	9804      	ldr	r0, [sp, #16]
 8000fe8:	f004 fa76 	bl	80054d8 <strtoul>
 8000fec:	9005      	str	r0, [sp, #20]
    if(errno != 0) {
 8000fee:	f003 ff83 	bl	8004ef8 <__errno>
 8000ff2:	6803      	ldr	r3, [r0, #0]
 8000ff4:	b123      	cbz	r3, 8001000 <CmdDecode+0x148>
      /* Unable to do conversion */
      printf("Invalid number '%s' entered.\n",
 8000ff6:	482a      	ldr	r0, [pc, #168]	; (80010a0 <CmdDecode+0x1e8>)
 8000ff8:	9904      	ldr	r1, [sp, #16]
 8000ffa:	f000 f98b 	bl	8001314 <printf>
	     fname);
      return;
 8000ffe:	e035      	b.n	800106c <CmdDecode+0x1b4>
    }
    /* Write to register */
    DecodeWriteRegister(p,r,val);
 8001000:	4621      	mov	r1, r4
 8001002:	9a05      	ldr	r2, [sp, #20]
 8001004:	4628      	mov	r0, r5
 8001006:	f7ff fe83 	bl	8000d10 <DecodeWriteRegister>
    printf("%s.%s = 0x%08x\n",
 800100a:	6829      	ldr	r1, [r5, #0]
 800100c:	6822      	ldr	r2, [r4, #0]
 800100e:	9b05      	ldr	r3, [sp, #20]
 8001010:	4824      	ldr	r0, [pc, #144]	; (80010a4 <CmdDecode+0x1ec>)
 8001012:	f000 f97f 	bl	8001314 <printf>
	   p->name, r->name,
	   (unsigned)val);
    return;
 8001016:	e029      	b.n	800106c <CmdDecode+0x1b4>
    while((f->name != NULL) && strcasecmp(fname,f->name)) {
      f++;
    }
    if(f->name != NULL) {
      /* Matched a field name, look for the value */
      rc = fetch_uint32_arg(&val);
 8001018:	a805      	add	r0, sp, #20
 800101a:	f7ff fbdd 	bl	80007d8 <fetch_uint32_arg>
      if(rc) {
 800101e:	b110      	cbz	r0, 8001026 <CmdDecode+0x16e>
	/* Unable to locate a value */
	printf("Missing Value to program into register %s\n",
 8001020:	4821      	ldr	r0, [pc, #132]	; (80010a8 <CmdDecode+0x1f0>)
 8001022:	6821      	ldr	r1, [r4, #0]
 8001024:	e7e9      	b.n	8000ffa <CmdDecode+0x142>
	       r->name);
	return;
      }
    
      /* Update the register field */
      t = DecodeReadRegister(p,r);
 8001026:	4621      	mov	r1, r4
 8001028:	4628      	mov	r0, r5
 800102a:	f7ff fe51 	bl	8000cd0 <DecodeReadRegister>
      /* Create mask */
      m = (1<<f->width)-1;
 800102e:	7973      	ldrb	r3, [r6, #5]
 8001030:	2101      	movs	r1, #1
 8001032:	4099      	lsls	r1, r3

      oval = (t >> f->offset) & m; /* Save old value */
 8001034:	7933      	ldrb	r3, [r6, #4]
      }
    
      /* Update the register field */
      t = DecodeReadRegister(p,r);
      /* Create mask */
      m = (1<<f->width)-1;
 8001036:	3901      	subs	r1, #1

      oval = (t >> f->offset) & m; /* Save old value */

      t &= ~(m << f->offset);
 8001038:	fa01 f203 	lsl.w	r2, r1, r3
      /* Update the register field */
      t = DecodeReadRegister(p,r);
      /* Create mask */
      m = (1<<f->width)-1;

      oval = (t >> f->offset) & m; /* Save old value */
 800103c:	fa20 f803 	lsr.w	r8, r0, r3

      t &= ~(m << f->offset);
 8001040:	ea20 0202 	bic.w	r2, r0, r2
      t |= (val & m) << f->offset;
 8001044:	9805      	ldr	r0, [sp, #20]
      /* Update the register field */
      t = DecodeReadRegister(p,r);
      /* Create mask */
      m = (1<<f->width)-1;

      oval = (t >> f->offset) & m; /* Save old value */
 8001046:	ea08 0701 	and.w	r7, r8, r1

      t &= ~(m << f->offset);
      t |= (val & m) << f->offset;
 800104a:	4001      	ands	r1, r0
 800104c:	fa01 f303 	lsl.w	r3, r1, r3
      DecodeWriteRegister(p,r,t);
 8001050:	431a      	orrs	r2, r3
 8001052:	4621      	mov	r1, r4
 8001054:	4628      	mov	r0, r5
 8001056:	f7ff fe5b 	bl	8000d10 <DecodeWriteRegister>
      printf("%s.%s.%s (%d) -> (%d)\n",
 800105a:	9b05      	ldr	r3, [sp, #20]
 800105c:	9700      	str	r7, [sp, #0]
 800105e:	9301      	str	r3, [sp, #4]
 8001060:	4812      	ldr	r0, [pc, #72]	; (80010ac <CmdDecode+0x1f4>)
 8001062:	6829      	ldr	r1, [r5, #0]
 8001064:	6822      	ldr	r2, [r4, #0]
 8001066:	6833      	ldr	r3, [r6, #0]
 8001068:	f000 f954 	bl	8001314 <printf>
  }
  /* Read and dump the register, decode all fields */
  val = DecodeReadRegister(p,r);
  DecodeRegister(r,p->base, val,1);

}
 800106c:	b006      	add	sp, #24
 800106e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001072:	bf00      	nop
 8001074:	08011660 	.word	0x08011660
 8001078:	080072f8 	.word	0x080072f8
 800107c:	08011654 	.word	0x08011654
 8001080:	080074e7 	.word	0x080074e7
 8001084:	08007653 	.word	0x08007653
 8001088:	0800753c 	.word	0x0800753c
 800108c:	08007618 	.word	0x08007618
 8001090:	0800756b 	.word	0x0800756b
 8001094:	08007678 	.word	0x08007678
 8001098:	080076b2 	.word	0x080076b2
 800109c:	080076b4 	.word	0x080076b4
 80010a0:	080075ea 	.word	0x080075ea
 80010a4:	08007608 	.word	0x08007608
 80010a8:	080075a8 	.word	0x080075a8
 80010ac:	080075d3 	.word	0x080075d3

080010b0 <printchar>:
#include "common.h"

int _write_r(void *reent, int fd, char *ptr, size_t len);

static void printchar(char **str, int c)
{
 80010b0:	b507      	push	{r0, r1, r2, lr}
  char output = c;
 80010b2:	b2cb      	uxtb	r3, r1
 80010b4:	f88d 3007 	strb.w	r3, [sp, #7]
  if (str) {
 80010b8:	4601      	mov	r1, r0
 80010ba:	b128      	cbz	r0, 80010c8 <printchar+0x18>
    **str = c;
 80010bc:	6802      	ldr	r2, [r0, #0]
 80010be:	7013      	strb	r3, [r2, #0]
    ++(*str);
 80010c0:	6803      	ldr	r3, [r0, #0]
 80010c2:	3301      	adds	r3, #1
 80010c4:	6003      	str	r3, [r0, #0]
 80010c6:	e004      	b.n	80010d2 <printchar+0x22>
  } else {
    _write_r(NULL, 0, &output, 1); 
 80010c8:	f10d 0207 	add.w	r2, sp, #7
 80010cc:	2301      	movs	r3, #1
 80010ce:	f7ff fda3 	bl	8000c18 <_write_r>
  }
}
 80010d2:	b003      	add	sp, #12
 80010d4:	f85d fb04 	ldr.w	pc, [sp], #4

080010d8 <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
 80010d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	register int pc = 0, padchar = ' ';

	if (width > 0) {
 80010dc:	1e14      	subs	r4, r2, #0

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
 80010de:	4680      	mov	r8, r0
 80010e0:	4689      	mov	r9, r1
	register int pc = 0, padchar = ' ';

	if (width > 0) {
 80010e2:	dd10      	ble.n	8001106 <prints+0x2e>
 80010e4:	2200      	movs	r2, #0
		register int len = 0;
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
 80010e6:	f819 1002 	ldrb.w	r1, [r9, r2]
 80010ea:	b109      	cbz	r1, 80010f0 <prints+0x18>
 80010ec:	3201      	adds	r2, #1
 80010ee:	e7fa      	b.n	80010e6 <prints+0xe>
		if (len >= width) width = 0;
 80010f0:	42a2      	cmp	r2, r4
		else width -= len;
 80010f2:	bfb4      	ite	lt
 80010f4:	ebc2 0404 	rsblt	r4, r2, r4

	if (width > 0) {
		register int len = 0;
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
		if (len >= width) width = 0;
 80010f8:	460c      	movge	r4, r1
#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
	register int pc = 0, padchar = ' ';
 80010fa:	f013 0f02 	tst.w	r3, #2
 80010fe:	bf14      	ite	ne
 8001100:	2730      	movne	r7, #48	; 0x30
 8001102:	2720      	moveq	r7, #32
 8001104:	e000      	b.n	8001108 <prints+0x30>
 8001106:	2720      	movs	r7, #32
		for (ptr = string; *ptr; ++ptr) ++len;
		if (len >= width) width = 0;
		else width -= len;
		if (pad & PAD_ZERO) padchar = '0';
	}
	if (!(pad & PAD_RIGHT)) {
 8001108:	07db      	lsls	r3, r3, #31
 800110a:	d40c      	bmi.n	8001126 <prints+0x4e>
 800110c:	4625      	mov	r5, r4
		for ( ; width > 0; --width) {
 800110e:	2d00      	cmp	r5, #0
 8001110:	dd05      	ble.n	800111e <prints+0x46>
			printchar (out, padchar);
 8001112:	4640      	mov	r0, r8
 8001114:	4639      	mov	r1, r7
 8001116:	f7ff ffcb 	bl	80010b0 <printchar>
		if (len >= width) width = 0;
		else width -= len;
		if (pad & PAD_ZERO) padchar = '0';
	}
	if (!(pad & PAD_RIGHT)) {
		for ( ; width > 0; --width) {
 800111a:	3d01      	subs	r5, #1
 800111c:	e7f7      	b.n	800110e <prints+0x36>
 800111e:	ea24 76e4 	bic.w	r6, r4, r4, asr #31
 8001122:	1ba4      	subs	r4, r4, r6
 8001124:	e000      	b.n	8001128 <prints+0x50>
#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
	register int pc = 0, padchar = ' ';
 8001126:	2600      	movs	r6, #0
 8001128:	4635      	mov	r5, r6
 800112a:	ebc6 0309 	rsb	r3, r6, r9
		for ( ; width > 0; --width) {
			printchar (out, padchar);
			++pc;
		}
	}
	for ( ; *string ; ++string) {
 800112e:	5d59      	ldrb	r1, [r3, r5]
 8001130:	b121      	cbz	r1, 800113c <prints+0x64>
		printchar (out, *string);
 8001132:	4640      	mov	r0, r8
 8001134:	f7ff ffbc 	bl	80010b0 <printchar>
		++pc;
 8001138:	3501      	adds	r5, #1
 800113a:	e7f6      	b.n	800112a <prints+0x52>
		for ( ; width > 0; --width) {
			printchar (out, padchar);
			++pc;
		}
	}
	for ( ; *string ; ++string) {
 800113c:	4626      	mov	r6, r4
		printchar (out, *string);
		++pc;
	}
	for ( ; width > 0; --width) {
 800113e:	2e00      	cmp	r6, #0
 8001140:	dd05      	ble.n	800114e <prints+0x76>
		printchar (out, padchar);
 8001142:	4640      	mov	r0, r8
 8001144:	4639      	mov	r1, r7
 8001146:	f7ff ffb3 	bl	80010b0 <printchar>
	}
	for ( ; *string ; ++string) {
		printchar (out, *string);
		++pc;
	}
	for ( ; width > 0; --width) {
 800114a:	3e01      	subs	r6, #1
 800114c:	e7f7      	b.n	800113e <prints+0x66>
		printchar (out, padchar);
		++pc;
	}

	return pc;
}
 800114e:	2c00      	cmp	r4, #0
 8001150:	bfac      	ite	ge
 8001152:	1928      	addge	r0, r5, r4
 8001154:	1c28      	addlt	r0, r5, #0
 8001156:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800115a <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
 800115a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800115e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8001160:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 8001164:	4681      	mov	r9, r0
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
	register unsigned int u = i;
 8001166:	460c      	mov	r4, r1

	if (i == 0) {
 8001168:	b951      	cbnz	r1, 8001180 <printi+0x26>
		print_buf[0] = '0';
 800116a:	2330      	movs	r3, #48	; 0x30
 800116c:	f88d 3004 	strb.w	r3, [sp, #4]
		print_buf[1] = '\0';
 8001170:	f88d 1005 	strb.w	r1, [sp, #5]
		return prints (out, print_buf, width, pad);
 8001174:	4632      	mov	r2, r6
 8001176:	a901      	add	r1, sp, #4
 8001178:	4643      	mov	r3, r8
 800117a:	f7ff ffad 	bl	80010d8 <prints>
 800117e:	e036      	b.n	80011ee <printi+0x94>
	}

	if (sg && b == 10 && i < 0) {
 8001180:	b133      	cbz	r3, 8001190 <printi+0x36>
 8001182:	2a0a      	cmp	r2, #10
 8001184:	d104      	bne.n	8001190 <printi+0x36>
 8001186:	2900      	cmp	r1, #0
 8001188:	da02      	bge.n	8001190 <printi+0x36>
		neg = 1;
		u = -i;
 800118a:	424c      	negs	r4, r1
		print_buf[1] = '\0';
		return prints (out, print_buf, width, pad);
	}

	if (sg && b == 10 && i < 0) {
		neg = 1;
 800118c:	2701      	movs	r7, #1
 800118e:	e000      	b.n	8001192 <printi+0x38>

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
 8001190:	2700      	movs	r7, #0
		neg = 1;
		u = -i;
	}

	s = print_buf + PRINT_BUF_LEN-1;
	*s = '\0';
 8001192:	ad04      	add	r5, sp, #16
 8001194:	2300      	movs	r3, #0
 8001196:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800119a:	46aa      	mov	sl, r5

	while (u) {
 800119c:	b174      	cbz	r4, 80011bc <printi+0x62>
		t = u % b;
 800119e:	fbb4 f3f2 	udiv	r3, r4, r2
 80011a2:	fb02 4413 	mls	r4, r2, r3, r4
		if( t >= 10 )
 80011a6:	2c09      	cmp	r4, #9
 80011a8:	dd03      	ble.n	80011b2 <printi+0x58>
			t += letbase - '0' - 10;
 80011aa:	980e      	ldr	r0, [sp, #56]	; 0x38
 80011ac:	f1a0 013a 	sub.w	r1, r0, #58	; 0x3a
 80011b0:	440c      	add	r4, r1
		*--s = t + '0';
 80011b2:	3430      	adds	r4, #48	; 0x30
 80011b4:	f805 4d01 	strb.w	r4, [r5, #-1]!
		u /= b;
 80011b8:	461c      	mov	r4, r3
 80011ba:	e7ee      	b.n	800119a <printi+0x40>
	}

	if (neg) {
 80011bc:	b187      	cbz	r7, 80011e0 <printi+0x86>
		if( width && (pad & PAD_ZERO) ) {
 80011be:	b14e      	cbz	r6, 80011d4 <printi+0x7a>
 80011c0:	f018 0f02 	tst.w	r8, #2
 80011c4:	d006      	beq.n	80011d4 <printi+0x7a>
			printchar (out, '-');
 80011c6:	4648      	mov	r0, r9
 80011c8:	212d      	movs	r1, #45	; 0x2d
 80011ca:	f7ff ff71 	bl	80010b0 <printchar>
			++pc;
			--width;
 80011ce:	3e01      	subs	r6, #1
	}

	if (neg) {
		if( width && (pad & PAD_ZERO) ) {
			printchar (out, '-');
			++pc;
 80011d0:	2701      	movs	r7, #1
			--width;
 80011d2:	e005      	b.n	80011e0 <printi+0x86>
		}
		else {
			*--s = '-';
 80011d4:	232d      	movs	r3, #45	; 0x2d
 80011d6:	f105 3aff 	add.w	sl, r5, #4294967295	; 0xffffffff
 80011da:	f805 3c01 	strb.w	r3, [r5, #-1]

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
 80011de:	2700      	movs	r7, #0
		else {
			*--s = '-';
		}
	}

	return pc + prints (out, s, width, pad);
 80011e0:	4648      	mov	r0, r9
 80011e2:	4651      	mov	r1, sl
 80011e4:	4632      	mov	r2, r6
 80011e6:	4643      	mov	r3, r8
 80011e8:	f7ff ff76 	bl	80010d8 <prints>
 80011ec:	4438      	add	r0, r7
}
 80011ee:	b004      	add	sp, #16
 80011f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080011f4 <print>:

static int print(char **out, const char *format, va_list args )
{
 80011f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011f6:	b089      	sub	sp, #36	; 0x24
 80011f8:	4606      	mov	r6, r0
 80011fa:	460d      	mov	r5, r1
 80011fc:	9205      	str	r2, [sp, #20]
	register int width, pad;
	register int pc = 0;
 80011fe:	2400      	movs	r4, #0
	char scr[2];

	for (; *format != 0; ++format) {
 8001200:	782b      	ldrb	r3, [r5, #0]
 8001202:	b123      	cbz	r3, 800120e <print+0x1a>
		if (*format == '%') {
 8001204:	2b25      	cmp	r3, #37	; 0x25
 8001206:	d179      	bne.n	80012fc <print+0x108>
			++format;
			width = pad = 0;
			if (*format == '\0') break;
 8001208:	786b      	ldrb	r3, [r5, #1]
	register int pc = 0;
	char scr[2];

	for (; *format != 0; ++format) {
		if (*format == '%') {
			++format;
 800120a:	1c6a      	adds	r2, r5, #1
			width = pad = 0;
			if (*format == '\0') break;
 800120c:	b92b      	cbnz	r3, 800121a <print+0x26>
		out:
			printchar (out, *format);
			++pc;
		}
	}
	if (out) **out = '\0';
 800120e:	2e00      	cmp	r6, #0
 8001210:	d07b      	beq.n	800130a <print+0x116>
 8001212:	6833      	ldr	r3, [r6, #0]
 8001214:	2200      	movs	r2, #0
 8001216:	701a      	strb	r2, [r3, #0]
 8001218:	e077      	b.n	800130a <print+0x116>
	for (; *format != 0; ++format) {
		if (*format == '%') {
			++format;
			width = pad = 0;
			if (*format == '\0') break;
			if (*format == '%') goto out;
 800121a:	2b25      	cmp	r3, #37	; 0x25
 800121c:	d06d      	beq.n	80012fa <print+0x106>
			if (*format == '-') {
 800121e:	2b2d      	cmp	r3, #45	; 0x2d
				++format;
 8001220:	bf06      	itte	eq
 8001222:	1caa      	addeq	r2, r5, #2
				pad = PAD_RIGHT;
 8001224:	2301      	moveq	r3, #1
	char scr[2];

	for (; *format != 0; ++format) {
		if (*format == '%') {
			++format;
			width = pad = 0;
 8001226:	2300      	movne	r3, #0
 8001228:	4617      	mov	r7, r2
 800122a:	3201      	adds	r2, #1
			if (*format == '%') goto out;
			if (*format == '-') {
				++format;
				pad = PAD_RIGHT;
			}
			while (*format == '0') {
 800122c:	7839      	ldrb	r1, [r7, #0]
 800122e:	2930      	cmp	r1, #48	; 0x30
 8001230:	d102      	bne.n	8001238 <print+0x44>
				++format;
				pad |= PAD_ZERO;
 8001232:	f043 0302 	orr.w	r3, r3, #2
 8001236:	e7f7      	b.n	8001228 <print+0x34>
			if (*format == '%') goto out;
			if (*format == '-') {
				++format;
				pad = PAD_RIGHT;
			}
			while (*format == '0') {
 8001238:	2200      	movs	r2, #0
				++format;
				pad |= PAD_ZERO;
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
 800123a:	7839      	ldrb	r1, [r7, #0]
 800123c:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
 8001240:	fa5f fc80 	uxtb.w	ip, r0
 8001244:	f1bc 0f09 	cmp.w	ip, #9
 8001248:	463d      	mov	r5, r7
 800124a:	f107 0701 	add.w	r7, r7, #1
 800124e:	d803      	bhi.n	8001258 <print+0x64>
				width *= 10;
				width += *format - '0';
 8001250:	210a      	movs	r1, #10
 8001252:	fb01 0202 	mla	r2, r1, r2, r0
 8001256:	e7f0      	b.n	800123a <print+0x46>
			}
			if( *format == 's' ) {
 8001258:	2973      	cmp	r1, #115	; 0x73
 800125a:	d109      	bne.n	8001270 <print+0x7c>
				register char *s = (char *)va_arg( args, int );
 800125c:	9905      	ldr	r1, [sp, #20]
				pc += prints (out, s?s:"(null)", width, pad);
 800125e:	4f2c      	ldr	r7, [pc, #176]	; (8001310 <print+0x11c>)
			for ( ; *format >= '0' && *format <= '9'; ++format) {
				width *= 10;
				width += *format - '0';
			}
			if( *format == 's' ) {
				register char *s = (char *)va_arg( args, int );
 8001260:	1d08      	adds	r0, r1, #4
 8001262:	6809      	ldr	r1, [r1, #0]
 8001264:	9005      	str	r0, [sp, #20]
				pc += prints (out, s?s:"(null)", width, pad);
 8001266:	2900      	cmp	r1, #0
 8001268:	bf08      	it	eq
 800126a:	4639      	moveq	r1, r7
 800126c:	4630      	mov	r0, r6
 800126e:	e041      	b.n	80012f4 <print+0x100>
				continue;
			}
			if( *format == 'd' ) {
 8001270:	2964      	cmp	r1, #100	; 0x64
 8001272:	d10e      	bne.n	8001292 <print+0x9e>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
 8001274:	e88d 000c 	stmia.w	sp, {r2, r3}
 8001278:	9905      	ldr	r1, [sp, #20]
 800127a:	2361      	movs	r3, #97	; 0x61
 800127c:	9302      	str	r3, [sp, #8]
 800127e:	1d08      	adds	r0, r1, #4
 8001280:	6809      	ldr	r1, [r1, #0]
 8001282:	9005      	str	r0, [sp, #20]
 8001284:	220a      	movs	r2, #10
 8001286:	4630      	mov	r0, r6
 8001288:	2301      	movs	r3, #1
 800128a:	f7ff ff66 	bl	800115a <printi>
 800128e:	4404      	add	r4, r0
				continue;
 8001290:	e039      	b.n	8001306 <print+0x112>
			}
			if( *format == 'x' ) {
 8001292:	2978      	cmp	r1, #120	; 0x78
 8001294:	d106      	bne.n	80012a4 <print+0xb0>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
 8001296:	9905      	ldr	r1, [sp, #20]
 8001298:	1d08      	adds	r0, r1, #4
 800129a:	e88d 000c 	stmia.w	sp, {r2, r3}
 800129e:	9005      	str	r0, [sp, #20]
 80012a0:	2361      	movs	r3, #97	; 0x61
 80012a2:	e007      	b.n	80012b4 <print+0xc0>
				continue;
			}
			if( *format == 'X' ) {
 80012a4:	2958      	cmp	r1, #88	; 0x58
 80012a6:	d10a      	bne.n	80012be <print+0xca>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
 80012a8:	9905      	ldr	r1, [sp, #20]
 80012aa:	1d08      	adds	r0, r1, #4
 80012ac:	e88d 000c 	stmia.w	sp, {r2, r3}
 80012b0:	9005      	str	r0, [sp, #20]
 80012b2:	2341      	movs	r3, #65	; 0x41
 80012b4:	9302      	str	r3, [sp, #8]
 80012b6:	4630      	mov	r0, r6
 80012b8:	6809      	ldr	r1, [r1, #0]
 80012ba:	2210      	movs	r2, #16
 80012bc:	e00b      	b.n	80012d6 <print+0xe2>
				continue;
			}
			if( *format == 'u' ) {
 80012be:	2975      	cmp	r1, #117	; 0x75
 80012c0:	d10b      	bne.n	80012da <print+0xe6>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
 80012c2:	e88d 000c 	stmia.w	sp, {r2, r3}
 80012c6:	9905      	ldr	r1, [sp, #20]
 80012c8:	2361      	movs	r3, #97	; 0x61
 80012ca:	9302      	str	r3, [sp, #8]
 80012cc:	1d08      	adds	r0, r1, #4
 80012ce:	6809      	ldr	r1, [r1, #0]
 80012d0:	9005      	str	r0, [sp, #20]
 80012d2:	220a      	movs	r2, #10
 80012d4:	4630      	mov	r0, r6
 80012d6:	2300      	movs	r3, #0
 80012d8:	e7d7      	b.n	800128a <print+0x96>
				continue;
			}
			if( *format == 'c' ) {
 80012da:	2963      	cmp	r1, #99	; 0x63
 80012dc:	d113      	bne.n	8001306 <print+0x112>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
 80012de:	9905      	ldr	r1, [sp, #20]
 80012e0:	1d08      	adds	r0, r1, #4
 80012e2:	6809      	ldr	r1, [r1, #0]
 80012e4:	9005      	str	r0, [sp, #20]
 80012e6:	f88d 101c 	strb.w	r1, [sp, #28]
				scr[1] = '\0';
 80012ea:	2100      	movs	r1, #0
 80012ec:	f88d 101d 	strb.w	r1, [sp, #29]
				pc += prints (out, scr, width, pad);
 80012f0:	4630      	mov	r0, r6
 80012f2:	a907      	add	r1, sp, #28
 80012f4:	f7ff fef0 	bl	80010d8 <prints>
 80012f8:	e7c9      	b.n	800128e <print+0x9a>
	register int pc = 0;
	char scr[2];

	for (; *format != 0; ++format) {
		if (*format == '%') {
			++format;
 80012fa:	4615      	mov	r5, r2
				continue;
			}
		}
		else {
		out:
			printchar (out, *format);
 80012fc:	4630      	mov	r0, r6
 80012fe:	7829      	ldrb	r1, [r5, #0]
 8001300:	f7ff fed6 	bl	80010b0 <printchar>
			++pc;
 8001304:	3401      	adds	r4, #1
{
	register int width, pad;
	register int pc = 0;
	char scr[2];

	for (; *format != 0; ++format) {
 8001306:	3501      	adds	r5, #1
 8001308:	e77a      	b.n	8001200 <print+0xc>
		}
	}
	if (out) **out = '\0';
	va_end( args );
	return pc;
}
 800130a:	4620      	mov	r0, r4
 800130c:	b009      	add	sp, #36	; 0x24
 800130e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001310:	08017134 	.word	0x08017134

08001314 <printf>:

int printf(const char *format, ...)
{
 8001314:	b40f      	push	{r0, r1, r2, r3}
 8001316:	b507      	push	{r0, r1, r2, lr}
 8001318:	aa04      	add	r2, sp, #16
        va_list args;
        
        va_start( args, format );
        return print( 0, format, args );
 800131a:	2000      	movs	r0, #0
	va_end( args );
	return pc;
}

int printf(const char *format, ...)
{
 800131c:	f852 1b04 	ldr.w	r1, [r2], #4
        va_list args;
        
        va_start( args, format );
 8001320:	9201      	str	r2, [sp, #4]
        return print( 0, format, args );
 8001322:	f7ff ff67 	bl	80011f4 <print>
}
 8001326:	b003      	add	sp, #12
 8001328:	f85d eb04 	ldr.w	lr, [sp], #4
 800132c:	b004      	add	sp, #16
 800132e:	4770      	bx	lr

08001330 <CmdTest>:
int mytest( int x );

void CmdTest(int action)
{

  if(action==CMD_SHORT_HELP) return;
 8001330:	2801      	cmp	r0, #1
#include "common.h"

int mytest( int x );

void CmdTest(int action)
{
 8001332:	b508      	push	{r3, lr}

  if(action==CMD_SHORT_HELP) return;
 8001334:	d00f      	beq.n	8001356 <CmdTest+0x26>
  if(action==CMD_LONG_HELP) {
 8001336:	2802      	cmp	r0, #2
 8001338:	d104      	bne.n	8001344 <CmdTest+0x14>
    printf("testasm\n\n"
 800133a:	4807      	ldr	r0, [pc, #28]	; (8001358 <CmdTest+0x28>)
	   );

    return;
  }
  printf("ret val = %d\n", mytest( 77  ) );
}
 800133c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
void CmdTest(int action)
{

  if(action==CMD_SHORT_HELP) return;
  if(action==CMD_LONG_HELP) {
    printf("testasm\n\n"
 8001340:	f003 beae 	b.w	80050a0 <puts>
	   "This command tests the C to assembler interface\n"
	   );

    return;
  }
  printf("ret val = %d\n", mytest( 77  ) );
 8001344:	204d      	movs	r0, #77	; 0x4d
 8001346:	f7fe ff83 	bl	8000250 <mytest>
}
 800134a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	   "This command tests the C to assembler interface\n"
	   );

    return;
  }
  printf("ret val = %d\n", mytest( 77  ) );
 800134e:	4601      	mov	r1, r0
 8001350:	4802      	ldr	r0, [pc, #8]	; (800135c <CmdTest+0x2c>)
 8001352:	f7ff bfdf 	b.w	8001314 <printf>
 8001356:	bd08      	pop	{r3, pc}
 8001358:	0801713b 	.word	0x0801713b
 800135c:	08017174 	.word	0x08017174

08001360 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001360:	4a15      	ldr	r2, [pc, #84]	; (80013b8 <SystemInit+0x58>)
 8001362:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001366:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800136a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800136e:	4b13      	ldr	r3, [pc, #76]	; (80013bc <SystemInit+0x5c>)
 8001370:	6819      	ldr	r1, [r3, #0]
 8001372:	f041 0101 	orr.w	r1, r1, #1
 8001376:	6019      	str	r1, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 8001378:	6858      	ldr	r0, [r3, #4]
 800137a:	4911      	ldr	r1, [pc, #68]	; (80013c0 <SystemInit+0x60>)
 800137c:	4001      	ands	r1, r0
 800137e:	6059      	str	r1, [r3, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001380:	6819      	ldr	r1, [r3, #0]
 8001382:	f021 7184 	bic.w	r1, r1, #17301504	; 0x1080000
 8001386:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 800138a:	6019      	str	r1, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800138c:	6819      	ldr	r1, [r3, #0]
 800138e:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8001392:	6019      	str	r1, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8001394:	6859      	ldr	r1, [r3, #4]
 8001396:	f421 01fe 	bic.w	r1, r1, #8323072	; 0x7f0000
 800139a:	6059      	str	r1, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 800139c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800139e:	f021 010f 	bic.w	r1, r1, #15
 80013a2:	62d9      	str	r1, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 80013a4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80013a6:	4907      	ldr	r1, [pc, #28]	; (80013c4 <SystemInit+0x64>)
 80013a8:	4001      	ands	r1, r0
 80013aa:	6319      	str	r1, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80013ac:	2100      	movs	r1, #0
 80013ae:	6099      	str	r1, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80013b0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80013b4:	6093      	str	r3, [r2, #8]
 80013b6:	4770      	bx	lr
 80013b8:	e000ed00 	.word	0xe000ed00
 80013bc:	40021000 	.word	0x40021000
 80013c0:	f87fc00c 	.word	0xf87fc00c
 80013c4:	ff00fccc 	.word	0xff00fccc

080013c8 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013c8:	b538      	push	{r3, r4, r5, lr}

  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013ca:	6803      	ldr	r3, [r0, #0]
 80013cc:	07da      	lsls	r2, r3, #31
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013ce:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013d0:	d404      	bmi.n	80013dc <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013d2:	6823      	ldr	r3, [r4, #0]
 80013d4:	079b      	lsls	r3, r3, #30
 80013d6:	f100 80d5 	bmi.w	8001584 <HAL_RCC_OscConfig+0x1bc>
 80013da:	e16e      	b.n	80016ba <HAL_RCC_OscConfig+0x2f2>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80013dc:	4bbb      	ldr	r3, [pc, #748]	; (80016cc <HAL_RCC_OscConfig+0x304>)
 80013de:	685a      	ldr	r2, [r3, #4]
 80013e0:	f002 020c 	and.w	r2, r2, #12
 80013e4:	2a04      	cmp	r2, #4
 80013e6:	d007      	beq.n	80013f8 <HAL_RCC_OscConfig+0x30>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80013e8:	685a      	ldr	r2, [r3, #4]
 80013ea:	f002 020c 	and.w	r2, r2, #12
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80013ee:	2a08      	cmp	r2, #8
 80013f0:	d12a      	bne.n	8001448 <HAL_RCC_OscConfig+0x80>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	03dd      	lsls	r5, r3, #15
 80013f6:	d527      	bpl.n	8001448 <HAL_RCC_OscConfig+0x80>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013f8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80013fc:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001400:	fab3 f383 	clz	r3, r3
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState != RCC_HSE_ON))
 8001404:	f043 0320 	orr.w	r3, r3, #32
 8001408:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800140c:	2b01      	cmp	r3, #1
 800140e:	4baf      	ldr	r3, [pc, #700]	; (80016cc <HAL_RCC_OscConfig+0x304>)
 8001410:	d101      	bne.n	8001416 <HAL_RCC_OscConfig+0x4e>
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	e006      	b.n	8001424 <HAL_RCC_OscConfig+0x5c>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001416:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800141a:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800141e:	fab2 f282 	clz	r2, r2
 8001422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001424:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001428:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800142c:	fab2 f282 	clz	r2, r2
 8001430:	2101      	movs	r1, #1
 8001432:	f002 021f 	and.w	r2, r2, #31
 8001436:	fa01 f202 	lsl.w	r2, r1, r2
 800143a:	421a      	tst	r2, r3
 800143c:	d0c9      	beq.n	80013d2 <HAL_RCC_OscConfig+0xa>
 800143e:	6863      	ldr	r3, [r4, #4]
 8001440:	428b      	cmp	r3, r1
 8001442:	d0c6      	beq.n	80013d2 <HAL_RCC_OscConfig+0xa>
      {
        return HAL_ERROR;
 8001444:	2001      	movs	r0, #1
 8001446:	bd38      	pop	{r3, r4, r5, pc}
      }
    }
    else
    {
      /* Reset HSEON and HSEBYP bits before configuring the HSE --------------*/
      __HAL_RCC_HSE_CONFIG(RCC_HSE_OFF);
 8001448:	4ba1      	ldr	r3, [pc, #644]	; (80016d0 <HAL_RCC_OscConfig+0x308>)
 800144a:	2200      	movs	r2, #0
 800144c:	701a      	strb	r2, [r3, #0]
      
      /* Get timeout */
      tickstart = HAL_GetTick();
 800144e:	f000 fcdb 	bl	8001e08 <HAL_GetTick>
 8001452:	4605      	mov	r5, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001454:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001458:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800145c:	fab3 f383 	clz	r3, r3
      
      /* Wait till HSE is bypassed or disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001460:	f043 0320 	orr.w	r3, r3, #32
 8001464:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8001468:	2b01      	cmp	r3, #1
 800146a:	4b98      	ldr	r3, [pc, #608]	; (80016cc <HAL_RCC_OscConfig+0x304>)
 800146c:	d101      	bne.n	8001472 <HAL_RCC_OscConfig+0xaa>
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	e006      	b.n	8001480 <HAL_RCC_OscConfig+0xb8>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001472:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001476:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800147a:	fab2 f282 	clz	r2, r2
 800147e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001480:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001484:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001488:	fab2 f282 	clz	r2, r2
 800148c:	2101      	movs	r1, #1
 800148e:	f002 021f 	and.w	r2, r2, #31
 8001492:	fa01 f202 	lsl.w	r2, r1, r2
 8001496:	421a      	tst	r2, r3
 8001498:	d008      	beq.n	80014ac <HAL_RCC_OscConfig+0xe4>
      {
        if((HAL_GetTick()-tickstart) > HSE_TIMEOUT_VALUE)
 800149a:	f000 fcb5 	bl	8001e08 <HAL_GetTick>
 800149e:	f241 3388 	movw	r3, #5000	; 0x1388
 80014a2:	1b40      	subs	r0, r0, r5
 80014a4:	4298      	cmp	r0, r3
 80014a6:	d9d5      	bls.n	8001454 <HAL_RCC_OscConfig+0x8c>
        {
          return HAL_TIMEOUT;
 80014a8:	2003      	movs	r0, #3
 80014aa:	bd38      	pop	{r3, r4, r5, pc}
        }
      }

      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014ac:	4b88      	ldr	r3, [pc, #544]	; (80016d0 <HAL_RCC_OscConfig+0x308>)
 80014ae:	7922      	ldrb	r2, [r4, #4]
 80014b0:	701a      	strb	r2, [r3, #0]

      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80014b2:	f8d3 102a 	ldr.w	r1, [r3, #42]	; 0x2a
 80014b6:	68a2      	ldr	r2, [r4, #8]
 80014b8:	f021 010f 	bic.w	r1, r1, #15
 80014bc:	430a      	orrs	r2, r1
 80014be:	f8c3 202a 	str.w	r2, [r3, #42]	; 0x2a

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState == RCC_HSE_ON)
 80014c2:	6863      	ldr	r3, [r4, #4]
 80014c4:	2b01      	cmp	r3, #1
 80014c6:	d12e      	bne.n	8001526 <HAL_RCC_OscConfig+0x15e>
      {
        /* Get timeout */
        tickstart = HAL_GetTick();
 80014c8:	f000 fc9e 	bl	8001e08 <HAL_GetTick>
 80014cc:	4605      	mov	r5, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014ce:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80014d2:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80014d6:	fab3 f383 	clz	r3, r3

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014da:	f043 0320 	orr.w	r3, r3, #32
 80014de:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80014e2:	2b01      	cmp	r3, #1
 80014e4:	4b79      	ldr	r3, [pc, #484]	; (80016cc <HAL_RCC_OscConfig+0x304>)
 80014e6:	d101      	bne.n	80014ec <HAL_RCC_OscConfig+0x124>
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	e006      	b.n	80014fa <HAL_RCC_OscConfig+0x132>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014ec:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80014f0:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80014f4:	fab2 f282 	clz	r2, r2
 80014f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014fa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80014fe:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001502:	fab2 f282 	clz	r2, r2
 8001506:	2101      	movs	r1, #1
 8001508:	f002 021f 	and.w	r2, r2, #31
 800150c:	fa01 f202 	lsl.w	r2, r1, r2
 8001510:	421a      	tst	r2, r3
 8001512:	f47f af5e 	bne.w	80013d2 <HAL_RCC_OscConfig+0xa>
        {
          if((HAL_GetTick()-tickstart) > HSE_TIMEOUT_VALUE)
 8001516:	f000 fc77 	bl	8001e08 <HAL_GetTick>
 800151a:	f241 3388 	movw	r3, #5000	; 0x1388
 800151e:	1b40      	subs	r0, r0, r5
 8001520:	4298      	cmp	r0, r3
 8001522:	d9d4      	bls.n	80014ce <HAL_RCC_OscConfig+0x106>
 8001524:	e7c0      	b.n	80014a8 <HAL_RCC_OscConfig+0xe0>
        }
      }
      else
      {
        /* Get timeout */
        tickstart = HAL_GetTick();
 8001526:	f000 fc6f 	bl	8001e08 <HAL_GetTick>
 800152a:	4605      	mov	r5, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800152c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001530:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001534:	fab3 f383 	clz	r3, r3

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001538:	f043 0320 	orr.w	r3, r3, #32
 800153c:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8001540:	2b01      	cmp	r3, #1
 8001542:	4b62      	ldr	r3, [pc, #392]	; (80016cc <HAL_RCC_OscConfig+0x304>)
 8001544:	d101      	bne.n	800154a <HAL_RCC_OscConfig+0x182>
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	e006      	b.n	8001558 <HAL_RCC_OscConfig+0x190>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800154a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800154e:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001552:	fab2 f282 	clz	r2, r2
 8001556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001558:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800155c:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001560:	fab2 f282 	clz	r2, r2
 8001564:	2101      	movs	r1, #1
 8001566:	f002 021f 	and.w	r2, r2, #31
 800156a:	fa01 f202 	lsl.w	r2, r1, r2
 800156e:	421a      	tst	r2, r3
 8001570:	f43f af2f 	beq.w	80013d2 <HAL_RCC_OscConfig+0xa>
        {
          if((HAL_GetTick()-tickstart) > HSE_TIMEOUT_VALUE)
 8001574:	f000 fc48 	bl	8001e08 <HAL_GetTick>
 8001578:	f241 3388 	movw	r3, #5000	; 0x1388
 800157c:	1b40      	subs	r0, r0, r5
 800157e:	4298      	cmp	r0, r3
 8001580:	d9d4      	bls.n	800152c <HAL_RCC_OscConfig+0x164>
 8001582:	e791      	b.n	80014a8 <HAL_RCC_OscConfig+0xe0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */    
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001584:	4b51      	ldr	r3, [pc, #324]	; (80016cc <HAL_RCC_OscConfig+0x304>)
 8001586:	685a      	ldr	r2, [r3, #4]
 8001588:	f012 0f0c 	tst.w	r2, #12
 800158c:	d007      	beq.n	800159e <HAL_RCC_OscConfig+0x1d6>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800158e:	685a      	ldr	r2, [r3, #4]
 8001590:	f002 020c 	and.w	r2, r2, #12
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */    
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001594:	2a08      	cmp	r2, #8
 8001596:	d127      	bne.n	80015e8 <HAL_RCC_OscConfig+0x220>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	03d8      	lsls	r0, r3, #15
 800159c:	d424      	bmi.n	80015e8 <HAL_RCC_OscConfig+0x220>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800159e:	2302      	movs	r3, #2
 80015a0:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80015a4:	fab3 f383 	clz	r3, r3
    {
      /* When the HSI is used as system clock it is not allowed to be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015a8:	f043 0320 	orr.w	r3, r3, #32
 80015ac:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80015b0:	2b01      	cmp	r3, #1
 80015b2:	4b46      	ldr	r3, [pc, #280]	; (80016cc <HAL_RCC_OscConfig+0x304>)
 80015b4:	d101      	bne.n	80015ba <HAL_RCC_OscConfig+0x1f2>
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	e005      	b.n	80015c6 <HAL_RCC_OscConfig+0x1fe>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015ba:	2202      	movs	r2, #2
 80015bc:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80015c0:	fab2 f282 	clz	r2, r2
 80015c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015c6:	2202      	movs	r2, #2
 80015c8:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80015cc:	fab2 f282 	clz	r2, r2
 80015d0:	2101      	movs	r1, #1
 80015d2:	f002 021f 	and.w	r2, r2, #31
 80015d6:	fa01 f202 	lsl.w	r2, r1, r2
 80015da:	421a      	tst	r2, r3
 80015dc:	d033      	beq.n	8001646 <HAL_RCC_OscConfig+0x27e>
 80015de:	6923      	ldr	r3, [r4, #16]
 80015e0:	428b      	cmp	r3, r1
 80015e2:	f47f af2f 	bne.w	8001444 <HAL_RCC_OscConfig+0x7c>
 80015e6:	e02e      	b.n	8001646 <HAL_RCC_OscConfig+0x27e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015e8:	6922      	ldr	r2, [r4, #16]
 80015ea:	4b3a      	ldr	r3, [pc, #232]	; (80016d4 <HAL_RCC_OscConfig+0x30c>)
 80015ec:	2a00      	cmp	r2, #0
 80015ee:	d03a      	beq.n	8001666 <HAL_RCC_OscConfig+0x29e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015f0:	2201      	movs	r2, #1
 80015f2:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80015f4:	f000 fc08 	bl	8001e08 <HAL_GetTick>
 80015f8:	4605      	mov	r5, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015fa:	2302      	movs	r3, #2
 80015fc:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001600:	fab3 f383 	clz	r3, r3

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001604:	f043 0320 	orr.w	r3, r3, #32
 8001608:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800160c:	2b01      	cmp	r3, #1
 800160e:	4b2f      	ldr	r3, [pc, #188]	; (80016cc <HAL_RCC_OscConfig+0x304>)
 8001610:	d101      	bne.n	8001616 <HAL_RCC_OscConfig+0x24e>
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	e005      	b.n	8001622 <HAL_RCC_OscConfig+0x25a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001616:	2202      	movs	r2, #2
 8001618:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800161c:	fab2 f282 	clz	r2, r2
 8001620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001622:	2202      	movs	r2, #2
 8001624:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001628:	fab2 f282 	clz	r2, r2
 800162c:	2101      	movs	r1, #1
 800162e:	f002 021f 	and.w	r2, r2, #31
 8001632:	fa01 f202 	lsl.w	r2, r1, r2
 8001636:	421a      	tst	r2, r3
 8001638:	d105      	bne.n	8001646 <HAL_RCC_OscConfig+0x27e>
        {
          if((HAL_GetTick()-tickstart) > HSI_TIMEOUT_VALUE)
 800163a:	f000 fbe5 	bl	8001e08 <HAL_GetTick>
 800163e:	1b40      	subs	r0, r0, r5
 8001640:	2864      	cmp	r0, #100	; 0x64
 8001642:	d9da      	bls.n	80015fa <HAL_RCC_OscConfig+0x232>
 8001644:	e730      	b.n	80014a8 <HAL_RCC_OscConfig+0xe0>
            return HAL_TIMEOUT;
          }      
        } 

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001646:	4b21      	ldr	r3, [pc, #132]	; (80016cc <HAL_RCC_OscConfig+0x304>)
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001648:	21f8      	movs	r1, #248	; 0xf8
 800164a:	681a      	ldr	r2, [r3, #0]
 800164c:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001650:	fab1 f181 	clz	r1, r1
 8001654:	6963      	ldr	r3, [r4, #20]
 8001656:	b2c9      	uxtb	r1, r1
 8001658:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 800165c:	408b      	lsls	r3, r1
 800165e:	4313      	orrs	r3, r2
 8001660:	4a1a      	ldr	r2, [pc, #104]	; (80016cc <HAL_RCC_OscConfig+0x304>)
 8001662:	6013      	str	r3, [r2, #0]
 8001664:	e029      	b.n	80016ba <HAL_RCC_OscConfig+0x2f2>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001666:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001668:	f000 fbce 	bl	8001e08 <HAL_GetTick>
 800166c:	4605      	mov	r5, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800166e:	2302      	movs	r3, #2
 8001670:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001674:	fab3 f383 	clz	r3, r3
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001678:	f043 0320 	orr.w	r3, r3, #32
 800167c:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8001680:	2b01      	cmp	r3, #1
 8001682:	4b12      	ldr	r3, [pc, #72]	; (80016cc <HAL_RCC_OscConfig+0x304>)
 8001684:	d101      	bne.n	800168a <HAL_RCC_OscConfig+0x2c2>
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	e005      	b.n	8001696 <HAL_RCC_OscConfig+0x2ce>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800168a:	2202      	movs	r2, #2
 800168c:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001690:	fab2 f282 	clz	r2, r2
 8001694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001696:	2202      	movs	r2, #2
 8001698:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800169c:	fab2 f282 	clz	r2, r2
 80016a0:	2101      	movs	r1, #1
 80016a2:	f002 021f 	and.w	r2, r2, #31
 80016a6:	fa01 f202 	lsl.w	r2, r1, r2
 80016aa:	421a      	tst	r2, r3
 80016ac:	d005      	beq.n	80016ba <HAL_RCC_OscConfig+0x2f2>
        {
          if((HAL_GetTick()-tickstart) > HSI_TIMEOUT_VALUE)
 80016ae:	f000 fbab 	bl	8001e08 <HAL_GetTick>
 80016b2:	1b40      	subs	r0, r0, r5
 80016b4:	2864      	cmp	r0, #100	; 0x64
 80016b6:	d9da      	bls.n	800166e <HAL_RCC_OscConfig+0x2a6>
 80016b8:	e6f6      	b.n	80014a8 <HAL_RCC_OscConfig+0xe0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016ba:	6823      	ldr	r3, [r4, #0]
 80016bc:	0719      	lsls	r1, r3, #28
 80016be:	d40b      	bmi.n	80016d8 <HAL_RCC_OscConfig+0x310>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016c0:	6823      	ldr	r3, [r4, #0]
 80016c2:	075a      	lsls	r2, r3, #29
 80016c4:	f140 80b6 	bpl.w	8001834 <HAL_RCC_OscConfig+0x46c>
 80016c8:	e04e      	b.n	8001768 <HAL_RCC_OscConfig+0x3a0>
 80016ca:	bf00      	nop
 80016cc:	40021000 	.word	0x40021000
 80016d0:	40021002 	.word	0x40021002
 80016d4:	42420000 	.word	0x42420000
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80016d8:	69a2      	ldr	r2, [r4, #24]
 80016da:	4bbb      	ldr	r3, [pc, #748]	; (80019c8 <HAL_RCC_OscConfig+0x600>)
 80016dc:	b312      	cbz	r2, 8001724 <HAL_RCC_OscConfig+0x35c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016de:	2201      	movs	r2, #1
 80016e0:	601a      	str	r2, [r3, #0]
      
      /* Get timeout */
      tickstart = HAL_GetTick();
 80016e2:	f000 fb91 	bl	8001e08 <HAL_GetTick>
 80016e6:	4605      	mov	r5, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016e8:	2302      	movs	r3, #2
 80016ea:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80016ee:	fab3 f383 	clz	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016f2:	2302      	movs	r3, #2
 80016f4:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80016f8:	fab3 f383 	clz	r3, r3
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016fc:	4bb3      	ldr	r3, [pc, #716]	; (80019cc <HAL_RCC_OscConfig+0x604>)
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016fe:	2202      	movs	r2, #2
 8001700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001702:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001706:	fab2 f282 	clz	r2, r2
 800170a:	2101      	movs	r1, #1
 800170c:	f002 021f 	and.w	r2, r2, #31
 8001710:	fa01 f202 	lsl.w	r2, r1, r2
 8001714:	421a      	tst	r2, r3
 8001716:	d1d3      	bne.n	80016c0 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick()-tickstart) > LSI_TIMEOUT_VALUE)
 8001718:	f000 fb76 	bl	8001e08 <HAL_GetTick>
 800171c:	1b40      	subs	r0, r0, r5
 800171e:	2864      	cmp	r0, #100	; 0x64
 8001720:	d9e2      	bls.n	80016e8 <HAL_RCC_OscConfig+0x320>
 8001722:	e6c1      	b.n	80014a8 <HAL_RCC_OscConfig+0xe0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001724:	601a      	str	r2, [r3, #0]
      
      /* Get timeout */
      tickstart = HAL_GetTick();
 8001726:	f000 fb6f 	bl	8001e08 <HAL_GetTick>
 800172a:	4605      	mov	r5, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800172c:	2302      	movs	r3, #2
 800172e:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001732:	fab3 f383 	clz	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001736:	2302      	movs	r3, #2
 8001738:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800173c:	fab3 f383 	clz	r3, r3
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001740:	4ba2      	ldr	r3, [pc, #648]	; (80019cc <HAL_RCC_OscConfig+0x604>)
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001742:	2202      	movs	r2, #2
 8001744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001746:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800174a:	fab2 f282 	clz	r2, r2
 800174e:	2101      	movs	r1, #1
 8001750:	f002 021f 	and.w	r2, r2, #31
 8001754:	fa01 f202 	lsl.w	r2, r1, r2
 8001758:	421a      	tst	r2, r3
 800175a:	d0b1      	beq.n	80016c0 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick()-tickstart) > LSI_TIMEOUT_VALUE)
 800175c:	f000 fb54 	bl	8001e08 <HAL_GetTick>
 8001760:	1b40      	subs	r0, r0, r5
 8001762:	2864      	cmp	r0, #100	; 0x64
 8001764:	d9e2      	bls.n	800172c <HAL_RCC_OscConfig+0x364>
 8001766:	e69f      	b.n	80014a8 <HAL_RCC_OscConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable Power Clock */
    __PWR_CLK_ENABLE();
 8001768:	4b98      	ldr	r3, [pc, #608]	; (80019cc <HAL_RCC_OscConfig+0x604>)
 800176a:	69da      	ldr	r2, [r3, #28]
 800176c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001770:	61da      	str	r2, [r3, #28]

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 8001772:	f5a3 33d0 	sub.w	r3, r3, #106496	; 0x1a000
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800177c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800177e:	f000 fb43 	bl	8001e08 <HAL_GetTick>
 8001782:	4605      	mov	r5, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001784:	4b92      	ldr	r3, [pc, #584]	; (80019d0 <HAL_RCC_OscConfig+0x608>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	05db      	lsls	r3, r3, #23
 800178a:	d557      	bpl.n	800183c <HAL_RCC_OscConfig+0x474>
        return HAL_TIMEOUT;
      }      
    }

    /* Reset LSEON and LSEBYP bits before configuring the LSE ----------------*/
    __HAL_RCC_LSE_CONFIG(RCC_LSE_OFF);
 800178c:	4b8f      	ldr	r3, [pc, #572]	; (80019cc <HAL_RCC_OscConfig+0x604>)
 800178e:	6a1a      	ldr	r2, [r3, #32]
 8001790:	f022 0205 	bic.w	r2, r2, #5
 8001794:	621a      	str	r2, [r3, #32]
    
    /* Get timeout */
    tickstart = HAL_GetTick();
 8001796:	f000 fb37 	bl	8001e08 <HAL_GetTick>
 800179a:	4605      	mov	r5, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800179c:	2302      	movs	r3, #2
 800179e:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80017a2:	fab3 f383 	clz	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017a6:	2302      	movs	r3, #2
 80017a8:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80017ac:	fab3 f383 	clz	r3, r3
      
    /* Wait till LSE is ready */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80017b4:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80017b8:	2b02      	cmp	r3, #2
 80017ba:	4b84      	ldr	r3, [pc, #528]	; (80019cc <HAL_RCC_OscConfig+0x604>)
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017bc:	f04f 0202 	mov.w	r2, #2
 80017c0:	bf0c      	ite	eq
 80017c2:	6a1b      	ldreq	r3, [r3, #32]
 80017c4:	6a5b      	ldrne	r3, [r3, #36]	; 0x24
 80017c6:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80017ca:	fab2 f282 	clz	r2, r2
 80017ce:	2101      	movs	r1, #1
 80017d0:	f002 021f 	and.w	r2, r2, #31
 80017d4:	fa01 f202 	lsl.w	r2, r1, r2
 80017d8:	421a      	tst	r2, r3
 80017da:	d135      	bne.n	8001848 <HAL_RCC_OscConfig+0x480>
        return HAL_TIMEOUT;
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017dc:	4a7b      	ldr	r2, [pc, #492]	; (80019cc <HAL_RCC_OscConfig+0x604>)
 80017de:	68e3      	ldr	r3, [r4, #12]
 80017e0:	6a11      	ldr	r1, [r2, #32]
 80017e2:	f021 0105 	bic.w	r1, r1, #5
 80017e6:	4319      	orrs	r1, r3
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80017e8:	2b01      	cmp	r3, #1
        return HAL_TIMEOUT;
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017ea:	6211      	str	r1, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80017ec:	d13c      	bne.n	8001868 <HAL_RCC_OscConfig+0x4a0>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 80017ee:	f000 fb0b 	bl	8001e08 <HAL_GetTick>
 80017f2:	4605      	mov	r5, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017f4:	2302      	movs	r3, #2
 80017f6:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80017fa:	fab3 f383 	clz	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017fe:	2302      	movs	r3, #2
 8001800:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001804:	fab3 f383 	clz	r3, r3
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001808:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800180c:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8001810:	2b02      	cmp	r3, #2
 8001812:	4b6e      	ldr	r3, [pc, #440]	; (80019cc <HAL_RCC_OscConfig+0x604>)
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001814:	f04f 0202 	mov.w	r2, #2
 8001818:	bf0c      	ite	eq
 800181a:	6a1b      	ldreq	r3, [r3, #32]
 800181c:	6a5b      	ldrne	r3, [r3, #36]	; 0x24
 800181e:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001822:	fab2 f282 	clz	r2, r2
 8001826:	2101      	movs	r1, #1
 8001828:	f002 021f 	and.w	r2, r2, #31
 800182c:	fa01 f202 	lsl.w	r2, r1, r2
 8001830:	421a      	tst	r2, r3
 8001832:	d011      	beq.n	8001858 <HAL_RCC_OscConfig+0x490>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001834:	69e3      	ldr	r3, [r4, #28]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d141      	bne.n	80018be <HAL_RCC_OscConfig+0x4f6>
 800183a:	e094      	b.n	8001966 <HAL_RCC_OscConfig+0x59e>
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
    {
      if((HAL_GetTick()-tickstart) > DBP_TIMEOUT_VALUE)
 800183c:	f000 fae4 	bl	8001e08 <HAL_GetTick>
 8001840:	1b40      	subs	r0, r0, r5
 8001842:	2864      	cmp	r0, #100	; 0x64
 8001844:	d99e      	bls.n	8001784 <HAL_RCC_OscConfig+0x3bc>
 8001846:	e62f      	b.n	80014a8 <HAL_RCC_OscConfig+0xe0>
    tickstart = HAL_GetTick();
      
    /* Wait till LSE is ready */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
    {
      if((HAL_GetTick()-tickstart) > LSE_TIMEOUT_VALUE)
 8001848:	f000 fade 	bl	8001e08 <HAL_GetTick>
 800184c:	f241 3388 	movw	r3, #5000	; 0x1388
 8001850:	1b40      	subs	r0, r0, r5
 8001852:	4298      	cmp	r0, r3
 8001854:	d9a2      	bls.n	800179c <HAL_RCC_OscConfig+0x3d4>
 8001856:	e627      	b.n	80014a8 <HAL_RCC_OscConfig+0xe0>
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick()-tickstart) > LSE_TIMEOUT_VALUE)
 8001858:	f000 fad6 	bl	8001e08 <HAL_GetTick>
 800185c:	f241 3388 	movw	r3, #5000	; 0x1388
 8001860:	1b40      	subs	r0, r0, r5
 8001862:	4298      	cmp	r0, r3
 8001864:	d9c6      	bls.n	80017f4 <HAL_RCC_OscConfig+0x42c>
 8001866:	e61f      	b.n	80014a8 <HAL_RCC_OscConfig+0xe0>
      }
    }
    else
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 8001868:	f000 face 	bl	8001e08 <HAL_GetTick>
 800186c:	4605      	mov	r5, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800186e:	2302      	movs	r3, #2
 8001870:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001874:	fab3 f383 	clz	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001878:	2302      	movs	r3, #2
 800187a:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800187e:	fab3 f383 	clz	r3, r3
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001882:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001886:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800188a:	2b02      	cmp	r3, #2
 800188c:	4b4f      	ldr	r3, [pc, #316]	; (80019cc <HAL_RCC_OscConfig+0x604>)
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800188e:	f04f 0202 	mov.w	r2, #2
 8001892:	bf0c      	ite	eq
 8001894:	6a1b      	ldreq	r3, [r3, #32]
 8001896:	6a5b      	ldrne	r3, [r3, #36]	; 0x24
 8001898:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800189c:	fab2 f282 	clz	r2, r2
 80018a0:	2101      	movs	r1, #1
 80018a2:	f002 021f 	and.w	r2, r2, #31
 80018a6:	fa01 f202 	lsl.w	r2, r1, r2
 80018aa:	421a      	tst	r2, r3
 80018ac:	d0c2      	beq.n	8001834 <HAL_RCC_OscConfig+0x46c>
      {
        if((HAL_GetTick()-tickstart) > LSE_TIMEOUT_VALUE)
 80018ae:	f000 faab 	bl	8001e08 <HAL_GetTick>
 80018b2:	f241 3388 	movw	r3, #5000	; 0x1388
 80018b6:	1b40      	subs	r0, r0, r5
 80018b8:	4298      	cmp	r0, r3
 80018ba:	d9d8      	bls.n	800186e <HAL_RCC_OscConfig+0x4a6>
 80018bc:	e5f4      	b.n	80014a8 <HAL_RCC_OscConfig+0xe0>
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018be:	4a43      	ldr	r2, [pc, #268]	; (80019cc <HAL_RCC_OscConfig+0x604>)
 80018c0:	6852      	ldr	r2, [r2, #4]
 80018c2:	f002 020c 	and.w	r2, r2, #12
 80018c6:	2a08      	cmp	r2, #8
 80018c8:	f43f adbc 	beq.w	8001444 <HAL_RCC_OscConfig+0x7c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018cc:	2b02      	cmp	r3, #2
 80018ce:	4b41      	ldr	r3, [pc, #260]	; (80019d4 <HAL_RCC_OscConfig+0x60c>)
 80018d0:	f04f 0200 	mov.w	r2, #0
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018d4:	601a      	str	r2, [r3, #0]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018d6:	d164      	bne.n	80019a2 <HAL_RCC_OscConfig+0x5da>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get timeout */
        tickstart = HAL_GetTick();
 80018d8:	f000 fa96 	bl	8001e08 <HAL_GetTick>
 80018dc:	4605      	mov	r5, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018de:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80018e2:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80018e6:	fab3 f383 	clz	r3, r3
      
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018ea:	f043 0320 	orr.w	r3, r3, #32
 80018ee:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80018f2:	2b01      	cmp	r3, #1
 80018f4:	4b35      	ldr	r3, [pc, #212]	; (80019cc <HAL_RCC_OscConfig+0x604>)
 80018f6:	d138      	bne.n	800196a <HAL_RCC_OscConfig+0x5a2>
 80018f8:	681a      	ldr	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018fa:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80018fe:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001902:	fab1 f181 	clz	r1, r1
 8001906:	2301      	movs	r3, #1
 8001908:	f001 011f 	and.w	r1, r1, #31
 800190c:	fa03 f101 	lsl.w	r1, r3, r1
 8001910:	4211      	tst	r1, r2
 8001912:	d132      	bne.n	800197a <HAL_RCC_OscConfig+0x5b2>
            return HAL_TIMEOUT;
          }
        }

        /* Configure the main PLL clock source and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001914:	4a2d      	ldr	r2, [pc, #180]	; (80019cc <HAL_RCC_OscConfig+0x604>)
 8001916:	6a25      	ldr	r5, [r4, #32]
 8001918:	6850      	ldr	r0, [r2, #4]
 800191a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800191c:	f420 1074 	bic.w	r0, r0, #3997696	; 0x3d0000
 8001920:	4329      	orrs	r1, r5
 8001922:	4301      	orrs	r1, r0
 8001924:	6051      	str	r1, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001926:	4a2b      	ldr	r2, [pc, #172]	; (80019d4 <HAL_RCC_OscConfig+0x60c>)
 8001928:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800192a:	f000 fa6d 	bl	8001e08 <HAL_GetTick>
 800192e:	4604      	mov	r4, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001930:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001934:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001938:	fab3 f383 	clz	r3, r3
      
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800193c:	f043 0320 	orr.w	r3, r3, #32
 8001940:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8001944:	2b01      	cmp	r3, #1
 8001946:	4b21      	ldr	r3, [pc, #132]	; (80019cc <HAL_RCC_OscConfig+0x604>)
 8001948:	d11d      	bne.n	8001986 <HAL_RCC_OscConfig+0x5be>
 800194a:	681b      	ldr	r3, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800194c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001950:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001954:	fab2 f282 	clz	r2, r2
 8001958:	2101      	movs	r1, #1
 800195a:	f002 021f 	and.w	r2, r2, #31
 800195e:	fa01 f202 	lsl.w	r2, r1, r2
 8001962:	421a      	tst	r2, r3
 8001964:	d017      	beq.n	8001996 <HAL_RCC_OscConfig+0x5ce>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8001966:	2000      	movs	r0, #0
 8001968:	bd38      	pop	{r3, r4, r5, pc}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800196a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800196e:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001972:	fab2 f282 	clz	r2, r2

        /* Get timeout */
        tickstart = HAL_GetTick();
      
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001976:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001978:	e7bf      	b.n	80018fa <HAL_RCC_OscConfig+0x532>
        {
          if((HAL_GetTick()-tickstart) > PLL_TIMEOUT_VALUE)
 800197a:	f000 fa45 	bl	8001e08 <HAL_GetTick>
 800197e:	1b40      	subs	r0, r0, r5
 8001980:	2864      	cmp	r0, #100	; 0x64
 8001982:	d9ac      	bls.n	80018de <HAL_RCC_OscConfig+0x516>
 8001984:	e590      	b.n	80014a8 <HAL_RCC_OscConfig+0xe0>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001986:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800198a:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800198e:	fab2 f282 	clz	r2, r2

        /* Get timeout */
        tickstart = HAL_GetTick();
      
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001994:	e7da      	b.n	800194c <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick()-tickstart) > PLL_TIMEOUT_VALUE)
 8001996:	f000 fa37 	bl	8001e08 <HAL_GetTick>
 800199a:	1b00      	subs	r0, r0, r4
 800199c:	2864      	cmp	r0, #100	; 0x64
 800199e:	d9c7      	bls.n	8001930 <HAL_RCC_OscConfig+0x568>
 80019a0:	e582      	b.n	80014a8 <HAL_RCC_OscConfig+0xe0>
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
        /* Get timeout */
        tickstart = HAL_GetTick();
 80019a2:	f000 fa31 	bl	8001e08 <HAL_GetTick>
 80019a6:	4604      	mov	r4, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019a8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80019ac:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80019b0:	fab3 f383 	clz	r3, r3
      
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019b4:	f043 0320 	orr.w	r3, r3, #32
 80019b8:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80019bc:	2b01      	cmp	r3, #1
 80019be:	4b03      	ldr	r3, [pc, #12]	; (80019cc <HAL_RCC_OscConfig+0x604>)
 80019c0:	d10a      	bne.n	80019d8 <HAL_RCC_OscConfig+0x610>
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	e00f      	b.n	80019e6 <HAL_RCC_OscConfig+0x61e>
 80019c6:	bf00      	nop
 80019c8:	42420480 	.word	0x42420480
 80019cc:	40021000 	.word	0x40021000
 80019d0:	40007000 	.word	0x40007000
 80019d4:	42420060 	.word	0x42420060
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019d8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019dc:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80019e0:	fab2 f282 	clz	r2, r2
 80019e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019e6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019ea:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80019ee:	fab2 f282 	clz	r2, r2
 80019f2:	2101      	movs	r1, #1
 80019f4:	f002 021f 	and.w	r2, r2, #31
 80019f8:	fa01 f202 	lsl.w	r2, r1, r2
 80019fc:	421a      	tst	r2, r3
 80019fe:	d0b2      	beq.n	8001966 <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick()-tickstart) > PLL_TIMEOUT_VALUE)
 8001a00:	f000 fa02 	bl	8001e08 <HAL_GetTick>
 8001a04:	1b00      	subs	r0, r0, r4
 8001a06:	2864      	cmp	r0, #100	; 0x64
 8001a08:	d9ce      	bls.n	80019a8 <HAL_RCC_OscConfig+0x5e0>
 8001a0a:	e54d      	b.n	80014a8 <HAL_RCC_OscConfig+0xe0>

08001a0c <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001a0c:	4bb3      	ldr	r3, [pc, #716]	; (8001cdc <HAL_RCC_ClockConfig+0x2d0>)
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	f002 0207 	and.w	r2, r2, #7
 8001a14:	4291      	cmp	r1, r2
  *         If a clock source which is not yet ready is selected, the switch will
  *         occur when the clock source will be ready.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a16:	b570      	push	{r4, r5, r6, lr}
 8001a18:	4604      	mov	r4, r0
 8001a1a:	460d      	mov	r5, r1
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001a1c:	f240 80b4 	bls.w	8001b88 <HAL_RCC_ClockConfig+0x17c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a20:	681a      	ldr	r2, [r3, #0]
 8001a22:	f022 0207 	bic.w	r2, r2, #7
 8001a26:	430a      	orrs	r2, r1
 8001a28:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f003 0307 	and.w	r3, r3, #7
 8001a30:	428b      	cmp	r3, r1
 8001a32:	d001      	beq.n	8001a38 <HAL_RCC_ClockConfig+0x2c>
    {
      return HAL_ERROR;
 8001a34:	2001      	movs	r0, #1
 8001a36:	bd70      	pop	{r4, r5, r6, pc}
    }

    /*-------------------------- HCLK Configuration ----------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a38:	6803      	ldr	r3, [r0, #0]
 8001a3a:	0798      	lsls	r0, r3, #30
 8001a3c:	d506      	bpl.n	8001a4c <HAL_RCC_ClockConfig+0x40>
    {
      assert_param(IS_RCC_SYSCLK_DIV(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a3e:	4aa8      	ldr	r2, [pc, #672]	; (8001ce0 <HAL_RCC_ClockConfig+0x2d4>)
 8001a40:	68a1      	ldr	r1, [r4, #8]
 8001a42:	6850      	ldr	r0, [r2, #4]
 8001a44:	f020 00f0 	bic.w	r0, r0, #240	; 0xf0
 8001a48:	4301      	orrs	r1, r0
 8001a4a:	6051      	str	r1, [r2, #4]
    }

    /*------------------------- SYSCLK Configuration ---------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a4c:	07d9      	lsls	r1, r3, #31
 8001a4e:	d40b      	bmi.n	8001a68 <HAL_RCC_ClockConfig+0x5c>
      return HAL_ERROR;
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a50:	6823      	ldr	r3, [r4, #0]
 8001a52:	075a      	lsls	r2, r3, #29
 8001a54:	f140 8146 	bpl.w	8001ce4 <HAL_RCC_ClockConfig+0x2d8>
  {
    assert_param(IS_RCC_HCLK_DIV(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a58:	4aa1      	ldr	r2, [pc, #644]	; (8001ce0 <HAL_RCC_ClockConfig+0x2d4>)
 8001a5a:	68e1      	ldr	r1, [r4, #12]
 8001a5c:	6850      	ldr	r0, [r2, #4]
 8001a5e:	f420 60e0 	bic.w	r0, r0, #1792	; 0x700
 8001a62:	4301      	orrs	r1, r0
 8001a64:	6051      	str	r1, [r2, #4]
 8001a66:	e13d      	b.n	8001ce4 <HAL_RCC_ClockConfig+0x2d8>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
    {
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a68:	6863      	ldr	r3, [r4, #4]
 8001a6a:	2b01      	cmp	r3, #1
 8001a6c:	d118      	bne.n	8001aa0 <HAL_RCC_ClockConfig+0x94>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a6e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001a72:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001a76:	fab2 f282 	clz	r2, r2
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a7a:	f042 0220 	orr.w	r2, r2, #32
 8001a7e:	f3c2 1242 	ubfx	r2, r2, #5, #3
 8001a82:	2a01      	cmp	r2, #1
 8001a84:	4a96      	ldr	r2, [pc, #600]	; (8001ce0 <HAL_RCC_ClockConfig+0x2d4>)
 8001a86:	d101      	bne.n	8001a8c <HAL_RCC_ClockConfig+0x80>
 8001a88:	6812      	ldr	r2, [r2, #0]
 8001a8a:	e006      	b.n	8001a9a <HAL_RCC_ClockConfig+0x8e>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a8c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8001a90:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001a94:	fab1 f181 	clz	r1, r1
 8001a98:	6a52      	ldr	r2, [r2, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a9a:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8001a9e:	e02f      	b.n	8001b00 <HAL_RCC_ClockConfig+0xf4>
        {
          return HAL_ERROR;
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001aa0:	2b02      	cmp	r3, #2
 8001aa2:	d118      	bne.n	8001ad6 <HAL_RCC_ClockConfig+0xca>
 8001aa4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001aa8:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001aac:	fab2 f282 	clz	r2, r2
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ab0:	f042 0220 	orr.w	r2, r2, #32
 8001ab4:	f3c2 1242 	ubfx	r2, r2, #5, #3
 8001ab8:	2a01      	cmp	r2, #1
 8001aba:	4a89      	ldr	r2, [pc, #548]	; (8001ce0 <HAL_RCC_ClockConfig+0x2d4>)
 8001abc:	d101      	bne.n	8001ac2 <HAL_RCC_ClockConfig+0xb6>
 8001abe:	6812      	ldr	r2, [r2, #0]
 8001ac0:	e006      	b.n	8001ad0 <HAL_RCC_ClockConfig+0xc4>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ac2:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001ac6:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001aca:	fab1 f181 	clz	r1, r1
 8001ace:	6a52      	ldr	r2, [r2, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ad0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001ad4:	e014      	b.n	8001b00 <HAL_RCC_ClockConfig+0xf4>
 8001ad6:	2202      	movs	r2, #2
 8001ad8:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001adc:	fab2 f282 	clz	r2, r2
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ae0:	f042 0220 	orr.w	r2, r2, #32
 8001ae4:	f3c2 1242 	ubfx	r2, r2, #5, #3
 8001ae8:	2a01      	cmp	r2, #1
 8001aea:	4a7d      	ldr	r2, [pc, #500]	; (8001ce0 <HAL_RCC_ClockConfig+0x2d4>)
 8001aec:	d101      	bne.n	8001af2 <HAL_RCC_ClockConfig+0xe6>
 8001aee:	6812      	ldr	r2, [r2, #0]
 8001af0:	e005      	b.n	8001afe <HAL_RCC_ClockConfig+0xf2>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001af2:	2102      	movs	r1, #2
 8001af4:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001af8:	fab1 f181 	clz	r1, r1
 8001afc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001afe:	2102      	movs	r1, #2
 8001b00:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001b04:	fab1 f181 	clz	r1, r1
 8001b08:	2001      	movs	r0, #1
 8001b0a:	f001 011f 	and.w	r1, r1, #31
 8001b0e:	fa00 f101 	lsl.w	r1, r0, r1
 8001b12:	4211      	tst	r1, r2
 8001b14:	d08e      	beq.n	8001a34 <HAL_RCC_ClockConfig+0x28>
        {
          return HAL_ERROR;
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001b16:	4a72      	ldr	r2, [pc, #456]	; (8001ce0 <HAL_RCC_ClockConfig+0x2d4>)
 8001b18:	6851      	ldr	r1, [r2, #4]
 8001b1a:	f021 0103 	bic.w	r1, r1, #3
 8001b1e:	430b      	orrs	r3, r1
 8001b20:	6053      	str	r3, [r2, #4]

      /* Get timeout */
      tickstart = HAL_GetTick();
 8001b22:	f000 f971 	bl	8001e08 <HAL_GetTick>
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b26:	6863      	ldr	r3, [r4, #4]
 8001b28:	2b01      	cmp	r3, #1
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);

      /* Get timeout */
      tickstart = HAL_GetTick();
 8001b2a:	4605      	mov	r5, r0
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b2c:	d10e      	bne.n	8001b4c <HAL_RCC_ClockConfig+0x140>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b2e:	4b6c      	ldr	r3, [pc, #432]	; (8001ce0 <HAL_RCC_ClockConfig+0x2d4>)
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	f003 030c 	and.w	r3, r3, #12
 8001b36:	2b04      	cmp	r3, #4
 8001b38:	d08a      	beq.n	8001a50 <HAL_RCC_ClockConfig+0x44>
        {
          if((HAL_GetTick()-tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b3a:	f000 f965 	bl	8001e08 <HAL_GetTick>
 8001b3e:	f241 3388 	movw	r3, #5000	; 0x1388
 8001b42:	1b40      	subs	r0, r0, r5
 8001b44:	4298      	cmp	r0, r3
 8001b46:	d9f2      	bls.n	8001b2e <HAL_RCC_ClockConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001b48:	2003      	movs	r0, #3
 8001b4a:	bd70      	pop	{r4, r5, r6, pc}
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b4c:	2b02      	cmp	r3, #2
 8001b4e:	d00c      	beq.n	8001b6a <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b50:	4b63      	ldr	r3, [pc, #396]	; (8001ce0 <HAL_RCC_ClockConfig+0x2d4>)
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f013 0f0c 	tst.w	r3, #12
 8001b58:	d10e      	bne.n	8001b78 <HAL_RCC_ClockConfig+0x16c>
 8001b5a:	e779      	b.n	8001a50 <HAL_RCC_ClockConfig+0x44>
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
        {
          if((HAL_GetTick()-tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b5c:	f000 f954 	bl	8001e08 <HAL_GetTick>
 8001b60:	f241 3388 	movw	r3, #5000	; 0x1388
 8001b64:	1b40      	subs	r0, r0, r5
 8001b66:	4298      	cmp	r0, r3
 8001b68:	d8ee      	bhi.n	8001b48 <HAL_RCC_ClockConfig+0x13c>
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b6a:	4b5d      	ldr	r3, [pc, #372]	; (8001ce0 <HAL_RCC_ClockConfig+0x2d4>)
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	f003 030c 	and.w	r3, r3, #12
 8001b72:	2b08      	cmp	r3, #8
 8001b74:	d1f2      	bne.n	8001b5c <HAL_RCC_ClockConfig+0x150>
 8001b76:	e76b      	b.n	8001a50 <HAL_RCC_ClockConfig+0x44>
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if((HAL_GetTick()-tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b78:	f000 f946 	bl	8001e08 <HAL_GetTick>
 8001b7c:	f241 3388 	movw	r3, #5000	; 0x1388
 8001b80:	1b40      	subs	r0, r0, r5
 8001b82:	4298      	cmp	r0, r3
 8001b84:	d9e4      	bls.n	8001b50 <HAL_RCC_ClockConfig+0x144>
 8001b86:	e7df      	b.n	8001b48 <HAL_RCC_ClockConfig+0x13c>
  }
  /* Decreasing the CPU frequency */
  else
  {
    /*-------------------------- HCLK Configuration ----------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b88:	6803      	ldr	r3, [r0, #0]
 8001b8a:	079e      	lsls	r6, r3, #30
 8001b8c:	d506      	bpl.n	8001b9c <HAL_RCC_ClockConfig+0x190>
    {
      assert_param(IS_RCC_SYSCLK_DIV(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b8e:	4a54      	ldr	r2, [pc, #336]	; (8001ce0 <HAL_RCC_ClockConfig+0x2d4>)
 8001b90:	68a1      	ldr	r1, [r4, #8]
 8001b92:	6850      	ldr	r0, [r2, #4]
 8001b94:	f020 00f0 	bic.w	r0, r0, #240	; 0xf0
 8001b98:	4301      	orrs	r1, r0
 8001b9a:	6051      	str	r1, [r2, #4]
    }

    /*------------------------- SYSCLK Configuration ---------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b9c:	07d8      	lsls	r0, r3, #31
 8001b9e:	d40c      	bmi.n	8001bba <HAL_RCC_ClockConfig+0x1ae>
        }
      }
    }

    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ba0:	4b4e      	ldr	r3, [pc, #312]	; (8001cdc <HAL_RCC_ClockConfig+0x2d0>)
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	f022 0207 	bic.w	r2, r2, #7
 8001ba8:	432a      	orrs	r2, r5
 8001baa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f003 0307 	and.w	r3, r3, #7
 8001bb2:	42ab      	cmp	r3, r5
 8001bb4:	f47f af3e 	bne.w	8001a34 <HAL_RCC_ClockConfig+0x28>
 8001bb8:	e74a      	b.n	8001a50 <HAL_RCC_ClockConfig+0x44>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
    {
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bba:	6863      	ldr	r3, [r4, #4]
 8001bbc:	2b01      	cmp	r3, #1
 8001bbe:	d118      	bne.n	8001bf2 <HAL_RCC_ClockConfig+0x1e6>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bc0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001bc4:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001bc8:	fab2 f282 	clz	r2, r2
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bcc:	f042 0220 	orr.w	r2, r2, #32
 8001bd0:	f3c2 1242 	ubfx	r2, r2, #5, #3
 8001bd4:	2a01      	cmp	r2, #1
 8001bd6:	4a42      	ldr	r2, [pc, #264]	; (8001ce0 <HAL_RCC_ClockConfig+0x2d4>)
 8001bd8:	d101      	bne.n	8001bde <HAL_RCC_ClockConfig+0x1d2>
 8001bda:	6812      	ldr	r2, [r2, #0]
 8001bdc:	e006      	b.n	8001bec <HAL_RCC_ClockConfig+0x1e0>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bde:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8001be2:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001be6:	fab1 f181 	clz	r1, r1
 8001bea:	6a52      	ldr	r2, [r2, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bec:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8001bf0:	e02f      	b.n	8001c52 <HAL_RCC_ClockConfig+0x246>
        {
          return HAL_ERROR;
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bf2:	2b02      	cmp	r3, #2
 8001bf4:	d118      	bne.n	8001c28 <HAL_RCC_ClockConfig+0x21c>
 8001bf6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001bfa:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001bfe:	fab2 f282 	clz	r2, r2
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c02:	f042 0220 	orr.w	r2, r2, #32
 8001c06:	f3c2 1242 	ubfx	r2, r2, #5, #3
 8001c0a:	2a01      	cmp	r2, #1
 8001c0c:	4a34      	ldr	r2, [pc, #208]	; (8001ce0 <HAL_RCC_ClockConfig+0x2d4>)
 8001c0e:	d101      	bne.n	8001c14 <HAL_RCC_ClockConfig+0x208>
 8001c10:	6812      	ldr	r2, [r2, #0]
 8001c12:	e006      	b.n	8001c22 <HAL_RCC_ClockConfig+0x216>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c14:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001c18:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001c1c:	fab1 f181 	clz	r1, r1
 8001c20:	6a52      	ldr	r2, [r2, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c22:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001c26:	e014      	b.n	8001c52 <HAL_RCC_ClockConfig+0x246>
 8001c28:	2202      	movs	r2, #2
 8001c2a:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001c2e:	fab2 f282 	clz	r2, r2
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c32:	f042 0220 	orr.w	r2, r2, #32
 8001c36:	f3c2 1242 	ubfx	r2, r2, #5, #3
 8001c3a:	2a01      	cmp	r2, #1
 8001c3c:	4a28      	ldr	r2, [pc, #160]	; (8001ce0 <HAL_RCC_ClockConfig+0x2d4>)
 8001c3e:	d101      	bne.n	8001c44 <HAL_RCC_ClockConfig+0x238>
 8001c40:	6812      	ldr	r2, [r2, #0]
 8001c42:	e005      	b.n	8001c50 <HAL_RCC_ClockConfig+0x244>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c44:	2102      	movs	r1, #2
 8001c46:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001c4a:	fab1 f181 	clz	r1, r1
 8001c4e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c50:	2102      	movs	r1, #2
 8001c52:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001c56:	fab1 f181 	clz	r1, r1
 8001c5a:	2001      	movs	r0, #1
 8001c5c:	f001 011f 	and.w	r1, r1, #31
 8001c60:	fa00 f101 	lsl.w	r1, r0, r1
 8001c64:	4211      	tst	r1, r2
 8001c66:	f43f aee5 	beq.w	8001a34 <HAL_RCC_ClockConfig+0x28>
        {
          return HAL_ERROR;
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c6a:	4a1d      	ldr	r2, [pc, #116]	; (8001ce0 <HAL_RCC_ClockConfig+0x2d4>)
 8001c6c:	6851      	ldr	r1, [r2, #4]
 8001c6e:	f021 0103 	bic.w	r1, r1, #3
 8001c72:	430b      	orrs	r3, r1
 8001c74:	6053      	str	r3, [r2, #4]

      /* Get timeout */
      tickstart = HAL_GetTick();
 8001c76:	f000 f8c7 	bl	8001e08 <HAL_GetTick>

      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c7a:	6863      	ldr	r3, [r4, #4]
 8001c7c:	2b01      	cmp	r3, #1
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);

      /* Get timeout */
      tickstart = HAL_GetTick();
 8001c7e:	4606      	mov	r6, r0

      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c80:	d10d      	bne.n	8001c9e <HAL_RCC_ClockConfig+0x292>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c82:	4b17      	ldr	r3, [pc, #92]	; (8001ce0 <HAL_RCC_ClockConfig+0x2d4>)
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	f003 030c 	and.w	r3, r3, #12
 8001c8a:	2b04      	cmp	r3, #4
 8001c8c:	d088      	beq.n	8001ba0 <HAL_RCC_ClockConfig+0x194>
        {
          if((HAL_GetTick()-tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c8e:	f000 f8bb 	bl	8001e08 <HAL_GetTick>
 8001c92:	f241 3388 	movw	r3, #5000	; 0x1388
 8001c96:	1b80      	subs	r0, r0, r6
 8001c98:	4298      	cmp	r0, r3
 8001c9a:	d9f2      	bls.n	8001c82 <HAL_RCC_ClockConfig+0x276>
 8001c9c:	e754      	b.n	8001b48 <HAL_RCC_ClockConfig+0x13c>
          {
            return HAL_TIMEOUT;
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c9e:	2b02      	cmp	r3, #2
 8001ca0:	d00d      	beq.n	8001cbe <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ca2:	4b0f      	ldr	r3, [pc, #60]	; (8001ce0 <HAL_RCC_ClockConfig+0x2d4>)
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	f013 0f0c 	tst.w	r3, #12
 8001caa:	d10f      	bne.n	8001ccc <HAL_RCC_ClockConfig+0x2c0>
 8001cac:	e778      	b.n	8001ba0 <HAL_RCC_ClockConfig+0x194>
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
        {
          if((HAL_GetTick()-tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cae:	f000 f8ab 	bl	8001e08 <HAL_GetTick>
 8001cb2:	f241 3388 	movw	r3, #5000	; 0x1388
 8001cb6:	1b80      	subs	r0, r0, r6
 8001cb8:	4298      	cmp	r0, r3
 8001cba:	f63f af45 	bhi.w	8001b48 <HAL_RCC_ClockConfig+0x13c>
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cbe:	4b08      	ldr	r3, [pc, #32]	; (8001ce0 <HAL_RCC_ClockConfig+0x2d4>)
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	f003 030c 	and.w	r3, r3, #12
 8001cc6:	2b08      	cmp	r3, #8
 8001cc8:	d1f1      	bne.n	8001cae <HAL_RCC_ClockConfig+0x2a2>
 8001cca:	e769      	b.n	8001ba0 <HAL_RCC_ClockConfig+0x194>
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if((HAL_GetTick()-tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ccc:	f000 f89c 	bl	8001e08 <HAL_GetTick>
 8001cd0:	f241 3388 	movw	r3, #5000	; 0x1388
 8001cd4:	1b80      	subs	r0, r0, r6
 8001cd6:	4298      	cmp	r0, r3
 8001cd8:	d9e3      	bls.n	8001ca2 <HAL_RCC_ClockConfig+0x296>
 8001cda:	e735      	b.n	8001b48 <HAL_RCC_ClockConfig+0x13c>
 8001cdc:	40022000 	.word	0x40022000
 8001ce0:	40021000 	.word	0x40021000
    assert_param(IS_RCC_HCLK_DIV(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ce4:	0719      	lsls	r1, r3, #28
 8001ce6:	d507      	bpl.n	8001cf8 <HAL_RCC_ClockConfig+0x2ec>
  {
    assert_param(IS_RCC_HCLK_DIV(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001ce8:	4b06      	ldr	r3, [pc, #24]	; (8001d04 <HAL_RCC_ClockConfig+0x2f8>)
 8001cea:	6921      	ldr	r1, [r4, #16]
 8001cec:	685a      	ldr	r2, [r3, #4]
 8001cee:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800
 8001cf2:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8001cf6:	605a      	str	r2, [r3, #4]
  }

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001cf8:	200f      	movs	r0, #15
 8001cfa:	f000 f858 	bl	8001dae <HAL_InitTick>

  return HAL_OK;
 8001cfe:	2000      	movs	r0, #0
}
 8001d00:	bd70      	pop	{r4, r5, r6, pc}
 8001d02:	bf00      	nop
 8001d04:	40021000 	.word	0x40021000

08001d08 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0, prediv = 0, pllmul = 0, pllclk = 0;
  uint32_t sysclockfreq = 0;

  tmpreg = RCC->CFGR;
 8001d08:	4b15      	ldr	r3, [pc, #84]	; (8001d60 <HAL_RCC_GetSysClockFreq+0x58>)
 8001d0a:	685b      	ldr	r3, [r3, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d0c:	f003 020c 	and.w	r2, r3, #12
 8001d10:	2a08      	cmp	r2, #8
 8001d12:	d122      	bne.n	8001d5a <HAL_RCC_GetSysClockFreq+0x52>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d14:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001d18:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001d1c:	fab2 f282 	clz	r2, r2
  case RCC_SYSCLKSOURCE_STATUS_HSE:    /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
    break;

  case RCC_SYSCLKSOURCE_STATUS_PLLCLK: /* PLL used as system clock  source */
    pllmul = PLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001d20:	f403 1170 	and.w	r1, r3, #3932160	; 0x3c0000
 8001d24:	b2d2      	uxtb	r2, r2
 8001d26:	fa21 f202 	lsr.w	r2, r1, r2
 8001d2a:	490e      	ldr	r1, [pc, #56]	; (8001d64 <HAL_RCC_GetSysClockFreq+0x5c>)
 8001d2c:	5c8a      	ldrb	r2, [r1, r2]
    prediv = PredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001d2e:	490c      	ldr	r1, [pc, #48]	; (8001d60 <HAL_RCC_GetSysClockFreq+0x58>)
 8001d30:	6ac8      	ldr	r0, [r1, #44]	; 0x2c
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d32:	210f      	movs	r1, #15
 8001d34:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001d38:	fab1 f181 	clz	r1, r1
 8001d3c:	f000 000f 	and.w	r0, r0, #15
 8001d40:	b2c9      	uxtb	r1, r1
 8001d42:	fa20 f101 	lsr.w	r1, r0, r1
 8001d46:	4808      	ldr	r0, [pc, #32]	; (8001d68 <HAL_RCC_GetSysClockFreq+0x60>)
    if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001d48:	03db      	lsls	r3, r3, #15
    sysclockfreq = HSE_VALUE;
    break;

  case RCC_SYSCLKSOURCE_STATUS_PLLCLK: /* PLL used as system clock  source */
    pllmul = PLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
    prediv = PredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001d4a:	5c41      	ldrb	r1, [r0, r1]
    if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
    {
      /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
      pllclk = (HSE_VALUE/prediv) * pllmul;
 8001d4c:	bf4a      	itet	mi
 8001d4e:	4807      	ldrmi	r0, [pc, #28]	; (8001d6c <HAL_RCC_GetSysClockFreq+0x64>)
    }
    else
    {
      /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
      pllclk = (HSI_VALUE >> 1) * pllmul;
 8001d50:	4807      	ldrpl	r0, [pc, #28]	; (8001d70 <HAL_RCC_GetSysClockFreq+0x68>)
    pllmul = PLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
    prediv = PredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
    if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
    {
      /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
      pllclk = (HSE_VALUE/prediv) * pllmul;
 8001d52:	fbb0 f0f1 	udivmi	r0, r0, r1
    }
    else
    {
      /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
      pllclk = (HSI_VALUE >> 1) * pllmul;
 8001d56:	4350      	muls	r0, r2
 8001d58:	4770      	bx	lr

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
  {
  case RCC_SYSCLKSOURCE_STATUS_HSE:    /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8001d5a:	4804      	ldr	r0, [pc, #16]	; (8001d6c <HAL_RCC_GetSysClockFreq+0x64>)
  default:
    sysclockfreq = HSI_VALUE;
    break;
  }
  return sysclockfreq;
}
 8001d5c:	4770      	bx	lr
 8001d5e:	bf00      	nop
 8001d60:	40021000 	.word	0x40021000
 8001d64:	080171b8 	.word	0x080171b8
 8001d68:	080171a8 	.word	0x080171a8
 8001d6c:	007a1200 	.word	0x007a1200
 8001d70:	003d0900 	.word	0x003d0900

08001d74 <HAL_RCC_GetHCLKFreq>:
  *                       
  * @param  None
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d74:	b508      	push	{r3, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8001d76:	f7ff ffc7 	bl	8001d08 <HAL_RCC_GetSysClockFreq>
 8001d7a:	4b09      	ldr	r3, [pc, #36]	; (8001da0 <HAL_RCC_GetHCLKFreq+0x2c>)
 8001d7c:	685a      	ldr	r2, [r3, #4]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d7e:	23f0      	movs	r3, #240	; 0xf0
 8001d80:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001d84:	fab3 f383 	clz	r3, r3
 8001d88:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8001d8c:	b2db      	uxtb	r3, r3
 8001d8e:	fa22 f303 	lsr.w	r3, r2, r3
 8001d92:	4a04      	ldr	r2, [pc, #16]	; (8001da4 <HAL_RCC_GetHCLKFreq+0x30>)
 8001d94:	5cd3      	ldrb	r3, [r2, r3]
 8001d96:	40d8      	lsrs	r0, r3
 8001d98:	4b03      	ldr	r3, [pc, #12]	; (8001da8 <HAL_RCC_GetHCLKFreq+0x34>)
 8001d9a:	6018      	str	r0, [r3, #0]
  return SystemCoreClock;
}
 8001d9c:	bd08      	pop	{r3, pc}
 8001d9e:	bf00      	nop
 8001da0:	40021000 	.word	0x40021000
 8001da4:	08017198 	.word	0x08017198
 8001da8:	20000018 	.word	0x20000018

08001dac <HAL_MspInit>:
  * @brief  Initializes the MSP.
  * @param  None
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8001dac:	4770      	bx	lr

08001dae <HAL_InitTick>:
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)

{
 8001dae:	b510      	push	{r4, lr}
 8001db0:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001db2:	f7ff ffdf 	bl	8001d74 <HAL_RCC_GetHCLKFreq>
 8001db6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001dba:	fbb0 f0f3 	udiv	r0, r0, r3
 8001dbe:	f000 f887 	bl	8001ed0 <HAL_SYSTICK_Config>
 
  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8001dc2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001dc6:	4621      	mov	r1, r4
 8001dc8:	2200      	movs	r2, #0
 8001dca:	f000 f843 	bl	8001e54 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8001dce:	2000      	movs	r0, #0
 8001dd0:	bd10      	pop	{r4, pc}
	...

08001dd4 <HAL_Init>:
  * @note                  
  * @param  None
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dd4:	b508      	push	{r3, lr}
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001dd6:	4b07      	ldr	r3, [pc, #28]	; (8001df4 <HAL_Init+0x20>)
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	f042 0210 	orr.w	r2, r2, #16
 8001dde:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001de0:	2003      	movs	r0, #3
 8001de2:	f000 f825 	bl	8001e30 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001de6:	200f      	movs	r0, #15
 8001de8:	f7ff ffe1 	bl	8001dae <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001dec:	f7ff ffde 	bl	8001dac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8001df0:	2000      	movs	r0, #0
 8001df2:	bd08      	pop	{r3, pc}
 8001df4:	40022000 	.word	0x40022000

08001df8 <HAL_IncTick>:
  * @param  None
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8001df8:	4b02      	ldr	r3, [pc, #8]	; (8001e04 <HAL_IncTick+0xc>)
 8001dfa:	681a      	ldr	r2, [r3, #0]
 8001dfc:	3201      	adds	r2, #1
 8001dfe:	601a      	str	r2, [r3, #0]
 8001e00:	4770      	bx	lr
 8001e02:	bf00      	nop
 8001e04:	20000b94 	.word	0x20000b94

08001e08 <HAL_GetTick>:
  * @param  None
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8001e08:	4b01      	ldr	r3, [pc, #4]	; (8001e10 <HAL_GetTick+0x8>)
 8001e0a:	6818      	ldr	r0, [r3, #0]
}
 8001e0c:	4770      	bx	lr
 8001e0e:	bf00      	nop
 8001e10:	20000b94 	.word	0x20000b94

08001e14 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8001e14:	b513      	push	{r0, r1, r4, lr}
 8001e16:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e18:	f7ff fff6 	bl	8001e08 <HAL_GetTick>
 8001e1c:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 8001e1e:	f7ff fff3 	bl	8001e08 <HAL_GetTick>
 8001e22:	9b01      	ldr	r3, [sp, #4]
 8001e24:	1b00      	subs	r0, r0, r4
 8001e26:	4298      	cmp	r0, r3
 8001e28:	d3f9      	bcc.n	8001e1e <HAL_Delay+0xa>
  {
  }
}
 8001e2a:	b002      	add	sp, #8
 8001e2c:	bd10      	pop	{r4, pc}
	...

08001e30 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e30:	4a07      	ldr	r2, [pc, #28]	; (8001e50 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001e32:	68d1      	ldr	r1, [r2, #12]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 8001e34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e38:	400b      	ands	r3, r1
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 8001e3a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e3e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 8001e42:	f000 0007 	and.w	r0, r0, #7

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 8001e46:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8001e4a:	60d3      	str	r3, [r2, #12]
 8001e4c:	4770      	bx	lr
 8001e4e:	bf00      	nop
 8001e50:	e000ed00 	.word	0xe000ed00

08001e54 <HAL_NVIC_SetPriority>:

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 8001e54:	4b16      	ldr	r3, [pc, #88]	; (8001eb0 <HAL_NVIC_SetPriority+0x5c>)
 8001e56:	68db      	ldr	r3, [r3, #12]
 8001e58:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e5c:	b570      	push	{r4, r5, r6, lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8001e5e:	1d1d      	adds	r5, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8001e60:	f1c3 0407 	rsb	r4, r3, #7
 8001e64:	2c04      	cmp	r4, #4
 8001e66:	bf28      	it	cs
 8001e68:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8001e6a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8001e6c:	f04f 0501 	mov.w	r5, #1
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8001e70:	bf8c      	ite	hi
 8001e72:	3b03      	subhi	r3, #3
 8001e74:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8001e76:	fa05 f404 	lsl.w	r4, r5, r4
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8001e7a:	fa05 f603 	lsl.w	r6, r5, r3

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8001e7e:	3c01      	subs	r4, #1
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8001e80:	3e01      	subs	r6, #1

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8001e82:	4021      	ands	r1, r4
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8001e84:	4032      	ands	r2, r6

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8001e86:	fa01 f303 	lsl.w	r3, r1, r3
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 8001e8a:	4313      	orrs	r3, r2
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
 8001e8c:	2800      	cmp	r0, #0
 8001e8e:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001e92:	da05      	bge.n	8001ea0 <HAL_NVIC_SetPriority+0x4c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001e94:	b2da      	uxtb	r2, r3
 8001e96:	f000 000f 	and.w	r0, r0, #15
 8001e9a:	4b06      	ldr	r3, [pc, #24]	; (8001eb4 <HAL_NVIC_SetPriority+0x60>)
 8001e9c:	541a      	strb	r2, [r3, r0]
 8001e9e:	bd70      	pop	{r4, r5, r6, pc}
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001ea0:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8001ea4:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	f880 3300 	strb.w	r3, [r0, #768]	; 0x300
 8001eae:	bd70      	pop	{r4, r5, r6, pc}
 8001eb0:	e000ed00 	.word	0xe000ed00
 8001eb4:	e000ed14 	.word	0xe000ed14

08001eb8 <HAL_NVIC_EnableIRQ>:
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8001eb8:	0942      	lsrs	r2, r0, #5
 8001eba:	2301      	movs	r3, #1
 8001ebc:	f000 001f 	and.w	r0, r0, #31
 8001ec0:	fa03 f000 	lsl.w	r0, r3, r0
 8001ec4:	4b01      	ldr	r3, [pc, #4]	; (8001ecc <HAL_NVIC_EnableIRQ+0x14>)
 8001ec6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001eca:	4770      	bx	lr
 8001ecc:	e000e100 	.word	0xe000e100

08001ed0 <HAL_SYSTICK_Config>:
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8001ed0:	3801      	subs	r0, #1
 8001ed2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001ed6:	d20a      	bcs.n	8001eee <HAL_SYSTICK_Config+0x1e>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8001ed8:	4b06      	ldr	r3, [pc, #24]	; (8001ef4 <HAL_SYSTICK_Config+0x24>)
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001eda:	4a07      	ldr	r2, [pc, #28]	; (8001ef8 <HAL_SYSTICK_Config+0x28>)
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8001edc:	6058      	str	r0, [r3, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001ede:	21f0      	movs	r1, #240	; 0xf0
 8001ee0:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8001ee4:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ee6:	2207      	movs	r2, #7
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8001ee8:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001eea:	601a      	str	r2, [r3, #0]
 8001eec:	4770      	bx	lr
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8001eee:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001ef0:	4770      	bx	lr
 8001ef2:	bf00      	nop
 8001ef4:	e000e010 	.word	0xe000e010
 8001ef8:	e000ed00 	.word	0xe000ed00

08001efc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8001efc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  for (position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f00:	f8d1 c000 	ldr.w	ip, [r1]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001f04:	2300      	movs	r3, #0
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001f06:	2201      	movs	r2, #1
 8001f08:	409a      	lsls	r2, r3
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f0a:	ea02 040c 	and.w	r4, r2, ip
 
    if (iocurrent == ioposition)
 8001f0e:	4294      	cmp	r4, r2
 8001f10:	f040 80a0 	bne.w	8002054 <HAL_GPIO_Init+0x158>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/ 
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8001f14:	684a      	ldr	r2, [r1, #4]
 8001f16:	f022 0710 	bic.w	r7, r2, #16
 8001f1a:	2f02      	cmp	r7, #2
 8001f1c:	d113      	bne.n	8001f46 <HAL_GPIO_Init+0x4a>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 8001f1e:	08de      	lsrs	r6, r3, #3
 8001f20:	eb00 0686 	add.w	r6, r0, r6, lsl #2
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001f24:	f003 0807 	and.w	r8, r3, #7
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 8001f28:	6a35      	ldr	r5, [r6, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001f2a:	ea4f 0888 	mov.w	r8, r8, lsl #2
 8001f2e:	f04f 090f 	mov.w	r9, #15
 8001f32:	fa09 f908 	lsl.w	r9, r9, r8
 8001f36:	ea25 0909 	bic.w	r9, r5, r9
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001f3a:	690d      	ldr	r5, [r1, #16]
 8001f3c:	fa05 f808 	lsl.w	r8, r5, r8
 8001f40:	ea49 0508 	orr.w	r5, r9, r8
        GPIOx->AFR[position >> 3] = temp;
 8001f44:	6235      	str	r5, [r6, #32]
 8001f46:	005d      	lsls	r5, r3, #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001f48:	2603      	movs	r6, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f4a:	f8d0 9000 	ldr.w	r9, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001f4e:	40ae      	lsls	r6, r5
 8001f50:	43f6      	mvns	r6, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001f52:	f002 0803 	and.w	r8, r2, #3
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001f56:	ea06 0909 	and.w	r9, r6, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001f5a:	fa08 f805 	lsl.w	r8, r8, r5
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f5e:	3f01      	subs	r7, #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001f60:	ea49 0808 	orr.w	r8, r9, r8
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f64:	2f01      	cmp	r7, #1

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
      GPIOx->MODER = temp;
 8001f66:	f8c0 8000 	str.w	r8, [r0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f6a:	d810      	bhi.n	8001f8e <HAL_GPIO_Init+0x92>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f6c:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001f6e:	ea06 0807 	and.w	r8, r6, r7
        temp |= (GPIO_Init->Speed << (position * 2));
 8001f72:	68cf      	ldr	r7, [r1, #12]
 8001f74:	40af      	lsls	r7, r5
 8001f76:	ea48 0707 	orr.w	r7, r8, r7
        GPIOx->OSPEEDR = temp;
 8001f7a:	6087      	str	r7, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f7c:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f7e:	ea27 0804 	bic.w	r8, r7, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001f82:	f3c2 1700 	ubfx	r7, r2, #4, #1
 8001f86:	409f      	lsls	r7, r3
 8001f88:	ea48 0707 	orr.w	r7, r8, r7
        GPIOx->OTYPER = temp;
 8001f8c:	6047      	str	r7, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001f8e:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001f90:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8001f92:	688f      	ldr	r7, [r1, #8]
 8001f94:	40af      	lsls	r7, r5
 8001f96:	ea46 0507 	orr.w	r5, r6, r7
      GPIOx->PUPDR = temp;
 8001f9a:	60c5      	str	r5, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001f9c:	00d5      	lsls	r5, r2, #3
 8001f9e:	d559      	bpl.n	8002054 <HAL_GPIO_Init+0x158>
      {
        /* Enable SYSCFG Clock */
        __SYSCFG_CLK_ENABLE();
 8001fa0:	4d2f      	ldr	r5, [pc, #188]	; (8002060 <HAL_GPIO_Init+0x164>)
 8001fa2:	69ae      	ldr	r6, [r5, #24]
 8001fa4:	f046 0601 	orr.w	r6, r6, #1
 8001fa8:	61ae      	str	r6, [r5, #24]
 8001faa:	f023 0603 	bic.w	r6, r3, #3
 8001fae:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8001fb2:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
  
        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001fb6:	f003 0703 	and.w	r7, r3, #3
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable SYSCFG Clock */
        __SYSCFG_CLK_ENABLE();
  
        temp = SYSCFG->EXTICR[position >> 2];
 8001fba:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001fbc:	00bf      	lsls	r7, r7, #2
 8001fbe:	f04f 080f 	mov.w	r8, #15
 8001fc2:	fa08 f807 	lsl.w	r8, r8, r7
        temp |= ((uint32_t)(GET_GPIO_SOURCE(GPIOx)) << (4 * (position & 0x03)));
 8001fc6:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
      {
        /* Enable SYSCFG Clock */
        __SYSCFG_CLK_ENABLE();
  
        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001fca:	ea25 0808 	bic.w	r8, r5, r8
        temp |= ((uint32_t)(GET_GPIO_SOURCE(GPIOx)) << (4 * (position & 0x03)));
 8001fce:	d015      	beq.n	8001ffc <HAL_GPIO_Init+0x100>
 8001fd0:	4d24      	ldr	r5, [pc, #144]	; (8002064 <HAL_GPIO_Init+0x168>)
 8001fd2:	42a8      	cmp	r0, r5
 8001fd4:	d014      	beq.n	8002000 <HAL_GPIO_Init+0x104>
 8001fd6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001fda:	42a8      	cmp	r0, r5
 8001fdc:	d012      	beq.n	8002004 <HAL_GPIO_Init+0x108>
 8001fde:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001fe2:	42a8      	cmp	r0, r5
 8001fe4:	d010      	beq.n	8002008 <HAL_GPIO_Init+0x10c>
 8001fe6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001fea:	42a8      	cmp	r0, r5
 8001fec:	d00e      	beq.n	800200c <HAL_GPIO_Init+0x110>
 8001fee:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001ff2:	42a8      	cmp	r0, r5
 8001ff4:	bf14      	ite	ne
 8001ff6:	2506      	movne	r5, #6
 8001ff8:	2505      	moveq	r5, #5
 8001ffa:	e008      	b.n	800200e <HAL_GPIO_Init+0x112>
 8001ffc:	2500      	movs	r5, #0
 8001ffe:	e006      	b.n	800200e <HAL_GPIO_Init+0x112>
 8002000:	2501      	movs	r5, #1
 8002002:	e004      	b.n	800200e <HAL_GPIO_Init+0x112>
 8002004:	2502      	movs	r5, #2
 8002006:	e002      	b.n	800200e <HAL_GPIO_Init+0x112>
 8002008:	2503      	movs	r5, #3
 800200a:	e000      	b.n	800200e <HAL_GPIO_Init+0x112>
 800200c:	2504      	movs	r5, #4
 800200e:	40bd      	lsls	r5, r7
 8002010:	ea45 0508 	orr.w	r5, r5, r8
        SYSCFG->EXTICR[position >> 2] = temp;
 8002014:	60b5      	str	r5, [r6, #8]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002016:	4e14      	ldr	r6, [pc, #80]	; (8002068 <HAL_GPIO_Init+0x16c>)
 8002018:	6837      	ldr	r7, [r6, #0]
        temp &= ~((uint32_t)iocurrent);
 800201a:	43e5      	mvns	r5, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800201c:	f412 3f80 	tst.w	r2, #65536	; 0x10000
        {
          temp |= iocurrent;
 8002020:	bf14      	ite	ne
 8002022:	4327      	orrne	r7, r4
        temp |= ((uint32_t)(GET_GPIO_SOURCE(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
 8002024:	402f      	andeq	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8002026:	6037      	str	r7, [r6, #0]

        temp = EXTI->EMR;
 8002028:	6877      	ldr	r7, [r6, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800202a:	0396      	lsls	r6, r2, #14
        { 
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 800202c:	4e0e      	ldr	r6, [pc, #56]	; (8002068 <HAL_GPIO_Init+0x16c>)

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        { 
          temp |= iocurrent;
 800202e:	bf4c      	ite	mi
 8002030:	4327      	orrmi	r7, r4
          temp |= iocurrent;
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
 8002032:	402f      	andpl	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        { 
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8002034:	6077      	str	r7, [r6, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002036:	68b7      	ldr	r7, [r6, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002038:	f412 1f80 	tst.w	r2, #1048576	; 0x100000
        {
          temp |= iocurrent;
 800203c:	bf14      	ite	ne
 800203e:	4327      	orrne	r7, r4
        }
        EXTI->EMR = temp;
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
 8002040:	402f      	andeq	r7, r5
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8002042:	60b7      	str	r7, [r6, #8]

        temp = EXTI->FTSR;
 8002044:	68f6      	ldr	r6, [r6, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002046:	0292      	lsls	r2, r2, #10
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 8002048:	4a07      	ldr	r2, [pc, #28]	; (8002068 <HAL_GPIO_Init+0x16c>)
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
 800204a:	bf54      	ite	pl
 800204c:	ea05 0406 	andpl.w	r4, r5, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          temp |= iocurrent;
 8002050:	4334      	orrmi	r4, r6
        }
        EXTI->FTSR = temp;
 8002052:	60d4      	str	r4, [r2, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002054:	3301      	adds	r3, #1
 8002056:	2b10      	cmp	r3, #16
 8002058:	f47f af55 	bne.w	8001f06 <HAL_GPIO_Init+0xa>
        }
        EXTI->FTSR = temp;
      }
    }
  } 
}
 800205c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002060:	40021000 	.word	0x40021000
 8002064:	48000400 	.word	0x48000400
 8002068:	40010400 	.word	0x40010400

0800206c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800206c:	6903      	ldr	r3, [r0, #16]
 800206e:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
  }
 8002070:	bf0c      	ite	eq
 8002072:	2000      	moveq	r0, #0
 8002074:	2001      	movne	r0, #1
 8002076:	4770      	bx	lr

08002078 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002078:	b10a      	cbz	r2, 800207e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRRL = GPIO_Pin;
 800207a:	8301      	strh	r1, [r0, #24]
 800207c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 800207e:	8341      	strh	r1, [r0, #26]
 8002080:	4770      	bx	lr

08002082 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8002082:	6943      	ldr	r3, [r0, #20]
 8002084:	4059      	eors	r1, r3
 8002086:	6141      	str	r1, [r0, #20]
 8002088:	4770      	bx	lr

0800208a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and create the associated handle.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{ 
 800208a:	b538      	push	{r3, r4, r5, lr}
  uint32_t i = 0;

  uint32_t wInterrupt_Mask = 0;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 800208c:	4604      	mov	r4, r0
 800208e:	2800      	cmp	r0, #0
 8002090:	d03f      	beq.n	8002112 <HAL_PCD_Init+0x88>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  hpcd->State = PCD_BUSY;
 8002092:	2302      	movs	r3, #2
 8002094:	f880 3141 	strb.w	r3, [r0, #321]	; 0x141
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_PCD_MspInit(hpcd);
 8002098:	f002 f848 	bl	800412c <HAL_PCD_MspInit>

 /* Init endpoints structures */
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 800209c:	6860      	ldr	r0, [r4, #4]
 800209e:	4623      	mov	r3, r4
 80020a0:	2200      	movs	r2, #0
 80020a2:	4282      	cmp	r2, r0
 80020a4:	f103 031c 	add.w	r3, r3, #28
 80020a8:	f04f 0100 	mov.w	r1, #0
 80020ac:	d008      	beq.n	80020c0 <HAL_PCD_Init+0x36>
 {
   /* Init ep structure */
   hpcd->IN_ep[i].is_in = 1;
 80020ae:	2501      	movs	r5, #1
   hpcd->IN_ep[i].num = i;
 80020b0:	731a      	strb	r2, [r3, #12]

 /* Init endpoints structures */
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 {
   /* Init ep structure */
   hpcd->IN_ep[i].is_in = 1;
 80020b2:	735d      	strb	r5, [r3, #13]
   hpcd->IN_ep[i].num = i;
   /* Control until ep is actvated */
   hpcd->IN_ep[i].type = PCD_EP_TYPE_CTRL;
 80020b4:	73d9      	strb	r1, [r3, #15]
   hpcd->IN_ep[i].maxpacket =  0;
 80020b6:	6199      	str	r1, [r3, #24]
   hpcd->IN_ep[i].xfer_buff = 0;
 80020b8:	61d9      	str	r1, [r3, #28]
   hpcd->IN_ep[i].xfer_len = 0;
 80020ba:	6219      	str	r1, [r3, #32]
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_PCD_MspInit(hpcd);

 /* Init endpoints structures */
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 80020bc:	442a      	add	r2, r5
 80020be:	e7f0      	b.n	80020a2 <HAL_PCD_Init+0x18>
 80020c0:	4622      	mov	r2, r4
   hpcd->IN_ep[i].maxpacket =  0;
   hpcd->IN_ep[i].xfer_buff = 0;
   hpcd->IN_ep[i].xfer_len = 0;
 }
 
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 80020c2:	4281      	cmp	r1, r0
 80020c4:	f102 021c 	add.w	r2, r2, #28
 80020c8:	f04f 0300 	mov.w	r3, #0
 80020cc:	d00d      	beq.n	80020ea <HAL_PCD_Init+0x60>
 {
   hpcd->OUT_ep[i].is_in = 0;
   hpcd->OUT_ep[i].num = i;
 80020ce:	f882 1098 	strb.w	r1, [r2, #152]	; 0x98
   hpcd->IN_ep[i].xfer_len = 0;
 }
 
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 {
   hpcd->OUT_ep[i].is_in = 0;
 80020d2:	f882 3099 	strb.w	r3, [r2, #153]	; 0x99
   hpcd->OUT_ep[i].num = i;
   /* Control until ep is activated */
   hpcd->OUT_ep[i].type = PCD_EP_TYPE_CTRL;
 80020d6:	f882 309b 	strb.w	r3, [r2, #155]	; 0x9b
   hpcd->OUT_ep[i].maxpacket = 0;
 80020da:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
   hpcd->OUT_ep[i].xfer_buff = 0;
 80020de:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
   hpcd->OUT_ep[i].xfer_len = 0;
 80020e2:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
   hpcd->IN_ep[i].maxpacket =  0;
   hpcd->IN_ep[i].xfer_buff = 0;
   hpcd->IN_ep[i].xfer_len = 0;
 }
 
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 80020e6:	3101      	adds	r1, #1
 80020e8:	e7eb      	b.n	80020c2 <HAL_PCD_Init+0x38>
   hpcd->OUT_ep[i].xfer_len = 0;
 }
  
 /* Init Device */
 /*CNTR_FRES = 1*/
 hpcd->Instance->CNTR = USB_CNTR_FRES;
 80020ea:	6822      	ldr	r2, [r4, #0]
 80020ec:	2101      	movs	r1, #1
 80020ee:	f8a2 1040 	strh.w	r1, [r2, #64]	; 0x40
  /*set wInterrupt_Mask global variable*/
  wInterrupt_Mask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
    | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /*Set interrupt mask*/
  hpcd->Instance->CNTR = wInterrupt_Mask;
 80020f2:	f44f 413d 	mov.w	r1, #48384	; 0xbd00
 /* Init Device */
 /*CNTR_FRES = 1*/
 hpcd->Instance->CNTR = USB_CNTR_FRES;
 
 /*CNTR_FRES = 0*/
 hpcd->Instance->CNTR = 0;
 80020f6:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
 
 /*Clear pending interrupts*/
 hpcd->Instance->ISTR = 0;
 80020fa:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
 
  /*Set Btable Adress*/
 hpcd->Instance->BTABLE = BTABLE_ADDRESS;
 80020fe:	f8a2 3050 	strh.w	r3, [r2, #80]	; 0x50
  /*set wInterrupt_Mask global variable*/
  wInterrupt_Mask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
    | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /*Set interrupt mask*/
  hpcd->Instance->CNTR = wInterrupt_Mask;
 8002102:	f8a2 1040 	strh.w	r1, [r2, #64]	; 0x40
  
  hpcd->USB_Address = 0;
 8002106:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
  hpcd->State= PCD_READY;

 return HAL_OK;
 800210a:	4618      	mov	r0, r3
  
  /*Set interrupt mask*/
  hpcd->Instance->CNTR = wInterrupt_Mask;
  
  hpcd->USB_Address = 0;
  hpcd->State= PCD_READY;
 800210c:	f884 3141 	strb.w	r3, [r4, #321]	; 0x141

 return HAL_OK;
 8002110:	bd38      	pop	{r3, r4, r5, pc}
  uint32_t wInterrupt_Mask = 0;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
  {
    return HAL_ERROR;
 8002112:	2001      	movs	r0, #1
  
  hpcd->USB_Address = 0;
  hpcd->State= PCD_READY;

 return HAL_OK;
}
 8002114:	bd38      	pop	{r3, r4, r5, pc}

08002116 <HAL_PCD_Start>:
  * @brief  Start The USB OTG Device.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{ 
 8002116:	b508      	push	{r3, lr}
  /*  DP Pull-Down is external */
  HAL_PCDEx_SetConnectionState (hpcd, 1);
 8002118:	2101      	movs	r1, #1
 800211a:	f000 feda 	bl	8002ed2 <HAL_PCDEx_SetConnectionState>
  
  return HAL_OK;
}
 800211e:	2000      	movs	r0, #0
 8002120:	bd08      	pop	{r3, pc}

08002122 <HAL_PCD_SetAddress>:
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
   __HAL_LOCK(hpcd); 
 8002122:	f890 3140 	ldrb.w	r3, [r0, #320]	; 0x140
 8002126:	2b01      	cmp	r3, #1
 8002128:	d00f      	beq.n	800214a <HAL_PCD_SetAddress+0x28>
 800212a:	2301      	movs	r3, #1
 800212c:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140

   if(address == 0) 
 8002130:	b921      	cbnz	r1, 800213c <HAL_PCD_SetAddress+0x1a>
   {
     /* set device address and enable function */
     hpcd->Instance->DADDR = USB_DADDR_EF;
 8002132:	6803      	ldr	r3, [r0, #0]
 8002134:	2280      	movs	r2, #128	; 0x80
 8002136:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
 800213a:	e001      	b.n	8002140 <HAL_PCD_SetAddress+0x1e>
   }
   else /* USB Address will be applied later */
   {
     hpcd->USB_Address = address;
 800213c:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
   }

  __HAL_UNLOCK(hpcd);   
 8002140:	2300      	movs	r3, #0
 8002142:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
  return HAL_OK;
 8002146:	4618      	mov	r0, r3
 8002148:	4770      	bx	lr
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
   __HAL_LOCK(hpcd); 
 800214a:	2002      	movs	r0, #2
     hpcd->USB_Address = address;
   }

  __HAL_UNLOCK(hpcd);   
  return HAL_OK;
}
 800214c:	4770      	bx	lr

0800214e <HAL_PCD_EP_Open>:
  * @param  ep_mps: endpoint max packert size
  * @param  ep_type: endpoint type   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 800214e:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80) == 0x80)
 8002150:	b2cc      	uxtb	r4, r1
 8002152:	f014 0f80 	tst.w	r4, #128	; 0x80
 8002156:	f001 057f 	and.w	r5, r1, #127	; 0x7f
 800215a:	f04f 061c 	mov.w	r6, #28
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800215e:	bf15      	itete	ne
 8002160:	fb06 0105 	mlane	r1, r6, r5, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002164:	fb06 0101 	mlaeq	r1, r6, r1, r0
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002168:	3128      	addne	r1, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 800216a:	31b4      	addeq	r1, #180	; 0xb4
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
 800216c:	09e4      	lsrs	r4, r4, #7
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
 800216e:	700d      	strb	r5, [r1, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 8002170:	704c      	strb	r4, [r1, #1]
  ep->maxpacket = ep_mps;
  ep->type = ep_type;
 8002172:	70cb      	strb	r3, [r1, #3]
  
  __HAL_LOCK(hpcd); 
 8002174:	f890 3140 	ldrb.w	r3, [r0, #320]	; 0x140
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
  ep->maxpacket = ep_mps;
 8002178:	60ca      	str	r2, [r1, #12]
  ep->type = ep_type;
  
  __HAL_LOCK(hpcd); 
 800217a:	2b01      	cmp	r3, #1
 800217c:	f000 8188 	beq.w	8002490 <HAL_PCD_EP_Open+0x342>
 8002180:	2301      	movs	r3, #1
 8002182:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140

/* initialize Endpoint */
  switch (ep->type)
 8002186:	78cc      	ldrb	r4, [r1, #3]
 8002188:	780a      	ldrb	r2, [r1, #0]
 800218a:	6803      	ldr	r3, [r0, #0]
 800218c:	2c03      	cmp	r4, #3
 800218e:	d832      	bhi.n	80021f6 <HAL_PCD_EP_Open+0xa8>
 8002190:	e8df f004 	tbb	[pc, r4]
 8002194:	180e2402 	.word	0x180e2402
  {
  case PCD_EP_TYPE_CTRL:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_CONTROL);
 8002198:	b214      	sxth	r4, r2
 800219a:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800219e:	f422 42ec 	bic.w	r2, r2, #30208	; 0x7600
 80021a2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80021a6:	0412      	lsls	r2, r2, #16
 80021a8:	0c12      	lsrs	r2, r2, #16
 80021aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021ae:	e020      	b.n	80021f2 <HAL_PCD_EP_Open+0xa4>
    break;
  case PCD_EP_TYPE_BULK:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_BULK);
 80021b0:	b214      	sxth	r4, r2
 80021b2:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80021b6:	f422 42ec 	bic.w	r2, r2, #30208	; 0x7600
 80021ba:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80021be:	0412      	lsls	r2, r2, #16
 80021c0:	0c12      	lsrs	r2, r2, #16
 80021c2:	e016      	b.n	80021f2 <HAL_PCD_EP_Open+0xa4>
    break;
  case PCD_EP_TYPE_INTR:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_INTERRUPT);
 80021c4:	b214      	sxth	r4, r2
 80021c6:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80021ca:	f422 42ec 	bic.w	r2, r2, #30208	; 0x7600
 80021ce:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80021d2:	0412      	lsls	r2, r2, #16
 80021d4:	0c12      	lsrs	r2, r2, #16
 80021d6:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
 80021da:	e00a      	b.n	80021f2 <HAL_PCD_EP_Open+0xa4>
    break;
  case PCD_EP_TYPE_ISOC:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_ISOCHRONOUS);
 80021dc:	b214      	sxth	r4, r2
 80021de:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80021e2:	f422 42ec 	bic.w	r2, r2, #30208	; 0x7600
 80021e6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80021ea:	0412      	lsls	r2, r2, #16
 80021ec:	0c12      	lsrs	r2, r2, #16
 80021ee:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80021f2:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
    break;
  } 
  
  PCD_SET_EP_ADDRESS(hpcd->Instance, ep->num, ep->num);
 80021f6:	780d      	ldrb	r5, [r1, #0]
 80021f8:	b22c      	sxth	r4, r5
 80021fa:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80021fe:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002202:	0512      	lsls	r2, r2, #20
 8002204:	0d12      	lsrs	r2, r2, #20
 8002206:	432a      	orrs	r2, r5
 8002208:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800220c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002210:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
  
  if (ep->doublebuffer == 0) 
 8002214:	7a8c      	ldrb	r4, [r1, #10]
 8002216:	780a      	ldrb	r2, [r1, #0]
 8002218:	2c00      	cmp	r4, #0
 800221a:	d175      	bne.n	8002308 <HAL_PCD_EP_Open+0x1ba>
  {
    if (ep->is_in)
 800221c:	784c      	ldrb	r4, [r1, #1]
 800221e:	888e      	ldrh	r6, [r1, #4]
 8002220:	2508      	movs	r5, #8
 8002222:	b33c      	cbz	r4, 8002274 <HAL_PCD_EP_Open+0x126>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(hpcd->Instance, ep->num, ep->pmaadress);
 8002224:	f8b3 4050 	ldrh.w	r4, [r3, #80]	; 0x50
 8002228:	b2a4      	uxth	r4, r4
 800222a:	fb15 4202 	smlabb	r2, r5, r2, r4
 800222e:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8002232:	0876      	lsrs	r6, r6, #1
 8002234:	0076      	lsls	r6, r6, #1
 8002236:	f8c2 6400 	str.w	r6, [r2, #1024]	; 0x400
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 800223a:	780c      	ldrb	r4, [r1, #0]
 800223c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002240:	0655      	lsls	r5, r2, #25
 8002242:	d50b      	bpl.n	800225c <HAL_PCD_EP_Open+0x10e>
 8002244:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002248:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800224c:	0512      	lsls	r2, r2, #20
 800224e:	0d12      	lsrs	r2, r2, #20
 8002250:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002254:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8002258:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      /* Configure NAK status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK); 
 800225c:	7809      	ldrb	r1, [r1, #0]
 800225e:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8002262:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8002266:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800226a:	0412      	lsls	r2, r2, #16
 800226c:	0c12      	lsrs	r2, r2, #16
 800226e:	f082 0220 	eor.w	r2, r2, #32
 8002272:	e102      	b.n	800247a <HAL_PCD_EP_Open+0x32c>
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(hpcd->Instance, ep->num, ep->pmaadress);
 8002274:	f8b3 7050 	ldrh.w	r7, [r3, #80]	; 0x50
 8002278:	b2bf      	uxth	r7, r7
 800227a:	fb15 7202 	smlabb	r2, r5, r2, r7
 800227e:	3204      	adds	r2, #4
 8002280:	f503 6480 	add.w	r4, r3, #1024	; 0x400
 8002284:	0876      	lsrs	r6, r6, #1
 8002286:	0076      	lsls	r6, r6, #1
 8002288:	f844 6012 	str.w	r6, [r4, r2, lsl #1]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(hpcd->Instance, ep->num, ep->maxpacket);
 800228c:	f8b3 6050 	ldrh.w	r6, [r3, #80]	; 0x50
 8002290:	780a      	ldrb	r2, [r1, #0]
 8002292:	b2b6      	uxth	r6, r6
 8002294:	fb15 6502 	smlabb	r5, r5, r2, r6
 8002298:	68ca      	ldr	r2, [r1, #12]
 800229a:	2a3e      	cmp	r2, #62	; 0x3e
 800229c:	f105 0606 	add.w	r6, r5, #6
 80022a0:	d90b      	bls.n	80022ba <HAL_PCD_EP_Open+0x16c>
 80022a2:	f3c2 154f 	ubfx	r5, r2, #5, #16
 80022a6:	06d2      	lsls	r2, r2, #27
 80022a8:	bf04      	itt	eq
 80022aa:	f105 35ff 	addeq.w	r5, r5, #4294967295	; 0xffffffff
 80022ae:	b2ad      	uxtheq	r5, r5
 80022b0:	ea6f 65c5 	mvn.w	r5, r5, lsl #27
 80022b4:	ea6f 4555 	mvn.w	r5, r5, lsr #17
 80022b8:	e006      	b.n	80022c8 <HAL_PCD_EP_Open+0x17a>
 80022ba:	f3c2 054f 	ubfx	r5, r2, #1, #16
 80022be:	07d7      	lsls	r7, r2, #31
 80022c0:	bf44      	itt	mi
 80022c2:	3501      	addmi	r5, #1
 80022c4:	b2ad      	uxthmi	r5, r5
 80022c6:	02ad      	lsls	r5, r5, #10
 80022c8:	b2ad      	uxth	r5, r5
 80022ca:	f844 5016 	str.w	r5, [r4, r6, lsl #1]
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 80022ce:	780c      	ldrb	r4, [r1, #0]
 80022d0:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80022d4:	0452      	lsls	r2, r2, #17
 80022d6:	d50b      	bpl.n	80022f0 <HAL_PCD_EP_Open+0x1a2>
 80022d8:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80022dc:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80022e0:	0512      	lsls	r2, r2, #20
 80022e2:	0d12      	lsrs	r2, r2, #20
 80022e4:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80022e8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80022ec:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
 80022f0:	7809      	ldrb	r1, [r1, #0]
 80022f2:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 80022f6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80022fa:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80022fe:	0412      	lsls	r2, r2, #16
 8002300:	0c12      	lsrs	r2, r2, #16
 8002302:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 8002306:	e0b8      	b.n	800247a <HAL_PCD_EP_Open+0x32c>
  }
  /*Double Buffer*/
  else
  {
    /*Set the endpoint as double buffered*/
    PCD_SET_EP_DBUF(hpcd->Instance, ep->num);
 8002308:	b214      	sxth	r4, r2
 800230a:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800230e:	f422 72f8 	bic.w	r2, r2, #496	; 0x1f0
 8002312:	0512      	lsls	r2, r2, #20
 8002314:	0d12      	lsrs	r2, r2, #20
 8002316:	f442 4201 	orr.w	r2, r2, #33024	; 0x8100
 800231a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800231e:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
    /*Set buffer address for double buffered mode*/
    PCD_SET_EP_DBUF_ADDR(hpcd->Instance, ep->num,ep->pmaaddr0, ep->pmaaddr1);
 8002322:	f8b3 5050 	ldrh.w	r5, [r3, #80]	; 0x50
 8002326:	780e      	ldrb	r6, [r1, #0]
 8002328:	2408      	movs	r4, #8
 800232a:	b2ad      	uxth	r5, r5
 800232c:	fb14 5506 	smlabb	r5, r4, r6, r5
 8002330:	88ce      	ldrh	r6, [r1, #6]
 8002332:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 8002336:	0876      	lsrs	r6, r6, #1
 8002338:	0076      	lsls	r6, r6, #1
 800233a:	f842 6015 	str.w	r6, [r2, r5, lsl #1]
 800233e:	f8b3 5050 	ldrh.w	r5, [r3, #80]	; 0x50
 8002342:	780e      	ldrb	r6, [r1, #0]
 8002344:	b2ad      	uxth	r5, r5
 8002346:	fb14 5406 	smlabb	r4, r4, r6, r5
 800234a:	890d      	ldrh	r5, [r1, #8]
 800234c:	3404      	adds	r4, #4
 800234e:	086d      	lsrs	r5, r5, #1
 8002350:	006d      	lsls	r5, r5, #1
 8002352:	f842 5014 	str.w	r5, [r2, r4, lsl #1]
 8002356:	780c      	ldrb	r4, [r1, #0]
    
    if (ep->is_in==0)
 8002358:	784a      	ldrb	r2, [r1, #1]
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 800235a:	b224      	sxth	r4, r4
    /*Set the endpoint as double buffered*/
    PCD_SET_EP_DBUF(hpcd->Instance, ep->num);
    /*Set buffer address for double buffered mode*/
    PCD_SET_EP_DBUF_ADDR(hpcd->Instance, ep->num,ep->pmaaddr0, ep->pmaaddr1);
    
    if (ep->is_in==0)
 800235c:	2a00      	cmp	r2, #0
 800235e:	d146      	bne.n	80023ee <HAL_PCD_EP_Open+0x2a0>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 8002360:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002364:	0457      	lsls	r7, r2, #17
 8002366:	d50b      	bpl.n	8002380 <HAL_PCD_EP_Open+0x232>
 8002368:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800236c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002370:	0512      	lsls	r2, r2, #20
 8002372:	0d12      	lsrs	r2, r2, #20
 8002374:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8002378:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800237c:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 8002380:	780c      	ldrb	r4, [r1, #0]
 8002382:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002386:	0656      	lsls	r6, r2, #25
 8002388:	d50b      	bpl.n	80023a2 <HAL_PCD_EP_Open+0x254>
 800238a:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800238e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002392:	0512      	lsls	r2, r2, #20
 8002394:	0d12      	lsrs	r2, r2, #20
 8002396:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800239a:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800239e:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      
      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(hpcd->Instance, ep->num);
 80023a2:	780c      	ldrb	r4, [r1, #0]
 80023a4:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80023a8:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80023ac:	0512      	lsls	r2, r2, #20
 80023ae:	0d12      	lsrs	r2, r2, #20
 80023b0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80023b4:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80023b8:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
 80023bc:	780c      	ldrb	r4, [r1, #0]
 80023be:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80023c2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80023c6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80023ca:	0412      	lsls	r2, r2, #16
 80023cc:	0c12      	lsrs	r2, r2, #16
 80023ce:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 80023d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80023d6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80023da:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS);
 80023de:	7809      	ldrb	r1, [r1, #0]
 80023e0:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 80023e4:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80023e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80023ec:	e043      	b.n	8002476 <HAL_PCD_EP_Open+0x328>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 80023ee:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80023f2:	0455      	lsls	r5, r2, #17
 80023f4:	d50b      	bpl.n	800240e <HAL_PCD_EP_Open+0x2c0>
 80023f6:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80023fa:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80023fe:	0512      	lsls	r2, r2, #20
 8002400:	0d12      	lsrs	r2, r2, #20
 8002402:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8002406:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800240a:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 800240e:	780c      	ldrb	r4, [r1, #0]
 8002410:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002414:	0652      	lsls	r2, r2, #25
 8002416:	d50b      	bpl.n	8002430 <HAL_PCD_EP_Open+0x2e2>
 8002418:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800241c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002420:	0512      	lsls	r2, r2, #20
 8002422:	0d12      	lsrs	r2, r2, #20
 8002424:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002428:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800242c:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_RX_DTOG(hpcd->Instance, ep->num);
 8002430:	780c      	ldrb	r4, [r1, #0]
 8002432:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002436:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800243a:	0512      	lsls	r2, r2, #20
 800243c:	0d12      	lsrs	r2, r2, #20
 800243e:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8002442:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002446:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS);
 800244a:	780c      	ldrb	r4, [r1, #0]
 800244c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002450:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8002454:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002458:	0412      	lsls	r2, r2, #16
 800245a:	0c12      	lsrs	r2, r2, #16
 800245c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002460:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002464:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS);
 8002468:	7809      	ldrb	r1, [r1, #0]
 800246a:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 800246e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002472:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002476:	0412      	lsls	r2, r2, #16
 8002478:	0c12      	lsrs	r2, r2, #16
 800247a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800247e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002482:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
    }
  } 
  
  __HAL_UNLOCK(hpcd);   
 8002486:	2300      	movs	r3, #0
 8002488:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
  return ret;
 800248c:	4618      	mov	r0, r3
 800248e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  
  ep->is_in = (0x80 & ep_addr) != 0;
  ep->maxpacket = ep_mps;
  ep->type = ep_type;
  
  __HAL_LOCK(hpcd); 
 8002490:	2002      	movs	r0, #2
    }
  } 
  
  __HAL_UNLOCK(hpcd);   
  return ret;
}
 8002492:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002494 <HAL_PCD_EP_Close>:
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80) == 0x80)
 8002494:	b2cb      	uxtb	r3, r1
 8002496:	f013 0f80 	tst.w	r3, #128	; 0x80
 800249a:	f001 027f 	and.w	r2, r1, #127	; 0x7f
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
 800249e:	b530      	push	{r4, r5, lr}
 80024a0:	f04f 041c 	mov.w	r4, #28
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80024a4:	bf15      	itete	ne
 80024a6:	fb04 0102 	mlane	r1, r4, r2, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 80024aa:	fb04 0101 	mlaeq	r1, r4, r1, r0
{  
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80024ae:	3128      	addne	r1, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 80024b0:	31b4      	addeq	r1, #180	; 0xb4
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
 80024b2:	09db      	lsrs	r3, r3, #7
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
 80024b4:	700a      	strb	r2, [r1, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 80024b6:	704b      	strb	r3, [r1, #1]
  
  __HAL_LOCK(hpcd); 
 80024b8:	f890 3140 	ldrb.w	r3, [r0, #320]	; 0x140
 80024bc:	2b01      	cmp	r3, #1
 80024be:	f000 80c2 	beq.w	8002646 <HAL_PCD_EP_Close+0x1b2>
 80024c2:	2301      	movs	r3, #1
 80024c4:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140

  if (ep->doublebuffer == 0) 
 80024c8:	7a8d      	ldrb	r5, [r1, #10]
 80024ca:	784c      	ldrb	r4, [r1, #1]
 80024cc:	6803      	ldr	r3, [r0, #0]
 80024ce:	780a      	ldrb	r2, [r1, #0]
 80024d0:	bb45      	cbnz	r5, 8002524 <HAL_PCD_EP_Close+0x90>
  {
    if (ep->is_in)
 80024d2:	b1c4      	cbz	r4, 8002506 <HAL_PCD_EP_Close+0x72>
    {
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 80024d4:	b214      	sxth	r4, r2
 80024d6:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80024da:	0655      	lsls	r5, r2, #25
 80024dc:	d50b      	bpl.n	80024f6 <HAL_PCD_EP_Close+0x62>
 80024de:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80024e2:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80024e6:	0512      	lsls	r2, r2, #20
 80024e8:	0d12      	lsrs	r2, r2, #20
 80024ea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80024ee:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80024f2:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS); 
 80024f6:	7809      	ldrb	r1, [r1, #0]
 80024f8:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 80024fc:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8002500:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002504:	e092      	b.n	800262c <HAL_PCD_EP_Close+0x198>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 8002506:	b214      	sxth	r4, r2
 8002508:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800250c:	0452      	lsls	r2, r2, #17
 800250e:	f140 8086 	bpl.w	800261e <HAL_PCD_EP_Close+0x18a>
 8002512:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002516:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800251a:	0512      	lsls	r2, r2, #20
 800251c:	0d12      	lsrs	r2, r2, #20
 800251e:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8002522:	e078      	b.n	8002616 <HAL_PCD_EP_Close+0x182>
    }
  }
  /*Double Buffer*/
  else
  { 
    if (ep->is_in==0)
 8002524:	2c00      	cmp	r4, #0
 8002526:	d13c      	bne.n	80025a2 <HAL_PCD_EP_Close+0x10e>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 8002528:	b214      	sxth	r4, r2
 800252a:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800252e:	0455      	lsls	r5, r2, #17
 8002530:	d50b      	bpl.n	800254a <HAL_PCD_EP_Close+0xb6>
 8002532:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002536:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800253a:	0512      	lsls	r2, r2, #20
 800253c:	0d12      	lsrs	r2, r2, #20
 800253e:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8002542:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002546:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 800254a:	780c      	ldrb	r4, [r1, #0]
 800254c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002550:	0652      	lsls	r2, r2, #25
 8002552:	d50b      	bpl.n	800256c <HAL_PCD_EP_Close+0xd8>
 8002554:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002558:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800255c:	0512      	lsls	r2, r2, #20
 800255e:	0d12      	lsrs	r2, r2, #20
 8002560:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002564:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8002568:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      
      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(hpcd->Instance, ep->num);
 800256c:	780c      	ldrb	r4, [r1, #0]
 800256e:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002572:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002576:	0512      	lsls	r2, r2, #20
 8002578:	0d12      	lsrs	r2, r2, #20
 800257a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800257e:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8002582:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS);
 8002586:	780c      	ldrb	r4, [r1, #0]
 8002588:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800258c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002590:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002594:	0412      	lsls	r2, r2, #16
 8002596:	0c12      	lsrs	r2, r2, #16
 8002598:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800259c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80025a0:	e7a7      	b.n	80024f2 <HAL_PCD_EP_Close+0x5e>
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS);
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 80025a2:	b214      	sxth	r4, r2
 80025a4:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80025a8:	0455      	lsls	r5, r2, #17
 80025aa:	d50b      	bpl.n	80025c4 <HAL_PCD_EP_Close+0x130>
 80025ac:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80025b0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80025b4:	0512      	lsls	r2, r2, #20
 80025b6:	0d12      	lsrs	r2, r2, #20
 80025b8:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80025bc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80025c0:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 80025c4:	780c      	ldrb	r4, [r1, #0]
 80025c6:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80025ca:	0652      	lsls	r2, r2, #25
 80025cc:	d50b      	bpl.n	80025e6 <HAL_PCD_EP_Close+0x152>
 80025ce:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80025d2:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80025d6:	0512      	lsls	r2, r2, #20
 80025d8:	0d12      	lsrs	r2, r2, #20
 80025da:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80025de:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80025e2:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_RX_DTOG(hpcd->Instance, ep->num);
 80025e6:	780c      	ldrb	r4, [r1, #0]
 80025e8:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80025ec:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80025f0:	0512      	lsls	r2, r2, #20
 80025f2:	0d12      	lsrs	r2, r2, #20
 80025f4:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80025f8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80025fc:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS);
 8002600:	780c      	ldrb	r4, [r1, #0]
 8002602:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002606:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800260a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800260e:	0412      	lsls	r2, r2, #16
 8002610:	0c12      	lsrs	r2, r2, #16
 8002612:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002616:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800261a:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS);
 800261e:	7809      	ldrb	r1, [r1, #0]
 8002620:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8002624:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002628:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800262c:	0412      	lsls	r2, r2, #16
 800262e:	0c12      	lsrs	r2, r2, #16
 8002630:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002634:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002638:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
    }
  } 
  
  __HAL_UNLOCK(hpcd);   
 800263c:	2300      	movs	r3, #0
 800263e:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
  return HAL_OK;
 8002642:	4618      	mov	r0, r3
 8002644:	bd30      	pop	{r4, r5, pc}
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
  
  __HAL_LOCK(hpcd); 
 8002646:	2002      	movs	r0, #2
    }
  } 
  
  __HAL_UNLOCK(hpcd);   
  return HAL_OK;
}
 8002648:	bd30      	pop	{r4, r5, pc}

0800264a <HAL_PCD_EP_Receive>:
  * @param  pBuf: pointer to the reception buffer   
  * @param  len: amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800264a:	b570      	push	{r4, r5, r6, lr}
  
 PCD_EPTypeDef *ep;
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 800264c:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8002650:	251c      	movs	r5, #28
 8002652:	fb05 0501 	mla	r5, r5, r1, r0
 8002656:	35b0      	adds	r5, #176	; 0xb0
 8002658:	1d2c      	adds	r4, r5, #4
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 800265a:	6122      	str	r2, [r4, #16]
  ep->xfer_len = len;
  ep->xfer_count = 0;
 800265c:	2200      	movs	r2, #0
  ep->is_in = 0;
 800265e:	7062      	strb	r2, [r4, #1]
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
  ep->xfer_len = len;
 8002660:	6163      	str	r3, [r4, #20]
  ep->xfer_count = 0;
 8002662:	61a2      	str	r2, [r4, #24]
  ep->is_in = 0;
  ep->num = ep_addr & 0x7F;
 8002664:	7129      	strb	r1, [r5, #4]
   
  __HAL_LOCK(hpcd); 
 8002666:	f890 1140 	ldrb.w	r1, [r0, #320]	; 0x140
 800266a:	2901      	cmp	r1, #1
 800266c:	d053      	beq.n	8002716 <HAL_PCD_EP_Receive+0xcc>
 800266e:	2101      	movs	r1, #1
 8002670:	f880 1140 	strb.w	r1, [r0, #320]	; 0x140
   
  /* Multi packet transfer*/
  if (ep->xfer_len > ep->maxpacket)
 8002674:	68e1      	ldr	r1, [r4, #12]
    len=ep->xfer_len;
    ep->xfer_len =0;
  }
  
  /* configure and validate Rx endpoint */
  if (ep->doublebuffer == 0) 
 8002676:	7aa6      	ldrb	r6, [r4, #10]
  ep->num = ep_addr & 0x7F;
   
  __HAL_LOCK(hpcd); 
   
  /* Multi packet transfer*/
  if (ep->xfer_len > ep->maxpacket)
 8002678:	428b      	cmp	r3, r1
  {
    len=ep->maxpacket;
    ep->xfer_len-=len; 
 800267a:	bf85      	ittet	hi
 800267c:	ebc1 0303 	rsbhi	r3, r1, r3
 8002680:	6163      	strhi	r3, [r4, #20]
  }
  else
  {
    len=ep->xfer_len;
    ep->xfer_len =0;
 8002682:	6162      	strls	r2, [r4, #20]
 8002684:	460b      	movhi	r3, r1
 8002686:	6802      	ldr	r2, [r0, #0]
 8002688:	7929      	ldrb	r1, [r5, #4]
  }
  
  /* configure and validate Rx endpoint */
  if (ep->doublebuffer == 0) 
 800268a:	b10e      	cbz	r6, 8002690 <HAL_PCD_EP_Receive+0x46>
    PCD_SET_EP_RX_CNT(hpcd->Instance, ep->num, len);
  }
  else
  {
    /*Set the Double buffer counter*/
    PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800268c:	7864      	ldrb	r4, [r4, #1]
 800268e:	bb0c      	cbnz	r4, 80026d4 <HAL_PCD_EP_Receive+0x8a>
 8002690:	f8b2 4050 	ldrh.w	r4, [r2, #80]	; 0x50
 8002694:	b2a4      	uxth	r4, r4
 8002696:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 800269a:	2b3e      	cmp	r3, #62	; 0x3e
 800269c:	f502 6680 	add.w	r6, r2, #1024	; 0x400
 80026a0:	f101 0106 	add.w	r1, r1, #6
 80026a4:	d90b      	bls.n	80026be <HAL_PCD_EP_Receive+0x74>
 80026a6:	f3c3 144f 	ubfx	r4, r3, #5, #16
 80026aa:	06db      	lsls	r3, r3, #27
 80026ac:	bf04      	itt	eq
 80026ae:	f104 34ff 	addeq.w	r4, r4, #4294967295	; 0xffffffff
 80026b2:	b2a4      	uxtheq	r4, r4
 80026b4:	ea6f 64c4 	mvn.w	r4, r4, lsl #27
 80026b8:	ea6f 4454 	mvn.w	r4, r4, lsr #17
 80026bc:	e006      	b.n	80026cc <HAL_PCD_EP_Receive+0x82>
 80026be:	f3c3 044f 	ubfx	r4, r3, #1, #16
 80026c2:	07db      	lsls	r3, r3, #31
 80026c4:	bf44      	itt	mi
 80026c6:	3401      	addmi	r4, #1
 80026c8:	b2a4      	uxthmi	r4, r4
 80026ca:	02a4      	lsls	r4, r4, #10
 80026cc:	b2a4      	uxth	r4, r4
 80026ce:	f846 4011 	str.w	r4, [r6, r1, lsl #1]
 80026d2:	e00a      	b.n	80026ea <HAL_PCD_EP_Receive+0xa0>
 80026d4:	2c01      	cmp	r4, #1
 80026d6:	d108      	bne.n	80026ea <HAL_PCD_EP_Receive+0xa0>
 80026d8:	f8b2 4050 	ldrh.w	r4, [r2, #80]	; 0x50
 80026dc:	b2a4      	uxth	r4, r4
 80026de:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 80026e2:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 80026e6:	f8c1 340c 	str.w	r3, [r1, #1036]	; 0x40c
  } 
  
  PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
 80026ea:	7929      	ldrb	r1, [r5, #4]
 80026ec:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 80026f0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80026f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026f8:	041b      	lsls	r3, r3, #16
 80026fa:	0c1b      	lsrs	r3, r3, #16
 80026fc:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8002700:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002704:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002708:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
  
  __HAL_UNLOCK(hpcd); 
 800270c:	2300      	movs	r3, #0
 800270e:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
  
  return HAL_OK;
 8002712:	4618      	mov	r0, r3
 8002714:	bd70      	pop	{r4, r5, r6, pc}
  ep->xfer_len = len;
  ep->xfer_count = 0;
  ep->is_in = 0;
  ep->num = ep_addr & 0x7F;
   
  __HAL_LOCK(hpcd); 
 8002716:	2002      	movs	r0, #2
  PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
  
  __HAL_UNLOCK(hpcd); 
  
  return HAL_OK;
}
 8002718:	bd70      	pop	{r4, r5, r6, pc}

0800271a <HAL_PCD_EP_GetRxCount>:
  * @param  ep_addr: endpoint address
  * @retval Data Size
  */
uint16_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  return hpcd->OUT_ep[ep_addr & 0x7F].xfer_count;
 800271a:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800271e:	231c      	movs	r3, #28
 8002720:	fb03 0001 	mla	r0, r3, r1, r0
}
 8002724:	f8b0 00cc 	ldrh.w	r0, [r0, #204]	; 0xcc
 8002728:	4770      	bx	lr

0800272a <HAL_PCD_EP_Transmit>:
  * @param  pBuf: pointer to the transmission buffer   
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800272a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  PCD_EPTypeDef *ep;
  uint16_t pmabuffer = 0;
    
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800272c:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8002730:	271c      	movs	r7, #28
 8002732:	434f      	muls	r7, r1
 8002734:	3728      	adds	r7, #40	; 0x28
 8002736:	19c5      	adds	r5, r0, r7
  * @param  pBuf: pointer to the transmission buffer   
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002738:	4604      	mov	r4, r0
    
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
  ep->xfer_len = len;
 800273a:	616b      	str	r3, [r5, #20]
  * @param  pBuf: pointer to the transmission buffer   
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800273c:	461e      	mov	r6, r3
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
  ep->xfer_len = len;
  ep->xfer_count = 0;
 800273e:	2000      	movs	r0, #0
  ep->is_in = 1;
 8002740:	2301      	movs	r3, #1
 8002742:	706b      	strb	r3, [r5, #1]
  uint16_t pmabuffer = 0;
    
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 8002744:	612a      	str	r2, [r5, #16]
  ep->xfer_len = len;
  ep->xfer_count = 0;
 8002746:	61a8      	str	r0, [r5, #24]
  ep->is_in = 1;
  ep->num = ep_addr & 0x7F;
 8002748:	55e1      	strb	r1, [r4, r7]
  
  __HAL_LOCK(hpcd); 
 800274a:	f894 1140 	ldrb.w	r1, [r4, #320]	; 0x140
 800274e:	4299      	cmp	r1, r3
 8002750:	f000 8095 	beq.w	800287e <HAL_PCD_EP_Transmit+0x154>
 8002754:	f884 3140 	strb.w	r3, [r4, #320]	; 0x140
  
  /*Multi packet transfer*/
  if (ep->xfer_len > ep->maxpacket)
 8002758:	68eb      	ldr	r3, [r5, #12]
    len=ep->xfer_len;
    ep->xfer_len =0;
  }
  
  /* configure and validate Tx endpoint */
  if (ep->doublebuffer == 0) 
 800275a:	7aa9      	ldrb	r1, [r5, #10]
  ep->num = ep_addr & 0x7F;
  
  __HAL_LOCK(hpcd); 
  
  /*Multi packet transfer*/
  if (ep->xfer_len > ep->maxpacket)
 800275c:	429e      	cmp	r6, r3
  {
    len=ep->maxpacket;
    ep->xfer_len-=len; 
 800275e:	bf83      	ittte	hi
 8002760:	ebc3 0606 	rsbhi	r6, r3, r6
 8002764:	616e      	strhi	r6, [r5, #20]
 8002766:	461e      	movhi	r6, r3
  }
  else
  {  
    len=ep->xfer_len;
    ep->xfer_len =0;
 8002768:	6168      	strls	r0, [r5, #20]
 800276a:	b2b3      	uxth	r3, r6
  }
  
  /* configure and validate Tx endpoint */
  if (ep->doublebuffer == 0) 
 800276c:	b981      	cbnz	r1, 8002790 <HAL_PCD_EP_Transmit+0x66>
  {
    PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, len);
 800276e:	4611      	mov	r1, r2
 8002770:	6820      	ldr	r0, [r4, #0]
 8002772:	88aa      	ldrh	r2, [r5, #4]
 8002774:	f000 fb85 	bl	8002e82 <PCD_WritePMA>
    PCD_SET_EP_TX_CNT(hpcd->Instance, ep->num, len);
 8002778:	6823      	ldr	r3, [r4, #0]
 800277a:	5de1      	ldrb	r1, [r4, r7]
 800277c:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8002780:	b292      	uxth	r2, r2
 8002782:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8002786:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 800278a:	f8c3 6404 	str.w	r6, [r3, #1028]	; 0x404
 800278e:	e060      	b.n	8002852 <HAL_PCD_EP_Transmit+0x128>
  }
  else
  {
    /*Set the Double buffer counter*/
    PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002790:	f895 e001 	ldrb.w	lr, [r5, #1]
 8002794:	6820      	ldr	r0, [r4, #0]
 8002796:	5de1      	ldrb	r1, [r4, r7]
 8002798:	f1be 0f00 	cmp.w	lr, #0
 800279c:	d122      	bne.n	80027e4 <HAL_PCD_EP_Transmit+0xba>
 800279e:	f8b0 c050 	ldrh.w	ip, [r0, #80]	; 0x50
 80027a2:	fa1f fc8c 	uxth.w	ip, ip
 80027a6:	eb0c 01c1 	add.w	r1, ip, r1, lsl #3
 80027aa:	2e3e      	cmp	r6, #62	; 0x3e
 80027ac:	f500 6e80 	add.w	lr, r0, #1024	; 0x400
 80027b0:	f101 0c06 	add.w	ip, r1, #6
 80027b4:	d90b      	bls.n	80027ce <HAL_PCD_EP_Transmit+0xa4>
 80027b6:	f3c6 114f 	ubfx	r1, r6, #5, #16
 80027ba:	06f6      	lsls	r6, r6, #27
 80027bc:	bf04      	itt	eq
 80027be:	f101 31ff 	addeq.w	r1, r1, #4294967295	; 0xffffffff
 80027c2:	b289      	uxtheq	r1, r1
 80027c4:	ea6f 61c1 	mvn.w	r1, r1, lsl #27
 80027c8:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 80027cc:	e006      	b.n	80027dc <HAL_PCD_EP_Transmit+0xb2>
 80027ce:	f3c6 014f 	ubfx	r1, r6, #1, #16
 80027d2:	07f6      	lsls	r6, r6, #31
 80027d4:	bf44      	itt	mi
 80027d6:	3101      	addmi	r1, #1
 80027d8:	b289      	uxthmi	r1, r1
 80027da:	0289      	lsls	r1, r1, #10
 80027dc:	b289      	uxth	r1, r1
 80027de:	f84e 101c 	str.w	r1, [lr, ip, lsl #1]
 80027e2:	e00c      	b.n	80027fe <HAL_PCD_EP_Transmit+0xd4>
 80027e4:	f1be 0f01 	cmp.w	lr, #1
 80027e8:	d109      	bne.n	80027fe <HAL_PCD_EP_Transmit+0xd4>
 80027ea:	f8b0 e050 	ldrh.w	lr, [r0, #80]	; 0x50
 80027ee:	fa1f fe8e 	uxth.w	lr, lr
 80027f2:	eb0e 01c1 	add.w	r1, lr, r1, lsl #3
 80027f6:	eb00 0141 	add.w	r1, r0, r1, lsl #1
 80027fa:	f8c1 640c 	str.w	r6, [r1, #1036]	; 0x40c
    
    /*Write the data to the USB endpoint*/
    if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_TX)
 80027fe:	5de1      	ldrb	r1, [r4, r7]
 8002800:	f830 1021 	ldrh.w	r1, [r0, r1, lsl #2]
 8002804:	0649      	lsls	r1, r1, #25
    {
      pmabuffer = ep->pmaaddr1;
 8002806:	bf4c      	ite	mi
 8002808:	892e      	ldrhmi	r6, [r5, #8]
    }
    else
    {
      pmabuffer = ep->pmaaddr0;
 800280a:	88ee      	ldrhpl	r6, [r5, #6]
    }
    PCD_WritePMA(hpcd->Instance, ep->xfer_buff, pmabuffer, len);
 800280c:	4611      	mov	r1, r2
 800280e:	4632      	mov	r2, r6
 8002810:	f000 fb37 	bl	8002e82 <PCD_WritePMA>
    PCD_FreeUserBuffer(hpcd->Instance, ep->num, ep->is_in);
 8002814:	786b      	ldrb	r3, [r5, #1]
 8002816:	6822      	ldr	r2, [r4, #0]
 8002818:	5de1      	ldrb	r1, [r4, r7]
 800281a:	b95b      	cbnz	r3, 8002834 <HAL_PCD_EP_Transmit+0x10a>
 800281c:	b209      	sxth	r1, r1
 800281e:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8002822:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002826:	051b      	lsls	r3, r3, #20
 8002828:	0d1b      	lsrs	r3, r3, #20
 800282a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800282e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002832:	e00c      	b.n	800284e <HAL_PCD_EP_Transmit+0x124>
 8002834:	2b01      	cmp	r3, #1
 8002836:	d10c      	bne.n	8002852 <HAL_PCD_EP_Transmit+0x128>
 8002838:	b209      	sxth	r1, r1
 800283a:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 800283e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002842:	051b      	lsls	r3, r3, #20
 8002844:	0d1b      	lsrs	r3, r3, #20
 8002846:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800284a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800284e:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
  }

  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8002852:	5de1      	ldrb	r1, [r4, r7]
 8002854:	6822      	ldr	r2, [r4, #0]
 8002856:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 800285a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800285e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002862:	041b      	lsls	r3, r3, #16
 8002864:	0c1b      	lsrs	r3, r3, #16
 8002866:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 800286a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800286e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  
  __HAL_UNLOCK(hpcd);
 8002872:	2000      	movs	r0, #0
    }
    PCD_WritePMA(hpcd->Instance, ep->xfer_buff, pmabuffer, len);
    PCD_FreeUserBuffer(hpcd->Instance, ep->num, ep->is_in);
  }

  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8002874:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
  
  __HAL_UNLOCK(hpcd);
 8002878:	f884 0140 	strb.w	r0, [r4, #320]	; 0x140
     
  return HAL_OK;
 800287c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  ep->xfer_len = len;
  ep->xfer_count = 0;
  ep->is_in = 1;
  ep->num = ep_addr & 0x7F;
  
  __HAL_LOCK(hpcd); 
 800287e:	2002      	movs	r0, #2
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
  
  __HAL_UNLOCK(hpcd);
     
  return HAL_OK;
}
 8002880:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002882 <HAL_PCD_IRQHandler>:
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
  uint32_t wInterrupt_Mask = 0;
  
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_CTR))
 8002882:	6803      	ldr	r3, [r0, #0]
 8002884:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002888:	b21b      	sxth	r3, r3
 800288a:	2b00      	cmp	r3, #0
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800288c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002890:	4604      	mov	r4, r0
  uint32_t wInterrupt_Mask = 0;
  
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_CTR))
 8002892:	db11      	blt.n	80028b8 <HAL_PCD_IRQHandler+0x36>
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    PCD_EP_ISR_Handler(hpcd);
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_RESET))
 8002894:	6823      	ldr	r3, [r4, #0]
 8002896:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 800289a:	0552      	lsls	r2, r2, #21
 800289c:	f140 81c3 	bpl.w	8002c26 <HAL_PCD_IRQHandler+0x3a4>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80028a0:	f64f 32ff 	movw	r2, #64511	; 0xfbff
    HAL_PCD_ResetCallback(hpcd);
 80028a4:	4620      	mov	r0, r4
    PCD_EP_ISR_Handler(hpcd);
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_RESET))
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80028a6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 80028aa:	f001 fca9 	bl	8004200 <HAL_PCD_ResetCallback>
    HAL_PCD_SetAddress(hpcd, 0);
 80028ae:	4620      	mov	r0, r4
 80028b0:	2100      	movs	r1, #0
 80028b2:	f7ff fc36 	bl	8002122 <HAL_PCD_SetAddress>
 80028b6:	e1b6      	b.n	8002c26 <HAL_PCD_IRQHandler+0x3a4>
{
  PCD_EPTypeDef *ep;
  uint16_t count=0;
  uint8_t EPindex;
  __IO uint16_t wIstr;  
  __IO uint16_t wEPVal = 0;
 80028b8:	2300      	movs	r3, #0
 80028ba:	f8ad 3006 	strh.w	r3, [sp, #6]
  
  /* stay in loop while pending interrupts */
  while (((wIstr = hpcd->Instance->ISTR) & USB_ISTR_CTR) != 0)
 80028be:	6820      	ldr	r0, [r4, #0]
 80028c0:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 80028c4:	b29b      	uxth	r3, r3
 80028c6:	f8ad 3004 	strh.w	r3, [sp, #4]
 80028ca:	041b      	lsls	r3, r3, #16
 80028cc:	d5e2      	bpl.n	8002894 <HAL_PCD_IRQHandler+0x12>
  {
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80028ce:	f8bd 8004 	ldrh.w	r8, [sp, #4]
    
    if (EPindex == 0)
 80028d2:	f018 080f 	ands.w	r8, r8, #15
 80028d6:	f040 80b7 	bne.w	8002a48 <HAL_PCD_IRQHandler+0x1c6>
    {
      /* Decode and service control endpoint interrupt */
      
      /* DIR bit = origin of the interrupt */   
      if ((wIstr & USB_ISTR_DIR) == 0)
 80028da:	f8bd 1004 	ldrh.w	r1, [sp, #4]
      {
        /* DIR = 0 */
        
        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80028de:	8803      	ldrh	r3, [r0, #0]
    if (EPindex == 0)
    {
      /* Decode and service control endpoint interrupt */
      
      /* DIR bit = origin of the interrupt */   
      if ((wIstr & USB_ISTR_DIR) == 0)
 80028e0:	f001 0110 	and.w	r1, r1, #16
 80028e4:	b289      	uxth	r1, r1
 80028e6:	bb59      	cbnz	r1, 8002940 <HAL_PCD_IRQHandler+0xbe>
      {
        /* DIR = 0 */
        
        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80028e8:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80028ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028f0:	041b      	lsls	r3, r3, #16
 80028f2:	0c1b      	lsrs	r3, r3, #16
 80028f4:	8003      	strh	r3, [r0, #0]
        ep = &hpcd->IN_ep[0];
        
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80028f6:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80028fa:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 80028fe:	b29b      	uxth	r3, r3
 8002900:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002904:	eb00 0043 	add.w	r0, r0, r3, lsl #1
        ep->xfer_buff += ep->xfer_count;
 8002908:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
        ep = &hpcd->IN_ep[0];
        
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800290a:	f8d0 3404 	ldr.w	r3, [r0, #1028]	; 0x404
 800290e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002912:	6423      	str	r3, [r4, #64]	; 0x40
        ep->xfer_buff += ep->xfer_count;
 8002914:	4413      	add	r3, r2
 8002916:	63a3      	str	r3, [r4, #56]	; 0x38
 
        /* TX COMPLETE */
        HAL_PCD_DataInStageCallback(hpcd, 0);
 8002918:	4620      	mov	r0, r4
 800291a:	f001 fc65 	bl	80041e8 <HAL_PCD_DataInStageCallback>
        
        
        if((hpcd->USB_Address > 0)&& ( ep->xfer_len == 0))
 800291e:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8002922:	2b00      	cmp	r3, #0
 8002924:	d0cb      	beq.n	80028be <HAL_PCD_IRQHandler+0x3c>
 8002926:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002928:	2b00      	cmp	r3, #0
 800292a:	d1c8      	bne.n	80028be <HAL_PCD_IRQHandler+0x3c>
        {
          hpcd->Instance->DADDR = (hpcd->USB_Address | USB_DADDR_EF);
 800292c:	f894 1024 	ldrb.w	r1, [r4, #36]	; 0x24
 8002930:	6822      	ldr	r2, [r4, #0]
 8002932:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8002936:	f8a2 104c 	strh.w	r1, [r2, #76]	; 0x4c
          hpcd->USB_Address = 0;
 800293a:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 800293e:	e7be      	b.n	80028be <HAL_PCD_IRQHandler+0x3c>
        /* DIR = 1 */
        
        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002940:	b29b      	uxth	r3, r3
 8002942:	f8ad 3006 	strh.w	r3, [sp, #6]
        
        if ((wEPVal & USB_EP_SETUP) != 0)
 8002946:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800294a:	051b      	lsls	r3, r3, #20
 800294c:	d51f      	bpl.n	800298e <HAL_PCD_IRQHandler+0x10c>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800294e:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8002952:	f894 20b4 	ldrb.w	r2, [r4, #180]	; 0xb4
 8002956:	b29b      	uxth	r3, r3
 8002958:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800295c:	eb00 0343 	add.w	r3, r0, r3, lsl #1
          PCD_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 8002960:	f8b4 20b8 	ldrh.w	r2, [r4, #184]	; 0xb8
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
        
        if ((wEPVal & USB_EP_SETUP) != 0)
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002964:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8002968:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800296c:	f8c4 30cc 	str.w	r3, [r4, #204]	; 0xcc
          PCD_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 8002970:	f504 71a2 	add.w	r1, r4, #324	; 0x144
 8002974:	f000 fa9c 	bl	8002eb0 <PCD_ReadPMA>
          /* SETUP bit kept frozen while CTR_RX = 1*/ 
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); 
 8002978:	6822      	ldr	r2, [r4, #0]
 800297a:	8813      	ldrh	r3, [r2, #0]
 800297c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002980:	051b      	lsls	r3, r3, #20
 8002982:	0d1b      	lsrs	r3, r3, #20
 8002984:	8013      	strh	r3, [r2, #0]
          
          /* Process SETUP Packet*/
          HAL_PCD_SetupStageCallback(hpcd);
 8002986:	4620      	mov	r0, r4
 8002988:	f001 fc1e 	bl	80041c8 <HAL_PCD_SetupStageCallback>
 800298c:	e797      	b.n	80028be <HAL_PCD_IRQHandler+0x3c>
        }
        
        else if ((wEPVal & USB_EP_CTR_RX) != 0)
 800298e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8002992:	b21b      	sxth	r3, r3
 8002994:	2b00      	cmp	r3, #0
 8002996:	da92      	bge.n	80028be <HAL_PCD_IRQHandler+0x3c>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002998:	8803      	ldrh	r3, [r0, #0]
 800299a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800299e:	051b      	lsls	r3, r3, #20
 80029a0:	0d1b      	lsrs	r3, r3, #20
 80029a2:	8003      	strh	r3, [r0, #0]
          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80029a4:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80029a8:	f894 20b4 	ldrb.w	r2, [r4, #180]	; 0xb4
 80029ac:	b29b      	uxth	r3, r3
 80029ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80029b2:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 80029b6:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 80029ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80029be:	f8c4 30cc 	str.w	r3, [r4, #204]	; 0xcc
          
          if (ep->xfer_count != 0)
 80029c2:	b163      	cbz	r3, 80029de <HAL_PCD_IRQHandler+0x15c>
          {
            PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 80029c4:	f8b4 20b8 	ldrh.w	r2, [r4, #184]	; 0xb8
 80029c8:	f8d4 10c4 	ldr.w	r1, [r4, #196]	; 0xc4
 80029cc:	f000 fa70 	bl	8002eb0 <PCD_ReadPMA>
            ep->xfer_buff+=ep->xfer_count;
 80029d0:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
 80029d4:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
 80029d8:	4413      	add	r3, r2
 80029da:	f8c4 30c4 	str.w	r3, [r4, #196]	; 0xc4
          }
          
          /* Process Control Data OUT Packet*/
           HAL_PCD_DataOutStageCallback(hpcd, 0);
 80029de:	4620      	mov	r0, r4
 80029e0:	2100      	movs	r1, #0
 80029e2:	f001 fbf8 	bl	80041d6 <HAL_PCD_DataOutStageCallback>
          
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80029e6:	6822      	ldr	r2, [r4, #0]
 80029e8:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 80029ec:	f8b2 5050 	ldrh.w	r5, [r2, #80]	; 0x50
 80029f0:	2b3e      	cmp	r3, #62	; 0x3e
 80029f2:	b2ad      	uxth	r5, r5
 80029f4:	f502 6080 	add.w	r0, r2, #1024	; 0x400
 80029f8:	f105 0506 	add.w	r5, r5, #6
 80029fc:	d90b      	bls.n	8002a16 <HAL_PCD_IRQHandler+0x194>
 80029fe:	f3c3 114f 	ubfx	r1, r3, #5, #16
 8002a02:	06df      	lsls	r7, r3, #27
 8002a04:	bf04      	itt	eq
 8002a06:	f101 31ff 	addeq.w	r1, r1, #4294967295	; 0xffffffff
 8002a0a:	b289      	uxtheq	r1, r1
 8002a0c:	ea6f 61c1 	mvn.w	r1, r1, lsl #27
 8002a10:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8002a14:	e006      	b.n	8002a24 <HAL_PCD_IRQHandler+0x1a2>
 8002a16:	f3c3 014f 	ubfx	r1, r3, #1, #16
 8002a1a:	07de      	lsls	r6, r3, #31
 8002a1c:	bf44      	itt	mi
 8002a1e:	3101      	addmi	r1, #1
 8002a20:	b289      	uxthmi	r1, r1
 8002a22:	0289      	lsls	r1, r1, #10
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002a24:	8813      	ldrh	r3, [r2, #0]
 8002a26:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002a2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a2e:	041b      	lsls	r3, r3, #16
 8002a30:	0c1b      	lsrs	r3, r3, #16
 8002a32:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8002a36:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
          }
          
          /* Process Control Data OUT Packet*/
           HAL_PCD_DataOutStageCallback(hpcd, 0);
          
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002a3a:	b289      	uxth	r1, r1
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002a3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
          }
          
          /* Process Control Data OUT Packet*/
           HAL_PCD_DataOutStageCallback(hpcd, 0);
          
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002a40:	f840 1015 	str.w	r1, [r0, r5, lsl #1]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002a44:	8013      	strh	r3, [r2, #0]
 8002a46:	e73a      	b.n	80028be <HAL_PCD_IRQHandler+0x3c>
    {
      
      /* Decode and service non control endpoints interrupt  */
      
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, EPindex);
 8002a48:	fa0f f788 	sxth.w	r7, r8
 8002a4c:	f830 3027 	ldrh.w	r3, [r0, r7, lsl #2]
 8002a50:	b29b      	uxth	r3, r3
 8002a52:	f8ad 3006 	strh.w	r3, [sp, #6]
      if ((wEPVal & USB_EP_CTR_RX) != 0)
 8002a56:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8002a5a:	b21b      	sxth	r3, r3
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	da6d      	bge.n	8002b3c <HAL_PCD_IRQHandler+0x2ba>
      {  
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, EPindex);
 8002a60:	f830 3027 	ldrh.w	r3, [r0, r7, lsl #2]
        ep = &hpcd->OUT_ep[EPindex];
 8002a64:	f04f 091c 	mov.w	r9, #28
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, EPindex);
      if ((wEPVal & USB_EP_CTR_RX) != 0)
      {  
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, EPindex);
 8002a68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
        ep = &hpcd->OUT_ep[EPindex];
 8002a6c:	fb09 4908 	mla	r9, r9, r8, r4
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, EPindex);
      if ((wEPVal & USB_EP_CTR_RX) != 0)
      {  
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, EPindex);
 8002a70:	051b      	lsls	r3, r3, #20
        ep = &hpcd->OUT_ep[EPindex];
 8002a72:	f109 09b0 	add.w	r9, r9, #176	; 0xb0
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, EPindex);
      if ((wEPVal & USB_EP_CTR_RX) != 0)
      {  
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, EPindex);
 8002a76:	0d1b      	lsrs	r3, r3, #20
 8002a78:	f820 3027 	strh.w	r3, [r0, r7, lsl #2]
        ep = &hpcd->OUT_ep[EPindex];
 8002a7c:	f109 0504 	add.w	r5, r9, #4
        
        /* OUT double Buffering*/
        if (ep->doublebuffer == 0)
 8002a80:	7aaa      	ldrb	r2, [r5, #10]
 8002a82:	f899 3004 	ldrb.w	r3, [r9, #4]
 8002a86:	b99a      	cbnz	r2, 8002ab0 <HAL_PCD_IRQHandler+0x22e>
        {
          count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002a88:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8002a8c:	b292      	uxth	r2, r2
 8002a8e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8002a92:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8002a96:	f8d3 640c 	ldr.w	r6, [r3, #1036]	; 0x40c
 8002a9a:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8002a9e:	b2b6      	uxth	r6, r6
          if (count != 0)
 8002aa0:	2e00      	cmp	r6, #0
 8002aa2:	d037      	beq.n	8002b14 <HAL_PCD_IRQHandler+0x292>
          {
            PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002aa4:	6929      	ldr	r1, [r5, #16]
 8002aa6:	88aa      	ldrh	r2, [r5, #4]
 8002aa8:	4633      	mov	r3, r6
 8002aaa:	f000 fa01 	bl	8002eb0 <PCD_ReadPMA>
 8002aae:	e031      	b.n	8002b14 <HAL_PCD_IRQHandler+0x292>
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 8002ab0:	b21a      	sxth	r2, r3
 8002ab2:	f830 2022 	ldrh.w	r2, [r0, r2, lsl #2]
          {
            /*read from endpoint BUF0Addr buffer*/
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002ab6:	f8b0 1050 	ldrh.w	r1, [r0, #80]	; 0x50
            PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 8002aba:	f412 4f80 	tst.w	r2, #16384	; 0x4000
          {
            /*read from endpoint BUF0Addr buffer*/
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002abe:	b289      	uxth	r1, r1
 8002ac0:	f04f 0208 	mov.w	r2, #8
 8002ac4:	fb12 1303 	smlabb	r3, r2, r3, r1
 8002ac8:	eb00 0343 	add.w	r3, r0, r3, lsl #1
            PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 8002acc:	d008      	beq.n	8002ae0 <HAL_PCD_IRQHandler+0x25e>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002ace:	f8d3 6404 	ldr.w	r6, [r3, #1028]	; 0x404
 8002ad2:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8002ad6:	b2b6      	uxth	r6, r6
            if (count != 0)
 8002ad8:	b16e      	cbz	r6, 8002af6 <HAL_PCD_IRQHandler+0x274>
            {
              PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002ada:	6929      	ldr	r1, [r5, #16]
 8002adc:	88ea      	ldrh	r2, [r5, #6]
 8002ade:	e007      	b.n	8002af0 <HAL_PCD_IRQHandler+0x26e>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002ae0:	f8d3 640c 	ldr.w	r6, [r3, #1036]	; 0x40c
 8002ae4:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8002ae8:	b2b6      	uxth	r6, r6
            if (count != 0)
 8002aea:	b126      	cbz	r6, 8002af6 <HAL_PCD_IRQHandler+0x274>
            {
              PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002aec:	6929      	ldr	r1, [r5, #16]
 8002aee:	892a      	ldrh	r2, [r5, #8]
 8002af0:	4633      	mov	r3, r6
 8002af2:	f000 f9dd 	bl	8002eb0 <PCD_ReadPMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
 8002af6:	f899 1004 	ldrb.w	r1, [r9, #4]
 8002afa:	6822      	ldr	r2, [r4, #0]
 8002afc:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8002b00:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002b04:	051b      	lsls	r3, r3, #20
 8002b06:	0d1b      	lsrs	r3, r3, #20
 8002b08:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b0c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002b10:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count+=count;
 8002b14:	69ab      	ldr	r3, [r5, #24]
        ep->xfer_buff+=count;
 8002b16:	692a      	ldr	r2, [r5, #16]
 8002b18:	f899 1004 	ldrb.w	r1, [r9, #4]
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count+=count;
 8002b1c:	4433      	add	r3, r6
 8002b1e:	61ab      	str	r3, [r5, #24]
        ep->xfer_buff+=count;
       
        if ((ep->xfer_len == 0) || (count < ep->maxpacket))
 8002b20:	696b      	ldr	r3, [r5, #20]
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count+=count;
        ep->xfer_buff+=count;
 8002b22:	4432      	add	r2, r6
 8002b24:	612a      	str	r2, [r5, #16]
       
        if ((ep->xfer_len == 0) || (count < ep->maxpacket))
 8002b26:	b113      	cbz	r3, 8002b2e <HAL_PCD_IRQHandler+0x2ac>
 8002b28:	68e8      	ldr	r0, [r5, #12]
 8002b2a:	4286      	cmp	r6, r0
 8002b2c:	d203      	bcs.n	8002b36 <HAL_PCD_IRQHandler+0x2b4>
        {
          /* RX COMPLETE */
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002b2e:	4620      	mov	r0, r4
 8002b30:	f001 fb51 	bl	80041d6 <HAL_PCD_DataOutStageCallback>
 8002b34:	e002      	b.n	8002b3c <HAL_PCD_IRQHandler+0x2ba>
        }
        else
        {
          HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8002b36:	4620      	mov	r0, r4
 8002b38:	f7ff fd87 	bl	800264a <HAL_PCD_EP_Receive>
        }
        
      } /* if((wEPVal & EP_CTR_RX) */
      
      if ((wEPVal & USB_EP_CTR_TX) != 0)
 8002b3c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8002b40:	061a      	lsls	r2, r3, #24
 8002b42:	f57f aebc 	bpl.w	80028be <HAL_PCD_IRQHandler+0x3c>
      {
        ep = &hpcd->IN_ep[EPindex];
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, EPindex);
 8002b46:	6820      	ldr	r0, [r4, #0]
 8002b48:	f830 3027 	ldrh.w	r3, [r0, r7, lsl #2]
 8002b4c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
        
      } /* if((wEPVal & EP_CTR_RX) */
      
      if ((wEPVal & USB_EP_CTR_TX) != 0)
      {
        ep = &hpcd->IN_ep[EPindex];
 8002b50:	261c      	movs	r6, #28
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, EPindex);
 8002b52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
        
      } /* if((wEPVal & EP_CTR_RX) */
      
      if ((wEPVal & USB_EP_CTR_TX) != 0)
      {
        ep = &hpcd->IN_ep[EPindex];
 8002b56:	fb06 f608 	mul.w	r6, r6, r8
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, EPindex);
 8002b5a:	041b      	lsls	r3, r3, #16
        
      } /* if((wEPVal & EP_CTR_RX) */
      
      if ((wEPVal & USB_EP_CTR_TX) != 0)
      {
        ep = &hpcd->IN_ep[EPindex];
 8002b5c:	3628      	adds	r6, #40	; 0x28
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, EPindex);
 8002b5e:	0c1b      	lsrs	r3, r3, #16
 8002b60:	f820 3027 	strh.w	r3, [r0, r7, lsl #2]
        
      } /* if((wEPVal & EP_CTR_RX) */
      
      if ((wEPVal & USB_EP_CTR_TX) != 0)
      {
        ep = &hpcd->IN_ep[EPindex];
 8002b64:	19a5      	adds	r5, r4, r6
 8002b66:	5da3      	ldrb	r3, [r4, r6]
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, EPindex);
        
        /* IN double Buffering*/
        if (ep->doublebuffer == 0)
 8002b68:	7aaa      	ldrb	r2, [r5, #10]
 8002b6a:	b992      	cbnz	r2, 8002b92 <HAL_PCD_IRQHandler+0x310>
        {
          ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002b6c:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8002b70:	b292      	uxth	r2, r2
 8002b72:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8002b76:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8002b7a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8002b7e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b82:	61ab      	str	r3, [r5, #24]
          if (ep->xfer_count != 0)
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d034      	beq.n	8002bf2 <HAL_PCD_IRQHandler+0x370>
          {
            PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 8002b88:	6929      	ldr	r1, [r5, #16]
 8002b8a:	88aa      	ldrh	r2, [r5, #4]
 8002b8c:	f000 f979 	bl	8002e82 <PCD_WritePMA>
 8002b90:	e02f      	b.n	8002bf2 <HAL_PCD_IRQHandler+0x370>
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 8002b92:	b21a      	sxth	r2, r3
 8002b94:	f830 2022 	ldrh.w	r2, [r0, r2, lsl #2]
          {
            /*read from endpoint BUF0Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002b98:	f8b0 1050 	ldrh.w	r1, [r0, #80]	; 0x50
            PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 8002b9c:	f012 0f40 	tst.w	r2, #64	; 0x40
          {
            /*read from endpoint BUF0Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002ba0:	b289      	uxth	r1, r1
 8002ba2:	f04f 0208 	mov.w	r2, #8
 8002ba6:	fb12 1303 	smlabb	r3, r2, r3, r1
 8002baa:	eb00 0343 	add.w	r3, r0, r3, lsl #1
            PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 8002bae:	d008      	beq.n	8002bc2 <HAL_PCD_IRQHandler+0x340>
          {
            /*read from endpoint BUF0Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002bb0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8002bb4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002bb8:	61ab      	str	r3, [r5, #24]
            if (ep->xfer_count != 0)
 8002bba:	b163      	cbz	r3, 8002bd6 <HAL_PCD_IRQHandler+0x354>
            {
              PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, ep->xfer_count);
 8002bbc:	6929      	ldr	r1, [r5, #16]
 8002bbe:	88ea      	ldrh	r2, [r5, #6]
 8002bc0:	e007      	b.n	8002bd2 <HAL_PCD_IRQHandler+0x350>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002bc2:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8002bc6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002bca:	61ab      	str	r3, [r5, #24]
            if (ep->xfer_count != 0)
 8002bcc:	b11b      	cbz	r3, 8002bd6 <HAL_PCD_IRQHandler+0x354>
            {
              PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, ep->xfer_count);
 8002bce:	6929      	ldr	r1, [r5, #16]
 8002bd0:	892a      	ldrh	r2, [r5, #8]
 8002bd2:	f000 f956 	bl	8002e82 <PCD_WritePMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
 8002bd6:	5da1      	ldrb	r1, [r4, r6]
 8002bd8:	6822      	ldr	r2, [r4, #0]
 8002bda:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8002bde:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002be2:	051b      	lsls	r3, r3, #20
 8002be4:	0d1b      	lsrs	r3, r3, #20
 8002be6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002bea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002bee:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002bf2:	6823      	ldr	r3, [r4, #0]
 8002bf4:	5da1      	ldrb	r1, [r4, r6]
 8002bf6:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8002bfa:	b292      	uxth	r2, r2
 8002bfc:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8002c00:	eb03 0342 	add.w	r3, r3, r2, lsl #1
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0)
        {
          /* TX COMPLETE */
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002c04:	4620      	mov	r0, r4
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002c06:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
        ep->xfer_buff+=ep->xfer_count;
 8002c0a:	692b      	ldr	r3, [r5, #16]
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002c0c:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8002c10:	61aa      	str	r2, [r5, #24]
        ep->xfer_buff+=ep->xfer_count;
 8002c12:	441a      	add	r2, r3
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0)
 8002c14:	696b      	ldr	r3, [r5, #20]
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
        ep->xfer_buff+=ep->xfer_count;
 8002c16:	612a      	str	r2, [r5, #16]
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0)
 8002c18:	b913      	cbnz	r3, 8002c20 <HAL_PCD_IRQHandler+0x39e>
        {
          /* TX COMPLETE */
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002c1a:	f001 fae5 	bl	80041e8 <HAL_PCD_DataInStageCallback>
 8002c1e:	e64e      	b.n	80028be <HAL_PCD_IRQHandler+0x3c>
        }
        else
        {
          HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8002c20:	f7ff fd83 	bl	800272a <HAL_PCD_EP_Transmit>
 8002c24:	e64b      	b.n	80028be <HAL_PCD_IRQHandler+0x3c>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
    HAL_PCD_ResetCallback(hpcd);
    HAL_PCD_SetAddress(hpcd, 0);
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_PMAOVRM))
 8002c26:	6823      	ldr	r3, [r4, #0]
 8002c28:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8002c2c:	0457      	lsls	r7, r2, #17
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVRM);    
 8002c2e:	bf44      	itt	mi
 8002c30:	f64b 72ff 	movwmi	r2, #49151	; 0xbfff
 8002c34:	f8a3 2044 	strhmi.w	r2, [r3, #68]	; 0x44
  }
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ERR))
 8002c38:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8002c3c:	0496      	lsls	r6, r2, #18
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR); 
 8002c3e:	bf44      	itt	mi
 8002c40:	f64d 72ff 	movwmi	r2, #57343	; 0xdfff
 8002c44:	f8a3 2044 	strhmi.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP))
 8002c48:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8002c4c:	04d5      	lsls	r5, r2, #19
 8002c4e:	d513      	bpl.n	8002c78 <HAL_PCD_IRQHandler+0x3f6>
  {  
    hpcd->Instance->CNTR &= ~(USB_CNTR_LP_MODE);
 8002c50:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 8002c54:	f022 0204 	bic.w	r2, r2, #4
 8002c58:	0412      	lsls	r2, r2, #16
 8002c5a:	0c12      	lsrs	r2, r2, #16
 8002c5c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    /*set wInterrupt_Mask global variable*/
    wInterrupt_Mask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
      | USB_CNTR_ESOFM | USB_CNTR_RESETM;
    
    /*Set interrupt mask*/
    hpcd->Instance->CNTR = wInterrupt_Mask;
 8002c60:	f44f 423d 	mov.w	r2, #48384	; 0xbd00
 8002c64:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    
    HAL_PCD_ResumeCallback(hpcd);
 8002c68:	4620      	mov	r0, r4
 8002c6a:	f001 fad7 	bl	800421c <HAL_PCD_ResumeCallback>
    
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);     
 8002c6e:	6823      	ldr	r3, [r4, #0]
 8002c70:	f64e 72ff 	movw	r2, #61439	; 0xefff
 8002c74:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SUSP))
 8002c78:	6823      	ldr	r3, [r4, #0]
 8002c7a:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8002c7e:	0510      	lsls	r0, r2, #20
 8002c80:	d518      	bpl.n	8002cb4 <HAL_PCD_IRQHandler+0x432>
  {    
    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);  
 8002c82:	f24f 72ff 	movw	r2, #63487	; 0xf7ff
 8002c86:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8002c8a:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 8002c8e:	b292      	uxth	r2, r2
 8002c90:	f042 0208 	orr.w	r2, r2, #8
 8002c94:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8002c98:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 8002c9c:	b292      	uxth	r2, r2
 8002c9e:	f042 0204 	orr.w	r2, r2, #4
 8002ca2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP) == 0)
 8002ca6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002caa:	04d9      	lsls	r1, r3, #19
 8002cac:	d402      	bmi.n	8002cb4 <HAL_PCD_IRQHandler+0x432>
    {
      HAL_PCD_SuspendCallback(hpcd);
 8002cae:	4620      	mov	r0, r4
 8002cb0:	f001 fab3 	bl	800421a <HAL_PCD_SuspendCallback>
    }
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SOF))
 8002cb4:	6823      	ldr	r3, [r4, #0]
 8002cb6:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8002cba:	0592      	lsls	r2, r2, #22
 8002cbc:	d506      	bpl.n	8002ccc <HAL_PCD_IRQHandler+0x44a>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF); 
 8002cbe:	f64f 52ff 	movw	r2, #65023	; 0xfdff
 8002cc2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 8002cc6:	4620      	mov	r0, r4
 8002cc8:	f001 fa96 	bl	80041f8 <HAL_PCD_SOFCallback>
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ESOF))
 8002ccc:	6823      	ldr	r3, [r4, #0]
 8002cce:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8002cd2:	05d7      	lsls	r7, r2, #23
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF); 
 8002cd4:	bf44      	itt	mi
 8002cd6:	f64f 62ff 	movwmi	r2, #65279	; 0xfeff
 8002cda:	f8a3 2044 	strhmi.w	r2, [r3, #68]	; 0x44
  }
}
 8002cde:	b003      	add	sp, #12
 8002ce0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08002ce4 <HAL_PCD_EP_SetStall>:
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  PCD_EPTypeDef *ep;
   
  __HAL_LOCK(hpcd); 
 8002ce4:	f890 3140 	ldrb.w	r3, [r0, #320]	; 0x140
 8002ce8:	2b01      	cmp	r3, #1
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002cea:	b510      	push	{r4, lr}
  PCD_EPTypeDef *ep;
   
  __HAL_LOCK(hpcd); 
 8002cec:	d049      	beq.n	8002d82 <HAL_PCD_EP_SetStall+0x9e>
   
  if ((0x80 & ep_addr) == 0x80)
 8002cee:	b2cc      	uxtb	r4, r1
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  PCD_EPTypeDef *ep;
   
  __HAL_LOCK(hpcd); 
 8002cf0:	2301      	movs	r3, #1
   
  if ((0x80 & ep_addr) == 0x80)
 8002cf2:	f014 0f80 	tst.w	r4, #128	; 0x80
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  PCD_EPTypeDef *ep;
   
  __HAL_LOCK(hpcd); 
 8002cf6:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
 8002cfa:	f001 027f 	and.w	r2, r1, #127	; 0x7f
 8002cfe:	f04f 031c 	mov.w	r3, #28
   
  if ((0x80 & ep_addr) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002d02:	bf15      	itete	ne
 8002d04:	fb03 0302 	mlane	r3, r3, r2, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002d08:	fb03 0301 	mlaeq	r3, r3, r1, r0
   
  __HAL_LOCK(hpcd); 
   
  if ((0x80 & ep_addr) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002d0c:	3328      	addne	r3, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002d0e:	33b4      	addeq	r3, #180	; 0xb4
  }
  
  ep->is_stall = 1;
 8002d10:	2101      	movs	r1, #1
 8002d12:	7099      	strb	r1, [r3, #2]
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8002d14:	09e4      	lsrs	r4, r4, #7
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }
  
  ep->is_stall = 1;
  ep->num   = ep_addr & 0x7F;
 8002d16:	b2d1      	uxtb	r1, r2
 8002d18:	7019      	strb	r1, [r3, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8002d1a:	705c      	strb	r4, [r3, #1]
 8002d1c:	6802      	ldr	r2, [r0, #0]
  
  if (ep->num == 0)
 8002d1e:	b981      	cbnz	r1, 8002d42 <HAL_PCD_EP_SetStall+0x5e>
  {
    /* This macro sets STALL status for RX & TX*/ 
    PCD_SET_EP_TXRX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_STALL, USB_EP_TX_STALL); 
 8002d20:	8813      	ldrh	r3, [r2, #0]
 8002d22:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002d26:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002d2a:	041b      	lsls	r3, r3, #16
 8002d2c:	0c1b      	lsrs	r3, r3, #16
 8002d2e:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8002d32:	f083 0310 	eor.w	r3, r3, #16
 8002d36:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d3e:	8013      	strh	r3, [r2, #0]
 8002d40:	e01a      	b.n	8002d78 <HAL_PCD_EP_SetStall+0x94>
 8002d42:	b209      	sxth	r1, r1
  }
  else
  {
    if (ep->is_in)
    {
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num , USB_EP_TX_STALL); 
 8002d44:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
    /* This macro sets STALL status for RX & TX*/ 
    PCD_SET_EP_TXRX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_STALL, USB_EP_TX_STALL); 
  }
  else
  {
    if (ep->is_in)
 8002d48:	b144      	cbz	r4, 8002d5c <HAL_PCD_EP_SetStall+0x78>
    {
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num , USB_EP_TX_STALL); 
 8002d4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002d4e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002d52:	041b      	lsls	r3, r3, #16
 8002d54:	0c1b      	lsrs	r3, r3, #16
 8002d56:	f083 0310 	eor.w	r3, r3, #16
 8002d5a:	e007      	b.n	8002d6c <HAL_PCD_EP_SetStall+0x88>
    }
    else
    {
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num , USB_EP_RX_STALL);
 8002d5c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002d60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d64:	041b      	lsls	r3, r3, #16
 8002d66:	0c1b      	lsrs	r3, r3, #16
 8002d68:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8002d6c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d74:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
    }
  }
  __HAL_UNLOCK(hpcd); 
 8002d78:	2300      	movs	r3, #0
 8002d7a:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
  
  return HAL_OK;
 8002d7e:	4618      	mov	r0, r3
 8002d80:	bd10      	pop	{r4, pc}
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  PCD_EPTypeDef *ep;
   
  __HAL_LOCK(hpcd); 
 8002d82:	2002      	movs	r0, #2
    }
  }
  __HAL_UNLOCK(hpcd); 
  
  return HAL_OK;
}
 8002d84:	bd10      	pop	{r4, pc}

08002d86 <HAL_PCD_EP_ClrStall>:
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  PCD_EPTypeDef *ep;
  
  if ((0x80 & ep_addr) == 0x80)
 8002d86:	b2cb      	uxtb	r3, r1
 8002d88:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002d8c:	f001 027f 	and.w	r2, r1, #127	; 0x7f
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002d90:	b510      	push	{r4, lr}
 8002d92:	f04f 041c 	mov.w	r4, #28
  PCD_EPTypeDef *ep;
  
  if ((0x80 & ep_addr) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002d96:	bf15      	itete	ne
 8002d98:	fb04 0102 	mlane	r1, r4, r2, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002d9c:	fb04 0101 	mlaeq	r1, r4, r1, r0
{
  PCD_EPTypeDef *ep;
  
  if ((0x80 & ep_addr) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002da0:	3128      	addne	r1, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002da2:	31b4      	addeq	r1, #180	; 0xb4
  }
  
  ep->is_stall = 0;
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8002da4:	09db      	lsrs	r3, r3, #7
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }
  
  ep->is_stall = 0;
 8002da6:	2400      	movs	r4, #0
 8002da8:	708c      	strb	r4, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 8002daa:	700a      	strb	r2, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8002dac:	704b      	strb	r3, [r1, #1]
  
  __HAL_LOCK(hpcd); 
 8002dae:	f890 3140 	ldrb.w	r3, [r0, #320]	; 0x140
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d049      	beq.n	8002e4a <HAL_PCD_EP_ClrStall+0xc4>
 8002db6:	2301      	movs	r3, #1
 8002db8:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
 8002dbc:	780c      	ldrb	r4, [r1, #0]
  
  if (ep->is_in)
 8002dbe:	784a      	ldrb	r2, [r1, #1]
 8002dc0:	6803      	ldr	r3, [r0, #0]
  {
    PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 8002dc2:	b224      	sxth	r4, r4
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
  
  __HAL_LOCK(hpcd); 
  
  if (ep->is_in)
 8002dc4:	b1da      	cbz	r2, 8002dfe <HAL_PCD_EP_ClrStall+0x78>
  {
    PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 8002dc6:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002dca:	0652      	lsls	r2, r2, #25
 8002dcc:	d50b      	bpl.n	8002de6 <HAL_PCD_EP_ClrStall+0x60>
 8002dce:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002dd2:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002dd6:	0512      	lsls	r2, r2, #20
 8002dd8:	0d12      	lsrs	r2, r2, #20
 8002dda:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002dde:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8002de2:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
    PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8002de6:	7809      	ldrb	r1, [r1, #0]
 8002de8:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8002dec:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8002df0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002df4:	0412      	lsls	r2, r2, #16
 8002df6:	0c12      	lsrs	r2, r2, #16
 8002df8:	f082 0230 	eor.w	r2, r2, #48	; 0x30
 8002dfc:	e01a      	b.n	8002e34 <HAL_PCD_EP_ClrStall+0xae>
  }
  else
  {
    PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 8002dfe:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002e02:	0452      	lsls	r2, r2, #17
 8002e04:	d50b      	bpl.n	8002e1e <HAL_PCD_EP_ClrStall+0x98>
 8002e06:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002e0a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002e0e:	0512      	lsls	r2, r2, #20
 8002e10:	0d12      	lsrs	r2, r2, #20
 8002e12:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8002e16:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002e1a:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
    PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
 8002e1e:	7809      	ldrb	r1, [r1, #0]
 8002e20:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8002e24:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002e28:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002e2c:	0412      	lsls	r2, r2, #16
 8002e2e:	0c12      	lsrs	r2, r2, #16
 8002e30:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 8002e34:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e38:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002e3c:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
  }
  __HAL_UNLOCK(hpcd); 
 8002e40:	2300      	movs	r3, #0
 8002e42:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
    
  return HAL_OK;
 8002e46:	4618      	mov	r0, r3
 8002e48:	bd10      	pop	{r4, pc}
  
  ep->is_stall = 0;
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
  
  __HAL_LOCK(hpcd); 
 8002e4a:	2002      	movs	r0, #2
    PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
  }
  __HAL_UNLOCK(hpcd); 
    
  return HAL_OK;
}
 8002e4c:	bd10      	pop	{r4, pc}

08002e4e <HAL_PCDEx_PMAConfig>:

{
  PCD_EPTypeDef *ep;
  
  /* initialize ep structure*/
  if ((0x80 & ep_addr) == 0x80)
 8002e4e:	f011 0f80 	tst.w	r1, #128	; 0x80
HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, 
                        uint16_t ep_addr,
                        uint16_t ep_kind,
                        uint32_t pmaadress)

{
 8002e52:	b510      	push	{r4, lr}
 8002e54:	f04f 041c 	mov.w	r4, #28
  PCD_EPTypeDef *ep;
  
  /* initialize ep structure*/
  if ((0x80 & ep_addr) == 0x80)
 8002e58:	d005      	beq.n	8002e66 <HAL_PCDEx_PMAConfig+0x18>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002e5a:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8002e5e:	fb04 0001 	mla	r0, r4, r1, r0
 8002e62:	3028      	adds	r0, #40	; 0x28
 8002e64:	e002      	b.n	8002e6c <HAL_PCDEx_PMAConfig+0x1e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002e66:	fb04 0001 	mla	r0, r4, r1, r0
 8002e6a:	30b4      	adds	r0, #180	; 0xb4
  }
  
  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8002e6c:	b912      	cbnz	r2, 8002e74 <HAL_PCDEx_PMAConfig+0x26>
  {
    /*Single Buffer*/
    ep->doublebuffer = 0;
 8002e6e:	7282      	strb	r2, [r0, #10]
    /*Configure te PMA*/
    ep->pmaadress = (uint16_t)pmaadress;
 8002e70:	8083      	strh	r3, [r0, #4]
 8002e72:	e004      	b.n	8002e7e <HAL_PCDEx_PMAConfig+0x30>
  }
  else /*USB_DBL_BUF*/
  {
    /*Double Buffer Endpoint*/
    ep->doublebuffer = 1;
 8002e74:	2201      	movs	r2, #1
    /*Configure the PMA*/
    ep->pmaaddr0 =  pmaadress & 0xFFFF;
 8002e76:	80c3      	strh	r3, [r0, #6]
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000) >> 16;
 8002e78:	0c1b      	lsrs	r3, r3, #16
    ep->pmaadress = (uint16_t)pmaadress;
  }
  else /*USB_DBL_BUF*/
  {
    /*Double Buffer Endpoint*/
    ep->doublebuffer = 1;
 8002e7a:	7282      	strb	r2, [r0, #10]
    /*Configure the PMA*/
    ep->pmaaddr0 =  pmaadress & 0xFFFF;
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000) >> 16;
 8002e7c:	8103      	strh	r3, [r0, #8]
  }
  
  return HAL_OK; 
}
 8002e7e:	2000      	movs	r0, #0
 8002e80:	bd10      	pop	{r4, pc}

08002e82 <PCD_WritePMA>:
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void PCD_WritePMA(USB_TypeDef  *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 8002e82:	3301      	adds	r3, #1
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8002e84:	f500 6080 	add.w	r0, r0, #1024	; 0x400
  * @param   wPMABufAddr: address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void PCD_WritePMA(USB_TypeDef  *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8002e88:	b530      	push	{r4, r5, lr}
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 8002e8a:	105b      	asrs	r3, r3, #1
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8002e8c:	eb00 0242 	add.w	r2, r0, r2, lsl #1
  for (i = n; i != 0; i--)
 8002e90:	2400      	movs	r4, #0
 8002e92:	429c      	cmp	r4, r3
 8002e94:	f101 0102 	add.w	r1, r1, #2
 8002e98:	d009      	beq.n	8002eae <PCD_WritePMA+0x2c>
  {
    temp1 = (uint16_t) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8002e9a:	f811 5c01 	ldrb.w	r5, [r1, #-1]
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
  for (i = n; i != 0; i--)
  {
    temp1 = (uint16_t) * pbUsrBuf;
 8002e9e:	f811 0c02 	ldrb.w	r0, [r1, #-2]
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8002ea2:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
    *pdwVal++ = temp2;
 8002ea6:	f822 0024 	strh.w	r0, [r2, r4, lsl #2]
 8002eaa:	3401      	adds	r4, #1
 8002eac:	e7f1      	b.n	8002e92 <PCD_WritePMA+0x10>
    pdwVal++;
    pbUsrBuf++;
  }
}
 8002eae:	bd30      	pop	{r4, r5, pc}

08002eb0 <PCD_ReadPMA>:
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void PCD_ReadPMA(USB_TypeDef  *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
 8002eb0:	3301      	adds	r3, #1
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8002eb2:	f500 6080 	add.w	r0, r0, #1024	; 0x400
  * @param   wPMABufAddr: address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void PCD_ReadPMA(USB_TypeDef  *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8002eb6:	b530      	push	{r4, r5, lr}
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
 8002eb8:	105b      	asrs	r3, r3, #1
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8002eba:	eb00 0242 	add.w	r2, r0, r2, lsl #1
  for (i = n; i != 0; i--)
 8002ebe:	2400      	movs	r4, #0
 8002ec0:	429c      	cmp	r4, r3
 8002ec2:	d005      	beq.n	8002ed0 <PCD_ReadPMA+0x20>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 8002ec4:	f852 5024 	ldr.w	r5, [r2, r4, lsl #2]
 8002ec8:	f821 5014 	strh.w	r5, [r1, r4, lsl #1]
 8002ecc:	3401      	adds	r4, #1
 8002ece:	e7f7      	b.n	8002ec0 <PCD_ReadPMA+0x10>
    pbUsrBuf++;
  }
}
 8002ed0:	bd30      	pop	{r4, r5, pc}

08002ed2 <HAL_PCDEx_SetConnectionState>:
  * @param  hpcd: PCD handle
  * @param  state: Device state
  * @retval None
  */
 __weak void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
{
 8002ed2:	4770      	bx	lr

08002ed4 <I2C_TransferConfig>:
  *     @arg I2C_GENERATE_START_READ: Generate Restart for read request.
  *     @arg I2C_GENERATE_START_WRITE: Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8002ed4:	b530      	push	{r4, r5, lr}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));
    
  /* Get the CR2 register value */
  tmpreg = hi2c->Instance->CR2;
 8002ed6:	6804      	ldr	r4, [r0, #0]
  
  /* clear tmpreg specific bits */
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8002ed8:	4806      	ldr	r0, [pc, #24]	; (8002ef4 <I2C_TransferConfig+0x20>)
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));
    
  /* Get the CR2 register value */
  tmpreg = hi2c->Instance->CR2;
 8002eda:	6865      	ldr	r5, [r4, #4]
  
  /* clear tmpreg specific bits */
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8002edc:	4028      	ands	r0, r5
  
  /* update tmpreg */
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16 ) & I2C_CR2_NBYTES) | \
 8002ede:	9d03      	ldr	r5, [sp, #12]
 8002ee0:	4328      	orrs	r0, r5
 8002ee2:	4303      	orrs	r3, r0
 8002ee4:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8002ee8:	ea43 0001 	orr.w	r0, r3, r1
 8002eec:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
            (uint32_t)Mode | (uint32_t)Request);
  
  /* update CR2 register */
  hi2c->Instance->CR2 = tmpreg;  
 8002ef0:	6062      	str	r2, [r4, #4]
 8002ef2:	bd30      	pop	{r4, r5, pc}
 8002ef4:	fc009800 	.word	0xfc009800

08002ef8 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout)
{
 8002ef8:	b570      	push	{r4, r5, r6, lr}
 8002efa:	4604      	mov	r4, r0
 8002efc:	460d      	mov	r5, r1
  uint32_t tickstart = 0x00;
  tickstart = HAL_GetTick();
 8002efe:	f7fe ff83 	bl	8001e08 <HAL_GetTick>

  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002f02:	6823      	ldr	r3, [r4, #0]
 8002f04:	699a      	ldr	r2, [r3, #24]
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout)
{
  uint32_t tickstart = 0x00;
  tickstart = HAL_GetTick();
 8002f06:	4606      	mov	r6, r0

  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002f08:	f012 0010 	ands.w	r0, r2, #16
 8002f0c:	d039      	beq.n	8002f82 <I2C_IsAcknowledgeFailed+0x8a>
  {
    /* Generate stop if necessary only in case of I2C peripheral in MASTER mode */
    if((hi2c->State == HAL_I2C_STATE_MASTER_BUSY_TX) || (hi2c->State == HAL_I2C_STATE_MEM_BUSY_TX)
 8002f0e:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8002f12:	2a12      	cmp	r2, #18
 8002f14:	d007      	beq.n	8002f26 <I2C_IsAcknowledgeFailed+0x2e>
 8002f16:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8002f1a:	2a52      	cmp	r2, #82	; 0x52
 8002f1c:	d003      	beq.n	8002f26 <I2C_IsAcknowledgeFailed+0x2e>
       || (hi2c->State == HAL_I2C_STATE_MEM_BUSY_RX))
 8002f1e:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8002f22:	2a62      	cmp	r2, #98	; 0x62
 8002f24:	d112      	bne.n	8002f4c <I2C_IsAcknowledgeFailed+0x54>
    {
      /* No need to generate the STOP condition if AUTOEND mode is enabled */
      /* Generate the STOP condition only in case of SOFTEND mode is enabled */
      if((hi2c->Instance->CR2 & I2C_AUTOEND_MODE) != I2C_AUTOEND_MODE)
 8002f26:	685a      	ldr	r2, [r3, #4]
 8002f28:	0190      	lsls	r0, r2, #6
 8002f2a:	d40f      	bmi.n	8002f4c <I2C_IsAcknowledgeFailed+0x54>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002f2c:	685a      	ldr	r2, [r3, #4]
 8002f2e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002f32:	605a      	str	r2, [r3, #4]
 8002f34:	e00a      	b.n	8002f4c <I2C_IsAcknowledgeFailed+0x54>
      }
    }
		
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002f36:	699a      	ldr	r2, [r3, #24]
 8002f38:	0692      	lsls	r2, r2, #26
 8002f3a:	d411      	bmi.n	8002f60 <I2C_IsAcknowledgeFailed+0x68>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8002f3c:	1c69      	adds	r1, r5, #1
 8002f3e:	d0fa      	beq.n	8002f36 <I2C_IsAcknowledgeFailed+0x3e>
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8002f40:	b135      	cbz	r5, 8002f50 <I2C_IsAcknowledgeFailed+0x58>
 8002f42:	f7fe ff61 	bl	8001e08 <HAL_GetTick>
 8002f46:	1b80      	subs	r0, r0, r6
 8002f48:	42a8      	cmp	r0, r5
 8002f4a:	d801      	bhi.n	8002f50 <I2C_IsAcknowledgeFailed+0x58>
      }
    }
		
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002f4c:	6823      	ldr	r3, [r4, #0]
 8002f4e:	e7f2      	b.n	8002f36 <I2C_IsAcknowledgeFailed+0x3e>
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
        {
          hi2c->State= HAL_I2C_STATE_READY;
 8002f50:	2301      	movs	r3, #1
 8002f52:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f56:	2300      	movs	r3, #0
 8002f58:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          return HAL_TIMEOUT;
 8002f5c:	2003      	movs	r0, #3
 8002f5e:	bd70      	pop	{r4, r5, r6, pc}
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f60:	2210      	movs	r2, #16
 8002f62:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f64:	2220      	movs	r2, #32
 8002f66:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    __HAL_I2C_RESET_CR2(hi2c);
 8002f68:	6859      	ldr	r1, [r3, #4]
 8002f6a:	4a06      	ldr	r2, [pc, #24]	; (8002f84 <I2C_IsAcknowledgeFailed+0x8c>)
 8002f6c:	400a      	ands	r2, r1
 8002f6e:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002f70:	2304      	movs	r3, #4
 8002f72:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
    hi2c->State= HAL_I2C_STATE_READY;
 8002f76:	2001      	movs	r0, #1

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f78:	2300      	movs	r3, #0

    /* Clear Configuration Register 2 */
    __HAL_I2C_RESET_CR2(hi2c);

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
    hi2c->State= HAL_I2C_STATE_READY;
 8002f7a:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f7e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

    return HAL_ERROR;
  }
  return HAL_OK;
}
 8002f82:	bd70      	pop	{r4, r5, r6, pc}
 8002f84:	fe00e800 	.word	0xfe00e800

08002f88 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Status: The new Flag status (SET or RESET).
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout)  
{  
 8002f88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f8c:	4604      	mov	r4, r0
 8002f8e:	460e      	mov	r6, r1
 8002f90:	4690      	mov	r8, r2
 8002f92:	461d      	mov	r5, r3
  uint32_t tickstart = HAL_GetTick();
 8002f94:	f7fe ff38 	bl	8001e08 <HAL_GetTick>
 8002f98:	4607      	mov	r7, r0
     
  /* Wait until flag is set */
  if(Status == RESET)
 8002f9a:	f1b8 0f00 	cmp.w	r8, #0
 8002f9e:	d125      	bne.n	8002fec <I2C_WaitOnFlagUntilTimeout+0x64>
  {    
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002fa0:	6822      	ldr	r2, [r4, #0]
 8002fa2:	6993      	ldr	r3, [r2, #24]
 8002fa4:	4033      	ands	r3, r6
 8002fa6:	42b3      	cmp	r3, r6
 8002fa8:	d00e      	beq.n	8002fc8 <I2C_WaitOnFlagUntilTimeout+0x40>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8002faa:	1c69      	adds	r1, r5, #1
 8002fac:	d0f9      	beq.n	8002fa2 <I2C_WaitOnFlagUntilTimeout+0x1a>
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8002fae:	b17d      	cbz	r5, 8002fd0 <I2C_WaitOnFlagUntilTimeout+0x48>
 8002fb0:	f7fe ff2a 	bl	8001e08 <HAL_GetTick>
 8002fb4:	1bc0      	subs	r0, r0, r7
 8002fb6:	42a8      	cmp	r0, r5
 8002fb8:	d9f2      	bls.n	8002fa0 <I2C_WaitOnFlagUntilTimeout+0x18>
 8002fba:	e009      	b.n	8002fd0 <I2C_WaitOnFlagUntilTimeout+0x48>
  else
  {
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8002fbc:	1c6b      	adds	r3, r5, #1
 8002fbe:	d106      	bne.n	8002fce <I2C_WaitOnFlagUntilTimeout+0x46>
      }
    }
  }
  else
  {
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
 8002fc0:	6993      	ldr	r3, [r2, #24]
 8002fc2:	4033      	ands	r3, r6
 8002fc4:	42b3      	cmp	r3, r6
 8002fc6:	d0f9      	beq.n	8002fbc <I2C_WaitOnFlagUntilTimeout+0x34>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 8002fc8:	2000      	movs	r0, #0
 8002fca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8002fce:	b945      	cbnz	r5, 8002fe2 <I2C_WaitOnFlagUntilTimeout+0x5a>
        {
          hi2c->State= HAL_I2C_STATE_READY;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          return HAL_TIMEOUT;
 8002fdc:	2003      	movs	r0, #3
 8002fde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8002fe2:	f7fe ff11 	bl	8001e08 <HAL_GetTick>
 8002fe6:	1bc0      	subs	r0, r0, r7
 8002fe8:	42a8      	cmp	r0, r5
 8002fea:	d8f1      	bhi.n	8002fd0 <I2C_WaitOnFlagUntilTimeout+0x48>
      }
    }
  }
  else
  {
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
 8002fec:	6822      	ldr	r2, [r4, #0]
 8002fee:	e7e7      	b.n	8002fc0 <I2C_WaitOnFlagUntilTimeout+0x38>

08002ff0 <I2C_WaitOnTXISFlagUntilTimeout>:
  *                the configuration information for the specified I2C.
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout)  
{  
 8002ff0:	b570      	push	{r4, r5, r6, lr}
 8002ff2:	4604      	mov	r4, r0
 8002ff4:	460d      	mov	r5, r1
  uint32_t tickstart = HAL_GetTick();
 8002ff6:	f7fe ff07 	bl	8001e08 <HAL_GetTick>
 8002ffa:	4606      	mov	r6, r0
  
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002ffc:	6823      	ldr	r3, [r4, #0]
 8002ffe:	699b      	ldr	r3, [r3, #24]
 8003000:	0798      	lsls	r0, r3, #30
 8003002:	d41b      	bmi.n	800303c <I2C_WaitOnTXISFlagUntilTimeout+0x4c>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout) != HAL_OK)
 8003004:	4620      	mov	r0, r4
 8003006:	4629      	mov	r1, r5
 8003008:	f7ff ff76 	bl	8002ef8 <I2C_IsAcknowledgeFailed>
 800300c:	b9c0      	cbnz	r0, 8003040 <I2C_WaitOnTXISFlagUntilTimeout+0x50>
    {
      return HAL_ERROR;
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800300e:	1c6b      	adds	r3, r5, #1
 8003010:	d0f4      	beq.n	8002ffc <I2C_WaitOnTXISFlagUntilTimeout+0xc>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003012:	b96d      	cbnz	r5, 8003030 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003014:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 8003018:	f043 0320 	orr.w	r3, r3, #32
 800301c:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
        hi2c->State= HAL_I2C_STATE_READY;
 8003020:	2301      	movs	r3, #1
 8003022:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003026:	2300      	movs	r3, #0
 8003028:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 800302c:	2003      	movs	r0, #3
 800302e:	bd70      	pop	{r4, r5, r6, pc}
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003030:	f7fe feea 	bl	8001e08 <HAL_GetTick>
 8003034:	1b80      	subs	r0, r0, r6
 8003036:	42a8      	cmp	r0, r5
 8003038:	d9e0      	bls.n	8002ffc <I2C_WaitOnTXISFlagUntilTimeout+0xc>
 800303a:	e7eb      	b.n	8003014 <I2C_WaitOnTXISFlagUntilTimeout+0x24>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;      
 800303c:	2000      	movs	r0, #0
 800303e:	bd70      	pop	{r4, r5, r6, pc}
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout) != HAL_OK)
    {
      return HAL_ERROR;
 8003040:	2001      	movs	r0, #1
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;      
}
 8003042:	bd70      	pop	{r4, r5, r6, pc}

08003044 <I2C_RequestMemoryWrite>:
  * @param  MemAddSize: Size of internal memory address
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)   
{
 8003044:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003046:	9d08      	ldr	r5, [sp, #32]
 8003048:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800304a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  * @param  MemAddSize: Size of internal memory address
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)   
{
 800304e:	4604      	mov	r4, r0
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003050:	9300      	str	r3, [sp, #0]
  * @param  MemAddSize: Size of internal memory address
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)   
{
 8003052:	4616      	mov	r6, r2
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003054:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003058:	b2fa      	uxtb	r2, r7
 800305a:	f7ff ff3b 	bl	8002ed4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 800305e:	4620      	mov	r0, r4
 8003060:	4629      	mov	r1, r5
 8003062:	f7ff ffc5 	bl	8002ff0 <I2C_WaitOnTXISFlagUntilTimeout>
 8003066:	b130      	cbz	r0, 8003076 <I2C_RequestMemoryWrite+0x32>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003068:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 800306c:	2b04      	cmp	r3, #4
    {
      return HAL_ERROR;
 800306e:	bf0c      	ite	eq
 8003070:	2001      	moveq	r0, #1
    }
    else
    {
      return HAL_TIMEOUT;
 8003072:	2003      	movne	r0, #3
 8003074:	e017      	b.n	80030a6 <I2C_RequestMemoryWrite+0x62>
    }
  }

  /* If Memory address size is 8Bit */
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003076:	2f01      	cmp	r7, #1
 8003078:	6823      	ldr	r3, [r4, #0]
 800307a:	d008      	beq.n	800308e <I2C_RequestMemoryWrite+0x4a>
  }      
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = __HAL_I2C_MEM_ADD_MSB(MemAddress); 
 800307c:	0a32      	lsrs	r2, r6, #8
 800307e:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Wait until TXIS flag is set */
    if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 8003080:	4620      	mov	r0, r4
 8003082:	4629      	mov	r1, r5
 8003084:	f7ff ffb4 	bl	8002ff0 <I2C_WaitOnTXISFlagUntilTimeout>
 8003088:	2800      	cmp	r0, #0
 800308a:	d1ed      	bne.n	8003068 <I2C_RequestMemoryWrite+0x24>
        return HAL_TIMEOUT;
      }
    }
    
    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = __HAL_I2C_MEM_ADD_LSB(MemAddress);  
 800308c:	6823      	ldr	r3, [r4, #0]
 800308e:	b2f6      	uxtb	r6, r6
 8003090:	629e      	str	r6, [r3, #40]	; 0x28
  }
  
  /* Wait until TCR flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout) != HAL_OK)      
 8003092:	4620      	mov	r0, r4
 8003094:	2180      	movs	r1, #128	; 0x80
 8003096:	2200      	movs	r2, #0
 8003098:	462b      	mov	r3, r5
 800309a:	f7ff ff75 	bl	8002f88 <I2C_WaitOnFlagUntilTimeout>
  {
    return HAL_TIMEOUT;
 800309e:	2800      	cmp	r0, #0
 80030a0:	bf14      	ite	ne
 80030a2:	2003      	movne	r0, #3
 80030a4:	2000      	moveq	r0, #0
  }

return HAL_OK;
}
 80030a6:	b003      	add	sp, #12
 80030a8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080030aa <I2C_RequestMemoryRead>:
  * @param  MemAddSize: Size of internal memory address
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)
{
 80030aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80030ac:	9d08      	ldr	r5, [sp, #32]
 80030ae:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80030b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  * @param  MemAddSize: Size of internal memory address
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)
{
 80030b4:	4604      	mov	r4, r0
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80030b6:	9300      	str	r3, [sp, #0]
  * @param  MemAddSize: Size of internal memory address
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)
{
 80030b8:	4616      	mov	r6, r2
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80030ba:	2300      	movs	r3, #0
 80030bc:	b2fa      	uxtb	r2, r7
 80030be:	f7ff ff09 	bl	8002ed4 <I2C_TransferConfig>
  
  /* Wait until TXIS flag is set */
  if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 80030c2:	4620      	mov	r0, r4
 80030c4:	4629      	mov	r1, r5
 80030c6:	f7ff ff93 	bl	8002ff0 <I2C_WaitOnTXISFlagUntilTimeout>
 80030ca:	b130      	cbz	r0, 80030da <I2C_RequestMemoryRead+0x30>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030cc:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 80030d0:	2b04      	cmp	r3, #4
    {
      return HAL_ERROR;
 80030d2:	bf0c      	ite	eq
 80030d4:	2001      	moveq	r0, #1
    }
    else
    {
      return HAL_TIMEOUT;
 80030d6:	2003      	movne	r0, #3
 80030d8:	e017      	b.n	800310a <I2C_RequestMemoryRead+0x60>
    }
  }
  
  /* If Memory address size is 8Bit */
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80030da:	2f01      	cmp	r7, #1
 80030dc:	6823      	ldr	r3, [r4, #0]
 80030de:	d008      	beq.n	80030f2 <I2C_RequestMemoryRead+0x48>
  }      
  /* If Mememory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = __HAL_I2C_MEM_ADD_MSB(MemAddress); 
 80030e0:	0a32      	lsrs	r2, r6, #8
 80030e2:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Wait until TXIS flag is set */
    if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 80030e4:	4620      	mov	r0, r4
 80030e6:	4629      	mov	r1, r5
 80030e8:	f7ff ff82 	bl	8002ff0 <I2C_WaitOnTXISFlagUntilTimeout>
 80030ec:	2800      	cmp	r0, #0
 80030ee:	d1ed      	bne.n	80030cc <I2C_RequestMemoryRead+0x22>
        return HAL_TIMEOUT;
      }
    }
    
    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = __HAL_I2C_MEM_ADD_LSB(MemAddress);  
 80030f0:	6823      	ldr	r3, [r4, #0]
 80030f2:	b2f6      	uxtb	r6, r6
 80030f4:	629e      	str	r6, [r3, #40]	; 0x28
  }
  
  /* Wait until TC flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout) != HAL_OK)      
 80030f6:	4620      	mov	r0, r4
 80030f8:	2140      	movs	r1, #64	; 0x40
 80030fa:	2200      	movs	r2, #0
 80030fc:	462b      	mov	r3, r5
 80030fe:	f7ff ff43 	bl	8002f88 <I2C_WaitOnFlagUntilTimeout>
  {
    return HAL_TIMEOUT;
 8003102:	2800      	cmp	r0, #0
 8003104:	bf14      	ite	ne
 8003106:	2003      	movne	r0, #3
 8003108:	2000      	moveq	r0, #0
  }
  
  return HAL_OK;
}
 800310a:	b003      	add	sp, #12
 800310c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800310e <I2C_WaitOnSTOPFlagUntilTimeout>:
  *                the configuration information for the specified I2C.
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout)
{  
 800310e:	b570      	push	{r4, r5, r6, lr}
 8003110:	4604      	mov	r4, r0
 8003112:	460d      	mov	r5, r1
  uint32_t tickstart = 0x00;
  tickstart = HAL_GetTick();
 8003114:	f7fe fe78 	bl	8001e08 <HAL_GetTick>
 8003118:	4606      	mov	r6, r0
  
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800311a:	6823      	ldr	r3, [r4, #0]
 800311c:	699b      	ldr	r3, [r3, #24]
 800311e:	069a      	lsls	r2, r3, #26
 8003120:	d419      	bmi.n	8003156 <I2C_WaitOnSTOPFlagUntilTimeout+0x48>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout) != HAL_OK)
 8003122:	4620      	mov	r0, r4
 8003124:	4629      	mov	r1, r5
 8003126:	f7ff fee7 	bl	8002ef8 <I2C_IsAcknowledgeFailed>
 800312a:	b9b0      	cbnz	r0, 800315a <I2C_WaitOnSTOPFlagUntilTimeout+0x4c>
    {
      return HAL_ERROR;
    }
		
    /* Check for the Timeout */
    if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 800312c:	b96d      	cbnz	r5, 800314a <I2C_WaitOnSTOPFlagUntilTimeout+0x3c>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800312e:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 8003132:	f043 0320 	orr.w	r3, r3, #32
 8003136:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
      hi2c->State= HAL_I2C_STATE_READY;
 800313a:	2301      	movs	r3, #1
 800313c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003140:	2300      	movs	r3, #0
 8003142:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 8003146:	2003      	movs	r0, #3
 8003148:	bd70      	pop	{r4, r5, r6, pc}
    {
      return HAL_ERROR;
    }
		
    /* Check for the Timeout */
    if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 800314a:	f7fe fe5d 	bl	8001e08 <HAL_GetTick>
 800314e:	1b80      	subs	r0, r0, r6
 8003150:	42a8      	cmp	r0, r5
 8003152:	d9e2      	bls.n	800311a <I2C_WaitOnSTOPFlagUntilTimeout+0xc>
 8003154:	e7eb      	b.n	800312e <I2C_WaitOnSTOPFlagUntilTimeout+0x20>
      __HAL_UNLOCK(hi2c);

      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 8003156:	2000      	movs	r0, #0
 8003158:	bd70      	pop	{r4, r5, r6, pc}
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout) != HAL_OK)
    {
      return HAL_ERROR;
 800315a:	2001      	movs	r0, #1

      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
}
 800315c:	bd70      	pop	{r4, r5, r6, pc}

0800315e <HAL_I2C_MspInit>:
  * @param  hi2c : Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
 __weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 800315e:	4770      	bx	lr

08003160 <HAL_I2C_Init>:
  * @param  hi2c : Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{ 
 8003160:	b510      	push	{r4, lr}
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8003162:	4604      	mov	r4, r0
 8003164:	2800      	cmp	r0, #0
 8003166:	d041      	beq.n	80031ec <HAL_I2C_Init+0x8c>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8003168:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 800316c:	b90b      	cbnz	r3, 8003172 <HAL_I2C_Init+0x12>
  {
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800316e:	f7ff fff6 	bl	800315e <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003172:	2302      	movs	r3, #2
 8003174:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  
  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003178:	6823      	ldr	r3, [r4, #0]
 800317a:	68e1      	ldr	r1, [r4, #12]
 800317c:	681a      	ldr	r2, [r3, #0]
 800317e:	f022 0201 	bic.w	r2, r2, #1
 8003182:	601a      	str	r2, [r3, #0]
  
  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003184:	6862      	ldr	r2, [r4, #4]
 8003186:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800318a:	611a      	str	r2, [r3, #16]
  
  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800318c:	689a      	ldr	r2, [r3, #8]
 800318e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003192:	609a      	str	r2, [r3, #8]
  if(hi2c->Init.OwnAddress1 != 0)
 8003194:	68a2      	ldr	r2, [r4, #8]
 8003196:	b142      	cbz	r2, 80031aa <HAL_I2C_Init+0x4a>
  {
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003198:	2901      	cmp	r1, #1
 800319a:	d103      	bne.n	80031a4 <HAL_I2C_Init+0x44>
    {
      hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800319c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80031a0:	609a      	str	r2, [r3, #8]
 80031a2:	e007      	b.n	80031b4 <HAL_I2C_Init+0x54>
    }
    else /* I2C_ADDRESSINGMODE_10BIT */
    {
      hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80031a4:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80031a8:	609a      	str	r2, [r3, #8]
    }
  }
  
  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80031aa:	2902      	cmp	r1, #2
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80031ac:	bf04      	itt	eq
 80031ae:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 80031b2:	605a      	streq	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80031b4:	685a      	ldr	r2, [r3, #4]
  
  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80031b6:	6961      	ldr	r1, [r4, #20]
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80031b8:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80031bc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80031c0:	605a      	str	r2, [r3, #4]
  
  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80031c2:	6922      	ldr	r2, [r4, #16]
 80031c4:	4311      	orrs	r1, r2
 80031c6:	69a2      	ldr	r2, [r4, #24]
 80031c8:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
 80031cc:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80031ce:	6a21      	ldr	r1, [r4, #32]
 80031d0:	69e2      	ldr	r2, [r4, #28]
 80031d2:	430a      	orrs	r2, r1
 80031d4:	601a      	str	r2, [r3, #0]
  
  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	f042 0201 	orr.w	r2, r2, #1
 80031dc:	601a      	str	r2, [r3, #0]
  
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031de:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 80031e0:	2301      	movs	r3, #1
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
  
  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
  
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031e2:	f884 0036 	strb.w	r0, [r4, #54]	; 0x36
  hi2c->State = HAL_I2C_STATE_READY;
 80031e6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  
  return HAL_OK;
 80031ea:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{ 
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
  {
    return HAL_ERROR;
 80031ec:	2001      	movs	r0, #1
  
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
  hi2c->State = HAL_I2C_STATE_READY;
  
  return HAL_OK;
}
 80031ee:	bd10      	pop	{r4, pc}

080031f0 <HAL_I2C_MspDeInit>:
  * @param  hi2c : Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
 __weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 80031f0:	4770      	bx	lr

080031f2 <HAL_I2C_DeInit>:
  * @param  hi2c : Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80031f2:	b510      	push	{r4, lr}
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 80031f4:	4604      	mov	r4, r0
 80031f6:	b188      	cbz	r0, 800321c <HAL_I2C_DeInit+0x2a>
  }
  
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  
  hi2c->State = HAL_I2C_STATE_BUSY;
 80031f8:	2302      	movs	r3, #2
 80031fa:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
  
  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80031fe:	6803      	ldr	r3, [r0, #0]
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	f022 0201 	bic.w	r2, r2, #1
 8003206:	601a      	str	r2, [r3, #0]
  
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003208:	f7ff fff2 	bl	80031f0 <HAL_I2C_MspDeInit>
  
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800320c:	2000      	movs	r0, #0
 800320e:	f884 0036 	strb.w	r0, [r4, #54]	; 0x36
  hi2c->State = HAL_I2C_STATE_RESET;
  
  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003212:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
  
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
  
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
  hi2c->State = HAL_I2C_STATE_RESET;
 8003216:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
  
  /* Release Lock */
  __HAL_UNLOCK(hi2c);

  return HAL_OK;
 800321a:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
  {
    return HAL_ERROR;
 800321c:	2001      	movs	r0, #1
  
  /* Release Lock */
  __HAL_UNLOCK(hi2c);

  return HAL_OK;
}
 800321e:	bd10      	pop	{r4, pc}

08003220 <HAL_I2C_Mem_Write>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003220:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  uint32_t Sizetmp = 0;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 8003224:	f890 a035 	ldrb.w	sl, [r0, #53]	; 0x35
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003228:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
 800322c:	f8bd 502c 	ldrh.w	r5, [sp, #44]	; 0x2c
 8003230:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
  uint32_t Sizetmp = 0;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 8003234:	fa5f fa8a 	uxtb.w	sl, sl
 8003238:	f1ba 0f01 	cmp.w	sl, #1
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800323c:	4604      	mov	r4, r0
 800323e:	460f      	mov	r7, r1
  uint32_t Sizetmp = 0;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 8003240:	d164      	bne.n	800330c <HAL_I2C_Mem_Write+0xec>
  { 
    if((pData == NULL) || (Size == 0)) 
 8003242:	f1b8 0f00 	cmp.w	r8, #0
 8003246:	d101      	bne.n	800324c <HAL_I2C_Mem_Write+0x2c>
    {
      return  HAL_ERROR;                                    
 8003248:	2001      	movs	r0, #1
 800324a:	e062      	b.n	8003312 <HAL_I2C_Mem_Write+0xf2>
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
  { 
    if((pData == NULL) || (Size == 0)) 
 800324c:	2d00      	cmp	r5, #0
 800324e:	d0fb      	beq.n	8003248 <HAL_I2C_Mem_Write+0x28>
    {
      return  HAL_ERROR;                                    
    }

    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003250:	6806      	ldr	r6, [r0, #0]
 8003252:	69b6      	ldr	r6, [r6, #24]
 8003254:	f416 4600 	ands.w	r6, r6, #32768	; 0x8000
 8003258:	d158      	bne.n	800330c <HAL_I2C_Mem_Write+0xec>
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800325a:	f890 c034 	ldrb.w	ip, [r0, #52]	; 0x34
 800325e:	f1bc 0f01 	cmp.w	ip, #1
 8003262:	d053      	beq.n	800330c <HAL_I2C_Mem_Write+0xec>
    
    hi2c->State = HAL_I2C_STATE_MEM_BUSY_TX;
 8003264:	f04f 0e52 	mov.w	lr, #82	; 0x52
 8003268:	f880 e035 	strb.w	lr, [r0, #53]	; 0x35
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800326c:	f880 a034 	strb.w	sl, [r0, #52]	; 0x34
    
    hi2c->State = HAL_I2C_STATE_MEM_BUSY_TX;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003270:	f880 6036 	strb.w	r6, [r0, #54]	; 0x36
    
    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout) != HAL_OK)
 8003274:	f8cd 9000 	str.w	r9, [sp]
 8003278:	f7ff fee4 	bl	8003044 <I2C_RequestMemoryWrite>
 800327c:	b120      	cbz	r0, 8003288 <HAL_I2C_Mem_Write+0x68>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800327e:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003282:	f884 6034 	strb.w	r6, [r4, #52]	; 0x34
 8003286:	e031      	b.n	80032ec <HAL_I2C_Mem_Write+0xcc>

    /* Set NBYTES to write and reload if size > 255 */
    /* Size > 255, need to set RELOAD bit */
    if(Size > 255)
    {
      I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003288:	9000      	str	r0, [sp, #0]
        {
          return HAL_TIMEOUT;
        }

        
        if(Size > 255)
 800328a:	2dff      	cmp	r5, #255	; 0xff
        {
          I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800328c:	4620      	mov	r0, r4
 800328e:	4639      	mov	r1, r7
        {
          return HAL_TIMEOUT;
        }

        
        if(Size > 255)
 8003290:	d81c      	bhi.n	80032cc <HAL_I2C_Mem_Write+0xac>
      I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      Sizetmp = 255;
    }
    else
    {
      I2C_TransferConfig(hi2c,DevAddress,Size, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003292:	b2ea      	uxtb	r2, r5
 8003294:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003298:	f7ff fe1c 	bl	8002ed4 <I2C_TransferConfig>
      Sizetmp = Size;
 800329c:	462e      	mov	r6, r5
    }
    
    do
    {
      /* Wait until TXIS flag is set */
      if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 800329e:	4620      	mov	r0, r4
 80032a0:	4649      	mov	r1, r9
 80032a2:	f7ff fea5 	bl	8002ff0 <I2C_WaitOnTXISFlagUntilTimeout>
 80032a6:	b9f8      	cbnz	r0, 80032e8 <HAL_I2C_Mem_Write+0xc8>
          return HAL_TIMEOUT;
        }
      }
     
      /* Write data to DR */
      hi2c->Instance->TXDR = (*pData++);
 80032a8:	6823      	ldr	r3, [r4, #0]
 80032aa:	f818 2b01 	ldrb.w	r2, [r8], #1
      Sizetmp--;
      Size--;
 80032ae:	3d01      	subs	r5, #1

      if((Sizetmp == 0)&&(Size!=0))
 80032b0:	3e01      	subs	r6, #1
          return HAL_TIMEOUT;
        }
      }
     
      /* Write data to DR */
      hi2c->Instance->TXDR = (*pData++);
 80032b2:	629a      	str	r2, [r3, #40]	; 0x28
      Sizetmp--;
      Size--;
 80032b4:	b2ad      	uxth	r5, r5

      if((Sizetmp == 0)&&(Size!=0))
 80032b6:	d110      	bne.n	80032da <HAL_I2C_Mem_Write+0xba>
 80032b8:	b18d      	cbz	r5, 80032de <HAL_I2C_Mem_Write+0xbe>
      {
        /* Wait until TCR flag is set */
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout) != HAL_OK)      
 80032ba:	4620      	mov	r0, r4
 80032bc:	2180      	movs	r1, #128	; 0x80
 80032be:	4632      	mov	r2, r6
 80032c0:	464b      	mov	r3, r9
 80032c2:	f7ff fe61 	bl	8002f88 <I2C_WaitOnFlagUntilTimeout>
 80032c6:	bb18      	cbnz	r0, 8003310 <HAL_I2C_Mem_Write+0xf0>
        }

        
        if(Size > 255)
        {
          I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80032c8:	9600      	str	r6, [sp, #0]
 80032ca:	e7de      	b.n	800328a <HAL_I2C_Mem_Write+0x6a>
 80032cc:	22ff      	movs	r2, #255	; 0xff
 80032ce:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80032d2:	f7ff fdff 	bl	8002ed4 <I2C_TransferConfig>
          Sizetmp = 255;
 80032d6:	26ff      	movs	r6, #255	; 0xff
 80032d8:	e7e1      	b.n	800329e <HAL_I2C_Mem_Write+0x7e>
          I2C_TransferConfig(hi2c,DevAddress,Size, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
          Sizetmp = Size;
        }
      }
      
    }while(Size > 0);
 80032da:	2d00      	cmp	r5, #0
 80032dc:	d1df      	bne.n	800329e <HAL_I2C_Mem_Write+0x7e>
    
    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */ 
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, I2C_TIMEOUT_STOPF) != HAL_OK)
 80032de:	4620      	mov	r0, r4
 80032e0:	2119      	movs	r1, #25
 80032e2:	f7ff ff14 	bl	800310e <I2C_WaitOnSTOPFlagUntilTimeout>
 80032e6:	b120      	cbz	r0, 80032f2 <HAL_I2C_Mem_Write+0xd2>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032e8:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 80032ec:	2b04      	cmp	r3, #4
 80032ee:	d10f      	bne.n	8003310 <HAL_I2C_Mem_Write+0xf0>
 80032f0:	e7aa      	b.n	8003248 <HAL_I2C_Mem_Write+0x28>
        return HAL_TIMEOUT;
      }
    }
    
    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80032f2:	6823      	ldr	r3, [r4, #0]
 80032f4:	2220      	movs	r2, #32
 80032f6:	61da      	str	r2, [r3, #28]
  	
    /* Clear Configuration Register 2 */
    __HAL_I2C_RESET_CR2(hi2c);
 80032f8:	6859      	ldr	r1, [r3, #4]
 80032fa:	4a07      	ldr	r2, [pc, #28]	; (8003318 <HAL_I2C_Mem_Write+0xf8>)
 80032fc:	400a      	ands	r2, r1
 80032fe:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY; 	  
 8003300:	2301      	movs	r3, #1
 8003302:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003306:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    
    return HAL_OK;
 800330a:	e002      	b.n	8003312 <HAL_I2C_Mem_Write+0xf2>
  }
  else
  {
    return HAL_BUSY;
 800330c:	2002      	movs	r0, #2
 800330e:	e000      	b.n	8003312 <HAL_I2C_Mem_Write+0xf2>
      if((Sizetmp == 0)&&(Size!=0))
      {
        /* Wait until TCR flag is set */
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout) != HAL_OK)      
        {
          return HAL_TIMEOUT;
 8003310:	2003      	movs	r0, #3
  }
  else
  {
    return HAL_BUSY;
  }
}
 8003312:	b002      	add	sp, #8
 8003314:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003318:	fe00e800 	.word	0xfe00e800

0800331c <HAL_I2C_Mem_Read>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800331c:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  uint32_t Sizetmp = 0;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 8003320:	f890 a035 	ldrb.w	sl, [r0, #53]	; 0x35
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003324:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
 8003328:	f8bd 502c 	ldrh.w	r5, [sp, #44]	; 0x2c
 800332c:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
  uint32_t Sizetmp = 0;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 8003330:	fa5f fa8a 	uxtb.w	sl, sl
 8003334:	f1ba 0f01 	cmp.w	sl, #1
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003338:	4604      	mov	r4, r0
 800333a:	460f      	mov	r7, r1
  uint32_t Sizetmp = 0;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 800333c:	d16c      	bne.n	8003418 <HAL_I2C_Mem_Read+0xfc>
  {    
    if((pData == NULL) || (Size == 0)) 
 800333e:	f1b8 0f00 	cmp.w	r8, #0
 8003342:	d101      	bne.n	8003348 <HAL_I2C_Mem_Read+0x2c>
    {
      return  HAL_ERROR;                                    
 8003344:	2001      	movs	r0, #1
 8003346:	e068      	b.n	800341a <HAL_I2C_Mem_Read+0xfe>
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
  {    
    if((pData == NULL) || (Size == 0)) 
 8003348:	2d00      	cmp	r5, #0
 800334a:	d0fb      	beq.n	8003344 <HAL_I2C_Mem_Read+0x28>
    {
      return  HAL_ERROR;                                    
    }

    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800334c:	6806      	ldr	r6, [r0, #0]
 800334e:	69b6      	ldr	r6, [r6, #24]
 8003350:	f416 4600 	ands.w	r6, r6, #32768	; 0x8000
 8003354:	d160      	bne.n	8003418 <HAL_I2C_Mem_Read+0xfc>
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003356:	f890 c034 	ldrb.w	ip, [r0, #52]	; 0x34
 800335a:	f1bc 0f01 	cmp.w	ip, #1
 800335e:	d05b      	beq.n	8003418 <HAL_I2C_Mem_Read+0xfc>
    
    hi2c->State = HAL_I2C_STATE_MEM_BUSY_RX;
 8003360:	f04f 0e62 	mov.w	lr, #98	; 0x62
 8003364:	f880 e035 	strb.w	lr, [r0, #53]	; 0x35
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003368:	f880 a034 	strb.w	sl, [r0, #52]	; 0x34
    
    hi2c->State = HAL_I2C_STATE_MEM_BUSY_RX;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800336c:	f880 6036 	strb.w	r6, [r0, #54]	; 0x36
    
    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout) != HAL_OK)
 8003370:	f8cd 9000 	str.w	r9, [sp]
 8003374:	f7ff fe99 	bl	80030aa <I2C_RequestMemoryRead>
 8003378:	b120      	cbz	r0, 8003384 <HAL_I2C_Mem_Read+0x68>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800337a:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800337e:	f884 6034 	strb.w	r6, [r4, #52]	; 0x34
 8003382:	e038      	b.n	80033f6 <HAL_I2C_Mem_Read+0xda>
 8003384:	f44f 5310 	mov.w	r3, #9216	; 0x2400
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if size > 255 and generate RESTART */
    /* Size > 255, need to set RELOAD bit */
    if(Size > 255)
 8003388:	2dff      	cmp	r5, #255	; 0xff
    {
      I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800338a:	9300      	str	r3, [sp, #0]
 800338c:	4620      	mov	r0, r4
 800338e:	4639      	mov	r1, r7
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout) != HAL_OK)      
        {
          return HAL_TIMEOUT;
        }
        
        if(Size > 255)
 8003390:	d821      	bhi.n	80033d6 <HAL_I2C_Mem_Read+0xba>
      I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
      Sizetmp = 255;
    }
    else
    {
      I2C_TransferConfig(hi2c,DevAddress,Size, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8003392:	b2ea      	uxtb	r2, r5
 8003394:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003398:	f7ff fd9c 	bl	8002ed4 <I2C_TransferConfig>
      Sizetmp = Size;
 800339c:	462e      	mov	r6, r5
    }
    
    do
    {  
      /* Wait until RXNE flag is set */
      if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout) != HAL_OK)      
 800339e:	4620      	mov	r0, r4
 80033a0:	2104      	movs	r1, #4
 80033a2:	2200      	movs	r2, #0
 80033a4:	464b      	mov	r3, r9
 80033a6:	f7ff fdef 	bl	8002f88 <I2C_WaitOnFlagUntilTimeout>
 80033aa:	bb30      	cbnz	r0, 80033fa <HAL_I2C_Mem_Read+0xde>
      {
        return HAL_TIMEOUT;
      }
          
      /* Read data from RXDR */
      (*pData++) = hi2c->Instance->RXDR;
 80033ac:	6823      	ldr	r3, [r4, #0]
 80033ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24

      /* Decrement the Size counter */
      Sizetmp--;
      Size--;   
 80033b0:	3d01      	subs	r5, #1

      if((Sizetmp == 0)&&(Size!=0))
 80033b2:	3e01      	subs	r6, #1
      {
        return HAL_TIMEOUT;
      }
          
      /* Read data from RXDR */
      (*pData++) = hi2c->Instance->RXDR;
 80033b4:	f808 3b01 	strb.w	r3, [r8], #1

      /* Decrement the Size counter */
      Sizetmp--;
      Size--;   
 80033b8:	b2ad      	uxth	r5, r5

      if((Sizetmp == 0)&&(Size!=0))
 80033ba:	d113      	bne.n	80033e4 <HAL_I2C_Mem_Read+0xc8>
 80033bc:	b1a5      	cbz	r5, 80033e8 <HAL_I2C_Mem_Read+0xcc>
      {
        /* Wait until TCR flag is set */
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout) != HAL_OK)      
 80033be:	4620      	mov	r0, r4
 80033c0:	2180      	movs	r1, #128	; 0x80
 80033c2:	4632      	mov	r2, r6
 80033c4:	464b      	mov	r3, r9
 80033c6:	f7ff fddf 	bl	8002f88 <I2C_WaitOnFlagUntilTimeout>
 80033ca:	b9b0      	cbnz	r0, 80033fa <HAL_I2C_Mem_Read+0xde>
          return HAL_TIMEOUT;
        }
        
        if(Size > 255)
        {
          I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80033cc:	9600      	str	r6, [sp, #0]
 80033ce:	4620      	mov	r0, r4
 80033d0:	4639      	mov	r1, r7
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout) != HAL_OK)      
        {
          return HAL_TIMEOUT;
        }
        
        if(Size > 255)
 80033d2:	2dff      	cmp	r5, #255	; 0xff
 80033d4:	e7dc      	b.n	8003390 <HAL_I2C_Mem_Read+0x74>
        {
          I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80033d6:	22ff      	movs	r2, #255	; 0xff
 80033d8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80033dc:	f7ff fd7a 	bl	8002ed4 <I2C_TransferConfig>
          Sizetmp = 255;
 80033e0:	26ff      	movs	r6, #255	; 0xff
 80033e2:	e7dc      	b.n	800339e <HAL_I2C_Mem_Read+0x82>
          I2C_TransferConfig(hi2c,DevAddress,Size, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
          Sizetmp = Size;
        }
      }

    }while(Size > 0);
 80033e4:	2d00      	cmp	r5, #0
 80033e6:	d1da      	bne.n	800339e <HAL_I2C_Mem_Read+0x82>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */ 
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, I2C_TIMEOUT_STOPF) != HAL_OK)
 80033e8:	4620      	mov	r0, r4
 80033ea:	2119      	movs	r1, #25
 80033ec:	f7ff fe8f 	bl	800310e <I2C_WaitOnSTOPFlagUntilTimeout>
 80033f0:	b128      	cbz	r0, 80033fe <HAL_I2C_Mem_Read+0xe2>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033f2:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 80033f6:	2b04      	cmp	r3, #4
 80033f8:	d0a4      	beq.n	8003344 <HAL_I2C_Mem_Read+0x28>
      {
        return HAL_ERROR;
      }
      else
      {
        return HAL_TIMEOUT;
 80033fa:	2003      	movs	r0, #3
 80033fc:	e00d      	b.n	800341a <HAL_I2C_Mem_Read+0xfe>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80033fe:	6823      	ldr	r3, [r4, #0]
 8003400:	2220      	movs	r2, #32
 8003402:	61da      	str	r2, [r3, #28]
  	
    /* Clear Configuration Register 2 */
    __HAL_I2C_RESET_CR2(hi2c);
 8003404:	6859      	ldr	r1, [r3, #4]
 8003406:	4a06      	ldr	r2, [pc, #24]	; (8003420 <HAL_I2C_Mem_Read+0x104>)
 8003408:	400a      	ands	r2, r1
 800340a:	605a      	str	r2, [r3, #4]
    
    hi2c->State = HAL_I2C_STATE_READY;
 800340c:	2301      	movs	r3, #1
 800340e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003412:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    
    return HAL_OK;
 8003416:	e000      	b.n	800341a <HAL_I2C_Mem_Read+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003418:	2002      	movs	r0, #2
  }
}
 800341a:	b002      	add	sp, #8
 800341c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003420:	fe00e800 	.word	0xfe00e800

08003424 <HAL_I2C_GetState>:
  * @param  hi2c : I2C handle
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
  return hi2c->State;
 8003424:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
}
 8003428:	4770      	bx	lr

0800342a <SPI_WaitFlagStateUntilTimeout>:
  * @param State : flag state to check
  * @param Timeout : Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout)
{
 800342a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800342e:	4604      	mov	r4, r0
 8003430:	460f      	mov	r7, r1
 8003432:	4616      	mov	r6, r2
 8003434:	461d      	mov	r5, r3
  uint32_t tickstart = HAL_GetTick();
 8003436:	f7fe fce7 	bl	8001e08 <HAL_GetTick>
 800343a:	4680      	mov	r8, r0
     
  while((hspi->Instance->SR & Flag) != State)
 800343c:	6822      	ldr	r2, [r4, #0]
 800343e:	6893      	ldr	r3, [r2, #8]
 8003440:	403b      	ands	r3, r7
 8003442:	42b3      	cmp	r3, r6
 8003444:	d033      	beq.n	80034ae <SPI_WaitFlagStateUntilTimeout+0x84>
  {
    if(Timeout != HAL_MAX_DELAY)
 8003446:	1c6b      	adds	r3, r5, #1
 8003448:	d0f9      	beq.n	800343e <SPI_WaitFlagStateUntilTimeout+0x14>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 800344a:	b94d      	cbnz	r5, 8003460 <SPI_WaitFlagStateUntilTimeout+0x36>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */
        
        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800344c:	6823      	ldr	r3, [r4, #0]
 800344e:	685a      	ldr	r2, [r3, #4]
 8003450:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003454:	605a      	str	r2, [r3, #4]
        
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003456:	6862      	ldr	r2, [r4, #4]
 8003458:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 800345c:	d112      	bne.n	8003484 <SPI_WaitFlagStateUntilTimeout+0x5a>
 800345e:	e006      	b.n	800346e <SPI_WaitFlagStateUntilTimeout+0x44>
     
  while((hspi->Instance->SR & Flag) != State)
  {
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003460:	f7fe fcd2 	bl	8001e08 <HAL_GetTick>
 8003464:	ebc8 0000 	rsb	r0, r8, r0
 8003468:	42a8      	cmp	r0, r5
 800346a:	d9e7      	bls.n	800343c <SPI_WaitFlagStateUntilTimeout+0x12>
 800346c:	e7ee      	b.n	800344c <SPI_WaitFlagStateUntilTimeout+0x22>
        and slave for their respective CRC calculation */
        
        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
        
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800346e:	68a2      	ldr	r2, [r4, #8]
 8003470:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8003474:	d002      	beq.n	800347c <SPI_WaitFlagStateUntilTimeout+0x52>
 8003476:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800347a:	d103      	bne.n	8003484 <SPI_WaitFlagStateUntilTimeout+0x5a>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003482:	601a      	str	r2, [r3, #0]
        }
        
        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
 8003484:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003486:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800348a:	d107      	bne.n	800349c <SPI_WaitFlagStateUntilTimeout+0x72>
        {
          __HAL_SPI_RESET_CRC(hspi);
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003492:	601a      	str	r2, [r3, #0]
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800349a:	601a      	str	r2, [r3, #0]
        }
        
        hspi->State= HAL_SPI_STATE_READY;
 800349c:	2301      	movs	r3, #1
 800349e:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
        
        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80034a2:	2300      	movs	r3, #0
 80034a4:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
 80034a8:	2003      	movs	r0, #3
 80034aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return HAL_TIMEOUT;
      }
    }
  }
  
  return HAL_OK;      
 80034ae:	2000      	movs	r0, #0
}
 80034b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080034b4 <SPI_WaitFifoStateUntilTimeout>:
  * @param State: Fifo state to check
  * @param Timeout : Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout)
{
 80034b4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80034b8:	4604      	mov	r4, r0
 80034ba:	460f      	mov	r7, r1
 80034bc:	4616      	mov	r6, r2
 80034be:	461d      	mov	r5, r3
  __IO uint8_t tmpreg __attribute((unused));
  uint32_t tickstart = HAL_GetTick();
 80034c0:	f7fe fca2 	bl	8001e08 <HAL_GetTick>
 80034c4:	4680      	mov	r8, r0

  while((hspi->Instance->SR & Flag) != State)
 80034c6:	6823      	ldr	r3, [r4, #0]
 80034c8:	689a      	ldr	r2, [r3, #8]
 80034ca:	403a      	ands	r2, r7
 80034cc:	42b2      	cmp	r2, r6
 80034ce:	d03a      	beq.n	8003546 <SPI_WaitFifoStateUntilTimeout+0x92>
  {
    if((Flag == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80034d0:	f5b7 6fc0 	cmp.w	r7, #1536	; 0x600
 80034d4:	d104      	bne.n	80034e0 <SPI_WaitFifoStateUntilTimeout+0x2c>
 80034d6:	b91e      	cbnz	r6, 80034e0 <SPI_WaitFifoStateUntilTimeout+0x2c>
    {
      tmpreg = *((__IO uint8_t*)&hspi->Instance->DR);
 80034d8:	7b1a      	ldrb	r2, [r3, #12]
 80034da:	b2d2      	uxtb	r2, r2
 80034dc:	f88d 2007 	strb.w	r2, [sp, #7]
    }
    if(Timeout != HAL_MAX_DELAY)
 80034e0:	1c6a      	adds	r2, r5, #1
 80034e2:	d0f1      	beq.n	80034c8 <SPI_WaitFifoStateUntilTimeout+0x14>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80034e4:	b94d      	cbnz	r5, 80034fa <SPI_WaitFifoStateUntilTimeout+0x46>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */
        
        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80034e6:	6823      	ldr	r3, [r4, #0]
 80034e8:	685a      	ldr	r2, [r3, #4]
 80034ea:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80034ee:	605a      	str	r2, [r3, #4]
        
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80034f0:	6862      	ldr	r2, [r4, #4]
 80034f2:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80034f6:	d112      	bne.n	800351e <SPI_WaitFifoStateUntilTimeout+0x6a>
 80034f8:	e006      	b.n	8003508 <SPI_WaitFifoStateUntilTimeout+0x54>
    {
      tmpreg = *((__IO uint8_t*)&hspi->Instance->DR);
    }
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80034fa:	f7fe fc85 	bl	8001e08 <HAL_GetTick>
 80034fe:	ebc8 0000 	rsb	r0, r8, r0
 8003502:	42a8      	cmp	r0, r5
 8003504:	d9df      	bls.n	80034c6 <SPI_WaitFifoStateUntilTimeout+0x12>
 8003506:	e7ee      	b.n	80034e6 <SPI_WaitFifoStateUntilTimeout+0x32>
        and slave for their respective CRC calculation */
        
        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
        
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003508:	68a2      	ldr	r2, [r4, #8]
 800350a:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800350e:	d002      	beq.n	8003516 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003510:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8003514:	d103      	bne.n	800351e <SPI_WaitFifoStateUntilTimeout+0x6a>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800351c:	601a      	str	r2, [r3, #0]
        }
        
        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
 800351e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003520:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8003524:	d107      	bne.n	8003536 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          __HAL_SPI_RESET_CRC(hspi);
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800352c:	601a      	str	r2, [r3, #0]
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003534:	601a      	str	r2, [r3, #0]
        }
        
        hspi->State = HAL_SPI_STATE_READY;
 8003536:	2301      	movs	r3, #1
 8003538:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
        
        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800353c:	2300      	movs	r3, #0
 800353e:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
 8003542:	2003      	movs	r0, #3
 8003544:	e000      	b.n	8003548 <SPI_WaitFifoStateUntilTimeout+0x94>
        return HAL_TIMEOUT;
      }
    }
  }
  
  return HAL_OK;      
 8003546:	2000      	movs	r0, #0
}
 8003548:	b002      	add	sp, #8
 800354a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800354e <SPI_EndRxTxTransaction>:
  * @brief This function handles the check of the RXTX or TX transaction complete.
  * @param hspi: SPI handle
  * @param Timeout : Timeout duration
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout)
{
 800354e:	b538      	push	{r3, r4, r5, lr}
 8003550:	460d      	mov	r5, r1
  /* Procedure to check the transaction complete */
  if(SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout) != HAL_OK)
 8003552:	2200      	movs	r2, #0
 8003554:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003558:	462b      	mov	r3, r5
  * @brief This function handles the check of the RXTX or TX transaction complete.
  * @param hspi: SPI handle
  * @param Timeout : Timeout duration
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout)
{
 800355a:	4604      	mov	r4, r0
  /* Procedure to check the transaction complete */
  if(SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout) != HAL_OK)
 800355c:	f7ff ffaa 	bl	80034b4 <SPI_WaitFifoStateUntilTimeout>
 8003560:	4602      	mov	r2, r0
 8003562:	b968      	cbnz	r0, 8003580 <SPI_EndRxTxTransaction+0x32>
  {
    hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
    return HAL_TIMEOUT;
  }
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout) != HAL_OK)
 8003564:	4620      	mov	r0, r4
 8003566:	2180      	movs	r1, #128	; 0x80
 8003568:	462b      	mov	r3, r5
 800356a:	f7ff ff5e 	bl	800342a <SPI_WaitFlagStateUntilTimeout>
 800356e:	4602      	mov	r2, r0
 8003570:	b930      	cbnz	r0, 8003580 <SPI_EndRxTxTransaction+0x32>
  {
    hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
    return HAL_TIMEOUT;
  }
  if(SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout) != HAL_OK)
 8003572:	4620      	mov	r0, r4
 8003574:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003578:	462b      	mov	r3, r5
 800357a:	f7ff ff9b 	bl	80034b4 <SPI_WaitFifoStateUntilTimeout>
 800357e:	b130      	cbz	r0, 800358e <SPI_EndRxTxTransaction+0x40>
  {
    hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
 8003580:	f894 305e 	ldrb.w	r3, [r4, #94]	; 0x5e
 8003584:	f043 0320 	orr.w	r3, r3, #32
 8003588:	f884 305e 	strb.w	r3, [r4, #94]	; 0x5e
    return HAL_TIMEOUT;
 800358c:	2003      	movs	r0, #3
  }
  return HAL_OK;
}
 800358e:	bd38      	pop	{r3, r4, r5, pc}

08003590 <HAL_SPI_MspInit>:
  * @brief SPI MSP Init
  * @param hspi: SPI handle
  * @retval None
  */
 __weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8003590:	4770      	bx	lr

08003592 <HAL_SPI_Init>:
  *         in the SPI_InitTypeDef and create the associated handle.
  * @param  hspi: SPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003592:	b570      	push	{r4, r5, r6, lr}
  uint32_t frxth;
  
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8003594:	4604      	mov	r4, r0
 8003596:	2800      	cmp	r0, #0
 8003598:	d04b      	beq.n	8003632 <HAL_SPI_Init+0xa0>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  assert_param(IS_SPI_CRC_CALCULATION(hspi->Init.CRCCalculation));
  assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  
  hspi->State = HAL_SPI_STATE_BUSY;
 800359a:	2302      	movs	r3, #2
 800359c:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_SPI_MspInit(hspi);
 80035a0:	f7ff fff6 	bl	8003590 <HAL_SPI_MspInit>
  
  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80035a4:	6823      	ldr	r3, [r4, #0]
  
  /* Align by default the rs fifo threshold on the data size */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80035a6:	68e1      	ldr	r1, [r4, #12]
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_SPI_MspInit(hspi);
  
  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80035a8:	681a      	ldr	r2, [r3, #0]
  
  /* Align by default the rs fifo threshold on the data size */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80035aa:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_SPI_MspInit(hspi);
  
  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80035ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80035b2:	601a      	str	r2, [r3, #0]
 80035b4:	f04f 0000 	mov.w	r0, #0
  
  /* Align by default the rs fifo threshold on the data size */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80035b8:	d903      	bls.n	80035c2 <HAL_SPI_Init+0x30>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80035ba:	4602      	mov	r2, r0
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }
  
  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if(( hspi->Init.DataSize != SPI_DATASIZE_16BIT ) && ( hspi->Init.DataSize != SPI_DATASIZE_8BIT ))
 80035bc:	f5b1 6f70 	cmp.w	r1, #3840	; 0xf00
 80035c0:	e001      	b.n	80035c6 <HAL_SPI_Init+0x34>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80035c2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  
  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if(( hspi->Init.DataSize != SPI_DATASIZE_16BIT ) && ( hspi->Init.DataSize != SPI_DATASIZE_8BIT ))
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 80035c6:	bf18      	it	ne
 80035c8:	62a0      	strne	r0, [r4, #40]	; 0x28
  }
  
  /* Align the CRC Length on the data size */
  if( hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80035ca:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80035cc:	b928      	cbnz	r0, 80035da <HAL_SPI_Init+0x48>
  {
    /* CRC Lengtht aligned on the data size : value set by default */
    if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80035ce:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80035d2:	bf8c      	ite	hi
 80035d4:	2002      	movhi	r0, #2
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80035d6:	2001      	movls	r0, #1
 80035d8:	6320      	str	r0, [r4, #48]	; 0x30
  }
  
  /*---------------------------- SPIx CR1 & CR2 Configuration ------------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */
  hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction | 
 80035da:	6865      	ldr	r5, [r4, #4]
 80035dc:	68a6      	ldr	r6, [r4, #8]
                         hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
 80035de:	69a0      	ldr	r0, [r4, #24]
  }
  
  /*---------------------------- SPIx CR1 & CR2 Configuration ------------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */
  hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction | 
 80035e0:	432e      	orrs	r6, r5
 80035e2:	6925      	ldr	r5, [r4, #16]
 80035e4:	432e      	orrs	r6, r5
                         hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
 80035e6:	6965      	ldr	r5, [r4, #20]
 80035e8:	432e      	orrs	r6, r5
 80035ea:	69e5      	ldr	r5, [r4, #28]
 80035ec:	432e      	orrs	r6, r5
 80035ee:	6a25      	ldr	r5, [r4, #32]
 80035f0:	432e      	orrs	r6, r5
                         hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation);
 80035f2:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80035f4:	4335      	orrs	r5, r6
  
  /*---------------------------- SPIx CR1 & CR2 Configuration ------------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */
  hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction | 
                         hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
 80035f6:	f400 7600 	and.w	r6, r0, #512	; 0x200
                         hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation);
 80035fa:	4335      	orrs	r5, r6
  }
  
  /*---------------------------- SPIx CR1 & CR2 Configuration ------------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */
  hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction | 
 80035fc:	601d      	str	r5, [r3, #0]
                         hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                         hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation);
  
  if( hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 80035fe:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8003600:	2d02      	cmp	r5, #2
 8003602:	d103      	bne.n	800360c <HAL_SPI_Init+0x7a>
  {
    hspi->Instance->CR1|= SPI_CR1_CRCL;
 8003604:	681d      	ldr	r5, [r3, #0]
 8003606:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
 800360a:	601d      	str	r5, [r3, #0]
  }
  
  /* Configure : NSS management */
  /* Configure : Rx Fifo Threshold */
  hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode | hspi->Init.NSSPMode |
 800360c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800360e:	4329      	orrs	r1, r5
 8003610:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8003612:	0c00      	lsrs	r0, r0, #16
 8003614:	430d      	orrs	r5, r1
 8003616:	f000 0004 	and.w	r0, r0, #4
 800361a:	4305      	orrs	r5, r0
                         hspi->Init.DataSize ) | frxth;
 800361c:	432a      	orrs	r2, r5
    hspi->Instance->CR1|= SPI_CR1_CRCL;
  }
  
  /* Configure : NSS management */
  /* Configure : Rx Fifo Threshold */
  hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode | hspi->Init.NSSPMode |
 800361e:	605a      	str	r2, [r3, #4]
                         hspi->Init.DataSize ) | frxth;
  
  /*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Configure : CRC Polynomial */
  hspi->Instance->CRCPR = hspi->Init.CRCPolynomial;
 8003620:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003622:	2000      	movs	r0, #0
  hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode | hspi->Init.NSSPMode |
                         hspi->Init.DataSize ) | frxth;
  
  /*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Configure : CRC Polynomial */
  hspi->Instance->CRCPR = hspi->Init.CRCPolynomial;
 8003624:	611a      	str	r2, [r3, #16]
  
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State= HAL_SPI_STATE_READY;
 8003626:	2301      	movs	r3, #1
  
  /*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Configure : CRC Polynomial */
  hspi->Instance->CRCPR = hspi->Init.CRCPolynomial;
  
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003628:	f884 005e 	strb.w	r0, [r4, #94]	; 0x5e
  hspi->State= HAL_SPI_STATE_READY;
 800362c:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  
  return HAL_OK;
 8003630:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t frxth;
  
  /* Check the SPI handle allocation */
  if(hspi == NULL)
  { 
    return HAL_ERROR;
 8003632:	2001      	movs	r0, #1
  
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State= HAL_SPI_STATE_READY;
  
  return HAL_OK;
}
 8003634:	bd70      	pop	{r4, r5, r6, pc}

08003636 <HAL_SPI_MspDeInit>:
  * @brief SPI MSP DeInit
  * @param hspi: SPI handle
  * @retval None
  */
 __weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 8003636:	4770      	bx	lr

08003638 <HAL_SPI_DeInit>:
  * @brief  DeInitializes the SPI peripheral 
  * @param  hspi: SPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8003638:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 800363a:	4604      	mov	r4, r0
 800363c:	b188      	cbz	r0, 8003662 <HAL_SPI_DeInit+0x2a>
  {
     return HAL_ERROR;
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800363e:	2302      	movs	r3, #2
 8003640:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
  
  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8003644:	6803      	ldr	r3, [r0, #0]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800364c:	601a      	str	r2, [r3, #0]
  
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800364e:	f7ff fff2 	bl	8003636 <HAL_SPI_MspDeInit>
  
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003652:	2000      	movs	r0, #0
 8003654:	f884 005e 	strb.w	r0, [r4, #94]	; 0x5e
  hspi->State = HAL_SPI_STATE_RESET;
 8003658:	f884 005d 	strb.w	r0, [r4, #93]	; 0x5d
  
  __HAL_UNLOCK(hspi);
 800365c:	f884 005c 	strb.w	r0, [r4, #92]	; 0x5c
    
  return HAL_OK;
 8003660:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if(hspi == NULL)
  {
     return HAL_ERROR;
 8003662:	2001      	movs	r0, #1
  hspi->State = HAL_SPI_STATE_RESET;
  
  __HAL_UNLOCK(hspi);
    
  return HAL_OK;
}
 8003664:	bd10      	pop	{r4, pc}

08003666 <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 8003666:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  __IO uint16_t tmpreg __attribute((unused)) = 0;
  uint32_t tickstart = 0;
  
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
  
  if(hspi->State != HAL_SPI_STATE_READY) 
 800366a:	f890 705d 	ldrb.w	r7, [r0, #93]	; 0x5d
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 800366e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  __IO uint16_t tmpreg __attribute((unused)) = 0;
 8003670:	f04f 0b00 	mov.w	fp, #0
  uint32_t tickstart = 0;
  
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
  
  if(hspi->State != HAL_SPI_STATE_READY) 
 8003674:	2f01      	cmp	r7, #1
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 8003676:	4604      	mov	r4, r0
 8003678:	4689      	mov	r9, r1
 800367a:	4692      	mov	sl, r2
 800367c:	461e      	mov	r6, r3
  __IO uint16_t tmpreg __attribute((unused)) = 0;
 800367e:	f8ad b006 	strh.w	fp, [sp, #6]
  uint32_t tickstart = 0;
  
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
  
  if(hspi->State != HAL_SPI_STATE_READY) 
 8003682:	d001      	beq.n	8003688 <HAL_SPI_TransmitReceive+0x22>
  {
    return HAL_BUSY;
 8003684:	2002      	movs	r0, #2
 8003686:	e12d      	b.n	80038e4 <HAL_SPI_TransmitReceive+0x27e>
  }
  
  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0))
 8003688:	2900      	cmp	r1, #0
 800368a:	f000 8128 	beq.w	80038de <HAL_SPI_TransmitReceive+0x278>
 800368e:	2a00      	cmp	r2, #0
 8003690:	f000 8125 	beq.w	80038de <HAL_SPI_TransmitReceive+0x278>
 8003694:	2b00      	cmp	r3, #0
 8003696:	f000 8122 	beq.w	80038de <HAL_SPI_TransmitReceive+0x278>
  {
    return HAL_ERROR;
  }

  tickstart = HAL_GetTick();
 800369a:	f7fe fbb5 	bl	8001e08 <HAL_GetTick>
  
  /* Process Locked */
  __HAL_LOCK(hspi); 
 800369e:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
 80036a2:	2b01      	cmp	r3, #1
  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0))
  {
    return HAL_ERROR;
  }

  tickstart = HAL_GetTick();
 80036a4:	4680      	mov	r8, r0
  
  /* Process Locked */
  __HAL_LOCK(hspi); 
 80036a6:	d0ed      	beq.n	8003684 <HAL_SPI_TransmitReceive+0x1e>
  
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 80036a8:	2305      	movs	r3, #5
 80036aa:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->pTxBuffPtr  = pTxData;
  hspi->TxXferCount = Size;
  hspi->TxXferSize  = Size; 
  
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
 80036ae:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  }

  tickstart = HAL_GetTick();
  
  /* Process Locked */
  __HAL_LOCK(hspi); 
 80036b0:	f884 705c 	strb.w	r7, [r4, #92]	; 0x5c
  hspi->pTxBuffPtr  = pTxData;
  hspi->TxXferCount = Size;
  hspi->TxXferSize  = Size; 
  
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
 80036b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
  
  /* Process Locked */
  __HAL_LOCK(hspi); 
  
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80036b8:	f884 b05e 	strb.w	fp, [r4, #94]	; 0x5e
  hspi->pRxBuffPtr  = pRxData;
 80036bc:	f8c4 a040 	str.w	sl, [r4, #64]	; 0x40
  hspi->RxXferCount = Size;
 80036c0:	f8a4 6046 	strh.w	r6, [r4, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80036c4:	f8a4 6044 	strh.w	r6, [r4, #68]	; 0x44
  hspi->pTxBuffPtr  = pTxData;
 80036c8:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 80036cc:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferSize  = Size; 
 80036ce:	87a6      	strh	r6, [r4, #60]	; 0x3c
 80036d0:	6822      	ldr	r2, [r4, #0]
  
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
 80036d2:	d107      	bne.n	80036e4 <HAL_SPI_TransmitReceive+0x7e>
  {
    __HAL_SPI_RESET_CRC(hspi);
 80036d4:	6813      	ldr	r3, [r2, #0]
 80036d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80036da:	6013      	str	r3, [r2, #0]
 80036dc:	6813      	ldr	r3, [r2, #0]
 80036de:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80036e2:	6013      	str	r3, [r2, #0]
  }
  
  /* Set the Rx Fido threshold */
  if((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1))
 80036e4:	68e3      	ldr	r3, [r4, #12]
  {
    /* set fiforxthreshold according the reception data lenght: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80036e6:	6851      	ldr	r1, [r2, #4]
  {
    __HAL_SPI_RESET_CRC(hspi);
  }
  
  /* Set the Rx Fido threshold */
  if((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1))
 80036e8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80036ec:	d801      	bhi.n	80036f2 <HAL_SPI_TransmitReceive+0x8c>
 80036ee:	2e01      	cmp	r6, #1
 80036f0:	d902      	bls.n	80036f8 <HAL_SPI_TransmitReceive+0x92>
  {
    /* set fiforxthreshold according the reception data lenght: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80036f2:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 80036f6:	e001      	b.n	80036fc <HAL_SPI_TransmitReceive+0x96>
  }
  else
  {
    /* set fiforxthreshold according the reception data lenght: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80036f8:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 80036fc:	6051      	str	r1, [r2, #4]
  }
  
  /* Check if the SPI is already enabled */ 
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 80036fe:	6811      	ldr	r1, [r2, #0]
 8003700:	064f      	lsls	r7, r1, #25
 8003702:	d403      	bmi.n	800370c <HAL_SPI_TransmitReceive+0xa6>
  {
    /* Enable SPI peripheral */    
    __HAL_SPI_ENABLE(hspi);
 8003704:	6811      	ldr	r1, [r2, #0]
 8003706:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 800370a:	6011      	str	r1, [r2, #0]
  }
  
  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800370c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003710:	d93f      	bls.n	8003792 <HAL_SPI_TransmitReceive+0x12c>
  {  
    while ((hspi->TxXferCount > 0 ) || (hspi->RxXferCount > 0))
 8003712:	8fe0      	ldrh	r0, [r4, #62]	; 0x3e
 8003714:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8003718:	b368      	cbz	r0, 8003776 <HAL_SPI_TransmitReceive+0x110>
    {
      /* Wait until TXE flag */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
 800371a:	6823      	ldr	r3, [r4, #0]
 800371c:	689a      	ldr	r2, [r3, #8]
 800371e:	0796      	lsls	r6, r2, #30
 8003720:	d510      	bpl.n	8003744 <HAL_SPI_TransmitReceive+0xde>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003722:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->pTxBuffPtr += sizeof(uint16_t);
        hspi->TxXferCount--;
 8003724:	3801      	subs	r0, #1
    while ((hspi->TxXferCount > 0 ) || (hspi->RxXferCount > 0))
    {
      /* Wait until TXE flag */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003726:	f832 6b02 	ldrh.w	r6, [r2], #2
        hspi->pTxBuffPtr += sizeof(uint16_t);
        hspi->TxXferCount--;
 800372a:	b280      	uxth	r0, r0
    while ((hspi->TxXferCount > 0 ) || (hspi->RxXferCount > 0))
    {
      /* Wait until TXE flag */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800372c:	60de      	str	r6, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800372e:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8003730:	87e0      	strh	r0, [r4, #62]	; 0x3e
        
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED))
 8003732:	b938      	cbnz	r0, 8003744 <HAL_SPI_TransmitReceive+0xde>
 8003734:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003736:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800373a:	d103      	bne.n	8003744 <HAL_SPI_TransmitReceive+0xde>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800373c:	681a      	ldr	r2, [r3, #0]
 800373e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003742:	601a      	str	r2, [r3, #0]
        } 
      }
      
      /* Wait until RXNE flag */
      if((hspi->RxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_RXNE) == SPI_FLAG_RXNE))
 8003744:	b169      	cbz	r1, 8003762 <HAL_SPI_TransmitReceive+0xfc>
 8003746:	6823      	ldr	r3, [r4, #0]
 8003748:	689a      	ldr	r2, [r3, #8]
 800374a:	07d2      	lsls	r2, r2, #31
 800374c:	d509      	bpl.n	8003762 <HAL_SPI_TransmitReceive+0xfc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800374e:	68da      	ldr	r2, [r3, #12]
 8003750:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003752:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003756:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8003758:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800375c:	3b01      	subs	r3, #1
 800375e:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
      }
      if(Timeout != HAL_MAX_DELAY)
 8003762:	1c6b      	adds	r3, r5, #1
 8003764:	d0d5      	beq.n	8003712 <HAL_SPI_TransmitReceive+0xac>
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout)) 
 8003766:	b315      	cbz	r5, 80037ae <HAL_SPI_TransmitReceive+0x148>
 8003768:	f7fe fb4e 	bl	8001e08 <HAL_GetTick>
 800376c:	ebc8 0000 	rsb	r0, r8, r0
 8003770:	42a8      	cmp	r0, r5
 8003772:	d9ce      	bls.n	8003712 <HAL_SPI_TransmitReceive+0xac>
 8003774:	e01b      	b.n	80037ae <HAL_SPI_TransmitReceive+0x148>
  }
  
  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
  {  
    while ((hspi->TxXferCount > 0 ) || (hspi->RxXferCount > 0))
 8003776:	2900      	cmp	r1, #0
 8003778:	d1e4      	bne.n	8003744 <HAL_SPI_TransmitReceive+0xde>
      }
    }
  }
  
  /* Read CRC from DR to close CRC calculation process */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
 800377a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800377c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003780:	f040 808d 	bne.w	800389e <HAL_SPI_TransmitReceive+0x238>
 8003784:	e05e      	b.n	8003844 <HAL_SPI_TransmitReceive+0x1de>
          hspi->RxXferCount--;
        }
      }
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003786:	f7fe fb3f 	bl	8001e08 <HAL_GetTick>
 800378a:	ebc8 0000 	rsb	r0, r8, r0
 800378e:	42a8      	cmp	r0, r5
 8003790:	d80d      	bhi.n	80037ae <HAL_SPI_TransmitReceive+0x148>
    }  
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  { 
    while((hspi->TxXferCount > 0) || (hspi->RxXferCount > 0))
 8003792:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003794:	2b00      	cmp	r3, #0
 8003796:	d050      	beq.n	800383a <HAL_SPI_TransmitReceive+0x1d4>
    {
      /* check if TXE flag is set to send data */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
 8003798:	6822      	ldr	r2, [r4, #0]
 800379a:	6891      	ldr	r1, [r2, #8]
 800379c:	078f      	lsls	r7, r1, #30
 800379e:	d40d      	bmi.n	80037bc <HAL_SPI_TransmitReceive+0x156>
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
      }
            
      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_RXNE) == SPI_FLAG_RXNE))
 80037a0:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 80037a4:	bb3a      	cbnz	r2, 80037f6 <HAL_SPI_TransmitReceive+0x190>
        {
          (*hspi->pRxBuffPtr++) =  *(__IO uint8_t *)&hspi->Instance->DR;
          hspi->RxXferCount--;
        }
      }
      if(Timeout != HAL_MAX_DELAY)
 80037a6:	1c68      	adds	r0, r5, #1
 80037a8:	d0f3      	beq.n	8003792 <HAL_SPI_TransmitReceive+0x12c>
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80037aa:	2d00      	cmp	r5, #0
 80037ac:	d1eb      	bne.n	8003786 <HAL_SPI_TransmitReceive+0x120>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80037ae:	2301      	movs	r3, #1
 80037b0:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
          __HAL_UNLOCK(hspi);
 80037b4:	2300      	movs	r3, #0
 80037b6:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
 80037ba:	e092      	b.n	80038e2 <HAL_SPI_TransmitReceive+0x27c>
    while((hspi->TxXferCount > 0) || (hspi->RxXferCount > 0))
    {
      /* check if TXE flag is set to send data */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
      {
        if(hspi->TxXferCount > 2)
 80037bc:	2b02      	cmp	r3, #2
 80037be:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80037c0:	d905      	bls.n	80037ce <HAL_SPI_TransmitReceive+0x168>
        {
          hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
 80037c2:	f831 0b02 	ldrh.w	r0, [r1], #2
          hspi->pTxBuffPtr += sizeof(uint16_t);
          hspi->TxXferCount -= 2;
 80037c6:	3b02      	subs	r3, #2
      /* check if TXE flag is set to send data */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
      {
        if(hspi->TxXferCount > 2)
        {
          hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
 80037c8:	60d0      	str	r0, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80037ca:	63a1      	str	r1, [r4, #56]	; 0x38
 80037cc:	e005      	b.n	80037da <HAL_SPI_TransmitReceive+0x174>
          hspi->TxXferCount -= 2;
        } 
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 80037ce:	1c4b      	adds	r3, r1, #1
 80037d0:	63a3      	str	r3, [r4, #56]	; 0x38
 80037d2:	780b      	ldrb	r3, [r1, #0]
 80037d4:	7313      	strb	r3, [r2, #12]
          hspi->TxXferCount--;
 80037d6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80037d8:	3b01      	subs	r3, #1
 80037da:	87e3      	strh	r3, [r4, #62]	; 0x3e
        }
        
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED))
 80037dc:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d1de      	bne.n	80037a0 <HAL_SPI_TransmitReceive+0x13a>
 80037e2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80037e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80037e8:	d1da      	bne.n	80037a0 <HAL_SPI_TransmitReceive+0x13a>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80037ea:	6823      	ldr	r3, [r4, #0]
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80037f2:	601a      	str	r2, [r3, #0]
 80037f4:	e7d4      	b.n	80037a0 <HAL_SPI_TransmitReceive+0x13a>
        }
      }
            
      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_RXNE) == SPI_FLAG_RXNE))
 80037f6:	6823      	ldr	r3, [r4, #0]
 80037f8:	6899      	ldr	r1, [r3, #8]
 80037fa:	07ce      	lsls	r6, r1, #31
 80037fc:	d5d3      	bpl.n	80037a6 <HAL_SPI_TransmitReceive+0x140>
      {
        if(hspi->RxXferCount > 1)
 80037fe:	2a01      	cmp	r2, #1
 8003800:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003802:	d910      	bls.n	8003826 <HAL_SPI_TransmitReceive+0x1c0>
        {
          *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003804:	68d9      	ldr	r1, [r3, #12]
 8003806:	f822 1b02 	strh.w	r1, [r2], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800380a:	6422      	str	r2, [r4, #64]	; 0x40
          hspi->RxXferCount -= 2;
 800380c:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 8003810:	3a02      	subs	r2, #2
 8003812:	b292      	uxth	r2, r2
          if(hspi->RxXferCount <= 1)
 8003814:	2a01      	cmp	r2, #1
      {
        if(hspi->RxXferCount > 1)
        {
          *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
          hspi->pRxBuffPtr += sizeof(uint16_t);
          hspi->RxXferCount -= 2;
 8003816:	f8a4 2046 	strh.w	r2, [r4, #70]	; 0x46
          if(hspi->RxXferCount <= 1)
 800381a:	d8c4      	bhi.n	80037a6 <HAL_SPI_TransmitReceive+0x140>
          {
            /* set fiforxthresold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800381c:	685a      	ldr	r2, [r3, #4]
 800381e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003822:	605a      	str	r2, [r3, #4]
 8003824:	e7bf      	b.n	80037a6 <HAL_SPI_TransmitReceive+0x140>
          }
        }
        else
        {
          (*hspi->pRxBuffPtr++) =  *(__IO uint8_t *)&hspi->Instance->DR;
 8003826:	1c51      	adds	r1, r2, #1
 8003828:	6421      	str	r1, [r4, #64]	; 0x40
 800382a:	7b1b      	ldrb	r3, [r3, #12]
 800382c:	7013      	strb	r3, [r2, #0]
          hspi->RxXferCount--;
 800382e:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8003832:	3b01      	subs	r3, #1
 8003834:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 8003838:	e7b5      	b.n	80037a6 <HAL_SPI_TransmitReceive+0x140>
    }  
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  { 
    while((hspi->TxXferCount > 0) || (hspi->RxXferCount > 0))
 800383a:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800383e:	2b00      	cmp	r3, #0
 8003840:	d1ae      	bne.n	80037a0 <HAL_SPI_TransmitReceive+0x13a>
 8003842:	e79a      	b.n	800377a <HAL_SPI_TransmitReceive+0x114>
  
  /* Read CRC from DR to close CRC calculation process */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
  {
    /* Wait until TXE flag */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SPI_FLAG_TXE, Timeout) != HAL_OK)
 8003844:	2102      	movs	r1, #2
 8003846:	4620      	mov	r0, r4
 8003848:	460a      	mov	r2, r1
 800384a:	462b      	mov	r3, r5
 800384c:	f7ff fded 	bl	800342a <SPI_WaitFlagStateUntilTimeout>
 8003850:	b128      	cbz	r0, 800385e <HAL_SPI_TransmitReceive+0x1f8>
    {  
      /* Erreur on the CRC reception */
      hspi->ErrorCode|= HAL_SPI_ERROR_CRC;
 8003852:	f894 305e 	ldrb.w	r3, [r4, #94]	; 0x5e
 8003856:	f043 0302 	orr.w	r3, r3, #2
 800385a:	f884 305e 	strb.w	r3, [r4, #94]	; 0x5e
    }
    
    if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800385e:	68e3      	ldr	r3, [r4, #12]
 8003860:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003864:	6823      	ldr	r3, [r4, #0]
 8003866:	d102      	bne.n	800386e <HAL_SPI_TransmitReceive+0x208>
    {
      tmpreg = hspi->Instance->DR;
 8003868:	68db      	ldr	r3, [r3, #12]
 800386a:	b29b      	uxth	r3, r3
 800386c:	e015      	b.n	800389a <HAL_SPI_TransmitReceive+0x234>
    }
    else
    {
      tmpreg = *(__IO uint8_t *)&hspi->Instance->DR;
 800386e:	7b1b      	ldrb	r3, [r3, #12]
      if(hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8003870:	6b21      	ldr	r1, [r4, #48]	; 0x30
    {
      tmpreg = hspi->Instance->DR;
    }
    else
    {
      tmpreg = *(__IO uint8_t *)&hspi->Instance->DR;
 8003872:	b2db      	uxtb	r3, r3
      if(hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8003874:	2902      	cmp	r1, #2
    {
      tmpreg = hspi->Instance->DR;
    }
    else
    {
      tmpreg = *(__IO uint8_t *)&hspi->Instance->DR;
 8003876:	f8ad 3006 	strh.w	r3, [sp, #6]
      if(hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 800387a:	d110      	bne.n	800389e <HAL_SPI_TransmitReceive+0x238>
      {
        if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SPI_FLAG_TXE, Timeout) != HAL_OK) 
 800387c:	4620      	mov	r0, r4
 800387e:	460a      	mov	r2, r1
 8003880:	462b      	mov	r3, r5
 8003882:	f7ff fdd2 	bl	800342a <SPI_WaitFlagStateUntilTimeout>
 8003886:	b128      	cbz	r0, 8003894 <HAL_SPI_TransmitReceive+0x22e>
        {  
          /* Erreur on the CRC reception */
          hspi->ErrorCode|= HAL_SPI_ERROR_CRC;
 8003888:	f894 305e 	ldrb.w	r3, [r4, #94]	; 0x5e
 800388c:	f043 0302 	orr.w	r3, r3, #2
 8003890:	f884 305e 	strb.w	r3, [r4, #94]	; 0x5e
        }    
        tmpreg = *(__IO uint8_t *)&hspi->Instance->DR;
 8003894:	6823      	ldr	r3, [r4, #0]
 8003896:	7b1b      	ldrb	r3, [r3, #12]
 8003898:	b2db      	uxtb	r3, r3
 800389a:	f8ad 3006 	strh.w	r3, [sp, #6]
      }
    }
  }

  /* Check the end of the transaction */
  if(SPI_EndRxTxTransaction(hspi,Timeout) != HAL_OK)
 800389e:	4620      	mov	r0, r4
 80038a0:	4629      	mov	r1, r5
 80038a2:	f7ff fe54 	bl	800354e <SPI_EndRxTxTransaction>
 80038a6:	b9e0      	cbnz	r0, 80038e2 <HAL_SPI_TransmitReceive+0x27c>
  }

  hspi->State = HAL_SPI_STATE_READY;
  
  /* Check if CRC error occurred */
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 80038a8:	6821      	ldr	r1, [r4, #0]
 80038aa:	688b      	ldr	r3, [r1, #8]
  if(SPI_EndRxTxTransaction(hspi,Timeout) != HAL_OK)
  {
    return HAL_TIMEOUT;
  }

  hspi->State = HAL_SPI_STATE_READY;
 80038ac:	2201      	movs	r2, #1
  
  /* Check if CRC error occurred */
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 80038ae:	f013 0510 	ands.w	r5, r3, #16
  if(SPI_EndRxTxTransaction(hspi,Timeout) != HAL_OK)
  {
    return HAL_TIMEOUT;
  }

  hspi->State = HAL_SPI_STATE_READY;
 80038b2:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
 80038b6:	f894 305e 	ldrb.w	r3, [r4, #94]	; 0x5e
  
  /* Check if CRC error occurred */
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 80038ba:	d00a      	beq.n	80038d2 <HAL_SPI_TransmitReceive+0x26c>
  {
    hspi->ErrorCode|= HAL_SPI_ERROR_CRC;
 80038bc:	f043 0302 	orr.w	r3, r3, #2
 80038c0:	f884 305e 	strb.w	r3, [r4, #94]	; 0x5e
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 80038c4:	f06f 0310 	mvn.w	r3, #16
 80038c8:	608b      	str	r3, [r1, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80038ca:	f884 005c 	strb.w	r0, [r4, #92]	; 0x5c
    
    return HAL_ERROR;
 80038ce:	4610      	mov	r0, r2
 80038d0:	e008      	b.n	80038e4 <HAL_SPI_TransmitReceive+0x27e>
  
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
  
  if(hspi->State != HAL_SPI_STATE_READY) 
  {
    return HAL_BUSY;
 80038d2:	1c18      	adds	r0, r3, #0
    
    return HAL_ERROR;
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80038d4:	f884 505c 	strb.w	r5, [r4, #92]	; 0x5c
  
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
  
  if(hspi->State != HAL_SPI_STATE_READY) 
  {
    return HAL_BUSY;
 80038d8:	bf18      	it	ne
 80038da:	2001      	movne	r0, #1
 80038dc:	e002      	b.n	80038e4 <HAL_SPI_TransmitReceive+0x27e>
  }
  
  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0))
  {
    return HAL_ERROR;
 80038de:	4638      	mov	r0, r7
 80038e0:	e000      	b.n	80038e4 <HAL_SPI_TransmitReceive+0x27e>
  }

  /* Check the end of the transaction */
  if(SPI_EndRxTxTransaction(hspi,Timeout) != HAL_OK)
  {
    return HAL_TIMEOUT;
 80038e2:	2003      	movs	r0, #3
  }
  else
  {
    return HAL_OK;
  }
}
 80038e4:	b003      	add	sp, #12
 80038e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080038ea <HAL_SPI_GetState>:
  * @retval HAL state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
  return hspi->State;
}
 80038ea:	f890 005d 	ldrb.w	r0, [r0, #93]	; 0x5d
 80038ee:	4770      	bx	lr

080038f0 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80038f0:	b508      	push	{r3, lr}
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 80038f2:	b180      	cbz	r0, 8003916 <USBD_Init+0x26>
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 80038f4:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80038f8:	b113      	cbz	r3, 8003900 <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 80038fa:	2300      	movs	r3, #0
 80038fc:	f8c0 3214 	str.w	r3, [r0, #532]	; 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8003900:	b109      	cbz	r1, 8003906 <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 8003902:	f8c0 1210 	str.w	r1, [r0, #528]	; 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8003906:	2301      	movs	r3, #1
 8003908:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  pdev->id = id;
 800390c:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800390e:	f000 fc87 	bl	8004220 <USBD_LL_Init>
  
  return USBD_OK; 
 8003912:	2000      	movs	r0, #0
 8003914:	bd08      	pop	{r3, pc}
{
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
  {
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
 8003916:	2002      	movs	r0, #2
  pdev->id = id;
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
  
  return USBD_OK; 
}
 8003918:	bd08      	pop	{r3, pc}

0800391a <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef   status = USBD_OK;
  if(pclass != 0)
 800391a:	b119      	cbz	r1, 8003924 <USBD_RegisterClass+0xa>
  {
    /* link the class tgo the USB Device handle */
    pdev->pClass = pclass;
 800391c:	f8c0 1214 	str.w	r1, [r0, #532]	; 0x214
    status = USBD_OK;
 8003920:	2000      	movs	r0, #0
 8003922:	4770      	bx	lr
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 8003924:	2002      	movs	r0, #2
  }
  
  return status;
}
 8003926:	4770      	bx	lr

08003928 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 8003928:	b508      	push	{r3, lr}
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 800392a:	f000 fcb7 	bl	800429c <USBD_LL_Start>
  
  return USBD_OK;  
}
 800392e:	2000      	movs	r0, #0
 8003930:	bd08      	pop	{r3, pc}

08003932 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8003932:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_FAIL;
  
  if(pdev->pClass != NULL)
 8003934:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003938:	b90b      	cbnz	r3, 800393e <USBD_SetClassConfig+0xc>
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef   ret = USBD_FAIL;
 800393a:	2002      	movs	r0, #2
 800393c:	bd08      	pop	{r3, pc}
  
  if(pdev->pClass != NULL)
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4798      	blx	r3
 8003942:	2800      	cmp	r0, #0
 8003944:	d1f9      	bne.n	800393a <USBD_SetClassConfig+0x8>
    {
      ret = USBD_OK;
    }
  }
  return ret; 
}
 8003946:	bd08      	pop	{r3, pc}

08003948 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8003948:	b508      	push	{r3, lr}
  /* Clear configuration  and Deinitialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 800394a:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	4798      	blx	r3
  return USBD_OK;
}
 8003952:	2000      	movs	r0, #0
 8003954:	bd08      	pop	{r3, pc}

08003956 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8003956:	b538      	push	{r3, r4, r5, lr}

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8003958:	f500 7502 	add.w	r5, r0, #520	; 0x208
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800395c:	4604      	mov	r4, r0

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800395e:	4628      	mov	r0, r5
 8003960:	f000 f8c9 	bl	8003af6 <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 8003964:	2301      	movs	r3, #1
 8003966:	f8c4 31f4 	str.w	r3, [r4, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
 800396a:	f894 1208 	ldrb.w	r1, [r4, #520]	; 0x208
{

  USBD_ParseSetupRequest(&pdev->request, psetup);
  
  pdev->ep0_state = USBD_EP0_SETUP;
  pdev->ep0_data_len = pdev->request.wLength;
 800396e:	f8b4 320e 	ldrh.w	r3, [r4, #526]	; 0x20e
 8003972:	f8c4 31f8 	str.w	r3, [r4, #504]	; 0x1f8
  
  switch (pdev->request.bmRequest & 0x1F) 
 8003976:	f001 031f 	and.w	r3, r1, #31
 800397a:	2b01      	cmp	r3, #1
 800397c:	d00c      	beq.n	8003998 <USBD_LL_SetupStage+0x42>
 800397e:	d306      	bcc.n	800398e <USBD_LL_SetupStage+0x38>
 8003980:	2b02      	cmp	r3, #2
 8003982:	d10e      	bne.n	80039a2 <USBD_LL_SetupStage+0x4c>
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
    break;
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
 8003984:	4620      	mov	r0, r4
 8003986:	4629      	mov	r1, r5
 8003988:	f000 f9f8 	bl	8003d7c <USBD_StdEPReq>
    break;
 800398c:	e00e      	b.n	80039ac <USBD_LL_SetupStage+0x56>
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &pdev->request);
 800398e:	4620      	mov	r0, r4
 8003990:	4629      	mov	r1, r5
 8003992:	f000 f8cf 	bl	8003b34 <USBD_StdDevReq>
    break;
 8003996:	e009      	b.n	80039ac <USBD_LL_SetupStage+0x56>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
 8003998:	4620      	mov	r0, r4
 800399a:	4629      	mov	r1, r5
 800399c:	f000 f9d6 	bl	8003d4c <USBD_StdItfReq>
    break;
 80039a0:	e004      	b.n	80039ac <USBD_LL_SetupStage+0x56>
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
    break;
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 80039a2:	4620      	mov	r0, r4
 80039a4:	f001 0180 	and.w	r1, r1, #128	; 0x80
 80039a8:	f000 fc90 	bl	80042cc <USBD_LL_StallEP>
    break;
  }  
  return USBD_OK;  
}
 80039ac:	2000      	movs	r0, #0
 80039ae:	bd38      	pop	{r3, r4, r5, pc}

080039b0 <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 80039b0:	b538      	push	{r3, r4, r5, lr}
 80039b2:	4604      	mov	r4, r0
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 80039b4:	bb09      	cbnz	r1, 80039fa <USBD_LL_DataOutStage+0x4a>
  {
    pep = &pdev->ep_out[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 80039b6:	f8d0 31f4 	ldr.w	r3, [r0, #500]	; 0x1f4
 80039ba:	2b03      	cmp	r3, #3
 80039bc:	d126      	bne.n	8003a0c <USBD_LL_DataOutStage+0x5c>
    {
      if(pep->rem_length > pep->maxpacket)
 80039be:	f8d0 510c 	ldr.w	r5, [r0, #268]	; 0x10c
 80039c2:	f8d0 3110 	ldr.w	r3, [r0, #272]	; 0x110
 80039c6:	429d      	cmp	r5, r3
 80039c8:	d90a      	bls.n	80039e0 <USBD_LL_DataOutStage+0x30>
      {
        pep->rem_length -=  pep->maxpacket;
 80039ca:	1aed      	subs	r5, r5, r3
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 80039cc:	429d      	cmp	r5, r3
 80039ce:	bf38      	it	cc
 80039d0:	462b      	movcc	r3, r5
    {
      if(pep->rem_length > pep->maxpacket)
      {
        pep->rem_length -=  pep->maxpacket;
       
        USBD_CtlContinueRx (pdev, 
 80039d2:	4611      	mov	r1, r2
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
    {
      if(pep->rem_length > pep->maxpacket)
      {
        pep->rem_length -=  pep->maxpacket;
 80039d4:	f8c0 510c 	str.w	r5, [r0, #268]	; 0x10c
       
        USBD_CtlContinueRx (pdev, 
 80039d8:	b29a      	uxth	r2, r3
 80039da:	f000 fa6e 	bl	8003eba <USBD_CtlContinueRx>
 80039de:	e015      	b.n	8003a0c <USBD_LL_DataOutStage+0x5c>
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 80039e0:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80039e4:	691b      	ldr	r3, [r3, #16]
 80039e6:	b123      	cbz	r3, 80039f2 <USBD_LL_DataOutStage+0x42>
 80039e8:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 80039ec:	2a03      	cmp	r2, #3
 80039ee:	d100      	bne.n	80039f2 <USBD_LL_DataOutStage+0x42>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
        {
          pdev->pClass->EP0_RxReady(pdev); 
 80039f0:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80039f2:	4620      	mov	r0, r4
 80039f4:	f000 fa6a 	bl	8003ecc <USBD_CtlSendStatus>
 80039f8:	e008      	b.n	8003a0c <USBD_LL_DataOutStage+0x5c>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL)&&
 80039fa:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80039fe:	699b      	ldr	r3, [r3, #24]
 8003a00:	b123      	cbz	r3, 8003a0c <USBD_LL_DataOutStage+0x5c>
 8003a02:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003a06:	2a03      	cmp	r2, #3
 8003a08:	d100      	bne.n	8003a0c <USBD_LL_DataOutStage+0x5c>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataOut(pdev, epnum); 
 8003a0a:	4798      	blx	r3
  }  
  return USBD_OK;
}
 8003a0c:	2000      	movs	r0, #0
 8003a0e:	bd38      	pop	{r3, r4, r5, pc}

08003a10 <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 8003a10:	b570      	push	{r4, r5, r6, lr}
 8003a12:	4604      	mov	r4, r0
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 8003a14:	2900      	cmp	r1, #0
 8003a16:	d135      	bne.n	8003a84 <USBD_LL_DataInStage+0x74>
  {
    pep = &pdev->ep_in[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 8003a18:	f8d0 31f4 	ldr.w	r3, [r0, #500]	; 0x1f4
 8003a1c:	2b02      	cmp	r3, #2
 8003a1e:	d129      	bne.n	8003a74 <USBD_LL_DataInStage+0x64>
    {
      if(pep->rem_length > pep->maxpacket)
 8003a20:	69c5      	ldr	r5, [r0, #28]
 8003a22:	6a03      	ldr	r3, [r0, #32]
 8003a24:	429d      	cmp	r5, r3
 8003a26:	d906      	bls.n	8003a36 <USBD_LL_DataInStage+0x26>
      {
        pep->rem_length -=  pep->maxpacket;
 8003a28:	1aeb      	subs	r3, r5, r3
        
        USBD_CtlContinueSendData (pdev, 
 8003a2a:	4611      	mov	r1, r2
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
    {
      if(pep->rem_length > pep->maxpacket)
      {
        pep->rem_length -=  pep->maxpacket;
 8003a2c:	61c3      	str	r3, [r0, #28]
        
        USBD_CtlContinueSendData (pdev, 
 8003a2e:	b29a      	uxth	r2, r3
 8003a30:	f000 fa2a 	bl	8003e88 <USBD_CtlContinueSendData>
 8003a34:	e01e      	b.n	8003a74 <USBD_LL_DataInStage+0x64>
                                  pdata, 
                                  pep->rem_length);
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0) &&
 8003a36:	6985      	ldr	r5, [r0, #24]
 8003a38:	fbb5 f6f3 	udiv	r6, r5, r3
 8003a3c:	fb03 5616 	mls	r6, r3, r6, r5
 8003a40:	b95e      	cbnz	r6, 8003a5a <USBD_LL_DataInStage+0x4a>
 8003a42:	429d      	cmp	r5, r3
 8003a44:	d309      	bcc.n	8003a5a <USBD_LL_DataInStage+0x4a>
           (pep->total_length >= pep->maxpacket) &&
 8003a46:	f8d0 31f8 	ldr.w	r3, [r0, #504]	; 0x1f8
 8003a4a:	429d      	cmp	r5, r3
 8003a4c:	d205      	bcs.n	8003a5a <USBD_LL_DataInStage+0x4a>
             (pep->total_length < pdev->ep0_data_len ))
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 8003a4e:	4632      	mov	r2, r6
 8003a50:	f000 fa1a 	bl	8003e88 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 8003a54:	f8c4 61f8 	str.w	r6, [r4, #504]	; 0x1f8
 8003a58:	e00c      	b.n	8003a74 <USBD_LL_DataInStage+0x64>
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8003a5a:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8003a5e:	68db      	ldr	r3, [r3, #12]
 8003a60:	b12b      	cbz	r3, 8003a6e <USBD_LL_DataInStage+0x5e>
 8003a62:	f894 21fc 	ldrb.w	r2, [r4, #508]	; 0x1fc
 8003a66:	2a03      	cmp	r2, #3
 8003a68:	d101      	bne.n	8003a6e <USBD_LL_DataInStage+0x5e>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
          {
            pdev->pClass->EP0_TxSent(pdev); 
 8003a6a:	4620      	mov	r0, r4
 8003a6c:	4798      	blx	r3
          }          
          USBD_CtlReceiveStatus(pdev);
 8003a6e:	4620      	mov	r0, r4
 8003a70:	f000 fa37 	bl	8003ee2 <USBD_CtlReceiveStatus>
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 8003a74:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d10c      	bne.n	8003a96 <USBD_LL_DataInStage+0x86>
    {
      USBD_RunTestMode(pdev); 
      pdev->dev_test_mode = 0;
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
 8003a82:	e008      	b.n	8003a96 <USBD_LL_DataInStage+0x86>
    }
  }
  else if((pdev->pClass->DataIn != NULL)&& 
 8003a84:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003a88:	695b      	ldr	r3, [r3, #20]
 8003a8a:	b123      	cbz	r3, 8003a96 <USBD_LL_DataInStage+0x86>
 8003a8c:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003a90:	2a03      	cmp	r2, #3
 8003a92:	d100      	bne.n	8003a96 <USBD_LL_DataInStage+0x86>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum); 
 8003a94:	4798      	blx	r3
  }  
  return USBD_OK;
}
 8003a96:	2000      	movs	r0, #0
 8003a98:	bd70      	pop	{r4, r5, r6, pc}

08003a9a <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8003a9a:	b538      	push	{r3, r4, r5, lr}
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8003a9c:	2100      	movs	r1, #0
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8003a9e:	4604      	mov	r4, r0
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8003aa0:	460a      	mov	r2, r1
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8003aa2:	2540      	movs	r5, #64	; 0x40
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8003aa4:	2340      	movs	r3, #64	; 0x40
 8003aa6:	f000 fc00 	bl	80042aa <USBD_LL_OpenEP>
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 8003aaa:	462b      	mov	r3, r5
  USBD_LL_OpenEP(pdev,
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8003aac:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 8003ab0:	4620      	mov	r0, r4
 8003ab2:	2180      	movs	r1, #128	; 0x80
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	f000 fbf8 	bl	80042aa <USBD_LL_OpenEP>
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
  /* Upon Reset call usr call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8003aba:	2301      	movs	r3, #1
 8003abc:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 8003ac0:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  USBD_LL_OpenEP(pdev,
              0x80,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8003ac4:	6225      	str	r5, [r4, #32]
  /* Upon Reset call usr call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  
  if (pdev->pClassData) 
 8003ac6:	b12b      	cbz	r3, 8003ad4 <USBD_LL_Reset+0x3a>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8003ac8:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8003acc:	7921      	ldrb	r1, [r4, #4]
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	4620      	mov	r0, r4
 8003ad2:	4798      	blx	r3
 
  
  return USBD_OK;
}
 8003ad4:	2000      	movs	r0, #0
 8003ad6:	bd38      	pop	{r3, r4, r5, pc}

08003ad8 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8003ad8:	7401      	strb	r1, [r0, #16]
  return USBD_OK;
}
 8003ada:	2000      	movs	r0, #0
 8003adc:	4770      	bx	lr

08003ade <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8003ade:	b508      	push	{r3, lr}
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 8003ae0:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003ae4:	2a03      	cmp	r2, #3
 8003ae6:	d104      	bne.n	8003af2 <USBD_LL_SOF+0x14>
  {
    if(pdev->pClass->SOF != NULL)
 8003ae8:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003aec:	69db      	ldr	r3, [r3, #28]
 8003aee:	b103      	cbz	r3, 8003af2 <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 8003af0:	4798      	blx	r3
    }
  }
  return USBD_OK;
}
 8003af2:	2000      	movs	r0, #0
 8003af4:	bd08      	pop	{r3, pc}

08003af6 <USBD_ParseSetupRequest>:
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
  req->bmRequest     = *(uint8_t *)  (pdata);
 8003af6:	780b      	ldrb	r3, [r1, #0]
 8003af8:	7003      	strb	r3, [r0, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8003afa:	784b      	ldrb	r3, [r1, #1]
 8003afc:	7043      	strb	r3, [r0, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8003afe:	78ca      	ldrb	r2, [r1, #3]
 8003b00:	788b      	ldrb	r3, [r1, #2]
 8003b02:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8003b06:	8043      	strh	r3, [r0, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8003b08:	794a      	ldrb	r2, [r1, #5]
 8003b0a:	790b      	ldrb	r3, [r1, #4]
 8003b0c:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8003b10:	8083      	strh	r3, [r0, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8003b12:	79ca      	ldrb	r2, [r1, #7]
 8003b14:	798b      	ldrb	r3, [r1, #6]
 8003b16:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8003b1a:	80c3      	strh	r3, [r0, #6]
 8003b1c:	4770      	bx	lr

08003b1e <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8003b1e:	b510      	push	{r4, lr}
  USBD_LL_StallEP(pdev , 0x80);
 8003b20:	2180      	movs	r1, #128	; 0x80
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8003b22:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev , 0x80);
 8003b24:	f000 fbd2 	bl	80042cc <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8003b28:	4620      	mov	r0, r4
 8003b2a:	2100      	movs	r1, #0
}
 8003b2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev , 0x80);
  USBD_LL_StallEP(pdev , 0);
 8003b30:	f000 bbcc 	b.w	80042cc <USBD_LL_StallEP>

08003b34 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8003b34:	b573      	push	{r0, r1, r4, r5, r6, lr}
  USBD_StatusTypeDef ret = USBD_OK;  
  
  switch (req->bRequest) 
 8003b36:	784b      	ldrb	r3, [r1, #1]
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8003b38:	4604      	mov	r4, r0
 8003b3a:	460d      	mov	r5, r1
  USBD_StatusTypeDef ret = USBD_OK;  
  
  switch (req->bRequest) 
 8003b3c:	2b09      	cmp	r3, #9
 8003b3e:	f200 80fc 	bhi.w	8003d3a <USBD_StdDevReq+0x206>
 8003b42:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003b46:	00ce      	.short	0x00ce
 8003b48:	00fa00e5 	.word	0x00fa00e5
 8003b4c:	00fa00e1 	.word	0x00fa00e1
 8003b50:	000a0077 	.word	0x000a0077
 8003b54:	00bd00fa 	.word	0x00bd00fa
 8003b58:	0093      	.short	0x0093
{
  uint16_t len;
  uint8_t *pbuf;
  
    
  switch (req->wValue >> 8)
 8003b5a:	886b      	ldrh	r3, [r5, #2]
 8003b5c:	0a1a      	lsrs	r2, r3, #8
 8003b5e:	3a01      	subs	r2, #1
 8003b60:	2a06      	cmp	r2, #6
 8003b62:	f200 80ea 	bhi.w	8003d3a <USBD_StdDevReq+0x206>
 8003b66:	e8df f012 	tbh	[pc, r2, lsl #1]
 8003b6a:	0007      	.short	0x0007
 8003b6c:	0018000b 	.word	0x0018000b
 8003b70:	00e800e8 	.word	0x00e800e8
 8003b74:	0049003d 	.word	0x0049003d
  {
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8003b78:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	e02c      	b.n	8003bda <USBD_StdDevReq+0xa6>
    break;
    
  case USB_DESC_TYPE_CONFIGURATION:     
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 8003b80:	7c02      	ldrb	r2, [r0, #16]
 8003b82:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003b86:	b90a      	cbnz	r2, 8003b8c <USBD_StdDevReq+0x58>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8003b88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b8a:	e000      	b.n	8003b8e <USBD_StdDevReq+0x5a>
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8003b8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b8e:	f10d 0006 	add.w	r0, sp, #6
 8003b92:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8003b94:	2302      	movs	r3, #2
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8003b96:	4601      	mov	r1, r0
 8003b98:	e03c      	b.n	8003c14 <USBD_StdDevReq+0xe0>
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8003b9a:	b2db      	uxtb	r3, r3
 8003b9c:	2b05      	cmp	r3, #5
 8003b9e:	f200 80cc 	bhi.w	8003d3a <USBD_StdDevReq+0x206>
 8003ba2:	e8df f003 	tbb	[pc, r3]
 8003ba6:	0703      	.short	0x0703
 8003ba8:	17130f0b 	.word	0x17130f0b
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8003bac:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	e012      	b.n	8003bda <USBD_StdDevReq+0xa6>
      break;
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8003bb4:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003bb8:	689b      	ldr	r3, [r3, #8]
 8003bba:	e00e      	b.n	8003bda <USBD_StdDevReq+0xa6>
      break;
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8003bbc:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003bc0:	68db      	ldr	r3, [r3, #12]
 8003bc2:	e00a      	b.n	8003bda <USBD_StdDevReq+0xa6>
      break;
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8003bc4:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003bc8:	691b      	ldr	r3, [r3, #16]
 8003bca:	e006      	b.n	8003bda <USBD_StdDevReq+0xa6>
      break;
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8003bcc:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003bd0:	695b      	ldr	r3, [r3, #20]
 8003bd2:	e002      	b.n	8003bda <USBD_StdDevReq+0xa6>
      break;
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8003bd4:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003bd8:	699b      	ldr	r3, [r3, #24]
 8003bda:	7c20      	ldrb	r0, [r4, #16]
 8003bdc:	f10d 0106 	add.w	r1, sp, #6
 8003be0:	4798      	blx	r3
 8003be2:	e009      	b.n	8003bf8 <USBD_StdDevReq+0xc4>
#endif   
    }
    break;
  case USB_DESC_TYPE_DEVICE_QUALIFIER:                   

    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8003be4:	7c03      	ldrb	r3, [r0, #16]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	f040 80a7 	bne.w	8003d3a <USBD_StdDevReq+0x206>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8003bec:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003bf0:	f10d 0006 	add.w	r0, sp, #6
 8003bf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bf6:	4798      	blx	r3
 8003bf8:	4601      	mov	r1, r0
 8003bfa:	e00c      	b.n	8003c16 <USBD_StdDevReq+0xe2>
      USBD_CtlError(pdev , req);
      return;
    } 

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8003bfc:	7c03      	ldrb	r3, [r0, #16]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	f040 809b 	bne.w	8003d3a <USBD_StdDevReq+0x206>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8003c04:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003c08:	f10d 0006 	add.w	r0, sp, #6
 8003c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c0e:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8003c10:	2307      	movs	r3, #7
    } 

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8003c12:	4601      	mov	r1, r0
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8003c14:	704b      	strb	r3, [r1, #1]
  default: 
     USBD_CtlError(pdev , req);
    return;
  }
  
  if((len != 0)&& (req->wLength != 0))
 8003c16:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	f000 8091 	beq.w	8003d42 <USBD_StdDevReq+0x20e>
 8003c20:	88ea      	ldrh	r2, [r5, #6]
 8003c22:	2a00      	cmp	r2, #0
 8003c24:	f000 808d 	beq.w	8003d42 <USBD_StdDevReq+0x20e>
  {
    
    len = MIN(len , req->wLength);
 8003c28:	429a      	cmp	r2, r3
 8003c2a:	bf28      	it	cs
 8003c2c:	461a      	movcs	r2, r3
 8003c2e:	f8ad 2006 	strh.w	r2, [sp, #6]
 8003c32:	e054      	b.n	8003cde <USBD_StdDevReq+0x1aa>
static void USBD_SetAddress(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 8003c34:	88ab      	ldrh	r3, [r5, #4]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d17f      	bne.n	8003d3a <USBD_StdDevReq+0x206>
 8003c3a:	88eb      	ldrh	r3, [r5, #6]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d17c      	bne.n	8003d3a <USBD_StdDevReq+0x206>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8003c40:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8003c44:	78ae      	ldrb	r6, [r5, #2]
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8003c46:	2b03      	cmp	r3, #3
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8003c48:	f006 067f 	and.w	r6, r6, #127	; 0x7f
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8003c4c:	d075      	beq.n	8003d3a <USBD_StdDevReq+0x206>
    {
      USBD_CtlError(pdev , req);
    } 
    else 
    {
      pdev->dev_address = dev_addr;
 8003c4e:	f880 61fe 	strb.w	r6, [r0, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 8003c52:	4631      	mov	r1, r6
 8003c54:	f000 fb5b 	bl	800430e <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 8003c58:	4620      	mov	r0, r4
 8003c5a:	f000 f937 	bl	8003ecc <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 8003c5e:	b10e      	cbz	r6, 8003c64 <USBD_StdDevReq+0x130>
      {
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 8003c60:	2302      	movs	r3, #2
 8003c62:	e000      	b.n	8003c66 <USBD_StdDevReq+0x132>
      } 
      else 
      {
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8003c64:	2301      	movs	r3, #1
 8003c66:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
 8003c6a:	e06a      	b.n	8003d42 <USBD_StdDevReq+0x20e>
                           USBD_SetupReqTypedef *req)
{
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 8003c6c:	78a9      	ldrb	r1, [r5, #2]
 8003c6e:	4e36      	ldr	r6, [pc, #216]	; (8003d48 <USBD_StdDevReq+0x214>)
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8003c70:	2901      	cmp	r1, #1
                           USBD_SetupReqTypedef *req)
{
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 8003c72:	7031      	strb	r1, [r6, #0]
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8003c74:	d861      	bhi.n	8003d3a <USBD_StdDevReq+0x206>
  {            
     USBD_CtlError(pdev , req);                              
  } 
  else 
  {
    switch (pdev->dev_state) 
 8003c76:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003c7a:	2b02      	cmp	r3, #2
 8003c7c:	d002      	beq.n	8003c84 <USBD_StdDevReq+0x150>
 8003c7e:	2b03      	cmp	r3, #3
 8003c80:	d008      	beq.n	8003c94 <USBD_StdDevReq+0x160>
 8003c82:	e05a      	b.n	8003d3a <USBD_StdDevReq+0x206>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
 8003c84:	2900      	cmp	r1, #0
 8003c86:	d054      	beq.n	8003d32 <USBD_StdDevReq+0x1fe>
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 8003c88:	2101      	movs	r1, #1
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8003c8a:	2303      	movs	r3, #3
    switch (pdev->dev_state) 
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 8003c8c:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8003c8e:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
 8003c92:	e00f      	b.n	8003cb4 <USBD_StdDevReq+0x180>
         USBD_CtlSendStatus(pdev);
      }
      break;
      
    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0) 
 8003c94:	b931      	cbnz	r1, 8003ca4 <USBD_StdDevReq+0x170>
      {                           
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8003c96:	2302      	movs	r3, #2
 8003c98:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 8003c9c:	6041      	str	r1, [r0, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 8003c9e:	f7ff fe53 	bl	8003948 <USBD_ClrClassConfig>
 8003ca2:	e046      	b.n	8003d32 <USBD_StdDevReq+0x1fe>
        USBD_CtlSendStatus(pdev);
        
      } 
      else  if (cfgidx != pdev->dev_config) 
 8003ca4:	6841      	ldr	r1, [r0, #4]
 8003ca6:	2901      	cmp	r1, #1
 8003ca8:	d043      	beq.n	8003d32 <USBD_StdDevReq+0x1fe>
      {
        /* Clear old configuration */
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8003caa:	b2c9      	uxtb	r1, r1
 8003cac:	f7ff fe4c 	bl	8003948 <USBD_ClrClassConfig>
        
        /* set new configuration */
        pdev->dev_config = cfgidx;
 8003cb0:	7831      	ldrb	r1, [r6, #0]
 8003cb2:	6061      	str	r1, [r4, #4]
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8003cb4:	4620      	mov	r0, r4
 8003cb6:	f7ff fe3c 	bl	8003932 <USBD_SetClassConfig>
 8003cba:	2802      	cmp	r0, #2
 8003cbc:	d139      	bne.n	8003d32 <USBD_StdDevReq+0x1fe>
 8003cbe:	e03c      	b.n	8003d3a <USBD_StdDevReq+0x206>
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{

  if (req->wLength != 1) 
 8003cc0:	88ea      	ldrh	r2, [r5, #6]
 8003cc2:	2a01      	cmp	r2, #1
 8003cc4:	d139      	bne.n	8003d3a <USBD_StdDevReq+0x206>
  {                   
     USBD_CtlError(pdev , req);
  }
  else 
  {
    switch (pdev->dev_state )  
 8003cc6:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003cca:	2b02      	cmp	r3, #2
 8003ccc:	d003      	beq.n	8003cd6 <USBD_StdDevReq+0x1a2>
 8003cce:	2b03      	cmp	r3, #3
 8003cd0:	d133      	bne.n	8003d3a <USBD_StdDevReq+0x206>
                        1);
      break;
      
    case USBD_STATE_CONFIGURED:   
      
      USBD_CtlSendData (pdev, 
 8003cd2:	1d01      	adds	r1, r0, #4
 8003cd4:	e015      	b.n	8003d02 <USBD_StdDevReq+0x1ce>
  else 
  {
    switch (pdev->dev_state )  
    {
    case USBD_STATE_ADDRESSED:                     
      pdev->dev_default_config = 0;
 8003cd6:	4601      	mov	r1, r0
 8003cd8:	2300      	movs	r3, #0
 8003cda:	f841 3f08 	str.w	r3, [r1, #8]!
      USBD_CtlSendData (pdev, 
 8003cde:	4620      	mov	r0, r4
 8003ce0:	e00f      	b.n	8003d02 <USBD_StdDevReq+0x1ce>
static void USBD_GetStatus(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
  
    
  switch (pdev->dev_state) 
 8003ce2:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003ce6:	3b02      	subs	r3, #2
 8003ce8:	2b01      	cmp	r3, #1
 8003cea:	d826      	bhi.n	8003d3a <USBD_StdDevReq+0x206>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    
#if ( USBD_SELF_POWERED == 1)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 8003cec:	2301      	movs	r3, #1
 8003cee:	60c3      	str	r3, [r0, #12]
#else
    pdev->dev_config_status = 0;                                   
#endif
                      
    if (pdev->dev_remote_wakeup) 
 8003cf0:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
 8003cf4:	b10b      	cbz	r3, 8003cfa <USBD_StdDevReq+0x1c6>
    {
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 8003cf6:	2303      	movs	r3, #3
 8003cf8:	60c3      	str	r3, [r0, #12]
    }
    
    USBD_CtlSendData (pdev, 
 8003cfa:	4620      	mov	r0, r4
 8003cfc:	f104 010c 	add.w	r1, r4, #12
 8003d00:	2202      	movs	r2, #2
 8003d02:	f000 f8b3 	bl	8003e6c <USBD_CtlSendData>
 8003d06:	e01c      	b.n	8003d42 <USBD_StdDevReq+0x20e>
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8003d08:	886b      	ldrh	r3, [r5, #2]
 8003d0a:	2b01      	cmp	r3, #1
 8003d0c:	d119      	bne.n	8003d42 <USBD_StdDevReq+0x20e>
 8003d0e:	e008      	b.n	8003d22 <USBD_StdDevReq+0x1ee>
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
  switch (pdev->dev_state)
 8003d10:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003d14:	3b02      	subs	r3, #2
 8003d16:	2b01      	cmp	r3, #1
 8003d18:	d80f      	bhi.n	8003d3a <USBD_StdDevReq+0x206>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 8003d1a:	886b      	ldrh	r3, [r5, #2]
 8003d1c:	2b01      	cmp	r3, #1
 8003d1e:	d110      	bne.n	8003d42 <USBD_StdDevReq+0x20e>
    {
      pdev->dev_remote_wakeup = 0; 
 8003d20:	2300      	movs	r3, #0
 8003d22:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 8003d26:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8003d2a:	4620      	mov	r0, r4
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	4629      	mov	r1, r5
 8003d30:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 8003d32:	4620      	mov	r0, r4
 8003d34:	f000 f8ca 	bl	8003ecc <USBD_CtlSendStatus>
 8003d38:	e003      	b.n	8003d42 <USBD_StdDevReq+0x20e>
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
    break;
    
  default:  
    USBD_CtlError(pdev , req);
 8003d3a:	4620      	mov	r0, r4
 8003d3c:	4629      	mov	r1, r5
 8003d3e:	f7ff feee 	bl	8003b1e <USBD_CtlError>
    break;
  }
  
  return ret;
}
 8003d42:	2000      	movs	r0, #0
 8003d44:	b002      	add	sp, #8
 8003d46:	bd70      	pop	{r4, r5, r6, pc}
 8003d48:	20000b98 	.word	0x20000b98

08003d4c <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8003d4c:	b538      	push	{r3, r4, r5, lr}
  USBD_StatusTypeDef ret = USBD_OK; 
  
  switch (pdev->dev_state) 
 8003d4e:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003d52:	2b03      	cmp	r3, #3
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8003d54:	4604      	mov	r4, r0
 8003d56:	460d      	mov	r5, r1
  USBD_StatusTypeDef ret = USBD_OK; 
  
  switch (pdev->dev_state) 
 8003d58:	d10c      	bne.n	8003d74 <USBD_StdItfReq+0x28>
  {
  case USBD_STATE_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 8003d5a:	790b      	ldrb	r3, [r1, #4]
 8003d5c:	2b01      	cmp	r3, #1
 8003d5e:	d809      	bhi.n	8003d74 <USBD_StdItfReq+0x28>
    {
      pdev->pClass->Setup (pdev, req); 
 8003d60:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003d64:	689b      	ldr	r3, [r3, #8]
 8003d66:	4798      	blx	r3
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 8003d68:	88eb      	ldrh	r3, [r5, #6]
 8003d6a:	b92b      	cbnz	r3, 8003d78 <USBD_StdItfReq+0x2c>
      {
         USBD_CtlSendStatus(pdev);
 8003d6c:	4620      	mov	r0, r4
 8003d6e:	f000 f8ad 	bl	8003ecc <USBD_CtlSendStatus>
 8003d72:	e001      	b.n	8003d78 <USBD_StdItfReq+0x2c>
       USBD_CtlError(pdev , req);
    }
    break;
    
  default:
     USBD_CtlError(pdev , req);
 8003d74:	f7ff fed3 	bl	8003b1e <USBD_CtlError>
    break;
  }
  return USBD_OK;
}
 8003d78:	2000      	movs	r0, #0
 8003d7a:	bd38      	pop	{r3, r4, r5, pc}

08003d7c <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8003d7c:	b570      	push	{r4, r5, r6, lr}
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
  
  switch (req->bRequest) 
 8003d7e:	784e      	ldrb	r6, [r1, #1]
{
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 8003d80:	888a      	ldrh	r2, [r1, #4]
  
  switch (req->bRequest) 
 8003d82:	2e01      	cmp	r6, #1
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8003d84:	4604      	mov	r4, r0
 8003d86:	460d      	mov	r5, r1
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 8003d88:	b2d3      	uxtb	r3, r2
  
  switch (req->bRequest) 
 8003d8a:	d010      	beq.n	8003dae <USBD_StdEPReq+0x32>
 8003d8c:	d327      	bcc.n	8003dde <USBD_StdEPReq+0x62>
 8003d8e:	2e03      	cmp	r6, #3
 8003d90:	d14c      	bne.n	8003e2c <USBD_StdEPReq+0xb0>
  {
    
  case USB_REQ_SET_FEATURE :
    
    switch (pdev->dev_state) 
 8003d92:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003d96:	2a02      	cmp	r2, #2
 8003d98:	d028      	beq.n	8003dec <USBD_StdEPReq+0x70>
 8003d9a:	2a03      	cmp	r2, #3
 8003d9c:	d144      	bne.n	8003e28 <USBD_StdEPReq+0xac>
        USBD_LL_StallEP(pdev , ep_addr);
      }
      break;	
      
    case USBD_STATE_CONFIGURED:   
      if (req->wValue == USB_FEATURE_EP_HALT)
 8003d9e:	884a      	ldrh	r2, [r1, #2]
 8003da0:	b99a      	cbnz	r2, 8003dca <USBD_StdEPReq+0x4e>
      {
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8003da2:	065e      	lsls	r6, r3, #25
 8003da4:	d011      	beq.n	8003dca <USBD_StdEPReq+0x4e>
        { 
          USBD_LL_StallEP(pdev , ep_addr);
 8003da6:	4619      	mov	r1, r3
 8003da8:	f000 fa90 	bl	80042cc <USBD_LL_StallEP>
 8003dac:	e00d      	b.n	8003dca <USBD_StdEPReq+0x4e>
    }
    break;
    
  case USB_REQ_CLEAR_FEATURE :
    
    switch (pdev->dev_state) 
 8003dae:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003db2:	2a02      	cmp	r2, #2
 8003db4:	d01a      	beq.n	8003dec <USBD_StdEPReq+0x70>
 8003db6:	2a03      	cmp	r2, #3
 8003db8:	d136      	bne.n	8003e28 <USBD_StdEPReq+0xac>
        USBD_LL_StallEP(pdev , ep_addr);
      }
      break;	
      
    case USBD_STATE_CONFIGURED:   
      if (req->wValue == USB_FEATURE_EP_HALT)
 8003dba:	884a      	ldrh	r2, [r1, #2]
 8003dbc:	2a00      	cmp	r2, #0
 8003dbe:	d135      	bne.n	8003e2c <USBD_StdEPReq+0xb0>
      {
        if ((ep_addr & 0x7F) != 0x00) 
 8003dc0:	0659      	lsls	r1, r3, #25
 8003dc2:	d008      	beq.n	8003dd6 <USBD_StdEPReq+0x5a>
        {        
          USBD_LL_ClearStallEP(pdev , ep_addr);
 8003dc4:	4619      	mov	r1, r3
 8003dc6:	f000 fa88 	bl	80042da <USBD_LL_ClearStallEP>
          pdev->pClass->Setup (pdev, req);
 8003dca:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8003dce:	4620      	mov	r0, r4
 8003dd0:	689b      	ldr	r3, [r3, #8]
 8003dd2:	4629      	mov	r1, r5
 8003dd4:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8003dd6:	4620      	mov	r0, r4
 8003dd8:	f000 f878 	bl	8003ecc <USBD_CtlSendStatus>
 8003ddc:	e026      	b.n	8003e2c <USBD_StdEPReq+0xb0>
      break;    
    }
    break;
    
  case USB_REQ_GET_STATUS:                  
    switch (pdev->dev_state) 
 8003dde:	f890 51fc 	ldrb.w	r5, [r0, #508]	; 0x1fc
 8003de2:	2d02      	cmp	r5, #2
 8003de4:	d002      	beq.n	8003dec <USBD_StdEPReq+0x70>
 8003de6:	2d03      	cmp	r5, #3
 8003de8:	d006      	beq.n	8003df8 <USBD_StdEPReq+0x7c>
 8003dea:	e01d      	b.n	8003e28 <USBD_StdEPReq+0xac>
    {
    case USBD_STATE_ADDRESSED:          
      if ((ep_addr & 0x7F) != 0x00) 
 8003dec:	065a      	lsls	r2, r3, #25
 8003dee:	d01d      	beq.n	8003e2c <USBD_StdEPReq+0xb0>
      {
        USBD_LL_StallEP(pdev , ep_addr);
 8003df0:	4619      	mov	r1, r3
 8003df2:	f000 fa6b 	bl	80042cc <USBD_LL_StallEP>
 8003df6:	e019      	b.n	8003e2c <USBD_StdEPReq+0xb0>
 8003df8:	f003 057f 	and.w	r5, r3, #127	; 0x7f
      }
      break;	
      
    case USBD_STATE_CONFIGURED:
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8003dfc:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003e00:	eb00 1505 	add.w	r5, r0, r5, lsl #4
                                         &pdev->ep_out[ep_addr & 0x7F];
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8003e04:	4619      	mov	r1, r3
        USBD_LL_StallEP(pdev , ep_addr);
      }
      break;	
      
    case USBD_STATE_CONFIGURED:
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8003e06:	bf14      	ite	ne
 8003e08:	3514      	addne	r5, #20
 8003e0a:	f505 7582 	addeq.w	r5, r5, #260	; 0x104
                                         &pdev->ep_out[ep_addr & 0x7F];
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8003e0e:	f000 fa6b 	bl	80042e8 <USBD_LL_IsStallEP>
 8003e12:	b110      	cbz	r0, 8003e1a <USBD_StdEPReq+0x9e>
      {
        pep->status = 0x0001;     
 8003e14:	2301      	movs	r3, #1
 8003e16:	602b      	str	r3, [r5, #0]
 8003e18:	e000      	b.n	8003e1c <USBD_StdEPReq+0xa0>
      }
      else
      {
        pep->status = 0x0000;  
 8003e1a:	6028      	str	r0, [r5, #0]
      }
      
      USBD_CtlSendData (pdev,
 8003e1c:	4620      	mov	r0, r4
 8003e1e:	4629      	mov	r1, r5
 8003e20:	2202      	movs	r2, #2
 8003e22:	f000 f823 	bl	8003e6c <USBD_CtlSendData>
                        (uint8_t *)&pep->status,
                        2);
      break;
 8003e26:	e001      	b.n	8003e2c <USBD_StdEPReq+0xb0>
      
    default:                         
      USBD_CtlError(pdev , req);
 8003e28:	f7ff fe79 	bl	8003b1e <USBD_CtlError>
    
  default:
    break;
  }
  return ret;
}
 8003e2c:	2000      	movs	r0, #0
 8003e2e:	bd70      	pop	{r4, r5, r6, pc}

08003e30 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8003e30:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0;
  
  if (desc != NULL) 
 8003e32:	b1d0      	cbz	r0, 8003e6a <USBD_GetString+0x3a>
 8003e34:	2300      	movs	r3, #0
 8003e36:	b2dc      	uxtb	r4, r3
 8003e38:	3301      	adds	r3, #1
 8003e3a:	18c5      	adds	r5, r0, r3
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != '\0') 
 8003e3c:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 8003e40:	2d00      	cmp	r5, #0
 8003e42:	d1f8      	bne.n	8003e36 <USBD_GetString+0x6>
{
  uint8_t idx = 0;
  
  if (desc != NULL) 
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
 8003e44:	1c63      	adds	r3, r4, #1
 8003e46:	005b      	lsls	r3, r3, #1
 8003e48:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *len;
 8003e4a:	700b      	strb	r3, [r1, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 8003e4c:	2303      	movs	r3, #3
 8003e4e:	704b      	strb	r3, [r1, #1]
 8003e50:	3801      	subs	r0, #1
 8003e52:	2302      	movs	r3, #2
    
    while (*desc != '\0') 
 8003e54:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8003e58:	b13a      	cbz	r2, 8003e6a <USBD_GetString+0x3a>
    {
      unicode[idx++] = *desc++;
 8003e5a:	1c5c      	adds	r4, r3, #1
 8003e5c:	b2e4      	uxtb	r4, r4
 8003e5e:	54ca      	strb	r2, [r1, r3]
      unicode[idx++] =  0x00;
 8003e60:	3302      	adds	r3, #2
 8003e62:	2200      	movs	r2, #0
 8003e64:	b2db      	uxtb	r3, r3
 8003e66:	550a      	strb	r2, [r1, r4]
 8003e68:	e7f4      	b.n	8003e54 <USBD_GetString+0x24>
 8003e6a:	bd30      	pop	{r4, r5, pc}

08003e6c <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8003e6c:	b538      	push	{r3, r4, r5, lr}
 8003e6e:	4613      	mov	r3, r2
 8003e70:	460d      	mov	r5, r1
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8003e72:	2202      	movs	r2, #2
 8003e74:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 8003e78:	6183      	str	r3, [r0, #24]
  pdev->ep_in[0].rem_length   = len;
 8003e7a:	61c3      	str	r3, [r0, #28]
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8003e7c:	2100      	movs	r1, #0
 8003e7e:	462a      	mov	r2, r5
 8003e80:	f000 fa4c 	bl	800431c <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8003e84:	2000      	movs	r0, #0
 8003e86:	bd38      	pop	{r3, r4, r5, pc}

08003e88 <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8003e88:	b510      	push	{r4, lr}
 8003e8a:	460c      	mov	r4, r1
 8003e8c:	4613      	mov	r3, r2
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 8003e8e:	2100      	movs	r1, #0
 8003e90:	4622      	mov	r2, r4
 8003e92:	f000 fa43 	bl	800431c <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8003e96:	2000      	movs	r0, #0
 8003e98:	bd10      	pop	{r4, pc}

08003e9a <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 8003e9a:	b538      	push	{r3, r4, r5, lr}
 8003e9c:	4613      	mov	r3, r2
 8003e9e:	460d      	mov	r5, r1
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 8003ea0:	2203      	movs	r2, #3
 8003ea2:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_out[0].total_length = len;
 8003ea6:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  pdev->ep_out[0].rem_length   = len;
 8003eaa:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 8003eae:	2100      	movs	r1, #0
 8003eb0:	462a      	mov	r2, r5
 8003eb2:	f000 fa3a 	bl	800432a <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
}
 8003eb6:	2000      	movs	r0, #0
 8003eb8:	bd38      	pop	{r3, r4, r5, pc}

08003eba <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 8003eba:	b510      	push	{r4, lr}
 8003ebc:	460c      	mov	r4, r1
 8003ebe:	4613      	mov	r3, r2

  USBD_LL_PrepareReceive (pdev,
 8003ec0:	2100      	movs	r1, #0
 8003ec2:	4622      	mov	r2, r4
 8003ec4:	f000 fa31 	bl	800432a <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
}
 8003ec8:	2000      	movs	r0, #0
 8003eca:	bd10      	pop	{r4, pc}

08003ecc <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 8003ecc:	b508      	push	{r3, lr}

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8003ece:	2100      	movs	r1, #0
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8003ed0:	2304      	movs	r3, #4
 8003ed2:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8003ed6:	460a      	mov	r2, r1
 8003ed8:	460b      	mov	r3, r1
 8003eda:	f000 fa1f 	bl	800431c <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8003ede:	2000      	movs	r0, #0
 8003ee0:	bd08      	pop	{r3, pc}

08003ee2 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 8003ee2:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 8003ee4:	2100      	movs	r1, #0
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 8003ee6:	2305      	movs	r3, #5
 8003ee8:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 8003eec:	460a      	mov	r2, r1
 8003eee:	460b      	mov	r3, r1
 8003ef0:	f000 fa1b 	bl	800432a <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
}
 8003ef4:	2000      	movs	r0, #0
 8003ef6:	bd08      	pop	{r3, pc}

08003ef8 <USBD_CDC_DataIn>:
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 8003ef8:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  if(pdev->pClassData != NULL)
 8003efc:	b11b      	cbz	r3, 8003f06 <USBD_CDC_DataIn+0xe>
  {
    
    hcdc->TxState = 0;
 8003efe:	2000      	movs	r0, #0
 8003f00:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214

    return USBD_OK;
 8003f04:	4770      	bx	lr
  }
  else
  {
    return USBD_FAIL;
 8003f06:	2002      	movs	r0, #2
  }
}
 8003f08:	4770      	bx	lr

08003f0a <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8003f0a:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
 8003f0e:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 8003f10:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8003f14:	b15b      	cbz	r3, 8003f2e <USBD_CDC_EP0_RxReady+0x24>
 8003f16:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 8003f1a:	28ff      	cmp	r0, #255	; 0xff
 8003f1c:	d007      	beq.n	8003f2e <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8003f1e:	689b      	ldr	r3, [r3, #8]
 8003f20:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 8003f24:	4621      	mov	r1, r4
 8003f26:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      hcdc->CmdLength);
      hcdc->CmdOpCode = 0xFF; 
 8003f28:	23ff      	movs	r3, #255	; 0xff
 8003f2a:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
      
  }
  return USBD_OK;
}
 8003f2e:	2000      	movs	r0, #0
 8003f30:	bd10      	pop	{r4, pc}
	...

08003f34 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgFSDesc);
 8003f34:	2343      	movs	r3, #67	; 0x43
 8003f36:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 8003f38:	4800      	ldr	r0, [pc, #0]	; (8003f3c <USBD_CDC_GetFSCfgDesc+0x8>)
 8003f3a:	4770      	bx	lr
 8003f3c:	2000001c 	.word	0x2000001c

08003f40 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgHSDesc);
 8003f40:	2343      	movs	r3, #67	; 0x43
 8003f42:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 8003f44:	4800      	ldr	r0, [pc, #0]	; (8003f48 <USBD_CDC_GetHSCfgDesc+0x8>)
 8003f46:	4770      	bx	lr
 8003f48:	200000e8 	.word	0x200000e8

08003f4c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 8003f4c:	2343      	movs	r3, #67	; 0x43
 8003f4e:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 8003f50:	4800      	ldr	r0, [pc, #0]	; (8003f54 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 8003f52:	4770      	bx	lr
 8003f54:	200000a4 	.word	0x200000a4

08003f58 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 8003f58:	230a      	movs	r3, #10
 8003f5a:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 8003f5c:	4800      	ldr	r0, [pc, #0]	; (8003f60 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 8003f5e:	4770      	bx	lr
 8003f60:	20000098 	.word	0x20000098

08003f64 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{      
 8003f64:	b538      	push	{r3, r4, r5, lr}
 8003f66:	4605      	mov	r5, r0
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 8003f68:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  
  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8003f6c:	f000 f9e4 	bl	8004338 <USBD_LL_GetRxDataSize>
  
  /* USB data will be immediately processed, this allow next USB traffic being 
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 8003f70:	f8d5 3218 	ldr.w	r3, [r5, #536]	; 0x218
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{      
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8003f74:	f8c4 020c 	str.w	r0, [r4, #524]	; 0x20c
  
  /* USB data will be immediately processed, this allow next USB traffic being 
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 8003f78:	b14b      	cbz	r3, 8003f8e <USBD_CDC_DataOut+0x2a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8003f7a:	f8d5 321c 	ldr.w	r3, [r5, #540]	; 0x21c
 8003f7e:	f8d4 0204 	ldr.w	r0, [r4, #516]	; 0x204
 8003f82:	68db      	ldr	r3, [r3, #12]
 8003f84:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 8003f88:	4798      	blx	r3

    return USBD_OK;
 8003f8a:	2000      	movs	r0, #0
 8003f8c:	bd38      	pop	{r3, r4, r5, pc}
  }
  else
  {
    return USBD_FAIL;
 8003f8e:	2002      	movs	r0, #2
  }
}
 8003f90:	bd38      	pop	{r3, r4, r5, pc}

08003f92 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 8003f92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f94:	460c      	mov	r4, r1
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8003f96:	7809      	ldrb	r1, [r1, #0]
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 8003f98:	f8d0 5218 	ldr.w	r5, [r0, #536]	; 0x218
  
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8003f9c:	f001 0360 	and.w	r3, r1, #96	; 0x60
 8003fa0:	2b20      	cmp	r3, #32
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 8003fa2:	4606      	mov	r6, r0
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8003fa4:	d120      	bne.n	8003fe8 <USBD_CDC_Setup+0x56>
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
 8003fa6:	88e2      	ldrh	r2, [r4, #6]
 8003fa8:	7863      	ldrb	r3, [r4, #1]
 8003faa:	b1ba      	cbz	r2, 8003fdc <USBD_CDC_Setup+0x4a>
    {
      if (req->bmRequest & 0x80)
 8003fac:	0609      	lsls	r1, r1, #24
 8003fae:	d50b      	bpl.n	8003fc8 <USBD_CDC_Setup+0x36>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8003fb0:	f8d0 121c 	ldr.w	r1, [r0, #540]	; 0x21c
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	688f      	ldr	r7, [r1, #8]
 8003fb8:	4629      	mov	r1, r5
 8003fba:	47b8      	blx	r7
                                                          (uint8_t *)hcdc->data,
                                                          req->wLength);
          USBD_CtlSendData (pdev, 
 8003fbc:	4630      	mov	r0, r6
 8003fbe:	4629      	mov	r1, r5
 8003fc0:	88e2      	ldrh	r2, [r4, #6]
 8003fc2:	f7ff ff53 	bl	8003e6c <USBD_CtlSendData>
 8003fc6:	e00f      	b.n	8003fe8 <USBD_CDC_Setup+0x56>
                            (uint8_t *)hcdc->data,
                            req->wLength);
      }
      else
      {
        hcdc->CmdOpCode = req->bRequest;
 8003fc8:	f885 3200 	strb.w	r3, [r5, #512]	; 0x200
        hcdc->CmdLength = req->wLength;
 8003fcc:	88e3      	ldrh	r3, [r4, #6]
 8003fce:	f885 3201 	strb.w	r3, [r5, #513]	; 0x201
        
        USBD_CtlPrepareRx (pdev, 
 8003fd2:	4629      	mov	r1, r5
 8003fd4:	88e2      	ldrh	r2, [r4, #6]
 8003fd6:	f7ff ff60 	bl	8003e9a <USBD_CtlPrepareRx>
 8003fda:	e005      	b.n	8003fe8 <USBD_CDC_Setup+0x56>
      }
      
    }
    else
    {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8003fdc:	f8d0 121c 	ldr.w	r1, [r0, #540]	; 0x21c
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	688c      	ldr	r4, [r1, #8]
 8003fe4:	4611      	mov	r1, r2
 8003fe6:	47a0      	blx	r4
 
  default: 
    break;
  }
  return USBD_OK;
}
 8003fe8:	2000      	movs	r0, #0
 8003fea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003fec <USBD_CDC_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, 
                                 uint8_t cfgidx)
{
 8003fec:	b510      	push	{r4, lr}
  uint8_t ret = 0;
  
  /* Open EP IN */
  USBD_LL_CloseEP(pdev,
 8003fee:	2181      	movs	r1, #129	; 0x81
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, 
                                 uint8_t cfgidx)
{
 8003ff0:	4604      	mov	r4, r0
  uint8_t ret = 0;
  
  /* Open EP IN */
  USBD_LL_CloseEP(pdev,
 8003ff2:	f000 f964 	bl	80042be <USBD_LL_CloseEP>
              CDC_IN_EP);
  
  /* Open EP OUT */
  USBD_LL_CloseEP(pdev,
 8003ff6:	2101      	movs	r1, #1
 8003ff8:	4620      	mov	r0, r4
 8003ffa:	f000 f960 	bl	80042be <USBD_LL_CloseEP>
              CDC_OUT_EP);
  
  /* Open Command IN EP */
  USBD_LL_CloseEP(pdev,
 8003ffe:	4620      	mov	r0, r4
 8004000:	2182      	movs	r1, #130	; 0x82
 8004002:	f000 f95c 	bl	80042be <USBD_LL_CloseEP>
              CDC_CMD_EP);
  
  
  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 8004006:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 800400a:	b153      	cbz	r3, 8004022 <USBD_CDC_DeInit+0x36>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800400c:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8004014:	f8d4 0218 	ldr.w	r0, [r4, #536]	; 0x218
 8004018:	f000 f998 	bl	800434c <USBD_static_free>
    pdev->pClassData = NULL;
 800401c:	2300      	movs	r3, #0
 800401e:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
  }
  
  return ret;
}
 8004022:	2000      	movs	r0, #0
 8004024:	bd10      	pop	{r4, pc}

08004026 <USBD_CDC_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 8004026:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint8_t ret = 0;
  USBD_CDC_HandleTypeDef   *hcdc;
  
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8004028:	7c03      	ldrb	r3, [r0, #16]
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 800402a:	4604      	mov	r4, r0
  USBD_CDC_HandleTypeDef   *hcdc;
  
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
  {  
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 800402c:	2181      	movs	r1, #129	; 0x81
 800402e:	2202      	movs	r2, #2
                               uint8_t cfgidx)
{
  uint8_t ret = 0;
  USBD_CDC_HandleTypeDef   *hcdc;
  
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8004030:	b94b      	cbnz	r3, 8004046 <USBD_CDC_Init+0x20>
  {  
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 8004032:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004036:	f000 f938 	bl	80042aa <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_HS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 800403a:	4620      	mov	r0, r4
 800403c:	2101      	movs	r1, #1
 800403e:	2202      	movs	r2, #2
 8004040:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004044:	e006      	b.n	8004054 <USBD_CDC_Init+0x2e>
    
  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 8004046:	2340      	movs	r3, #64	; 0x40
 8004048:	f000 f92f 	bl	80042aa <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 800404c:	4620      	mov	r0, r4
 800404e:	2101      	movs	r1, #1
 8004050:	2202      	movs	r2, #2
 8004052:	2340      	movs	r3, #64	; 0x40
 8004054:	f000 f929 	bl	80042aa <USBD_LL_OpenEP>
                   CDC_OUT_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_OUT_PACKET_SIZE);
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev,
 8004058:	2182      	movs	r1, #130	; 0x82
 800405a:	2203      	movs	r2, #3
 800405c:	2308      	movs	r3, #8
 800405e:	4620      	mov	r0, r4
 8004060:	f000 f923 	bl	80042aa <USBD_LL_OpenEP>
                 CDC_CMD_EP,
                 USBD_EP_TYPE_INTR,
                 CDC_CMD_PACKET_SIZE);
  
    
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 8004064:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8004068:	f000 f96c 	bl	8004344 <USBD_static_malloc>
 800406c:	4605      	mov	r5, r0
 800406e:	f8c4 0218 	str.w	r0, [r4, #536]	; 0x218
  
  if(pdev->pClassData == NULL)
 8004072:	b1c8      	cbz	r0, 80040a8 <USBD_CDC_Init+0x82>
  else
  {
    hcdc = pdev->pClassData;
    
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8004074:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4798      	blx	r3
    
    /* Init Xfer states */
    hcdc->TxState =0;
    hcdc->RxState =0;
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 800407c:	7c27      	ldrb	r7, [r4, #16]
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800407e:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
    
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
    
    /* Init Xfer states */
    hcdc->TxState =0;
 8004082:	2600      	movs	r6, #0
 8004084:	f8c5 6214 	str.w	r6, [r5, #532]	; 0x214
    hcdc->RxState =0;
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8004088:	4620      	mov	r0, r4
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
    
    /* Init Xfer states */
    hcdc->TxState =0;
    hcdc->RxState =0;
 800408a:	f8c5 6218 	str.w	r6, [r5, #536]	; 0x218
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800408e:	2101      	movs	r1, #1
    
    /* Init Xfer states */
    hcdc->TxState =0;
    hcdc->RxState =0;
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8004090:	b92f      	cbnz	r7, 800409e <USBD_CDC_Init+0x78>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8004092:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004096:	f000 f948 	bl	800432a <USBD_LL_PrepareReceive>
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
  uint8_t ret = 0;
 800409a:	4638      	mov	r0, r7
 800409c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800409e:	2340      	movs	r3, #64	; 0x40
 80040a0:	f000 f943 	bl	800432a <USBD_LL_PrepareReceive>
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
  uint8_t ret = 0;
 80040a4:	4630      	mov	r0, r6
 80040a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
  
  if(pdev->pClassData == NULL)
  {
    ret = 1; 
 80040a8:	2001      	movs	r0, #1
    }
    
    
  }
  return ret;
}
 80040aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080040ac <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
  
  if(fops != NULL)
 80040ac:	b119      	cbz	r1, 80040b6 <USBD_CDC_RegisterInterface+0xa>
  {
    pdev->pUserData= fops;
 80040ae:	f8c0 121c 	str.w	r1, [r0, #540]	; 0x21c
    ret = USBD_OK;    
 80040b2:	2000      	movs	r0, #0
 80040b4:	4770      	bx	lr
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
 80040b6:	2002      	movs	r0, #2
    pdev->pUserData= fops;
    ret = USBD_OK;    
  }
  
  return ret;
}
 80040b8:	4770      	bx	lr

080040ba <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 80040ba:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;  
  
  return USBD_OK;  
}
 80040be:	2000      	movs	r0, #0
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  hcdc->TxBuffer = pbuff;
 80040c0:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;  
 80040c4:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  
  return USBD_OK;  
}
 80040c8:	4770      	bx	lr

080040ca <USBD_CDC_SetRxBuffer>:
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  hcdc->RxBuffer = pbuff;
 80040ca:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  return USBD_OK;
}
 80040ce:	2000      	movs	r0, #0
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  hcdc->RxBuffer = pbuff;
 80040d0:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
  
  return USBD_OK;
}
 80040d4:	4770      	bx	lr

080040d6 <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{      
 80040d6:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 80040d8:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  
  if(pdev->pClassData != NULL)
 80040dc:	b174      	cbz	r4, 80040fc <USBD_CDC_TransmitPacket+0x26>
  {
    if(hcdc->TxState == 0)
 80040de:	f8d4 5214 	ldr.w	r5, [r4, #532]	; 0x214
 80040e2:	b96d      	cbnz	r5, 8004100 <USBD_CDC_TransmitPacket+0x2a>
    {
      
      /* Transmit next packet */
      USBD_LL_Transmit(pdev,
 80040e4:	f8b4 3210 	ldrh.w	r3, [r4, #528]	; 0x210
 80040e8:	f8d4 2208 	ldr.w	r2, [r4, #520]	; 0x208
 80040ec:	2181      	movs	r1, #129	; 0x81
 80040ee:	f000 f915 	bl	800431c <USBD_LL_Transmit>
                       CDC_IN_EP,
                       hcdc->TxBuffer,
                       hcdc->TxLength);
      
      /* Tx Transfer in progress */
      hcdc->TxState = 1;
 80040f2:	2301      	movs	r3, #1
 80040f4:	f8c4 3214 	str.w	r3, [r4, #532]	; 0x214
      return USBD_OK;
 80040f8:	4628      	mov	r0, r5
 80040fa:	bd38      	pop	{r3, r4, r5, pc}
      return USBD_BUSY;
    }
  }
  else
  {
    return USBD_FAIL;
 80040fc:	2002      	movs	r0, #2
 80040fe:	bd38      	pop	{r3, r4, r5, pc}
      hcdc->TxState = 1;
      return USBD_OK;
    }
    else
    {
      return USBD_BUSY;
 8004100:	2001      	movs	r0, #1
  }
  else
  {
    return USBD_FAIL;
  }
}
 8004102:	bd38      	pop	{r3, r4, r5, pc}

08004104 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 8004104:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
 8004108:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 800410a:	b163      	cbz	r3, 8004126 <USBD_CDC_ReceivePacket+0x22>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 800410c:	7c04      	ldrb	r4, [r0, #16]
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800410e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004112:	2101      	movs	r1, #1
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8004114:	b914      	cbnz	r4, 800411c <USBD_CDC_ReceivePacket+0x18>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8004116:	f44f 7300 	mov.w	r3, #512	; 0x200
 800411a:	e000      	b.n	800411e <USBD_CDC_ReceivePacket+0x1a>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800411c:	2340      	movs	r3, #64	; 0x40
 800411e:	f000 f904 	bl	800432a <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8004122:	2000      	movs	r0, #0
 8004124:	bd10      	pop	{r4, pc}
  }
  else
  {
    return USBD_FAIL;
 8004126:	2002      	movs	r0, #2
  }
}
 8004128:	bd10      	pop	{r4, pc}
	...

0800412c <HAL_PCD_MspInit>:
  * @brief  Initializes the PCD MSP.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef *hpcd)
{
 800412c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIOA clock for USB DataLines */
  __GPIOA_CLK_ENABLE();
 8004130:	4c24      	ldr	r4, [pc, #144]	; (80041c4 <HAL_PCD_MspInit+0x98>)
 8004132:	6963      	ldr	r3, [r4, #20]
 8004134:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004138:	6163      	str	r3, [r4, #20]
  
  /* Enable the GPIOB clock for USB external Pull-Up */
  __GPIOB_CLK_ENABLE();
 800413a:	6963      	ldr	r3, [r4, #20]
  * @brief  Initializes the PCD MSP.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef *hpcd)
{
 800413c:	b086      	sub	sp, #24
  
  /* Enable the GPIOA clock for USB DataLines */
  __GPIOA_CLK_ENABLE();
  
  /* Enable the GPIOB clock for USB external Pull-Up */
  __GPIOB_CLK_ENABLE();
 800413e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004142:	6163      	str	r3, [r4, #20]

  /* Create a USB Disconnect signal for 1ms */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
 8004144:	f44f 56c0 	mov.w	r6, #6144	; 0x1800
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8004148:	2311      	movs	r3, #17
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800414a:	2500      	movs	r5, #0
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800414c:	f04f 0803 	mov.w	r8, #3
  GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8004150:	270e      	movs	r7, #14
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 
 8004152:	a901      	add	r1, sp, #4
 8004154:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  /* Enable the GPIOB clock for USB external Pull-Up */
  __GPIOB_CLK_ENABLE();

  /* Create a USB Disconnect signal for 1ms */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8004158:	9302      	str	r3, [sp, #8]
  
  /* Enable the GPIOB clock for USB external Pull-Up */
  __GPIOB_CLK_ENABLE();

  /* Create a USB Disconnect signal for 1ms */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
 800415a:	9601      	str	r6, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800415c:	9503      	str	r5, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800415e:	f8cd 8010 	str.w	r8, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8004162:	9705      	str	r7, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 
 8004164:	f7fd feca 	bl	8001efc <HAL_GPIO_Init>

  HAL_GPIO_WritePin(GPIOA,(GPIO_PIN_11 | GPIO_PIN_12),0);
 8004168:	4631      	mov	r1, r6
 800416a:	462a      	mov	r2, r5
 800416c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004170:	f7fd ff82 	bl	8002078 <HAL_GPIO_WritePin>
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBD_LL_Delay(uint32_t Delay)
{
  HAL_Delay(Delay);
 8004174:	2001      	movs	r0, #1
 8004176:	f7fd fe4d 	bl	8001e14 <HAL_Delay>
  GPIO_InitStruct.Alternate = GPIO_AF14_USB;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 

  HAL_GPIO_WritePin(GPIOA,(GPIO_PIN_11 | GPIO_PIN_12),0);
  USBD_LL_Delay(1);
  HAL_GPIO_WritePin(GPIOA,(GPIO_PIN_11 | GPIO_PIN_12),1);
 800417a:	4631      	mov	r1, r6
 800417c:	2201      	movs	r2, #1
 800417e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004182:	f7fd ff79 	bl	8002078 <HAL_GPIO_WritePin>

  
  /* Configure USB DM and DP pins */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004186:	2302      	movs	r3, #2
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF14_USB;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 
 8004188:	a901      	add	r1, sp, #4
 800418a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  HAL_GPIO_WritePin(GPIOA,(GPIO_PIN_11 | GPIO_PIN_12),1);

  
  /* Configure USB DM and DP pins */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800418e:	9302      	str	r3, [sp, #8]
  USBD_LL_Delay(1);
  HAL_GPIO_WritePin(GPIOA,(GPIO_PIN_11 | GPIO_PIN_12),1);

  
  /* Configure USB DM and DP pins */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
 8004190:	9601      	str	r6, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004192:	9503      	str	r5, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8004194:	f8cd 8010 	str.w	r8, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8004198:	9705      	str	r7, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 
 800419a:	f7fd feaf 	bl	8001efc <HAL_GPIO_Init>
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
  HAL_GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStruct); 
#endif  

  /* Enable USB FS Clock */
  __USB_CLK_ENABLE();
 800419e:	69e3      	ldr	r3, [r4, #28]
 80041a0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80041a4:	61e3      	str	r3, [r4, #28]
  
  /* Enable SYSCFG Clock */
  __SYSCFG_CLK_ENABLE();
 80041a6:	69a3      	ldr	r3, [r4, #24]
 80041a8:	f043 0301 	orr.w	r3, r3, #1
 80041ac:	61a3      	str	r3, [r4, #24]
#endif
  
#if defined (USE_USB_INTERRUPT_DEFAULT)
  
  /* Set USB Default FS Interrupt priority */
  HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 5, 0);
 80041ae:	2105      	movs	r1, #5
 80041b0:	462a      	mov	r2, r5
 80041b2:	2014      	movs	r0, #20
 80041b4:	f7fd fe4e 	bl	8001e54 <HAL_NVIC_SetPriority>
  
  /* Enable USB FS Interrupt */
  HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn); 
 80041b8:	2014      	movs	r0, #20
 80041ba:	f7fd fe7d 	bl	8001eb8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(USB_LP_IRQn, 5, 0);
  
  /* Enable USB FS Interrupt */
  HAL_NVIC_EnableIRQ(USB_LP_IRQn); 
#endif
}
 80041be:	b006      	add	sp, #24
 80041c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80041c4:	40021000 	.word	0x40021000

080041c8 <HAL_PCD_SetupStageCallback>:
  * @brief  SetupStage callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 80041c8:	4601      	mov	r1, r0
  USBD_LL_SetupStage(hpcd->pData, (uint8_t *)hpcd->Setup);
 80041ca:	f501 71a2 	add.w	r1, r1, #324	; 0x144
 80041ce:	f8d0 0174 	ldr.w	r0, [r0, #372]	; 0x174
 80041d2:	f7ff bbc0 	b.w	8003956 <USBD_LL_SetupStage>

080041d6 <HAL_PCD_DataOutStageCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataOutStage(hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80041d6:	231c      	movs	r3, #28
 80041d8:	fb03 0301 	mla	r3, r3, r1, r0
 80041dc:	f8d0 0174 	ldr.w	r0, [r0, #372]	; 0x174
 80041e0:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 80041e4:	f7ff bbe4 	b.w	80039b0 <USBD_LL_DataOutStage>

080041e8 <HAL_PCD_DataInStageCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataInStage(hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80041e8:	231c      	movs	r3, #28
 80041ea:	fb03 0301 	mla	r3, r3, r1, r0
 80041ee:	f8d0 0174 	ldr.w	r0, [r0, #372]	; 0x174
 80041f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80041f4:	f7ff bc0c 	b.w	8003a10 <USBD_LL_DataInStage>

080041f8 <HAL_PCD_SOFCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SOF(hpcd->pData);
 80041f8:	f8d0 0174 	ldr.w	r0, [r0, #372]	; 0x174
 80041fc:	f7ff bc6f 	b.w	8003ade <USBD_LL_SOF>

08004200 <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{   
 8004200:	b510      	push	{r4, lr}
 8004202:	4604      	mov	r4, r0
  USBD_LL_SetSpeed(hpcd->pData, USBD_SPEED_FULL);
 8004204:	2101      	movs	r1, #1
 8004206:	f8d0 0174 	ldr.w	r0, [r0, #372]	; 0x174
 800420a:	f7ff fc65 	bl	8003ad8 <USBD_LL_SetSpeed>
  /* Reset Device */
  USBD_LL_Reset(hpcd->pData);
 800420e:	f8d4 0174 	ldr.w	r0, [r4, #372]	; 0x174
}
 8004212:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{   
  USBD_LL_SetSpeed(hpcd->pData, USBD_SPEED_FULL);
  /* Reset Device */
  USBD_LL_Reset(hpcd->pData);
 8004216:	f7ff bc40 	b.w	8003a9a <USBD_LL_Reset>

0800421a <HAL_PCD_SuspendCallback>:
  * @brief  Suspend callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 800421a:	4770      	bx	lr

0800421c <HAL_PCD_ResumeCallback>:
  * @brief  Resume callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 800421c:	4770      	bx	lr
	...

08004220 <USBD_LL_Init>:
  * @brief  Initializes the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{    
 8004220:	b538      	push	{r3, r4, r5, lr}
  /* Set LL Driver parameters */
  hpcd.Instance = USB;
  hpcd.Init.dev_endpoints = 8;
 8004222:	4a1c      	ldr	r2, [pc, #112]	; (8004294 <USBD_LL_Init+0x74>)
  * @brief  Initializes the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{    
 8004224:	4605      	mov	r5, r0
  /* Set LL Driver parameters */
  hpcd.Instance = USB;
 8004226:	481c      	ldr	r0, [pc, #112]	; (8004298 <USBD_LL_Init+0x78>)
  hpcd.Init.dev_endpoints = 8;
 8004228:	2308      	movs	r3, #8
  hpcd.Init.ep0_mps = PCD_EP0MPS_64;
 800422a:	2400      	movs	r4, #0
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{    
  /* Set LL Driver parameters */
  hpcd.Instance = USB;
  hpcd.Init.dev_endpoints = 8;
 800422c:	e880 000c 	stmia.w	r0, {r2, r3}
  hpcd.Init.ep0_mps = PCD_EP0MPS_64;
  hpcd.Init.phy_itface = PCD_PHY_EMBEDDED;
  hpcd.Init.speed = PCD_SPEED_FULL;
  /* Link The driver to the stack */
  hpcd.pData = pdev;
  pdev->pData = &hpcd;
 8004230:	f8c5 0220 	str.w	r0, [r5, #544]	; 0x220
{    
  /* Set LL Driver parameters */
  hpcd.Instance = USB;
  hpcd.Init.dev_endpoints = 8;
  hpcd.Init.ep0_mps = PCD_EP0MPS_64;
  hpcd.Init.phy_itface = PCD_PHY_EMBEDDED;
 8004234:	2202      	movs	r2, #2
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{    
  /* Set LL Driver parameters */
  hpcd.Instance = USB;
  hpcd.Init.dev_endpoints = 8;
  hpcd.Init.ep0_mps = PCD_EP0MPS_64;
 8004236:	60c4      	str	r4, [r0, #12]
  hpcd.Init.phy_itface = PCD_PHY_EMBEDDED;
 8004238:	6102      	str	r2, [r0, #16]
  hpcd.Init.speed = PCD_SPEED_FULL;
 800423a:	6082      	str	r2, [r0, #8]
  /* Link The driver to the stack */
  hpcd.pData = pdev;
 800423c:	f8c0 5174 	str.w	r5, [r0, #372]	; 0x174
  pdev->pData = &hpcd;
  /* Initialize LL Driver */
  HAL_PCD_Init(pdev->pData);
 8004240:	f7fd ff23 	bl	800208a <HAL_PCD_Init>
  
  HAL_PCDEx_PMAConfig(pdev->pData , 0x00 , PCD_SNG_BUF, 0x40);
 8004244:	4621      	mov	r1, r4
 8004246:	4622      	mov	r2, r4
 8004248:	f8d5 0220 	ldr.w	r0, [r5, #544]	; 0x220
 800424c:	2340      	movs	r3, #64	; 0x40
 800424e:	f7fe fdfe 	bl	8002e4e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig(pdev->pData , 0x80 , PCD_SNG_BUF, 0x80);
 8004252:	2180      	movs	r1, #128	; 0x80
 8004254:	4622      	mov	r2, r4
 8004256:	460b      	mov	r3, r1
 8004258:	f8d5 0220 	ldr.w	r0, [r5, #544]	; 0x220
 800425c:	f7fe fdf7 	bl	8002e4e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig(pdev->pData , CDC_IN_EP , PCD_SNG_BUF, 0xC0);  
 8004260:	4622      	mov	r2, r4
 8004262:	f8d5 0220 	ldr.w	r0, [r5, #544]	; 0x220
 8004266:	2181      	movs	r1, #129	; 0x81
 8004268:	23c0      	movs	r3, #192	; 0xc0
 800426a:	f7fe fdf0 	bl	8002e4e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig(pdev->pData , CDC_OUT_EP , PCD_SNG_BUF, 0x110);
 800426e:	4622      	mov	r2, r4
 8004270:	f8d5 0220 	ldr.w	r0, [r5, #544]	; 0x220
 8004274:	2101      	movs	r1, #1
 8004276:	f44f 7388 	mov.w	r3, #272	; 0x110
 800427a:	f7fe fde8 	bl	8002e4e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig(pdev->pData , CDC_CMD_EP , PCD_SNG_BUF, 0x100); 
 800427e:	f8d5 0220 	ldr.w	r0, [r5, #544]	; 0x220
 8004282:	2182      	movs	r1, #130	; 0x82
 8004284:	4622      	mov	r2, r4
 8004286:	f44f 7380 	mov.w	r3, #256	; 0x100
 800428a:	f7fe fde0 	bl	8002e4e <HAL_PCDEx_PMAConfig>
    
  return USBD_OK;
}
 800428e:	4620      	mov	r0, r4
 8004290:	bd38      	pop	{r3, r4, r5, pc}
 8004292:	bf00      	nop
 8004294:	40005c00 	.word	0x40005c00
 8004298:	20001168 	.word	0x20001168

0800429c <USBD_LL_Start>:
  * @brief  Starts the Low Level portion of the Device driver. 
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800429c:	b508      	push	{r3, lr}
  HAL_PCD_Start(pdev->pData);
 800429e:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80042a2:	f7fd ff38 	bl	8002116 <HAL_PCD_Start>
  return USBD_OK;
}
 80042a6:	2000      	movs	r0, #0
 80042a8:	bd08      	pop	{r3, pc}

080042aa <USBD_LL_OpenEP>:
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev,
                                  uint8_t ep_addr,
                                  uint8_t ep_type,
                                  uint16_t ep_mps)
{
 80042aa:	b510      	push	{r4, lr}
 80042ac:	4614      	mov	r4, r2
  HAL_PCD_EP_Open(pdev->pData,
 80042ae:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80042b2:	461a      	mov	r2, r3
 80042b4:	4623      	mov	r3, r4
 80042b6:	f7fd ff4a 	bl	800214e <HAL_PCD_EP_Open>
                  ep_addr,
                  ep_mps,
                  ep_type);
  
  return USBD_OK;
}
 80042ba:	2000      	movs	r0, #0
 80042bc:	bd10      	pop	{r4, pc}

080042be <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80042be:	b508      	push	{r3, lr}
  HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80042c0:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80042c4:	f7fe f8e6 	bl	8002494 <HAL_PCD_EP_Close>
  return USBD_OK;
}
 80042c8:	2000      	movs	r0, #0
 80042ca:	bd08      	pop	{r3, pc}

080042cc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80042cc:	b508      	push	{r3, lr}
  HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80042ce:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80042d2:	f7fe fd07 	bl	8002ce4 <HAL_PCD_EP_SetStall>
  return USBD_OK;
}
 80042d6:	2000      	movs	r0, #0
 80042d8:	bd08      	pop	{r3, pc}

080042da <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80042da:	b508      	push	{r3, lr}
  HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80042dc:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80042e0:	f7fe fd51 	bl	8002d86 <HAL_PCD_EP_ClrStall>
  return USBD_OK; 
}
 80042e4:	2000      	movs	r0, #0
 80042e6:	bd08      	pop	{r3, pc}

080042e8 <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
 80042e8:	f011 0f80 	tst.w	r1, #128	; 0x80
  * @param  ep_addr: Endpoint Number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80042ec:	f8d0 3220 	ldr.w	r3, [r0, #544]	; 0x220
 80042f0:	f04f 021c 	mov.w	r2, #28
  
  if((ep_addr & 0x80) == 0x80)
 80042f4:	d006      	beq.n	8004304 <USBD_LL_IsStallEP+0x1c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80042f6:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 80042fa:	fb02 3301 	mla	r3, r2, r1, r3
 80042fe:	f893 002a 	ldrb.w	r0, [r3, #42]	; 0x2a
 8004302:	4770      	bx	lr
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8004304:	fb02 3101 	mla	r1, r2, r1, r3
 8004308:	f891 00b6 	ldrb.w	r0, [r1, #182]	; 0xb6
  }
}
 800430c:	4770      	bx	lr

0800430e <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800430e:	b508      	push	{r3, lr}
  HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8004310:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8004314:	f7fd ff05 	bl	8002122 <HAL_PCD_SetAddress>
  return USBD_OK; 
}
 8004318:	2000      	movs	r0, #0
 800431a:	bd08      	pop	{r3, pc}

0800431c <USBD_LL_Transmit>:
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, 
                                    uint8_t ep_addr,
                                    uint8_t *pbuf,
                                    uint16_t size)
{
 800431c:	b508      	push	{r3, lr}
  HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800431e:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8004322:	f7fe fa02 	bl	800272a <HAL_PCD_EP_Transmit>
  return USBD_OK;
}
 8004326:	2000      	movs	r0, #0
 8004328:	bd08      	pop	{r3, pc}

0800432a <USBD_LL_PrepareReceive>:
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, 
                                          uint8_t ep_addr,
                                          uint8_t *pbuf,
                                          uint16_t size)
{
 800432a:	b508      	push	{r3, lr}
  HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800432c:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8004330:	f7fe f98b 	bl	800264a <HAL_PCD_EP_Receive>
  return USBD_OK;
}
 8004334:	2000      	movs	r0, #0
 8004336:	bd08      	pop	{r3, pc}

08004338 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8004338:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount(pdev->pData, ep_addr);
 800433a:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800433e:	f7fe f9ec 	bl	800271a <HAL_PCD_EP_GetRxCount>
}
 8004342:	bd08      	pop	{r3, pc}

08004344 <USBD_static_malloc>:
  */
void *USBD_static_malloc(uint32_t size)
{
  static uint32_t mem[MAX_STATIC_ALLOC_SIZE];
  return mem;
}
 8004344:	4800      	ldr	r0, [pc, #0]	; (8004348 <USBD_static_malloc+0x4>)
 8004346:	4770      	bx	lr
 8004348:	20000b9c 	.word	0x20000b9c

0800434c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  *p pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800434c:	4770      	bx	lr
	...

08004350 <USBD_VCP_DeviceDescriptor>:
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(hUSBDDeviceDesc);
 8004350:	2312      	movs	r3, #18
 8004352:	800b      	strh	r3, [r1, #0]
  return (uint8_t*)hUSBDDeviceDesc;
}
 8004354:	4800      	ldr	r0, [pc, #0]	; (8004358 <USBD_VCP_DeviceDescriptor+0x8>)
 8004356:	4770      	bx	lr
 8004358:	08017219 	.word	0x08017219

0800435c <USBD_VCP_LangIDStrDescriptor>:
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_LangIDDesc);  
 800435c:	2304      	movs	r3, #4
 800435e:	800b      	strh	r3, [r1, #0]
  return (uint8_t*)USBD_LangIDDesc;
}
 8004360:	4800      	ldr	r0, [pc, #0]	; (8004364 <USBD_VCP_LangIDStrDescriptor+0x8>)
 8004362:	4770      	bx	lr
 8004364:	080171c8 	.word	0x080171c8

08004368 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
{
 8004368:	b510      	push	{r4, lr}
 800436a:	3101      	adds	r1, #1
  uint8_t idx = 0;
  
  for( idx = 0 ; idx < len ; idx ++)
 800436c:	2300      	movs	r3, #0
 800436e:	4293      	cmp	r3, r2
 8004370:	d00d      	beq.n	800438e <IntToUnicode+0x26>
  {
    if( ((value >> 28)) < 0xA )
 8004372:	0f04      	lsrs	r4, r0, #28
 8004374:	2c09      	cmp	r4, #9
    {
      pbuf[ 2* idx] = (value >> 28) + '0';
 8004376:	bf94      	ite	ls
 8004378:	3430      	addls	r4, #48	; 0x30
    }
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
 800437a:	3437      	addhi	r4, #55	; 0x37
 800437c:	f801 4c01 	strb.w	r4, [r1, #-1]
  */
static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
{
  uint8_t idx = 0;
  
  for( idx = 0 ; idx < len ; idx ++)
 8004380:	3301      	adds	r3, #1
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
    }
    
    value = value << 4;
    
    pbuf[ 2* idx + 1] = 0;
 8004382:	2400      	movs	r4, #0
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
    }
    
    value = value << 4;
 8004384:	0100      	lsls	r0, r0, #4
    
    pbuf[ 2* idx + 1] = 0;
 8004386:	f801 4b02 	strb.w	r4, [r1], #2
  */
static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
{
  uint8_t idx = 0;
  
  for( idx = 0 ; idx < len ; idx ++)
 800438a:	b2db      	uxtb	r3, r3
 800438c:	e7ef      	b.n	800436e <IntToUnicode+0x6>
    
    value = value << 4;
    
    pbuf[ 2* idx + 1] = 0;
  }
}
 800438e:	bd10      	pop	{r4, pc}

08004390 <USBD_VCP_SerialStrDescriptor>:
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = USB_SIZ_STRING_SERIAL;
 8004390:	231a      	movs	r3, #26
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004392:	b510      	push	{r4, lr}
  *length = USB_SIZ_STRING_SERIAL;
 8004394:	800b      	strh	r3, [r1, #0]
  */
static void Get_SerialNum(void)
{
  uint32_t deviceserial0, deviceserial1, deviceserial2;
  
  deviceserial0 = *(uint32_t*)DEVICE_ID1;
 8004396:	4b09      	ldr	r3, [pc, #36]	; (80043bc <USBD_VCP_SerialStrDescriptor+0x2c>)
  deviceserial1 = *(uint32_t*)DEVICE_ID2;
 8004398:	e893 0014 	ldmia.w	r3, {r2, r4}
  deviceserial2 = *(uint32_t*)DEVICE_ID3;
 800439c:	3308      	adds	r3, #8
  
  deviceserial0 += deviceserial2;
 800439e:	681b      	ldr	r3, [r3, #0]
  
  if (deviceserial0 != 0)
 80043a0:	18d0      	adds	r0, r2, r3
 80043a2:	d008      	beq.n	80043b6 <USBD_VCP_SerialStrDescriptor+0x26>
  {
    IntToUnicode (deviceserial0, &USBD_StringSerial[2] ,8);
 80043a4:	4906      	ldr	r1, [pc, #24]	; (80043c0 <USBD_VCP_SerialStrDescriptor+0x30>)
 80043a6:	2208      	movs	r2, #8
 80043a8:	f7ff ffde 	bl	8004368 <IntToUnicode>
    IntToUnicode (deviceserial1, &USBD_StringSerial[18] ,4);
 80043ac:	4620      	mov	r0, r4
 80043ae:	4905      	ldr	r1, [pc, #20]	; (80043c4 <USBD_VCP_SerialStrDescriptor+0x34>)
 80043b0:	2204      	movs	r2, #4
 80043b2:	f7ff ffd9 	bl	8004368 <IntToUnicode>
  
  /* Update the serial number string descriptor with the data from the unique ID*/
  Get_SerialNum();
  
  return USBD_StringSerial;
}
 80043b6:	4804      	ldr	r0, [pc, #16]	; (80043c8 <USBD_VCP_SerialStrDescriptor+0x38>)
 80043b8:	bd10      	pop	{r4, pc}
 80043ba:	bf00      	nop
 80043bc:	1ffff7ac 	.word	0x1ffff7ac
 80043c0:	2000014a 	.word	0x2000014a
 80043c4:	2000015a 	.word	0x2000015a
 80043c8:	20000148 	.word	0x20000148

080043cc <USBD_VCP_ProductStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80043cc:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_PRODUCT_FS_STRING, USBD_StrDesc, length);    
 80043ce:	4c04      	ldr	r4, [pc, #16]	; (80043e0 <USBD_VCP_ProductStrDescriptor+0x14>)
 80043d0:	4804      	ldr	r0, [pc, #16]	; (80043e4 <USBD_VCP_ProductStrDescriptor+0x18>)
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80043d2:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_PRODUCT_FS_STRING, USBD_StrDesc, length);    
 80043d4:	4621      	mov	r1, r4
 80043d6:	f7ff fd2b 	bl	8003e30 <USBD_GetString>
  return USBD_StrDesc;
}
 80043da:	4620      	mov	r0, r4
 80043dc:	bd10      	pop	{r4, pc}
 80043de:	bf00      	nop
 80043e0:	200012e0 	.word	0x200012e0
 80043e4:	080171cc 	.word	0x080171cc

080043e8 <USBD_VCP_ManufacturerStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80043e8:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80043ea:	4c04      	ldr	r4, [pc, #16]	; (80043fc <USBD_VCP_ManufacturerStrDescriptor+0x14>)
 80043ec:	4804      	ldr	r0, [pc, #16]	; (8004400 <USBD_VCP_ManufacturerStrDescriptor+0x18>)
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80043ee:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80043f0:	4621      	mov	r1, r4
 80043f2:	f7ff fd1d 	bl	8003e30 <USBD_GetString>
  return USBD_StrDesc;
}
 80043f6:	4620      	mov	r0, r4
 80043f8:	bd10      	pop	{r4, pc}
 80043fa:	bf00      	nop
 80043fc:	200012e0 	.word	0x200012e0
 8004400:	080171ed 	.word	0x080171ed

08004404 <USBD_VCP_ConfigStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004404:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_CONFIGURATION_FS_STRING, USBD_StrDesc, length); 
 8004406:	4c04      	ldr	r4, [pc, #16]	; (8004418 <USBD_VCP_ConfigStrDescriptor+0x14>)
 8004408:	4804      	ldr	r0, [pc, #16]	; (800441c <USBD_VCP_ConfigStrDescriptor+0x18>)
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800440a:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_CONFIGURATION_FS_STRING, USBD_StrDesc, length); 
 800440c:	4621      	mov	r1, r4
 800440e:	f7ff fd0f 	bl	8003e30 <USBD_GetString>
  return USBD_StrDesc;  
}
 8004412:	4620      	mov	r0, r4
 8004414:	bd10      	pop	{r4, pc}
 8004416:	bf00      	nop
 8004418:	200012e0 	.word	0x200012e0
 800441c:	08017200 	.word	0x08017200

08004420 <USBD_VCP_InterfaceStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004420:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_INTERFACE_FS_STRING, USBD_StrDesc, length);
 8004422:	4c04      	ldr	r4, [pc, #16]	; (8004434 <USBD_VCP_InterfaceStrDescriptor+0x14>)
 8004424:	4804      	ldr	r0, [pc, #16]	; (8004438 <USBD_VCP_InterfaceStrDescriptor+0x18>)
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004426:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_INTERFACE_FS_STRING, USBD_StrDesc, length);
 8004428:	4621      	mov	r1, r4
 800442a:	f7ff fd01 	bl	8003e30 <USBD_GetString>
  return USBD_StrDesc;  
}
 800442e:	4620      	mov	r0, r4
 8004430:	bd10      	pop	{r4, pc}
 8004432:	bf00      	nop
 8004434:	200012e0 	.word	0x200012e0
 8004438:	0801720b 	.word	0x0801720b

0800443c <CDC_Itf_DeInit>:
  */
static int8_t CDC_Itf_DeInit(void)
{

  return (USBD_OK);
}
 800443c:	2000      	movs	r0, #0
 800443e:	4770      	bx	lr

08004440 <CDC_Itf_Receive>:
  * @param  Buf: Buffer of data to be transmitted
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the opeartion: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Itf_Receive(uint8_t* Buf, uint32_t *Len)
{
 8004440:	b508      	push	{r3, lr}
 8004442:	460b      	mov	r3, r1
 8004444:	4602      	mov	r2, r0
  /* Write data into Terminal Rx buffer */
  TerminalInputBufferWrite(INDEX_USB, (char *)Buf, *Len);
 8004446:	4611      	mov	r1, r2
 8004448:	2000      	movs	r0, #0
 800444a:	681a      	ldr	r2, [r3, #0]
 800444c:	f7fc fc00 	bl	8000c50 <TerminalInputBufferWrite>
  USBD_CDC_ReceivePacket(&hUSBDDevice);  /* Reset for next packet */
 8004450:	4802      	ldr	r0, [pc, #8]	; (800445c <CDC_Itf_Receive+0x1c>)
 8004452:	f7ff fe57 	bl	8004104 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
}
 8004456:	2000      	movs	r0, #0
 8004458:	bd08      	pop	{r3, pc}
 800445a:	bf00      	nop
 800445c:	20000f40 	.word	0x20000f40

08004460 <CDC_Itf_Init>:
  *         Initializes the CDC media low layer
  * @param  None
  * @retval Result of the opeartion: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Itf_Init(void)
{
 8004460:	b508      	push	{r3, lr}
  //  USBD_CDC_SetTxBuffer(&hUSBDDevice, NULL, 0);
  USBD_CDC_SetRxBuffer(&hUSBDDevice, UserRxBuffer);
 8004462:	4903      	ldr	r1, [pc, #12]	; (8004470 <CDC_Itf_Init+0x10>)
 8004464:	4803      	ldr	r0, [pc, #12]	; (8004474 <CDC_Itf_Init+0x14>)
 8004466:	f7ff fe30 	bl	80040ca <USBD_CDC_SetRxBuffer>


  return (USBD_OK);
}
 800446a:	2000      	movs	r0, #0
 800446c:	bd08      	pop	{r3, pc}
 800446e:	bf00      	nop
 8004470:	20001450 	.word	0x20001450
 8004474:	20000f40 	.word	0x20000f40

08004478 <CDC_Itf_Control>:
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the opeartion: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Itf_Control (uint8_t cmd, uint8_t* pbuf, uint16_t length)
{ 
  switch (cmd)
 8004478:	2820      	cmp	r0, #32
 800447a:	d012      	beq.n	80044a2 <CDC_Itf_Control+0x2a>
 800447c:	2821      	cmp	r0, #33	; 0x21
 800447e:	d122      	bne.n	80044c6 <CDC_Itf_Control+0x4e>
    /* Set the new configuration */

    break;

  case CDC_GET_LINE_CODING:
    pbuf[0] = (uint8_t)(LineCoding.bitrate);
 8004480:	4b12      	ldr	r3, [pc, #72]	; (80044cc <CDC_Itf_Control+0x54>)
 8004482:	681a      	ldr	r2, [r3, #0]
 8004484:	700a      	strb	r2, [r1, #0]
    pbuf[1] = (uint8_t)(LineCoding.bitrate >> 8);
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	0a12      	lsrs	r2, r2, #8
 800448a:	704a      	strb	r2, [r1, #1]
    pbuf[2] = (uint8_t)(LineCoding.bitrate >> 16);
 800448c:	885a      	ldrh	r2, [r3, #2]
 800448e:	708a      	strb	r2, [r1, #2]
    pbuf[3] = (uint8_t)(LineCoding.bitrate >> 24);
 8004490:	78da      	ldrb	r2, [r3, #3]
 8004492:	70ca      	strb	r2, [r1, #3]
    pbuf[4] = LineCoding.format;
 8004494:	791a      	ldrb	r2, [r3, #4]
 8004496:	710a      	strb	r2, [r1, #4]
    pbuf[5] = LineCoding.paritytype;
 8004498:	795a      	ldrb	r2, [r3, #5]
 800449a:	714a      	strb	r2, [r1, #5]
    pbuf[6] = LineCoding.datatype;     
 800449c:	799b      	ldrb	r3, [r3, #6]
 800449e:	718b      	strb	r3, [r1, #6]
    
    /* Add your code here */
    break;
 80044a0:	e011      	b.n	80044c6 <CDC_Itf_Control+0x4e>
    /* Add your code here */
    break;

  case CDC_SET_LINE_CODING:
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
                            (pbuf[2] << 16) | (pbuf[3] << 24));
 80044a2:	788a      	ldrb	r2, [r1, #2]
  case CDC_CLEAR_COMM_FEATURE:
    /* Add your code here */
    break;

  case CDC_SET_LINE_CODING:
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 80044a4:	7848      	ldrb	r0, [r1, #1]
 80044a6:	4b09      	ldr	r3, [pc, #36]	; (80044cc <CDC_Itf_Control+0x54>)
                            (pbuf[2] << 16) | (pbuf[3] << 24));
 80044a8:	0412      	lsls	r2, r2, #16
  case CDC_CLEAR_COMM_FEATURE:
    /* Add your code here */
    break;

  case CDC_SET_LINE_CODING:
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 80044aa:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80044ae:	7808      	ldrb	r0, [r1, #0]
 80044b0:	4302      	orrs	r2, r0
                            (pbuf[2] << 16) | (pbuf[3] << 24));
 80044b2:	78c8      	ldrb	r0, [r1, #3]
 80044b4:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
  case CDC_CLEAR_COMM_FEATURE:
    /* Add your code here */
    break;

  case CDC_SET_LINE_CODING:
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 80044b8:	601a      	str	r2, [r3, #0]
                            (pbuf[2] << 16) | (pbuf[3] << 24));
    LineCoding.format     = pbuf[4];
 80044ba:	790a      	ldrb	r2, [r1, #4]
 80044bc:	711a      	strb	r2, [r3, #4]
    LineCoding.paritytype = pbuf[5];
 80044be:	794a      	ldrb	r2, [r1, #5]
 80044c0:	715a      	strb	r2, [r3, #5]
    LineCoding.datatype   = pbuf[6];
 80044c2:	798a      	ldrb	r2, [r1, #6]
 80044c4:	719a      	strb	r2, [r3, #6]
  default:
    break;
  }
  
  return (USBD_OK);
}
 80044c6:	2000      	movs	r0, #0
 80044c8:	4770      	bx	lr
 80044ca:	bf00      	nop
 80044cc:	20000164 	.word	0x20000164

080044d0 <SPIx_Init>:
  * @brief SPIx Bus initialization
  * @param None
  * @retval None
  */
static void SPIx_Init(void)
{
 80044d0:	b510      	push	{r4, lr}
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 80044d2:	4c1c      	ldr	r4, [pc, #112]	; (8004544 <SPIx_Init+0x74>)
  * @brief SPIx Bus initialization
  * @param None
  * @retval None
  */
static void SPIx_Init(void)
{
 80044d4:	b086      	sub	sp, #24
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 80044d6:	4620      	mov	r0, r4
 80044d8:	f7ff fa07 	bl	80038ea <HAL_SPI_GetState>
 80044dc:	2800      	cmp	r0, #0
 80044de:	d12e      	bne.n	800453e <SPIx_Init+0x6e>
  {
    /* SPI Config */
    SpiHandle.Instance = DISCOVERY_SPIx;
 80044e0:	4b19      	ldr	r3, [pc, #100]	; (8004548 <SPIx_Init+0x78>)
      ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
      l3gd20 SPI interface max baudrate is 10MHz for write/read
      PCLK2 frequency is set to 90 MHz 
  */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
    SpiHandle.Init.Direction = SPI_DIRECTION_2LINES; 
 80044e2:	60a0      	str	r0, [r4, #8]
static void SPIx_Init(void)
{
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
  {
    /* SPI Config */
    SpiHandle.Instance = DISCOVERY_SPIx;
 80044e4:	6023      	str	r3, [r4, #0]
      to verify these constraints:
      ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
      l3gd20 SPI interface max baudrate is 10MHz for write/read
      PCLK2 frequency is set to 90 MHz 
  */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80044e6:	2318      	movs	r3, #24
 80044e8:	61e3      	str	r3, [r4, #28]
    SpiHandle.Init.Direction = SPI_DIRECTION_2LINES; 
    SpiHandle.Init.CLKPhase = SPI_PHASE_1EDGE;
    SpiHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
    SpiHandle.Init.CRCPolynomial = 7;
 80044ea:	2307      	movs	r3, #7
 80044ec:	62e3      	str	r3, [r4, #44]	; 0x2c
    SpiHandle.Init.DataSize = SPI_DATASIZE_8BIT;
 80044ee:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80044f2:	60e3      	str	r3, [r4, #12]
    SpiHandle.Init.FirstBit = SPI_FIRSTBIT_MSB;
    SpiHandle.Init.NSS = SPI_NSS_SOFT;
 80044f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80044f8:	61a3      	str	r3, [r4, #24]
    SpiHandle.Init.TIMode = SPI_TIMODE_DISABLED;
    SpiHandle.Init.Mode = SPI_MODE_MASTER;
 80044fa:	f44f 7382 	mov.w	r3, #260	; 0x104
 80044fe:	6063      	str	r3, [r4, #4]
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI1 clock  */
  DISCOVERY_SPIx_CLK_ENABLE();
 8004500:	4b12      	ldr	r3, [pc, #72]	; (800454c <SPIx_Init+0x7c>)
      l3gd20 SPI interface max baudrate is 10MHz for write/read
      PCLK2 frequency is set to 90 MHz 
  */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
    SpiHandle.Init.Direction = SPI_DIRECTION_2LINES; 
    SpiHandle.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004502:	6160      	str	r0, [r4, #20]
    SpiHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004504:	6120      	str	r0, [r4, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8004506:	62a0      	str	r0, [r4, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial = 7;
    SpiHandle.Init.DataSize = SPI_DATASIZE_8BIT;
    SpiHandle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004508:	6220      	str	r0, [r4, #32]
    SpiHandle.Init.NSS = SPI_NSS_SOFT;
    SpiHandle.Init.TIMode = SPI_TIMODE_DISABLED;
 800450a:	6260      	str	r0, [r4, #36]	; 0x24
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI1 clock  */
  DISCOVERY_SPIx_CLK_ENABLE();
 800450c:	699a      	ldr	r2, [r3, #24]
 800450e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004512:	619a      	str	r2, [r3, #24]

  /* enable SPI1 gpio clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8004514:	695a      	ldr	r2, [r3, #20]
 8004516:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800451a:	615a      	str	r2, [r3, #20]

  /* configure SPI1 SCK, MOSI and MISO */
  GPIO_InitStructure.Pin = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 800451c:	23e0      	movs	r3, #224	; 0xe0
 800451e:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8004520:	2302      	movs	r3, #2
 8004522:	9302      	str	r3, [sp, #8]
  GPIO_InitStructure.Pull  = GPIO_NOPULL; /* or GPIO_PULLDOWN */
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 8004524:	2303      	movs	r3, #3
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();

  /* configure SPI1 SCK, MOSI and MISO */
  GPIO_InitStructure.Pin = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull  = GPIO_NOPULL; /* or GPIO_PULLDOWN */
 8004526:	9003      	str	r0, [sp, #12]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 8004528:	9304      	str	r3, [sp, #16]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 800452a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  /* configure SPI1 SCK, MOSI and MISO */
  GPIO_InitStructure.Pin = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull  = GPIO_NOPULL; /* or GPIO_PULLDOWN */
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 800452e:	2305      	movs	r3, #5
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8004530:	a901      	add	r1, sp, #4
  /* configure SPI1 SCK, MOSI and MISO */
  GPIO_InitStructure.Pin = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull  = GPIO_NOPULL; /* or GPIO_PULLDOWN */
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8004532:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8004534:	f7fd fce2 	bl	8001efc <HAL_GPIO_Init>
    SpiHandle.Init.NSS = SPI_NSS_SOFT;
    SpiHandle.Init.TIMode = SPI_TIMODE_DISABLED;
    SpiHandle.Init.Mode = SPI_MODE_MASTER;

    SPIx_MspInit(&SpiHandle);
    HAL_SPI_Init(&SpiHandle);
 8004538:	4620      	mov	r0, r4
 800453a:	f7ff f82a 	bl	8003592 <HAL_SPI_Init>
  }
}
 800453e:	b006      	add	sp, #24
 8004540:	bd10      	pop	{r4, pc}
 8004542:	bf00      	nop
 8004544:	20000dcc 	.word	0x20000dcc
 8004548:	40013000 	.word	0x40013000
 800454c:	40021000 	.word	0x40021000

08004550 <SPIx_WriteRead>:
  *         from the SPI bus.
  * @param  Byte : Byte send.
  * @retval The received byte value
  */
static uint8_t SPIx_WriteRead(uint8_t Byte)
{
 8004550:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  uint8_t receivedbyte = 0;
 8004552:	2300      	movs	r3, #0
 8004554:	f88d 3017 	strb.w	r3, [sp, #23]
  
  /* Send a Byte through the SPI peripheral */
  /* Read byte from the SPI bus */
  if(HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*) &Byte, (uint8_t*) &receivedbyte, 1, SpixTimeout) != HAL_OK)
 8004558:	4b0b      	ldr	r3, [pc, #44]	; (8004588 <SPIx_WriteRead+0x38>)
  *         from the SPI bus.
  * @param  Byte : Byte send.
  * @retval The received byte value
  */
static uint8_t SPIx_WriteRead(uint8_t Byte)
{
 800455a:	f88d 000f 	strb.w	r0, [sp, #15]

  uint8_t receivedbyte = 0;
  
  /* Send a Byte through the SPI peripheral */
  /* Read byte from the SPI bus */
  if(HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*) &Byte, (uint8_t*) &receivedbyte, 1, SpixTimeout) != HAL_OK)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	480a      	ldr	r0, [pc, #40]	; (800458c <SPIx_WriteRead+0x3c>)
 8004562:	9300      	str	r3, [sp, #0]
 8004564:	f10d 010f 	add.w	r1, sp, #15
 8004568:	f10d 0217 	add.w	r2, sp, #23
 800456c:	2301      	movs	r3, #1
 800456e:	f7ff f87a 	bl	8003666 <HAL_SPI_TransmitReceive>
 8004572:	b120      	cbz	r0, 800457e <SPIx_WriteRead+0x2e>
  * @retval None
  */
static void SPIx_Error (void)
{
  /* De-initialize the SPI comunication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8004574:	4805      	ldr	r0, [pc, #20]	; (800458c <SPIx_WriteRead+0x3c>)
 8004576:	f7ff f85f 	bl	8003638 <HAL_SPI_DeInit>
  
  /* Re- Initiaize the SPI comunication BUS */
  SPIx_Init();
 800457a:	f7ff ffa9 	bl	80044d0 <SPIx_Init>
  {
    SPIx_Error();
  }
  
  return receivedbyte;
}
 800457e:	f89d 0017 	ldrb.w	r0, [sp, #23]
 8004582:	b007      	add	sp, #28
 8004584:	f85d fb04 	ldr.w	pc, [sp], #4
 8004588:	2000017c 	.word	0x2000017c
 800458c:	20000dcc 	.word	0x20000dcc

08004590 <I2Cx_Init>:
  * @brief Discovery I2Cx Bus initialization
  * @param None
  * @retval None
  */
static void I2Cx_Init(void)
{
 8004590:	b530      	push	{r4, r5, lr}
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8004592:	4c16      	ldr	r4, [pc, #88]	; (80045ec <I2Cx_Init+0x5c>)
  * @brief Discovery I2Cx Bus initialization
  * @param None
  * @retval None
  */
static void I2Cx_Init(void)
{
 8004594:	b087      	sub	sp, #28
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8004596:	4620      	mov	r0, r4
 8004598:	f7fe ff44 	bl	8003424 <HAL_I2C_GetState>
 800459c:	bb18      	cbnz	r0, 80045e6 <I2Cx_Init+0x56>
  {
    I2cHandle.Instance = DISCOVERY_I2Cx;
 800459e:	4b14      	ldr	r3, [pc, #80]	; (80045f0 <I2Cx_Init+0x60>)
{

  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable SCK and SDA GPIO clocks */
  DISCOVERY_I2Cx_GPIO_CLK_ENABLE();
 80045a0:	4d14      	ldr	r5, [pc, #80]	; (80045f4 <I2Cx_Init+0x64>)
  */
static void I2Cx_Init(void)
{
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
  {
    I2cHandle.Instance = DISCOVERY_I2Cx;
 80045a2:	6023      	str	r3, [r4, #0]
    I2cHandle.Init.OwnAddress1 =  ACCELERO_I2C_ADDRESS;
 80045a4:	2332      	movs	r3, #50	; 0x32
 80045a6:	60a3      	str	r3, [r4, #8]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80045a8:	2301      	movs	r3, #1
    I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
 80045aa:	6120      	str	r0, [r4, #16]
    I2cHandle.Init.OwnAddress2 = 0;
 80045ac:	6160      	str	r0, [r4, #20]
    I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
 80045ae:	61e0      	str	r0, [r4, #28]
    I2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;	
 80045b0:	6220      	str	r0, [r4, #32]
{
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
  {
    I2cHandle.Instance = DISCOVERY_I2Cx;
    I2cHandle.Init.OwnAddress1 =  ACCELERO_I2C_ADDRESS;
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80045b2:	60e3      	str	r3, [r4, #12]
{

  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable SCK and SDA GPIO clocks */
  DISCOVERY_I2Cx_GPIO_CLK_ENABLE();
 80045b4:	696b      	ldr	r3, [r5, #20]
  GPIO_InitStructure.Pin = (DISCOVERY_I2Cx_SDA_PIN | DISCOVERY_I2Cx_SCL_PIN);
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull = GPIO_PULLDOWN;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Alternate = DISCOVERY_I2Cx_AF;
  HAL_GPIO_Init(DISCOVERY_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 80045b6:	4810      	ldr	r0, [pc, #64]	; (80045f8 <I2Cx_Init+0x68>)
{

  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable SCK and SDA GPIO clocks */
  DISCOVERY_I2Cx_GPIO_CLK_ENABLE();
 80045b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80045bc:	616b      	str	r3, [r5, #20]

  /* I2Cx SD1 & SCK pin configuration */
  GPIO_InitStructure.Pin = (DISCOVERY_I2Cx_SDA_PIN | DISCOVERY_I2Cx_SCL_PIN);
 80045be:	23c0      	movs	r3, #192	; 0xc0
 80045c0:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 80045c2:	2302      	movs	r3, #2
 80045c4:	9302      	str	r3, [sp, #8]
  GPIO_InitStructure.Pull = GPIO_PULLDOWN;
 80045c6:	9303      	str	r3, [sp, #12]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 80045c8:	2303      	movs	r3, #3
 80045ca:	9304      	str	r3, [sp, #16]
  GPIO_InitStructure.Alternate = DISCOVERY_I2Cx_AF;
 80045cc:	2304      	movs	r3, #4
  HAL_GPIO_Init(DISCOVERY_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 80045ce:	eb0d 0103 	add.w	r1, sp, r3
  /* I2Cx SD1 & SCK pin configuration */
  GPIO_InitStructure.Pin = (DISCOVERY_I2Cx_SDA_PIN | DISCOVERY_I2Cx_SCL_PIN);
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull = GPIO_PULLDOWN;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Alternate = DISCOVERY_I2Cx_AF;
 80045d2:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(DISCOVERY_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 80045d4:	f7fd fc92 	bl	8001efc <HAL_GPIO_Init>

  /* Enable the I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 80045d8:	69eb      	ldr	r3, [r5, #28]
 80045da:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80045de:	61eb      	str	r3, [r5, #28]
    I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
    I2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;	

    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
    HAL_I2C_Init(&I2cHandle);
 80045e0:	4620      	mov	r0, r4
 80045e2:	f7fe fdbd 	bl	8003160 <HAL_I2C_Init>
  }
}
 80045e6:	b007      	add	sp, #28
 80045e8:	bd30      	pop	{r4, r5, pc}
 80045ea:	bf00      	nop
 80045ec:	20000e2c 	.word	0x20000e2c
 80045f0:	40005400 	.word	0x40005400
 80045f4:	40021000 	.word	0x40021000
 80045f8:	48000400 	.word	0x48000400

080045fc <BSP_LED_Init>:
  *     @arg LED_BLUE2
  *     @arg LED_RED2
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 80045fc:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 80045fe:	4604      	mov	r4, r0
  *     @arg LED_BLUE2
  *     @arg LED_RED2
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8004600:	b086      	sub	sp, #24
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8004602:	b168      	cbz	r0, 8004620 <BSP_LED_Init+0x24>
 8004604:	2801      	cmp	r0, #1
 8004606:	d00b      	beq.n	8004620 <BSP_LED_Init+0x24>
 8004608:	2802      	cmp	r0, #2
 800460a:	d009      	beq.n	8004620 <BSP_LED_Init+0x24>
 800460c:	2803      	cmp	r0, #3
 800460e:	d007      	beq.n	8004620 <BSP_LED_Init+0x24>
 8004610:	2804      	cmp	r0, #4
 8004612:	d005      	beq.n	8004620 <BSP_LED_Init+0x24>
 8004614:	2805      	cmp	r0, #5
 8004616:	d003      	beq.n	8004620 <BSP_LED_Init+0x24>
 8004618:	2806      	cmp	r0, #6
 800461a:	d001      	beq.n	8004620 <BSP_LED_Init+0x24>
 800461c:	2807      	cmp	r0, #7
 800461e:	d104      	bne.n	800462a <BSP_LED_Init+0x2e>
 8004620:	4b0d      	ldr	r3, [pc, #52]	; (8004658 <BSP_LED_Init+0x5c>)
 8004622:	695a      	ldr	r2, [r3, #20]
 8004624:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8004628:	615a      	str	r2, [r3, #20]

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = LED_PIN[Led];
 800462a:	4b0c      	ldr	r3, [pc, #48]	; (800465c <BSP_LED_Init+0x60>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
  
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStruct);
 800462c:	4e0c      	ldr	r6, [pc, #48]	; (8004660 <BSP_LED_Init+0x64>)
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = LED_PIN[Led];
 800462e:	f833 5014 	ldrh.w	r5, [r3, r4, lsl #1]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
  
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStruct);
 8004632:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = LED_PIN[Led];
 8004636:	9501      	str	r5, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004638:	2301      	movs	r3, #1
 800463a:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800463c:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
  
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStruct);
 800463e:	a901      	add	r1, sp, #4

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = LED_PIN[Led];
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8004640:	2303      	movs	r3, #3
 8004642:	9304      	str	r3, [sp, #16]
  
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStruct);
 8004644:	f7fd fc5a 	bl	8001efc <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8004648:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800464c:	4629      	mov	r1, r5
 800464e:	2200      	movs	r2, #0
 8004650:	f7fd fd12 	bl	8002078 <HAL_GPIO_WritePin>
}
 8004654:	b006      	add	sp, #24
 8004656:	bd70      	pop	{r4, r5, r6, pc}
 8004658:	40021000 	.word	0x40021000
 800465c:	0801722c 	.word	0x0801722c
 8004660:	20000188 	.word	0x20000188

08004664 <BSP_LED_On>:
  *     @arg LED10
  * @retval None
  */
void BSP_LED_On(Led_TypeDef Led)
{
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET); 
 8004664:	4a04      	ldr	r2, [pc, #16]	; (8004678 <BSP_LED_On+0x14>)
  *     @arg LED9
  *     @arg LED10
  * @retval None
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8004666:	4603      	mov	r3, r0
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET); 
 8004668:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 800466c:	4a03      	ldr	r2, [pc, #12]	; (800467c <BSP_LED_On+0x18>)
 800466e:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8004672:	2201      	movs	r2, #1
 8004674:	f7fd bd00 	b.w	8002078 <HAL_GPIO_WritePin>
 8004678:	20000188 	.word	0x20000188
 800467c:	0801722c 	.word	0x0801722c

08004680 <BSP_LED_Off>:
  *     @arg LED_RED2
  * @retval None
  */
void BSP_LED_Off(Led_TypeDef Led)
{
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET); 
 8004680:	4a04      	ldr	r2, [pc, #16]	; (8004694 <BSP_LED_Off+0x14>)
  *     @arg LED_BLUE2
  *     @arg LED_RED2
  * @retval None
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 8004682:	4603      	mov	r3, r0
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET); 
 8004684:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8004688:	4a03      	ldr	r2, [pc, #12]	; (8004698 <BSP_LED_Off+0x18>)
 800468a:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800468e:	2200      	movs	r2, #0
 8004690:	f7fd bcf2 	b.w	8002078 <HAL_GPIO_WritePin>
 8004694:	20000188 	.word	0x20000188
 8004698:	0801722c 	.word	0x0801722c

0800469c <BSP_LED_Toggle>:
  *     @arg LED_RED2
  * @retval None
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 800469c:	4a04      	ldr	r2, [pc, #16]	; (80046b0 <BSP_LED_Toggle+0x14>)
  *     @arg LED_BLUE2
  *     @arg LED_RED2
  * @retval None
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 800469e:	4603      	mov	r3, r0
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 80046a0:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 80046a4:	4a03      	ldr	r2, [pc, #12]	; (80046b4 <BSP_LED_Toggle+0x18>)
 80046a6:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80046aa:	f7fd bcea 	b.w	8002082 <HAL_GPIO_TogglePin>
 80046ae:	bf00      	nop
 80046b0:	20000188 	.word	0x20000188
 80046b4:	0801722c 	.word	0x0801722c

080046b8 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  * @retval None
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80046b8:	b510      	push	{r4, lr}
 80046ba:	4b19      	ldr	r3, [pc, #100]	; (8004720 <BSP_PB_Init+0x68>)
 80046bc:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 80046be:	b918      	cbnz	r0, 80046c8 <BSP_PB_Init+0x10>
 80046c0:	695a      	ldr	r2, [r3, #20]
 80046c2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80046c6:	615a      	str	r2, [r3, #20]
  __SYSCFG_CLK_ENABLE();
 80046c8:	699a      	ldr	r2, [r3, #24]
 80046ca:	f042 0201 	orr.w	r2, r2, #1
 80046ce:	619a      	str	r2, [r3, #24]

  if (ButtonMode == BUTTON_MODE_GPIO)
 80046d0:	b969      	cbnz	r1, 80046ee <BSP_PB_Init+0x36>
  {
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 80046d2:	2301      	movs	r3, #1
 80046d4:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80046d6:	2302      	movs	r3, #2
 80046d8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80046da:	2303      	movs	r3, #3
 80046dc:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 80046de:	4b11      	ldr	r3, [pc, #68]	; (8004724 <BSP_PB_Init+0x6c>)

  if (ButtonMode == BUTTON_MODE_GPIO)
  {
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80046e0:	9102      	str	r1, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 80046e2:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80046e6:	a901      	add	r1, sp, #4
 80046e8:	f7fd fc08 	bl	8001efc <HAL_GPIO_Init>
 80046ec:	e016      	b.n	800471c <BSP_PB_Init+0x64>
  }

  if (ButtonMode == BUTTON_MODE_EXTI)
 80046ee:	2901      	cmp	r1, #1
 80046f0:	d114      	bne.n	800471c <BSP_PB_Init+0x64>
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80046f2:	2303      	movs	r3, #3
 80046f4:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; 
 80046f6:	4b0c      	ldr	r3, [pc, #48]	; (8004728 <BSP_PB_Init+0x70>)
  }

  if (ButtonMode == BUTTON_MODE_EXTI)
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 80046f8:	9101      	str	r1, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; 
 80046fa:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 80046fc:	4b09      	ldr	r3, [pc, #36]	; (8004724 <BSP_PB_Init+0x6c>)

  if (ButtonMode == BUTTON_MODE_EXTI)
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046fe:	2400      	movs	r4, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; 
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8004700:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

  if (ButtonMode == BUTTON_MODE_EXTI)
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004704:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; 
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8004706:	a901      	add	r1, sp, #4
 8004708:	f7fd fbf8 	bl	8001efc <HAL_GPIO_Init>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 800470c:	2006      	movs	r0, #6
 800470e:	210f      	movs	r1, #15
 8004710:	4622      	mov	r2, r4
 8004712:	f7fd fb9f 	bl	8001e54 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 8004716:	2006      	movs	r0, #6
 8004718:	f7fd fbce 	bl	8001eb8 <HAL_NVIC_EnableIRQ>
  }
}
 800471c:	b006      	add	sp, #24
 800471e:	bd10      	pop	{r4, pc}
 8004720:	40021000 	.word	0x40021000
 8004724:	20000180 	.word	0x20000180
 8004728:	10110000 	.word	0x10110000

0800472c <BSP_PB_GetState>:
  * @param  Button: Specifies the Button to be checked.
  *   This parameter should be: BUTTON_USER  
  * @retval The Button GPIO pin value.
  */
uint32_t BSP_PB_GetState(Button_TypeDef Button)
{
 800472c:	b508      	push	{r3, lr}
  return HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 800472e:	4b03      	ldr	r3, [pc, #12]	; (800473c <BSP_PB_GetState+0x10>)
 8004730:	2101      	movs	r1, #1
 8004732:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8004736:	f7fd fc99 	bl	800206c <HAL_GPIO_ReadPin>
}
 800473a:	bd08      	pop	{r3, pc}
 800473c:	20000180 	.word	0x20000180

08004740 <GYRO_IO_Init>:
  * @brief  Configures the GYROSCOPE SPI interface.
  * @param  None
  * @retval None
  */
void GYRO_IO_Init(void)
{
 8004740:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
 8004744:	4c16      	ldr	r4, [pc, #88]	; (80047a0 <GYRO_IO_Init+0x60>)
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 8004746:	4d17      	ldr	r5, [pc, #92]	; (80047a4 <GYRO_IO_Init+0x64>)
{
    GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
 8004748:	6963      	ldr	r3, [r4, #20]
  * @brief  Configures the GYROSCOPE SPI interface.
  * @param  None
  * @retval None
  */
void GYRO_IO_Init(void)
{
 800474a:	b087      	sub	sp, #28
    GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
 800474c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004750:	6163      	str	r3, [r4, #20]
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8004752:	2600      	movs	r6, #0
    GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
 8004754:	f04f 0908 	mov.w	r9, #8
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8004758:	f04f 0801 	mov.w	r8, #1
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 800475c:	2703      	movs	r7, #3
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 800475e:	4628      	mov	r0, r5
 8004760:	a901      	add	r1, sp, #4
    GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
 8004762:	f8cd 9004 	str.w	r9, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8004766:	f8cd 8008 	str.w	r8, [sp, #8]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 800476a:	9603      	str	r6, [sp, #12]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 800476c:	9704      	str	r7, [sp, #16]
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 800476e:	f7fd fbc5 	bl	8001efc <HAL_GPIO_Init>

  /* Deselect : Chip Select high */
  GYRO_CS_HIGH();
 8004772:	4642      	mov	r2, r8
 8004774:	4628      	mov	r0, r5
 8004776:	4649      	mov	r1, r9
 8004778:	f7fd fc7e 	bl	8002078 <HAL_GPIO_WritePin>

  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT_GPIO_CLK_ENABLE();
 800477c:	6963      	ldr	r3, [r4, #20]
 800477e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004782:	6163      	str	r3, [r4, #20]
  GPIO_InitStructure.Pin = GYRO_INT1_PIN | GYRO_INT2_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Pull= GPIO_NOPULL;
  HAL_GPIO_Init(GYRO_INT_GPIO_PORT, &GPIO_InitStructure);
 8004784:	4628      	mov	r0, r5
  /* Deselect : Chip Select high */
  GYRO_CS_HIGH();

  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT_GPIO_CLK_ENABLE();
  GPIO_InitStructure.Pin = GYRO_INT1_PIN | GYRO_INT2_PIN;
 8004786:	2306      	movs	r3, #6
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Pull= GPIO_NOPULL;
  HAL_GPIO_Init(GYRO_INT_GPIO_PORT, &GPIO_InitStructure);
 8004788:	a901      	add	r1, sp, #4
  /* Deselect : Chip Select high */
  GYRO_CS_HIGH();

  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT_GPIO_CLK_ENABLE();
  GPIO_InitStructure.Pin = GYRO_INT1_PIN | GYRO_INT2_PIN;
 800478a:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 800478c:	9602      	str	r6, [sp, #8]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 800478e:	9704      	str	r7, [sp, #16]
  GPIO_InitStructure.Pull= GPIO_NOPULL;
 8004790:	9603      	str	r6, [sp, #12]
  HAL_GPIO_Init(GYRO_INT_GPIO_PORT, &GPIO_InitStructure);
 8004792:	f7fd fbb3 	bl	8001efc <HAL_GPIO_Init>
  
  SPIx_Init();
 8004796:	f7ff fe9b 	bl	80044d0 <SPIx_Init>
}
 800479a:	b007      	add	sp, #28
 800479c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80047a0:	40021000 	.word	0x40021000
 80047a4:	48001000 	.word	0x48001000

080047a8 <GYRO_IO_Write>:
{
  /* Configure the MS bit: 
       - When 0, the address will remain unchanged in multiple read/write commands.
       - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if(NumByteToWrite > 0x01)
 80047a8:	2a01      	cmp	r2, #1
  * @param  WriteAddr : GYROSCOPE's internal address to write to.
  * @param  NumByteToWrite: Number of bytes to write.
  * @retval None
  */
void GYRO_IO_Write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 80047aa:	b570      	push	{r4, r5, r6, lr}
 80047ac:	460d      	mov	r5, r1
 80047ae:	4606      	mov	r6, r0
       - When 0, the address will remain unchanged in multiple read/write commands.
       - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if(NumByteToWrite > 0x01)
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
 80047b0:	bf88      	it	hi
 80047b2:	f041 0540 	orrhi.w	r5, r1, #64	; 0x40
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 80047b6:	480c      	ldr	r0, [pc, #48]	; (80047e8 <GYRO_IO_Write+0x40>)
  * @param  WriteAddr : GYROSCOPE's internal address to write to.
  * @param  NumByteToWrite: Number of bytes to write.
  * @retval None
  */
void GYRO_IO_Write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 80047b8:	4614      	mov	r4, r2
  if(NumByteToWrite > 0x01)
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 80047ba:	2108      	movs	r1, #8
 80047bc:	2200      	movs	r2, #0
 80047be:	f7fd fc5b 	bl	8002078 <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(WriteAddr);
 80047c2:	4628      	mov	r0, r5
 80047c4:	f7ff fec4 	bl	8004550 <SPIx_WriteRead>
  
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
 80047c8:	b134      	cbz	r4, 80047d8 <GYRO_IO_Write+0x30>
  {
    SPIx_WriteRead(*pBuffer);
 80047ca:	f816 0b01 	ldrb.w	r0, [r6], #1
    NumByteToWrite--;
 80047ce:	3c01      	subs	r4, #1
  SPIx_WriteRead(WriteAddr);
  
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
  {
    SPIx_WriteRead(*pBuffer);
 80047d0:	f7ff febe 	bl	8004550 <SPIx_WriteRead>
    NumByteToWrite--;
 80047d4:	b2a4      	uxth	r4, r4
 80047d6:	e7f7      	b.n	80047c8 <GYRO_IO_Write+0x20>
    pBuffer++;
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 80047d8:	4803      	ldr	r0, [pc, #12]	; (80047e8 <GYRO_IO_Write+0x40>)
 80047da:	2108      	movs	r1, #8
 80047dc:	2201      	movs	r2, #1
}
 80047de:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    NumByteToWrite--;
    pBuffer++;
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 80047e2:	f7fd bc49 	b.w	8002078 <HAL_GPIO_WritePin>
 80047e6:	bf00      	nop
 80047e8:	48001000 	.word	0x48001000

080047ec <GYRO_IO_Read>:
  * @param  NumByteToRead : number of bytes to read from the GYROSCOPE.
  * @retval None
  */
void GYRO_IO_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
  if(NumByteToRead > 0x01)
 80047ec:	2a01      	cmp	r2, #1
  * @param  ReadAddr : GYROSCOPE's internal address to read from.
  * @param  NumByteToRead : number of bytes to read from the GYROSCOPE.
  * @retval None
  */
void GYRO_IO_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
 80047ee:	b570      	push	{r4, r5, r6, lr}
  if(NumByteToRead > 0x01)
  {
    ReadAddr |= (uint8_t)(READWRITE_CMD | MULTIPLEBYTE_CMD);
 80047f0:	bf8c      	ite	hi
 80047f2:	f041 06c0 	orrhi.w	r6, r1, #192	; 0xc0
  }
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
 80047f6:	f041 0680 	orrls.w	r6, r1, #128	; 0x80
  * @param  ReadAddr : GYROSCOPE's internal address to read from.
  * @param  NumByteToRead : number of bytes to read from the GYROSCOPE.
  * @retval None
  */
void GYRO_IO_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
 80047fa:	4605      	mov	r5, r0
 80047fc:	4614      	mov	r4, r2
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 80047fe:	480c      	ldr	r0, [pc, #48]	; (8004830 <GYRO_IO_Read+0x44>)
 8004800:	2108      	movs	r1, #8
 8004802:	2200      	movs	r2, #0
 8004804:	f7fd fc38 	bl	8002078 <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(ReadAddr);
 8004808:	4630      	mov	r0, r6
 800480a:	f7ff fea1 	bl	8004550 <SPIx_WriteRead>
  
  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
 800480e:	b13c      	cbz	r4, 8004820 <GYRO_IO_Read+0x34>
  {
    /* Send dummy byte (0x00) to generate the SPI clock to GYROSCOPE (Slave device) */
    *pBuffer = SPIx_WriteRead(DUMMY_BYTE);
 8004810:	2000      	movs	r0, #0
 8004812:	f7ff fe9d 	bl	8004550 <SPIx_WriteRead>
    NumByteToRead--;
 8004816:	3c01      	subs	r4, #1
  
  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
  {
    /* Send dummy byte (0x00) to generate the SPI clock to GYROSCOPE (Slave device) */
    *pBuffer = SPIx_WriteRead(DUMMY_BYTE);
 8004818:	f805 0b01 	strb.w	r0, [r5], #1
    NumByteToRead--;
 800481c:	b2a4      	uxth	r4, r4
 800481e:	e7f6      	b.n	800480e <GYRO_IO_Read+0x22>
    pBuffer++;
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 8004820:	4803      	ldr	r0, [pc, #12]	; (8004830 <GYRO_IO_Read+0x44>)
 8004822:	2108      	movs	r1, #8
 8004824:	2201      	movs	r2, #1
}  
 8004826:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    NumByteToRead--;
    pBuffer++;
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 800482a:	f7fd bc25 	b.w	8002078 <HAL_GPIO_WritePin>
 800482e:	bf00      	nop
 8004830:	48001000 	.word	0x48001000

08004834 <COMPASSACCELERO_IO_Init>:
void COMPASSACCELERO_IO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable DRDY clock */
  ACCELERO_DRDY_GPIO_CLK_ENABLE();
 8004834:	4b16      	ldr	r3, [pc, #88]	; (8004890 <COMPASSACCELERO_IO_Init+0x5c>)
 8004836:	695a      	ldr	r2, [r3, #20]
  * @brief  Configures COMPASS / ACCELEROMETER I2C interface.
  * @param  None
  * @retval None
  */
void COMPASSACCELERO_IO_Init(void)
{
 8004838:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable DRDY clock */
  ACCELERO_DRDY_GPIO_CLK_ENABLE();
 800483a:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 800483e:	615a      	str	r2, [r3, #20]
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 8004840:	695a      	ldr	r2, [r3, #20]
  /* Mems DRDY pin configuration */
  GPIO_InitStructure.Pin = ACCELERO_DRDY_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  HAL_GPIO_Init(ACCELERO_DRDY_GPIO_PORT, &GPIO_InitStructure);
 8004842:	4d14      	ldr	r5, [pc, #80]	; (8004894 <COMPASSACCELERO_IO_Init+0x60>)
  
  /* Enable DRDY clock */
  ACCELERO_DRDY_GPIO_CLK_ENABLE();
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 8004844:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
  * @brief  Configures COMPASS / ACCELEROMETER I2C interface.
  * @param  None
  * @retval None
  */
void COMPASSACCELERO_IO_Init(void)
{
 8004848:	b086      	sub	sp, #24
  
  /* Enable DRDY clock */
  ACCELERO_DRDY_GPIO_CLK_ENABLE();
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 800484a:	615a      	str	r2, [r3, #20]
  
  /* Mems DRDY pin configuration */
  GPIO_InitStructure.Pin = ACCELERO_DRDY_PIN;
 800484c:	2304      	movs	r3, #4
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 800484e:	2400      	movs	r4, #0
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  HAL_GPIO_Init(ACCELERO_DRDY_GPIO_PORT, &GPIO_InitStructure);
 8004850:	eb0d 0103 	add.w	r1, sp, r3
  
  /* Mems DRDY pin configuration */
  GPIO_InitStructure.Pin = ACCELERO_DRDY_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 8004854:	2603      	movs	r6, #3
  HAL_GPIO_Init(ACCELERO_DRDY_GPIO_PORT, &GPIO_InitStructure);
 8004856:	4628      	mov	r0, r5
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
  
  /* Mems DRDY pin configuration */
  GPIO_InitStructure.Pin = ACCELERO_DRDY_PIN;
 8004858:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 800485a:	9402      	str	r4, [sp, #8]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 800485c:	9403      	str	r4, [sp, #12]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 800485e:	9604      	str	r6, [sp, #16]
  HAL_GPIO_Init(ACCELERO_DRDY_GPIO_PORT, &GPIO_InitStructure);
 8004860:	f7fd fb4c 	bl	8001efc <HAL_GPIO_Init>
  
  /* Enable and set Button EXTI Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(ACCELERO_DRDY_EXTI_IRQn, 0x00, 0x00);
 8004864:	4622      	mov	r2, r4
 8004866:	4621      	mov	r1, r4
 8004868:	2008      	movs	r0, #8
 800486a:	f7fd faf3 	bl	8001e54 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ACCELERO_DRDY_EXTI_IRQn);
 800486e:	2008      	movs	r0, #8
 8004870:	f7fd fb22 	bl	8001eb8 <HAL_NVIC_EnableIRQ>
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
 8004874:	2330      	movs	r3, #48	; 0x30
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 8004876:	4628      	mov	r0, r5
 8004878:	a901      	add	r1, sp, #4
  /* Enable and set Button EXTI Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(ACCELERO_DRDY_EXTI_IRQn, 0x00, 0x00);
  HAL_NVIC_EnableIRQ(ACCELERO_DRDY_EXTI_IRQn);
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
 800487a:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 800487c:	9402      	str	r4, [sp, #8]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 800487e:	9604      	str	r6, [sp, #16]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8004880:	9403      	str	r4, [sp, #12]
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 8004882:	f7fd fb3b 	bl	8001efc <HAL_GPIO_Init>
  
  I2Cx_Init();
 8004886:	f7ff fe83 	bl	8004590 <I2Cx_Init>
}
 800488a:	b006      	add	sp, #24
 800488c:	bd70      	pop	{r4, r5, r6, pc}
 800488e:	bf00      	nop
 8004890:	40021000 	.word	0x40021000
 8004894:	48001000 	.word	0x48001000

08004898 <COMPASSACCELERO_IO_ITConfig>:
  * @brief  Configures COMPASS / ACCELERO click IT
  * @param  None
  * @retval None
  */
void COMPASSACCELERO_IO_ITConfig(void)
{
 8004898:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 800489a:	4b0e      	ldr	r3, [pc, #56]	; (80048d4 <COMPASSACCELERO_IO_ITConfig+0x3c>)
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 800489c:	480e      	ldr	r0, [pc, #56]	; (80048d8 <COMPASSACCELERO_IO_ITConfig+0x40>)
void COMPASSACCELERO_IO_ITConfig(void)
{
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 800489e:	695a      	ldr	r2, [r3, #20]
  * @brief  Configures COMPASS / ACCELERO click IT
  * @param  None
  * @retval None
  */
void COMPASSACCELERO_IO_ITConfig(void)
{
 80048a0:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 80048a2:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80048a6:	615a      	str	r2, [r3, #20]
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
 80048a8:	2330      	movs	r3, #48	; 0x30
 80048aa:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 80048ac:	4b0b      	ldr	r3, [pc, #44]	; (80048dc <COMPASSACCELERO_IO_ITConfig+0x44>)
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 80048ae:	2400      	movs	r4, #0
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 80048b0:	9302      	str	r3, [sp, #8]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 80048b2:	a901      	add	r1, sp, #4
  ACCELERO_INT_GPIO_CLK_ENABLE();
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 80048b4:	2303      	movs	r3, #3
 80048b6:	9304      	str	r3, [sp, #16]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 80048b8:	9403      	str	r4, [sp, #12]
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 80048ba:	f7fd fb1f 	bl	8001efc <HAL_GPIO_Init>
  
  /* Enable and set Button EXTI Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(ACCELERO_INT1_EXTI_IRQn, 0x00, 0x00);
 80048be:	4621      	mov	r1, r4
 80048c0:	4622      	mov	r2, r4
 80048c2:	200a      	movs	r0, #10
 80048c4:	f7fd fac6 	bl	8001e54 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ACCELERO_INT1_EXTI_IRQn);
 80048c8:	200a      	movs	r0, #10
 80048ca:	f7fd faf5 	bl	8001eb8 <HAL_NVIC_EnableIRQ>
  
}
 80048ce:	b006      	add	sp, #24
 80048d0:	bd10      	pop	{r4, pc}
 80048d2:	bf00      	nop
 80048d4:	40021000 	.word	0x40021000
 80048d8:	48001000 	.word	0x48001000
 80048dc:	10110000 	.word	0x10110000

080048e0 <COMPASSACCELERO_IO_Write>:
  * @param  RegisterAddr specifies the COMPASS / ACCELEROMETER register to be written.
  * @param  Value : Data to be written
  * @retval   None
 */
void COMPASSACCELERO_IO_Write(uint16_t DeviceAddr, uint8_t RegisterAddr, uint8_t Value)
{
 80048e0:	b570      	push	{r4, r5, r6, lr}
 80048e2:	b086      	sub	sp, #24
 80048e4:	ab06      	add	r3, sp, #24
 80048e6:	4606      	mov	r6, r0
 80048e8:	f803 2d01 	strb.w	r2, [r3, #-1]!
  */
static void I2Cx_WriteData(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
  HAL_StatusTypeDef status = HAL_OK;
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout);
 80048ec:	4a09      	ldr	r2, [pc, #36]	; (8004914 <COMPASSACCELERO_IO_Write+0x34>)
 80048ee:	9300      	str	r3, [sp, #0]
 80048f0:	2301      	movs	r3, #1
 80048f2:	9301      	str	r3, [sp, #4]
 80048f4:	6814      	ldr	r4, [r2, #0]
 80048f6:	4808      	ldr	r0, [pc, #32]	; (8004918 <COMPASSACCELERO_IO_Write+0x38>)
 80048f8:	9402      	str	r4, [sp, #8]
  * @param  RegisterAddr specifies the COMPASS / ACCELEROMETER register to be written.
  * @param  Value : Data to be written
  * @retval   None
 */
void COMPASSACCELERO_IO_Write(uint16_t DeviceAddr, uint8_t RegisterAddr, uint8_t Value)
{
 80048fa:	460d      	mov	r5, r1
  */
static void I2Cx_WriteData(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
  HAL_StatusTypeDef status = HAL_OK;
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout);
 80048fc:	462a      	mov	r2, r5
 80048fe:	4631      	mov	r1, r6
 8004900:	f7fe fc8e 	bl	8003220 <HAL_I2C_Mem_Write>
  
  /* Check the communication status */
  if(status != HAL_OK)
 8004904:	b120      	cbz	r0, 8004910 <COMPASSACCELERO_IO_Write+0x30>
  * @retval None
  */
static void I2Cx_Error (void)
{
  /* De-initialize the I2C comunication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 8004906:	4804      	ldr	r0, [pc, #16]	; (8004918 <COMPASSACCELERO_IO_Write+0x38>)
 8004908:	f7fe fc73 	bl	80031f2 <HAL_I2C_DeInit>
  
  /* Re- Initiaize the I2C comunication BUS */
  I2Cx_Init();
 800490c:	f7ff fe40 	bl	8004590 <I2Cx_Init>
 */
void COMPASSACCELERO_IO_Write(uint16_t DeviceAddr, uint8_t RegisterAddr, uint8_t Value)
{
  /* call I2Cx Read data bus function */
  I2Cx_WriteData(DeviceAddr, RegisterAddr, Value);
}
 8004910:	b006      	add	sp, #24
 8004912:	bd70      	pop	{r4, r5, r6, pc}
 8004914:	20000184 	.word	0x20000184
 8004918:	20000e2c 	.word	0x20000e2c

0800491c <COMPASSACCELERO_IO_Read>:
  * @param  DeviceAddr : specifies the slave address to be programmed(ACC_I2C_ADDRESS or MAG_I2C_ADDRESS).
  * @param  RegisterAddr : specifies the COMPASS / ACCELEROMETER internal address register to read from
  * @retval ACCELEROMETER register value
  */ 
uint8_t COMPASSACCELERO_IO_Read(uint16_t DeviceAddr, uint8_t RegisterAddr)
{
 800491c:	b530      	push	{r4, r5, lr}
 800491e:	b087      	sub	sp, #28
  * @retval Data read at register @
  */
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint8_t value = 0;
 8004920:	ab06      	add	r3, sp, #24
  * @param  DeviceAddr : specifies the slave address to be programmed(ACC_I2C_ADDRESS or MAG_I2C_ADDRESS).
  * @param  RegisterAddr : specifies the COMPASS / ACCELEROMETER internal address register to read from
  * @retval ACCELEROMETER register value
  */ 
uint8_t COMPASSACCELERO_IO_Read(uint16_t DeviceAddr, uint8_t RegisterAddr)
{
 8004922:	460a      	mov	r2, r1
  * @retval Data read at register @
  */
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint8_t value = 0;
 8004924:	2100      	movs	r1, #0
 8004926:	f803 1d01 	strb.w	r1, [r3, #-1]!
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 800492a:	490a      	ldr	r1, [pc, #40]	; (8004954 <COMPASSACCELERO_IO_Read+0x38>)
 800492c:	9300      	str	r3, [sp, #0]
 800492e:	2301      	movs	r3, #1
 8004930:	9301      	str	r3, [sp, #4]
 8004932:	680c      	ldr	r4, [r1, #0]
  * @param  DeviceAddr : specifies the slave address to be programmed(ACC_I2C_ADDRESS or MAG_I2C_ADDRESS).
  * @param  RegisterAddr : specifies the COMPASS / ACCELEROMETER internal address register to read from
  * @retval ACCELEROMETER register value
  */ 
uint8_t COMPASSACCELERO_IO_Read(uint16_t DeviceAddr, uint8_t RegisterAddr)
{
 8004934:	4605      	mov	r5, r0
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint8_t value = 0;
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8004936:	9402      	str	r4, [sp, #8]
 8004938:	4807      	ldr	r0, [pc, #28]	; (8004958 <COMPASSACCELERO_IO_Read+0x3c>)
 800493a:	4629      	mov	r1, r5
 800493c:	f7fe fcee 	bl	800331c <HAL_I2C_Mem_Read>
 
  /* Check the communication status */
  if(status != HAL_OK)
 8004940:	b120      	cbz	r0, 800494c <COMPASSACCELERO_IO_Read+0x30>
  * @retval None
  */
static void I2Cx_Error (void)
{
  /* De-initialize the I2C comunication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 8004942:	4805      	ldr	r0, [pc, #20]	; (8004958 <COMPASSACCELERO_IO_Read+0x3c>)
 8004944:	f7fe fc55 	bl	80031f2 <HAL_I2C_DeInit>
  
  /* Re- Initiaize the I2C comunication BUS */
  I2Cx_Init();
 8004948:	f7ff fe22 	bl	8004590 <I2Cx_Init>
  */ 
uint8_t COMPASSACCELERO_IO_Read(uint16_t DeviceAddr, uint8_t RegisterAddr)
{
  /* call I2Cx Read data bus function */   
  return I2Cx_ReadData(DeviceAddr, RegisterAddr);
}
 800494c:	f89d 0017 	ldrb.w	r0, [sp, #23]
 8004950:	b007      	add	sp, #28
 8004952:	bd30      	pop	{r4, r5, pc}
 8004954:	20000184 	.word	0x20000184
 8004958:	20000e2c 	.word	0x20000e2c

0800495c <BSP_ACCELERO_Init>:
  * @brief  Set ACCELEROMETER Initialization.
  * @param  None
  * @retval ACCELERO_OK if no problem during initialization
  */
uint8_t BSP_ACCELERO_Init(void)
{  
 800495c:	b538      	push	{r3, r4, r5, lr}
  uint8_t ret = ACCELERO_ERROR;
  uint16_t ctrl = 0x0000;
  ACCELERO_InitTypeDef LSM303DLHC_InitStructure;
  ACCELERO_FilterConfigTypeDef LSM303DLHC_FilterStructure;
 
  if(Lsm303dlhcDrv.ReadID() == I_AM_LMS303DLHC)
 800495e:	4c09      	ldr	r4, [pc, #36]	; (8004984 <BSP_ACCELERO_Init+0x28>)
 8004960:	6863      	ldr	r3, [r4, #4]
 8004962:	4798      	blx	r3
 8004964:	2833      	cmp	r0, #51	; 0x33
 8004966:	d10b      	bne.n	8004980 <BSP_ACCELERO_Init+0x24>
  {
    /* Initialize the gyroscope driver structure */
    AccelerometerDrv = &Lsm303dlhcDrv;
 8004968:	4d07      	ldr	r5, [pc, #28]	; (8004988 <BSP_ACCELERO_Init+0x2c>)
    
    ctrl |= ((LSM303DLHC_InitStructure.BlockData_Update | LSM303DLHC_InitStructure.Endianness | \
                      LSM303DLHC_InitStructure.AccFull_Scale | LSM303DLHC_InitStructure.High_Resolution) << 8);
    
  /* Configure the accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 800496a:	6823      	ldr	r3, [r4, #0]
  ACCELERO_FilterConfigTypeDef LSM303DLHC_FilterStructure;
 
  if(Lsm303dlhcDrv.ReadID() == I_AM_LMS303DLHC)
  {
    /* Initialize the gyroscope driver structure */
    AccelerometerDrv = &Lsm303dlhcDrv;
 800496c:	602c      	str	r4, [r5, #0]
    
    ctrl |= ((LSM303DLHC_InitStructure.BlockData_Update | LSM303DLHC_InitStructure.Endianness | \
                      LSM303DLHC_InitStructure.AccFull_Scale | LSM303DLHC_InitStructure.High_Resolution) << 8);
    
  /* Configure the accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 800496e:	f640 0047 	movw	r0, #2119	; 0x847
 8004972:	4798      	blx	r3
                      LSM303DLHC_FilterStructure.HighPassFilter_CutOff_Frequency|\
                      LSM303DLHC_FilterStructure.HighPassFilter_AOI1|\
                      LSM303DLHC_FilterStructure.HighPassFilter_AOI2);

  /* Configure the accelerometer LPF main parameters */
    AccelerometerDrv->FilterConfig(ctrl);
 8004974:	682b      	ldr	r3, [r5, #0]
 8004976:	2090      	movs	r0, #144	; 0x90
 8004978:	6a1b      	ldr	r3, [r3, #32]
 800497a:	4798      	blx	r3

    ret = ACCELERO_OK;
 800497c:	2000      	movs	r0, #0
 800497e:	bd38      	pop	{r3, r4, r5, pc}
  }  
  else
  {
    ret = ACCELERO_ERROR;
 8004980:	2001      	movs	r0, #1
  }

  return ret;
}
 8004982:	bd38      	pop	{r3, r4, r5, pc}
 8004984:	200001a8 	.word	0x200001a8
 8004988:	20000e64 	.word	0x20000e64

0800498c <BSP_ACCELERO_GetXYZ>:
  * @param pDataXYZ Pointeur on 3 angular accelerations 
  *                 pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
* @retval None
*/
void BSP_ACCELERO_GetXYZ(int16_t *pDataXYZ)
{
 800498c:	b508      	push	{r3, lr}
  if(AccelerometerDrv->GetXYZ!= NULL)
 800498e:	4b03      	ldr	r3, [pc, #12]	; (800499c <BSP_ACCELERO_GetXYZ+0x10>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004994:	b103      	cbz	r3, 8004998 <BSP_ACCELERO_GetXYZ+0xc>
  {   
    AccelerometerDrv->GetXYZ(pDataXYZ);
 8004996:	4798      	blx	r3
 8004998:	bd08      	pop	{r3, pc}
 800499a:	bf00      	nop
 800499c:	20000e64 	.word	0x20000e64

080049a0 <BSP_GYRO_Init>:
  * @brief  Set GYROSCOPE Initialization.
  * @param  None
  * @retval GYRO_OK if no problem during initialization
  */
uint8_t BSP_GYRO_Init(void)
{  
 80049a0:	b538      	push	{r3, r4, r5, lr}
  uint8_t ret = GYRO_ERROR;
  uint16_t ctrl = 0x0000;
  GYRO_InitTypeDef L3GD20_InitStructure;
  GYRO_FilterConfigTypeDef L3GD20_FilterStructure;

  if((L3gd20Drv.ReadID() == I_AM_L3GD20) || (L3gd20Drv.ReadID() == I_AM_L3GD20_TR))
 80049a2:	4c0e      	ldr	r4, [pc, #56]	; (80049dc <BSP_GYRO_Init+0x3c>)
 80049a4:	6863      	ldr	r3, [r4, #4]
 80049a6:	4798      	blx	r3
 80049a8:	28d4      	cmp	r0, #212	; 0xd4
 80049aa:	4625      	mov	r5, r4
 80049ac:	d10f      	bne.n	80049ce <BSP_GYRO_Init+0x2e>
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &L3gd20Drv;
 80049ae:	4c0c      	ldr	r4, [pc, #48]	; (80049e0 <BSP_GYRO_Init+0x40>)
	
    ctrl |= (uint16_t) ((L3GD20_InitStructure.BlockData_Update | L3GD20_InitStructure.Endianness | \
                        L3GD20_InitStructure.Full_Scale) << 8);

    /* L3gd20 Init */	 
    GyroscopeDrv->Init(ctrl);
 80049b0:	682b      	ldr	r3, [r5, #0]
  GYRO_FilterConfigTypeDef L3GD20_FilterStructure;

  if((L3gd20Drv.ReadID() == I_AM_L3GD20) || (L3gd20Drv.ReadID() == I_AM_L3GD20_TR))
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &L3gd20Drv;
 80049b2:	6025      	str	r5, [r4, #0]
	
    ctrl |= (uint16_t) ((L3GD20_InitStructure.BlockData_Update | L3GD20_InitStructure.Endianness | \
                        L3GD20_InitStructure.Full_Scale) << 8);

    /* L3gd20 Init */	 
    GyroscopeDrv->Init(ctrl);
 80049b4:	f241 003f 	movw	r0, #4159	; 0x103f
 80049b8:	4798      	blx	r3
    L3GD20_FilterStructure.HighPassFilter_CutOff_Frequency = L3GD20_HPFCF_0;
	
    ctrl = (uint8_t) ((L3GD20_FilterStructure.HighPassFilter_Mode_Selection |\
                       L3GD20_FilterStructure.HighPassFilter_CutOff_Frequency));		
	
    GyroscopeDrv->FilterConfig(ctrl) ;
 80049ba:	6823      	ldr	r3, [r4, #0]
 80049bc:	2000      	movs	r0, #0
 80049be:	6a1b      	ldr	r3, [r3, #32]
 80049c0:	4798      	blx	r3
  
    GyroscopeDrv->FilterCmd(L3GD20_HIGHPASSFILTER_ENABLE);
 80049c2:	6823      	ldr	r3, [r4, #0]
 80049c4:	2010      	movs	r0, #16
 80049c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c8:	4798      	blx	r3
	
    ret = GYRO_OK;
 80049ca:	2000      	movs	r0, #0
 80049cc:	bd38      	pop	{r3, r4, r5, pc}
  uint8_t ret = GYRO_ERROR;
  uint16_t ctrl = 0x0000;
  GYRO_InitTypeDef L3GD20_InitStructure;
  GYRO_FilterConfigTypeDef L3GD20_FilterStructure;

  if((L3gd20Drv.ReadID() == I_AM_L3GD20) || (L3gd20Drv.ReadID() == I_AM_L3GD20_TR))
 80049ce:	6863      	ldr	r3, [r4, #4]
 80049d0:	4798      	blx	r3
 80049d2:	28d5      	cmp	r0, #213	; 0xd5
 80049d4:	d0eb      	beq.n	80049ae <BSP_GYRO_Init+0xe>
	
    ret = GYRO_OK;
  }
  else
  {
    ret = GYRO_ERROR;
 80049d6:	2001      	movs	r0, #1
  }
  
  return ret;
}
 80049d8:	bd38      	pop	{r3, r4, r5, pc}
 80049da:	bf00      	nop
 80049dc:	200001d4 	.word	0x200001d4
 80049e0:	20000e68 	.word	0x20000e68

080049e4 <BSP_GYRO_GetXYZ>:
  * @brief  Get XYZ angular acceleration
  * @param pfData: pointer on floating array         
  * @retval None
  */
void BSP_GYRO_GetXYZ(float* pfData)
{
 80049e4:	b508      	push	{r3, lr}
  if(GyroscopeDrv->GetXYZ!= NULL)
 80049e6:	4b03      	ldr	r3, [pc, #12]	; (80049f4 <BSP_GYRO_GetXYZ+0x10>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049ec:	b103      	cbz	r3, 80049f0 <BSP_GYRO_GetXYZ+0xc>
  {
	GyroscopeDrv->GetXYZ(pfData);
 80049ee:	4798      	blx	r3
 80049f0:	bd08      	pop	{r3, pc}
 80049f2:	bf00      	nop
 80049f4:	20000e68 	.word	0x20000e68

080049f8 <LSM303DLHC_AccInit>:
  * @brief    Set LSM303DLHC Initialization.
  * @param  InitStruct: init parameters
  * @retval   None
  */
void LSM303DLHC_AccInit(uint16_t InitStruct)
{  
 80049f8:	b510      	push	{r4, lr}
 80049fa:	4604      	mov	r4, r0
  uint8_t ctrl = 0x00;
  
  /*  Low level init */
  COMPASSACCELERO_IO_Init();
 80049fc:	f7ff ff1a 	bl	8004834 <COMPASSACCELERO_IO_Init>
  
  /* Write value to ACC MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG1_A, ctrl);
 8004a00:	b2e2      	uxtb	r2, r4
 8004a02:	2032      	movs	r0, #50	; 0x32
 8004a04:	2120      	movs	r1, #32
 8004a06:	f7ff ff6b 	bl	80048e0 <COMPASSACCELERO_IO_Write>
  
  /* Write value to ACC MEMS CTRL_REG4 register */
  ctrl = (uint8_t) (InitStruct << 8);
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A, ctrl);
 8004a0a:	2032      	movs	r0, #50	; 0x32
 8004a0c:	2123      	movs	r1, #35	; 0x23
 8004a0e:	2200      	movs	r2, #0
}
 8004a10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  ctrl = (uint8_t) InitStruct;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG1_A, ctrl);
  
  /* Write value to ACC MEMS CTRL_REG4 register */
  ctrl = (uint8_t) (InitStruct << 8);
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A, ctrl);
 8004a14:	f7ff bf64 	b.w	80048e0 <COMPASSACCELERO_IO_Write>

08004a18 <LSM303DLHC_AccReadID>:
/**
  * @brief     Read LSM303DLHC ID.
  * @retval   ID 
  */
uint8_t LSM303DLHC_AccReadID(void)
{  
 8004a18:	b508      	push	{r3, lr}
  uint8_t ctrl = 0x00;
  
  /*  Low level init */
  COMPASSACCELERO_IO_Init();
 8004a1a:	f7ff ff0b 	bl	8004834 <COMPASSACCELERO_IO_Init>
  
  /* Read value at Who am I register address*/
  ctrl = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_WHO_AM_I_ADDR);
 8004a1e:	2032      	movs	r0, #50	; 0x32
 8004a20:	210f      	movs	r1, #15

  return ctrl;
}
 8004a22:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  
  /*  Low level init */
  COMPASSACCELERO_IO_Init();
  
  /* Read value at Who am I register address*/
  ctrl = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_WHO_AM_I_ADDR);
 8004a26:	f7ff bf79 	b.w	800491c <COMPASSACCELERO_IO_Read>

08004a2a <LSM303DLHC_AccRebootCmd>:
/**
  * @brief     Reboot memory content of LSM303DLHC
  * @retval   None
  */
void LSM303DLHC_AccRebootCmd(void)
{
 8004a2a:	b508      	push	{r3, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);
 8004a2c:	2124      	movs	r1, #36	; 0x24
 8004a2e:	2032      	movs	r0, #50	; 0x32
 8004a30:	f7ff ff74 	bl	800491c <COMPASSACCELERO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LSM303DLHC_BOOT_REBOOTMEMORY;
 8004a34:	f060 027f 	orn	r2, r0, #127	; 0x7f
  
  /* Write value to ACC MEMS CTRL_REG5 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A, tmpreg);
 8004a38:	2124      	movs	r1, #36	; 0x24
 8004a3a:	2032      	movs	r0, #50	; 0x32
 8004a3c:	b2d2      	uxtb	r2, r2
}
 8004a3e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LSM303DLHC_BOOT_REBOOTMEMORY;
  
  /* Write value to ACC MEMS CTRL_REG5 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A, tmpreg);
 8004a42:	f7ff bf4d 	b.w	80048e0 <COMPASSACCELERO_IO_Write>

08004a46 <LSM303DLHC_AccFilterConfig>:
  * @brief     Set High Pass Filter Modality
  * @param  FilterStruct: contains data for filter config
  * @retval   None
  */
void LSM303DLHC_AccFilterConfig(uint8_t FilterStruct) 
{
 8004a46:	b510      	push	{r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8004a48:	2121      	movs	r1, #33	; 0x21
  * @brief     Set High Pass Filter Modality
  * @param  FilterStruct: contains data for filter config
  * @retval   None
  */
void LSM303DLHC_AccFilterConfig(uint8_t FilterStruct) 
{
 8004a4a:	4604      	mov	r4, r0
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8004a4c:	2032      	movs	r0, #50	; 0x32
 8004a4e:	f7ff ff65 	bl	800491c <COMPASSACCELERO_IO_Read>
  
  tmpreg &= 0x0C;
 8004a52:	f000 020c 	and.w	r2, r0, #12
  tmpreg |= FilterStruct;
  
  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8004a56:	4322      	orrs	r2, r4
 8004a58:	2032      	movs	r0, #50	; 0x32
 8004a5a:	2121      	movs	r1, #33	; 0x21
}
 8004a5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  
  tmpreg &= 0x0C;
  tmpreg |= FilterStruct;
  
  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8004a60:	f7ff bf3e 	b.w	80048e0 <COMPASSACCELERO_IO_Write>

08004a64 <LSM303DLHC_AccFilterCmd>:
  *         @arg: LSM303DLHC_HighPassFilter_DISABLE 
  *         @arg: LSM303DLHC_HighPassFilter_ENABLE          
  * @retval None
  */
void LSM303DLHC_AccFilterCmd(uint8_t HighPassFilterState)
 {
 8004a64:	b510      	push	{r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8004a66:	2121      	movs	r1, #33	; 0x21
  *         @arg: LSM303DLHC_HighPassFilter_DISABLE 
  *         @arg: LSM303DLHC_HighPassFilter_ENABLE          
  * @retval None
  */
void LSM303DLHC_AccFilterCmd(uint8_t HighPassFilterState)
 {
 8004a68:	4604      	mov	r4, r0
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8004a6a:	2032      	movs	r0, #50	; 0x32
 8004a6c:	f7ff ff56 	bl	800491c <COMPASSACCELERO_IO_Read>
                  
  tmpreg &= 0xF7;
 8004a70:	f000 02f7 	and.w	r2, r0, #247	; 0xf7

  tmpreg |= HighPassFilterState;

  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8004a74:	4322      	orrs	r2, r4
 8004a76:	2032      	movs	r0, #50	; 0x32
 8004a78:	2121      	movs	r1, #33	; 0x21
}
 8004a7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  tmpreg &= 0xF7;

  tmpreg |= HighPassFilterState;

  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8004a7e:	f7ff bf2f 	b.w	80048e0 <COMPASSACCELERO_IO_Write>

08004a82 <LSM303DLHC_AccReadXYZ>:
  * @brief  Read X, Y & Z Accelration values 
* @param  pfData : Data out pointer
  * @retval None
  */
void LSM303DLHC_AccReadXYZ(int16_t* pData)
{
 8004a82:	b5f0      	push	{r4, r5, r6, r7, lr}
  int8_t buffer[6];
  uint8_t i = 0;
  uint8_t sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
 
  /* Read the acceleration control register content */
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
 8004a84:	2123      	movs	r1, #35	; 0x23
  * @brief  Read X, Y & Z Accelration values 
* @param  pfData : Data out pointer
  * @retval None
  */
void LSM303DLHC_AccReadXYZ(int16_t* pData)
{
 8004a86:	b085      	sub	sp, #20
 8004a88:	4604      	mov	r4, r0
  int8_t buffer[6];
  uint8_t i = 0;
  uint8_t sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
 
  /* Read the acceleration control register content */
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
 8004a8a:	2032      	movs	r0, #50	; 0x32
 8004a8c:	f7ff ff46 	bl	800491c <COMPASSACCELERO_IO_Read>
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);
 8004a90:	2124      	movs	r1, #36	; 0x24
  int8_t buffer[6];
  uint8_t i = 0;
  uint8_t sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
 
  /* Read the acceleration control register content */
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
 8004a92:	4605      	mov	r5, r0
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);
 8004a94:	2032      	movs	r0, #50	; 0x32
 8004a96:	f7ff ff41 	bl	800491c <COMPASSACCELERO_IO_Read>

  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
 8004a9a:	2128      	movs	r1, #40	; 0x28
 8004a9c:	2032      	movs	r0, #50	; 0x32
 8004a9e:	f7ff ff3d 	bl	800491c <COMPASSACCELERO_IO_Read>
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
 8004aa2:	2129      	movs	r1, #41	; 0x29
  /* Read the acceleration control register content */
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);

  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
 8004aa4:	f88d 0008 	strb.w	r0, [sp, #8]
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
 8004aa8:	2032      	movs	r0, #50	; 0x32
 8004aaa:	f7ff ff37 	bl	800491c <COMPASSACCELERO_IO_Read>
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
 8004aae:	212a      	movs	r1, #42	; 0x2a
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);

  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
 8004ab0:	f88d 0009 	strb.w	r0, [sp, #9]
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
 8004ab4:	2032      	movs	r0, #50	; 0x32
 8004ab6:	f7ff ff31 	bl	800491c <COMPASSACCELERO_IO_Read>
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_H_A);
 8004aba:	212b      	movs	r1, #43	; 0x2b
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);

  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
 8004abc:	f88d 000a 	strb.w	r0, [sp, #10]
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_H_A);
 8004ac0:	2032      	movs	r0, #50	; 0x32
 8004ac2:	f7ff ff2b 	bl	800491c <COMPASSACCELERO_IO_Read>
  buffer[4] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_L_A);
 8004ac6:	212c      	movs	r1, #44	; 0x2c

  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_H_A);
 8004ac8:	f88d 000b 	strb.w	r0, [sp, #11]
  buffer[4] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_L_A);
 8004acc:	2032      	movs	r0, #50	; 0x32
 8004ace:	f7ff ff25 	bl	800491c <COMPASSACCELERO_IO_Read>
  buffer[5] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_H_A);
 8004ad2:	212d      	movs	r1, #45	; 0x2d
  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_H_A);
  buffer[4] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_L_A);
 8004ad4:	f88d 000c 	strb.w	r0, [sp, #12]
  buffer[5] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_H_A);
 8004ad8:	2032      	movs	r0, #50	; 0x32
 8004ada:	f7ff ff1f 	bl	800491c <COMPASSACCELERO_IO_Read>
  
  /* check in the control register4 the data alignment*/
  if(!(ctrlx[0] & LSM303DLHC_BLE_MSB)) 
 8004ade:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004ae2:	f99d 1009 	ldrsb.w	r1, [sp, #9]
 8004ae6:	f99d 6008 	ldrsb.w	r6, [sp, #8]
 8004aea:	f99d 300b 	ldrsb.w	r3, [sp, #11]
 8004aee:	f99d 200a 	ldrsb.w	r2, [sp, #10]
 8004af2:	f99d 700c 	ldrsb.w	r7, [sp, #12]
 8004af6:	b240      	sxtb	r0, r0
 8004af8:	d119      	bne.n	8004b2e <LSM303DLHC_AccReadXYZ+0xac>
  {
    for(i=0; i<3; i++)
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i+1] << 8) + buffer[2*i]);
 8004afa:	b289      	uxth	r1, r1
 8004afc:	b29b      	uxth	r3, r3
 8004afe:	b280      	uxth	r0, r0
 8004b00:	eb06 2601 	add.w	r6, r6, r1, lsl #8
 8004b04:	eb02 2203 	add.w	r2, r2, r3, lsl #8
 8004b08:	eb07 2700 	add.w	r7, r7, r0, lsl #8
 8004b0c:	f8ad 6000 	strh.w	r6, [sp]
 8004b10:	f8ad 2002 	strh.w	r2, [sp, #2]
 8004b14:	f8ad 7004 	strh.w	r7, [sp, #4]
    }
  }

  /* normal mode */
  /* switch the sensitivity value set in the CRTL4*/
  switch(ctrlx[0] & LSM303DLHC_FULLSCALE_16G)
 8004b18:	f005 0330 	and.w	r3, r5, #48	; 0x30
 8004b1c:	2b20      	cmp	r3, #32
 8004b1e:	d016      	beq.n	8004b4e <LSM303DLHC_AccReadXYZ+0xcc>
 8004b20:	2b30      	cmp	r3, #48	; 0x30
 8004b22:	d016      	beq.n	8004b52 <LSM303DLHC_AccReadXYZ+0xd0>
{
  int16_t pnRawData[3];
  uint8_t ctrlx[2]={0,0};
  int8_t buffer[6];
  uint8_t i = 0;
  uint8_t sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
 8004b24:	2b10      	cmp	r3, #16
 8004b26:	bf0c      	ite	eq
 8004b28:	2302      	moveq	r3, #2
 8004b2a:	2301      	movne	r3, #1
 8004b2c:	e012      	b.n	8004b54 <LSM303DLHC_AccReadXYZ+0xd2>
  }
  else /* Big Endian Mode */
  {
    for(i=0; i<3; i++)
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i] << 8) + buffer[2*i+1]);
 8004b2e:	b2b6      	uxth	r6, r6
 8004b30:	b292      	uxth	r2, r2
 8004b32:	b2bf      	uxth	r7, r7
 8004b34:	eb01 2106 	add.w	r1, r1, r6, lsl #8
 8004b38:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8004b3c:	eb00 2007 	add.w	r0, r0, r7, lsl #8
 8004b40:	f8ad 1000 	strh.w	r1, [sp]
 8004b44:	f8ad 3002 	strh.w	r3, [sp, #2]
 8004b48:	f8ad 0004 	strh.w	r0, [sp, #4]
 8004b4c:	e7e4      	b.n	8004b18 <LSM303DLHC_AccReadXYZ+0x96>
    break;
  case LSM303DLHC_FULLSCALE_4G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_4G;
    break;
  case LSM303DLHC_FULLSCALE_8G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_8G;
 8004b4e:	2304      	movs	r3, #4
    break;
 8004b50:	e000      	b.n	8004b54 <LSM303DLHC_AccReadXYZ+0xd2>
  case LSM303DLHC_FULLSCALE_16G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_16G;
 8004b52:	230c      	movs	r3, #12
  }

  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
  {
    pData[i]=(pnRawData[i] * sensitivity);
 8004b54:	f8bd 2000 	ldrh.w	r2, [sp]
 8004b58:	435a      	muls	r2, r3
 8004b5a:	8022      	strh	r2, [r4, #0]
 8004b5c:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8004b60:	435a      	muls	r2, r3
 8004b62:	8062      	strh	r2, [r4, #2]
 8004b64:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 8004b68:	4353      	muls	r3, r2
 8004b6a:	80a3      	strh	r3, [r4, #4]
  }

}
 8004b6c:	b005      	add	sp, #20
 8004b6e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004b70 <LSM303DLHC_AccFilterClickCmd>:
  *         @arg: LSM303DLHC_HPF_CLICK_DISABLE 
  *         @arg: LSM303DLHC_HPF_CLICK_ENABLE
  * @retval None
  */
void LSM303DLHC_AccFilterClickCmd(uint8_t HighPassFilterClickState)
 {
 8004b70:	b510      	push	{r4, lr}
  uint8_t tmpreg = 0x00;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8004b72:	2121      	movs	r1, #33	; 0x21
  *         @arg: LSM303DLHC_HPF_CLICK_DISABLE 
  *         @arg: LSM303DLHC_HPF_CLICK_ENABLE
  * @retval None
  */
void LSM303DLHC_AccFilterClickCmd(uint8_t HighPassFilterClickState)
 {
 8004b74:	4604      	mov	r4, r0
  uint8_t tmpreg = 0x00;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8004b76:	2032      	movs	r0, #50	; 0x32
 8004b78:	f7ff fed0 	bl	800491c <COMPASSACCELERO_IO_Read>

  tmpreg &= ~(LSM303DLHC_HPF_CLICK_ENABLE);
 8004b7c:	f000 02fb 	and.w	r2, r0, #251	; 0xfb

  tmpreg |= HighPassFilterClickState;

  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8004b80:	4322      	orrs	r2, r4
 8004b82:	2032      	movs	r0, #50	; 0x32
 8004b84:	2121      	movs	r1, #33	; 0x21
}
 8004b86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  tmpreg &= ~(LSM303DLHC_HPF_CLICK_ENABLE);

  tmpreg |= HighPassFilterClickState;

  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8004b8a:	f7ff bea9 	b.w	80048e0 <COMPASSACCELERO_IO_Write>

08004b8e <LSM303DLHC_AccIT1Enable>:
  *         @arg   LSM303DLHC_IT1_WTM
  *         @arg   LSM303DLHC_IT1_OVERRUN              
  * @retval None
  */
void LSM303DLHC_AccIT1Enable(uint8_t LSM303DLHC_IT)
{
 8004b8e:	b510      	push	{r4, lr}
  uint8_t tmpval = 0x00;
  
  /* Read CTRL_REG3 register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A);
 8004b90:	2122      	movs	r1, #34	; 0x22
  *         @arg   LSM303DLHC_IT1_WTM
  *         @arg   LSM303DLHC_IT1_OVERRUN              
  * @retval None
  */
void LSM303DLHC_AccIT1Enable(uint8_t LSM303DLHC_IT)
{
 8004b92:	4604      	mov	r4, r0
  uint8_t tmpval = 0x00;
  
  /* Read CTRL_REG3 register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A);
 8004b94:	2032      	movs	r0, #50	; 0x32
 8004b96:	f7ff fec1 	bl	800491c <COMPASSACCELERO_IO_Read>
  
  /* Enable IT1 */
  tmpval |= LSM303DLHC_IT;
 8004b9a:	ea40 0204 	orr.w	r2, r0, r4
  
  /* Write value to MEMS CTRL_REG3 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A, tmpval);
 8004b9e:	2122      	movs	r1, #34	; 0x22
 8004ba0:	2032      	movs	r0, #50	; 0x32
 8004ba2:	b2d2      	uxtb	r2, r2
}
 8004ba4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  
  /* Enable IT1 */
  tmpval |= LSM303DLHC_IT;
  
  /* Write value to MEMS CTRL_REG3 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A, tmpval);
 8004ba8:	f7ff be9a 	b.w	80048e0 <COMPASSACCELERO_IO_Write>

08004bac <LSM303DLHC_AccClickITEnable>:
  * @param  ITCombination: Or or And combination
  *         ITAxes: axes to be enabled 
  * @retval None
  */
void LSM303DLHC_AccClickITEnable(uint8_t ITClick)
{  
 8004bac:	b510      	push	{r4, lr}
  uint8_t tmpval = 0x00;
  
  /* Read CLICK_CFR register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_CFG_A);
 8004bae:	2138      	movs	r1, #56	; 0x38
  * @param  ITCombination: Or or And combination
  *         ITAxes: axes to be enabled 
  * @retval None
  */
void LSM303DLHC_AccClickITEnable(uint8_t ITClick)
{  
 8004bb0:	4604      	mov	r4, r0
  uint8_t tmpval = 0x00;
  
  /* Read CLICK_CFR register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_CFG_A);
 8004bb2:	2032      	movs	r0, #50	; 0x32
 8004bb4:	f7ff feb2 	bl	800491c <COMPASSACCELERO_IO_Read>
  
  /* Enable the selected interrupt */
  tmpval |= ITClick;
 8004bb8:	ea40 0204 	orr.w	r2, r0, r4
  
  /* Write value to MEMS CLICK CFG register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_CFG_A, tmpval);
 8004bbc:	2138      	movs	r1, #56	; 0x38
 8004bbe:	2032      	movs	r0, #50	; 0x32
 8004bc0:	b2d2      	uxtb	r2, r2
 8004bc2:	f7ff fe8d 	bl	80048e0 <COMPASSACCELERO_IO_Write>

  /* Configure Click Threshold on Z axis */
  tmpval = 0x0A;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_THS_A, tmpval);
 8004bc6:	2032      	movs	r0, #50	; 0x32
 8004bc8:	213a      	movs	r1, #58	; 0x3a
 8004bca:	220a      	movs	r2, #10
 8004bcc:	f7ff fe88 	bl	80048e0 <COMPASSACCELERO_IO_Write>

  /* Configure Time Limit */
  tmpval = 0x05;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_LIMIT_A, tmpval);
 8004bd0:	2032      	movs	r0, #50	; 0x32
 8004bd2:	213b      	movs	r1, #59	; 0x3b
 8004bd4:	2205      	movs	r2, #5
 8004bd6:	f7ff fe83 	bl	80048e0 <COMPASSACCELERO_IO_Write>

  /* Configure Latency */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_LATENCY_A, tmpval);
 8004bda:	2032      	movs	r0, #50	; 0x32
 8004bdc:	213c      	movs	r1, #60	; 0x3c
 8004bde:	2205      	movs	r2, #5
 8004be0:	f7ff fe7e 	bl	80048e0 <COMPASSACCELERO_IO_Write>

  /* Configure Click Window */
  tmpval = 0x32;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_WINDOW_A, tmpval);
 8004be4:	2032      	movs	r0, #50	; 0x32
 8004be6:	213d      	movs	r1, #61	; 0x3d
 8004be8:	4602      	mov	r2, r0

}
 8004bea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  /* Configure Latency */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_LATENCY_A, tmpval);

  /* Configure Click Window */
  tmpval = 0x32;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_WINDOW_A, tmpval);
 8004bee:	f7ff be77 	b.w	80048e0 <COMPASSACCELERO_IO_Write>

08004bf2 <LSM303DLHC_AccZClickITConfig>:
  * @brief  click on Z axis interrupt config
  * @param  None
  * @retval None
  */
void LSM303DLHC_AccZClickITConfig(void)
{  
 8004bf2:	b508      	push	{r3, lr}
  /* configure low level IT config */
  COMPASSACCELERO_IO_ITConfig();
 8004bf4:	f7ff fe50 	bl	8004898 <COMPASSACCELERO_IO_ITConfig>
  
  /* select click IT as INT1 interrupt */
  LSM303DLHC_AccIT1Enable(LSM303DLHC_IT1_CLICK);
 8004bf8:	2080      	movs	r0, #128	; 0x80
 8004bfa:	f7ff ffc8 	bl	8004b8e <LSM303DLHC_AccIT1Enable>
  
  /* Enable High pass filter for click IT */
  LSM303DLHC_AccFilterClickCmd(LSM303DLHC_HPF_CLICK_ENABLE);
 8004bfe:	2004      	movs	r0, #4
 8004c00:	f7ff ffb6 	bl	8004b70 <LSM303DLHC_AccFilterClickCmd>
  
  /* Enable simple click IT on Z axis, */
  LSM303DLHC_AccClickITEnable(LSM303DLHC_Z_SINGLE_CLICK);
 8004c04:	2010      	movs	r0, #16
  
}
 8004c06:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  
  /* Enable High pass filter for click IT */
  LSM303DLHC_AccFilterClickCmd(LSM303DLHC_HPF_CLICK_ENABLE);
  
  /* Enable simple click IT on Z axis, */
  LSM303DLHC_AccClickITEnable(LSM303DLHC_Z_SINGLE_CLICK);
 8004c0a:	f7ff bfcf 	b.w	8004bac <LSM303DLHC_AccClickITEnable>

08004c0e <L3GD20_Init>:
  * @param  L3GD20_InitStruct: pointer to a L3GD20_InitTypeDef structure 
  *         that contains the configuration setting for the L3GD20.
  * @retval None
  */
void L3GD20_Init(uint16_t InitStruct)
{  
 8004c0e:	b537      	push	{r0, r1, r2, r4, r5, lr}
  
  /* Configure the low level interface ---------------------------------------*/
  GYRO_IO_Init();

  /* Write value to MEMS CTRL_REG1 regsister */
  ctrl = (uint8_t) InitStruct;
 8004c10:	ac02      	add	r4, sp, #8
  *         that contains the configuration setting for the L3GD20.
  * @retval None
  */
void L3GD20_Init(uint16_t InitStruct)
{  
  uint8_t ctrl = 0x00;
 8004c12:	2300      	movs	r3, #0
  * @param  L3GD20_InitStruct: pointer to a L3GD20_InitTypeDef structure 
  *         that contains the configuration setting for the L3GD20.
  * @retval None
  */
void L3GD20_Init(uint16_t InitStruct)
{  
 8004c14:	4605      	mov	r5, r0
  uint8_t ctrl = 0x00;
 8004c16:	f88d 3007 	strb.w	r3, [sp, #7]
  
  /* Configure the low level interface ---------------------------------------*/
  GYRO_IO_Init();
 8004c1a:	f7ff fd91 	bl	8004740 <GYRO_IO_Init>

  /* Write value to MEMS CTRL_REG1 regsister */
  ctrl = (uint8_t) InitStruct;
 8004c1e:	f804 5d01 	strb.w	r5, [r4, #-1]!
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 8004c22:	2120      	movs	r1, #32
 8004c24:	4620      	mov	r0, r4
 8004c26:	2201      	movs	r2, #1
 8004c28:	f7ff fdbe 	bl	80047a8 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG4 regsister */  
  ctrl = (uint8_t) (InitStruct >> 8);
 8004c2c:	0a2d      	lsrs	r5, r5, #8
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG4_ADDR, 1);
 8004c2e:	4620      	mov	r0, r4
 8004c30:	2123      	movs	r1, #35	; 0x23
 8004c32:	2201      	movs	r2, #1
  /* Write value to MEMS CTRL_REG1 regsister */
  ctrl = (uint8_t) InitStruct;
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
  
  /* Write value to MEMS CTRL_REG4 regsister */  
  ctrl = (uint8_t) (InitStruct >> 8);
 8004c34:	f88d 5007 	strb.w	r5, [sp, #7]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG4_ADDR, 1);
 8004c38:	f7ff fdb6 	bl	80047a8 <GYRO_IO_Write>
}
 8004c3c:	b003      	add	sp, #12
 8004c3e:	bd30      	pop	{r4, r5, pc}

08004c40 <L3GD20_ReadID>:
  * @brief  Read ID address of L3GD20
  * @param  Device ID address
  * @retval ID name
  */
uint8_t L3GD20_ReadID(void)
{
 8004c40:	b507      	push	{r0, r1, r2, lr}
  uint8_t tmp;

  /* Configure the low level interface ---------------------------------------*/
  GYRO_IO_Init();
 8004c42:	f7ff fd7d 	bl	8004740 <GYRO_IO_Init>
  
  /* Read WHO I AM register */
  GYRO_IO_Read(&tmp, L3GD20_WHO_AM_I_ADDR, 1);
 8004c46:	f10d 0007 	add.w	r0, sp, #7
 8004c4a:	210f      	movs	r1, #15
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	f7ff fdcd 	bl	80047ec <GYRO_IO_Read>

  /* Return the ID */
  return (uint8_t)tmp;
}
 8004c52:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8004c56:	b003      	add	sp, #12
 8004c58:	f85d fb04 	ldr.w	pc, [sp], #4

08004c5c <L3GD20_RebootCmd>:
  * @brief  Reboot memory content of L3GD20
  * @param  None
  * @retval None
  */
void L3GD20_RebootCmd(void)
{
 8004c5c:	b507      	push	{r0, r1, r2, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8004c5e:	2124      	movs	r1, #36	; 0x24
 8004c60:	f10d 0007 	add.w	r0, sp, #7
 8004c64:	2201      	movs	r2, #1
 8004c66:	f7ff fdc1 	bl	80047ec <GYRO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 8004c6a:	f89d 3007 	ldrb.w	r3, [sp, #7]
  
  /* Write value to MEMS CTRL_REG5 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8004c6e:	f10d 0007 	add.w	r0, sp, #7
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
  
  /* Enable or Disable the reboot memory */
  tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 8004c72:	f063 037f 	orn	r3, r3, #127	; 0x7f
  
  /* Write value to MEMS CTRL_REG5 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8004c76:	2124      	movs	r1, #36	; 0x24
 8004c78:	2201      	movs	r2, #1
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
  
  /* Enable or Disable the reboot memory */
  tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 8004c7a:	f88d 3007 	strb.w	r3, [sp, #7]
  
  /* Write value to MEMS CTRL_REG5 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8004c7e:	f7ff fd93 	bl	80047a8 <GYRO_IO_Write>
}
 8004c82:	b003      	add	sp, #12
 8004c84:	f85d fb04 	ldr.w	pc, [sp], #4

08004c88 <L3GD20_INT1InterruptConfig>:
  * @param  L3GD20_InterruptConfig_TypeDef: pointer to a L3GD20_InterruptConfig_TypeDef 
  *         structure that contains the configuration setting for the L3GD20 Interrupt.
  * @retval None
  */
void L3GD20_INT1InterruptConfig(uint16_t Int1Config)
{
 8004c88:	b513      	push	{r0, r1, r4, lr}
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 8004c8a:	2300      	movs	r3, #0
  * @param  L3GD20_InterruptConfig_TypeDef: pointer to a L3GD20_InterruptConfig_TypeDef 
  *         structure that contains the configuration setting for the L3GD20 Interrupt.
  * @retval None
  */
void L3GD20_INT1InterruptConfig(uint16_t Int1Config)
{
 8004c8c:	4604      	mov	r4, r0
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
  
  /* Read INT1_CFG register */
  GYRO_IO_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8004c8e:	2130      	movs	r1, #48	; 0x30
 8004c90:	f10d 0006 	add.w	r0, sp, #6
 8004c94:	2201      	movs	r2, #1
  *         structure that contains the configuration setting for the L3GD20 Interrupt.
  * @retval None
  */
void L3GD20_INT1InterruptConfig(uint16_t Int1Config)
{
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 8004c96:	f88d 3006 	strb.w	r3, [sp, #6]
 8004c9a:	f88d 3007 	strb.w	r3, [sp, #7]
  
  /* Read INT1_CFG register */
  GYRO_IO_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8004c9e:	f7ff fda5 	bl	80047ec <GYRO_IO_Read>
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 8004ca2:	f10d 0007 	add.w	r0, sp, #7
 8004ca6:	2122      	movs	r1, #34	; 0x22
 8004ca8:	2201      	movs	r2, #1
 8004caa:	f7ff fd9f 	bl	80047ec <GYRO_IO_Read>
  
  ctrl_cfr &= 0x80;
 8004cae:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8004cb2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
 8004cb6:	f88d 3006 	strb.w	r3, [sp, #6]
  
  ctrl3 &= 0xDF;
 8004cba:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8004cbe:	f023 0320 	bic.w	r3, r3, #32
  ctrl3 |= ((uint8_t) Int1Config);
 8004cc2:	431c      	orrs	r4, r3
                   L3GD20_IntConfigStruct->Interrupt_Axes);
                   
  ctrl3 |= (uint8_t)(L3GD20_IntConfigStruct->Interrupt_ActiveEdge);
*/  
  /* Write value to MEMS INT1_CFG register */
  GYRO_IO_Write(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8004cc4:	f10d 0006 	add.w	r0, sp, #6
 8004cc8:	2130      	movs	r1, #48	; 0x30
 8004cca:	2201      	movs	r2, #1
  
  ctrl_cfr &= 0x80;
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
  
  ctrl3 &= 0xDF;
  ctrl3 |= ((uint8_t) Int1Config);
 8004ccc:	f88d 4007 	strb.w	r4, [sp, #7]
                   L3GD20_IntConfigStruct->Interrupt_Axes);
                   
  ctrl3 |= (uint8_t)(L3GD20_IntConfigStruct->Interrupt_ActiveEdge);
*/  
  /* Write value to MEMS INT1_CFG register */
  GYRO_IO_Write(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8004cd0:	f7ff fd6a 	bl	80047a8 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 8004cd4:	f10d 0007 	add.w	r0, sp, #7
 8004cd8:	2122      	movs	r1, #34	; 0x22
 8004cda:	2201      	movs	r2, #1
 8004cdc:	f7ff fd64 	bl	80047a8 <GYRO_IO_Write>
}
 8004ce0:	b002      	add	sp, #8
 8004ce2:	bd10      	pop	{r4, pc}

08004ce4 <L3GD20_EnableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_EnableIT(uint8_t IntSel)
{  
 8004ce4:	b513      	push	{r0, r1, r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8004ce6:	2201      	movs	r2, #1
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_EnableIT(uint8_t IntSel)
{  
 8004ce8:	4604      	mov	r4, r0
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8004cea:	2122      	movs	r1, #34	; 0x22
 8004cec:	f10d 0007 	add.w	r0, sp, #7
 8004cf0:	f7ff fd7c 	bl	80047ec <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 8004cf4:	b924      	cbnz	r4, 8004d00 <L3GD20_EnableIT+0x1c>
  {
    tmpreg &= 0x7F;	
 8004cf6:	f89d 3007 	ldrb.w	r3, [sp, #7]
    tmpreg |= L3GD20_INT1INTERRUPT_ENABLE;
 8004cfa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004cfe:	e007      	b.n	8004d10 <L3GD20_EnableIT+0x2c>
  }
  else if(IntSel == L3GD20_INT2)
 8004d00:	2c01      	cmp	r4, #1
 8004d02:	d107      	bne.n	8004d14 <L3GD20_EnableIT+0x30>
  {
    tmpreg &= 0xF7;
 8004d04:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8004d08:	f023 0308 	bic.w	r3, r3, #8
    tmpreg |= L3GD20_INT2INTERRUPT_ENABLE;
 8004d0c:	f043 0308 	orr.w	r3, r3, #8
 8004d10:	f88d 3007 	strb.w	r3, [sp, #7]
  }
  
  /* Write value to MEMS CTRL_REG3 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8004d14:	f10d 0007 	add.w	r0, sp, #7
 8004d18:	2122      	movs	r1, #34	; 0x22
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	f7ff fd44 	bl	80047a8 <GYRO_IO_Write>
}
 8004d20:	b002      	add	sp, #8
 8004d22:	bd10      	pop	{r4, pc}

08004d24 <L3GD20_DisableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_DisableIT(uint8_t IntSel)
{  
 8004d24:	b513      	push	{r0, r1, r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8004d26:	2201      	movs	r2, #1
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_DisableIT(uint8_t IntSel)
{  
 8004d28:	4604      	mov	r4, r0
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8004d2a:	2122      	movs	r1, #34	; 0x22
 8004d2c:	f10d 0007 	add.w	r0, sp, #7
 8004d30:	f7ff fd5c 	bl	80047ec <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 8004d34:	b924      	cbnz	r4, 8004d40 <L3GD20_DisableIT+0x1c>
  {
    tmpreg &= 0x7F;	
 8004d36:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8004d3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004d3e:	e005      	b.n	8004d4c <L3GD20_DisableIT+0x28>
    tmpreg |= L3GD20_INT1INTERRUPT_DISABLE;
  }
  else if(IntSel == L3GD20_INT2)
 8004d40:	2c01      	cmp	r4, #1
 8004d42:	d105      	bne.n	8004d50 <L3GD20_DisableIT+0x2c>
  {
    tmpreg &= 0xF7;
 8004d44:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8004d48:	f023 0308 	bic.w	r3, r3, #8
 8004d4c:	f88d 3007 	strb.w	r3, [sp, #7]
    tmpreg |= L3GD20_INT2INTERRUPT_DISABLE;
  }
  
  /* Write value to MEMS CTRL_REG3 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8004d50:	f10d 0007 	add.w	r0, sp, #7
 8004d54:	2122      	movs	r1, #34	; 0x22
 8004d56:	2201      	movs	r2, #1
 8004d58:	f7ff fd26 	bl	80047a8 <GYRO_IO_Write>
}
 8004d5c:	b002      	add	sp, #8
 8004d5e:	bd10      	pop	{r4, pc}

08004d60 <L3GD20_FilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains the configuration setting for the L3GD20.        
  * @retval None
  */
void L3GD20_FilterConfig(uint8_t FilterStruct) 
{
 8004d60:	b513      	push	{r0, r1, r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8004d62:	2201      	movs	r2, #1
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains the configuration setting for the L3GD20.        
  * @retval None
  */
void L3GD20_FilterConfig(uint8_t FilterStruct) 
{
 8004d64:	4604      	mov	r4, r0
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8004d66:	2121      	movs	r1, #33	; 0x21
 8004d68:	f10d 0007 	add.w	r0, sp, #7
 8004d6c:	f7ff fd3e 	bl	80047ec <GYRO_IO_Read>
  
  tmpreg &= 0xC0;
 8004d70:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8004d74:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
  
  /* Configure MEMS: mode and cutoff frquency */
  tmpreg |= FilterStruct;
 8004d78:	431c      	orrs	r4, r3

  /* Write value to MEMS CTRL_REG2 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8004d7a:	f10d 0007 	add.w	r0, sp, #7
 8004d7e:	2121      	movs	r1, #33	; 0x21
 8004d80:	2201      	movs	r2, #1
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
  
  tmpreg &= 0xC0;
  
  /* Configure MEMS: mode and cutoff frquency */
  tmpreg |= FilterStruct;
 8004d82:	f88d 4007 	strb.w	r4, [sp, #7]

  /* Write value to MEMS CTRL_REG2 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8004d86:	f7ff fd0f 	bl	80047a8 <GYRO_IO_Write>
}
 8004d8a:	b002      	add	sp, #8
 8004d8c:	bd10      	pop	{r4, pc}

08004d8e <L3GD20_FilterCmd>:
  *         @arg: L3GD20_HIGHPASSFILTER_DISABLE 
  *         @arg: L3GD20_HIGHPASSFILTER_ENABLE          
  * @retval None
  */
void L3GD20_FilterCmd(uint8_t HighPassFilterState)
{
 8004d8e:	b513      	push	{r0, r1, r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8004d90:	2201      	movs	r2, #1
  *         @arg: L3GD20_HIGHPASSFILTER_DISABLE 
  *         @arg: L3GD20_HIGHPASSFILTER_ENABLE          
  * @retval None
  */
void L3GD20_FilterCmd(uint8_t HighPassFilterState)
{
 8004d92:	4604      	mov	r4, r0
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8004d94:	2124      	movs	r1, #36	; 0x24
 8004d96:	f10d 0007 	add.w	r0, sp, #7
 8004d9a:	f7ff fd27 	bl	80047ec <GYRO_IO_Read>
  
  tmpreg &= 0xEF;
 8004d9e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8004da2:	f023 0310 	bic.w	r3, r3, #16
  
  tmpreg |= HighPassFilterState;
 8004da6:	431c      	orrs	r4, r3
  
  /* Write value to MEMS CTRL_REG5 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8004da8:	f10d 0007 	add.w	r0, sp, #7
 8004dac:	2124      	movs	r1, #36	; 0x24
 8004dae:	2201      	movs	r2, #1
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
  
  tmpreg &= 0xEF;
  
  tmpreg |= HighPassFilterState;
 8004db0:	f88d 4007 	strb.w	r4, [sp, #7]
  
  /* Write value to MEMS CTRL_REG5 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8004db4:	f7ff fcf8 	bl	80047a8 <GYRO_IO_Write>
}
 8004db8:	b002      	add	sp, #8
 8004dba:	bd10      	pop	{r4, pc}

08004dbc <L3GD20_ReadXYZAngRate>:
* @brief  Calculate the L3GD20 angular data.
* @param  pfData : Data out pointer
* @retval None
*/
void L3GD20_ReadXYZAngRate(float* pfData)
{
 8004dbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004dc0:	b086      	sub	sp, #24
 8004dc2:	4680      	mov	r8, r0
  uint8_t tmpbuffer[6] ={0};
  int16_t RawData[3] = {0};
  uint8_t tmpreg = 0;
 8004dc4:	a806      	add	r0, sp, #24
* @param  pfData : Data out pointer
* @retval None
*/
void L3GD20_ReadXYZAngRate(float* pfData)
{
  uint8_t tmpbuffer[6] ={0};
 8004dc6:	2300      	movs	r3, #0
  int16_t RawData[3] = {0};
  uint8_t tmpreg = 0;
 8004dc8:	f800 3d11 	strb.w	r3, [r0, #-17]!
  float sensitivity = 0;
  int i =0;
  
  GYRO_IO_Read(&tmpreg,L3GD20_CTRL_REG4_ADDR,1);
 8004dcc:	2123      	movs	r1, #35	; 0x23
 8004dce:	2201      	movs	r2, #1
* @param  pfData : Data out pointer
* @retval None
*/
void L3GD20_ReadXYZAngRate(float* pfData)
{
  uint8_t tmpbuffer[6] ={0};
 8004dd0:	9302      	str	r3, [sp, #8]
 8004dd2:	f8ad 300c 	strh.w	r3, [sp, #12]
  int16_t RawData[3] = {0};
 8004dd6:	9304      	str	r3, [sp, #16]
 8004dd8:	f8ad 3014 	strh.w	r3, [sp, #20]
  uint8_t tmpreg = 0;
  float sensitivity = 0;
  int i =0;
  
  GYRO_IO_Read(&tmpreg,L3GD20_CTRL_REG4_ADDR,1);
 8004ddc:	f7ff fd06 	bl	80047ec <GYRO_IO_Read>
  
  GYRO_IO_Read(tmpbuffer,L3GD20_OUT_X_L_ADDR,6);
 8004de0:	2128      	movs	r1, #40	; 0x28
 8004de2:	2206      	movs	r2, #6
 8004de4:	a802      	add	r0, sp, #8
 8004de6:	f7ff fd01 	bl	80047ec <GYRO_IO_Read>
  
  /* check in the control register 4 the data alignment (Big Endian or Little Endian)*/
  if(!(tmpreg & L3GD20_BLE_MSB))
 8004dea:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8004dee:	f89d 6009 	ldrb.w	r6, [sp, #9]
 8004df2:	f89d 7008 	ldrb.w	r7, [sp, #8]
 8004df6:	f89d 400b 	ldrb.w	r4, [sp, #11]
 8004dfa:	f89d 500a 	ldrb.w	r5, [sp, #10]
 8004dfe:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8004e02:	f89d 100c 	ldrb.w	r1, [sp, #12]
 8004e06:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004e0a:	d11a      	bne.n	8004e42 <L3GD20_ReadXYZAngRate+0x86>
  {
    for(i=0; i<3; i++)
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i+1] << 8) + tmpbuffer[2*i]);
 8004e0c:	eb07 2606 	add.w	r6, r7, r6, lsl #8
 8004e10:	eb05 2404 	add.w	r4, r5, r4, lsl #8
 8004e14:	f8ad 6010 	strh.w	r6, [sp, #16]
 8004e18:	f8ad 4012 	strh.w	r4, [sp, #18]
 8004e1c:	eb01 2202 	add.w	r2, r1, r2, lsl #8
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i] << 8) + tmpbuffer[2*i+1]);
    }
  }
  
  /* Switch the sensitivity value set in the CRTL4 */
  switch(tmpreg & L3GD20_FULLSCALE_SELECTION)
 8004e20:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004e24:	2b10      	cmp	r3, #16
  /* check in the control register 4 the data alignment (Big Endian or Little Endian)*/
  if(!(tmpreg & L3GD20_BLE_MSB))
  {
    for(i=0; i<3; i++)
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i+1] << 8) + tmpbuffer[2*i]);
 8004e26:	f8ad 2014 	strh.w	r2, [sp, #20]
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i] << 8) + tmpbuffer[2*i+1]);
    }
  }
  
  /* Switch the sensitivity value set in the CRTL4 */
  switch(tmpreg & L3GD20_FULLSCALE_SELECTION)
 8004e2a:	d015      	beq.n	8004e58 <L3GD20_ReadXYZAngRate+0x9c>
 8004e2c:	2b20      	cmp	r3, #32
 8004e2e:	d016      	beq.n	8004e5e <L3GD20_ReadXYZAngRate+0xa2>
void L3GD20_ReadXYZAngRate(float* pfData)
{
  uint8_t tmpbuffer[6] ={0};
  int16_t RawData[3] = {0};
  uint8_t tmpreg = 0;
  float sensitivity = 0;
 8004e30:	eddf 7a15 	vldr	s15, [pc, #84]	; 8004e88 <L3GD20_ReadXYZAngRate+0xcc>
 8004e34:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8004e8c <L3GD20_ReadXYZAngRate+0xd0>
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	bf08      	it	eq
 8004e3c:	eef0 7a47 	vmoveq.f32	s15, s14
 8004e40:	e00f      	b.n	8004e62 <L3GD20_ReadXYZAngRate+0xa6>
  }
  else
  {
    for(i=0; i<3; i++)
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i] << 8) + tmpbuffer[2*i+1]);
 8004e42:	eb06 2607 	add.w	r6, r6, r7, lsl #8
 8004e46:	eb04 2405 	add.w	r4, r4, r5, lsl #8
 8004e4a:	f8ad 6010 	strh.w	r6, [sp, #16]
 8004e4e:	f8ad 4012 	strh.w	r4, [sp, #18]
 8004e52:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 8004e56:	e7e3      	b.n	8004e20 <L3GD20_ReadXYZAngRate+0x64>
  case L3GD20_FULLSCALE_250:
    sensitivity=L3GD20_SENSITIVITY_250DPS;
    break;
    
  case L3GD20_FULLSCALE_500:
    sensitivity=L3GD20_SENSITIVITY_500DPS;
 8004e58:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8004e90 <L3GD20_ReadXYZAngRate+0xd4>
    break;
 8004e5c:	e001      	b.n	8004e62 <L3GD20_ReadXYZAngRate+0xa6>
    
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
 8004e5e:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8004e94 <L3GD20_ReadXYZAngRate+0xd8>
 8004e62:	4640      	mov	r0, r8
 8004e64:	2300      	movs	r3, #0
    break;
  }
  /* divide by sensitivity */
  for(i=0; i<3; i++)
  {
    pfData[i]=(float)(RawData[i] * sensitivity);
 8004e66:	aa04      	add	r2, sp, #16
 8004e68:	5e9a      	ldrsh	r2, [r3, r2]
 8004e6a:	ee07 2a10 	vmov	s14, r2
 8004e6e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004e72:	3302      	adds	r3, #2
 8004e74:	ee27 7a27 	vmul.f32	s14, s14, s15
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
    break;
  }
  /* divide by sensitivity */
  for(i=0; i<3; i++)
 8004e78:	2b06      	cmp	r3, #6
  {
    pfData[i]=(float)(RawData[i] * sensitivity);
 8004e7a:	eca0 7a01 	vstmia	r0!, {s14}
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
    break;
  }
  /* divide by sensitivity */
  for(i=0; i<3; i++)
 8004e7e:	d1f2      	bne.n	8004e66 <L3GD20_ReadXYZAngRate+0xaa>
  {
    pfData[i]=(float)(RawData[i] * sensitivity);
  }
}
 8004e80:	b006      	add	sp, #24
 8004e82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e86:	bf00      	nop
 8004e88:	00000000 	.word	0x00000000
 8004e8c:	410c0000 	.word	0x410c0000
 8004e90:	418c0000 	.word	0x418c0000
 8004e94:	428c0000 	.word	0x428c0000

08004e98 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004e98:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004ed0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004e9c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8004e9e:	e003      	b.n	8004ea8 <LoopCopyDataInit>

08004ea0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004ea0:	4b0c      	ldr	r3, [pc, #48]	; (8004ed4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8004ea2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004ea4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8004ea6:	3104      	adds	r1, #4

08004ea8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004ea8:	480b      	ldr	r0, [pc, #44]	; (8004ed8 <LoopForever+0xa>)
	ldr	r3, =_edata
 8004eaa:	4b0c      	ldr	r3, [pc, #48]	; (8004edc <LoopForever+0xe>)
	adds	r2, r0, r1
 8004eac:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004eae:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004eb0:	d3f6      	bcc.n	8004ea0 <CopyDataInit>
	ldr	r2, =_sbss
 8004eb2:	4a0b      	ldr	r2, [pc, #44]	; (8004ee0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8004eb4:	e002      	b.n	8004ebc <LoopFillZerobss>

08004eb6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8004eb6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004eb8:	f842 3b04 	str.w	r3, [r2], #4

08004ebc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004ebc:	4b09      	ldr	r3, [pc, #36]	; (8004ee4 <LoopForever+0x16>)
	cmp	r2, r3
 8004ebe:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004ec0:	d3f9      	bcc.n	8004eb6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004ec2:	f7fc fa4d 	bl	8001360 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004ec6:	f000 f837 	bl	8004f38 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004eca:	f7fb fb01 	bl	80004d0 <main>

08004ece <LoopForever>:

LoopForever:
    b LoopForever
 8004ece:	e7fe      	b.n	8004ece <LoopForever>

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004ed0:	20007fff 	.word	0x20007fff
/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
  b	LoopCopyDataInit

CopyDataInit:
	ldr	r3, =_sidata
 8004ed4:	08017358 	.word	0x08017358
	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
	adds	r1, r1, #4

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004ed8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004edc:	20000a44 	.word	0x20000a44
	adds	r2, r0, r1
	cmp	r2, r3
	bcc	CopyDataInit
	ldr	r2, =_sbss
 8004ee0:	20000a44 	.word	0x20000a44
FillZerobss:
	movs	r3, #0
	str	r3, [r2], #4

LoopFillZerobss:
	ldr	r3, = _ebss
 8004ee4:	20001c8c 	.word	0x20001c8c

08004ee8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004ee8:	e7fe      	b.n	8004ee8 <ADC1_2_IRQHandler>
	...

08004eec <atexit>:
 8004eec:	4601      	mov	r1, r0
 8004eee:	2000      	movs	r0, #0
 8004ef0:	4602      	mov	r2, r0
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	f000 bafe 	b.w	80054f4 <__register_exitproc>

08004ef8 <__errno>:
 8004ef8:	f240 6330 	movw	r3, #1584	; 0x630
 8004efc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f00:	6818      	ldr	r0, [r3, #0]
 8004f02:	4770      	bx	lr

08004f04 <__libc_fini_array>:
 8004f04:	b538      	push	{r3, r4, r5, lr}
 8004f06:	f247 3458 	movw	r4, #29528	; 0x7358
 8004f0a:	f247 3554 	movw	r5, #29524	; 0x7354
 8004f0e:	f6c0 0501 	movt	r5, #2049	; 0x801
 8004f12:	f6c0 0401 	movt	r4, #2049	; 0x801
 8004f16:	1b64      	subs	r4, r4, r5
 8004f18:	10a4      	asrs	r4, r4, #2
 8004f1a:	bf18      	it	ne
 8004f1c:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
 8004f20:	d005      	beq.n	8004f2e <__libc_fini_array+0x2a>
 8004f22:	3c01      	subs	r4, #1
 8004f24:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8004f28:	4798      	blx	r3
 8004f2a:	2c00      	cmp	r4, #0
 8004f2c:	d1f9      	bne.n	8004f22 <__libc_fini_array+0x1e>
 8004f2e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004f32:	f001 be99 	b.w	8006c68 <_fini>
 8004f36:	bf00      	nop

08004f38 <__libc_init_array>:
 8004f38:	b570      	push	{r4, r5, r6, lr}
 8004f3a:	f247 364c 	movw	r6, #29516	; 0x734c
 8004f3e:	f247 354c 	movw	r5, #29516	; 0x734c
 8004f42:	f6c0 0501 	movt	r5, #2049	; 0x801
 8004f46:	f6c0 0601 	movt	r6, #2049	; 0x801
 8004f4a:	1b76      	subs	r6, r6, r5
 8004f4c:	10b6      	asrs	r6, r6, #2
 8004f4e:	bf1c      	itt	ne
 8004f50:	3d04      	subne	r5, #4
 8004f52:	2400      	movne	r4, #0
 8004f54:	d005      	beq.n	8004f62 <__libc_init_array+0x2a>
 8004f56:	3401      	adds	r4, #1
 8004f58:	f855 3f04 	ldr.w	r3, [r5, #4]!
 8004f5c:	4798      	blx	r3
 8004f5e:	42a6      	cmp	r6, r4
 8004f60:	d1f9      	bne.n	8004f56 <__libc_init_array+0x1e>
 8004f62:	f247 3654 	movw	r6, #29524	; 0x7354
 8004f66:	f247 354c 	movw	r5, #29516	; 0x734c
 8004f6a:	f6c0 0501 	movt	r5, #2049	; 0x801
 8004f6e:	f6c0 0601 	movt	r6, #2049	; 0x801
 8004f72:	1b76      	subs	r6, r6, r5
 8004f74:	f001 fe72 	bl	8006c5c <_init>
 8004f78:	10b6      	asrs	r6, r6, #2
 8004f7a:	bf1c      	itt	ne
 8004f7c:	3d04      	subne	r5, #4
 8004f7e:	2400      	movne	r4, #0
 8004f80:	d006      	beq.n	8004f90 <__libc_init_array+0x58>
 8004f82:	3401      	adds	r4, #1
 8004f84:	f855 3f04 	ldr.w	r3, [r5, #4]!
 8004f88:	4798      	blx	r3
 8004f8a:	42a6      	cmp	r6, r4
 8004f8c:	d1f9      	bne.n	8004f82 <__libc_init_array+0x4a>
 8004f8e:	bd70      	pop	{r4, r5, r6, pc}
 8004f90:	bd70      	pop	{r4, r5, r6, pc}
 8004f92:	bf00      	nop

08004f94 <memset>:
 8004f94:	b4f0      	push	{r4, r5, r6, r7}
 8004f96:	0784      	lsls	r4, r0, #30
 8004f98:	d043      	beq.n	8005022 <memset+0x8e>
 8004f9a:	1e54      	subs	r4, r2, #1
 8004f9c:	2a00      	cmp	r2, #0
 8004f9e:	d03e      	beq.n	800501e <memset+0x8a>
 8004fa0:	b2cd      	uxtb	r5, r1
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	e003      	b.n	8004fae <memset+0x1a>
 8004fa6:	1e62      	subs	r2, r4, #1
 8004fa8:	2c00      	cmp	r4, #0
 8004faa:	d038      	beq.n	800501e <memset+0x8a>
 8004fac:	4614      	mov	r4, r2
 8004fae:	f803 5b01 	strb.w	r5, [r3], #1
 8004fb2:	079a      	lsls	r2, r3, #30
 8004fb4:	d1f7      	bne.n	8004fa6 <memset+0x12>
 8004fb6:	2c03      	cmp	r4, #3
 8004fb8:	d92a      	bls.n	8005010 <memset+0x7c>
 8004fba:	b2cd      	uxtb	r5, r1
 8004fbc:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8004fc0:	2c0f      	cmp	r4, #15
 8004fc2:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8004fc6:	d915      	bls.n	8004ff4 <memset+0x60>
 8004fc8:	f1a4 0710 	sub.w	r7, r4, #16
 8004fcc:	093f      	lsrs	r7, r7, #4
 8004fce:	f103 0610 	add.w	r6, r3, #16
 8004fd2:	eb06 1607 	add.w	r6, r6, r7, lsl #4
 8004fd6:	461a      	mov	r2, r3
 8004fd8:	6015      	str	r5, [r2, #0]
 8004fda:	6055      	str	r5, [r2, #4]
 8004fdc:	6095      	str	r5, [r2, #8]
 8004fde:	60d5      	str	r5, [r2, #12]
 8004fe0:	3210      	adds	r2, #16
 8004fe2:	42b2      	cmp	r2, r6
 8004fe4:	d1f8      	bne.n	8004fd8 <memset+0x44>
 8004fe6:	f004 040f 	and.w	r4, r4, #15
 8004fea:	3701      	adds	r7, #1
 8004fec:	2c03      	cmp	r4, #3
 8004fee:	eb03 1307 	add.w	r3, r3, r7, lsl #4
 8004ff2:	d90d      	bls.n	8005010 <memset+0x7c>
 8004ff4:	461e      	mov	r6, r3
 8004ff6:	4622      	mov	r2, r4
 8004ff8:	3a04      	subs	r2, #4
 8004ffa:	2a03      	cmp	r2, #3
 8004ffc:	f846 5b04 	str.w	r5, [r6], #4
 8005000:	d8fa      	bhi.n	8004ff8 <memset+0x64>
 8005002:	1f22      	subs	r2, r4, #4
 8005004:	f022 0203 	bic.w	r2, r2, #3
 8005008:	3204      	adds	r2, #4
 800500a:	4413      	add	r3, r2
 800500c:	f004 0403 	and.w	r4, r4, #3
 8005010:	b12c      	cbz	r4, 800501e <memset+0x8a>
 8005012:	b2c9      	uxtb	r1, r1
 8005014:	441c      	add	r4, r3
 8005016:	f803 1b01 	strb.w	r1, [r3], #1
 800501a:	42a3      	cmp	r3, r4
 800501c:	d1fb      	bne.n	8005016 <memset+0x82>
 800501e:	bcf0      	pop	{r4, r5, r6, r7}
 8005020:	4770      	bx	lr
 8005022:	4614      	mov	r4, r2
 8005024:	4603      	mov	r3, r0
 8005026:	e7c6      	b.n	8004fb6 <memset+0x22>

08005028 <putchar>:
 8005028:	f240 6330 	movw	r3, #1584	; 0x630
 800502c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005030:	4601      	mov	r1, r0
 8005032:	6818      	ldr	r0, [r3, #0]
 8005034:	6882      	ldr	r2, [r0, #8]
 8005036:	f001 ba41 	b.w	80064bc <_putc_r>
 800503a:	bf00      	nop

0800503c <_puts_r>:
 800503c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800503e:	4604      	mov	r4, r0
 8005040:	b089      	sub	sp, #36	; 0x24
 8005042:	4608      	mov	r0, r1
 8005044:	460d      	mov	r5, r1
 8005046:	f000 f93f 	bl	80052c8 <strlen>
 800504a:	68a3      	ldr	r3, [r4, #8]
 800504c:	9005      	str	r0, [sp, #20]
 800504e:	8999      	ldrh	r1, [r3, #12]
 8005050:	9504      	str	r5, [sp, #16]
 8005052:	f247 3248 	movw	r2, #29512	; 0x7348
 8005056:	f6c0 0201 	movt	r2, #2049	; 0x801
 800505a:	9206      	str	r2, [sp, #24]
 800505c:	048a      	lsls	r2, r1, #18
 800505e:	bf5e      	ittt	pl
 8005060:	6e5a      	ldrpl	r2, [r3, #100]	; 0x64
 8005062:	f441 5100 	orrpl.w	r1, r1, #8192	; 0x2000
 8005066:	f422 5200 	bicpl.w	r2, r2, #8192	; 0x2000
 800506a:	f100 0001 	add.w	r0, r0, #1
 800506e:	f04f 0701 	mov.w	r7, #1
 8005072:	bf58      	it	pl
 8005074:	665a      	strpl	r2, [r3, #100]	; 0x64
 8005076:	9003      	str	r0, [sp, #12]
 8005078:	9707      	str	r7, [sp, #28]
 800507a:	ae04      	add	r6, sp, #16
 800507c:	bf58      	it	pl
 800507e:	8199      	strhpl	r1, [r3, #12]
 8005080:	2502      	movs	r5, #2
 8005082:	4620      	mov	r0, r4
 8005084:	4619      	mov	r1, r3
 8005086:	aa01      	add	r2, sp, #4
 8005088:	9601      	str	r6, [sp, #4]
 800508a:	9502      	str	r5, [sp, #8]
 800508c:	f000 fcfe 	bl	8005a8c <__sfvwrite_r>
 8005090:	2800      	cmp	r0, #0
 8005092:	bf0c      	ite	eq
 8005094:	200a      	moveq	r0, #10
 8005096:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800509a:	b009      	add	sp, #36	; 0x24
 800509c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800509e:	bf00      	nop

080050a0 <puts>:
 80050a0:	f240 6330 	movw	r3, #1584	; 0x630
 80050a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80050a8:	4601      	mov	r1, r0
 80050aa:	6818      	ldr	r0, [r3, #0]
 80050ac:	f7ff bfc6 	b.w	800503c <_puts_r>

080050b0 <setvbuf>:
 80050b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80050b4:	f240 6530 	movw	r5, #1584	; 0x630
 80050b8:	f2c2 0500 	movt	r5, #8192	; 0x2000
 80050bc:	4604      	mov	r4, r0
 80050be:	682e      	ldr	r6, [r5, #0]
 80050c0:	4689      	mov	r9, r1
 80050c2:	4617      	mov	r7, r2
 80050c4:	4698      	mov	r8, r3
 80050c6:	b116      	cbz	r6, 80050ce <setvbuf+0x1e>
 80050c8:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d058      	beq.n	8005180 <setvbuf+0xd0>
 80050ce:	ea4f 75d8 	mov.w	r5, r8, lsr #31
 80050d2:	2f02      	cmp	r7, #2
 80050d4:	bf88      	it	hi
 80050d6:	f045 0501 	orrhi.w	r5, r5, #1
 80050da:	2d00      	cmp	r5, #0
 80050dc:	d133      	bne.n	8005146 <setvbuf+0x96>
 80050de:	4630      	mov	r0, r6
 80050e0:	4621      	mov	r1, r4
 80050e2:	f000 fb17 	bl	8005714 <_fflush_r>
 80050e6:	89a3      	ldrh	r3, [r4, #12]
 80050e8:	6065      	str	r5, [r4, #4]
 80050ea:	061a      	lsls	r2, r3, #24
 80050ec:	61a5      	str	r5, [r4, #24]
 80050ee:	d42e      	bmi.n	800514e <setvbuf+0x9e>
 80050f0:	f64f 757c 	movw	r5, #65404	; 0xff7c
 80050f4:	401d      	ands	r5, r3
 80050f6:	2f02      	cmp	r7, #2
 80050f8:	81a5      	strh	r5, [r4, #12]
 80050fa:	d033      	beq.n	8005164 <setvbuf+0xb4>
 80050fc:	f1b9 0f00 	cmp.w	r9, #0
 8005100:	d042      	beq.n	8005188 <setvbuf+0xd8>
 8005102:	2f01      	cmp	r7, #1
 8005104:	bf02      	ittt	eq
 8005106:	f045 0501 	orreq.w	r5, r5, #1
 800510a:	f1c8 0300 	rsbeq	r3, r8, #0
 800510e:	81a5      	strheq	r5, [r4, #12]
 8005110:	b2ad      	uxth	r5, r5
 8005112:	bf08      	it	eq
 8005114:	61a3      	streq	r3, [r4, #24]
 8005116:	f005 0008 	and.w	r0, r5, #8
 800511a:	f245 7341 	movw	r3, #22337	; 0x5741
 800511e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005122:	b280      	uxth	r0, r0
 8005124:	63f3      	str	r3, [r6, #60]	; 0x3c
 8005126:	f8c4 9000 	str.w	r9, [r4]
 800512a:	f8c4 9010 	str.w	r9, [r4, #16]
 800512e:	f8c4 8014 	str.w	r8, [r4, #20]
 8005132:	b150      	cbz	r0, 800514a <setvbuf+0x9a>
 8005134:	f015 0f03 	tst.w	r5, #3
 8005138:	bf0c      	ite	eq
 800513a:	4643      	moveq	r3, r8
 800513c:	2300      	movne	r3, #0
 800513e:	60a3      	str	r3, [r4, #8]
 8005140:	2000      	movs	r0, #0
 8005142:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005146:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800514a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800514e:	4630      	mov	r0, r6
 8005150:	6921      	ldr	r1, [r4, #16]
 8005152:	f000 fbcd 	bl	80058f0 <_free_r>
 8005156:	89a3      	ldrh	r3, [r4, #12]
 8005158:	f64f 757c 	movw	r5, #65404	; 0xff7c
 800515c:	401d      	ands	r5, r3
 800515e:	2f02      	cmp	r7, #2
 8005160:	81a5      	strh	r5, [r4, #12]
 8005162:	d1cb      	bne.n	80050fc <setvbuf+0x4c>
 8005164:	2000      	movs	r0, #0
 8005166:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800516a:	f045 0502 	orr.w	r5, r5, #2
 800516e:	2100      	movs	r1, #0
 8005170:	2201      	movs	r2, #1
 8005172:	81a5      	strh	r5, [r4, #12]
 8005174:	60a1      	str	r1, [r4, #8]
 8005176:	6023      	str	r3, [r4, #0]
 8005178:	6123      	str	r3, [r4, #16]
 800517a:	6162      	str	r2, [r4, #20]
 800517c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005180:	4630      	mov	r0, r6
 8005182:	f000 fae3 	bl	800574c <__sinit>
 8005186:	e7a2      	b.n	80050ce <setvbuf+0x1e>
 8005188:	f1b8 0f00 	cmp.w	r8, #0
 800518c:	bf08      	it	eq
 800518e:	f44f 6880 	moveq.w	r8, #1024	; 0x400
 8005192:	4640      	mov	r0, r8
 8005194:	f000 fe2a 	bl	8005dec <malloc>
 8005198:	4681      	mov	r9, r0
 800519a:	b128      	cbz	r0, 80051a8 <setvbuf+0xf8>
 800519c:	89a5      	ldrh	r5, [r4, #12]
 800519e:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 80051a2:	b2ad      	uxth	r5, r5
 80051a4:	81a5      	strh	r5, [r4, #12]
 80051a6:	e7ac      	b.n	8005102 <setvbuf+0x52>
 80051a8:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80051ac:	f000 fe1e 	bl	8005dec <malloc>
 80051b0:	4681      	mov	r9, r0
 80051b2:	b918      	cbnz	r0, 80051bc <setvbuf+0x10c>
 80051b4:	89a5      	ldrh	r5, [r4, #12]
 80051b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80051ba:	e7d4      	b.n	8005166 <setvbuf+0xb6>
 80051bc:	f44f 6880 	mov.w	r8, #1024	; 0x400
 80051c0:	e7ec      	b.n	800519c <setvbuf+0xec>
 80051c2:	bf00      	nop

080051c4 <strcasecmp>:
 80051c4:	f240 2300 	movw	r3, #512	; 0x200
 80051c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80051cc:	b430      	push	{r4, r5}
 80051ce:	4605      	mov	r5, r0
 80051d0:	681c      	ldr	r4, [r3, #0]
 80051d2:	e002      	b.n	80051da <strcasecmp+0x16>
 80051d4:	1ad0      	subs	r0, r2, r3
 80051d6:	d116      	bne.n	8005206 <strcasecmp+0x42>
 80051d8:	b1ab      	cbz	r3, 8005206 <strcasecmp+0x42>
 80051da:	f815 3b01 	ldrb.w	r3, [r5], #1
 80051de:	18e0      	adds	r0, r4, r3
 80051e0:	461a      	mov	r2, r3
 80051e2:	7840      	ldrb	r0, [r0, #1]
 80051e4:	f000 0003 	and.w	r0, r0, #3
 80051e8:	2801      	cmp	r0, #1
 80051ea:	bf08      	it	eq
 80051ec:	f103 0220 	addeq.w	r2, r3, #32
 80051f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80051f4:	18e0      	adds	r0, r4, r3
 80051f6:	7840      	ldrb	r0, [r0, #1]
 80051f8:	f000 0003 	and.w	r0, r0, #3
 80051fc:	2801      	cmp	r0, #1
 80051fe:	d1e9      	bne.n	80051d4 <strcasecmp+0x10>
 8005200:	3320      	adds	r3, #32
 8005202:	1ad0      	subs	r0, r2, r3
 8005204:	d0e9      	beq.n	80051da <strcasecmp+0x16>
 8005206:	bc30      	pop	{r4, r5}
 8005208:	4770      	bx	lr
 800520a:	bf00      	nop

0800520c <strcpy>:
 800520c:	ea80 0201 	eor.w	r2, r0, r1
 8005210:	4684      	mov	ip, r0
 8005212:	f012 0f03 	tst.w	r2, #3
 8005216:	d14f      	bne.n	80052b8 <strcpy+0xac>
 8005218:	f011 0f03 	tst.w	r1, #3
 800521c:	d132      	bne.n	8005284 <strcpy+0x78>
 800521e:	f84d 4d04 	str.w	r4, [sp, #-4]!
 8005222:	f011 0f04 	tst.w	r1, #4
 8005226:	f851 3b04 	ldr.w	r3, [r1], #4
 800522a:	d00b      	beq.n	8005244 <strcpy+0x38>
 800522c:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 8005230:	439a      	bics	r2, r3
 8005232:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8005236:	bf04      	itt	eq
 8005238:	f84c 3b04 	streq.w	r3, [ip], #4
 800523c:	f851 3b04 	ldreq.w	r3, [r1], #4
 8005240:	d116      	bne.n	8005270 <strcpy+0x64>
 8005242:	bf00      	nop
 8005244:	f851 4b04 	ldr.w	r4, [r1], #4
 8005248:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 800524c:	439a      	bics	r2, r3
 800524e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8005252:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
 8005256:	d10b      	bne.n	8005270 <strcpy+0x64>
 8005258:	f84c 3b04 	str.w	r3, [ip], #4
 800525c:	43a2      	bics	r2, r4
 800525e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8005262:	bf04      	itt	eq
 8005264:	f851 3b04 	ldreq.w	r3, [r1], #4
 8005268:	f84c 4b04 	streq.w	r4, [ip], #4
 800526c:	d0ea      	beq.n	8005244 <strcpy+0x38>
 800526e:	4623      	mov	r3, r4
 8005270:	f80c 3b01 	strb.w	r3, [ip], #1
 8005274:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005278:	ea4f 2333 	mov.w	r3, r3, ror #8
 800527c:	d1f8      	bne.n	8005270 <strcpy+0x64>
 800527e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005282:	4770      	bx	lr
 8005284:	f011 0f01 	tst.w	r1, #1
 8005288:	d006      	beq.n	8005298 <strcpy+0x8c>
 800528a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800528e:	f80c 2b01 	strb.w	r2, [ip], #1
 8005292:	2a00      	cmp	r2, #0
 8005294:	bf08      	it	eq
 8005296:	4770      	bxeq	lr
 8005298:	f011 0f02 	tst.w	r1, #2
 800529c:	d0bf      	beq.n	800521e <strcpy+0x12>
 800529e:	f831 2b02 	ldrh.w	r2, [r1], #2
 80052a2:	f012 0fff 	tst.w	r2, #255	; 0xff
 80052a6:	bf16      	itet	ne
 80052a8:	f82c 2b02 	strhne.w	r2, [ip], #2
 80052ac:	f88c 2000 	strbeq.w	r2, [ip]
 80052b0:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
 80052b4:	d1b3      	bne.n	800521e <strcpy+0x12>
 80052b6:	4770      	bx	lr
 80052b8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80052bc:	f80c 2b01 	strb.w	r2, [ip], #1
 80052c0:	2a00      	cmp	r2, #0
 80052c2:	d1f9      	bne.n	80052b8 <strcpy+0xac>
 80052c4:	4770      	bx	lr
 80052c6:	bf00      	nop

080052c8 <strlen>:
 80052c8:	f020 0103 	bic.w	r1, r0, #3
 80052cc:	f010 0003 	ands.w	r0, r0, #3
 80052d0:	f1c0 0000 	rsb	r0, r0, #0
 80052d4:	f851 3b04 	ldr.w	r3, [r1], #4
 80052d8:	f100 0c04 	add.w	ip, r0, #4
 80052dc:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 80052e0:	f06f 0200 	mvn.w	r2, #0
 80052e4:	bf1c      	itt	ne
 80052e6:	fa22 f20c 	lsrne.w	r2, r2, ip
 80052ea:	4313      	orrne	r3, r2
 80052ec:	f04f 0c01 	mov.w	ip, #1
 80052f0:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 80052f4:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 80052f8:	eba3 020c 	sub.w	r2, r3, ip
 80052fc:	ea22 0203 	bic.w	r2, r2, r3
 8005300:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 8005304:	bf04      	itt	eq
 8005306:	f851 3b04 	ldreq.w	r3, [r1], #4
 800530a:	3004      	addeq	r0, #4
 800530c:	d0f4      	beq.n	80052f8 <strlen+0x30>
 800530e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005312:	bf1f      	itttt	ne
 8005314:	3001      	addne	r0, #1
 8005316:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 800531a:	3001      	addne	r0, #1
 800531c:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 8005320:	bf18      	it	ne
 8005322:	3001      	addne	r0, #1
 8005324:	4770      	bx	lr
 8005326:	bf00      	nop

08005328 <strtok>:
 8005328:	f240 6230 	movw	r2, #1584	; 0x630
 800532c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8005330:	2301      	movs	r3, #1
 8005332:	6812      	ldr	r2, [r2, #0]
 8005334:	325c      	adds	r2, #92	; 0x5c
 8005336:	f000 b801 	b.w	800533c <__strtok_r>
 800533a:	bf00      	nop

0800533c <__strtok_r>:
 800533c:	b4f0      	push	{r4, r5, r6, r7}
 800533e:	b320      	cbz	r0, 800538a <__strtok_r+0x4e>
 8005340:	4607      	mov	r7, r0
 8005342:	460d      	mov	r5, r1
 8005344:	f817 6b01 	ldrb.w	r6, [r7], #1
 8005348:	e001      	b.n	800534e <__strtok_r+0x12>
 800534a:	42a6      	cmp	r6, r4
 800534c:	d016      	beq.n	800537c <__strtok_r+0x40>
 800534e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005352:	2c00      	cmp	r4, #0
 8005354:	d1f9      	bne.n	800534a <__strtok_r+0xe>
 8005356:	b1ee      	cbz	r6, 8005394 <__strtok_r+0x58>
 8005358:	463e      	mov	r6, r7
 800535a:	460c      	mov	r4, r1
 800535c:	f816 5b01 	ldrb.w	r5, [r6], #1
 8005360:	e000      	b.n	8005364 <__strtok_r+0x28>
 8005362:	b173      	cbz	r3, 8005382 <__strtok_r+0x46>
 8005364:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005368:	42ab      	cmp	r3, r5
 800536a:	d1fa      	bne.n	8005362 <__strtok_r+0x26>
 800536c:	b15d      	cbz	r5, 8005386 <__strtok_r+0x4a>
 800536e:	2300      	movs	r3, #0
 8005370:	703b      	strb	r3, [r7, #0]
 8005372:	6016      	str	r6, [r2, #0]
 8005374:	4606      	mov	r6, r0
 8005376:	4630      	mov	r0, r6
 8005378:	bcf0      	pop	{r4, r5, r6, r7}
 800537a:	4770      	bx	lr
 800537c:	b163      	cbz	r3, 8005398 <__strtok_r+0x5c>
 800537e:	4638      	mov	r0, r7
 8005380:	e7de      	b.n	8005340 <__strtok_r+0x4>
 8005382:	4637      	mov	r7, r6
 8005384:	e7e8      	b.n	8005358 <__strtok_r+0x1c>
 8005386:	462e      	mov	r6, r5
 8005388:	e7f3      	b.n	8005372 <__strtok_r+0x36>
 800538a:	6810      	ldr	r0, [r2, #0]
 800538c:	2800      	cmp	r0, #0
 800538e:	d1d7      	bne.n	8005340 <__strtok_r+0x4>
 8005390:	4606      	mov	r6, r0
 8005392:	e7f0      	b.n	8005376 <__strtok_r+0x3a>
 8005394:	6016      	str	r6, [r2, #0]
 8005396:	e7ee      	b.n	8005376 <__strtok_r+0x3a>
 8005398:	6017      	str	r7, [r2, #0]
 800539a:	4606      	mov	r6, r0
 800539c:	7003      	strb	r3, [r0, #0]
 800539e:	e7ea      	b.n	8005376 <__strtok_r+0x3a>

080053a0 <_strtoul_r>:
 80053a0:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80053a4:	f240 2400 	movw	r4, #512	; 0x200
 80053a8:	b082      	sub	sp, #8
 80053aa:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80053ae:	9001      	str	r0, [sp, #4]
 80053b0:	f8d4 c000 	ldr.w	ip, [r4]
 80053b4:	460e      	mov	r6, r1
 80053b6:	e000      	b.n	80053ba <_strtoul_r+0x1a>
 80053b8:	4626      	mov	r6, r4
 80053ba:	4634      	mov	r4, r6
 80053bc:	f814 5b01 	ldrb.w	r5, [r4], #1
 80053c0:	eb0c 0005 	add.w	r0, ip, r5
 80053c4:	7840      	ldrb	r0, [r0, #1]
 80053c6:	f000 0008 	and.w	r0, r0, #8
 80053ca:	f000 07ff 	and.w	r7, r0, #255	; 0xff
 80053ce:	2800      	cmp	r0, #0
 80053d0:	d1f2      	bne.n	80053b8 <_strtoul_r+0x18>
 80053d2:	2d2d      	cmp	r5, #45	; 0x2d
 80053d4:	d06a      	beq.n	80054ac <_strtoul_r+0x10c>
 80053d6:	2d2b      	cmp	r5, #43	; 0x2b
 80053d8:	bf08      	it	eq
 80053da:	7875      	ldrbeq	r5, [r6, #1]
 80053dc:	46ba      	mov	sl, r7
 80053de:	bf08      	it	eq
 80053e0:	1cb4      	addeq	r4, r6, #2
 80053e2:	f033 0010 	bics.w	r0, r3, #16
 80053e6:	d116      	bne.n	8005416 <_strtoul_r+0x76>
 80053e8:	f1d3 0001 	rsbs	r0, r3, #1
 80053ec:	bf38      	it	cc
 80053ee:	2000      	movcc	r0, #0
 80053f0:	2d30      	cmp	r5, #48	; 0x30
 80053f2:	d009      	beq.n	8005408 <_strtoul_r+0x68>
 80053f4:	b178      	cbz	r0, 8005416 <_strtoul_r+0x76>
 80053f6:	f649 1899 	movw	r8, #39321	; 0x9999
 80053fa:	230a      	movs	r3, #10
 80053fc:	f6c1 1899 	movt	r8, #6553	; 0x1999
 8005400:	469b      	mov	fp, r3
 8005402:	f04f 0905 	mov.w	r9, #5
 8005406:	e00f      	b.n	8005428 <_strtoul_r+0x88>
 8005408:	7826      	ldrb	r6, [r4, #0]
 800540a:	f006 06df 	and.w	r6, r6, #223	; 0xdf
 800540e:	2e58      	cmp	r6, #88	; 0x58
 8005410:	d051      	beq.n	80054b6 <_strtoul_r+0x116>
 8005412:	2800      	cmp	r0, #0
 8005414:	d158      	bne.n	80054c8 <_strtoul_r+0x128>
 8005416:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800541a:	fbb8 f8f3 	udiv	r8, r8, r3
 800541e:	fb03 f908 	mul.w	r9, r3, r8
 8005422:	ea6f 0909 	mvn.w	r9, r9
 8005426:	469b      	mov	fp, r3
 8005428:	2700      	movs	r7, #0
 800542a:	4638      	mov	r0, r7
 800542c:	e00c      	b.n	8005448 <_strtoul_r+0xa8>
 800542e:	454d      	cmp	r5, r9
 8005430:	bfd4      	ite	le
 8005432:	2600      	movle	r6, #0
 8005434:	2601      	movgt	r6, #1
 8005436:	4540      	cmp	r0, r8
 8005438:	bf18      	it	ne
 800543a:	2600      	movne	r6, #0
 800543c:	b9ee      	cbnz	r6, 800547a <_strtoul_r+0xda>
 800543e:	fb0b 5000 	mla	r0, fp, r0, r5
 8005442:	2701      	movs	r7, #1
 8005444:	f814 5b01 	ldrb.w	r5, [r4], #1
 8005448:	eb0c 0605 	add.w	r6, ip, r5
 800544c:	7876      	ldrb	r6, [r6, #1]
 800544e:	f016 0f04 	tst.w	r6, #4
 8005452:	bf18      	it	ne
 8005454:	3d30      	subne	r5, #48	; 0x30
 8005456:	d107      	bne.n	8005468 <_strtoul_r+0xc8>
 8005458:	f016 0603 	ands.w	r6, r6, #3
 800545c:	d010      	beq.n	8005480 <_strtoul_r+0xe0>
 800545e:	2e01      	cmp	r6, #1
 8005460:	bf14      	ite	ne
 8005462:	2657      	movne	r6, #87	; 0x57
 8005464:	2637      	moveq	r6, #55	; 0x37
 8005466:	1bad      	subs	r5, r5, r6
 8005468:	42ab      	cmp	r3, r5
 800546a:	dd09      	ble.n	8005480 <_strtoul_r+0xe0>
 800546c:	4540      	cmp	r0, r8
 800546e:	bf94      	ite	ls
 8005470:	2600      	movls	r6, #0
 8005472:	2601      	movhi	r6, #1
 8005474:	ea56 77d7 	orrs.w	r7, r6, r7, lsr #31
 8005478:	d0d9      	beq.n	800542e <_strtoul_r+0x8e>
 800547a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800547e:	e7e1      	b.n	8005444 <_strtoul_r+0xa4>
 8005480:	1c7b      	adds	r3, r7, #1
 8005482:	d009      	beq.n	8005498 <_strtoul_r+0xf8>
 8005484:	f1ba 0f00 	cmp.w	sl, #0
 8005488:	d10e      	bne.n	80054a8 <_strtoul_r+0x108>
 800548a:	b10a      	cbz	r2, 8005490 <_strtoul_r+0xf0>
 800548c:	b957      	cbnz	r7, 80054a4 <_strtoul_r+0x104>
 800548e:	6011      	str	r1, [r2, #0]
 8005490:	b002      	add	sp, #8
 8005492:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005496:	4770      	bx	lr
 8005498:	9901      	ldr	r1, [sp, #4]
 800549a:	2322      	movs	r3, #34	; 0x22
 800549c:	600b      	str	r3, [r1, #0]
 800549e:	4638      	mov	r0, r7
 80054a0:	2a00      	cmp	r2, #0
 80054a2:	d0f5      	beq.n	8005490 <_strtoul_r+0xf0>
 80054a4:	1e61      	subs	r1, r4, #1
 80054a6:	e7f2      	b.n	800548e <_strtoul_r+0xee>
 80054a8:	4240      	negs	r0, r0
 80054aa:	e7ee      	b.n	800548a <_strtoul_r+0xea>
 80054ac:	1cb4      	adds	r4, r6, #2
 80054ae:	7875      	ldrb	r5, [r6, #1]
 80054b0:	f04f 0a01 	mov.w	sl, #1
 80054b4:	e795      	b.n	80053e2 <_strtoul_r+0x42>
 80054b6:	2310      	movs	r3, #16
 80054b8:	7865      	ldrb	r5, [r4, #1]
 80054ba:	469b      	mov	fp, r3
 80054bc:	f04f 090f 	mov.w	r9, #15
 80054c0:	3402      	adds	r4, #2
 80054c2:	f06f 4870 	mvn.w	r8, #4026531840	; 0xf0000000
 80054c6:	e7af      	b.n	8005428 <_strtoul_r+0x88>
 80054c8:	2308      	movs	r3, #8
 80054ca:	469b      	mov	fp, r3
 80054cc:	f04f 0907 	mov.w	r9, #7
 80054d0:	f06f 4860 	mvn.w	r8, #3758096384	; 0xe0000000
 80054d4:	e7a8      	b.n	8005428 <_strtoul_r+0x88>
 80054d6:	bf00      	nop

080054d8 <strtoul>:
 80054d8:	b430      	push	{r4, r5}
 80054da:	f240 6430 	movw	r4, #1584	; 0x630
 80054de:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80054e2:	460d      	mov	r5, r1
 80054e4:	4613      	mov	r3, r2
 80054e6:	4601      	mov	r1, r0
 80054e8:	462a      	mov	r2, r5
 80054ea:	6820      	ldr	r0, [r4, #0]
 80054ec:	bc30      	pop	{r4, r5}
 80054ee:	f7ff bf57 	b.w	80053a0 <_strtoul_r>
 80054f2:	bf00      	nop

080054f4 <__register_exitproc>:
 80054f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80054f6:	f247 3444 	movw	r4, #29508	; 0x7344
 80054fa:	f6c0 0401 	movt	r4, #2049	; 0x801
 80054fe:	b085      	sub	sp, #20
 8005500:	6826      	ldr	r6, [r4, #0]
 8005502:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
 8005506:	4607      	mov	r7, r0
 8005508:	2c00      	cmp	r4, #0
 800550a:	d044      	beq.n	8005596 <__register_exitproc+0xa2>
 800550c:	6865      	ldr	r5, [r4, #4]
 800550e:	2d1f      	cmp	r5, #31
 8005510:	dd21      	ble.n	8005556 <__register_exitproc+0x62>
 8005512:	f645 54ed 	movw	r4, #24045	; 0x5ded
 8005516:	f6c0 0400 	movt	r4, #2048	; 0x800
 800551a:	b91c      	cbnz	r4, 8005524 <__register_exitproc+0x30>
 800551c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005520:	b005      	add	sp, #20
 8005522:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005524:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8005528:	9103      	str	r1, [sp, #12]
 800552a:	9202      	str	r2, [sp, #8]
 800552c:	9301      	str	r3, [sp, #4]
 800552e:	f000 fc5d 	bl	8005dec <malloc>
 8005532:	9903      	ldr	r1, [sp, #12]
 8005534:	9a02      	ldr	r2, [sp, #8]
 8005536:	9b01      	ldr	r3, [sp, #4]
 8005538:	4604      	mov	r4, r0
 800553a:	2800      	cmp	r0, #0
 800553c:	d0ee      	beq.n	800551c <__register_exitproc+0x28>
 800553e:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
 8005542:	2000      	movs	r0, #0
 8005544:	6025      	str	r5, [r4, #0]
 8005546:	6060      	str	r0, [r4, #4]
 8005548:	4605      	mov	r5, r0
 800554a:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
 800554e:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
 8005552:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
 8005556:	b93f      	cbnz	r7, 8005568 <__register_exitproc+0x74>
 8005558:	1cab      	adds	r3, r5, #2
 800555a:	2000      	movs	r0, #0
 800555c:	3501      	adds	r5, #1
 800555e:	6065      	str	r5, [r4, #4]
 8005560:	f844 1023 	str.w	r1, [r4, r3, lsl #2]
 8005564:	b005      	add	sp, #20
 8005566:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005568:	eb04 0085 	add.w	r0, r4, r5, lsl #2
 800556c:	f04f 0c01 	mov.w	ip, #1
 8005570:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
 8005574:	f8d4 6188 	ldr.w	r6, [r4, #392]	; 0x188
 8005578:	fa0c f205 	lsl.w	r2, ip, r5
 800557c:	4316      	orrs	r6, r2
 800557e:	2f02      	cmp	r7, #2
 8005580:	f8c4 6188 	str.w	r6, [r4, #392]	; 0x188
 8005584:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
 8005588:	bf02      	ittt	eq
 800558a:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800558e:	431a      	orreq	r2, r3
 8005590:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 8005594:	e7e0      	b.n	8005558 <__register_exitproc+0x64>
 8005596:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
 800559a:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
 800559e:	e7b5      	b.n	800550c <__register_exitproc+0x18>

080055a0 <register_fini>:
 80055a0:	f240 0300 	movw	r3, #0
 80055a4:	f2c0 0300 	movt	r3, #0
 80055a8:	b12b      	cbz	r3, 80055b6 <register_fini+0x16>
 80055aa:	f644 7005 	movw	r0, #20229	; 0x4f05
 80055ae:	f6c0 0000 	movt	r0, #2048	; 0x800
 80055b2:	f7ff bc9b 	b.w	8004eec <atexit>
 80055b6:	4770      	bx	lr

080055b8 <__sflush_r>:
 80055b8:	898b      	ldrh	r3, [r1, #12]
 80055ba:	b29a      	uxth	r2, r3
 80055bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055c0:	460d      	mov	r5, r1
 80055c2:	0711      	lsls	r1, r2, #28
 80055c4:	4680      	mov	r8, r0
 80055c6:	d43c      	bmi.n	8005642 <__sflush_r+0x8a>
 80055c8:	686a      	ldr	r2, [r5, #4]
 80055ca:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80055ce:	2a00      	cmp	r2, #0
 80055d0:	81ab      	strh	r3, [r5, #12]
 80055d2:	dd5a      	ble.n	800568a <__sflush_r+0xd2>
 80055d4:	6aac      	ldr	r4, [r5, #40]	; 0x28
 80055d6:	2c00      	cmp	r4, #0
 80055d8:	d04c      	beq.n	8005674 <__sflush_r+0xbc>
 80055da:	b29b      	uxth	r3, r3
 80055dc:	f403 5680 	and.w	r6, r3, #4096	; 0x1000
 80055e0:	2200      	movs	r2, #0
 80055e2:	b2b6      	uxth	r6, r6
 80055e4:	f8d8 7000 	ldr.w	r7, [r8]
 80055e8:	f8c8 2000 	str.w	r2, [r8]
 80055ec:	2e00      	cmp	r6, #0
 80055ee:	d050      	beq.n	8005692 <__sflush_r+0xda>
 80055f0:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 80055f2:	075e      	lsls	r6, r3, #29
 80055f4:	d505      	bpl.n	8005602 <__sflush_r+0x4a>
 80055f6:	6869      	ldr	r1, [r5, #4]
 80055f8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80055fa:	1a52      	subs	r2, r2, r1
 80055fc:	b10b      	cbz	r3, 8005602 <__sflush_r+0x4a>
 80055fe:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8005600:	1ad2      	subs	r2, r2, r3
 8005602:	4640      	mov	r0, r8
 8005604:	69e9      	ldr	r1, [r5, #28]
 8005606:	2300      	movs	r3, #0
 8005608:	47a0      	blx	r4
 800560a:	1c44      	adds	r4, r0, #1
 800560c:	d04c      	beq.n	80056a8 <__sflush_r+0xf0>
 800560e:	89ab      	ldrh	r3, [r5, #12]
 8005610:	692a      	ldr	r2, [r5, #16]
 8005612:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005616:	b29b      	uxth	r3, r3
 8005618:	2100      	movs	r1, #0
 800561a:	602a      	str	r2, [r5, #0]
 800561c:	04da      	lsls	r2, r3, #19
 800561e:	81ab      	strh	r3, [r5, #12]
 8005620:	6069      	str	r1, [r5, #4]
 8005622:	d44e      	bmi.n	80056c2 <__sflush_r+0x10a>
 8005624:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8005626:	f8c8 7000 	str.w	r7, [r8]
 800562a:	b319      	cbz	r1, 8005674 <__sflush_r+0xbc>
 800562c:	f105 0340 	add.w	r3, r5, #64	; 0x40
 8005630:	4299      	cmp	r1, r3
 8005632:	d002      	beq.n	800563a <__sflush_r+0x82>
 8005634:	4640      	mov	r0, r8
 8005636:	f000 f95b 	bl	80058f0 <_free_r>
 800563a:	2000      	movs	r0, #0
 800563c:	6328      	str	r0, [r5, #48]	; 0x30
 800563e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005642:	692e      	ldr	r6, [r5, #16]
 8005644:	b1b6      	cbz	r6, 8005674 <__sflush_r+0xbc>
 8005646:	0791      	lsls	r1, r2, #30
 8005648:	682c      	ldr	r4, [r5, #0]
 800564a:	bf08      	it	eq
 800564c:	696b      	ldreq	r3, [r5, #20]
 800564e:	602e      	str	r6, [r5, #0]
 8005650:	bf18      	it	ne
 8005652:	2300      	movne	r3, #0
 8005654:	1ba4      	subs	r4, r4, r6
 8005656:	60ab      	str	r3, [r5, #8]
 8005658:	e00a      	b.n	8005670 <__sflush_r+0xb8>
 800565a:	4632      	mov	r2, r6
 800565c:	4623      	mov	r3, r4
 800565e:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 8005660:	69e9      	ldr	r1, [r5, #28]
 8005662:	4640      	mov	r0, r8
 8005664:	47b8      	blx	r7
 8005666:	2800      	cmp	r0, #0
 8005668:	ebc0 0404 	rsb	r4, r0, r4
 800566c:	4406      	add	r6, r0
 800566e:	dd04      	ble.n	800567a <__sflush_r+0xc2>
 8005670:	2c00      	cmp	r4, #0
 8005672:	dcf2      	bgt.n	800565a <__sflush_r+0xa2>
 8005674:	2000      	movs	r0, #0
 8005676:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800567a:	89ab      	ldrh	r3, [r5, #12]
 800567c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005680:	81ab      	strh	r3, [r5, #12]
 8005682:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005686:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800568a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 800568c:	2a00      	cmp	r2, #0
 800568e:	dca1      	bgt.n	80055d4 <__sflush_r+0x1c>
 8005690:	e7f0      	b.n	8005674 <__sflush_r+0xbc>
 8005692:	4632      	mov	r2, r6
 8005694:	2301      	movs	r3, #1
 8005696:	4640      	mov	r0, r8
 8005698:	69e9      	ldr	r1, [r5, #28]
 800569a:	47a0      	blx	r4
 800569c:	1c43      	adds	r3, r0, #1
 800569e:	4602      	mov	r2, r0
 80056a0:	d01e      	beq.n	80056e0 <__sflush_r+0x128>
 80056a2:	89ab      	ldrh	r3, [r5, #12]
 80056a4:	6aac      	ldr	r4, [r5, #40]	; 0x28
 80056a6:	e7a4      	b.n	80055f2 <__sflush_r+0x3a>
 80056a8:	f8d8 3000 	ldr.w	r3, [r8]
 80056ac:	b95b      	cbnz	r3, 80056c6 <__sflush_r+0x10e>
 80056ae:	89a9      	ldrh	r1, [r5, #12]
 80056b0:	606b      	str	r3, [r5, #4]
 80056b2:	f421 6300 	bic.w	r3, r1, #2048	; 0x800
 80056b6:	b29b      	uxth	r3, r3
 80056b8:	692a      	ldr	r2, [r5, #16]
 80056ba:	81ab      	strh	r3, [r5, #12]
 80056bc:	04db      	lsls	r3, r3, #19
 80056be:	602a      	str	r2, [r5, #0]
 80056c0:	d5b0      	bpl.n	8005624 <__sflush_r+0x6c>
 80056c2:	6528      	str	r0, [r5, #80]	; 0x50
 80056c4:	e7ae      	b.n	8005624 <__sflush_r+0x6c>
 80056c6:	2b1d      	cmp	r3, #29
 80056c8:	d001      	beq.n	80056ce <__sflush_r+0x116>
 80056ca:	2b16      	cmp	r3, #22
 80056cc:	d11b      	bne.n	8005706 <__sflush_r+0x14e>
 80056ce:	89a9      	ldrh	r1, [r5, #12]
 80056d0:	692b      	ldr	r3, [r5, #16]
 80056d2:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 80056d6:	2200      	movs	r2, #0
 80056d8:	81a9      	strh	r1, [r5, #12]
 80056da:	602b      	str	r3, [r5, #0]
 80056dc:	606a      	str	r2, [r5, #4]
 80056de:	e7a1      	b.n	8005624 <__sflush_r+0x6c>
 80056e0:	f8d8 3000 	ldr.w	r3, [r8]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d0dc      	beq.n	80056a2 <__sflush_r+0xea>
 80056e8:	2b1d      	cmp	r3, #29
 80056ea:	bf18      	it	ne
 80056ec:	2b16      	cmpne	r3, #22
 80056ee:	bf15      	itete	ne
 80056f0:	89ab      	ldrhne	r3, [r5, #12]
 80056f2:	f8c8 7000 	streq.w	r7, [r8]
 80056f6:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 80056fa:	4630      	moveq	r0, r6
 80056fc:	bf1c      	itt	ne
 80056fe:	81ab      	strhne	r3, [r5, #12]
 8005700:	4610      	movne	r0, r2
 8005702:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005706:	89ab      	ldrh	r3, [r5, #12]
 8005708:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800570c:	81ab      	strh	r3, [r5, #12]
 800570e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005712:	bf00      	nop

08005714 <_fflush_r>:
 8005714:	b510      	push	{r4, lr}
 8005716:	4604      	mov	r4, r0
 8005718:	b082      	sub	sp, #8
 800571a:	b108      	cbz	r0, 8005720 <_fflush_r+0xc>
 800571c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800571e:	b153      	cbz	r3, 8005736 <_fflush_r+0x22>
 8005720:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 8005724:	b908      	cbnz	r0, 800572a <_fflush_r+0x16>
 8005726:	b002      	add	sp, #8
 8005728:	bd10      	pop	{r4, pc}
 800572a:	4620      	mov	r0, r4
 800572c:	b002      	add	sp, #8
 800572e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005732:	f7ff bf41 	b.w	80055b8 <__sflush_r>
 8005736:	9101      	str	r1, [sp, #4]
 8005738:	f000 f808 	bl	800574c <__sinit>
 800573c:	9901      	ldr	r1, [sp, #4]
 800573e:	e7ef      	b.n	8005720 <_fflush_r+0xc>

08005740 <_cleanup_r>:
 8005740:	f646 3169 	movw	r1, #27497	; 0x6b69
 8005744:	f6c0 0100 	movt	r1, #2048	; 0x800
 8005748:	f000 bb2a 	b.w	8005da0 <_fwalk>

0800574c <__sinit>:
 800574c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005750:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8005752:	b083      	sub	sp, #12
 8005754:	4607      	mov	r7, r0
 8005756:	2c00      	cmp	r4, #0
 8005758:	d170      	bne.n	800583c <__sinit+0xf0>
 800575a:	6845      	ldr	r5, [r0, #4]
 800575c:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
 8005760:	f245 7341 	movw	r3, #22337	; 0x5741
 8005764:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005768:	2003      	movs	r0, #3
 800576a:	f507 713b 	add.w	r1, r7, #748	; 0x2ec
 800576e:	2204      	movs	r2, #4
 8005770:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005772:	f8c7 02e4 	str.w	r0, [r7, #740]	; 0x2e4
 8005776:	f8c7 12e8 	str.w	r1, [r7, #744]	; 0x2e8
 800577a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 800577e:	81aa      	strh	r2, [r5, #12]
 8005780:	602c      	str	r4, [r5, #0]
 8005782:	606c      	str	r4, [r5, #4]
 8005784:	60ac      	str	r4, [r5, #8]
 8005786:	666c      	str	r4, [r5, #100]	; 0x64
 8005788:	81ec      	strh	r4, [r5, #14]
 800578a:	612c      	str	r4, [r5, #16]
 800578c:	616c      	str	r4, [r5, #20]
 800578e:	61ac      	str	r4, [r5, #24]
 8005790:	4621      	mov	r1, r4
 8005792:	2208      	movs	r2, #8
 8005794:	f7ff fbfe 	bl	8004f94 <memset>
 8005798:	f646 0bf5 	movw	fp, #26869	; 0x68f5
 800579c:	68be      	ldr	r6, [r7, #8]
 800579e:	61ed      	str	r5, [r5, #28]
 80057a0:	f646 1a19 	movw	sl, #26905	; 0x6919
 80057a4:	f646 1951 	movw	r9, #26961	; 0x6951
 80057a8:	f646 1871 	movw	r8, #26993	; 0x6971
 80057ac:	2301      	movs	r3, #1
 80057ae:	f6c0 0b00 	movt	fp, #2048	; 0x800
 80057b2:	f6c0 0a00 	movt	sl, #2048	; 0x800
 80057b6:	f6c0 0900 	movt	r9, #2048	; 0x800
 80057ba:	f6c0 0800 	movt	r8, #2048	; 0x800
 80057be:	2209      	movs	r2, #9
 80057c0:	f8c5 b020 	str.w	fp, [r5, #32]
 80057c4:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
 80057c8:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
 80057cc:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
 80057d0:	4621      	mov	r1, r4
 80057d2:	81f3      	strh	r3, [r6, #14]
 80057d4:	81b2      	strh	r2, [r6, #12]
 80057d6:	6034      	str	r4, [r6, #0]
 80057d8:	6074      	str	r4, [r6, #4]
 80057da:	60b4      	str	r4, [r6, #8]
 80057dc:	6674      	str	r4, [r6, #100]	; 0x64
 80057de:	6134      	str	r4, [r6, #16]
 80057e0:	6174      	str	r4, [r6, #20]
 80057e2:	61b4      	str	r4, [r6, #24]
 80057e4:	2208      	movs	r2, #8
 80057e6:	f106 005c 	add.w	r0, r6, #92	; 0x5c
 80057ea:	9301      	str	r3, [sp, #4]
 80057ec:	f7ff fbd2 	bl	8004f94 <memset>
 80057f0:	68fd      	ldr	r5, [r7, #12]
 80057f2:	f8c6 b020 	str.w	fp, [r6, #32]
 80057f6:	2012      	movs	r0, #18
 80057f8:	2202      	movs	r2, #2
 80057fa:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
 80057fe:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
 8005802:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
 8005806:	61f6      	str	r6, [r6, #28]
 8005808:	4621      	mov	r1, r4
 800580a:	81a8      	strh	r0, [r5, #12]
 800580c:	81ea      	strh	r2, [r5, #14]
 800580e:	602c      	str	r4, [r5, #0]
 8005810:	606c      	str	r4, [r5, #4]
 8005812:	60ac      	str	r4, [r5, #8]
 8005814:	666c      	str	r4, [r5, #100]	; 0x64
 8005816:	612c      	str	r4, [r5, #16]
 8005818:	616c      	str	r4, [r5, #20]
 800581a:	61ac      	str	r4, [r5, #24]
 800581c:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 8005820:	2208      	movs	r2, #8
 8005822:	f7ff fbb7 	bl	8004f94 <memset>
 8005826:	9b01      	ldr	r3, [sp, #4]
 8005828:	f8c5 b020 	str.w	fp, [r5, #32]
 800582c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
 8005830:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
 8005834:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
 8005838:	61ed      	str	r5, [r5, #28]
 800583a:	63bb      	str	r3, [r7, #56]	; 0x38
 800583c:	b003      	add	sp, #12
 800583e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005842:	bf00      	nop

08005844 <__sfp_lock_acquire>:
 8005844:	4770      	bx	lr
 8005846:	bf00      	nop

08005848 <__sfp_lock_release>:
 8005848:	4770      	bx	lr
 800584a:	bf00      	nop

0800584c <_malloc_trim_r>:
 800584c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800584e:	f240 6434 	movw	r4, #1588	; 0x634
 8005852:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8005856:	460f      	mov	r7, r1
 8005858:	4605      	mov	r5, r0
 800585a:	f000 fe2b 	bl	80064b4 <__malloc_lock>
 800585e:	68a3      	ldr	r3, [r4, #8]
 8005860:	685e      	ldr	r6, [r3, #4]
 8005862:	f026 0603 	bic.w	r6, r6, #3
 8005866:	1bf7      	subs	r7, r6, r7
 8005868:	f607 77ef 	addw	r7, r7, #4079	; 0xfef
 800586c:	0b3f      	lsrs	r7, r7, #12
 800586e:	3f01      	subs	r7, #1
 8005870:	033f      	lsls	r7, r7, #12
 8005872:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 8005876:	db07      	blt.n	8005888 <_malloc_trim_r+0x3c>
 8005878:	4628      	mov	r0, r5
 800587a:	2100      	movs	r1, #0
 800587c:	f7fb f84c 	bl	8000918 <_sbrk_r>
 8005880:	68a3      	ldr	r3, [r4, #8]
 8005882:	4433      	add	r3, r6
 8005884:	4298      	cmp	r0, r3
 8005886:	d004      	beq.n	8005892 <_malloc_trim_r+0x46>
 8005888:	4628      	mov	r0, r5
 800588a:	f000 fe15 	bl	80064b8 <__malloc_unlock>
 800588e:	2000      	movs	r0, #0
 8005890:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005892:	4628      	mov	r0, r5
 8005894:	4279      	negs	r1, r7
 8005896:	f7fb f83f 	bl	8000918 <_sbrk_r>
 800589a:	3001      	adds	r0, #1
 800589c:	d010      	beq.n	80058c0 <_malloc_trim_r+0x74>
 800589e:	f640 6378 	movw	r3, #3704	; 0xe78
 80058a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80058a6:	68a1      	ldr	r1, [r4, #8]
 80058a8:	681a      	ldr	r2, [r3, #0]
 80058aa:	1bf6      	subs	r6, r6, r7
 80058ac:	f046 0601 	orr.w	r6, r6, #1
 80058b0:	4628      	mov	r0, r5
 80058b2:	1bd7      	subs	r7, r2, r7
 80058b4:	604e      	str	r6, [r1, #4]
 80058b6:	601f      	str	r7, [r3, #0]
 80058b8:	f000 fdfe 	bl	80064b8 <__malloc_unlock>
 80058bc:	2001      	movs	r0, #1
 80058be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80058c0:	4628      	mov	r0, r5
 80058c2:	2100      	movs	r1, #0
 80058c4:	f7fb f828 	bl	8000918 <_sbrk_r>
 80058c8:	68a3      	ldr	r3, [r4, #8]
 80058ca:	1ac2      	subs	r2, r0, r3
 80058cc:	2a0f      	cmp	r2, #15
 80058ce:	dddb      	ble.n	8005888 <_malloc_trim_r+0x3c>
 80058d0:	f640 2440 	movw	r4, #2624	; 0xa40
 80058d4:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80058d8:	f640 6178 	movw	r1, #3704	; 0xe78
 80058dc:	6824      	ldr	r4, [r4, #0]
 80058de:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80058e2:	f042 0201 	orr.w	r2, r2, #1
 80058e6:	1b00      	subs	r0, r0, r4
 80058e8:	605a      	str	r2, [r3, #4]
 80058ea:	6008      	str	r0, [r1, #0]
 80058ec:	e7cc      	b.n	8005888 <_malloc_trim_r+0x3c>
 80058ee:	bf00      	nop

080058f0 <_free_r>:
 80058f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058f4:	460e      	mov	r6, r1
 80058f6:	4681      	mov	r9, r0
 80058f8:	2900      	cmp	r1, #0
 80058fa:	d060      	beq.n	80059be <_free_r+0xce>
 80058fc:	f000 fdda 	bl	80064b4 <__malloc_lock>
 8005900:	f856 1c04 	ldr.w	r1, [r6, #-4]
 8005904:	f1a6 0408 	sub.w	r4, r6, #8
 8005908:	f021 0301 	bic.w	r3, r1, #1
 800590c:	18e2      	adds	r2, r4, r3
 800590e:	f240 6534 	movw	r5, #1588	; 0x634
 8005912:	6857      	ldr	r7, [r2, #4]
 8005914:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8005918:	f027 0003 	bic.w	r0, r7, #3
 800591c:	68af      	ldr	r7, [r5, #8]
 800591e:	4297      	cmp	r7, r2
 8005920:	d063      	beq.n	80059ea <_free_r+0xfa>
 8005922:	f011 0c01 	ands.w	ip, r1, #1
 8005926:	6050      	str	r0, [r2, #4]
 8005928:	bf18      	it	ne
 800592a:	2100      	movne	r1, #0
 800592c:	d111      	bne.n	8005952 <_free_r+0x62>
 800592e:	f856 1c08 	ldr.w	r1, [r6, #-8]
 8005932:	1a64      	subs	r4, r4, r1
 8005934:	f105 0808 	add.w	r8, r5, #8
 8005938:	68a6      	ldr	r6, [r4, #8]
 800593a:	4546      	cmp	r6, r8
 800593c:	bf18      	it	ne
 800593e:	f8d4 800c 	ldrne.w	r8, [r4, #12]
 8005942:	440b      	add	r3, r1
 8005944:	bf1d      	ittte	ne
 8005946:	f8c6 800c 	strne.w	r8, [r6, #12]
 800594a:	4661      	movne	r1, ip
 800594c:	f8c8 6008 	strne.w	r6, [r8, #8]
 8005950:	2101      	moveq	r1, #1
 8005952:	1816      	adds	r6, r2, r0
 8005954:	6876      	ldr	r6, [r6, #4]
 8005956:	07f6      	lsls	r6, r6, #31
 8005958:	d408      	bmi.n	800596c <_free_r+0x7c>
 800595a:	4403      	add	r3, r0
 800595c:	6890      	ldr	r0, [r2, #8]
 800595e:	b911      	cbnz	r1, 8005966 <_free_r+0x76>
 8005960:	4e49      	ldr	r6, [pc, #292]	; (8005a88 <_free_r+0x198>)
 8005962:	42b0      	cmp	r0, r6
 8005964:	d060      	beq.n	8005a28 <_free_r+0x138>
 8005966:	68d2      	ldr	r2, [r2, #12]
 8005968:	60c2      	str	r2, [r0, #12]
 800596a:	6090      	str	r0, [r2, #8]
 800596c:	f043 0201 	orr.w	r2, r3, #1
 8005970:	6062      	str	r2, [r4, #4]
 8005972:	50e3      	str	r3, [r4, r3]
 8005974:	b9f1      	cbnz	r1, 80059b4 <_free_r+0xc4>
 8005976:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800597a:	d322      	bcc.n	80059c2 <_free_r+0xd2>
 800597c:	0a5a      	lsrs	r2, r3, #9
 800597e:	2a04      	cmp	r2, #4
 8005980:	d85b      	bhi.n	8005a3a <_free_r+0x14a>
 8005982:	0998      	lsrs	r0, r3, #6
 8005984:	3038      	adds	r0, #56	; 0x38
 8005986:	0041      	lsls	r1, r0, #1
 8005988:	eb05 0581 	add.w	r5, r5, r1, lsl #2
 800598c:	f240 6134 	movw	r1, #1588	; 0x634
 8005990:	68aa      	ldr	r2, [r5, #8]
 8005992:	42aa      	cmp	r2, r5
 8005994:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8005998:	d05b      	beq.n	8005a52 <_free_r+0x162>
 800599a:	6851      	ldr	r1, [r2, #4]
 800599c:	f021 0103 	bic.w	r1, r1, #3
 80059a0:	428b      	cmp	r3, r1
 80059a2:	d202      	bcs.n	80059aa <_free_r+0xba>
 80059a4:	6892      	ldr	r2, [r2, #8]
 80059a6:	4295      	cmp	r5, r2
 80059a8:	d1f7      	bne.n	800599a <_free_r+0xaa>
 80059aa:	68d3      	ldr	r3, [r2, #12]
 80059ac:	60e3      	str	r3, [r4, #12]
 80059ae:	60a2      	str	r2, [r4, #8]
 80059b0:	609c      	str	r4, [r3, #8]
 80059b2:	60d4      	str	r4, [r2, #12]
 80059b4:	4648      	mov	r0, r9
 80059b6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059ba:	f000 bd7d 	b.w	80064b8 <__malloc_unlock>
 80059be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80059c2:	08db      	lsrs	r3, r3, #3
 80059c4:	eb05 02c3 	add.w	r2, r5, r3, lsl #3
 80059c8:	6868      	ldr	r0, [r5, #4]
 80059ca:	6891      	ldr	r1, [r2, #8]
 80059cc:	60e2      	str	r2, [r4, #12]
 80059ce:	2601      	movs	r6, #1
 80059d0:	109b      	asrs	r3, r3, #2
 80059d2:	fa06 f303 	lsl.w	r3, r6, r3
 80059d6:	4318      	orrs	r0, r3
 80059d8:	60a1      	str	r1, [r4, #8]
 80059da:	6068      	str	r0, [r5, #4]
 80059dc:	6094      	str	r4, [r2, #8]
 80059de:	4648      	mov	r0, r9
 80059e0:	60cc      	str	r4, [r1, #12]
 80059e2:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059e6:	f000 bd67 	b.w	80064b8 <__malloc_unlock>
 80059ea:	07cf      	lsls	r7, r1, #31
 80059ec:	4418      	add	r0, r3
 80059ee:	d407      	bmi.n	8005a00 <_free_r+0x110>
 80059f0:	f856 3c08 	ldr.w	r3, [r6, #-8]
 80059f4:	1ae4      	subs	r4, r4, r3
 80059f6:	4418      	add	r0, r3
 80059f8:	68a2      	ldr	r2, [r4, #8]
 80059fa:	68e3      	ldr	r3, [r4, #12]
 80059fc:	60d3      	str	r3, [r2, #12]
 80059fe:	609a      	str	r2, [r3, #8]
 8005a00:	f640 223c 	movw	r2, #2620	; 0xa3c
 8005a04:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8005a08:	f040 0101 	orr.w	r1, r0, #1
 8005a0c:	6813      	ldr	r3, [r2, #0]
 8005a0e:	6061      	str	r1, [r4, #4]
 8005a10:	4298      	cmp	r0, r3
 8005a12:	60ac      	str	r4, [r5, #8]
 8005a14:	d3ce      	bcc.n	80059b4 <_free_r+0xc4>
 8005a16:	f640 6374 	movw	r3, #3700	; 0xe74
 8005a1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005a1e:	4648      	mov	r0, r9
 8005a20:	6819      	ldr	r1, [r3, #0]
 8005a22:	f7ff ff13 	bl	800584c <_malloc_trim_r>
 8005a26:	e7c5      	b.n	80059b4 <_free_r+0xc4>
 8005a28:	f043 0201 	orr.w	r2, r3, #1
 8005a2c:	616c      	str	r4, [r5, #20]
 8005a2e:	612c      	str	r4, [r5, #16]
 8005a30:	60e0      	str	r0, [r4, #12]
 8005a32:	60a0      	str	r0, [r4, #8]
 8005a34:	6062      	str	r2, [r4, #4]
 8005a36:	50e3      	str	r3, [r4, r3]
 8005a38:	e7bc      	b.n	80059b4 <_free_r+0xc4>
 8005a3a:	2a14      	cmp	r2, #20
 8005a3c:	bf9c      	itt	ls
 8005a3e:	f102 005b 	addls.w	r0, r2, #91	; 0x5b
 8005a42:	0041      	lslls	r1, r0, #1
 8005a44:	d9a0      	bls.n	8005988 <_free_r+0x98>
 8005a46:	2a54      	cmp	r2, #84	; 0x54
 8005a48:	d80c      	bhi.n	8005a64 <_free_r+0x174>
 8005a4a:	0b18      	lsrs	r0, r3, #12
 8005a4c:	306e      	adds	r0, #110	; 0x6e
 8005a4e:	0041      	lsls	r1, r0, #1
 8005a50:	e79a      	b.n	8005988 <_free_r+0x98>
 8005a52:	684b      	ldr	r3, [r1, #4]
 8005a54:	1080      	asrs	r0, r0, #2
 8005a56:	2501      	movs	r5, #1
 8005a58:	fa05 f000 	lsl.w	r0, r5, r0
 8005a5c:	4303      	orrs	r3, r0
 8005a5e:	604b      	str	r3, [r1, #4]
 8005a60:	4613      	mov	r3, r2
 8005a62:	e7a3      	b.n	80059ac <_free_r+0xbc>
 8005a64:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8005a68:	d803      	bhi.n	8005a72 <_free_r+0x182>
 8005a6a:	0bd8      	lsrs	r0, r3, #15
 8005a6c:	3077      	adds	r0, #119	; 0x77
 8005a6e:	0041      	lsls	r1, r0, #1
 8005a70:	e78a      	b.n	8005988 <_free_r+0x98>
 8005a72:	f240 5154 	movw	r1, #1364	; 0x554
 8005a76:	428a      	cmp	r2, r1
 8005a78:	bf9d      	ittte	ls
 8005a7a:	0c98      	lsrls	r0, r3, #18
 8005a7c:	307c      	addls	r0, #124	; 0x7c
 8005a7e:	0041      	lslls	r1, r0, #1
 8005a80:	21fc      	movhi	r1, #252	; 0xfc
 8005a82:	bf88      	it	hi
 8005a84:	207e      	movhi	r0, #126	; 0x7e
 8005a86:	e77f      	b.n	8005988 <_free_r+0x98>
 8005a88:	2000063c 	.word	0x2000063c

08005a8c <__sfvwrite_r>:
 8005a8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a90:	6893      	ldr	r3, [r2, #8]
 8005a92:	b083      	sub	sp, #12
 8005a94:	4616      	mov	r6, r2
 8005a96:	4681      	mov	r9, r0
 8005a98:	460c      	mov	r4, r1
 8005a9a:	b33b      	cbz	r3, 8005aec <__sfvwrite_r+0x60>
 8005a9c:	898b      	ldrh	r3, [r1, #12]
 8005a9e:	0719      	lsls	r1, r3, #28
 8005aa0:	d528      	bpl.n	8005af4 <__sfvwrite_r+0x68>
 8005aa2:	6922      	ldr	r2, [r4, #16]
 8005aa4:	b332      	cbz	r2, 8005af4 <__sfvwrite_r+0x68>
 8005aa6:	f003 0202 	and.w	r2, r3, #2
 8005aaa:	b292      	uxth	r2, r2
 8005aac:	6835      	ldr	r5, [r6, #0]
 8005aae:	2a00      	cmp	r2, #0
 8005ab0:	d02e      	beq.n	8005b10 <__sfvwrite_r+0x84>
 8005ab2:	f04f 0a00 	mov.w	sl, #0
 8005ab6:	f44f 4b7c 	mov.w	fp, #64512	; 0xfc00
 8005aba:	46d0      	mov	r8, sl
 8005abc:	f6c7 7bff 	movt	fp, #32767	; 0x7fff
 8005ac0:	45d8      	cmp	r8, fp
 8005ac2:	bf34      	ite	cc
 8005ac4:	4643      	movcc	r3, r8
 8005ac6:	465b      	movcs	r3, fp
 8005ac8:	4652      	mov	r2, sl
 8005aca:	4648      	mov	r0, r9
 8005acc:	f1b8 0f00 	cmp.w	r8, #0
 8005ad0:	d04f      	beq.n	8005b72 <__sfvwrite_r+0xe6>
 8005ad2:	69e1      	ldr	r1, [r4, #28]
 8005ad4:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8005ad6:	47b8      	blx	r7
 8005ad8:	2800      	cmp	r0, #0
 8005ada:	dd56      	ble.n	8005b8a <__sfvwrite_r+0xfe>
 8005adc:	68b3      	ldr	r3, [r6, #8]
 8005ade:	1a1b      	subs	r3, r3, r0
 8005ae0:	4482      	add	sl, r0
 8005ae2:	ebc0 0808 	rsb	r8, r0, r8
 8005ae6:	60b3      	str	r3, [r6, #8]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d1e9      	bne.n	8005ac0 <__sfvwrite_r+0x34>
 8005aec:	2000      	movs	r0, #0
 8005aee:	b003      	add	sp, #12
 8005af0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005af4:	4648      	mov	r0, r9
 8005af6:	4621      	mov	r1, r4
 8005af8:	f000 ff90 	bl	8006a1c <__swsetup_r>
 8005afc:	2800      	cmp	r0, #0
 8005afe:	f040 8147 	bne.w	8005d90 <__sfvwrite_r+0x304>
 8005b02:	89a3      	ldrh	r3, [r4, #12]
 8005b04:	6835      	ldr	r5, [r6, #0]
 8005b06:	f003 0202 	and.w	r2, r3, #2
 8005b0a:	b292      	uxth	r2, r2
 8005b0c:	2a00      	cmp	r2, #0
 8005b0e:	d1d0      	bne.n	8005ab2 <__sfvwrite_r+0x26>
 8005b10:	f013 0a01 	ands.w	sl, r3, #1
 8005b14:	d142      	bne.n	8005b9c <__sfvwrite_r+0x110>
 8005b16:	46d0      	mov	r8, sl
 8005b18:	f1b8 0f00 	cmp.w	r8, #0
 8005b1c:	d023      	beq.n	8005b66 <__sfvwrite_r+0xda>
 8005b1e:	059a      	lsls	r2, r3, #22
 8005b20:	68a7      	ldr	r7, [r4, #8]
 8005b22:	d576      	bpl.n	8005c12 <__sfvwrite_r+0x186>
 8005b24:	45b8      	cmp	r8, r7
 8005b26:	f0c0 80a4 	bcc.w	8005c72 <__sfvwrite_r+0x1e6>
 8005b2a:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8005b2e:	f040 80b2 	bne.w	8005c96 <__sfvwrite_r+0x20a>
 8005b32:	6820      	ldr	r0, [r4, #0]
 8005b34:	46bb      	mov	fp, r7
 8005b36:	4651      	mov	r1, sl
 8005b38:	465a      	mov	r2, fp
 8005b3a:	f000 fc59 	bl	80063f0 <memmove>
 8005b3e:	68a2      	ldr	r2, [r4, #8]
 8005b40:	6821      	ldr	r1, [r4, #0]
 8005b42:	1bd2      	subs	r2, r2, r7
 8005b44:	eb01 030b 	add.w	r3, r1, fp
 8005b48:	60a2      	str	r2, [r4, #8]
 8005b4a:	6023      	str	r3, [r4, #0]
 8005b4c:	4642      	mov	r2, r8
 8005b4e:	68b3      	ldr	r3, [r6, #8]
 8005b50:	1a9b      	subs	r3, r3, r2
 8005b52:	4492      	add	sl, r2
 8005b54:	ebc2 0808 	rsb	r8, r2, r8
 8005b58:	60b3      	str	r3, [r6, #8]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d0c6      	beq.n	8005aec <__sfvwrite_r+0x60>
 8005b5e:	89a3      	ldrh	r3, [r4, #12]
 8005b60:	f1b8 0f00 	cmp.w	r8, #0
 8005b64:	d1db      	bne.n	8005b1e <__sfvwrite_r+0x92>
 8005b66:	f8d5 a000 	ldr.w	sl, [r5]
 8005b6a:	f8d5 8004 	ldr.w	r8, [r5, #4]
 8005b6e:	3508      	adds	r5, #8
 8005b70:	e7d2      	b.n	8005b18 <__sfvwrite_r+0x8c>
 8005b72:	f8d5 a000 	ldr.w	sl, [r5]
 8005b76:	f8d5 8004 	ldr.w	r8, [r5, #4]
 8005b7a:	3508      	adds	r5, #8
 8005b7c:	e7a0      	b.n	8005ac0 <__sfvwrite_r+0x34>
 8005b7e:	4648      	mov	r0, r9
 8005b80:	4621      	mov	r1, r4
 8005b82:	f7ff fdc7 	bl	8005714 <_fflush_r>
 8005b86:	2800      	cmp	r0, #0
 8005b88:	d059      	beq.n	8005c3e <__sfvwrite_r+0x1b2>
 8005b8a:	89a3      	ldrh	r3, [r4, #12]
 8005b8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005b94:	81a3      	strh	r3, [r4, #12]
 8005b96:	b003      	add	sp, #12
 8005b98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b9c:	4692      	mov	sl, r2
 8005b9e:	9201      	str	r2, [sp, #4]
 8005ba0:	4693      	mov	fp, r2
 8005ba2:	4690      	mov	r8, r2
 8005ba4:	f1b8 0f00 	cmp.w	r8, #0
 8005ba8:	d02b      	beq.n	8005c02 <__sfvwrite_r+0x176>
 8005baa:	9f01      	ldr	r7, [sp, #4]
 8005bac:	2f00      	cmp	r7, #0
 8005bae:	d064      	beq.n	8005c7a <__sfvwrite_r+0x1ee>
 8005bb0:	6820      	ldr	r0, [r4, #0]
 8005bb2:	6921      	ldr	r1, [r4, #16]
 8005bb4:	f8d4 c008 	ldr.w	ip, [r4, #8]
 8005bb8:	6962      	ldr	r2, [r4, #20]
 8005bba:	45c2      	cmp	sl, r8
 8005bbc:	bf34      	ite	cc
 8005bbe:	4653      	movcc	r3, sl
 8005bc0:	4643      	movcs	r3, r8
 8005bc2:	4288      	cmp	r0, r1
 8005bc4:	461f      	mov	r7, r3
 8005bc6:	d903      	bls.n	8005bd0 <__sfvwrite_r+0x144>
 8005bc8:	4494      	add	ip, r2
 8005bca:	4563      	cmp	r3, ip
 8005bcc:	f300 80ae 	bgt.w	8005d2c <__sfvwrite_r+0x2a0>
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	db36      	blt.n	8005c42 <__sfvwrite_r+0x1b6>
 8005bd4:	4613      	mov	r3, r2
 8005bd6:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8005bd8:	69e1      	ldr	r1, [r4, #28]
 8005bda:	4648      	mov	r0, r9
 8005bdc:	465a      	mov	r2, fp
 8005bde:	47b8      	blx	r7
 8005be0:	1e07      	subs	r7, r0, #0
 8005be2:	ddd2      	ble.n	8005b8a <__sfvwrite_r+0xfe>
 8005be4:	ebba 0a07 	subs.w	sl, sl, r7
 8005be8:	d03a      	beq.n	8005c60 <__sfvwrite_r+0x1d4>
 8005bea:	68b3      	ldr	r3, [r6, #8]
 8005bec:	1bdb      	subs	r3, r3, r7
 8005bee:	44bb      	add	fp, r7
 8005bf0:	ebc7 0808 	rsb	r8, r7, r8
 8005bf4:	60b3      	str	r3, [r6, #8]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	f43f af78 	beq.w	8005aec <__sfvwrite_r+0x60>
 8005bfc:	f1b8 0f00 	cmp.w	r8, #0
 8005c00:	d1d3      	bne.n	8005baa <__sfvwrite_r+0x11e>
 8005c02:	2700      	movs	r7, #0
 8005c04:	f8d5 b000 	ldr.w	fp, [r5]
 8005c08:	f8d5 8004 	ldr.w	r8, [r5, #4]
 8005c0c:	9701      	str	r7, [sp, #4]
 8005c0e:	3508      	adds	r5, #8
 8005c10:	e7c8      	b.n	8005ba4 <__sfvwrite_r+0x118>
 8005c12:	6820      	ldr	r0, [r4, #0]
 8005c14:	6923      	ldr	r3, [r4, #16]
 8005c16:	4298      	cmp	r0, r3
 8005c18:	d802      	bhi.n	8005c20 <__sfvwrite_r+0x194>
 8005c1a:	6963      	ldr	r3, [r4, #20]
 8005c1c:	4598      	cmp	r8, r3
 8005c1e:	d272      	bcs.n	8005d06 <__sfvwrite_r+0x27a>
 8005c20:	45b8      	cmp	r8, r7
 8005c22:	bf38      	it	cc
 8005c24:	4647      	movcc	r7, r8
 8005c26:	463a      	mov	r2, r7
 8005c28:	4651      	mov	r1, sl
 8005c2a:	f000 fbe1 	bl	80063f0 <memmove>
 8005c2e:	68a3      	ldr	r3, [r4, #8]
 8005c30:	6822      	ldr	r2, [r4, #0]
 8005c32:	1bdb      	subs	r3, r3, r7
 8005c34:	443a      	add	r2, r7
 8005c36:	60a3      	str	r3, [r4, #8]
 8005c38:	6022      	str	r2, [r4, #0]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d09f      	beq.n	8005b7e <__sfvwrite_r+0xf2>
 8005c3e:	463a      	mov	r2, r7
 8005c40:	e785      	b.n	8005b4e <__sfvwrite_r+0xc2>
 8005c42:	461a      	mov	r2, r3
 8005c44:	4659      	mov	r1, fp
 8005c46:	9300      	str	r3, [sp, #0]
 8005c48:	f000 fbd2 	bl	80063f0 <memmove>
 8005c4c:	9b00      	ldr	r3, [sp, #0]
 8005c4e:	68a1      	ldr	r1, [r4, #8]
 8005c50:	6822      	ldr	r2, [r4, #0]
 8005c52:	1ac9      	subs	r1, r1, r3
 8005c54:	ebba 0a07 	subs.w	sl, sl, r7
 8005c58:	4413      	add	r3, r2
 8005c5a:	60a1      	str	r1, [r4, #8]
 8005c5c:	6023      	str	r3, [r4, #0]
 8005c5e:	d1c4      	bne.n	8005bea <__sfvwrite_r+0x15e>
 8005c60:	4648      	mov	r0, r9
 8005c62:	4621      	mov	r1, r4
 8005c64:	f7ff fd56 	bl	8005714 <_fflush_r>
 8005c68:	2800      	cmp	r0, #0
 8005c6a:	d18e      	bne.n	8005b8a <__sfvwrite_r+0xfe>
 8005c6c:	f8cd a004 	str.w	sl, [sp, #4]
 8005c70:	e7bb      	b.n	8005bea <__sfvwrite_r+0x15e>
 8005c72:	6820      	ldr	r0, [r4, #0]
 8005c74:	4647      	mov	r7, r8
 8005c76:	46c3      	mov	fp, r8
 8005c78:	e75d      	b.n	8005b36 <__sfvwrite_r+0xaa>
 8005c7a:	4658      	mov	r0, fp
 8005c7c:	210a      	movs	r1, #10
 8005c7e:	4642      	mov	r2, r8
 8005c80:	f000 fb6e 	bl	8006360 <memchr>
 8005c84:	2800      	cmp	r0, #0
 8005c86:	d07e      	beq.n	8005d86 <__sfvwrite_r+0x2fa>
 8005c88:	f100 0a01 	add.w	sl, r0, #1
 8005c8c:	2701      	movs	r7, #1
 8005c8e:	ebcb 0a0a 	rsb	sl, fp, sl
 8005c92:	9701      	str	r7, [sp, #4]
 8005c94:	e78c      	b.n	8005bb0 <__sfvwrite_r+0x124>
 8005c96:	6822      	ldr	r2, [r4, #0]
 8005c98:	6921      	ldr	r1, [r4, #16]
 8005c9a:	6967      	ldr	r7, [r4, #20]
 8005c9c:	ebc1 0c02 	rsb	ip, r1, r2
 8005ca0:	eb07 0747 	add.w	r7, r7, r7, lsl #1
 8005ca4:	f10c 0201 	add.w	r2, ip, #1
 8005ca8:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
 8005cac:	4442      	add	r2, r8
 8005cae:	107f      	asrs	r7, r7, #1
 8005cb0:	4297      	cmp	r7, r2
 8005cb2:	bf34      	ite	cc
 8005cb4:	4617      	movcc	r7, r2
 8005cb6:	463a      	movcs	r2, r7
 8005cb8:	055b      	lsls	r3, r3, #21
 8005cba:	d54d      	bpl.n	8005d58 <__sfvwrite_r+0x2cc>
 8005cbc:	4611      	mov	r1, r2
 8005cbe:	4648      	mov	r0, r9
 8005cc0:	f8cd c000 	str.w	ip, [sp]
 8005cc4:	f000 f89a 	bl	8005dfc <_malloc_r>
 8005cc8:	f8dd c000 	ldr.w	ip, [sp]
 8005ccc:	4683      	mov	fp, r0
 8005cce:	2800      	cmp	r0, #0
 8005cd0:	d061      	beq.n	8005d96 <__sfvwrite_r+0x30a>
 8005cd2:	4662      	mov	r2, ip
 8005cd4:	6921      	ldr	r1, [r4, #16]
 8005cd6:	f8cd c000 	str.w	ip, [sp]
 8005cda:	f7fa fad7 	bl	800028c <memcpy>
 8005cde:	89a2      	ldrh	r2, [r4, #12]
 8005ce0:	f8dd c000 	ldr.w	ip, [sp]
 8005ce4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8005ce8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005cec:	81a2      	strh	r2, [r4, #12]
 8005cee:	eb0b 000c 	add.w	r0, fp, ip
 8005cf2:	ebcc 0207 	rsb	r2, ip, r7
 8005cf6:	f8c4 b010 	str.w	fp, [r4, #16]
 8005cfa:	6167      	str	r7, [r4, #20]
 8005cfc:	6020      	str	r0, [r4, #0]
 8005cfe:	60a2      	str	r2, [r4, #8]
 8005d00:	4647      	mov	r7, r8
 8005d02:	46c3      	mov	fp, r8
 8005d04:	e717      	b.n	8005b36 <__sfvwrite_r+0xaa>
 8005d06:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005d0a:	4590      	cmp	r8, r2
 8005d0c:	bf38      	it	cc
 8005d0e:	4642      	movcc	r2, r8
 8005d10:	fb92 f2f3 	sdiv	r2, r2, r3
 8005d14:	fb02 f303 	mul.w	r3, r2, r3
 8005d18:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8005d1a:	69e1      	ldr	r1, [r4, #28]
 8005d1c:	4648      	mov	r0, r9
 8005d1e:	4652      	mov	r2, sl
 8005d20:	47b8      	blx	r7
 8005d22:	2800      	cmp	r0, #0
 8005d24:	f77f af31 	ble.w	8005b8a <__sfvwrite_r+0xfe>
 8005d28:	4602      	mov	r2, r0
 8005d2a:	e710      	b.n	8005b4e <__sfvwrite_r+0xc2>
 8005d2c:	4662      	mov	r2, ip
 8005d2e:	4659      	mov	r1, fp
 8005d30:	f8cd c000 	str.w	ip, [sp]
 8005d34:	f000 fb5c 	bl	80063f0 <memmove>
 8005d38:	f8dd c000 	ldr.w	ip, [sp]
 8005d3c:	6823      	ldr	r3, [r4, #0]
 8005d3e:	4463      	add	r3, ip
 8005d40:	6023      	str	r3, [r4, #0]
 8005d42:	4648      	mov	r0, r9
 8005d44:	4621      	mov	r1, r4
 8005d46:	f7ff fce5 	bl	8005714 <_fflush_r>
 8005d4a:	f8dd c000 	ldr.w	ip, [sp]
 8005d4e:	2800      	cmp	r0, #0
 8005d50:	f47f af1b 	bne.w	8005b8a <__sfvwrite_r+0xfe>
 8005d54:	4667      	mov	r7, ip
 8005d56:	e745      	b.n	8005be4 <__sfvwrite_r+0x158>
 8005d58:	4648      	mov	r0, r9
 8005d5a:	f8cd c000 	str.w	ip, [sp]
 8005d5e:	f000 fbd9 	bl	8006514 <_realloc_r>
 8005d62:	f8dd c000 	ldr.w	ip, [sp]
 8005d66:	4683      	mov	fp, r0
 8005d68:	2800      	cmp	r0, #0
 8005d6a:	d1c0      	bne.n	8005cee <__sfvwrite_r+0x262>
 8005d6c:	4648      	mov	r0, r9
 8005d6e:	6921      	ldr	r1, [r4, #16]
 8005d70:	f7ff fdbe 	bl	80058f0 <_free_r>
 8005d74:	89a3      	ldrh	r3, [r4, #12]
 8005d76:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d7a:	041b      	lsls	r3, r3, #16
 8005d7c:	220c      	movs	r2, #12
 8005d7e:	0c1b      	lsrs	r3, r3, #16
 8005d80:	f8c9 2000 	str.w	r2, [r9]
 8005d84:	e702      	b.n	8005b8c <__sfvwrite_r+0x100>
 8005d86:	2701      	movs	r7, #1
 8005d88:	f108 0a01 	add.w	sl, r8, #1
 8005d8c:	9701      	str	r7, [sp, #4]
 8005d8e:	e70f      	b.n	8005bb0 <__sfvwrite_r+0x124>
 8005d90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005d94:	e6ab      	b.n	8005aee <__sfvwrite_r+0x62>
 8005d96:	230c      	movs	r3, #12
 8005d98:	f8c9 3000 	str.w	r3, [r9]
 8005d9c:	89a3      	ldrh	r3, [r4, #12]
 8005d9e:	e6f5      	b.n	8005b8c <__sfvwrite_r+0x100>

08005da0 <_fwalk>:
 8005da0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005da4:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
 8005da8:	4688      	mov	r8, r1
 8005daa:	d01a      	beq.n	8005de2 <_fwalk+0x42>
 8005dac:	2600      	movs	r6, #0
 8005dae:	687d      	ldr	r5, [r7, #4]
 8005db0:	68bc      	ldr	r4, [r7, #8]
 8005db2:	3d01      	subs	r5, #1
 8005db4:	d40f      	bmi.n	8005dd6 <_fwalk+0x36>
 8005db6:	89a3      	ldrh	r3, [r4, #12]
 8005db8:	2b01      	cmp	r3, #1
 8005dba:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 8005dbe:	d906      	bls.n	8005dce <_fwalk+0x2e>
 8005dc0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 8005dc4:	3301      	adds	r3, #1
 8005dc6:	4620      	mov	r0, r4
 8005dc8:	d001      	beq.n	8005dce <_fwalk+0x2e>
 8005dca:	47c0      	blx	r8
 8005dcc:	4306      	orrs	r6, r0
 8005dce:	1c6b      	adds	r3, r5, #1
 8005dd0:	f104 0468 	add.w	r4, r4, #104	; 0x68
 8005dd4:	d1ef      	bne.n	8005db6 <_fwalk+0x16>
 8005dd6:	683f      	ldr	r7, [r7, #0]
 8005dd8:	2f00      	cmp	r7, #0
 8005dda:	d1e8      	bne.n	8005dae <_fwalk+0xe>
 8005ddc:	4630      	mov	r0, r6
 8005dde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005de2:	463e      	mov	r6, r7
 8005de4:	4630      	mov	r0, r6
 8005de6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005dea:	bf00      	nop

08005dec <malloc>:
 8005dec:	f240 6330 	movw	r3, #1584	; 0x630
 8005df0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005df4:	4601      	mov	r1, r0
 8005df6:	6818      	ldr	r0, [r3, #0]
 8005df8:	f000 b800 	b.w	8005dfc <_malloc_r>

08005dfc <_malloc_r>:
 8005dfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e00:	f101 050b 	add.w	r5, r1, #11
 8005e04:	2d16      	cmp	r5, #22
 8005e06:	bf87      	ittee	hi
 8005e08:	f025 0507 	bichi.w	r5, r5, #7
 8005e0c:	0feb      	lsrhi	r3, r5, #31
 8005e0e:	2300      	movls	r3, #0
 8005e10:	2510      	movls	r5, #16
 8005e12:	428d      	cmp	r5, r1
 8005e14:	bf2c      	ite	cs
 8005e16:	4619      	movcs	r1, r3
 8005e18:	f043 0101 	orrcc.w	r1, r3, #1
 8005e1c:	b083      	sub	sp, #12
 8005e1e:	4607      	mov	r7, r0
 8005e20:	2900      	cmp	r1, #0
 8005e22:	f040 80b5 	bne.w	8005f90 <_malloc_r+0x194>
 8005e26:	f000 fb45 	bl	80064b4 <__malloc_lock>
 8005e2a:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 8005e2e:	d21f      	bcs.n	8005e70 <_malloc_r+0x74>
 8005e30:	f240 6634 	movw	r6, #1588	; 0x634
 8005e34:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8005e38:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
 8005e3c:	eb06 03cc 	add.w	r3, r6, ip, lsl #3
 8005e40:	68dc      	ldr	r4, [r3, #12]
 8005e42:	429c      	cmp	r4, r3
 8005e44:	f000 81f4 	beq.w	8006230 <_malloc_r+0x434>
 8005e48:	6863      	ldr	r3, [r4, #4]
 8005e4a:	68e2      	ldr	r2, [r4, #12]
 8005e4c:	68a1      	ldr	r1, [r4, #8]
 8005e4e:	f023 0303 	bic.w	r3, r3, #3
 8005e52:	4423      	add	r3, r4
 8005e54:	4638      	mov	r0, r7
 8005e56:	685d      	ldr	r5, [r3, #4]
 8005e58:	60ca      	str	r2, [r1, #12]
 8005e5a:	f045 0501 	orr.w	r5, r5, #1
 8005e5e:	6091      	str	r1, [r2, #8]
 8005e60:	605d      	str	r5, [r3, #4]
 8005e62:	f000 fb29 	bl	80064b8 <__malloc_unlock>
 8005e66:	3408      	adds	r4, #8
 8005e68:	4620      	mov	r0, r4
 8005e6a:	b003      	add	sp, #12
 8005e6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e70:	ea5f 2c55 	movs.w	ip, r5, lsr #9
 8005e74:	bf04      	itt	eq
 8005e76:	217e      	moveq	r1, #126	; 0x7e
 8005e78:	f04f 0c3f 	moveq.w	ip, #63	; 0x3f
 8005e7c:	f040 808f 	bne.w	8005f9e <_malloc_r+0x1a2>
 8005e80:	f240 6634 	movw	r6, #1588	; 0x634
 8005e84:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8005e88:	eb06 0181 	add.w	r1, r6, r1, lsl #2
 8005e8c:	68cc      	ldr	r4, [r1, #12]
 8005e8e:	42a1      	cmp	r1, r4
 8005e90:	d106      	bne.n	8005ea0 <_malloc_r+0xa4>
 8005e92:	e00d      	b.n	8005eb0 <_malloc_r+0xb4>
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	f280 8163 	bge.w	8006160 <_malloc_r+0x364>
 8005e9a:	68e4      	ldr	r4, [r4, #12]
 8005e9c:	42a1      	cmp	r1, r4
 8005e9e:	d007      	beq.n	8005eb0 <_malloc_r+0xb4>
 8005ea0:	6862      	ldr	r2, [r4, #4]
 8005ea2:	f022 0203 	bic.w	r2, r2, #3
 8005ea6:	1b53      	subs	r3, r2, r5
 8005ea8:	2b0f      	cmp	r3, #15
 8005eaa:	ddf3      	ble.n	8005e94 <_malloc_r+0x98>
 8005eac:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 8005eb0:	f10c 0c01 	add.w	ip, ip, #1
 8005eb4:	f240 6334 	movw	r3, #1588	; 0x634
 8005eb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005ebc:	6934      	ldr	r4, [r6, #16]
 8005ebe:	f103 0e08 	add.w	lr, r3, #8
 8005ec2:	4574      	cmp	r4, lr
 8005ec4:	bf08      	it	eq
 8005ec6:	685a      	ldreq	r2, [r3, #4]
 8005ec8:	d022      	beq.n	8005f10 <_malloc_r+0x114>
 8005eca:	6861      	ldr	r1, [r4, #4]
 8005ecc:	f021 0103 	bic.w	r1, r1, #3
 8005ed0:	1b4a      	subs	r2, r1, r5
 8005ed2:	2a0f      	cmp	r2, #15
 8005ed4:	f300 8190 	bgt.w	80061f8 <_malloc_r+0x3fc>
 8005ed8:	2a00      	cmp	r2, #0
 8005eda:	f8c3 e014 	str.w	lr, [r3, #20]
 8005ede:	f8c3 e010 	str.w	lr, [r3, #16]
 8005ee2:	da67      	bge.n	8005fb4 <_malloc_r+0x1b8>
 8005ee4:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8005ee8:	f080 815f 	bcs.w	80061aa <_malloc_r+0x3ae>
 8005eec:	08c9      	lsrs	r1, r1, #3
 8005eee:	eb03 00c1 	add.w	r0, r3, r1, lsl #3
 8005ef2:	ea4f 08a1 	mov.w	r8, r1, asr #2
 8005ef6:	685a      	ldr	r2, [r3, #4]
 8005ef8:	6881      	ldr	r1, [r0, #8]
 8005efa:	60e0      	str	r0, [r4, #12]
 8005efc:	f04f 0901 	mov.w	r9, #1
 8005f00:	fa09 f808 	lsl.w	r8, r9, r8
 8005f04:	ea48 0202 	orr.w	r2, r8, r2
 8005f08:	60a1      	str	r1, [r4, #8]
 8005f0a:	605a      	str	r2, [r3, #4]
 8005f0c:	6084      	str	r4, [r0, #8]
 8005f0e:	60cc      	str	r4, [r1, #12]
 8005f10:	ea4f 03ac 	mov.w	r3, ip, asr #2
 8005f14:	2001      	movs	r0, #1
 8005f16:	4098      	lsls	r0, r3
 8005f18:	4290      	cmp	r0, r2
 8005f1a:	d858      	bhi.n	8005fce <_malloc_r+0x1d2>
 8005f1c:	4202      	tst	r2, r0
 8005f1e:	d106      	bne.n	8005f2e <_malloc_r+0x132>
 8005f20:	f02c 0c03 	bic.w	ip, ip, #3
 8005f24:	0040      	lsls	r0, r0, #1
 8005f26:	4202      	tst	r2, r0
 8005f28:	f10c 0c04 	add.w	ip, ip, #4
 8005f2c:	d0fa      	beq.n	8005f24 <_malloc_r+0x128>
 8005f2e:	eb06 08cc 	add.w	r8, r6, ip, lsl #3
 8005f32:	4644      	mov	r4, r8
 8005f34:	46e1      	mov	r9, ip
 8005f36:	68e3      	ldr	r3, [r4, #12]
 8005f38:	429c      	cmp	r4, r3
 8005f3a:	d107      	bne.n	8005f4c <_malloc_r+0x150>
 8005f3c:	e16f      	b.n	800621e <_malloc_r+0x422>
 8005f3e:	2a00      	cmp	r2, #0
 8005f40:	f280 8180 	bge.w	8006244 <_malloc_r+0x448>
 8005f44:	68db      	ldr	r3, [r3, #12]
 8005f46:	429c      	cmp	r4, r3
 8005f48:	f000 8169 	beq.w	800621e <_malloc_r+0x422>
 8005f4c:	6859      	ldr	r1, [r3, #4]
 8005f4e:	f021 0103 	bic.w	r1, r1, #3
 8005f52:	1b4a      	subs	r2, r1, r5
 8005f54:	2a0f      	cmp	r2, #15
 8005f56:	ddf2      	ble.n	8005f3e <_malloc_r+0x142>
 8005f58:	461c      	mov	r4, r3
 8005f5a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 8005f5e:	f854 8f08 	ldr.w	r8, [r4, #8]!
 8005f62:	1959      	adds	r1, r3, r5
 8005f64:	f045 0901 	orr.w	r9, r5, #1
 8005f68:	f042 0501 	orr.w	r5, r2, #1
 8005f6c:	f8c3 9004 	str.w	r9, [r3, #4]
 8005f70:	4638      	mov	r0, r7
 8005f72:	f8c8 c00c 	str.w	ip, [r8, #12]
 8005f76:	f8cc 8008 	str.w	r8, [ip, #8]
 8005f7a:	6171      	str	r1, [r6, #20]
 8005f7c:	6131      	str	r1, [r6, #16]
 8005f7e:	f8c1 e00c 	str.w	lr, [r1, #12]
 8005f82:	f8c1 e008 	str.w	lr, [r1, #8]
 8005f86:	604d      	str	r5, [r1, #4]
 8005f88:	508a      	str	r2, [r1, r2]
 8005f8a:	f000 fa95 	bl	80064b8 <__malloc_unlock>
 8005f8e:	e76b      	b.n	8005e68 <_malloc_r+0x6c>
 8005f90:	230c      	movs	r3, #12
 8005f92:	2400      	movs	r4, #0
 8005f94:	6003      	str	r3, [r0, #0]
 8005f96:	4620      	mov	r0, r4
 8005f98:	b003      	add	sp, #12
 8005f9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f9e:	f1bc 0f04 	cmp.w	ip, #4
 8005fa2:	f200 80ee 	bhi.w	8006182 <_malloc_r+0x386>
 8005fa6:	ea4f 1c95 	mov.w	ip, r5, lsr #6
 8005faa:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
 8005fae:	ea4f 014c 	mov.w	r1, ip, lsl #1
 8005fb2:	e765      	b.n	8005e80 <_malloc_r+0x84>
 8005fb4:	4421      	add	r1, r4
 8005fb6:	4638      	mov	r0, r7
 8005fb8:	684b      	ldr	r3, [r1, #4]
 8005fba:	f043 0301 	orr.w	r3, r3, #1
 8005fbe:	604b      	str	r3, [r1, #4]
 8005fc0:	f000 fa7a 	bl	80064b8 <__malloc_unlock>
 8005fc4:	3408      	adds	r4, #8
 8005fc6:	4620      	mov	r0, r4
 8005fc8:	b003      	add	sp, #12
 8005fca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fce:	68b4      	ldr	r4, [r6, #8]
 8005fd0:	6863      	ldr	r3, [r4, #4]
 8005fd2:	f023 0903 	bic.w	r9, r3, #3
 8005fd6:	454d      	cmp	r5, r9
 8005fd8:	d804      	bhi.n	8005fe4 <_malloc_r+0x1e8>
 8005fda:	ebc5 0309 	rsb	r3, r5, r9
 8005fde:	2b0f      	cmp	r3, #15
 8005fe0:	f300 80ae 	bgt.w	8006140 <_malloc_r+0x344>
 8005fe4:	f640 6374 	movw	r3, #3700	; 0xe74
 8005fe8:	f640 2a40 	movw	sl, #2624	; 0xa40
 8005fec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005ff0:	f2c2 0a00 	movt	sl, #8192	; 0x2000
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f8da 1000 	ldr.w	r1, [sl]
 8005ffa:	442b      	add	r3, r5
 8005ffc:	3101      	adds	r1, #1
 8005ffe:	bf1d      	ittte	ne
 8006000:	f503 5380 	addne.w	r3, r3, #4096	; 0x1000
 8006004:	330f      	addne	r3, #15
 8006006:	f423 637f 	bicne.w	r3, r3, #4080	; 0xff0
 800600a:	f103 0c10 	addeq.w	ip, r3, #16
 800600e:	bf18      	it	ne
 8006010:	f023 0c0f 	bicne.w	ip, r3, #15
 8006014:	eb04 0209 	add.w	r2, r4, r9
 8006018:	4661      	mov	r1, ip
 800601a:	4638      	mov	r0, r7
 800601c:	9201      	str	r2, [sp, #4]
 800601e:	f8cd c000 	str.w	ip, [sp]
 8006022:	f7fa fc79 	bl	8000918 <_sbrk_r>
 8006026:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800602a:	4680      	mov	r8, r0
 800602c:	9a01      	ldr	r2, [sp, #4]
 800602e:	f8dd c000 	ldr.w	ip, [sp]
 8006032:	f000 811d 	beq.w	8006270 <_malloc_r+0x474>
 8006036:	4282      	cmp	r2, r0
 8006038:	f200 8117 	bhi.w	800626a <_malloc_r+0x46e>
 800603c:	f640 6b78 	movw	fp, #3704	; 0xe78
 8006040:	f2c2 0b00 	movt	fp, #8192	; 0x2000
 8006044:	4542      	cmp	r2, r8
 8006046:	f8db 3000 	ldr.w	r3, [fp]
 800604a:	4463      	add	r3, ip
 800604c:	f8cb 3000 	str.w	r3, [fp]
 8006050:	f000 815d 	beq.w	800630e <_malloc_r+0x512>
 8006054:	f8da 0000 	ldr.w	r0, [sl]
 8006058:	f640 2140 	movw	r1, #2624	; 0xa40
 800605c:	3001      	adds	r0, #1
 800605e:	bf18      	it	ne
 8006060:	ebc2 0208 	rsbne	r2, r2, r8
 8006064:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8006068:	bf16      	itet	ne
 800606a:	189b      	addne	r3, r3, r2
 800606c:	f8c1 8000 	streq.w	r8, [r1]
 8006070:	f8cb 3000 	strne.w	r3, [fp]
 8006074:	f018 0307 	ands.w	r3, r8, #7
 8006078:	bf1f      	itttt	ne
 800607a:	f1c3 0208 	rsbne	r2, r3, #8
 800607e:	4490      	addne	r8, r2
 8006080:	f5c3 5380 	rsbne	r3, r3, #4096	; 0x1000
 8006084:	f103 0a08 	addne.w	sl, r3, #8
 8006088:	eb08 030c 	add.w	r3, r8, ip
 800608c:	bf08      	it	eq
 800608e:	f44f 5a80 	moveq.w	sl, #4096	; 0x1000
 8006092:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006096:	ebc3 0a0a 	rsb	sl, r3, sl
 800609a:	4651      	mov	r1, sl
 800609c:	4638      	mov	r0, r7
 800609e:	f7fa fc3b 	bl	8000918 <_sbrk_r>
 80060a2:	1c43      	adds	r3, r0, #1
 80060a4:	bf18      	it	ne
 80060a6:	ebc8 0200 	rsbne	r2, r8, r0
 80060aa:	f8db 3000 	ldr.w	r3, [fp]
 80060ae:	f8c6 8008 	str.w	r8, [r6, #8]
 80060b2:	bf15      	itete	ne
 80060b4:	4452      	addne	r2, sl
 80060b6:	f04f 0a00 	moveq.w	sl, #0
 80060ba:	f042 0201 	orrne.w	r2, r2, #1
 80060be:	2201      	moveq	r2, #1
 80060c0:	4453      	add	r3, sl
 80060c2:	42b4      	cmp	r4, r6
 80060c4:	f640 6a78 	movw	sl, #3704	; 0xe78
 80060c8:	f8c8 2004 	str.w	r2, [r8, #4]
 80060cc:	f8cb 3000 	str.w	r3, [fp]
 80060d0:	f2c2 0a00 	movt	sl, #8192	; 0x2000
 80060d4:	d015      	beq.n	8006102 <_malloc_r+0x306>
 80060d6:	f1b9 0f0f 	cmp.w	r9, #15
 80060da:	f240 80f8 	bls.w	80062ce <_malloc_r+0x4d2>
 80060de:	6861      	ldr	r1, [r4, #4]
 80060e0:	f1a9 020c 	sub.w	r2, r9, #12
 80060e4:	f022 0207 	bic.w	r2, r2, #7
 80060e8:	f001 0e01 	and.w	lr, r1, #1
 80060ec:	18a1      	adds	r1, r4, r2
 80060ee:	2005      	movs	r0, #5
 80060f0:	ea42 0e0e 	orr.w	lr, r2, lr
 80060f4:	2a0f      	cmp	r2, #15
 80060f6:	f8c4 e004 	str.w	lr, [r4, #4]
 80060fa:	6048      	str	r0, [r1, #4]
 80060fc:	6088      	str	r0, [r1, #8]
 80060fe:	f200 8112 	bhi.w	8006326 <_malloc_r+0x52a>
 8006102:	f640 6270 	movw	r2, #3696	; 0xe70
 8006106:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800610a:	68b4      	ldr	r4, [r6, #8]
 800610c:	6811      	ldr	r1, [r2, #0]
 800610e:	428b      	cmp	r3, r1
 8006110:	bf88      	it	hi
 8006112:	6013      	strhi	r3, [r2, #0]
 8006114:	f640 626c 	movw	r2, #3692	; 0xe6c
 8006118:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800611c:	6811      	ldr	r1, [r2, #0]
 800611e:	428b      	cmp	r3, r1
 8006120:	bf88      	it	hi
 8006122:	6013      	strhi	r3, [r2, #0]
 8006124:	6862      	ldr	r2, [r4, #4]
 8006126:	f022 0203 	bic.w	r2, r2, #3
 800612a:	4295      	cmp	r5, r2
 800612c:	ebc5 0302 	rsb	r3, r5, r2
 8006130:	d801      	bhi.n	8006136 <_malloc_r+0x33a>
 8006132:	2b0f      	cmp	r3, #15
 8006134:	dc04      	bgt.n	8006140 <_malloc_r+0x344>
 8006136:	4638      	mov	r0, r7
 8006138:	f000 f9be 	bl	80064b8 <__malloc_unlock>
 800613c:	2400      	movs	r4, #0
 800613e:	e693      	b.n	8005e68 <_malloc_r+0x6c>
 8006140:	1962      	adds	r2, r4, r5
 8006142:	f043 0301 	orr.w	r3, r3, #1
 8006146:	f045 0501 	orr.w	r5, r5, #1
 800614a:	6065      	str	r5, [r4, #4]
 800614c:	4638      	mov	r0, r7
 800614e:	60b2      	str	r2, [r6, #8]
 8006150:	6053      	str	r3, [r2, #4]
 8006152:	f000 f9b1 	bl	80064b8 <__malloc_unlock>
 8006156:	3408      	adds	r4, #8
 8006158:	4620      	mov	r0, r4
 800615a:	b003      	add	sp, #12
 800615c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006160:	4422      	add	r2, r4
 8006162:	68e3      	ldr	r3, [r4, #12]
 8006164:	6850      	ldr	r0, [r2, #4]
 8006166:	68a1      	ldr	r1, [r4, #8]
 8006168:	f040 0501 	orr.w	r5, r0, #1
 800616c:	60cb      	str	r3, [r1, #12]
 800616e:	4638      	mov	r0, r7
 8006170:	6099      	str	r1, [r3, #8]
 8006172:	6055      	str	r5, [r2, #4]
 8006174:	f000 f9a0 	bl	80064b8 <__malloc_unlock>
 8006178:	3408      	adds	r4, #8
 800617a:	4620      	mov	r0, r4
 800617c:	b003      	add	sp, #12
 800617e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006182:	f1bc 0f14 	cmp.w	ip, #20
 8006186:	bf9c      	itt	ls
 8006188:	f10c 0c5b 	addls.w	ip, ip, #91	; 0x5b
 800618c:	ea4f 014c 	movls.w	r1, ip, lsl #1
 8006190:	f67f ae76 	bls.w	8005e80 <_malloc_r+0x84>
 8006194:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
 8006198:	f200 808f 	bhi.w	80062ba <_malloc_r+0x4be>
 800619c:	ea4f 3c15 	mov.w	ip, r5, lsr #12
 80061a0:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
 80061a4:	ea4f 014c 	mov.w	r1, ip, lsl #1
 80061a8:	e66a      	b.n	8005e80 <_malloc_r+0x84>
 80061aa:	0a4b      	lsrs	r3, r1, #9
 80061ac:	2b04      	cmp	r3, #4
 80061ae:	d958      	bls.n	8006262 <_malloc_r+0x466>
 80061b0:	2b14      	cmp	r3, #20
 80061b2:	bf9c      	itt	ls
 80061b4:	f103 025b 	addls.w	r2, r3, #91	; 0x5b
 80061b8:	0050      	lslls	r0, r2, #1
 80061ba:	d905      	bls.n	80061c8 <_malloc_r+0x3cc>
 80061bc:	2b54      	cmp	r3, #84	; 0x54
 80061be:	f200 80ba 	bhi.w	8006336 <_malloc_r+0x53a>
 80061c2:	0b0a      	lsrs	r2, r1, #12
 80061c4:	326e      	adds	r2, #110	; 0x6e
 80061c6:	0050      	lsls	r0, r2, #1
 80061c8:	eb06 0080 	add.w	r0, r6, r0, lsl #2
 80061cc:	f240 6834 	movw	r8, #1588	; 0x634
 80061d0:	6883      	ldr	r3, [r0, #8]
 80061d2:	4283      	cmp	r3, r0
 80061d4:	f2c2 0800 	movt	r8, #8192	; 0x2000
 80061d8:	d07f      	beq.n	80062da <_malloc_r+0x4de>
 80061da:	685a      	ldr	r2, [r3, #4]
 80061dc:	f022 0203 	bic.w	r2, r2, #3
 80061e0:	4291      	cmp	r1, r2
 80061e2:	d202      	bcs.n	80061ea <_malloc_r+0x3ee>
 80061e4:	689b      	ldr	r3, [r3, #8]
 80061e6:	4298      	cmp	r0, r3
 80061e8:	d1f7      	bne.n	80061da <_malloc_r+0x3de>
 80061ea:	68d9      	ldr	r1, [r3, #12]
 80061ec:	6872      	ldr	r2, [r6, #4]
 80061ee:	60e1      	str	r1, [r4, #12]
 80061f0:	60a3      	str	r3, [r4, #8]
 80061f2:	608c      	str	r4, [r1, #8]
 80061f4:	60dc      	str	r4, [r3, #12]
 80061f6:	e68b      	b.n	8005f10 <_malloc_r+0x114>
 80061f8:	1961      	adds	r1, r4, r5
 80061fa:	f042 0601 	orr.w	r6, r2, #1
 80061fe:	f045 0501 	orr.w	r5, r5, #1
 8006202:	6065      	str	r5, [r4, #4]
 8006204:	4638      	mov	r0, r7
 8006206:	6159      	str	r1, [r3, #20]
 8006208:	6119      	str	r1, [r3, #16]
 800620a:	f8c1 e00c 	str.w	lr, [r1, #12]
 800620e:	f8c1 e008 	str.w	lr, [r1, #8]
 8006212:	604e      	str	r6, [r1, #4]
 8006214:	508a      	str	r2, [r1, r2]
 8006216:	3408      	adds	r4, #8
 8006218:	f000 f94e 	bl	80064b8 <__malloc_unlock>
 800621c:	e624      	b.n	8005e68 <_malloc_r+0x6c>
 800621e:	f109 0901 	add.w	r9, r9, #1
 8006222:	f019 0f03 	tst.w	r9, #3
 8006226:	f104 0408 	add.w	r4, r4, #8
 800622a:	f47f ae84 	bne.w	8005f36 <_malloc_r+0x13a>
 800622e:	e028      	b.n	8006282 <_malloc_r+0x486>
 8006230:	f104 0308 	add.w	r3, r4, #8
 8006234:	6964      	ldr	r4, [r4, #20]
 8006236:	42a3      	cmp	r3, r4
 8006238:	bf08      	it	eq
 800623a:	f10c 0c02 	addeq.w	ip, ip, #2
 800623e:	f43f ae39 	beq.w	8005eb4 <_malloc_r+0xb8>
 8006242:	e601      	b.n	8005e48 <_malloc_r+0x4c>
 8006244:	4419      	add	r1, r3
 8006246:	461c      	mov	r4, r3
 8006248:	6848      	ldr	r0, [r1, #4]
 800624a:	68db      	ldr	r3, [r3, #12]
 800624c:	f854 2f08 	ldr.w	r2, [r4, #8]!
 8006250:	f040 0501 	orr.w	r5, r0, #1
 8006254:	604d      	str	r5, [r1, #4]
 8006256:	4638      	mov	r0, r7
 8006258:	60d3      	str	r3, [r2, #12]
 800625a:	609a      	str	r2, [r3, #8]
 800625c:	f000 f92c 	bl	80064b8 <__malloc_unlock>
 8006260:	e602      	b.n	8005e68 <_malloc_r+0x6c>
 8006262:	098a      	lsrs	r2, r1, #6
 8006264:	3238      	adds	r2, #56	; 0x38
 8006266:	0050      	lsls	r0, r2, #1
 8006268:	e7ae      	b.n	80061c8 <_malloc_r+0x3cc>
 800626a:	42b4      	cmp	r4, r6
 800626c:	f43f aee6 	beq.w	800603c <_malloc_r+0x240>
 8006270:	68b4      	ldr	r4, [r6, #8]
 8006272:	6862      	ldr	r2, [r4, #4]
 8006274:	f022 0203 	bic.w	r2, r2, #3
 8006278:	e757      	b.n	800612a <_malloc_r+0x32e>
 800627a:	f8d8 8000 	ldr.w	r8, [r8]
 800627e:	4598      	cmp	r8, r3
 8006280:	d16b      	bne.n	800635a <_malloc_r+0x55e>
 8006282:	f01c 0f03 	tst.w	ip, #3
 8006286:	f1a8 0308 	sub.w	r3, r8, #8
 800628a:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 800628e:	d1f4      	bne.n	800627a <_malloc_r+0x47e>
 8006290:	6873      	ldr	r3, [r6, #4]
 8006292:	ea23 0300 	bic.w	r3, r3, r0
 8006296:	6073      	str	r3, [r6, #4]
 8006298:	0040      	lsls	r0, r0, #1
 800629a:	4298      	cmp	r0, r3
 800629c:	f63f ae97 	bhi.w	8005fce <_malloc_r+0x1d2>
 80062a0:	2800      	cmp	r0, #0
 80062a2:	f43f ae94 	beq.w	8005fce <_malloc_r+0x1d2>
 80062a6:	4203      	tst	r3, r0
 80062a8:	46cc      	mov	ip, r9
 80062aa:	f47f ae40 	bne.w	8005f2e <_malloc_r+0x132>
 80062ae:	0040      	lsls	r0, r0, #1
 80062b0:	4203      	tst	r3, r0
 80062b2:	f10c 0c04 	add.w	ip, ip, #4
 80062b6:	d0fa      	beq.n	80062ae <_malloc_r+0x4b2>
 80062b8:	e639      	b.n	8005f2e <_malloc_r+0x132>
 80062ba:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
 80062be:	d817      	bhi.n	80062f0 <_malloc_r+0x4f4>
 80062c0:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
 80062c4:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
 80062c8:	ea4f 014c 	mov.w	r1, ip, lsl #1
 80062cc:	e5d8      	b.n	8005e80 <_malloc_r+0x84>
 80062ce:	2301      	movs	r3, #1
 80062d0:	f8c8 3004 	str.w	r3, [r8, #4]
 80062d4:	4644      	mov	r4, r8
 80062d6:	2200      	movs	r2, #0
 80062d8:	e727      	b.n	800612a <_malloc_r+0x32e>
 80062da:	1091      	asrs	r1, r2, #2
 80062dc:	2001      	movs	r0, #1
 80062de:	f8d8 2004 	ldr.w	r2, [r8, #4]
 80062e2:	fa00 f101 	lsl.w	r1, r0, r1
 80062e6:	430a      	orrs	r2, r1
 80062e8:	f8c8 2004 	str.w	r2, [r8, #4]
 80062ec:	4619      	mov	r1, r3
 80062ee:	e77e      	b.n	80061ee <_malloc_r+0x3f2>
 80062f0:	f240 5354 	movw	r3, #1364	; 0x554
 80062f4:	459c      	cmp	ip, r3
 80062f6:	bf9d      	ittte	ls
 80062f8:	ea4f 4c95 	movls.w	ip, r5, lsr #18
 80062fc:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
 8006300:	ea4f 014c 	movls.w	r1, ip, lsl #1
 8006304:	21fc      	movhi	r1, #252	; 0xfc
 8006306:	bf88      	it	hi
 8006308:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
 800630c:	e5b8      	b.n	8005e80 <_malloc_r+0x84>
 800630e:	f3c2 010b 	ubfx	r1, r2, #0, #12
 8006312:	2900      	cmp	r1, #0
 8006314:	f47f ae9e 	bne.w	8006054 <_malloc_r+0x258>
 8006318:	eb0c 0109 	add.w	r1, ip, r9
 800631c:	68b2      	ldr	r2, [r6, #8]
 800631e:	f041 0101 	orr.w	r1, r1, #1
 8006322:	6051      	str	r1, [r2, #4]
 8006324:	e6ed      	b.n	8006102 <_malloc_r+0x306>
 8006326:	f104 0108 	add.w	r1, r4, #8
 800632a:	4638      	mov	r0, r7
 800632c:	f7ff fae0 	bl	80058f0 <_free_r>
 8006330:	f8da 3000 	ldr.w	r3, [sl]
 8006334:	e6e5      	b.n	8006102 <_malloc_r+0x306>
 8006336:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800633a:	d803      	bhi.n	8006344 <_malloc_r+0x548>
 800633c:	0bca      	lsrs	r2, r1, #15
 800633e:	3277      	adds	r2, #119	; 0x77
 8006340:	0050      	lsls	r0, r2, #1
 8006342:	e741      	b.n	80061c8 <_malloc_r+0x3cc>
 8006344:	f240 5254 	movw	r2, #1364	; 0x554
 8006348:	4293      	cmp	r3, r2
 800634a:	bf9d      	ittte	ls
 800634c:	0c8a      	lsrls	r2, r1, #18
 800634e:	327c      	addls	r2, #124	; 0x7c
 8006350:	0050      	lslls	r0, r2, #1
 8006352:	20fc      	movhi	r0, #252	; 0xfc
 8006354:	bf88      	it	hi
 8006356:	227e      	movhi	r2, #126	; 0x7e
 8006358:	e736      	b.n	80061c8 <_malloc_r+0x3cc>
 800635a:	6873      	ldr	r3, [r6, #4]
 800635c:	e79c      	b.n	8006298 <_malloc_r+0x49c>
 800635e:	bf00      	nop

08006360 <memchr>:
 8006360:	0783      	lsls	r3, r0, #30
 8006362:	b470      	push	{r4, r5, r6}
 8006364:	b2c9      	uxtb	r1, r1
 8006366:	d03f      	beq.n	80063e8 <memchr+0x88>
 8006368:	1e54      	subs	r4, r2, #1
 800636a:	b32a      	cbz	r2, 80063b8 <memchr+0x58>
 800636c:	7803      	ldrb	r3, [r0, #0]
 800636e:	428b      	cmp	r3, r1
 8006370:	d023      	beq.n	80063ba <memchr+0x5a>
 8006372:	1c43      	adds	r3, r0, #1
 8006374:	e004      	b.n	8006380 <memchr+0x20>
 8006376:	b1fc      	cbz	r4, 80063b8 <memchr+0x58>
 8006378:	7804      	ldrb	r4, [r0, #0]
 800637a:	428c      	cmp	r4, r1
 800637c:	d01d      	beq.n	80063ba <memchr+0x5a>
 800637e:	4614      	mov	r4, r2
 8006380:	f013 0f03 	tst.w	r3, #3
 8006384:	4618      	mov	r0, r3
 8006386:	f104 32ff 	add.w	r2, r4, #4294967295	; 0xffffffff
 800638a:	f103 0301 	add.w	r3, r3, #1
 800638e:	d1f2      	bne.n	8006376 <memchr+0x16>
 8006390:	2c03      	cmp	r4, #3
 8006392:	d814      	bhi.n	80063be <memchr+0x5e>
 8006394:	1e65      	subs	r5, r4, #1
 8006396:	b34c      	cbz	r4, 80063ec <memchr+0x8c>
 8006398:	7803      	ldrb	r3, [r0, #0]
 800639a:	428b      	cmp	r3, r1
 800639c:	d00d      	beq.n	80063ba <memchr+0x5a>
 800639e:	1c42      	adds	r2, r0, #1
 80063a0:	2300      	movs	r3, #0
 80063a2:	e002      	b.n	80063aa <memchr+0x4a>
 80063a4:	7804      	ldrb	r4, [r0, #0]
 80063a6:	428c      	cmp	r4, r1
 80063a8:	d007      	beq.n	80063ba <memchr+0x5a>
 80063aa:	42ab      	cmp	r3, r5
 80063ac:	4610      	mov	r0, r2
 80063ae:	f103 0301 	add.w	r3, r3, #1
 80063b2:	f102 0201 	add.w	r2, r2, #1
 80063b6:	d1f5      	bne.n	80063a4 <memchr+0x44>
 80063b8:	2000      	movs	r0, #0
 80063ba:	bc70      	pop	{r4, r5, r6}
 80063bc:	4770      	bx	lr
 80063be:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
 80063c2:	4603      	mov	r3, r0
 80063c4:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
 80063c8:	4618      	mov	r0, r3
 80063ca:	3304      	adds	r3, #4
 80063cc:	6802      	ldr	r2, [r0, #0]
 80063ce:	4072      	eors	r2, r6
 80063d0:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
 80063d4:	ea25 0202 	bic.w	r2, r5, r2
 80063d8:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 80063dc:	d1da      	bne.n	8006394 <memchr+0x34>
 80063de:	3c04      	subs	r4, #4
 80063e0:	2c03      	cmp	r4, #3
 80063e2:	4618      	mov	r0, r3
 80063e4:	d8f0      	bhi.n	80063c8 <memchr+0x68>
 80063e6:	e7d5      	b.n	8006394 <memchr+0x34>
 80063e8:	4614      	mov	r4, r2
 80063ea:	e7d1      	b.n	8006390 <memchr+0x30>
 80063ec:	4620      	mov	r0, r4
 80063ee:	e7e4      	b.n	80063ba <memchr+0x5a>

080063f0 <memmove>:
 80063f0:	4288      	cmp	r0, r1
 80063f2:	b4f0      	push	{r4, r5, r6, r7}
 80063f4:	d910      	bls.n	8006418 <memmove+0x28>
 80063f6:	188c      	adds	r4, r1, r2
 80063f8:	42a0      	cmp	r0, r4
 80063fa:	d20d      	bcs.n	8006418 <memmove+0x28>
 80063fc:	1885      	adds	r5, r0, r2
 80063fe:	1e53      	subs	r3, r2, #1
 8006400:	b142      	cbz	r2, 8006414 <memmove+0x24>
 8006402:	4621      	mov	r1, r4
 8006404:	462a      	mov	r2, r5
 8006406:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
 800640a:	3b01      	subs	r3, #1
 800640c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006410:	1c5c      	adds	r4, r3, #1
 8006412:	d1f8      	bne.n	8006406 <memmove+0x16>
 8006414:	bcf0      	pop	{r4, r5, r6, r7}
 8006416:	4770      	bx	lr
 8006418:	2a0f      	cmp	r2, #15
 800641a:	d940      	bls.n	800649e <memmove+0xae>
 800641c:	ea40 0301 	orr.w	r3, r0, r1
 8006420:	079b      	lsls	r3, r3, #30
 8006422:	d140      	bne.n	80064a6 <memmove+0xb6>
 8006424:	f1a2 0710 	sub.w	r7, r2, #16
 8006428:	093f      	lsrs	r7, r7, #4
 800642a:	eb00 1607 	add.w	r6, r0, r7, lsl #4
 800642e:	3610      	adds	r6, #16
 8006430:	460c      	mov	r4, r1
 8006432:	4603      	mov	r3, r0
 8006434:	6825      	ldr	r5, [r4, #0]
 8006436:	601d      	str	r5, [r3, #0]
 8006438:	6865      	ldr	r5, [r4, #4]
 800643a:	605d      	str	r5, [r3, #4]
 800643c:	68a5      	ldr	r5, [r4, #8]
 800643e:	609d      	str	r5, [r3, #8]
 8006440:	68e5      	ldr	r5, [r4, #12]
 8006442:	3310      	adds	r3, #16
 8006444:	f843 5c04 	str.w	r5, [r3, #-4]
 8006448:	42b3      	cmp	r3, r6
 800644a:	f104 0410 	add.w	r4, r4, #16
 800644e:	d1f1      	bne.n	8006434 <memmove+0x44>
 8006450:	1c7b      	adds	r3, r7, #1
 8006452:	f002 0c0f 	and.w	ip, r2, #15
 8006456:	011b      	lsls	r3, r3, #4
 8006458:	f1bc 0f03 	cmp.w	ip, #3
 800645c:	4419      	add	r1, r3
 800645e:	4403      	add	r3, r0
 8006460:	d923      	bls.n	80064aa <memmove+0xba>
 8006462:	460e      	mov	r6, r1
 8006464:	461d      	mov	r5, r3
 8006466:	4664      	mov	r4, ip
 8006468:	f856 7b04 	ldr.w	r7, [r6], #4
 800646c:	3c04      	subs	r4, #4
 800646e:	2c03      	cmp	r4, #3
 8006470:	f845 7b04 	str.w	r7, [r5], #4
 8006474:	d8f8      	bhi.n	8006468 <memmove+0x78>
 8006476:	f1ac 0404 	sub.w	r4, ip, #4
 800647a:	f024 0403 	bic.w	r4, r4, #3
 800647e:	3404      	adds	r4, #4
 8006480:	f002 0203 	and.w	r2, r2, #3
 8006484:	4423      	add	r3, r4
 8006486:	4421      	add	r1, r4
 8006488:	2a00      	cmp	r2, #0
 800648a:	d0c3      	beq.n	8006414 <memmove+0x24>
 800648c:	441a      	add	r2, r3
 800648e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006492:	f803 4b01 	strb.w	r4, [r3], #1
 8006496:	4293      	cmp	r3, r2
 8006498:	d1f9      	bne.n	800648e <memmove+0x9e>
 800649a:	bcf0      	pop	{r4, r5, r6, r7}
 800649c:	4770      	bx	lr
 800649e:	4603      	mov	r3, r0
 80064a0:	2a00      	cmp	r2, #0
 80064a2:	d1f3      	bne.n	800648c <memmove+0x9c>
 80064a4:	e7b6      	b.n	8006414 <memmove+0x24>
 80064a6:	4603      	mov	r3, r0
 80064a8:	e7f0      	b.n	800648c <memmove+0x9c>
 80064aa:	4662      	mov	r2, ip
 80064ac:	2a00      	cmp	r2, #0
 80064ae:	d1ed      	bne.n	800648c <memmove+0x9c>
 80064b0:	e7b0      	b.n	8006414 <memmove+0x24>
 80064b2:	bf00      	nop

080064b4 <__malloc_lock>:
 80064b4:	4770      	bx	lr
 80064b6:	bf00      	nop

080064b8 <__malloc_unlock>:
 80064b8:	4770      	bx	lr
 80064ba:	bf00      	nop

080064bc <_putc_r>:
 80064bc:	b570      	push	{r4, r5, r6, lr}
 80064be:	460d      	mov	r5, r1
 80064c0:	4614      	mov	r4, r2
 80064c2:	4606      	mov	r6, r0
 80064c4:	b108      	cbz	r0, 80064ca <_putc_r+0xe>
 80064c6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80064c8:	b1d3      	cbz	r3, 8006500 <_putc_r+0x44>
 80064ca:	68a3      	ldr	r3, [r4, #8]
 80064cc:	3b01      	subs	r3, #1
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	60a3      	str	r3, [r4, #8]
 80064d2:	db06      	blt.n	80064e2 <_putc_r+0x26>
 80064d4:	6823      	ldr	r3, [r4, #0]
 80064d6:	701d      	strb	r5, [r3, #0]
 80064d8:	6823      	ldr	r3, [r4, #0]
 80064da:	1c5a      	adds	r2, r3, #1
 80064dc:	6022      	str	r2, [r4, #0]
 80064de:	7818      	ldrb	r0, [r3, #0]
 80064e0:	bd70      	pop	{r4, r5, r6, pc}
 80064e2:	69a2      	ldr	r2, [r4, #24]
 80064e4:	4293      	cmp	r3, r2
 80064e6:	db0e      	blt.n	8006506 <_putc_r+0x4a>
 80064e8:	6823      	ldr	r3, [r4, #0]
 80064ea:	701d      	strb	r5, [r3, #0]
 80064ec:	6823      	ldr	r3, [r4, #0]
 80064ee:	7819      	ldrb	r1, [r3, #0]
 80064f0:	290a      	cmp	r1, #10
 80064f2:	d1f2      	bne.n	80064da <_putc_r+0x1e>
 80064f4:	4630      	mov	r0, r6
 80064f6:	4622      	mov	r2, r4
 80064f8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80064fc:	f000 ba3c 	b.w	8006978 <__swbuf_r>
 8006500:	f7ff f924 	bl	800574c <__sinit>
 8006504:	e7e1      	b.n	80064ca <_putc_r+0xe>
 8006506:	4630      	mov	r0, r6
 8006508:	4629      	mov	r1, r5
 800650a:	4622      	mov	r2, r4
 800650c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006510:	f000 ba32 	b.w	8006978 <__swbuf_r>

08006514 <_realloc_r>:
 8006514:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006518:	460c      	mov	r4, r1
 800651a:	b083      	sub	sp, #12
 800651c:	4690      	mov	r8, r2
 800651e:	4681      	mov	r9, r0
 8006520:	2900      	cmp	r1, #0
 8006522:	f000 8124 	beq.w	800676e <_realloc_r+0x25a>
 8006526:	f7ff ffc5 	bl	80064b4 <__malloc_lock>
 800652a:	f108 060b 	add.w	r6, r8, #11
 800652e:	2e16      	cmp	r6, #22
 8006530:	bf8c      	ite	hi
 8006532:	f026 0607 	bichi.w	r6, r6, #7
 8006536:	2210      	movls	r2, #16
 8006538:	f854 cc04 	ldr.w	ip, [r4, #-4]
 800653c:	bf8d      	iteet	hi
 800653e:	0ff3      	lsrhi	r3, r6, #31
 8006540:	4616      	movls	r6, r2
 8006542:	2300      	movls	r3, #0
 8006544:	4632      	movhi	r2, r6
 8006546:	4546      	cmp	r6, r8
 8006548:	bf38      	it	cc
 800654a:	f043 0301 	orrcc.w	r3, r3, #1
 800654e:	f02c 0503 	bic.w	r5, ip, #3
 8006552:	f1a4 0708 	sub.w	r7, r4, #8
 8006556:	2b00      	cmp	r3, #0
 8006558:	f040 810f 	bne.w	800677a <_realloc_r+0x266>
 800655c:	4295      	cmp	r5, r2
 800655e:	db15      	blt.n	800658c <_realloc_r+0x78>
 8006560:	4660      	mov	r0, ip
 8006562:	1bab      	subs	r3, r5, r6
 8006564:	2b0f      	cmp	r3, #15
 8006566:	f000 0c01 	and.w	ip, r0, #1
 800656a:	f200 80c6 	bhi.w	80066fa <_realloc_r+0x1e6>
 800656e:	ea4c 0305 	orr.w	r3, ip, r5
 8006572:	443d      	add	r5, r7
 8006574:	607b      	str	r3, [r7, #4]
 8006576:	686b      	ldr	r3, [r5, #4]
 8006578:	f043 0301 	orr.w	r3, r3, #1
 800657c:	606b      	str	r3, [r5, #4]
 800657e:	4648      	mov	r0, r9
 8006580:	f7ff ff9a 	bl	80064b8 <__malloc_unlock>
 8006584:	4620      	mov	r0, r4
 8006586:	b003      	add	sp, #12
 8006588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800658c:	f240 6a34 	movw	sl, #1588	; 0x634
 8006590:	f2c2 0a00 	movt	sl, #8192	; 0x2000
 8006594:	1979      	adds	r1, r7, r5
 8006596:	f8da 0008 	ldr.w	r0, [sl, #8]
 800659a:	4288      	cmp	r0, r1
 800659c:	f000 80f2 	beq.w	8006784 <_realloc_r+0x270>
 80065a0:	f8d1 e004 	ldr.w	lr, [r1, #4]
 80065a4:	f02e 0b01 	bic.w	fp, lr, #1
 80065a8:	448b      	add	fp, r1
 80065aa:	f8db b004 	ldr.w	fp, [fp, #4]
 80065ae:	f01b 0f01 	tst.w	fp, #1
 80065b2:	bf1c      	itt	ne
 80065b4:	469e      	movne	lr, r3
 80065b6:	4671      	movne	r1, lr
 80065b8:	d054      	beq.n	8006664 <_realloc_r+0x150>
 80065ba:	f01c 0f01 	tst.w	ip, #1
 80065be:	f040 80ad 	bne.w	800671c <_realloc_r+0x208>
 80065c2:	f854 3c08 	ldr.w	r3, [r4, #-8]
 80065c6:	ebc3 0b07 	rsb	fp, r3, r7
 80065ca:	f8db 3004 	ldr.w	r3, [fp, #4]
 80065ce:	f023 0303 	bic.w	r3, r3, #3
 80065d2:	442b      	add	r3, r5
 80065d4:	2900      	cmp	r1, #0
 80065d6:	d052      	beq.n	800667e <_realloc_r+0x16a>
 80065d8:	4281      	cmp	r1, r0
 80065da:	f000 811f 	beq.w	800681c <_realloc_r+0x308>
 80065de:	449e      	add	lr, r3
 80065e0:	4596      	cmp	lr, r2
 80065e2:	db4c      	blt.n	800667e <_realloc_r+0x16a>
 80065e4:	68cb      	ldr	r3, [r1, #12]
 80065e6:	688a      	ldr	r2, [r1, #8]
 80065e8:	465f      	mov	r7, fp
 80065ea:	60d3      	str	r3, [r2, #12]
 80065ec:	609a      	str	r2, [r3, #8]
 80065ee:	f857 1f08 	ldr.w	r1, [r7, #8]!
 80065f2:	f8db 300c 	ldr.w	r3, [fp, #12]
 80065f6:	1f2a      	subs	r2, r5, #4
 80065f8:	2a24      	cmp	r2, #36	; 0x24
 80065fa:	60cb      	str	r3, [r1, #12]
 80065fc:	6099      	str	r1, [r3, #8]
 80065fe:	f200 8165 	bhi.w	80068cc <_realloc_r+0x3b8>
 8006602:	2a13      	cmp	r2, #19
 8006604:	bf98      	it	ls
 8006606:	463b      	movls	r3, r7
 8006608:	d920      	bls.n	800664c <_realloc_r+0x138>
 800660a:	6823      	ldr	r3, [r4, #0]
 800660c:	f8cb 3008 	str.w	r3, [fp, #8]
 8006610:	6863      	ldr	r3, [r4, #4]
 8006612:	2a1b      	cmp	r2, #27
 8006614:	f8cb 300c 	str.w	r3, [fp, #12]
 8006618:	bf9c      	itt	ls
 800661a:	3408      	addls	r4, #8
 800661c:	f10b 0310 	addls.w	r3, fp, #16
 8006620:	d914      	bls.n	800664c <_realloc_r+0x138>
 8006622:	68a3      	ldr	r3, [r4, #8]
 8006624:	f8cb 3010 	str.w	r3, [fp, #16]
 8006628:	68e3      	ldr	r3, [r4, #12]
 800662a:	2a24      	cmp	r2, #36	; 0x24
 800662c:	f8cb 3014 	str.w	r3, [fp, #20]
 8006630:	bf03      	ittte	eq
 8006632:	6923      	ldreq	r3, [r4, #16]
 8006634:	f8cb 3018 	streq.w	r3, [fp, #24]
 8006638:	6962      	ldreq	r2, [r4, #20]
 800663a:	3410      	addne	r4, #16
 800663c:	bf11      	iteee	ne
 800663e:	f10b 0318 	addne.w	r3, fp, #24
 8006642:	f10b 0320 	addeq.w	r3, fp, #32
 8006646:	f8cb 201c 	streq.w	r2, [fp, #28]
 800664a:	3418      	addeq	r4, #24
 800664c:	6822      	ldr	r2, [r4, #0]
 800664e:	601a      	str	r2, [r3, #0]
 8006650:	6862      	ldr	r2, [r4, #4]
 8006652:	605a      	str	r2, [r3, #4]
 8006654:	68a2      	ldr	r2, [r4, #8]
 8006656:	609a      	str	r2, [r3, #8]
 8006658:	463c      	mov	r4, r7
 800665a:	4675      	mov	r5, lr
 800665c:	f8db 0004 	ldr.w	r0, [fp, #4]
 8006660:	465f      	mov	r7, fp
 8006662:	e77e      	b.n	8006562 <_realloc_r+0x4e>
 8006664:	f02e 0e03 	bic.w	lr, lr, #3
 8006668:	eb0e 0305 	add.w	r3, lr, r5
 800666c:	4293      	cmp	r3, r2
 800666e:	dba4      	blt.n	80065ba <_realloc_r+0xa6>
 8006670:	68ca      	ldr	r2, [r1, #12]
 8006672:	6889      	ldr	r1, [r1, #8]
 8006674:	4660      	mov	r0, ip
 8006676:	60ca      	str	r2, [r1, #12]
 8006678:	461d      	mov	r5, r3
 800667a:	6091      	str	r1, [r2, #8]
 800667c:	e771      	b.n	8006562 <_realloc_r+0x4e>
 800667e:	4293      	cmp	r3, r2
 8006680:	db4c      	blt.n	800671c <_realloc_r+0x208>
 8006682:	465f      	mov	r7, fp
 8006684:	f8db 100c 	ldr.w	r1, [fp, #12]
 8006688:	f857 0f08 	ldr.w	r0, [r7, #8]!
 800668c:	1f2a      	subs	r2, r5, #4
 800668e:	2a24      	cmp	r2, #36	; 0x24
 8006690:	60c1      	str	r1, [r0, #12]
 8006692:	6088      	str	r0, [r1, #8]
 8006694:	f200 80b4 	bhi.w	8006800 <_realloc_r+0x2ec>
 8006698:	2a13      	cmp	r2, #19
 800669a:	bf98      	it	ls
 800669c:	463a      	movls	r2, r7
 800669e:	d920      	bls.n	80066e2 <_realloc_r+0x1ce>
 80066a0:	6821      	ldr	r1, [r4, #0]
 80066a2:	f8cb 1008 	str.w	r1, [fp, #8]
 80066a6:	6861      	ldr	r1, [r4, #4]
 80066a8:	2a1b      	cmp	r2, #27
 80066aa:	f8cb 100c 	str.w	r1, [fp, #12]
 80066ae:	bf9c      	itt	ls
 80066b0:	3408      	addls	r4, #8
 80066b2:	f10b 0210 	addls.w	r2, fp, #16
 80066b6:	d914      	bls.n	80066e2 <_realloc_r+0x1ce>
 80066b8:	68a1      	ldr	r1, [r4, #8]
 80066ba:	f8cb 1010 	str.w	r1, [fp, #16]
 80066be:	68e1      	ldr	r1, [r4, #12]
 80066c0:	2a24      	cmp	r2, #36	; 0x24
 80066c2:	f8cb 1014 	str.w	r1, [fp, #20]
 80066c6:	bf03      	ittte	eq
 80066c8:	6922      	ldreq	r2, [r4, #16]
 80066ca:	f8cb 2018 	streq.w	r2, [fp, #24]
 80066ce:	6961      	ldreq	r1, [r4, #20]
 80066d0:	3410      	addne	r4, #16
 80066d2:	bf11      	iteee	ne
 80066d4:	f10b 0218 	addne.w	r2, fp, #24
 80066d8:	f10b 0220 	addeq.w	r2, fp, #32
 80066dc:	f8cb 101c 	streq.w	r1, [fp, #28]
 80066e0:	3418      	addeq	r4, #24
 80066e2:	6821      	ldr	r1, [r4, #0]
 80066e4:	6011      	str	r1, [r2, #0]
 80066e6:	6861      	ldr	r1, [r4, #4]
 80066e8:	6051      	str	r1, [r2, #4]
 80066ea:	68a1      	ldr	r1, [r4, #8]
 80066ec:	6091      	str	r1, [r2, #8]
 80066ee:	463c      	mov	r4, r7
 80066f0:	461d      	mov	r5, r3
 80066f2:	f8db 0004 	ldr.w	r0, [fp, #4]
 80066f6:	465f      	mov	r7, fp
 80066f8:	e733      	b.n	8006562 <_realloc_r+0x4e>
 80066fa:	19b9      	adds	r1, r7, r6
 80066fc:	f043 0201 	orr.w	r2, r3, #1
 8006700:	ea4c 0606 	orr.w	r6, ip, r6
 8006704:	440b      	add	r3, r1
 8006706:	607e      	str	r6, [r7, #4]
 8006708:	604a      	str	r2, [r1, #4]
 800670a:	685a      	ldr	r2, [r3, #4]
 800670c:	f042 0201 	orr.w	r2, r2, #1
 8006710:	3108      	adds	r1, #8
 8006712:	605a      	str	r2, [r3, #4]
 8006714:	4648      	mov	r0, r9
 8006716:	f7ff f8eb 	bl	80058f0 <_free_r>
 800671a:	e730      	b.n	800657e <_realloc_r+0x6a>
 800671c:	4641      	mov	r1, r8
 800671e:	4648      	mov	r0, r9
 8006720:	f7ff fb6c 	bl	8005dfc <_malloc_r>
 8006724:	4680      	mov	r8, r0
 8006726:	b1d8      	cbz	r0, 8006760 <_realloc_r+0x24c>
 8006728:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800672c:	f023 0201 	bic.w	r2, r3, #1
 8006730:	443a      	add	r2, r7
 8006732:	f1a0 0108 	sub.w	r1, r0, #8
 8006736:	4291      	cmp	r1, r2
 8006738:	f000 80c1 	beq.w	80068be <_realloc_r+0x3aa>
 800673c:	1f2a      	subs	r2, r5, #4
 800673e:	2a24      	cmp	r2, #36	; 0x24
 8006740:	d868      	bhi.n	8006814 <_realloc_r+0x300>
 8006742:	2a13      	cmp	r2, #19
 8006744:	bf9c      	itt	ls
 8006746:	4603      	movls	r3, r0
 8006748:	4622      	movls	r2, r4
 800674a:	d83a      	bhi.n	80067c2 <_realloc_r+0x2ae>
 800674c:	6811      	ldr	r1, [r2, #0]
 800674e:	6019      	str	r1, [r3, #0]
 8006750:	6851      	ldr	r1, [r2, #4]
 8006752:	6059      	str	r1, [r3, #4]
 8006754:	6892      	ldr	r2, [r2, #8]
 8006756:	609a      	str	r2, [r3, #8]
 8006758:	4621      	mov	r1, r4
 800675a:	4648      	mov	r0, r9
 800675c:	f7ff f8c8 	bl	80058f0 <_free_r>
 8006760:	4648      	mov	r0, r9
 8006762:	f7ff fea9 	bl	80064b8 <__malloc_unlock>
 8006766:	4640      	mov	r0, r8
 8006768:	b003      	add	sp, #12
 800676a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800676e:	4611      	mov	r1, r2
 8006770:	b003      	add	sp, #12
 8006772:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006776:	f7ff bb41 	b.w	8005dfc <_malloc_r>
 800677a:	230c      	movs	r3, #12
 800677c:	f8c9 3000 	str.w	r3, [r9]
 8006780:	2000      	movs	r0, #0
 8006782:	e700      	b.n	8006586 <_realloc_r+0x72>
 8006784:	6843      	ldr	r3, [r0, #4]
 8006786:	f023 0e03 	bic.w	lr, r3, #3
 800678a:	f106 0110 	add.w	r1, r6, #16
 800678e:	eb0e 0305 	add.w	r3, lr, r5
 8006792:	428b      	cmp	r3, r1
 8006794:	bfb8      	it	lt
 8006796:	4601      	movlt	r1, r0
 8006798:	f6ff af0f 	blt.w	80065ba <_realloc_r+0xa6>
 800679c:	4437      	add	r7, r6
 800679e:	1b9b      	subs	r3, r3, r6
 80067a0:	f043 0301 	orr.w	r3, r3, #1
 80067a4:	f8ca 7008 	str.w	r7, [sl, #8]
 80067a8:	607b      	str	r3, [r7, #4]
 80067aa:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80067ae:	f003 0301 	and.w	r3, r3, #1
 80067b2:	431e      	orrs	r6, r3
 80067b4:	4648      	mov	r0, r9
 80067b6:	f844 6c04 	str.w	r6, [r4, #-4]
 80067ba:	f7ff fe7d 	bl	80064b8 <__malloc_unlock>
 80067be:	4620      	mov	r0, r4
 80067c0:	e6e1      	b.n	8006586 <_realloc_r+0x72>
 80067c2:	6823      	ldr	r3, [r4, #0]
 80067c4:	6003      	str	r3, [r0, #0]
 80067c6:	6863      	ldr	r3, [r4, #4]
 80067c8:	2a1b      	cmp	r2, #27
 80067ca:	6043      	str	r3, [r0, #4]
 80067cc:	bf9c      	itt	ls
 80067ce:	f104 0208 	addls.w	r2, r4, #8
 80067d2:	f100 0308 	addls.w	r3, r0, #8
 80067d6:	d9b9      	bls.n	800674c <_realloc_r+0x238>
 80067d8:	68a3      	ldr	r3, [r4, #8]
 80067da:	6083      	str	r3, [r0, #8]
 80067dc:	68e3      	ldr	r3, [r4, #12]
 80067de:	2a24      	cmp	r2, #36	; 0x24
 80067e0:	60c3      	str	r3, [r0, #12]
 80067e2:	bf03      	ittte	eq
 80067e4:	6923      	ldreq	r3, [r4, #16]
 80067e6:	6103      	streq	r3, [r0, #16]
 80067e8:	6962      	ldreq	r2, [r4, #20]
 80067ea:	f100 0310 	addne.w	r3, r0, #16
 80067ee:	bf09      	itett	eq
 80067f0:	6142      	streq	r2, [r0, #20]
 80067f2:	f104 0210 	addne.w	r2, r4, #16
 80067f6:	f100 0318 	addeq.w	r3, r0, #24
 80067fa:	f104 0218 	addeq.w	r2, r4, #24
 80067fe:	e7a5      	b.n	800674c <_realloc_r+0x238>
 8006800:	4621      	mov	r1, r4
 8006802:	4638      	mov	r0, r7
 8006804:	461d      	mov	r5, r3
 8006806:	463c      	mov	r4, r7
 8006808:	f7ff fdf2 	bl	80063f0 <memmove>
 800680c:	465f      	mov	r7, fp
 800680e:	f8db 0004 	ldr.w	r0, [fp, #4]
 8006812:	e6a6      	b.n	8006562 <_realloc_r+0x4e>
 8006814:	4621      	mov	r1, r4
 8006816:	f7ff fdeb 	bl	80063f0 <memmove>
 800681a:	e79d      	b.n	8006758 <_realloc_r+0x244>
 800681c:	eb0e 0c03 	add.w	ip, lr, r3
 8006820:	f106 0110 	add.w	r1, r6, #16
 8006824:	458c      	cmp	ip, r1
 8006826:	f6ff af2a 	blt.w	800667e <_realloc_r+0x16a>
 800682a:	465f      	mov	r7, fp
 800682c:	f8db 300c 	ldr.w	r3, [fp, #12]
 8006830:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8006834:	1f2a      	subs	r2, r5, #4
 8006836:	2a24      	cmp	r2, #36	; 0x24
 8006838:	60cb      	str	r3, [r1, #12]
 800683a:	6099      	str	r1, [r3, #8]
 800683c:	d850      	bhi.n	80068e0 <_realloc_r+0x3cc>
 800683e:	2a13      	cmp	r2, #19
 8006840:	bf98      	it	ls
 8006842:	463b      	movls	r3, r7
 8006844:	d920      	bls.n	8006888 <_realloc_r+0x374>
 8006846:	6823      	ldr	r3, [r4, #0]
 8006848:	f8cb 3008 	str.w	r3, [fp, #8]
 800684c:	6863      	ldr	r3, [r4, #4]
 800684e:	2a1b      	cmp	r2, #27
 8006850:	f8cb 300c 	str.w	r3, [fp, #12]
 8006854:	bf9c      	itt	ls
 8006856:	3408      	addls	r4, #8
 8006858:	f10b 0310 	addls.w	r3, fp, #16
 800685c:	d914      	bls.n	8006888 <_realloc_r+0x374>
 800685e:	68a3      	ldr	r3, [r4, #8]
 8006860:	f8cb 3010 	str.w	r3, [fp, #16]
 8006864:	68e3      	ldr	r3, [r4, #12]
 8006866:	2a24      	cmp	r2, #36	; 0x24
 8006868:	f8cb 3014 	str.w	r3, [fp, #20]
 800686c:	bf03      	ittte	eq
 800686e:	6923      	ldreq	r3, [r4, #16]
 8006870:	f8cb 3018 	streq.w	r3, [fp, #24]
 8006874:	6962      	ldreq	r2, [r4, #20]
 8006876:	3410      	addne	r4, #16
 8006878:	bf11      	iteee	ne
 800687a:	f10b 0318 	addne.w	r3, fp, #24
 800687e:	f10b 0320 	addeq.w	r3, fp, #32
 8006882:	f8cb 201c 	streq.w	r2, [fp, #28]
 8006886:	3418      	addeq	r4, #24
 8006888:	6822      	ldr	r2, [r4, #0]
 800688a:	601a      	str	r2, [r3, #0]
 800688c:	6862      	ldr	r2, [r4, #4]
 800688e:	605a      	str	r2, [r3, #4]
 8006890:	68a2      	ldr	r2, [r4, #8]
 8006892:	609a      	str	r2, [r3, #8]
 8006894:	eb0b 0306 	add.w	r3, fp, r6
 8006898:	ebc6 020c 	rsb	r2, r6, ip
 800689c:	f042 0201 	orr.w	r2, r2, #1
 80068a0:	f8ca 3008 	str.w	r3, [sl, #8]
 80068a4:	605a      	str	r2, [r3, #4]
 80068a6:	f8db 3004 	ldr.w	r3, [fp, #4]
 80068aa:	f003 0301 	and.w	r3, r3, #1
 80068ae:	431e      	orrs	r6, r3
 80068b0:	4648      	mov	r0, r9
 80068b2:	f8cb 6004 	str.w	r6, [fp, #4]
 80068b6:	f7ff fdff 	bl	80064b8 <__malloc_unlock>
 80068ba:	4638      	mov	r0, r7
 80068bc:	e663      	b.n	8006586 <_realloc_r+0x72>
 80068be:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80068c2:	f022 0203 	bic.w	r2, r2, #3
 80068c6:	4415      	add	r5, r2
 80068c8:	4618      	mov	r0, r3
 80068ca:	e64a      	b.n	8006562 <_realloc_r+0x4e>
 80068cc:	4621      	mov	r1, r4
 80068ce:	4638      	mov	r0, r7
 80068d0:	4675      	mov	r5, lr
 80068d2:	463c      	mov	r4, r7
 80068d4:	f7ff fd8c 	bl	80063f0 <memmove>
 80068d8:	465f      	mov	r7, fp
 80068da:	f8db 0004 	ldr.w	r0, [fp, #4]
 80068de:	e640      	b.n	8006562 <_realloc_r+0x4e>
 80068e0:	4621      	mov	r1, r4
 80068e2:	4638      	mov	r0, r7
 80068e4:	f8cd c004 	str.w	ip, [sp, #4]
 80068e8:	f7ff fd82 	bl	80063f0 <memmove>
 80068ec:	f8dd c004 	ldr.w	ip, [sp, #4]
 80068f0:	e7d0      	b.n	8006894 <_realloc_r+0x380>
 80068f2:	bf00      	nop

080068f4 <__sread>:
 80068f4:	b510      	push	{r4, lr}
 80068f6:	460c      	mov	r4, r1
 80068f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068fc:	f7fa f8fc 	bl	8000af8 <_read_r>
 8006900:	2800      	cmp	r0, #0
 8006902:	bfab      	itete	ge
 8006904:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 8006906:	89a3      	ldrhlt	r3, [r4, #12]
 8006908:	181b      	addge	r3, r3, r0
 800690a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800690e:	bfac      	ite	ge
 8006910:	6523      	strge	r3, [r4, #80]	; 0x50
 8006912:	81a3      	strhlt	r3, [r4, #12]
 8006914:	bd10      	pop	{r4, pc}
 8006916:	bf00      	nop

08006918 <__swrite>:
 8006918:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800691c:	460c      	mov	r4, r1
 800691e:	8989      	ldrh	r1, [r1, #12]
 8006920:	461d      	mov	r5, r3
 8006922:	05cb      	lsls	r3, r1, #23
 8006924:	4616      	mov	r6, r2
 8006926:	4607      	mov	r7, r0
 8006928:	d506      	bpl.n	8006938 <__swrite+0x20>
 800692a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800692e:	2200      	movs	r2, #0
 8006930:	2302      	movs	r3, #2
 8006932:	f7fa f815 	bl	8000960 <_lseek_r>
 8006936:	89a1      	ldrh	r1, [r4, #12]
 8006938:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 800693c:	81a1      	strh	r1, [r4, #12]
 800693e:	4638      	mov	r0, r7
 8006940:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006944:	4632      	mov	r2, r6
 8006946:	462b      	mov	r3, r5
 8006948:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800694c:	f7fa b964 	b.w	8000c18 <_write_r>

08006950 <__sseek>:
 8006950:	b510      	push	{r4, lr}
 8006952:	460c      	mov	r4, r1
 8006954:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006958:	f7fa f802 	bl	8000960 <_lseek_r>
 800695c:	89a3      	ldrh	r3, [r4, #12]
 800695e:	1c42      	adds	r2, r0, #1
 8006960:	bf0e      	itee	eq
 8006962:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006966:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800696a:	6520      	strne	r0, [r4, #80]	; 0x50
 800696c:	81a3      	strh	r3, [r4, #12]
 800696e:	bd10      	pop	{r4, pc}

08006970 <__sclose>:
 8006970:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006974:	f7f9 bfea 	b.w	800094c <_close_r>

08006978 <__swbuf_r>:
 8006978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800697a:	460d      	mov	r5, r1
 800697c:	4614      	mov	r4, r2
 800697e:	4607      	mov	r7, r0
 8006980:	b110      	cbz	r0, 8006988 <__swbuf_r+0x10>
 8006982:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8006984:	2b00      	cmp	r3, #0
 8006986:	d046      	beq.n	8006a16 <__swbuf_r+0x9e>
 8006988:	89a2      	ldrh	r2, [r4, #12]
 800698a:	69a0      	ldr	r0, [r4, #24]
 800698c:	b293      	uxth	r3, r2
 800698e:	60a0      	str	r0, [r4, #8]
 8006990:	0718      	lsls	r0, r3, #28
 8006992:	d52d      	bpl.n	80069f0 <__swbuf_r+0x78>
 8006994:	6926      	ldr	r6, [r4, #16]
 8006996:	2e00      	cmp	r6, #0
 8006998:	d02a      	beq.n	80069f0 <__swbuf_r+0x78>
 800699a:	0499      	lsls	r1, r3, #18
 800699c:	bf5f      	itttt	pl
 800699e:	6e63      	ldrpl	r3, [r4, #100]	; 0x64
 80069a0:	f423 5300 	bicpl.w	r3, r3, #8192	; 0x2000
 80069a4:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 80069a8:	6663      	strpl	r3, [r4, #100]	; 0x64
 80069aa:	6823      	ldr	r3, [r4, #0]
 80069ac:	bf58      	it	pl
 80069ae:	81a2      	strhpl	r2, [r4, #12]
 80069b0:	6962      	ldr	r2, [r4, #20]
 80069b2:	1b9e      	subs	r6, r3, r6
 80069b4:	4296      	cmp	r6, r2
 80069b6:	b2ed      	uxtb	r5, r5
 80069b8:	bfb8      	it	lt
 80069ba:	3601      	addlt	r6, #1
 80069bc:	da22      	bge.n	8006a04 <__swbuf_r+0x8c>
 80069be:	68a2      	ldr	r2, [r4, #8]
 80069c0:	1c59      	adds	r1, r3, #1
 80069c2:	3a01      	subs	r2, #1
 80069c4:	60a2      	str	r2, [r4, #8]
 80069c6:	6021      	str	r1, [r4, #0]
 80069c8:	701d      	strb	r5, [r3, #0]
 80069ca:	6963      	ldr	r3, [r4, #20]
 80069cc:	42b3      	cmp	r3, r6
 80069ce:	d006      	beq.n	80069de <__swbuf_r+0x66>
 80069d0:	89a3      	ldrh	r3, [r4, #12]
 80069d2:	07db      	lsls	r3, r3, #31
 80069d4:	d501      	bpl.n	80069da <__swbuf_r+0x62>
 80069d6:	2d0a      	cmp	r5, #10
 80069d8:	d001      	beq.n	80069de <__swbuf_r+0x66>
 80069da:	4628      	mov	r0, r5
 80069dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80069de:	4638      	mov	r0, r7
 80069e0:	4621      	mov	r1, r4
 80069e2:	f7fe fe97 	bl	8005714 <_fflush_r>
 80069e6:	2800      	cmp	r0, #0
 80069e8:	d0f7      	beq.n	80069da <__swbuf_r+0x62>
 80069ea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80069ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80069f0:	4638      	mov	r0, r7
 80069f2:	4621      	mov	r1, r4
 80069f4:	f000 f812 	bl	8006a1c <__swsetup_r>
 80069f8:	2800      	cmp	r0, #0
 80069fa:	d1f6      	bne.n	80069ea <__swbuf_r+0x72>
 80069fc:	89a2      	ldrh	r2, [r4, #12]
 80069fe:	6926      	ldr	r6, [r4, #16]
 8006a00:	b293      	uxth	r3, r2
 8006a02:	e7ca      	b.n	800699a <__swbuf_r+0x22>
 8006a04:	4638      	mov	r0, r7
 8006a06:	4621      	mov	r1, r4
 8006a08:	f7fe fe84 	bl	8005714 <_fflush_r>
 8006a0c:	2800      	cmp	r0, #0
 8006a0e:	d1ec      	bne.n	80069ea <__swbuf_r+0x72>
 8006a10:	6823      	ldr	r3, [r4, #0]
 8006a12:	2601      	movs	r6, #1
 8006a14:	e7d3      	b.n	80069be <__swbuf_r+0x46>
 8006a16:	f7fe fe99 	bl	800574c <__sinit>
 8006a1a:	e7b5      	b.n	8006988 <__swbuf_r+0x10>

08006a1c <__swsetup_r>:
 8006a1c:	b538      	push	{r3, r4, r5, lr}
 8006a1e:	f240 6330 	movw	r3, #1584	; 0x630
 8006a22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006a26:	4605      	mov	r5, r0
 8006a28:	6818      	ldr	r0, [r3, #0]
 8006a2a:	460c      	mov	r4, r1
 8006a2c:	b110      	cbz	r0, 8006a34 <__swsetup_r+0x18>
 8006a2e:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8006a30:	2a00      	cmp	r2, #0
 8006a32:	d036      	beq.n	8006aa2 <__swsetup_r+0x86>
 8006a34:	89a2      	ldrh	r2, [r4, #12]
 8006a36:	b293      	uxth	r3, r2
 8006a38:	0718      	lsls	r0, r3, #28
 8006a3a:	d50c      	bpl.n	8006a56 <__swsetup_r+0x3a>
 8006a3c:	6921      	ldr	r1, [r4, #16]
 8006a3e:	b1a9      	cbz	r1, 8006a6c <__swsetup_r+0x50>
 8006a40:	f013 0201 	ands.w	r2, r3, #1
 8006a44:	d01e      	beq.n	8006a84 <__swsetup_r+0x68>
 8006a46:	6963      	ldr	r3, [r4, #20]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	425b      	negs	r3, r3
 8006a4c:	61a3      	str	r3, [r4, #24]
 8006a4e:	60a2      	str	r2, [r4, #8]
 8006a50:	b1f1      	cbz	r1, 8006a90 <__swsetup_r+0x74>
 8006a52:	2000      	movs	r0, #0
 8006a54:	bd38      	pop	{r3, r4, r5, pc}
 8006a56:	06d9      	lsls	r1, r3, #27
 8006a58:	d53b      	bpl.n	8006ad2 <__swsetup_r+0xb6>
 8006a5a:	075b      	lsls	r3, r3, #29
 8006a5c:	d424      	bmi.n	8006aa8 <__swsetup_r+0x8c>
 8006a5e:	6921      	ldr	r1, [r4, #16]
 8006a60:	f042 0308 	orr.w	r3, r2, #8
 8006a64:	81a3      	strh	r3, [r4, #12]
 8006a66:	b29b      	uxth	r3, r3
 8006a68:	2900      	cmp	r1, #0
 8006a6a:	d1e9      	bne.n	8006a40 <__swsetup_r+0x24>
 8006a6c:	f403 7220 	and.w	r2, r3, #640	; 0x280
 8006a70:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8006a74:	d0e4      	beq.n	8006a40 <__swsetup_r+0x24>
 8006a76:	4621      	mov	r1, r4
 8006a78:	4628      	mov	r0, r5
 8006a7a:	f000 f87d 	bl	8006b78 <__smakebuf_r>
 8006a7e:	89a3      	ldrh	r3, [r4, #12]
 8006a80:	6921      	ldr	r1, [r4, #16]
 8006a82:	e7dd      	b.n	8006a40 <__swsetup_r+0x24>
 8006a84:	0798      	lsls	r0, r3, #30
 8006a86:	bf58      	it	pl
 8006a88:	6962      	ldrpl	r2, [r4, #20]
 8006a8a:	60a2      	str	r2, [r4, #8]
 8006a8c:	2900      	cmp	r1, #0
 8006a8e:	d1e0      	bne.n	8006a52 <__swsetup_r+0x36>
 8006a90:	89a3      	ldrh	r3, [r4, #12]
 8006a92:	061a      	lsls	r2, r3, #24
 8006a94:	d5dd      	bpl.n	8006a52 <__swsetup_r+0x36>
 8006a96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a9a:	81a3      	strh	r3, [r4, #12]
 8006a9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006aa0:	bd38      	pop	{r3, r4, r5, pc}
 8006aa2:	f7fe fe53 	bl	800574c <__sinit>
 8006aa6:	e7c5      	b.n	8006a34 <__swsetup_r+0x18>
 8006aa8:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006aaa:	b149      	cbz	r1, 8006ac0 <__swsetup_r+0xa4>
 8006aac:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8006ab0:	4299      	cmp	r1, r3
 8006ab2:	d003      	beq.n	8006abc <__swsetup_r+0xa0>
 8006ab4:	4628      	mov	r0, r5
 8006ab6:	f7fe ff1b 	bl	80058f0 <_free_r>
 8006aba:	89a2      	ldrh	r2, [r4, #12]
 8006abc:	2300      	movs	r3, #0
 8006abe:	6323      	str	r3, [r4, #48]	; 0x30
 8006ac0:	f022 0224 	bic.w	r2, r2, #36	; 0x24
 8006ac4:	6921      	ldr	r1, [r4, #16]
 8006ac6:	0412      	lsls	r2, r2, #16
 8006ac8:	2300      	movs	r3, #0
 8006aca:	0c12      	lsrs	r2, r2, #16
 8006acc:	e884 000a 	stmia.w	r4, {r1, r3}
 8006ad0:	e7c6      	b.n	8006a60 <__swsetup_r+0x44>
 8006ad2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006ad6:	2309      	movs	r3, #9
 8006ad8:	602b      	str	r3, [r5, #0]
 8006ada:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006ade:	81a2      	strh	r2, [r4, #12]
 8006ae0:	bd38      	pop	{r3, r4, r5, pc}
 8006ae2:	bf00      	nop

08006ae4 <_fclose_r>:
 8006ae4:	b570      	push	{r4, r5, r6, lr}
 8006ae6:	460c      	mov	r4, r1
 8006ae8:	4605      	mov	r5, r0
 8006aea:	b131      	cbz	r1, 8006afa <_fclose_r+0x16>
 8006aec:	b110      	cbz	r0, 8006af4 <_fclose_r+0x10>
 8006aee:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d030      	beq.n	8006b56 <_fclose_r+0x72>
 8006af4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006af8:	b90b      	cbnz	r3, 8006afe <_fclose_r+0x1a>
 8006afa:	2000      	movs	r0, #0
 8006afc:	bd70      	pop	{r4, r5, r6, pc}
 8006afe:	4628      	mov	r0, r5
 8006b00:	4621      	mov	r1, r4
 8006b02:	f7fe fe07 	bl	8005714 <_fflush_r>
 8006b06:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006b08:	4606      	mov	r6, r0
 8006b0a:	b13b      	cbz	r3, 8006b1c <_fclose_r+0x38>
 8006b0c:	4628      	mov	r0, r5
 8006b0e:	69e1      	ldr	r1, [r4, #28]
 8006b10:	4798      	blx	r3
 8006b12:	ea36 0620 	bics.w	r6, r6, r0, asr #32
 8006b16:	bf28      	it	cs
 8006b18:	f04f 36ff 	movcs.w	r6, #4294967295	; 0xffffffff
 8006b1c:	89a3      	ldrh	r3, [r4, #12]
 8006b1e:	061b      	lsls	r3, r3, #24
 8006b20:	d41c      	bmi.n	8006b5c <_fclose_r+0x78>
 8006b22:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006b24:	b141      	cbz	r1, 8006b38 <_fclose_r+0x54>
 8006b26:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8006b2a:	4299      	cmp	r1, r3
 8006b2c:	d002      	beq.n	8006b34 <_fclose_r+0x50>
 8006b2e:	4628      	mov	r0, r5
 8006b30:	f7fe fede 	bl	80058f0 <_free_r>
 8006b34:	2300      	movs	r3, #0
 8006b36:	6323      	str	r3, [r4, #48]	; 0x30
 8006b38:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8006b3a:	b121      	cbz	r1, 8006b46 <_fclose_r+0x62>
 8006b3c:	4628      	mov	r0, r5
 8006b3e:	f7fe fed7 	bl	80058f0 <_free_r>
 8006b42:	2300      	movs	r3, #0
 8006b44:	6463      	str	r3, [r4, #68]	; 0x44
 8006b46:	f7fe fe7d 	bl	8005844 <__sfp_lock_acquire>
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	81a3      	strh	r3, [r4, #12]
 8006b4e:	f7fe fe7b 	bl	8005848 <__sfp_lock_release>
 8006b52:	4630      	mov	r0, r6
 8006b54:	bd70      	pop	{r4, r5, r6, pc}
 8006b56:	f7fe fdf9 	bl	800574c <__sinit>
 8006b5a:	e7cb      	b.n	8006af4 <_fclose_r+0x10>
 8006b5c:	4628      	mov	r0, r5
 8006b5e:	6921      	ldr	r1, [r4, #16]
 8006b60:	f7fe fec6 	bl	80058f0 <_free_r>
 8006b64:	e7dd      	b.n	8006b22 <_fclose_r+0x3e>
 8006b66:	bf00      	nop

08006b68 <fclose>:
 8006b68:	f240 6330 	movw	r3, #1584	; 0x630
 8006b6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006b70:	4601      	mov	r1, r0
 8006b72:	6818      	ldr	r0, [r3, #0]
 8006b74:	f7ff bfb6 	b.w	8006ae4 <_fclose_r>

08006b78 <__smakebuf_r>:
 8006b78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b7a:	898b      	ldrh	r3, [r1, #12]
 8006b7c:	b29a      	uxth	r2, r3
 8006b7e:	0796      	lsls	r6, r2, #30
 8006b80:	b091      	sub	sp, #68	; 0x44
 8006b82:	460c      	mov	r4, r1
 8006b84:	4605      	mov	r5, r0
 8006b86:	d43a      	bmi.n	8006bfe <__smakebuf_r+0x86>
 8006b88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b8c:	2900      	cmp	r1, #0
 8006b8e:	db17      	blt.n	8006bc0 <__smakebuf_r+0x48>
 8006b90:	aa01      	add	r2, sp, #4
 8006b92:	f7f9 fede 	bl	8000952 <_fstat_r>
 8006b96:	2800      	cmp	r0, #0
 8006b98:	db10      	blt.n	8006bbc <__smakebuf_r+0x44>
 8006b9a:	9b02      	ldr	r3, [sp, #8]
 8006b9c:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8006ba0:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
 8006ba4:	424f      	negs	r7, r1
 8006ba6:	414f      	adcs	r7, r1
 8006ba8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006bac:	d02f      	beq.n	8006c0e <__smakebuf_r+0x96>
 8006bae:	89a3      	ldrh	r3, [r4, #12]
 8006bb0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006bb4:	81a3      	strh	r3, [r4, #12]
 8006bb6:	f44f 6680 	mov.w	r6, #1024	; 0x400
 8006bba:	e00b      	b.n	8006bd4 <__smakebuf_r+0x5c>
 8006bbc:	89a3      	ldrh	r3, [r4, #12]
 8006bbe:	b29a      	uxth	r2, r3
 8006bc0:	f012 0f80 	tst.w	r2, #128	; 0x80
 8006bc4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006bc8:	81a3      	strh	r3, [r4, #12]
 8006bca:	bf14      	ite	ne
 8006bcc:	2640      	movne	r6, #64	; 0x40
 8006bce:	f44f 6680 	moveq.w	r6, #1024	; 0x400
 8006bd2:	2700      	movs	r7, #0
 8006bd4:	4628      	mov	r0, r5
 8006bd6:	4631      	mov	r1, r6
 8006bd8:	f7ff f910 	bl	8005dfc <_malloc_r>
 8006bdc:	2800      	cmp	r0, #0
 8006bde:	d030      	beq.n	8006c42 <__smakebuf_r+0xca>
 8006be0:	89a2      	ldrh	r2, [r4, #12]
 8006be2:	f245 7341 	movw	r3, #22337	; 0x5741
 8006be6:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006bea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006bee:	63eb      	str	r3, [r5, #60]	; 0x3c
 8006bf0:	6020      	str	r0, [r4, #0]
 8006bf2:	6120      	str	r0, [r4, #16]
 8006bf4:	6166      	str	r6, [r4, #20]
 8006bf6:	81a2      	strh	r2, [r4, #12]
 8006bf8:	b9bf      	cbnz	r7, 8006c2a <__smakebuf_r+0xb2>
 8006bfa:	b011      	add	sp, #68	; 0x44
 8006bfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bfe:	f101 0343 	add.w	r3, r1, #67	; 0x43
 8006c02:	2201      	movs	r2, #1
 8006c04:	600b      	str	r3, [r1, #0]
 8006c06:	610b      	str	r3, [r1, #16]
 8006c08:	614a      	str	r2, [r1, #20]
 8006c0a:	b011      	add	sp, #68	; 0x44
 8006c0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c0e:	f646 1351 	movw	r3, #26961	; 0x6951
 8006c12:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8006c14:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006c18:	429a      	cmp	r2, r3
 8006c1a:	d1c8      	bne.n	8006bae <__smakebuf_r+0x36>
 8006c1c:	89a3      	ldrh	r3, [r4, #12]
 8006c1e:	f44f 6680 	mov.w	r6, #1024	; 0x400
 8006c22:	4333      	orrs	r3, r6
 8006c24:	81a3      	strh	r3, [r4, #12]
 8006c26:	64e6      	str	r6, [r4, #76]	; 0x4c
 8006c28:	e7d4      	b.n	8006bd4 <__smakebuf_r+0x5c>
 8006c2a:	4628      	mov	r0, r5
 8006c2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c30:	f7f9 fe94 	bl	800095c <_isatty_r>
 8006c34:	2800      	cmp	r0, #0
 8006c36:	d0e0      	beq.n	8006bfa <__smakebuf_r+0x82>
 8006c38:	89a3      	ldrh	r3, [r4, #12]
 8006c3a:	f043 0301 	orr.w	r3, r3, #1
 8006c3e:	81a3      	strh	r3, [r4, #12]
 8006c40:	e7db      	b.n	8006bfa <__smakebuf_r+0x82>
 8006c42:	89a3      	ldrh	r3, [r4, #12]
 8006c44:	059a      	lsls	r2, r3, #22
 8006c46:	d4d8      	bmi.n	8006bfa <__smakebuf_r+0x82>
 8006c48:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006c4c:	f043 0302 	orr.w	r3, r3, #2
 8006c50:	2101      	movs	r1, #1
 8006c52:	81a3      	strh	r3, [r4, #12]
 8006c54:	6022      	str	r2, [r4, #0]
 8006c56:	6122      	str	r2, [r4, #16]
 8006c58:	6161      	str	r1, [r4, #20]
 8006c5a:	e7ce      	b.n	8006bfa <__smakebuf_r+0x82>

08006c5c <_init>:
 8006c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c5e:	bf00      	nop
 8006c60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c62:	bc08      	pop	{r3}
 8006c64:	469e      	mov	lr, r3
 8006c66:	4770      	bx	lr

08006c68 <_fini>:
 8006c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c6a:	bf00      	nop
 8006c6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c6e:	bc08      	pop	{r3}
 8006c70:	469e      	mov	lr, r3
 8006c72:	4770      	bx	lr
