Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Thu May 18 20:17:05 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stopwatch_top_control_sets_placed.rpt
| Design       : stopwatch_top
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              27 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+-------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|           Clock Signal           |                  Enable Signal                  |                 Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+-------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|  nolabel_line31/clk_10HZ_reg_n_0 |                                                 |                                                 |                2 |              3 |         1.50 |
|  nolabel_line31/clk_10HZ_reg_n_0 |                                                 | nolabel_line31/nolabel_line45/d0_reg[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  nolabel_line31/clk_10HZ_reg_n_0 | nolabel_line31/nolabel_line45/d1_reg[3]_i_2_n_0 | nolabel_line31/nolabel_line45/d1_reg[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  nolabel_line31/clk_10HZ_reg_n_0 | nolabel_line31/nolabel_line45/d2_reg_0          | nolabel_line31/nolabel_line45/d3_reg[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                   |                                                 |                                                 |                6 |             19 |         3.17 |
|  clk_IBUF_BUFG                   |                                                 | nolabel_line31/clear                            |                6 |             23 |         3.83 |
+----------------------------------+-------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+


