[2025-09-17 21:47:49] START suite=gap trace=429.mcf-192B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/429.mcf-192B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 3564169 heartbeat IPC: 2.806 cumulative IPC: 2.806 (Simulation time: 00 hr 00 min 51 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 6978528 cumulative IPC: 2.866 (Simulation time: 00 hr 01 min 41 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 6978528 cumulative IPC: 2.866 (Simulation time: 00 hr 01 min 41 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 6978529 heartbeat IPC: 2.929 cumulative IPC: 5 (Simulation time: 00 hr 01 min 41 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 75439951 heartbeat IPC: 0.1461 cumulative IPC: 0.1461 (Simulation time: 00 hr 07 min 45 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 144969021 heartbeat IPC: 0.1438 cumulative IPC: 0.1449 (Simulation time: 00 hr 13 min 37 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 214058540 heartbeat IPC: 0.1447 cumulative IPC: 0.1449 (Simulation time: 00 hr 19 min 11 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 281410056 heartbeat IPC: 0.1485 cumulative IPC: 0.1458 (Simulation time: 00 hr 24 min 46 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 350897831 heartbeat IPC: 0.1439 cumulative IPC: 0.1454 (Simulation time: 00 hr 28 min 48 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 429334876 heartbeat IPC: 0.1275 cumulative IPC: 0.1421 (Simulation time: 00 hr 32 min 32 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 497594336 heartbeat IPC: 0.1465 cumulative IPC: 0.1427 (Simulation time: 00 hr 36 min 32 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 565288942 heartbeat IPC: 0.1477 cumulative IPC: 0.1433 (Simulation time: 00 hr 41 min 48 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 634507911 heartbeat IPC: 0.1445 cumulative IPC: 0.1434 (Simulation time: 00 hr 47 min 05 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 696835968 cumulative IPC: 0.1435 (Simulation time: 00 hr 50 min 23 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 696835968 cumulative IPC: 0.1435 (Simulation time: 00 hr 50 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/429.mcf-192B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.1435 instructions: 100000001 cycles: 696835968
CPU 0 Branch Prediction Accuracy: 90.81% MPKI: 22.09 Average ROB Occupancy at Mispredict: 23.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.02127
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 22.07
BRANCH_DIRECT_CALL: 1e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 1e-05


====Backend Stall Breakdown====
ROB_STALL: 905380
LQ_STALL: 25730
SQ_STALL: 153


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 290.2136
REPLAY_LOAD: 88.79026
NON_REPLAY_LOAD: 37.19128

== Total ==
ADDR_TRANS: 243199
REPLAY_LOAD: 94828
NON_REPLAY_LOAD: 567353

== Counts ==
ADDR_TRANS: 838
REPLAY_LOAD: 1068
NON_REPLAY_LOAD: 15255

cpu0->cpu0_STLB TOTAL        ACCESS:   14580197 HIT:   14295593 MISS:     284604 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:   14580197 HIT:   14295593 MISS:     284604 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 419.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   15025697 HIT:    4024834 MISS:   11000863 MSHR_MERGE:        847
cpu0->cpu0_L2C LOAD         ACCESS:   14284710 HIT:    3921099 MISS:   10363611 MSHR_MERGE:         19
cpu0->cpu0_L2C RFO          ACCESS:       7795 HIT:       1777 MISS:       6018 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:       5169 HIT:        852 MISS:       4317 MSHR_MERGE:        828
cpu0->cpu0_L2C WRITE        ACCESS:      75226 HIT:      75226 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     652797 HIT:      25880 MISS:     626917 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:       2782 ISSUED:       2782 USEFUL:       1070 USELESS:        401
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 87.82 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1321313 HIT:    1321310 MISS:          3 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    1321313 HIT:    1321310 MISS:          3 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 102.3 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   25498180 HIT:    6636874 MISS:   18861306 MSHR_MERGE:    3913621
cpu0->cpu0_L1D LOAD         ACCESS:   24699708 HIT:    6505741 MISS:   18193967 MSHR_MERGE:    3909261
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:       3181 HIT:        720 MISS:       2461 MSHR_MERGE:         74
cpu0->cpu0_L1D WRITE        ACCESS:     126989 HIT:     118228 MISS:       8761 MSHR_MERGE:        966
cpu0->cpu0_L1D TRANSLATION  ACCESS:     668302 HIT:      12185 MISS:     656117 MSHR_MERGE:       3320
cpu0->cpu0_L1D PREFETCH REQUESTED:       3181 ISSUED:       3181 USEFUL:        436 USELESS:       1932
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.56 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:     970302 HIT:     970301 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:     970302 HIT:     970301 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 693 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24818747 HIT:    6361905 MISS:   18456842 MSHR_MERGE:    3876647
cpu0->cpu0_DTLB LOAD         ACCESS:   24818747 HIT:    6361905 MISS:   18456842 MSHR_MERGE:    3876647
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 13.13 cycles
cpu0->LLC TOTAL        ACCESS:   11070295 HIT:    3160310 MISS:    7909985 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:   10363592 HIT:    2929218 MISS:    7434374 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       6018 HIT:       1485 MISS:       4533 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:       3489 HIT:        316 MISS:       3173 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      70280 HIT:      70133 MISS:        147 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     626916 HIT:     159158 MISS:     467758 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 104.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1524
  ROW_BUFFER_MISS:    7908309
  AVG DBUS CONGESTED CYCLE: 3.237
Channel 0 WQ ROW_BUFFER_HIT:      18344
  ROW_BUFFER_MISS:      47209
  FULL:          0
Channel 0 REFRESHES ISSUED:      58070

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1053379      3561393      2639640      7066777
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          255         2046         5831        16926
  STLB miss resolved @ L2C                0          137         4609         8019        23821
  STLB miss resolved @ LLC                0          208        10924        51142       172561
  STLB miss resolved @ MEM                0          722        38177       166440       383773

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            3
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            2
[2025-09-17 22:38:12] END   suite=gap trace=429.mcf-192B (rc=0)
