vendor_name = ModelSim
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/XOR_4bit.qip
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/XOR_4bit.vhd
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/MULT_10000.qip
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/MULT_10000.vhd
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/FF_LNUM.qip
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/FF_LNUM.vhd
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/FF_BUTTON.qip
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/FF_BUTTON.vhd
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/FF_1bit.qip
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/FF_1bit.vhd
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/DEC_LED.qip
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/DEC_LED.vhd
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/CNT_1ms.qip
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/CNT_1ms.vhd
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/CNT_16bit.qip
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/CNT_16bit.vhd
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/AND_16bit.qip
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/AND_16bit.vhd
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/AND_15bit.qip
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/AND_15bit.vhd
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/ADD_45535.qip
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/ADD_45535.vhd
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/reflexes_DP.bdf
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/random_10000.bdf
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/rshifter_14.vhd
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/reflexes_CU.vhd
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/reflexes.vhd
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/mux_2to1.vhd
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/mux4to1_1bit.vhd
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/mux2to1_1bit.vhd
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/db/reflexes.cbx.xml
source_file = 1, c:/altera/11.1sp2/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/11.1sp2/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/11.1sp2/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/11.1sp2/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_and.tdf
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/aglobal111.inc
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/db/cntr_lpi.tdf
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_ff.tdf
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_decode.tdf
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/declut.inc
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/db/decode_uqf.tdf
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/db/cntr_3pj.tdf
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/db/add_sub_fph.tdf
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/mpar_add.tdf
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/db/add_sub_9ch.tdf
source_file = 1, C:/Users/Edoardo Bollea/Desktop/RR_project/reflexes/reflexes_quartus/db/add_sub_4ch.tdf
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/altshift.tdf
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_xor.tdf
design_name = reflexes
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[10]~12\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[10]~12, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[1]|auto_generated|op_1~0\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[1]|auto_generated|op_1~0, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[1]|auto_generated|op_1~2\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[1]|auto_generated|op_1~2, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[1]|auto_generated|op_1~4\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[1]|auto_generated|op_1~4, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[15]~22\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[15]~22, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[1]|auto_generated|op_1~8\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[1]|auto_generated|op_1~8, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[1]|auto_generated|op_1~10\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[1]|auto_generated|op_1~10, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[1]|auto_generated|op_1~16\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[1]|auto_generated|op_1~16, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[1]|auto_generated|op_1~20\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[1]|auto_generated|op_1~20, reflexes, 1
instance = comp, \b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_reg_bit1a[5]\, b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_reg_bit1a[5], reflexes, 1
instance = comp, \b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_comb_bita5\, b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_comb_bita5, reflexes, 1
instance = comp, \b2v_inst1|inst22|lpm_and_component|and_node[0][15]~3\, b2v_inst1|inst22|lpm_and_component|and_node[0][15]~3, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[1][10]~0\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[1][10]~0, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[1][9]~3\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[1][9]~3, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[0][10]~6\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[0][10]~6, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[0][9]~7\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[0][9]~7, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[1][11]~9\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[1][11]~9, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[1][12]~11\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[1][12]~11, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[1][13]~13\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[1][13]~13, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[2][9]~15\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[2][9]~15, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[1][14]~16\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[1][14]~16, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[2][11]~19\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[2][11]~19, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[3][9]~24\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[3][9]~24, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[2][14]~25\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[2][14]~25, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[2][15]~26\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[2][15]~26, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[2][16]~27\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[2][16]~27, reflexes, 1
instance = comp, \b2v_inst1|inst23|lpm_and_component|and_node[0][14]~3\, b2v_inst1|inst23|lpm_and_component|and_node[0][14]~3, reflexes, 1
instance = comp, \KEY2~I\, KEY2, reflexes, 1
instance = comp, \KEY3~I\, KEY3, reflexes, 1
instance = comp, \CK~I\, CK, reflexes, 1
instance = comp, \CK~clkctrl\, CK~clkctrl, reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_comb_bita0\, b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_comb_bita0, reflexes, 1
instance = comp, \FIN~I\, FIN, reflexes, 1
instance = comp, \RST~I\, RST, reflexes, 1
instance = comp, \b2v_inst|PRESENT_STATE~21\, b2v_inst|PRESENT_STATE~21, reflexes, 1
instance = comp, \b2v_inst|PRESENT_STATE.END_STATE\, b2v_inst|PRESENT_STATE.END_STATE, reflexes, 1
instance = comp, \b2v_inst|PRESENT_STATE~19\, b2v_inst|PRESENT_STATE~19, reflexes, 1
instance = comp, \b2v_inst|PRESENT_STATE.RESET\, b2v_inst|PRESENT_STATE.RESET, reflexes, 1
instance = comp, \b2v_inst1|inst24|lpm_add_sub_component|auto_generated|result[0]~0\, b2v_inst1|inst24|lpm_add_sub_component|auto_generated|result[0]~0, reflexes, 1
instance = comp, \b2v_inst1|inst24|lpm_add_sub_component|auto_generated|op_1~30\, b2v_inst1|inst24|lpm_add_sub_component|auto_generated|op_1~30, reflexes, 1
instance = comp, \LNUMAV~I\, LNUMAV, reflexes, 1
instance = comp, \b2v_inst|PRESENT_STATE~22\, b2v_inst|PRESENT_STATE~22, reflexes, 1
instance = comp, \b2v_inst|PRESENT_STATE.IDLE_1\, b2v_inst|PRESENT_STATE.IDLE_1, reflexes, 1
instance = comp, \b2v_inst|PRESENT_STATE~20\, b2v_inst|PRESENT_STATE~20, reflexes, 1
instance = comp, \b2v_inst|PRESENT_STATE.LOAD_LED_TIME\, b2v_inst|PRESENT_STATE.LOAD_LED_TIME, reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[15]~0\, b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[15]~0, reflexes, 1
instance = comp, \b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_comb_bita0\, b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_comb_bita0, reflexes, 1
instance = comp, \~GND\, ~GND, reflexes, 1
instance = comp, \b2v_inst|WideOr3\, b2v_inst|WideOr3, reflexes, 1
instance = comp, \b2v_inst1|inst3|lpm_counter_component|auto_generated|_~0\, b2v_inst1|inst3|lpm_counter_component|auto_generated|_~0, reflexes, 1
instance = comp, \b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_reg_bit1a[0]\, b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_reg_bit1a[0], reflexes, 1
instance = comp, \b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_comb_bita1\, b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_comb_bita1, reflexes, 1
instance = comp, \b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_reg_bit1a[1]\, b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_reg_bit1a[1], reflexes, 1
instance = comp, \b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_comb_bita2\, b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_comb_bita2, reflexes, 1
instance = comp, \b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_reg_bit1a[2]\, b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_reg_bit1a[2], reflexes, 1
instance = comp, \b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_comb_bita3\, b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_comb_bita3, reflexes, 1
instance = comp, \b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_comb_bita4\, b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_comb_bita4, reflexes, 1
instance = comp, \b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_reg_bit1a[4]\, b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_reg_bit1a[4], reflexes, 1
instance = comp, \b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_comb_bita6\, b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_comb_bita6, reflexes, 1
instance = comp, \b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_comb_bita7\, b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_comb_bita7, reflexes, 1
instance = comp, \b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_reg_bit1a[7]\, b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_reg_bit1a[7], reflexes, 1
instance = comp, \b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_comb_bita8\, b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_comb_bita8, reflexes, 1
instance = comp, \b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_comb_bita9\, b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_comb_bita9, reflexes, 1
instance = comp, \b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_reg_bit1a[9]\, b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_reg_bit1a[9], reflexes, 1
instance = comp, \b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_comb_bita10\, b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_comb_bita10, reflexes, 1
instance = comp, \b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_comb_bita11\, b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_comb_bita11, reflexes, 1
instance = comp, \b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_reg_bit1a[11]\, b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_reg_bit1a[11], reflexes, 1
instance = comp, \b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_comb_bita12\, b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_comb_bita12, reflexes, 1
instance = comp, \b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_comb_bita13\, b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_comb_bita13, reflexes, 1
instance = comp, \b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_reg_bit1a[13]\, b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_reg_bit1a[13], reflexes, 1
instance = comp, \b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_comb_bita14\, b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_comb_bita14, reflexes, 1
instance = comp, \b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_reg_bit1a[14]\, b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_reg_bit1a[14], reflexes, 1
instance = comp, \b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_reg_bit1a[12]\, b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_reg_bit1a[12], reflexes, 1
instance = comp, \b2v_inst1|inst23|lpm_and_component|and_node[0][14]~0\, b2v_inst1|inst23|lpm_and_component|and_node[0][14]~0, reflexes, 1
instance = comp, \b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_reg_bit1a[8]\, b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_reg_bit1a[8], reflexes, 1
instance = comp, \b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_reg_bit1a[10]\, b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_reg_bit1a[10], reflexes, 1
instance = comp, \b2v_inst1|inst23|lpm_and_component|and_node[0][14]~1\, b2v_inst1|inst23|lpm_and_component|and_node[0][14]~1, reflexes, 1
instance = comp, \b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_reg_bit1a[6]\, b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_reg_bit1a[6], reflexes, 1
instance = comp, \b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_reg_bit1a[3]\, b2v_inst1|inst3|lpm_counter_component|auto_generated|counter_reg_bit1a[3], reflexes, 1
instance = comp, \b2v_inst1|inst23|lpm_and_component|and_node[0][14]~2\, b2v_inst1|inst23|lpm_and_component|and_node[0][14]~2, reflexes, 1
instance = comp, \b2v_inst1|inst23|lpm_and_component|and_node[0][14]~4\, b2v_inst1|inst23|lpm_and_component|and_node[0][14]~4, reflexes, 1
instance = comp, \b2v_inst|PRESENT_STATE~17\, b2v_inst|PRESENT_STATE~17, reflexes, 1
instance = comp, \b2v_inst|PRESENT_STATE~18\, b2v_inst|PRESENT_STATE~18, reflexes, 1
instance = comp, \b2v_inst|PRESENT_STATE.IDLE_2\, b2v_inst|PRESENT_STATE.IDLE_2, reflexes, 1
instance = comp, \KEY0~I\, KEY0, reflexes, 1
instance = comp, \LNUM[0]~I\, LNUM[0], reflexes, 1
instance = comp, \b2v_inst|EN_FF_LNUM\, b2v_inst|EN_FF_LNUM, reflexes, 1
instance = comp, \b2v_inst1|inst1|lpm_ff_component|dffs[0]\, b2v_inst1|inst1|lpm_ff_component|dffs[0], reflexes, 1
instance = comp, \LNUM[1]~I\, LNUM[1], reflexes, 1
instance = comp, \b2v_inst1|inst1|lpm_ff_component|dffs[1]\, b2v_inst1|inst1|lpm_ff_component|dffs[1], reflexes, 1
instance = comp, \b2v_inst1|MUX_KEY|O~0\, b2v_inst1|MUX_KEY|O~0, reflexes, 1
instance = comp, \KEY1~I\, KEY1, reflexes, 1
instance = comp, \b2v_inst1|MUX_KEY|O~1\, b2v_inst1|MUX_KEY|O~1, reflexes, 1
instance = comp, \b2v_inst|PRESENT_STATE~16\, b2v_inst|PRESENT_STATE~16, reflexes, 1
instance = comp, \b2v_inst|PRESENT_STATE~24\, b2v_inst|PRESENT_STATE~24, reflexes, 1
instance = comp, \b2v_inst|PRESENT_STATE.END_CNT_1ms\, b2v_inst|PRESENT_STATE.END_CNT_1ms, reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|_~0\, b2v_inst1|inst19|lpm_counter_component|auto_generated|_~0, reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[0]\, b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[0], reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_comb_bita1\, b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_comb_bita1, reflexes, 1
instance = comp, \b2v_inst1|inst24|lpm_add_sub_component|auto_generated|result[1]~2\, b2v_inst1|inst24|lpm_add_sub_component|auto_generated|result[1]~2, reflexes, 1
instance = comp, \b2v_inst1|inst24|lpm_add_sub_component|auto_generated|op_1~31\, b2v_inst1|inst24|lpm_add_sub_component|auto_generated|op_1~31, reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[1]\, b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[1], reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_comb_bita2\, b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_comb_bita2, reflexes, 1
instance = comp, \b2v_inst1|inst|inst2|lpm_ff_component|dffs[0]\, b2v_inst1|inst|inst2|lpm_ff_component|dffs[0], reflexes, 1
instance = comp, \b2v_inst1|inst|inst69|O\, b2v_inst1|inst|inst69|O, reflexes, 1
instance = comp, \b2v_inst1|inst|inst3|lpm_ff_component|dffs[0]\, b2v_inst1|inst|inst3|lpm_ff_component|dffs[0], reflexes, 1
instance = comp, \b2v_inst1|inst|inst70|O~0\, b2v_inst1|inst|inst70|O~0, reflexes, 1
instance = comp, \b2v_inst1|inst|inst4|lpm_ff_component|dffs[0]\, b2v_inst1|inst|inst4|lpm_ff_component|dffs[0], reflexes, 1
instance = comp, \b2v_inst1|inst|inst80|O~0\, b2v_inst1|inst|inst80|O~0, reflexes, 1
instance = comp, \b2v_inst1|inst|inst5|lpm_ff_component|dffs[0]\, b2v_inst1|inst|inst5|lpm_ff_component|dffs[0], reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[1][10]~8\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[1][10]~8, reflexes, 1
instance = comp, \b2v_inst1|inst|inst6|lpm_ff_component|dffs[0]~0\, b2v_inst1|inst|inst6|lpm_ff_component|dffs[0]~0, reflexes, 1
instance = comp, \b2v_inst1|inst|inst6|lpm_ff_component|dffs[0]\, b2v_inst1|inst|inst6|lpm_ff_component|dffs[0], reflexes, 1
instance = comp, \b2v_inst1|inst|inst72|O~0\, b2v_inst1|inst|inst72|O~0, reflexes, 1
instance = comp, \b2v_inst1|inst|inst7|lpm_ff_component|dffs[0]\, b2v_inst1|inst|inst7|lpm_ff_component|dffs[0], reflexes, 1
instance = comp, \b2v_inst1|inst|inst73|O~0\, b2v_inst1|inst|inst73|O~0, reflexes, 1
instance = comp, \b2v_inst1|inst|inst8|lpm_ff_component|dffs[0]\, b2v_inst1|inst|inst8|lpm_ff_component|dffs[0], reflexes, 1
instance = comp, \b2v_inst1|inst|inst74|O~0\, b2v_inst1|inst|inst74|O~0, reflexes, 1
instance = comp, \b2v_inst1|inst|inst9|lpm_ff_component|dffs[0]~feeder\, b2v_inst1|inst|inst9|lpm_ff_component|dffs[0]~feeder, reflexes, 1
instance = comp, \b2v_inst1|inst|inst9|lpm_ff_component|dffs[0]\, b2v_inst1|inst|inst9|lpm_ff_component|dffs[0], reflexes, 1
instance = comp, \b2v_inst1|inst|inst75|O~0\, b2v_inst1|inst|inst75|O~0, reflexes, 1
instance = comp, \b2v_inst1|inst|inst10|lpm_ff_component|dffs[0]\, b2v_inst1|inst|inst10|lpm_ff_component|dffs[0], reflexes, 1
instance = comp, \b2v_inst1|inst|inst76|O~0\, b2v_inst1|inst|inst76|O~0, reflexes, 1
instance = comp, \b2v_inst1|inst|inst11|lpm_ff_component|dffs[0]\, b2v_inst1|inst|inst11|lpm_ff_component|dffs[0], reflexes, 1
instance = comp, \b2v_inst1|inst|inst77|O\, b2v_inst1|inst|inst77|O, reflexes, 1
instance = comp, \b2v_inst1|inst|inst12|lpm_ff_component|dffs[0]\, b2v_inst1|inst|inst12|lpm_ff_component|dffs[0], reflexes, 1
instance = comp, \b2v_inst1|inst|inst78|O~0\, b2v_inst1|inst|inst78|O~0, reflexes, 1
instance = comp, \b2v_inst1|inst|inst13|lpm_ff_component|dffs[0]~0\, b2v_inst1|inst|inst13|lpm_ff_component|dffs[0]~0, reflexes, 1
instance = comp, \b2v_inst1|inst|inst13|lpm_ff_component|dffs[0]\, b2v_inst1|inst|inst13|lpm_ff_component|dffs[0], reflexes, 1
instance = comp, \b2v_inst1|inst|inst79|O~0\, b2v_inst1|inst|inst79|O~0, reflexes, 1
instance = comp, \b2v_inst1|inst|inst14|lpm_ff_component|dffs[0]\, b2v_inst1|inst|inst14|lpm_ff_component|dffs[0], reflexes, 1
instance = comp, \b2v_inst1|inst|inst15|lpm_xor_component|xor_cascade[0][3]~0\, b2v_inst1|inst|inst15|lpm_xor_component|xor_cascade[0][3]~0, reflexes, 1
instance = comp, \b2v_inst1|inst|inst67|O~0\, b2v_inst1|inst|inst67|O~0, reflexes, 1
instance = comp, \b2v_inst1|inst|inst1|lpm_ff_component|dffs[0]~0\, b2v_inst1|inst|inst1|lpm_ff_component|dffs[0]~0, reflexes, 1
instance = comp, \b2v_inst1|inst|inst1|lpm_ff_component|dffs[0]\, b2v_inst1|inst|inst1|lpm_ff_component|dffs[0], reflexes, 1
instance = comp, \b2v_inst1|inst|inst68|O~0\, b2v_inst1|inst|inst68|O~0, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[0][16]~12\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[0][16]~12, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[0][15]~10\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[0][15]~10, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[0][14]~1\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[0][14]~1, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[0][13]~2\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[0][13]~2, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[0][12]~4\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[0][12]~4, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[0][11]~5\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[0][11]~5, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[4]~1\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[4]~1, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[5]~3\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[5]~3, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[6]~5\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[6]~5, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[7]~7\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[7]~7, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[8]~8\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[8]~8, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[9]~10\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[9]~10, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[11]~14\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[11]~14, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[12]~16\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[12]~16, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, reflexes, 1
instance = comp, \b2v_inst1|inst24|lpm_add_sub_component|auto_generated|result[2]~4\, b2v_inst1|inst24|lpm_add_sub_component|auto_generated|result[2]~4, reflexes, 1
instance = comp, \b2v_inst1|inst24|lpm_add_sub_component|auto_generated|op_1~32\, b2v_inst1|inst24|lpm_add_sub_component|auto_generated|op_1~32, reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[2]\, b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[2], reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_comb_bita3\, b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_comb_bita3, reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_comb_bita4\, b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_comb_bita4, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[0][17]~14\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[0][17]~14, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[13]~18\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[13]~18, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[14]~20\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[14]~20, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12, reflexes, 1
instance = comp, \b2v_inst1|inst24|lpm_add_sub_component|auto_generated|result[3]~6\, b2v_inst1|inst24|lpm_add_sub_component|auto_generated|result[3]~6, reflexes, 1
instance = comp, \b2v_inst1|inst24|lpm_add_sub_component|auto_generated|result[4]~8\, b2v_inst1|inst24|lpm_add_sub_component|auto_generated|result[4]~8, reflexes, 1
instance = comp, \b2v_inst1|inst24|lpm_add_sub_component|auto_generated|op_1~34\, b2v_inst1|inst24|lpm_add_sub_component|auto_generated|op_1~34, reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[4]\, b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[4], reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_comb_bita5\, b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_comb_bita5, reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_comb_bita6\, b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_comb_bita6, reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_comb_bita7\, b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_comb_bita7, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[1][17]~22\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[1][17]~22, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[1][16]~20\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[1][16]~20, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[1][15]~18\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[1][15]~18, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[16]~24\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[16]~24, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[17]~26\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[17]~26, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[2][10]~17\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[2][10]~17, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[1]|auto_generated|op_1~6\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[1]|auto_generated|op_1~6, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18, reflexes, 1
instance = comp, \b2v_inst1|inst24|lpm_add_sub_component|auto_generated|result[5]~10\, b2v_inst1|inst24|lpm_add_sub_component|auto_generated|result[5]~10, reflexes, 1
instance = comp, \b2v_inst1|inst24|lpm_add_sub_component|auto_generated|result[6]~12\, b2v_inst1|inst24|lpm_add_sub_component|auto_generated|result[6]~12, reflexes, 1
instance = comp, \b2v_inst1|inst24|lpm_add_sub_component|auto_generated|result[7]~14\, b2v_inst1|inst24|lpm_add_sub_component|auto_generated|result[7]~14, reflexes, 1
instance = comp, \b2v_inst1|inst24|lpm_add_sub_component|auto_generated|op_1~37\, b2v_inst1|inst24|lpm_add_sub_component|auto_generated|op_1~37, reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[7]\, b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[7], reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_comb_bita8\, b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_comb_bita8, reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_comb_bita9\, b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_comb_bita9, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|_~0\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|_~0, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[3][10]\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[3][10], reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[2][13]~23\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[2][13]~23, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[2][12]~21\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[2][12]~21, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[1]|auto_generated|op_1~12\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[1]|auto_generated|op_1~12, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[1]|auto_generated|op_1~14\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[1]|auto_generated|op_1~14, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22, reflexes, 1
instance = comp, \b2v_inst1|inst24|lpm_add_sub_component|auto_generated|result[8]~16\, b2v_inst1|inst24|lpm_add_sub_component|auto_generated|result[8]~16, reflexes, 1
instance = comp, \b2v_inst1|inst24|lpm_add_sub_component|auto_generated|result[9]~18\, b2v_inst1|inst24|lpm_add_sub_component|auto_generated|result[9]~18, reflexes, 1
instance = comp, \b2v_inst1|inst24|lpm_add_sub_component|auto_generated|op_1~39\, b2v_inst1|inst24|lpm_add_sub_component|auto_generated|op_1~39, reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[9]\, b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[9], reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_comb_bita10\, b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_comb_bita10, reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_comb_bita11\, b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_comb_bita11, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24, reflexes, 1
instance = comp, \b2v_inst1|inst24|lpm_add_sub_component|auto_generated|result[10]~20\, b2v_inst1|inst24|lpm_add_sub_component|auto_generated|result[10]~20, reflexes, 1
instance = comp, \b2v_inst1|inst24|lpm_add_sub_component|auto_generated|result[11]~22\, b2v_inst1|inst24|lpm_add_sub_component|auto_generated|result[11]~22, reflexes, 1
instance = comp, \b2v_inst1|inst24|lpm_add_sub_component|auto_generated|op_1~41\, b2v_inst1|inst24|lpm_add_sub_component|auto_generated|op_1~41, reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[11]\, b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[11], reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_comb_bita12\, b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_comb_bita12, reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_comb_bita13\, b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_comb_bita13, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[2][17]~28\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|romout[2][17]~28, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|_~1\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|_~1, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[1]|auto_generated|op_1~18\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[1]|auto_generated|op_1~18, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[1]|auto_generated|op_1~22\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|adder[1]|auto_generated|op_1~22, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28, reflexes, 1
instance = comp, \b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30\, b2v_inst1|inst|inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30, reflexes, 1
instance = comp, \b2v_inst1|inst24|lpm_add_sub_component|auto_generated|result[12]~24\, b2v_inst1|inst24|lpm_add_sub_component|auto_generated|result[12]~24, reflexes, 1
instance = comp, \b2v_inst1|inst24|lpm_add_sub_component|auto_generated|result[13]~26\, b2v_inst1|inst24|lpm_add_sub_component|auto_generated|result[13]~26, reflexes, 1
instance = comp, \b2v_inst1|inst24|lpm_add_sub_component|auto_generated|op_1~43\, b2v_inst1|inst24|lpm_add_sub_component|auto_generated|op_1~43, reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[13]\, b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[13], reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_comb_bita14\, b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_comb_bita14, reflexes, 1
instance = comp, \b2v_inst1|inst24|lpm_add_sub_component|auto_generated|result[14]~28\, b2v_inst1|inst24|lpm_add_sub_component|auto_generated|result[14]~28, reflexes, 1
instance = comp, \b2v_inst1|inst24|lpm_add_sub_component|auto_generated|op_1~44\, b2v_inst1|inst24|lpm_add_sub_component|auto_generated|op_1~44, reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[14]\, b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[14], reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_comb_bita15\, b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_comb_bita15, reflexes, 1
instance = comp, \b2v_inst|EN_FF_BUTTON\, b2v_inst|EN_FF_BUTTON, reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[15]\, b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[15], reflexes, 1
instance = comp, \b2v_inst1|inst24|lpm_add_sub_component|auto_generated|op_1~42\, b2v_inst1|inst24|lpm_add_sub_component|auto_generated|op_1~42, reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[12]\, b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[12], reflexes, 1
instance = comp, \b2v_inst1|inst22|lpm_and_component|and_node[0][15]~0\, b2v_inst1|inst22|lpm_and_component|and_node[0][15]~0, reflexes, 1
instance = comp, \b2v_inst1|inst24|lpm_add_sub_component|auto_generated|op_1~36\, b2v_inst1|inst24|lpm_add_sub_component|auto_generated|op_1~36, reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[6]\, b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[6], reflexes, 1
instance = comp, \b2v_inst1|inst22|lpm_and_component|and_node[0][15]~2\, b2v_inst1|inst22|lpm_and_component|and_node[0][15]~2, reflexes, 1
instance = comp, \b2v_inst1|inst24|lpm_add_sub_component|auto_generated|op_1~40\, b2v_inst1|inst24|lpm_add_sub_component|auto_generated|op_1~40, reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[10]\, b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[10], reflexes, 1
instance = comp, \b2v_inst1|inst22|lpm_and_component|and_node[0][15]~1\, b2v_inst1|inst22|lpm_and_component|and_node[0][15]~1, reflexes, 1
instance = comp, \b2v_inst1|inst22|lpm_and_component|and_node[0][15]~4\, b2v_inst1|inst22|lpm_and_component|and_node[0][15]~4, reflexes, 1
instance = comp, \b2v_inst|PRESENT_STATE~23\, b2v_inst|PRESENT_STATE~23, reflexes, 1
instance = comp, \b2v_inst|PRESENT_STATE.LED_ON\, b2v_inst|PRESENT_STATE.LED_ON, reflexes, 1
instance = comp, \b2v_inst1|inst4|lpm_ff_component|dffs[0]\, b2v_inst1|inst4|lpm_ff_component|dffs[0], reflexes, 1
instance = comp, \b2v_inst|PRESENT_STATE~14\, b2v_inst|PRESENT_STATE~14, reflexes, 1
instance = comp, \b2v_inst|PRESENT_STATE~15\, b2v_inst|PRESENT_STATE~15, reflexes, 1
instance = comp, \b2v_inst|PRESENT_STATE.END_BUTTON\, b2v_inst|PRESENT_STATE.END_BUTTON, reflexes, 1
instance = comp, \b2v_inst1|inst6|lpm_decode_component|auto_generated|w_anode1w[2]~0\, b2v_inst1|inst6|lpm_decode_component|auto_generated|w_anode1w[2]~0, reflexes, 1
instance = comp, \b2v_inst1|inst6|lpm_decode_component|auto_generated|w_anode14w[2]~0\, b2v_inst1|inst6|lpm_decode_component|auto_generated|w_anode14w[2]~0, reflexes, 1
instance = comp, \b2v_inst1|inst6|lpm_decode_component|auto_generated|w_anode22w[2]~0\, b2v_inst1|inst6|lpm_decode_component|auto_generated|w_anode22w[2]~0, reflexes, 1
instance = comp, \b2v_inst1|inst6|lpm_decode_component|auto_generated|w_anode30w[2]~0\, b2v_inst1|inst6|lpm_decode_component|auto_generated|w_anode30w[2]~0, reflexes, 1
instance = comp, \b2v_inst1|inst24|lpm_add_sub_component|auto_generated|op_1~33\, b2v_inst1|inst24|lpm_add_sub_component|auto_generated|op_1~33, reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[3]\, b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[3], reflexes, 1
instance = comp, \b2v_inst1|inst24|lpm_add_sub_component|auto_generated|op_1~35\, b2v_inst1|inst24|lpm_add_sub_component|auto_generated|op_1~35, reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[5]\, b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[5], reflexes, 1
instance = comp, \b2v_inst1|inst24|lpm_add_sub_component|auto_generated|op_1~38\, b2v_inst1|inst24|lpm_add_sub_component|auto_generated|op_1~38, reflexes, 1
instance = comp, \b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[8]\, b2v_inst1|inst19|lpm_counter_component|auto_generated|counter_reg_bit1a[8], reflexes, 1
instance = comp, \TIMEAV~I\, TIMEAV, reflexes, 1
instance = comp, \LED0~I\, LED0, reflexes, 1
instance = comp, \LED1~I\, LED1, reflexes, 1
instance = comp, \LED2~I\, LED2, reflexes, 1
instance = comp, \LED3~I\, LED3, reflexes, 1
instance = comp, \TIME[0]~I\, TIME[0], reflexes, 1
instance = comp, \TIME[1]~I\, TIME[1], reflexes, 1
instance = comp, \TIME[2]~I\, TIME[2], reflexes, 1
instance = comp, \TIME[3]~I\, TIME[3], reflexes, 1
instance = comp, \TIME[4]~I\, TIME[4], reflexes, 1
instance = comp, \TIME[5]~I\, TIME[5], reflexes, 1
instance = comp, \TIME[6]~I\, TIME[6], reflexes, 1
instance = comp, \TIME[7]~I\, TIME[7], reflexes, 1
instance = comp, \TIME[8]~I\, TIME[8], reflexes, 1
instance = comp, \TIME[9]~I\, TIME[9], reflexes, 1
instance = comp, \TIME[10]~I\, TIME[10], reflexes, 1
instance = comp, \TIME[11]~I\, TIME[11], reflexes, 1
instance = comp, \TIME[12]~I\, TIME[12], reflexes, 1
instance = comp, \TIME[13]~I\, TIME[13], reflexes, 1
instance = comp, \TIME[14]~I\, TIME[14], reflexes, 1
instance = comp, \TIME[15]~I\, TIME[15], reflexes, 1
