+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/output_pixel_reg[13]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/output_pixel_reg[9]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/output_pixel_reg[11]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/output_pixel_reg[12]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/output_pixel_reg[10]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/output_pixel_reg[8]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/exp_LUT_addr_reg[7]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/exp_LUT_addr_reg[11]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/exp_LUT_addr_reg[10]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/exp_LUT_addr_reg[8]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/exp_LUT_addr_reg[9]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/exp_LUT_addr_reg[4]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[32]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[31]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[28]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[27]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[24]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[23]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[20]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[19]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[16]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[15]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
