Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b026e746729d4704acd2793e0a4d3d15 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bluetooth_clk_default
Compiling module xil_defaultlib.uart_rx_default
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.bluetooth
Compiling module xil_defaultlib.vga_ctrl
Compiling module xil_defaultlib.vga_display_default
Compiling module xil_defaultlib.ps2_transmitter
Compiling module xil_defaultlib.usb_mouse
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
