// Seed: 41360647
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input id_13;
  input id_12;
  output id_11;
  input id_10;
  inout id_9;
  input id_8;
  inout id_7;
  inout id_6;
  input id_5;
  input id_4;
  inout id_3;
  output id_2;
  inout id_1;
  assign id_2 = 1;
  logic id_13;
  logic id_14;
  always id_15;
  logic id_16;
  assign id_15[1] = id_8 == id_16 ? id_12 : 1;
  assign id_1 = id_13#(
      .id_12((1) & 1),
      .id_13(1'h0)
  ) * id_13;
  assign id_3 = 1;
  logic id_17;
  logic id_18;
endmodule
