// Seed: 1948066399
module module_0 #(
    parameter id_6 = 32'd26,
    parameter id_8 = 32'd86
) (
    input  tri0  id_0,
    output tri   id_1,
    output tri0  id_2,
    output tri   id_3,
    input  wire  id_4,
    output uwire id_5,
    input  tri1  _id_6
);
  assign id_1 = -1;
  wire _id_8;
  assign module_1.id_5 = 0;
  wire [id_6 : id_8] id_9;
endmodule
module module_0 #(
    parameter id_10 = 32'd51,
    parameter id_11 = 32'd35,
    parameter id_6  = 32'd34,
    parameter id_7  = 32'd39
) (
    input tri1 id_0,
    input tri0 id_1,
    input wire module_1,
    input tri1 id_3,
    input tri0 id_4,
    output supply0 id_5,
    input tri1 _id_6,
    input tri0 _id_7,
    output tri id_8
    , _id_10
);
  parameter id_11 = 1;
  logic [id_7 : -1] id_12;
  assign id_8 = -1 == -1;
  wire [id_10  <  id_6 : -1] id_13;
  assign id_5 = id_10;
  defparam id_11.id_11 = -1'b0;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_0,
      id_8,
      id_5,
      id_8,
      id_3,
      id_8,
      id_11
  );
  wire id_14;
endmodule
