0.6
2016.4
Dec 14 2016
22:45:39
/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver/hls_minver/solution1/sim/verilog/AESL_autobram_minver_a.v,1491553912,systemVerilog,,,,AESL_autobram_minver_a,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver/hls_minver/solution1/sim/verilog/ip/xil_defaultlib/minver_minver_hwa_ap_dcmp_0_no_dsp_64.vhd,1491553923,vhdl,,,,minver_minver_hwa_ap_dcmp_0_no_dsp_64,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver/hls_minver/solution1/sim/verilog/ip/xil_defaultlib/minver_minver_hwa_ap_ddiv_29_no_dsp_64.vhd,1491553925,vhdl,,,,minver_minver_hwa_ap_ddiv_29_no_dsp_64,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver/hls_minver/solution1/sim/verilog/ip/xil_defaultlib/minver_minver_hwa_ap_dmul_4_max_dsp_64.vhd,1491553928,vhdl,,,,minver_minver_hwa_ap_dmul_4_max_dsp_64,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver/hls_minver/solution1/sim/verilog/ip/xil_defaultlib/minver_minver_hwa_ap_dsub_4_full_dsp_64.vhd,1491553930,vhdl,,,,minver_minver_hwa_ap_dsub_4_full_dsp_64,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver/hls_minver/solution1/sim/verilog/minver_minver_hwa.autotb.v,1491553912,systemVerilog,,,,apatb_minver_minver_hwa_top,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver/hls_minver/solution1/sim/verilog/minver_minver_hwa.v,1491553894,systemVerilog,,,,minver_minver_hwa,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver/hls_minver/solution1/sim/verilog/minver_minver_hwabkb.v,1491553895,systemVerilog,,,,minver_minver_hwabkb;minver_minver_hwabkb_ram,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver/hls_minver/solution1/sim/verilog/minver_minver_hwacud.v,1491553895,systemVerilog,,,,minver_minver_hwacud,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver/hls_minver/solution1/sim/verilog/minver_minver_hwadEe.v,1491553895,systemVerilog,,,,minver_minver_hwadEe,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver/hls_minver/solution1/sim/verilog/minver_minver_hwaeOg.v,1491553895,systemVerilog,,,,minver_minver_hwaeOg,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver/hls_minver/solution1/sim/verilog/minver_minver_hwafYi.v,1491553895,systemVerilog,,,,minver_minver_hwafYi,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
