Abedinpour, S., Bakkaloglu, B., and Kiaei, S. 2007. A multi-stage interleaved synchronous buck converter with integrated output filter in a 0.18um SiGe process. IEEE Trans. Power Electron. 22, 6, 2164--2175.
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Thomas D. Burd , Robert W. Brodersen, Design issues for dynamic voltage scaling, Proceedings of the 2000 international symposium on Low power electronics and design, p.9-14, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344181]
Yuan Chou , Brian Fahs , Santosh Abraham, Microarchitecture Optimizations for Exploiting Memory-Level Parallelism, Proceedings of the 31st annual international symposium on Computer architecture, p.76, June 19-23, 2004, München, Germany
Clark, L. T., Hoffman, E. J., Miller, J., Biyani, M., Liao, Y., Strazdus, S., Morrow, M., Velarde, K. E., and Yarch, M. A. 2001. An embedded 32-b microprocessor core for low-power and high-performance applications. IEEE J. Solid-State Circuits 36, 11, 1599--1607.
Dorsey, J., Searles, S., Ciraula, M., Johnson, S., Bujanos, N., Wu, D., Braganza, M., Meyers, S., Fang, E., and Kumar, R. 2007. An integrated quad-core Opteron processor. In Proceedings of the International Solid State Circuits Conference (ISSCC). 102--103.
Stijn Eyerman , Lieven Eeckhout , Tejas Karkhanis , James E. Smith, A mechanistic performance model for superscalar out-of-order processors, ACM Transactions on Computer Systems (TOCS), v.27 n.2, p.1-37, May 2009[doi>10.1145/1534909.1534910]
Glew, A. 1998. MLP yes&excl; ILP no&excl; In ASPLOS Wild and Crazy Idea Session.
Hazucha, P., Schrom, G., Jaehong, K., Bloechel, B., Hack, P., Dermer, G., Narendra, S., Gardner, D., Karnik, T., De, V., and Borkar, S. 2005. A 233-MHz 80&percnt;-87&percnt; efficiency four-phase DC-DC converter utilizing air-core inductors on package. IEEE J. Solid-State Circuits 40, 4, 838--845.
Chung-Hsing Hsu , Ulrich Kremer, The design, implementation, and evaluation of a compiler algorithm for CPU energy reduction, Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation, June 09-11, 2003, San Diego, California, USA[doi>10.1145/781131.781137]
Christopher J. Hughes , Jayanth Srinivasan , Sarita V. Adve, Saving energy with architectural and frequency adaptations for multimedia applications, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Intel 2004. Intel XScale Core Developer's Manual. Intel 273473-002.
Canturk Isci , Alper Buyuktosunoglu , Chen-Yong Cher , Pradip Bose , Margaret Martonosi, An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.347-358, December 09-13, 2006[doi>10.1109/MICRO.2006.8]
Canturk Isci , Gilberto Contreras , Margaret Martonosi, Live, Runtime Phase Monitoring and Prediction on Real Systems with Application to Dynamic Power Management, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.359-370, December 09-13, 2006[doi>10.1109/MICRO.2006.30]
Tohru Ishihara , Hiroto Yasuura, Voltage scheduling problem for dynamically variable voltage processors, Proceedings of the 1998 international symposium on Low power electronics and design, p.197-202, August 10-12, 1998, Monterey, California, USA[doi>10.1145/280756.280894]
Tejas S. Karkhanis , James E. Smith, A First-Order Superscalar Processor Model, Proceedings of the 31st annual international symposium on Computer architecture, p.338, June 19-23, 2004, München, Germany
Stefanos Kaxiras , Margaret Martonosi, Computer Architecture Techniques for Power-Efficiency, Morgan and Claypool Publishers, 2008
Kim, W., Gupta, M. S., Wei, G.-Y., and Brooks, D. 2008. System level analysis of fast, per-core DVFS using on-chip switching regulators. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA). 123--134.
Hai Li , Chen-Yong Cher , T. N. Vijaykumar , Kaushik Roy, VSV: L2-Miss-Driven Variable Supply-Voltage Scaling for Low Power, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.19, December 03-05, 2003
Marculescu, D. 2000. On the use of microarchitecture-driven dynamic voltage scaling. In Proceedings of the Workshop on Complexity-Effective Design (WCED), held in conjunction with ISCA.
Steven M. Martin , Krisztian Flautner , Trevor Mudge , David Blaauw, Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.721-725, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774678]
McGowen, R., Poirier, C. A., Bostak, C., Ignowski, J., Millican, M., Parks, W. H., and Naffziger, S. 2006. Power and temperature control on a 90-nm Itanium family processor. IEEE J. Solid-State Circuits 41, 1, 229--237.
Onur Mutlu , Thomas Moscibroda, Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.146-160, December 01-05, 2007[doi>10.1109/MICRO.2007.40]
Gang Qu, What is the limit of energy saving by dynamic voltage scaling?, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
Schrom, G., Hazucha, P., Paillet, F., Rennie, D. J., Moon, S. T., Gardner, D. S., Karnik, T., Sun, P., Nguyen, T. T., Hill, M. J., Radhakrishnan, K., and Memioglu, T. 2007. A 100 MHz eight-phase buck converter delivering 12A in 25mm<sup>2</sup> using air-core inductors. In Proceedings of the IEEE Applied Power Electronics Conference. 727--730.
Greg Semeraro , David H. Albonesi , Steven G. Dropsho , Grigorios Magklis , Sandhya Dwarkadas , Michael L. Scott, Dynamic frequency and voltage control for a multiple clock domain microarchitecture, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Timothy Sherwood , Erez Perelman , Greg Hamerly , Brad Calder, Automatically characterizing large scale program behavior, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California[doi>10.1145/605397.605403]
Shrom, G., Hazucha, P., Hahn, J., Gardner, D., Bloechel, B., Dermer, G., Narendra, S., Karnik, T., and De, V. 2004. A 480-MHz, multi-phase interleaved buck DC-DC converter with hysteretic control. In Proceedings of the IEEE Power Electronics Specialist Conference. Vol. 6. 4702--4707.
Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859620]
Transmeta Corporation 2001. LongRun Power Management: Dynamic Power Management for Crusoe Processors. Transmeta Corporation.
Wibben, J. and Harjani, R. 2007. A high efficiency DC-DC converter using 2nH on-chip inductors. In Proceedings of the IEEE Symposium on VLSI Circuits. 22--23.
Qiang Wu , Margaret Martonosi , Douglas W. Clark , V. J. Reddi , Dan Connors , Youfeng Wu , Jin Lee , David Brooks, A Dynamic Compilation Framework for Controlling Microprocessor Energy and Performance, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.271-282, November 12-16, 2005, Barcelona, Spain[doi>10.1109/MICRO.2005.7]
Fen Xie , Margaret Martonosi , Sharad Malik, Compile-time dynamic voltage scaling settings: opportunities and limits, Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation, June 09-11, 2003, San Diego, California, USA[doi>10.1145/781131.781138]
Fen Xie , Margaret Martonosi , Sharad Malik, Bounds on power savings using runtime dynamic voltage scaling: an exact algorithm and a linear-time heuristic approximation, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA[doi>10.1145/1077603.1077670]
Fen Xie , Margaret Martonosi , Sharad Malik, Efficient behavior-driven runtime dynamic voltage scaling policies, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA[doi>10.1145/1084834.1084864]
