**************************************************
Report         : passing_points

Reference      : Ref:/WORK/Topmodule
Implementation : Imp:/WORK/Topmodule
Version        : L-2016.03-SP1
Date           : Mon Dec 16 02:11:40 2024
**************************************************

20 Passing compare points:

  Ref  DFF        Ref:/WORK/Topmodule/FSM/current_state_reg[0]
  Impl DFF        Imp:/WORK/Topmodule/FSM/current_state_reg[0]

  Ref  DFF        Ref:/WORK/Topmodule/FSM/current_state_reg[1]
  Impl DFF        Imp:/WORK/Topmodule/FSM/current_state_reg[1]

  Ref  DFF        Ref:/WORK/Topmodule/FSM/current_state_reg[2]
  Impl DFF        Imp:/WORK/Topmodule/FSM/current_state_reg[2]

  Ref  DFF        Ref:/WORK/Topmodule/internal_counter/count_reg[0]
  Impl DFF        Imp:/WORK/Topmodule/internal_counter/count_reg[0]

  Ref  DFF        Ref:/WORK/Topmodule/internal_counter/count_reg[1]
  Impl DFF        Imp:/WORK/Topmodule/internal_counter/count_reg[1]

  Ref  DFF        Ref:/WORK/Topmodule/internal_counter/count_reg[2]
  Impl DFF        Imp:/WORK/Topmodule/internal_counter/count_reg[2]

  Ref  DFF        Ref:/WORK/Topmodule/internal_counter/count_reg[3]
  Impl DFF        Imp:/WORK/Topmodule/internal_counter/count_reg[3]

  Ref  DFF        Ref:/WORK/Topmodule/internal_counter/count_reg[4]
  Impl DFF        Imp:/WORK/Topmodule/internal_counter/count_reg[4]

  Ref  Port       Ref:/WORK/Topmodule/Ta[0]
  Impl Port       Imp:/WORK/Topmodule/Ta[0]

  Ref  Port       Ref:/WORK/Topmodule/Ta[1]
  Impl Port       Imp:/WORK/Topmodule/Ta[1]

  Ref  Port       Ref:/WORK/Topmodule/Ta[2]
  Impl Port       Imp:/WORK/Topmodule/Ta[2]

  Ref  Port       Ref:/WORK/Topmodule/Tb[0]
  Impl Port       Imp:/WORK/Topmodule/Tb[0]

  Ref  Port       Ref:/WORK/Topmodule/Tb[1]
  Impl Port       Imp:/WORK/Topmodule/Tb[1]

  Ref  Port       Ref:/WORK/Topmodule/Tb[2]
  Impl Port       Imp:/WORK/Topmodule/Tb[2]

  Ref  Port       Ref:/WORK/Topmodule/Tc[0]
  Impl Port       Imp:/WORK/Topmodule/Tc[0]

  Ref  Port       Ref:/WORK/Topmodule/Tc[1]
  Impl Port       Imp:/WORK/Topmodule/Tc[1]

  Ref  Port       Ref:/WORK/Topmodule/Tc[2]
  Impl Port       Imp:/WORK/Topmodule/Tc[2]

  Ref  Port       Ref:/WORK/Topmodule/Td[0]
  Impl Port       Imp:/WORK/Topmodule/Td[0]

  Ref  Port       Ref:/WORK/Topmodule/Td[1]
  Impl Port       Imp:/WORK/Topmodule/Td[1]

  Ref  Port       Ref:/WORK/Topmodule/Td[2]
  Impl Port       Imp:/WORK/Topmodule/Td[2]

 [BBNet: multiply-driven net
  BBPin: black-box pin
  Cut:   cut-point
  DFF:   non-constant DFF register
  DFF0:  constant 0 DFF register
  DFF1:  constant 1 DFF register
  DFFX:  constant X DFF register
  DFF0X: constrained 0X DFF register
  DFF1X: constrained 1X DFF register
  LAT:   non-constant latch register
  LAT0:  constant 0 latch register
  LAT1:  constant 1 latch register
  LATX:  constant X latch register
  LAT0X: constrained 0X latch register
  LAT1X: constrained 1X latch register
  LATCG: clock-gating latch register
  TLA:   transparent latch register
  TLA0X: transparent constrained 0X latch register
  TLA1X: transparent constrained 1X latch register
  Loop:  cycle break point
  Port:  primary (top-level) port
  Und:   undriven signal cut-point
  Unk:   unknown signal cut-point]

1
