<dec f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.h' l='76' type='357'/>
<doc f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.h' l='74'>// READ_CYCLE_WIDE - A read of the 64-bit cycle CSR on a 32-bit target
  // (returns (Lo, Hi)). It takes a chain operand.</doc>
<use f='llvm/build/lib/Target/RISCV/RISCVGenDAGISel.inc' l='443161' u='r' c='_ZN4llvm17RISCVDAGToDAGISel10SelectCodeEPNS_6SDNodeE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenDAGISel.inc' l='443161' u='r' c='_ZN4llvm17RISCVDAGToDAGISel10SelectCodeEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='1683' u='r' c='_ZNK4llvm19RISCVTargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='4094' c='_ZNK4llvm19RISCVTargetLowering17getTargetNodeNameEj'/>
