
FreeRTOS_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d408  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000066c  0800d598  0800d598  0001d598  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dc04  0800dc04  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800dc04  0800dc04  0001dc04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dc0c  0800dc0c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dc0c  0800dc0c  0001dc0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800dc10  0800dc10  0001dc10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800dc14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005fc4  200001dc  0800ddf0  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200061a0  0800ddf0  000261a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001eb9c  00000000  00000000  0002024f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000431c  00000000  00000000  0003edeb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001890  00000000  00000000  00043108  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012f3  00000000  00000000  00044998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002aaab  00000000  00000000  00045c8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d55b  00000000  00000000  00070736  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ff25c  00000000  00000000  0008dc91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000075ec  00000000  00000000  0018cef0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  001944dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d580 	.word	0x0800d580

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	0800d580 	.word	0x0800d580

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b970 	b.w	8000ec0 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9e08      	ldr	r6, [sp, #32]
 8000bfe:	460d      	mov	r5, r1
 8000c00:	4604      	mov	r4, r0
 8000c02:	460f      	mov	r7, r1
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d14a      	bne.n	8000c9e <__udivmoddi4+0xa6>
 8000c08:	428a      	cmp	r2, r1
 8000c0a:	4694      	mov	ip, r2
 8000c0c:	d965      	bls.n	8000cda <__udivmoddi4+0xe2>
 8000c0e:	fab2 f382 	clz	r3, r2
 8000c12:	b143      	cbz	r3, 8000c26 <__udivmoddi4+0x2e>
 8000c14:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c18:	f1c3 0220 	rsb	r2, r3, #32
 8000c1c:	409f      	lsls	r7, r3
 8000c1e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c22:	4317      	orrs	r7, r2
 8000c24:	409c      	lsls	r4, r3
 8000c26:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c2a:	fa1f f58c 	uxth.w	r5, ip
 8000c2e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c32:	0c22      	lsrs	r2, r4, #16
 8000c34:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c38:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c3c:	fb01 f005 	mul.w	r0, r1, r5
 8000c40:	4290      	cmp	r0, r2
 8000c42:	d90a      	bls.n	8000c5a <__udivmoddi4+0x62>
 8000c44:	eb1c 0202 	adds.w	r2, ip, r2
 8000c48:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c4c:	f080 811c 	bcs.w	8000e88 <__udivmoddi4+0x290>
 8000c50:	4290      	cmp	r0, r2
 8000c52:	f240 8119 	bls.w	8000e88 <__udivmoddi4+0x290>
 8000c56:	3902      	subs	r1, #2
 8000c58:	4462      	add	r2, ip
 8000c5a:	1a12      	subs	r2, r2, r0
 8000c5c:	b2a4      	uxth	r4, r4
 8000c5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c66:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c6a:	fb00 f505 	mul.w	r5, r0, r5
 8000c6e:	42a5      	cmp	r5, r4
 8000c70:	d90a      	bls.n	8000c88 <__udivmoddi4+0x90>
 8000c72:	eb1c 0404 	adds.w	r4, ip, r4
 8000c76:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c7a:	f080 8107 	bcs.w	8000e8c <__udivmoddi4+0x294>
 8000c7e:	42a5      	cmp	r5, r4
 8000c80:	f240 8104 	bls.w	8000e8c <__udivmoddi4+0x294>
 8000c84:	4464      	add	r4, ip
 8000c86:	3802      	subs	r0, #2
 8000c88:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c8c:	1b64      	subs	r4, r4, r5
 8000c8e:	2100      	movs	r1, #0
 8000c90:	b11e      	cbz	r6, 8000c9a <__udivmoddi4+0xa2>
 8000c92:	40dc      	lsrs	r4, r3
 8000c94:	2300      	movs	r3, #0
 8000c96:	e9c6 4300 	strd	r4, r3, [r6]
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d908      	bls.n	8000cb4 <__udivmoddi4+0xbc>
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	f000 80ed 	beq.w	8000e82 <__udivmoddi4+0x28a>
 8000ca8:	2100      	movs	r1, #0
 8000caa:	e9c6 0500 	strd	r0, r5, [r6]
 8000cae:	4608      	mov	r0, r1
 8000cb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb4:	fab3 f183 	clz	r1, r3
 8000cb8:	2900      	cmp	r1, #0
 8000cba:	d149      	bne.n	8000d50 <__udivmoddi4+0x158>
 8000cbc:	42ab      	cmp	r3, r5
 8000cbe:	d302      	bcc.n	8000cc6 <__udivmoddi4+0xce>
 8000cc0:	4282      	cmp	r2, r0
 8000cc2:	f200 80f8 	bhi.w	8000eb6 <__udivmoddi4+0x2be>
 8000cc6:	1a84      	subs	r4, r0, r2
 8000cc8:	eb65 0203 	sbc.w	r2, r5, r3
 8000ccc:	2001      	movs	r0, #1
 8000cce:	4617      	mov	r7, r2
 8000cd0:	2e00      	cmp	r6, #0
 8000cd2:	d0e2      	beq.n	8000c9a <__udivmoddi4+0xa2>
 8000cd4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cd8:	e7df      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cda:	b902      	cbnz	r2, 8000cde <__udivmoddi4+0xe6>
 8000cdc:	deff      	udf	#255	; 0xff
 8000cde:	fab2 f382 	clz	r3, r2
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	f040 8090 	bne.w	8000e08 <__udivmoddi4+0x210>
 8000ce8:	1a8a      	subs	r2, r1, r2
 8000cea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cee:	fa1f fe8c 	uxth.w	lr, ip
 8000cf2:	2101      	movs	r1, #1
 8000cf4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cf8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cfc:	0c22      	lsrs	r2, r4, #16
 8000cfe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d02:	fb0e f005 	mul.w	r0, lr, r5
 8000d06:	4290      	cmp	r0, r2
 8000d08:	d908      	bls.n	8000d1c <__udivmoddi4+0x124>
 8000d0a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d0e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x122>
 8000d14:	4290      	cmp	r0, r2
 8000d16:	f200 80cb 	bhi.w	8000eb0 <__udivmoddi4+0x2b8>
 8000d1a:	4645      	mov	r5, r8
 8000d1c:	1a12      	subs	r2, r2, r0
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d24:	fb07 2210 	mls	r2, r7, r0, r2
 8000d28:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d2c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d30:	45a6      	cmp	lr, r4
 8000d32:	d908      	bls.n	8000d46 <__udivmoddi4+0x14e>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x14c>
 8000d3e:	45a6      	cmp	lr, r4
 8000d40:	f200 80bb 	bhi.w	8000eba <__udivmoddi4+0x2c2>
 8000d44:	4610      	mov	r0, r2
 8000d46:	eba4 040e 	sub.w	r4, r4, lr
 8000d4a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d4e:	e79f      	b.n	8000c90 <__udivmoddi4+0x98>
 8000d50:	f1c1 0720 	rsb	r7, r1, #32
 8000d54:	408b      	lsls	r3, r1
 8000d56:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d5a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d5e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d62:	fa20 f307 	lsr.w	r3, r0, r7
 8000d66:	40fd      	lsrs	r5, r7
 8000d68:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d6c:	4323      	orrs	r3, r4
 8000d6e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d72:	fa1f fe8c 	uxth.w	lr, ip
 8000d76:	fb09 5518 	mls	r5, r9, r8, r5
 8000d7a:	0c1c      	lsrs	r4, r3, #16
 8000d7c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d80:	fb08 f50e 	mul.w	r5, r8, lr
 8000d84:	42a5      	cmp	r5, r4
 8000d86:	fa02 f201 	lsl.w	r2, r2, r1
 8000d8a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d8e:	d90b      	bls.n	8000da8 <__udivmoddi4+0x1b0>
 8000d90:	eb1c 0404 	adds.w	r4, ip, r4
 8000d94:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d98:	f080 8088 	bcs.w	8000eac <__udivmoddi4+0x2b4>
 8000d9c:	42a5      	cmp	r5, r4
 8000d9e:	f240 8085 	bls.w	8000eac <__udivmoddi4+0x2b4>
 8000da2:	f1a8 0802 	sub.w	r8, r8, #2
 8000da6:	4464      	add	r4, ip
 8000da8:	1b64      	subs	r4, r4, r5
 8000daa:	b29d      	uxth	r5, r3
 8000dac:	fbb4 f3f9 	udiv	r3, r4, r9
 8000db0:	fb09 4413 	mls	r4, r9, r3, r4
 8000db4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000db8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dbc:	45a6      	cmp	lr, r4
 8000dbe:	d908      	bls.n	8000dd2 <__udivmoddi4+0x1da>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000dc8:	d26c      	bcs.n	8000ea4 <__udivmoddi4+0x2ac>
 8000dca:	45a6      	cmp	lr, r4
 8000dcc:	d96a      	bls.n	8000ea4 <__udivmoddi4+0x2ac>
 8000dce:	3b02      	subs	r3, #2
 8000dd0:	4464      	add	r4, ip
 8000dd2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dd6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dda:	eba4 040e 	sub.w	r4, r4, lr
 8000dde:	42ac      	cmp	r4, r5
 8000de0:	46c8      	mov	r8, r9
 8000de2:	46ae      	mov	lr, r5
 8000de4:	d356      	bcc.n	8000e94 <__udivmoddi4+0x29c>
 8000de6:	d053      	beq.n	8000e90 <__udivmoddi4+0x298>
 8000de8:	b156      	cbz	r6, 8000e00 <__udivmoddi4+0x208>
 8000dea:	ebb0 0208 	subs.w	r2, r0, r8
 8000dee:	eb64 040e 	sbc.w	r4, r4, lr
 8000df2:	fa04 f707 	lsl.w	r7, r4, r7
 8000df6:	40ca      	lsrs	r2, r1
 8000df8:	40cc      	lsrs	r4, r1
 8000dfa:	4317      	orrs	r7, r2
 8000dfc:	e9c6 7400 	strd	r7, r4, [r6]
 8000e00:	4618      	mov	r0, r3
 8000e02:	2100      	movs	r1, #0
 8000e04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e08:	f1c3 0120 	rsb	r1, r3, #32
 8000e0c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e10:	fa20 f201 	lsr.w	r2, r0, r1
 8000e14:	fa25 f101 	lsr.w	r1, r5, r1
 8000e18:	409d      	lsls	r5, r3
 8000e1a:	432a      	orrs	r2, r5
 8000e1c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e20:	fa1f fe8c 	uxth.w	lr, ip
 8000e24:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e28:	fb07 1510 	mls	r5, r7, r0, r1
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e32:	fb00 f50e 	mul.w	r5, r0, lr
 8000e36:	428d      	cmp	r5, r1
 8000e38:	fa04 f403 	lsl.w	r4, r4, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x258>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e46:	d22f      	bcs.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e48:	428d      	cmp	r5, r1
 8000e4a:	d92d      	bls.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e4c:	3802      	subs	r0, #2
 8000e4e:	4461      	add	r1, ip
 8000e50:	1b49      	subs	r1, r1, r5
 8000e52:	b292      	uxth	r2, r2
 8000e54:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e58:	fb07 1115 	mls	r1, r7, r5, r1
 8000e5c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e60:	fb05 f10e 	mul.w	r1, r5, lr
 8000e64:	4291      	cmp	r1, r2
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x282>
 8000e68:	eb1c 0202 	adds.w	r2, ip, r2
 8000e6c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e70:	d216      	bcs.n	8000ea0 <__udivmoddi4+0x2a8>
 8000e72:	4291      	cmp	r1, r2
 8000e74:	d914      	bls.n	8000ea0 <__udivmoddi4+0x2a8>
 8000e76:	3d02      	subs	r5, #2
 8000e78:	4462      	add	r2, ip
 8000e7a:	1a52      	subs	r2, r2, r1
 8000e7c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e80:	e738      	b.n	8000cf4 <__udivmoddi4+0xfc>
 8000e82:	4631      	mov	r1, r6
 8000e84:	4630      	mov	r0, r6
 8000e86:	e708      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000e88:	4639      	mov	r1, r7
 8000e8a:	e6e6      	b.n	8000c5a <__udivmoddi4+0x62>
 8000e8c:	4610      	mov	r0, r2
 8000e8e:	e6fb      	b.n	8000c88 <__udivmoddi4+0x90>
 8000e90:	4548      	cmp	r0, r9
 8000e92:	d2a9      	bcs.n	8000de8 <__udivmoddi4+0x1f0>
 8000e94:	ebb9 0802 	subs.w	r8, r9, r2
 8000e98:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e9c:	3b01      	subs	r3, #1
 8000e9e:	e7a3      	b.n	8000de8 <__udivmoddi4+0x1f0>
 8000ea0:	4645      	mov	r5, r8
 8000ea2:	e7ea      	b.n	8000e7a <__udivmoddi4+0x282>
 8000ea4:	462b      	mov	r3, r5
 8000ea6:	e794      	b.n	8000dd2 <__udivmoddi4+0x1da>
 8000ea8:	4640      	mov	r0, r8
 8000eaa:	e7d1      	b.n	8000e50 <__udivmoddi4+0x258>
 8000eac:	46d0      	mov	r8, sl
 8000eae:	e77b      	b.n	8000da8 <__udivmoddi4+0x1b0>
 8000eb0:	3d02      	subs	r5, #2
 8000eb2:	4462      	add	r2, ip
 8000eb4:	e732      	b.n	8000d1c <__udivmoddi4+0x124>
 8000eb6:	4608      	mov	r0, r1
 8000eb8:	e70a      	b.n	8000cd0 <__udivmoddi4+0xd8>
 8000eba:	4464      	add	r4, ip
 8000ebc:	3802      	subs	r0, #2
 8000ebe:	e742      	b.n	8000d46 <__udivmoddi4+0x14e>

08000ec0 <__aeabi_idiv0>:
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop

08000ec4 <Engine>:
#include "engine.h"


void Engine(engine_state state){
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	4603      	mov	r3, r0
 8000ecc:	71fb      	strb	r3, [r7, #7]

	switch (state){
 8000ece:	79fb      	ldrb	r3, [r7, #7]
 8000ed0:	2b04      	cmp	r3, #4
 8000ed2:	d81c      	bhi.n	8000f0e <Engine+0x4a>
 8000ed4:	a201      	add	r2, pc, #4	; (adr r2, 8000edc <Engine+0x18>)
 8000ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000eda:	bf00      	nop
 8000edc:	08000ef1 	.word	0x08000ef1
 8000ee0:	08000efd 	.word	0x08000efd
 8000ee4:	08000ef7 	.word	0x08000ef7
 8000ee8:	08000f03 	.word	0x08000f03
 8000eec:	08000f09 	.word	0x08000f09
		case MOVE_FORWARD:
			EngineMoveForward();
 8000ef0:	f000 f890 	bl	8001014 <EngineMoveForward>
			break;
 8000ef4:	e00c      	b.n	8000f10 <Engine+0x4c>
		case TURN_RIGHT:
			EngineTurnRight();
 8000ef6:	f000 f8e7 	bl	80010c8 <EngineTurnRight>
			break;
 8000efa:	e009      	b.n	8000f10 <Engine+0x4c>
		case MOVE_BACKWARD:
			EngineMoveBackward();
 8000efc:	f000 f8a8 	bl	8001050 <EngineMoveBackward>
			break;
 8000f00:	e006      	b.n	8000f10 <Engine+0x4c>
		case TURN_LEFT:
			EngineTurnLeft();
 8000f02:	f000 f8ff 	bl	8001104 <EngineTurnLeft>
			break;
 8000f06:	e003      	b.n	8000f10 <Engine+0x4c>
		case STOP:
			EngineStop();
 8000f08:	f000 f8c0 	bl	800108c <EngineStop>
			break;
 8000f0c:	e000      	b.n	8000f10 <Engine+0x4c>
		default:
			break;
 8000f0e:	bf00      	nop
	}
}
 8000f10:	bf00      	nop
 8000f12:	3708      	adds	r7, #8
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}

08000f18 <EnginesInit>:


void EnginesInit(){
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start(&htim4);
 8000f1c:	4808      	ldr	r0, [pc, #32]	; (8000f40 <EnginesInit+0x28>)
 8000f1e:	f003 f975 	bl	800420c <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8000f22:	2100      	movs	r1, #0
 8000f24:	4806      	ldr	r0, [pc, #24]	; (8000f40 <EnginesInit+0x28>)
 8000f26:	f003 faab 	bl	8004480 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8000f2a:	2104      	movs	r1, #4
 8000f2c:	4804      	ldr	r0, [pc, #16]	; (8000f40 <EnginesInit+0x28>)
 8000f2e:	f003 faa7 	bl	8004480 <HAL_TIM_PWM_Start>
	EnginesSetSpeed(100, 100);
 8000f32:	2164      	movs	r1, #100	; 0x64
 8000f34:	2064      	movs	r0, #100	; 0x64
 8000f36:	f000 f841 	bl	8000fbc <EnginesSetSpeed>
}
 8000f3a:	bf00      	nop
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	20000354 	.word	0x20000354

08000f44 <EnginesSpeed>:

void EnginesSpeed(engine_speed engine_speed){
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	71fb      	strb	r3, [r7, #7]
	static int speed = 100;

	switch (engine_speed){
 8000f4e:	79fb      	ldrb	r3, [r7, #7]
 8000f50:	2b02      	cmp	r3, #2
 8000f52:	d015      	beq.n	8000f80 <EnginesSpeed+0x3c>
 8000f54:	2b02      	cmp	r3, #2
 8000f56:	dc20      	bgt.n	8000f9a <EnginesSpeed+0x56>
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d002      	beq.n	8000f62 <EnginesSpeed+0x1e>
 8000f5c:	2b01      	cmp	r3, #1
 8000f5e:	d005      	beq.n	8000f6c <EnginesSpeed+0x28>
 8000f60:	e01b      	b.n	8000f9a <EnginesSpeed+0x56>
		case KEEP:
			speed = speed;
 8000f62:	4b15      	ldr	r3, [pc, #84]	; (8000fb8 <EnginesSpeed+0x74>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4a14      	ldr	r2, [pc, #80]	; (8000fb8 <EnginesSpeed+0x74>)
 8000f68:	6013      	str	r3, [r2, #0]
			break;
 8000f6a:	e016      	b.n	8000f9a <EnginesSpeed+0x56>
		case FASTER:
			if(speed < 100)
 8000f6c:	4b12      	ldr	r3, [pc, #72]	; (8000fb8 <EnginesSpeed+0x74>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	2b63      	cmp	r3, #99	; 0x63
 8000f72:	dc0f      	bgt.n	8000f94 <EnginesSpeed+0x50>
				speed += 10;
 8000f74:	4b10      	ldr	r3, [pc, #64]	; (8000fb8 <EnginesSpeed+0x74>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	330a      	adds	r3, #10
 8000f7a:	4a0f      	ldr	r2, [pc, #60]	; (8000fb8 <EnginesSpeed+0x74>)
 8000f7c:	6013      	str	r3, [r2, #0]
			break;
 8000f7e:	e009      	b.n	8000f94 <EnginesSpeed+0x50>
		case SLOWER:
			if(speed > 0)
 8000f80:	4b0d      	ldr	r3, [pc, #52]	; (8000fb8 <EnginesSpeed+0x74>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	dd07      	ble.n	8000f98 <EnginesSpeed+0x54>
				speed -= 10;
 8000f88:	4b0b      	ldr	r3, [pc, #44]	; (8000fb8 <EnginesSpeed+0x74>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	3b0a      	subs	r3, #10
 8000f8e:	4a0a      	ldr	r2, [pc, #40]	; (8000fb8 <EnginesSpeed+0x74>)
 8000f90:	6013      	str	r3, [r2, #0]
			break;
 8000f92:	e001      	b.n	8000f98 <EnginesSpeed+0x54>
			break;
 8000f94:	bf00      	nop
 8000f96:	e000      	b.n	8000f9a <EnginesSpeed+0x56>
			break;
 8000f98:	bf00      	nop
	}

	EnginesSetSpeed(speed, speed);
 8000f9a:	4b07      	ldr	r3, [pc, #28]	; (8000fb8 <EnginesSpeed+0x74>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	b2db      	uxtb	r3, r3
 8000fa0:	4a05      	ldr	r2, [pc, #20]	; (8000fb8 <EnginesSpeed+0x74>)
 8000fa2:	6812      	ldr	r2, [r2, #0]
 8000fa4:	b2d2      	uxtb	r2, r2
 8000fa6:	4611      	mov	r1, r2
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f000 f807 	bl	8000fbc <EnginesSetSpeed>
}
 8000fae:	bf00      	nop
 8000fb0:	3708      	adds	r7, #8
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	20000000 	.word	0x20000000

08000fbc <EnginesSetSpeed>:

void EnginesSetSpeed(uint8_t speedLeft, uint8_t speedRight){
 8000fbc:	b480      	push	{r7}
 8000fbe:	b083      	sub	sp, #12
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	460a      	mov	r2, r1
 8000fc6:	71fb      	strb	r3, [r7, #7]
 8000fc8:	4613      	mov	r3, r2
 8000fca:	71bb      	strb	r3, [r7, #6]
	if(speedLeft >= htim4.Instance->ARR){
 8000fcc:	79fa      	ldrb	r2, [r7, #7]
 8000fce:	4b10      	ldr	r3, [pc, #64]	; (8001010 <EnginesSetSpeed+0x54>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fd4:	429a      	cmp	r2, r3
 8000fd6:	d303      	bcc.n	8000fe0 <EnginesSetSpeed+0x24>
		speedLeft = htim4.Instance->ARR;
 8000fd8:	4b0d      	ldr	r3, [pc, #52]	; (8001010 <EnginesSetSpeed+0x54>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fde:	71fb      	strb	r3, [r7, #7]
	}
	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, speedLeft);
 8000fe0:	4b0b      	ldr	r3, [pc, #44]	; (8001010 <EnginesSetSpeed+0x54>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	79fa      	ldrb	r2, [r7, #7]
 8000fe6:	635a      	str	r2, [r3, #52]	; 0x34

	if(speedRight >= htim4.Instance->ARR){
 8000fe8:	79ba      	ldrb	r2, [r7, #6]
 8000fea:	4b09      	ldr	r3, [pc, #36]	; (8001010 <EnginesSetSpeed+0x54>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ff0:	429a      	cmp	r2, r3
 8000ff2:	d303      	bcc.n	8000ffc <EnginesSetSpeed+0x40>
		speedRight = htim4.Instance->ARR;
 8000ff4:	4b06      	ldr	r3, [pc, #24]	; (8001010 <EnginesSetSpeed+0x54>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ffa:	71bb      	strb	r3, [r7, #6]
	}
	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, speedRight);
 8000ffc:	4b04      	ldr	r3, [pc, #16]	; (8001010 <EnginesSetSpeed+0x54>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	79ba      	ldrb	r2, [r7, #6]
 8001002:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001004:	bf00      	nop
 8001006:	370c      	adds	r7, #12
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr
 8001010:	20000354 	.word	0x20000354

08001014 <EngineMoveForward>:

void EngineMoveForward(){
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(Engine_IN1_GPIO_Port, Engine_IN1_Pin, GPIO_PIN_RESET);
 8001018:	2200      	movs	r2, #0
 800101a:	2110      	movs	r1, #16
 800101c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001020:	f001 fd32 	bl	8002a88 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Engine_IN3_GPIO_Port, Engine_IN3_Pin, GPIO_PIN_RESET);
 8001024:	2200      	movs	r2, #0
 8001026:	2102      	movs	r1, #2
 8001028:	4807      	ldr	r0, [pc, #28]	; (8001048 <EngineMoveForward+0x34>)
 800102a:	f001 fd2d 	bl	8002a88 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Engine_IN2_GPIO_Port, Engine_IN2_Pin, GPIO_PIN_SET);
 800102e:	2201      	movs	r2, #1
 8001030:	2101      	movs	r1, #1
 8001032:	4806      	ldr	r0, [pc, #24]	; (800104c <EngineMoveForward+0x38>)
 8001034:	f001 fd28 	bl	8002a88 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Engine_IN4_GPIO_Port, Engine_IN4_Pin, GPIO_PIN_SET);
 8001038:	2201      	movs	r2, #1
 800103a:	2101      	movs	r1, #1
 800103c:	4802      	ldr	r0, [pc, #8]	; (8001048 <EngineMoveForward+0x34>)
 800103e:	f001 fd23 	bl	8002a88 <HAL_GPIO_WritePin>
}
 8001042:	bf00      	nop
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	48000800 	.word	0x48000800
 800104c:	48000400 	.word	0x48000400

08001050 <EngineMoveBackward>:

void EngineMoveBackward(){
 8001050:	b580      	push	{r7, lr}
 8001052:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Engine_IN1_GPIO_Port, Engine_IN1_Pin, GPIO_PIN_SET);
 8001054:	2201      	movs	r2, #1
 8001056:	2110      	movs	r1, #16
 8001058:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800105c:	f001 fd14 	bl	8002a88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Engine_IN3_GPIO_Port, Engine_IN3_Pin, GPIO_PIN_SET);
 8001060:	2201      	movs	r2, #1
 8001062:	2102      	movs	r1, #2
 8001064:	4807      	ldr	r0, [pc, #28]	; (8001084 <EngineMoveBackward+0x34>)
 8001066:	f001 fd0f 	bl	8002a88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Engine_IN2_GPIO_Port, Engine_IN2_Pin, GPIO_PIN_RESET);
 800106a:	2200      	movs	r2, #0
 800106c:	2101      	movs	r1, #1
 800106e:	4806      	ldr	r0, [pc, #24]	; (8001088 <EngineMoveBackward+0x38>)
 8001070:	f001 fd0a 	bl	8002a88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Engine_IN4_GPIO_Port, Engine_IN4_Pin, GPIO_PIN_RESET);
 8001074:	2200      	movs	r2, #0
 8001076:	2101      	movs	r1, #1
 8001078:	4802      	ldr	r0, [pc, #8]	; (8001084 <EngineMoveBackward+0x34>)
 800107a:	f001 fd05 	bl	8002a88 <HAL_GPIO_WritePin>
}
 800107e:	bf00      	nop
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	48000800 	.word	0x48000800
 8001088:	48000400 	.word	0x48000400

0800108c <EngineStop>:

void EngineStop(){
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Engine_IN1_GPIO_Port, Engine_IN1_Pin, GPIO_PIN_SET);
 8001090:	2201      	movs	r2, #1
 8001092:	2110      	movs	r1, #16
 8001094:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001098:	f001 fcf6 	bl	8002a88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Engine_IN3_GPIO_Port, Engine_IN3_Pin, GPIO_PIN_SET);
 800109c:	2201      	movs	r2, #1
 800109e:	2102      	movs	r1, #2
 80010a0:	4807      	ldr	r0, [pc, #28]	; (80010c0 <EngineStop+0x34>)
 80010a2:	f001 fcf1 	bl	8002a88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Engine_IN2_GPIO_Port, Engine_IN2_Pin, GPIO_PIN_SET);
 80010a6:	2201      	movs	r2, #1
 80010a8:	2101      	movs	r1, #1
 80010aa:	4806      	ldr	r0, [pc, #24]	; (80010c4 <EngineStop+0x38>)
 80010ac:	f001 fcec 	bl	8002a88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Engine_IN4_GPIO_Port, Engine_IN4_Pin, GPIO_PIN_SET);
 80010b0:	2201      	movs	r2, #1
 80010b2:	2101      	movs	r1, #1
 80010b4:	4802      	ldr	r0, [pc, #8]	; (80010c0 <EngineStop+0x34>)
 80010b6:	f001 fce7 	bl	8002a88 <HAL_GPIO_WritePin>
}
 80010ba:	bf00      	nop
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	48000800 	.word	0x48000800
 80010c4:	48000400 	.word	0x48000400

080010c8 <EngineTurnRight>:

void EngineTurnRight(){
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Engine_IN1_GPIO_Port, Engine_IN1_Pin, GPIO_PIN_SET);
 80010cc:	2201      	movs	r2, #1
 80010ce:	2110      	movs	r1, #16
 80010d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010d4:	f001 fcd8 	bl	8002a88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Engine_IN3_GPIO_Port, Engine_IN3_Pin, GPIO_PIN_RESET);
 80010d8:	2200      	movs	r2, #0
 80010da:	2102      	movs	r1, #2
 80010dc:	4807      	ldr	r0, [pc, #28]	; (80010fc <EngineTurnRight+0x34>)
 80010de:	f001 fcd3 	bl	8002a88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Engine_IN2_GPIO_Port, Engine_IN2_Pin, GPIO_PIN_RESET);
 80010e2:	2200      	movs	r2, #0
 80010e4:	2101      	movs	r1, #1
 80010e6:	4806      	ldr	r0, [pc, #24]	; (8001100 <EngineTurnRight+0x38>)
 80010e8:	f001 fcce 	bl	8002a88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Engine_IN4_GPIO_Port, Engine_IN4_Pin, GPIO_PIN_SET);
 80010ec:	2201      	movs	r2, #1
 80010ee:	2101      	movs	r1, #1
 80010f0:	4802      	ldr	r0, [pc, #8]	; (80010fc <EngineTurnRight+0x34>)
 80010f2:	f001 fcc9 	bl	8002a88 <HAL_GPIO_WritePin>
}
 80010f6:	bf00      	nop
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	48000800 	.word	0x48000800
 8001100:	48000400 	.word	0x48000400

08001104 <EngineTurnLeft>:

void EngineTurnLeft(){
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Engine_IN1_GPIO_Port, Engine_IN1_Pin, GPIO_PIN_RESET);
 8001108:	2200      	movs	r2, #0
 800110a:	2110      	movs	r1, #16
 800110c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001110:	f001 fcba 	bl	8002a88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Engine_IN3_GPIO_Port, Engine_IN3_Pin, GPIO_PIN_SET);
 8001114:	2201      	movs	r2, #1
 8001116:	2102      	movs	r1, #2
 8001118:	4807      	ldr	r0, [pc, #28]	; (8001138 <EngineTurnLeft+0x34>)
 800111a:	f001 fcb5 	bl	8002a88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Engine_IN2_GPIO_Port, Engine_IN2_Pin, GPIO_PIN_SET);
 800111e:	2201      	movs	r2, #1
 8001120:	2101      	movs	r1, #1
 8001122:	4806      	ldr	r0, [pc, #24]	; (800113c <EngineTurnLeft+0x38>)
 8001124:	f001 fcb0 	bl	8002a88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Engine_IN4_GPIO_Port, Engine_IN4_Pin, GPIO_PIN_RESET);
 8001128:	2200      	movs	r2, #0
 800112a:	2101      	movs	r1, #1
 800112c:	4802      	ldr	r0, [pc, #8]	; (8001138 <EngineTurnLeft+0x34>)
 800112e:	f001 fcab 	bl	8002a88 <HAL_GPIO_WritePin>
}
 8001132:	bf00      	nop
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	48000800 	.word	0x48000800
 800113c:	48000400 	.word	0x48000400

08001140 <HAL_TIM_IC_CaptureCallback>:
};

/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN FunctionPrototypes */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  if (htim == &htim3)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	4a0b      	ldr	r2, [pc, #44]	; (8001178 <HAL_TIM_IC_CaptureCallback+0x38>)
 800114c:	4293      	cmp	r3, r2
 800114e:	d10e      	bne.n	800116e <HAL_TIM_IC_CaptureCallback+0x2e>
  {
	osSemaphoreRelease(Semaphore1_IR_InterruptHandle);
 8001150:	4b0a      	ldr	r3, [pc, #40]	; (800117c <HAL_TIM_IC_CaptureCallback+0x3c>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4618      	mov	r0, r3
 8001156:	f006 f95d 	bl	8007414 <osSemaphoreRelease>
    switch (HAL_TIM_GetActiveChannel(&htim3))
 800115a:	4807      	ldr	r0, [pc, #28]	; (8001178 <HAL_TIM_IC_CaptureCallback+0x38>)
 800115c:	f004 f95e 	bl	800541c <HAL_TIM_GetActiveChannel>
 8001160:	4603      	mov	r3, r0
 8001162:	2b01      	cmp	r3, #1
 8001164:	d102      	bne.n	800116c <HAL_TIM_IC_CaptureCallback+0x2c>
    {
      case HAL_TIM_ACTIVE_CHANNEL_1:
        ir_tim_interrupt();
 8001166:	f000 fb97 	bl	8001898 <ir_tim_interrupt>
        break;
 800116a:	e000      	b.n	800116e <HAL_TIM_IC_CaptureCallback+0x2e>
      default:
        break;
 800116c:	bf00      	nop
    }
  }
}
 800116e:	bf00      	nop
 8001170:	3708      	adds	r7, #8
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	20000308 	.word	0x20000308
 800117c:	20000224 	.word	0x20000224

08001180 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of Semaphore1_IR_Interrupt */
  Semaphore1_IR_InterruptHandle = osSemaphoreNew(1, 1, &Semaphore1_IR_Interrupt_attributes);
 8001184:	4a35      	ldr	r2, [pc, #212]	; (800125c <MX_FREERTOS_Init+0xdc>)
 8001186:	2101      	movs	r1, #1
 8001188:	2001      	movs	r0, #1
 800118a:	f006 f867 	bl	800725c <osSemaphoreNew>
 800118e:	4603      	mov	r3, r0
 8001190:	4a33      	ldr	r2, [pc, #204]	; (8001260 <MX_FREERTOS_Init+0xe0>)
 8001192:	6013      	str	r3, [r2, #0]

  /* creation of Semaphore2_IR_Engine */
  Semaphore2_IR_EngineHandle = osSemaphoreNew(1, 1, &Semaphore2_IR_Engine_attributes);
 8001194:	4a33      	ldr	r2, [pc, #204]	; (8001264 <MX_FREERTOS_Init+0xe4>)
 8001196:	2101      	movs	r1, #1
 8001198:	2001      	movs	r0, #1
 800119a:	f006 f85f 	bl	800725c <osSemaphoreNew>
 800119e:	4603      	mov	r3, r0
 80011a0:	4a31      	ldr	r2, [pc, #196]	; (8001268 <MX_FREERTOS_Init+0xe8>)
 80011a2:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of Timer1_USSensorBlocking */
  Timer1_USSensorBlockingHandle = osTimerNew(Callback01, osTimerOnce, NULL, &Timer1_USSensorBlocking_attributes);
 80011a4:	4b31      	ldr	r3, [pc, #196]	; (800126c <MX_FREERTOS_Init+0xec>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	2100      	movs	r1, #0
 80011aa:	4831      	ldr	r0, [pc, #196]	; (8001270 <MX_FREERTOS_Init+0xf0>)
 80011ac:	f005 ff90 	bl	80070d0 <osTimerNew>
 80011b0:	4603      	mov	r3, r0
 80011b2:	4a30      	ldr	r2, [pc, #192]	; (8001274 <MX_FREERTOS_Init+0xf4>)
 80011b4:	6013      	str	r3, [r2, #0]

  /* creation of Timer2_TurningTimer */
  Timer2_TurningTimerHandle = osTimerNew(Callback02, osTimerOnce, NULL, &Timer2_TurningTimer_attributes);
 80011b6:	4b30      	ldr	r3, [pc, #192]	; (8001278 <MX_FREERTOS_Init+0xf8>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	2100      	movs	r1, #0
 80011bc:	482f      	ldr	r0, [pc, #188]	; (800127c <MX_FREERTOS_Init+0xfc>)
 80011be:	f005 ff87 	bl	80070d0 <osTimerNew>
 80011c2:	4603      	mov	r3, r0
 80011c4:	4a2e      	ldr	r2, [pc, #184]	; (8001280 <MX_FREERTOS_Init+0x100>)
 80011c6:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of Queue1_Commands */
  Queue1_CommandsHandle = osMessageQueueNew (10, 20, &Queue1_Commands_attributes);
 80011c8:	4a2e      	ldr	r2, [pc, #184]	; (8001284 <MX_FREERTOS_Init+0x104>)
 80011ca:	2114      	movs	r1, #20
 80011cc:	200a      	movs	r0, #10
 80011ce:	f006 f985 	bl	80074dc <osMessageQueueNew>
 80011d2:	4603      	mov	r3, r0
 80011d4:	4a2c      	ldr	r2, [pc, #176]	; (8001288 <MX_FREERTOS_Init+0x108>)
 80011d6:	6013      	str	r3, [r2, #0]

  /* creation of Queue02_EngineCommands */
  Queue02_EngineCommandsHandle = osMessageQueueNew (10, 10, &Queue02_EngineCommands_attributes);
 80011d8:	4a2c      	ldr	r2, [pc, #176]	; (800128c <MX_FREERTOS_Init+0x10c>)
 80011da:	210a      	movs	r1, #10
 80011dc:	200a      	movs	r0, #10
 80011de:	f006 f97d 	bl	80074dc <osMessageQueueNew>
 80011e2:	4603      	mov	r3, r0
 80011e4:	4a2a      	ldr	r2, [pc, #168]	; (8001290 <MX_FREERTOS_Init+0x110>)
 80011e6:	6013      	str	r3, [r2, #0]

  /* creation of Queue03_EngineSpeed */
  Queue03_EngineSpeedHandle = osMessageQueueNew (10, 10, &Queue03_EngineSpeed_attributes);
 80011e8:	4a2a      	ldr	r2, [pc, #168]	; (8001294 <MX_FREERTOS_Init+0x114>)
 80011ea:	210a      	movs	r1, #10
 80011ec:	200a      	movs	r0, #10
 80011ee:	f006 f975 	bl	80074dc <osMessageQueueNew>
 80011f2:	4603      	mov	r3, r0
 80011f4:	4a28      	ldr	r2, [pc, #160]	; (8001298 <MX_FREERTOS_Init+0x118>)
 80011f6:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80011f8:	4a28      	ldr	r2, [pc, #160]	; (800129c <MX_FREERTOS_Init+0x11c>)
 80011fa:	2100      	movs	r1, #0
 80011fc:	4828      	ldr	r0, [pc, #160]	; (80012a0 <MX_FREERTOS_Init+0x120>)
 80011fe:	f005 fea5 	bl	8006f4c <osThreadNew>
 8001202:	4603      	mov	r3, r0
 8001204:	4a27      	ldr	r2, [pc, #156]	; (80012a4 <MX_FREERTOS_Init+0x124>)
 8001206:	6013      	str	r3, [r2, #0]

  /* creation of Task3_CommandDetection */
  Task3_CommandDetectionHandle = osThreadNew(CommandDetection, NULL, &Task3_CommandDetection_attributes);
 8001208:	4a27      	ldr	r2, [pc, #156]	; (80012a8 <MX_FREERTOS_Init+0x128>)
 800120a:	2100      	movs	r1, #0
 800120c:	4827      	ldr	r0, [pc, #156]	; (80012ac <MX_FREERTOS_Init+0x12c>)
 800120e:	f005 fe9d 	bl	8006f4c <osThreadNew>
 8001212:	4603      	mov	r3, r0
 8001214:	4a26      	ldr	r2, [pc, #152]	; (80012b0 <MX_FREERTOS_Init+0x130>)
 8001216:	6013      	str	r3, [r2, #0]

  /* creation of Task4_UltrasoundSensor */
  Task4_UltrasoundSensorHandle = osThreadNew(UltrasoundSensor, NULL, &Task4_UltrasoundSensor_attributes);
 8001218:	4a26      	ldr	r2, [pc, #152]	; (80012b4 <MX_FREERTOS_Init+0x134>)
 800121a:	2100      	movs	r1, #0
 800121c:	4826      	ldr	r0, [pc, #152]	; (80012b8 <MX_FREERTOS_Init+0x138>)
 800121e:	f005 fe95 	bl	8006f4c <osThreadNew>
 8001222:	4603      	mov	r3, r0
 8001224:	4a25      	ldr	r2, [pc, #148]	; (80012bc <MX_FREERTOS_Init+0x13c>)
 8001226:	6013      	str	r3, [r2, #0]

  /* creation of Task2_UsartReceiving */
  Task2_UsartReceivingHandle = osThreadNew(UsartReceiving, NULL, &Task2_UsartReceiving_attributes);
 8001228:	4a25      	ldr	r2, [pc, #148]	; (80012c0 <MX_FREERTOS_Init+0x140>)
 800122a:	2100      	movs	r1, #0
 800122c:	4825      	ldr	r0, [pc, #148]	; (80012c4 <MX_FREERTOS_Init+0x144>)
 800122e:	f005 fe8d 	bl	8006f4c <osThreadNew>
 8001232:	4603      	mov	r3, r0
 8001234:	4a24      	ldr	r2, [pc, #144]	; (80012c8 <MX_FREERTOS_Init+0x148>)
 8001236:	6013      	str	r3, [r2, #0]

  /* creation of Task10_IR_CommandsDetection */
  Task10_IR_CommandsDetectionHandle = osThreadNew(IR_CommandsDetection, NULL, &Task10_IR_CommandsDetection_attributes);
 8001238:	4a24      	ldr	r2, [pc, #144]	; (80012cc <MX_FREERTOS_Init+0x14c>)
 800123a:	2100      	movs	r1, #0
 800123c:	4824      	ldr	r0, [pc, #144]	; (80012d0 <MX_FREERTOS_Init+0x150>)
 800123e:	f005 fe85 	bl	8006f4c <osThreadNew>
 8001242:	4603      	mov	r3, r0
 8001244:	4a23      	ldr	r2, [pc, #140]	; (80012d4 <MX_FREERTOS_Init+0x154>)
 8001246:	6013      	str	r3, [r2, #0]

  /* creation of Task11_EngineTask */
  Task11_EngineTaskHandle = osThreadNew(EngineTask, NULL, &Task11_EngineTask_attributes);
 8001248:	4a23      	ldr	r2, [pc, #140]	; (80012d8 <MX_FREERTOS_Init+0x158>)
 800124a:	2100      	movs	r1, #0
 800124c:	4823      	ldr	r0, [pc, #140]	; (80012dc <MX_FREERTOS_Init+0x15c>)
 800124e:	f005 fe7d 	bl	8006f4c <osThreadNew>
 8001252:	4603      	mov	r3, r0
 8001254:	4a22      	ldr	r2, [pc, #136]	; (80012e0 <MX_FREERTOS_Init+0x160>)
 8001256:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001258:	bf00      	nop
 800125a:	bd80      	pop	{r7, pc}
 800125c:	0800d82c 	.word	0x0800d82c
 8001260:	20000224 	.word	0x20000224
 8001264:	0800d83c 	.word	0x0800d83c
 8001268:	20000228 	.word	0x20000228
 800126c:	0800d80c 	.word	0x0800d80c
 8001270:	0800171d 	.word	0x0800171d
 8001274:	2000021c 	.word	0x2000021c
 8001278:	0800d81c 	.word	0x0800d81c
 800127c:	08001731 	.word	0x08001731
 8001280:	20000220 	.word	0x20000220
 8001284:	0800d7c4 	.word	0x0800d7c4
 8001288:	20000210 	.word	0x20000210
 800128c:	0800d7dc 	.word	0x0800d7dc
 8001290:	20000214 	.word	0x20000214
 8001294:	0800d7f4 	.word	0x0800d7f4
 8001298:	20000218 	.word	0x20000218
 800129c:	0800d6ec 	.word	0x0800d6ec
 80012a0:	080012e5 	.word	0x080012e5
 80012a4:	200001f8 	.word	0x200001f8
 80012a8:	0800d710 	.word	0x0800d710
 80012ac:	080012f5 	.word	0x080012f5
 80012b0:	200001fc 	.word	0x200001fc
 80012b4:	0800d734 	.word	0x0800d734
 80012b8:	08001375 	.word	0x08001375
 80012bc:	20000200 	.word	0x20000200
 80012c0:	0800d758 	.word	0x0800d758
 80012c4:	08001449 	.word	0x08001449
 80012c8:	20000204 	.word	0x20000204
 80012cc:	0800d77c 	.word	0x0800d77c
 80012d0:	080014f5 	.word	0x080014f5
 80012d4:	20000208 	.word	0x20000208
 80012d8:	0800d7a0 	.word	0x0800d7a0
 80012dc:	08001671 	.word	0x08001671
 80012e0:	2000020c 	.word	0x2000020c

080012e4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80012ec:	2001      	movs	r0, #1
 80012ee:	f005 febf 	bl	8007070 <osDelay>
 80012f2:	e7fb      	b.n	80012ec <StartDefaultTask+0x8>

080012f4 <CommandDetection>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_CommandDetection */
void CommandDetection(void *argument)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b088      	sub	sp, #32
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CommandDetection */
	char ReceivedValue[MAX_LENGTH_OF_LINE_RECEIVED_BY_USART + 1];
	  /* Infinite loop */
	  for(;;){
		 osMessageQueueGet(Queue1_CommandsHandle, ReceivedValue, 0, osWaitForever);
 80012fc:	4b19      	ldr	r3, [pc, #100]	; (8001364 <CommandDetection+0x70>)
 80012fe:	6818      	ldr	r0, [r3, #0]
 8001300:	f107 0108 	add.w	r1, r7, #8
 8001304:	f04f 33ff 	mov.w	r3, #4294967295
 8001308:	2200      	movs	r2, #0
 800130a:	f006 f9bb 	bl	8007684 <osMessageQueueGet>
		  //ReceivedValue = osMessageGet(Queue1_CommandsHandle, osWaitForever)
		  if (strcmp(ReceivedValue, "on") == 0){
 800130e:	f107 0308 	add.w	r3, r7, #8
 8001312:	4915      	ldr	r1, [pc, #84]	; (8001368 <CommandDetection+0x74>)
 8001314:	4618      	mov	r0, r3
 8001316:	f7fe ff5b 	bl	80001d0 <strcmp>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d106      	bne.n	800132e <CommandDetection+0x3a>
			  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8001320:	2201      	movs	r2, #1
 8001322:	2120      	movs	r1, #32
 8001324:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001328:	f001 fbae 	bl	8002a88 <HAL_GPIO_WritePin>
 800132c:	e015      	b.n	800135a <CommandDetection+0x66>
		  }else if (strcmp(ReceivedValue, "off") == 0) {
 800132e:	f107 0308 	add.w	r3, r7, #8
 8001332:	490e      	ldr	r1, [pc, #56]	; (800136c <CommandDetection+0x78>)
 8001334:	4618      	mov	r0, r3
 8001336:	f7fe ff4b 	bl	80001d0 <strcmp>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d106      	bne.n	800134e <CommandDetection+0x5a>
			  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001340:	2200      	movs	r2, #0
 8001342:	2120      	movs	r1, #32
 8001344:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001348:	f001 fb9e 	bl	8002a88 <HAL_GPIO_WritePin>
 800134c:	e005      	b.n	800135a <CommandDetection+0x66>
		  }else {
			  printf("Nieznane polecenie: %s\n", ReceivedValue);
 800134e:	f107 0308 	add.w	r3, r7, #8
 8001352:	4619      	mov	r1, r3
 8001354:	4806      	ldr	r0, [pc, #24]	; (8001370 <CommandDetection+0x7c>)
 8001356:	f00a f901 	bl	800b55c <iprintf>
		  }

		  osDelay(1);
 800135a:	2001      	movs	r0, #1
 800135c:	f005 fe88 	bl	8007070 <osDelay>
		 osMessageQueueGet(Queue1_CommandsHandle, ReceivedValue, 0, osWaitForever);
 8001360:	e7cc      	b.n	80012fc <CommandDetection+0x8>
 8001362:	bf00      	nop
 8001364:	20000210 	.word	0x20000210
 8001368:	0800d6b4 	.word	0x0800d6b4
 800136c:	0800d6b8 	.word	0x0800d6b8
 8001370:	0800d6bc 	.word	0x0800d6bc

08001374 <UltrasoundSensor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_UltrasoundSensor */
void UltrasoundSensor(void *argument)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b086      	sub	sp, #24
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN UltrasoundSensor */
	HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_1);
 800137c:	2100      	movs	r1, #0
 800137e:	482c      	ldr	r0, [pc, #176]	; (8001430 <UltrasoundSensor+0xbc>)
 8001380:	f003 f9e6 	bl	8004750 <HAL_TIM_IC_Start>
	HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_2);
 8001384:	2104      	movs	r1, #4
 8001386:	482a      	ldr	r0, [pc, #168]	; (8001430 <UltrasoundSensor+0xbc>)
 8001388:	f003 f9e2 	bl	8004750 <HAL_TIM_IC_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800138c:	2108      	movs	r1, #8
 800138e:	4828      	ldr	r0, [pc, #160]	; (8001430 <UltrasoundSensor+0xbc>)
 8001390:	f003 f876 	bl	8004480 <HAL_TIM_PWM_Start>
	osDelay(1000);
 8001394:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001398:	f005 fe6a 	bl	8007070 <osDelay>
  /* Infinite loop */
  for(;;)
  {

	uint32_t start = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);
 800139c:	2100      	movs	r1, #0
 800139e:	4824      	ldr	r0, [pc, #144]	; (8001430 <UltrasoundSensor+0xbc>)
 80013a0:	f003 ffda 	bl	8005358 <HAL_TIM_ReadCapturedValue>
 80013a4:	6178      	str	r0, [r7, #20]
	uint32_t stop = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_2);
 80013a6:	2104      	movs	r1, #4
 80013a8:	4821      	ldr	r0, [pc, #132]	; (8001430 <UltrasoundSensor+0xbc>)
 80013aa:	f003 ffd5 	bl	8005358 <HAL_TIM_ReadCapturedValue>
 80013ae:	6138      	str	r0, [r7, #16]
	uint32_t distance = (stop - start) / 58.0f;
 80013b0:	693a      	ldr	r2, [r7, #16]
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	ee07 3a90 	vmov	s15, r3
 80013ba:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80013be:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8001434 <UltrasoundSensor+0xc0>
 80013c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013ca:	ee17 3a90 	vmov	r3, s15
 80013ce:	60fb      	str	r3, [r7, #12]
	if(distance < 20 && !osTimerIsRunning(Timer1_USSensorBlockingHandle)){
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	2b13      	cmp	r3, #19
 80013d4:	d828      	bhi.n	8001428 <UltrasoundSensor+0xb4>
 80013d6:	4b18      	ldr	r3, [pc, #96]	; (8001438 <UltrasoundSensor+0xc4>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4618      	mov	r0, r3
 80013dc:	f005 ff22 	bl	8007224 <osTimerIsRunning>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d120      	bne.n	8001428 <UltrasoundSensor+0xb4>
		engine_state state = STOP;
 80013e6:	2304      	movs	r3, #4
 80013e8:	72fb      	strb	r3, [r7, #11]
		osSemaphoreRelease(Semaphore1_IR_InterruptHandle);
 80013ea:	4b14      	ldr	r3, [pc, #80]	; (800143c <UltrasoundSensor+0xc8>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4618      	mov	r0, r3
 80013f0:	f006 f810 	bl	8007414 <osSemaphoreRelease>
		osSemaphoreAcquire(Semaphore1_IR_InterruptHandle, 0);
 80013f4:	4b11      	ldr	r3, [pc, #68]	; (800143c <UltrasoundSensor+0xc8>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	2100      	movs	r1, #0
 80013fa:	4618      	mov	r0, r3
 80013fc:	f005 ffb8 	bl	8007370 <osSemaphoreAcquire>
		osMessageQueuePut(Queue02_EngineCommandsHandle, &state, 0, 200);
 8001400:	4b0f      	ldr	r3, [pc, #60]	; (8001440 <UltrasoundSensor+0xcc>)
 8001402:	6818      	ldr	r0, [r3, #0]
 8001404:	f107 010b 	add.w	r1, r7, #11
 8001408:	23c8      	movs	r3, #200	; 0xc8
 800140a:	2200      	movs	r2, #0
 800140c:	f006 f8da 	bl	80075c4 <osMessageQueuePut>
		osSemaphoreRelease(Semaphore2_IR_EngineHandle);
 8001410:	4b0c      	ldr	r3, [pc, #48]	; (8001444 <UltrasoundSensor+0xd0>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4618      	mov	r0, r3
 8001416:	f005 fffd 	bl	8007414 <osSemaphoreRelease>
		osTimerStart(Timer1_USSensorBlockingHandle, 2000 / portTICK_PERIOD_MS);
 800141a:	4b07      	ldr	r3, [pc, #28]	; (8001438 <UltrasoundSensor+0xc4>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8001422:	4618      	mov	r0, r3
 8001424:	f005 fed0 	bl	80071c8 <osTimerStart>
	}

	osDelay(1);
 8001428:	2001      	movs	r0, #1
 800142a:	f005 fe21 	bl	8007070 <osDelay>
  {
 800142e:	e7b5      	b.n	800139c <UltrasoundSensor+0x28>
 8001430:	200002bc 	.word	0x200002bc
 8001434:	42680000 	.word	0x42680000
 8001438:	2000021c 	.word	0x2000021c
 800143c:	20000224 	.word	0x20000224
 8001440:	20000214 	.word	0x20000214
 8001444:	20000228 	.word	0x20000228

08001448 <UsartReceiving>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_UsartReceiving */
void UsartReceiving(void *argument)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
	  static char receivedLine[MAX_LENGTH_OF_LINE_RECEIVED_BY_USART + 1]; // +1 for null terminator

	  /* Infinite loop */
	  for(;;)
	  {
		  if (HAL_UART_Receive(&huart2, &value, 1, 0) == HAL_OK){
 8001450:	2300      	movs	r3, #0
 8001452:	2201      	movs	r2, #1
 8001454:	4921      	ldr	r1, [pc, #132]	; (80014dc <UsartReceiving+0x94>)
 8001456:	4822      	ldr	r0, [pc, #136]	; (80014e0 <UsartReceiving+0x98>)
 8001458:	f004 ff52 	bl	8006300 <HAL_UART_Receive>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d137      	bne.n	80014d2 <UsartReceiving+0x8a>
		  		if (value == '\r' || value == '\n') {
 8001462:	4b1e      	ldr	r3, [pc, #120]	; (80014dc <UsartReceiving+0x94>)
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	2b0d      	cmp	r3, #13
 8001468:	d003      	beq.n	8001472 <UsartReceiving+0x2a>
 800146a:	4b1c      	ldr	r3, [pc, #112]	; (80014dc <UsartReceiving+0x94>)
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	2b0a      	cmp	r3, #10
 8001470:	d11f      	bne.n	80014b2 <UsartReceiving+0x6a>
		  			// end of line character received
		  			if (line_length > 0){
 8001472:	4b1c      	ldr	r3, [pc, #112]	; (80014e4 <UsartReceiving+0x9c>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d02b      	beq.n	80014d2 <UsartReceiving+0x8a>
		  				// if the buffer is not empty, we add the \0 character at the end of the line
		  				line_buffer[line_length] = '\0';
 800147a:	4b1a      	ldr	r3, [pc, #104]	; (80014e4 <UsartReceiving+0x9c>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	4a1a      	ldr	r2, [pc, #104]	; (80014e8 <UsartReceiving+0xa0>)
 8001480:	2100      	movs	r1, #0
 8001482:	54d1      	strb	r1, [r2, r3]
		  				// passing the buffer to CommendDetection Task by queue
		  			    strncpy(receivedLine, line_buffer, line_length);
 8001484:	4b17      	ldr	r3, [pc, #92]	; (80014e4 <UsartReceiving+0x9c>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	461a      	mov	r2, r3
 800148a:	4917      	ldr	r1, [pc, #92]	; (80014e8 <UsartReceiving+0xa0>)
 800148c:	4817      	ldr	r0, [pc, #92]	; (80014ec <UsartReceiving+0xa4>)
 800148e:	f00a f8c2 	bl	800b616 <strncpy>
		  			    receivedLine[line_length] = '\0'; // Ensure null termination
 8001492:	4b14      	ldr	r3, [pc, #80]	; (80014e4 <UsartReceiving+0x9c>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	4a15      	ldr	r2, [pc, #84]	; (80014ec <UsartReceiving+0xa4>)
 8001498:	2100      	movs	r1, #0
 800149a:	54d1      	strb	r1, [r2, r3]
		  				osMessageQueuePut(Queue1_CommandsHandle, receivedLine, 0, 200);
 800149c:	4b14      	ldr	r3, [pc, #80]	; (80014f0 <UsartReceiving+0xa8>)
 800149e:	6818      	ldr	r0, [r3, #0]
 80014a0:	23c8      	movs	r3, #200	; 0xc8
 80014a2:	2200      	movs	r2, #0
 80014a4:	4911      	ldr	r1, [pc, #68]	; (80014ec <UsartReceiving+0xa4>)
 80014a6:	f006 f88d 	bl	80075c4 <osMessageQueuePut>
		  				int y = osMessageQueueGetMsgSize(Queue1_CommandsHandle

		  				**************************/

		  				// starting data collection again
		  				line_length = 0;
 80014aa:	4b0e      	ldr	r3, [pc, #56]	; (80014e4 <UsartReceiving+0x9c>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]
		  			if (line_length > 0){
 80014b0:	e00f      	b.n	80014d2 <UsartReceiving+0x8a>
		  			}
		  		}
		  		else {
		  			if (line_length >= MAX_LENGTH_OF_LINE_RECEIVED_BY_USART) {
 80014b2:	4b0c      	ldr	r3, [pc, #48]	; (80014e4 <UsartReceiving+0x9c>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	2b13      	cmp	r3, #19
 80014b8:	d902      	bls.n	80014c0 <UsartReceiving+0x78>
		  				// too much data, we delete what we have collected so far
		  				line_length = 0;
 80014ba:	4b0a      	ldr	r3, [pc, #40]	; (80014e4 <UsartReceiving+0x9c>)
 80014bc:	2200      	movs	r2, #0
 80014be:	601a      	str	r2, [r3, #0]
		  			}
		  			// we add the value to the buffer
		  			line_buffer[line_length++] = value;
 80014c0:	4b08      	ldr	r3, [pc, #32]	; (80014e4 <UsartReceiving+0x9c>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	1c5a      	adds	r2, r3, #1
 80014c6:	4907      	ldr	r1, [pc, #28]	; (80014e4 <UsartReceiving+0x9c>)
 80014c8:	600a      	str	r2, [r1, #0]
 80014ca:	4a04      	ldr	r2, [pc, #16]	; (80014dc <UsartReceiving+0x94>)
 80014cc:	7811      	ldrb	r1, [r2, #0]
 80014ce:	4a06      	ldr	r2, [pc, #24]	; (80014e8 <UsartReceiving+0xa0>)
 80014d0:	54d1      	strb	r1, [r2, r3]
		  		}
		  	}

	    osDelay(1);
 80014d2:	2001      	movs	r0, #1
 80014d4:	f005 fdcc 	bl	8007070 <osDelay>
		  if (HAL_UART_Receive(&huart2, &value, 1, 0) == HAL_OK){
 80014d8:	e7ba      	b.n	8001450 <UsartReceiving+0x8>
 80014da:	bf00      	nop
 80014dc:	2000022c 	.word	0x2000022c
 80014e0:	200003a0 	.word	0x200003a0
 80014e4:	20000230 	.word	0x20000230
 80014e8:	20000234 	.word	0x20000234
 80014ec:	2000024c 	.word	0x2000024c
 80014f0:	20000210 	.word	0x20000210

080014f4 <IR_CommandsDetection>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_IR_CommandsDetection */
void IR_CommandsDetection(void *argument)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b084      	sub	sp, #16
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN IR_CommandsDetection */
  /* Infinite loop */
  for(;;)
  {

	  	if(osSemaphoreGetCount(Semaphore1_IR_InterruptHandle) != 0){
 80014fc:	4b58      	ldr	r3, [pc, #352]	; (8001660 <IR_CommandsDetection+0x16c>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4618      	mov	r0, r3
 8001502:	f005 ffcb 	bl	800749c <osSemaphoreGetCount>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	f000 80a5 	beq.w	8001658 <IR_CommandsDetection+0x164>

	  		osSemaphoreAcquire(Semaphore1_IR_InterruptHandle, 0);
 800150e:	4b54      	ldr	r3, [pc, #336]	; (8001660 <IR_CommandsDetection+0x16c>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	2100      	movs	r1, #0
 8001514:	4618      	mov	r0, r3
 8001516:	f005 ff2b 	bl	8007370 <osSemaphoreAcquire>


	  		int value = ir_read();
 800151a:	f000 fa23 	bl	8001964 <ir_read>
 800151e:	60f8      	str	r0, [r7, #12]
	  		engine_state state = STOP;
 8001520:	2304      	movs	r3, #4
 8001522:	72fb      	strb	r3, [r7, #11]
	  		engine_speed speed = KEEP;
 8001524:	2300      	movs	r3, #0
 8001526:	72bb      	strb	r3, [r7, #10]

	  		if(value == IR_CODE_TEST || value == IR_CODE_0){
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	2b44      	cmp	r3, #68	; 0x44
 800152c:	d002      	beq.n	8001534 <IR_CommandsDetection+0x40>
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	2b16      	cmp	r3, #22
 8001532:	d11d      	bne.n	8001570 <IR_CommandsDetection+0x7c>
	  			switch (value){
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	2b16      	cmp	r3, #22
 8001538:	d00d      	beq.n	8001556 <IR_CommandsDetection+0x62>
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	2b44      	cmp	r3, #68	; 0x44
 800153e:	d115      	bne.n	800156c <IR_CommandsDetection+0x78>
					   case IR_CODE_TEST:
						     speed = FASTER;
 8001540:	2301      	movs	r3, #1
 8001542:	72bb      	strb	r3, [r7, #10]
						     osMessageQueuePut(Queue03_EngineSpeedHandle, &speed, 0, 200);
 8001544:	4b47      	ldr	r3, [pc, #284]	; (8001664 <IR_CommandsDetection+0x170>)
 8001546:	6818      	ldr	r0, [r3, #0]
 8001548:	f107 010a 	add.w	r1, r7, #10
 800154c:	23c8      	movs	r3, #200	; 0xc8
 800154e:	2200      	movs	r2, #0
 8001550:	f006 f838 	bl	80075c4 <osMessageQueuePut>
					     break;
 8001554:	e00b      	b.n	800156e <IR_CommandsDetection+0x7a>
					   case IR_CODE_0  :
						     speed = SLOWER;
 8001556:	2302      	movs	r3, #2
 8001558:	72bb      	strb	r3, [r7, #10]
						     osMessageQueuePut(Queue03_EngineSpeedHandle, &speed, 0, 200);
 800155a:	4b42      	ldr	r3, [pc, #264]	; (8001664 <IR_CommandsDetection+0x170>)
 800155c:	6818      	ldr	r0, [r3, #0]
 800155e:	f107 010a 	add.w	r1, r7, #10
 8001562:	23c8      	movs	r3, #200	; 0xc8
 8001564:	2200      	movs	r2, #0
 8001566:	f006 f82d 	bl	80075c4 <osMessageQueuePut>
					     break;
 800156a:	e000      	b.n	800156e <IR_CommandsDetection+0x7a>
					   default:

					   	 break;
 800156c:	bf00      	nop
	  			switch (value){
 800156e:	e06e      	b.n	800164e <IR_CommandsDetection+0x15a>
	  			}
	  		}else{
				switch (value) {
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	2b19      	cmp	r3, #25
 8001574:	dc30      	bgt.n	80015d8 <IR_CommandsDetection+0xe4>
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	2b07      	cmp	r3, #7
 800157a:	db67      	blt.n	800164c <IR_CommandsDetection+0x158>
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	3b07      	subs	r3, #7
 8001580:	2b12      	cmp	r3, #18
 8001582:	d863      	bhi.n	800164c <IR_CommandsDetection+0x158>
 8001584:	a201      	add	r2, pc, #4	; (adr r2, 800158c <IR_CommandsDetection+0x98>)
 8001586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800158a:	bf00      	nop
 800158c:	08001621 	.word	0x08001621
 8001590:	0800164d 	.word	0x0800164d
 8001594:	080015f5 	.word	0x080015f5
 8001598:	0800164d 	.word	0x0800164d
 800159c:	0800164d 	.word	0x0800164d
 80015a0:	0800164d 	.word	0x0800164d
 80015a4:	0800164d 	.word	0x0800164d
 80015a8:	0800164d 	.word	0x0800164d
 80015ac:	0800164d 	.word	0x0800164d
 80015b0:	0800164d 	.word	0x0800164d
 80015b4:	0800164d 	.word	0x0800164d
 80015b8:	0800164d 	.word	0x0800164d
 80015bc:	0800164d 	.word	0x0800164d
 80015c0:	0800164d 	.word	0x0800164d
 80015c4:	08001637 	.word	0x08001637
 80015c8:	0800164d 	.word	0x0800164d
 80015cc:	0800164d 	.word	0x0800164d
 80015d0:	0800164d 	.word	0x0800164d
 80015d4:	0800160b 	.word	0x0800160b
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	2b40      	cmp	r3, #64	; 0x40
 80015dc:	d136      	bne.n	800164c <IR_CommandsDetection+0x158>

					    case IR_CODE_PLUS:
							  state = MOVE_FORWARD;
 80015de:	2300      	movs	r3, #0
 80015e0:	72fb      	strb	r3, [r7, #11]
							  osMessageQueuePut(Queue02_EngineCommandsHandle, &state, 0, 200);
 80015e2:	4b21      	ldr	r3, [pc, #132]	; (8001668 <IR_CommandsDetection+0x174>)
 80015e4:	6818      	ldr	r0, [r3, #0]
 80015e6:	f107 010b 	add.w	r1, r7, #11
 80015ea:	23c8      	movs	r3, #200	; 0xc8
 80015ec:	2200      	movs	r2, #0
 80015ee:	f005 ffe9 	bl	80075c4 <osMessageQueuePut>
						  break;
 80015f2:	e02c      	b.n	800164e <IR_CommandsDetection+0x15a>
						case IR_CODE_FORWARD:
							  state = TURN_RIGHT;
 80015f4:	2302      	movs	r3, #2
 80015f6:	72fb      	strb	r3, [r7, #11]
							  osMessageQueuePut(Queue02_EngineCommandsHandle, &state, 0, 200);
 80015f8:	4b1b      	ldr	r3, [pc, #108]	; (8001668 <IR_CommandsDetection+0x174>)
 80015fa:	6818      	ldr	r0, [r3, #0]
 80015fc:	f107 010b 	add.w	r1, r7, #11
 8001600:	23c8      	movs	r3, #200	; 0xc8
 8001602:	2200      	movs	r2, #0
 8001604:	f005 ffde 	bl	80075c4 <osMessageQueuePut>
						  break;
 8001608:	e021      	b.n	800164e <IR_CommandsDetection+0x15a>
						case IR_CODE_MINUS:
							  state = MOVE_BACKWARD;
 800160a:	2301      	movs	r3, #1
 800160c:	72fb      	strb	r3, [r7, #11]
							  osMessageQueuePut(Queue02_EngineCommandsHandle, &state, 0, 200);
 800160e:	4b16      	ldr	r3, [pc, #88]	; (8001668 <IR_CommandsDetection+0x174>)
 8001610:	6818      	ldr	r0, [r3, #0]
 8001612:	f107 010b 	add.w	r1, r7, #11
 8001616:	23c8      	movs	r3, #200	; 0xc8
 8001618:	2200      	movs	r2, #0
 800161a:	f005 ffd3 	bl	80075c4 <osMessageQueuePut>
						  break;
 800161e:	e016      	b.n	800164e <IR_CommandsDetection+0x15a>
						case IR_CODE_REWIND:
							  state = TURN_LEFT;
 8001620:	2303      	movs	r3, #3
 8001622:	72fb      	strb	r3, [r7, #11]
							  osMessageQueuePut(Queue02_EngineCommandsHandle, &state, 0, 200);
 8001624:	4b10      	ldr	r3, [pc, #64]	; (8001668 <IR_CommandsDetection+0x174>)
 8001626:	6818      	ldr	r0, [r3, #0]
 8001628:	f107 010b 	add.w	r1, r7, #11
 800162c:	23c8      	movs	r3, #200	; 0xc8
 800162e:	2200      	movs	r2, #0
 8001630:	f005 ffc8 	bl	80075c4 <osMessageQueuePut>
						  break;
 8001634:	e00b      	b.n	800164e <IR_CommandsDetection+0x15a>
						case IR_CODE_PLAY:
							  state = STOP;
 8001636:	2304      	movs	r3, #4
 8001638:	72fb      	strb	r3, [r7, #11]
							  osMessageQueuePut(Queue02_EngineCommandsHandle, &state, 0, 200);
 800163a:	4b0b      	ldr	r3, [pc, #44]	; (8001668 <IR_CommandsDetection+0x174>)
 800163c:	6818      	ldr	r0, [r3, #0]
 800163e:	f107 010b 	add.w	r1, r7, #11
 8001642:	23c8      	movs	r3, #200	; 0xc8
 8001644:	2200      	movs	r2, #0
 8001646:	f005 ffbd 	bl	80075c4 <osMessageQueuePut>
						  break;
 800164a:	e000      	b.n	800164e <IR_CommandsDetection+0x15a>
						default:
							//printf("Inna komenda");
							break;
 800164c:	bf00      	nop
						}
	  		}
	  		osSemaphoreRelease(Semaphore2_IR_EngineHandle);
 800164e:	4b07      	ldr	r3, [pc, #28]	; (800166c <IR_CommandsDetection+0x178>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4618      	mov	r0, r3
 8001654:	f005 fede 	bl	8007414 <osSemaphoreRelease>
	  	}

    osDelay(1);
 8001658:	2001      	movs	r0, #1
 800165a:	f005 fd09 	bl	8007070 <osDelay>
	  	if(osSemaphoreGetCount(Semaphore1_IR_InterruptHandle) != 0){
 800165e:	e74d      	b.n	80014fc <IR_CommandsDetection+0x8>
 8001660:	20000224 	.word	0x20000224
 8001664:	20000218 	.word	0x20000218
 8001668:	20000214 	.word	0x20000214
 800166c:	20000228 	.word	0x20000228

08001670 <EngineTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_EngineTask */
void EngineTask(void *argument)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b084      	sub	sp, #16
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
	engine_state IR_ReceivedValue_state;
	engine_speed IR_ReceivedValue_speed;
  /* Infinite loop */
  for(;;)
  {
	  if(osSemaphoreGetCount(Semaphore2_IR_EngineHandle) != 0){
 8001678:	4b24      	ldr	r3, [pc, #144]	; (800170c <EngineTask+0x9c>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4618      	mov	r0, r3
 800167e:	f005 ff0d 	bl	800749c <osSemaphoreGetCount>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d03c      	beq.n	8001702 <EngineTask+0x92>

		  osSemaphoreAcquire(Semaphore2_IR_EngineHandle, 0);
 8001688:	4b20      	ldr	r3, [pc, #128]	; (800170c <EngineTask+0x9c>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	2100      	movs	r1, #0
 800168e:	4618      	mov	r0, r3
 8001690:	f005 fe6e 	bl	8007370 <osSemaphoreAcquire>

		  if(osMessageQueueGetCount(Queue02_EngineCommandsHandle) != 0){
 8001694:	4b1e      	ldr	r3, [pc, #120]	; (8001710 <EngineTask+0xa0>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4618      	mov	r0, r3
 800169a:	f006 f851 	bl	8007740 <osMessageQueueGetCount>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d019      	beq.n	80016d8 <EngineTask+0x68>
			  osMessageQueueGet(Queue02_EngineCommandsHandle, &IR_ReceivedValue_state, 0, osWaitForever);
 80016a4:	4b1a      	ldr	r3, [pc, #104]	; (8001710 <EngineTask+0xa0>)
 80016a6:	6818      	ldr	r0, [r3, #0]
 80016a8:	f107 010f 	add.w	r1, r7, #15
 80016ac:	f04f 33ff 	mov.w	r3, #4294967295
 80016b0:	2200      	movs	r2, #0
 80016b2:	f005 ffe7 	bl	8007684 <osMessageQueueGet>
			  Engine(IR_ReceivedValue_state);
 80016b6:	7bfb      	ldrb	r3, [r7, #15]
 80016b8:	4618      	mov	r0, r3
 80016ba:	f7ff fc03 	bl	8000ec4 <Engine>
			  if(IR_ReceivedValue_state == TURN_RIGHT || IR_ReceivedValue_state == TURN_LEFT){
 80016be:	7bfb      	ldrb	r3, [r7, #15]
 80016c0:	2b02      	cmp	r3, #2
 80016c2:	d002      	beq.n	80016ca <EngineTask+0x5a>
 80016c4:	7bfb      	ldrb	r3, [r7, #15]
 80016c6:	2b03      	cmp	r3, #3
 80016c8:	d11b      	bne.n	8001702 <EngineTask+0x92>
				 osTimerStart(Timer2_TurningTimerHandle, 60 / portTICK_PERIOD_MS);
 80016ca:	4b12      	ldr	r3, [pc, #72]	; (8001714 <EngineTask+0xa4>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	213c      	movs	r1, #60	; 0x3c
 80016d0:	4618      	mov	r0, r3
 80016d2:	f005 fd79 	bl	80071c8 <osTimerStart>
 80016d6:	e014      	b.n	8001702 <EngineTask+0x92>
			  }
		  }else if(osMessageQueueGetCount(Queue03_EngineSpeedHandle) != 0){
 80016d8:	4b0f      	ldr	r3, [pc, #60]	; (8001718 <EngineTask+0xa8>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4618      	mov	r0, r3
 80016de:	f006 f82f 	bl	8007740 <osMessageQueueGetCount>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d00c      	beq.n	8001702 <EngineTask+0x92>
			  osMessageQueueGet(Queue03_EngineSpeedHandle, &IR_ReceivedValue_speed, 0, osWaitForever);
 80016e8:	4b0b      	ldr	r3, [pc, #44]	; (8001718 <EngineTask+0xa8>)
 80016ea:	6818      	ldr	r0, [r3, #0]
 80016ec:	f107 010e 	add.w	r1, r7, #14
 80016f0:	f04f 33ff 	mov.w	r3, #4294967295
 80016f4:	2200      	movs	r2, #0
 80016f6:	f005 ffc5 	bl	8007684 <osMessageQueueGet>
			  EnginesSpeed(IR_ReceivedValue_speed);
 80016fa:	7bbb      	ldrb	r3, [r7, #14]
 80016fc:	4618      	mov	r0, r3
 80016fe:	f7ff fc21 	bl	8000f44 <EnginesSpeed>
		  }

	  }

    osDelay(1);
 8001702:	2001      	movs	r0, #1
 8001704:	f005 fcb4 	bl	8007070 <osDelay>
	  if(osSemaphoreGetCount(Semaphore2_IR_EngineHandle) != 0){
 8001708:	e7b6      	b.n	8001678 <EngineTask+0x8>
 800170a:	bf00      	nop
 800170c:	20000228 	.word	0x20000228
 8001710:	20000214 	.word	0x20000214
 8001714:	20000220 	.word	0x20000220
 8001718:	20000218 	.word	0x20000218

0800171c <Callback01>:
  /* USER CODE END EngineTask */
}

/* Callback01 function */
void Callback01(void *argument)
{
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback01 */
  /* USER CODE END Callback01 */
}
 8001724:	bf00      	nop
 8001726:	370c      	adds	r7, #12
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr

08001730 <Callback02>:

/* Callback02 function */
void Callback02(void *argument)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback02 */

	Engine(STOP);
 8001738:	2004      	movs	r0, #4
 800173a:	f7ff fbc3 	bl	8000ec4 <Engine>

  /* USER CODE END Callback02 */
}
 800173e:	bf00      	nop
 8001740:	3708      	adds	r7, #8
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
	...

08001748 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b088      	sub	sp, #32
 800174c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800174e:	f107 030c 	add.w	r3, r7, #12
 8001752:	2200      	movs	r2, #0
 8001754:	601a      	str	r2, [r3, #0]
 8001756:	605a      	str	r2, [r3, #4]
 8001758:	609a      	str	r2, [r3, #8]
 800175a:	60da      	str	r2, [r3, #12]
 800175c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800175e:	4b32      	ldr	r3, [pc, #200]	; (8001828 <MX_GPIO_Init+0xe0>)
 8001760:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001762:	4a31      	ldr	r2, [pc, #196]	; (8001828 <MX_GPIO_Init+0xe0>)
 8001764:	f043 0304 	orr.w	r3, r3, #4
 8001768:	64d3      	str	r3, [r2, #76]	; 0x4c
 800176a:	4b2f      	ldr	r3, [pc, #188]	; (8001828 <MX_GPIO_Init+0xe0>)
 800176c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800176e:	f003 0304 	and.w	r3, r3, #4
 8001772:	60bb      	str	r3, [r7, #8]
 8001774:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001776:	4b2c      	ldr	r3, [pc, #176]	; (8001828 <MX_GPIO_Init+0xe0>)
 8001778:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800177a:	4a2b      	ldr	r2, [pc, #172]	; (8001828 <MX_GPIO_Init+0xe0>)
 800177c:	f043 0301 	orr.w	r3, r3, #1
 8001780:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001782:	4b29      	ldr	r3, [pc, #164]	; (8001828 <MX_GPIO_Init+0xe0>)
 8001784:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001786:	f003 0301 	and.w	r3, r3, #1
 800178a:	607b      	str	r3, [r7, #4]
 800178c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800178e:	4b26      	ldr	r3, [pc, #152]	; (8001828 <MX_GPIO_Init+0xe0>)
 8001790:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001792:	4a25      	ldr	r2, [pc, #148]	; (8001828 <MX_GPIO_Init+0xe0>)
 8001794:	f043 0302 	orr.w	r3, r3, #2
 8001798:	64d3      	str	r3, [r2, #76]	; 0x4c
 800179a:	4b23      	ldr	r3, [pc, #140]	; (8001828 <MX_GPIO_Init+0xe0>)
 800179c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800179e:	f003 0302 	and.w	r3, r3, #2
 80017a2:	603b      	str	r3, [r7, #0]
 80017a4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Engine_IN4_Pin|Engine_IN3_Pin, GPIO_PIN_RESET);
 80017a6:	2200      	movs	r2, #0
 80017a8:	2103      	movs	r1, #3
 80017aa:	4820      	ldr	r0, [pc, #128]	; (800182c <MX_GPIO_Init+0xe4>)
 80017ac:	f001 f96c 	bl	8002a88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Engine_IN1_Pin|LD2_Pin|Enable_A_Pin, GPIO_PIN_RESET);
 80017b0:	2200      	movs	r2, #0
 80017b2:	f44f 6186 	mov.w	r1, #1072	; 0x430
 80017b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017ba:	f001 f965 	bl	8002a88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Engine_IN2_Pin|Enable_B_Pin, GPIO_PIN_RESET);
 80017be:	2200      	movs	r2, #0
 80017c0:	2109      	movs	r1, #9
 80017c2:	481b      	ldr	r0, [pc, #108]	; (8001830 <MX_GPIO_Init+0xe8>)
 80017c4:	f001 f960 	bl	8002a88 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = Engine_IN4_Pin|Engine_IN3_Pin;
 80017c8:	2303      	movs	r3, #3
 80017ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017cc:	2301      	movs	r3, #1
 80017ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d0:	2300      	movs	r3, #0
 80017d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d4:	2300      	movs	r3, #0
 80017d6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017d8:	f107 030c 	add.w	r3, r7, #12
 80017dc:	4619      	mov	r1, r3
 80017de:	4813      	ldr	r0, [pc, #76]	; (800182c <MX_GPIO_Init+0xe4>)
 80017e0:	f000 ffa8 	bl	8002734 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = Engine_IN1_Pin|LD2_Pin|Enable_A_Pin;
 80017e4:	f44f 6386 	mov.w	r3, #1072	; 0x430
 80017e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ea:	2301      	movs	r3, #1
 80017ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ee:	2300      	movs	r3, #0
 80017f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f2:	2300      	movs	r3, #0
 80017f4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f6:	f107 030c 	add.w	r3, r7, #12
 80017fa:	4619      	mov	r1, r3
 80017fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001800:	f000 ff98 	bl	8002734 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = Engine_IN2_Pin|Enable_B_Pin;
 8001804:	2309      	movs	r3, #9
 8001806:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001808:	2301      	movs	r3, #1
 800180a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180c:	2300      	movs	r3, #0
 800180e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001810:	2300      	movs	r3, #0
 8001812:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001814:	f107 030c 	add.w	r3, r7, #12
 8001818:	4619      	mov	r1, r3
 800181a:	4805      	ldr	r0, [pc, #20]	; (8001830 <MX_GPIO_Init+0xe8>)
 800181c:	f000 ff8a 	bl	8002734 <HAL_GPIO_Init>

}
 8001820:	bf00      	nop
 8001822:	3720      	adds	r7, #32
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}
 8001828:	40021000 	.word	0x40021000
 800182c:	48000800 	.word	0x48000800
 8001830:	48000400 	.word	0x48000400

08001834 <calc_pulse>:

static volatile uint32_t received_value;
static int received_bits;

static pulse_t calc_pulse(uint32_t time)
{
 8001834:	b480      	push	{r7}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
	if (time < 250)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2bf9      	cmp	r3, #249	; 0xf9
 8001840:	d801      	bhi.n	8001846 <calc_pulse+0x12>
		return PULSE_ERROR;
 8001842:	2305      	movs	r3, #5
 8001844:	e021      	b.n	800188a <calc_pulse+0x56>
	else if (time < 1200)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 800184c:	d201      	bcs.n	8001852 <calc_pulse+0x1e>
		return PULSE_SHORT;
 800184e:	2304      	movs	r3, #4
 8001850:	e01b      	b.n	800188a <calc_pulse+0x56>
	else if (time < 2000)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001858:	d201      	bcs.n	800185e <calc_pulse+0x2a>
		return PULSE_LONG;
 800185a:	2303      	movs	r3, #3
 800185c:	e015      	b.n	800188a <calc_pulse+0x56>
	else if (time < 3000)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8001864:	4293      	cmp	r3, r2
 8001866:	d801      	bhi.n	800186c <calc_pulse+0x38>
		return PULSE_2MS;
 8001868:	2302      	movs	r3, #2
 800186a:	e00e      	b.n	800188a <calc_pulse+0x56>
	else if (time < 6000)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	f241 726f 	movw	r2, #5999	; 0x176f
 8001872:	4293      	cmp	r3, r2
 8001874:	d801      	bhi.n	800187a <calc_pulse+0x46>
		return PULSE_4MS;
 8001876:	2301      	movs	r3, #1
 8001878:	e007      	b.n	800188a <calc_pulse+0x56>
	else if (time < 12000)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	f642 62df 	movw	r2, #11999	; 0x2edf
 8001880:	4293      	cmp	r3, r2
 8001882:	d801      	bhi.n	8001888 <calc_pulse+0x54>
		return PULSE_9MS;
 8001884:	2300      	movs	r3, #0
 8001886:	e000      	b.n	800188a <calc_pulse+0x56>
	else
		return PULSE_ERROR;
 8001888:	2305      	movs	r3, #5
}
 800188a:	4618      	mov	r0, r3
 800188c:	370c      	adds	r7, #12
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr
	...

08001898 <ir_tim_interrupt>:

void ir_tim_interrupt(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
	pulse_t pulse;

	if (received_bits >= 32)
 800189e:	4b27      	ldr	r3, [pc, #156]	; (800193c <ir_tim_interrupt+0xa4>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	2b1f      	cmp	r3, #31
 80018a4:	dc43      	bgt.n	800192e <ir_tim_interrupt+0x96>
		return;

	pulse = calc_pulse(HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_1));
 80018a6:	2100      	movs	r1, #0
 80018a8:	4825      	ldr	r0, [pc, #148]	; (8001940 <ir_tim_interrupt+0xa8>)
 80018aa:	f003 fd55 	bl	8005358 <HAL_TIM_ReadCapturedValue>
 80018ae:	4603      	mov	r3, r0
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7ff ffbf 	bl	8001834 <calc_pulse>
 80018b6:	4603      	mov	r3, r0
 80018b8:	71fb      	strb	r3, [r7, #7]

	switch (pulse) {
 80018ba:	79fb      	ldrb	r3, [r7, #7]
 80018bc:	3b01      	subs	r3, #1
 80018be:	2b03      	cmp	r3, #3
 80018c0:	d831      	bhi.n	8001926 <ir_tim_interrupt+0x8e>
 80018c2:	a201      	add	r2, pc, #4	; (adr r2, 80018c8 <ir_tim_interrupt+0x30>)
 80018c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018c8:	08001909 	.word	0x08001909
 80018cc:	08001917 	.word	0x08001917
 80018d0:	080018ef 	.word	0x080018ef
 80018d4:	080018d9 	.word	0x080018d9
	case PULSE_SHORT:
		received_value = received_value >> 1;
 80018d8:	4b1a      	ldr	r3, [pc, #104]	; (8001944 <ir_tim_interrupt+0xac>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	085b      	lsrs	r3, r3, #1
 80018de:	4a19      	ldr	r2, [pc, #100]	; (8001944 <ir_tim_interrupt+0xac>)
 80018e0:	6013      	str	r3, [r2, #0]
		received_bits++;
 80018e2:	4b16      	ldr	r3, [pc, #88]	; (800193c <ir_tim_interrupt+0xa4>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	3301      	adds	r3, #1
 80018e8:	4a14      	ldr	r2, [pc, #80]	; (800193c <ir_tim_interrupt+0xa4>)
 80018ea:	6013      	str	r3, [r2, #0]
		break;
 80018ec:	e022      	b.n	8001934 <ir_tim_interrupt+0x9c>
	case PULSE_LONG:
		received_value = (received_value >> 1) | 0x80000000;
 80018ee:	4b15      	ldr	r3, [pc, #84]	; (8001944 <ir_tim_interrupt+0xac>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	085b      	lsrs	r3, r3, #1
 80018f4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80018f8:	4a12      	ldr	r2, [pc, #72]	; (8001944 <ir_tim_interrupt+0xac>)
 80018fa:	6013      	str	r3, [r2, #0]
		received_bits++;
 80018fc:	4b0f      	ldr	r3, [pc, #60]	; (800193c <ir_tim_interrupt+0xa4>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	3301      	adds	r3, #1
 8001902:	4a0e      	ldr	r2, [pc, #56]	; (800193c <ir_tim_interrupt+0xa4>)
 8001904:	6013      	str	r3, [r2, #0]
		break;
 8001906:	e015      	b.n	8001934 <ir_tim_interrupt+0x9c>
	case PULSE_4MS:
		received_value = 0;
 8001908:	4b0e      	ldr	r3, [pc, #56]	; (8001944 <ir_tim_interrupt+0xac>)
 800190a:	2200      	movs	r2, #0
 800190c:	601a      	str	r2, [r3, #0]
		received_bits = 0;
 800190e:	4b0b      	ldr	r3, [pc, #44]	; (800193c <ir_tim_interrupt+0xa4>)
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]
		break;
 8001914:	e00e      	b.n	8001934 <ir_tim_interrupt+0x9c>
	case PULSE_2MS:
		if (received_bits == 0)
 8001916:	4b09      	ldr	r3, [pc, #36]	; (800193c <ir_tim_interrupt+0xa4>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d109      	bne.n	8001932 <ir_tim_interrupt+0x9a>
			received_bits = 32;
 800191e:	4b07      	ldr	r3, [pc, #28]	; (800193c <ir_tim_interrupt+0xa4>)
 8001920:	2220      	movs	r2, #32
 8001922:	601a      	str	r2, [r3, #0]
		break;
 8001924:	e005      	b.n	8001932 <ir_tim_interrupt+0x9a>
	default:
		received_bits = 0;
 8001926:	4b05      	ldr	r3, [pc, #20]	; (800193c <ir_tim_interrupt+0xa4>)
 8001928:	2200      	movs	r2, #0
 800192a:	601a      	str	r2, [r3, #0]
		break;
 800192c:	e002      	b.n	8001934 <ir_tim_interrupt+0x9c>
		return;
 800192e:	bf00      	nop
 8001930:	e000      	b.n	8001934 <ir_tim_interrupt+0x9c>
		break;
 8001932:	bf00      	nop
	}
}
 8001934:	3708      	adds	r7, #8
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	20000268 	.word	0x20000268
 8001940:	20000308 	.word	0x20000308
 8001944:	20000264 	.word	0x20000264

08001948 <ir_init>:

void ir_init(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0
	  HAL_TIM_Base_Start(&htim3);
 800194c:	4804      	ldr	r0, [pc, #16]	; (8001960 <ir_init+0x18>)
 800194e:	f002 fc5d 	bl	800420c <HAL_TIM_Base_Start>
	  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 8001952:	2100      	movs	r1, #0
 8001954:	4802      	ldr	r0, [pc, #8]	; (8001960 <ir_init+0x18>)
 8001956:	f002 fff7 	bl	8004948 <HAL_TIM_IC_Start_IT>
}
 800195a:	bf00      	nop
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	20000308 	.word	0x20000308

08001964 <ir_read>:

int ir_read(void)
{
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
	if (received_bits != 32)
 800196a:	4b0a      	ldr	r3, [pc, #40]	; (8001994 <ir_read+0x30>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	2b20      	cmp	r3, #32
 8001970:	d002      	beq.n	8001978 <ir_read+0x14>
		return -1;
 8001972:	f04f 33ff 	mov.w	r3, #4294967295
 8001976:	e007      	b.n	8001988 <ir_read+0x24>

	uint8_t value = received_value >> 16;
 8001978:	4b07      	ldr	r3, [pc, #28]	; (8001998 <ir_read+0x34>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	0c1b      	lsrs	r3, r3, #16
 800197e:	71fb      	strb	r3, [r7, #7]
	received_bits = 0;
 8001980:	4b04      	ldr	r3, [pc, #16]	; (8001994 <ir_read+0x30>)
 8001982:	2200      	movs	r2, #0
 8001984:	601a      	str	r2, [r3, #0]
	return value;
 8001986:	79fb      	ldrb	r3, [r7, #7]
}
 8001988:	4618      	mov	r0, r3
 800198a:	370c      	adds	r7, #12
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr
 8001994:	20000268 	.word	0x20000268
 8001998:	20000264 	.word	0x20000264

0800199c <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int ch)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b084      	sub	sp, #16
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
    if (ch == '\n') {
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2b0a      	cmp	r3, #10
 80019a8:	d109      	bne.n	80019be <__io_putchar+0x22>
        uint8_t ch2 = '\r';
 80019aa:	230d      	movs	r3, #13
 80019ac:	73fb      	strb	r3, [r7, #15]
        HAL_UART_Transmit(&huart2, &ch2, 1, HAL_MAX_DELAY);
 80019ae:	f107 010f 	add.w	r1, r7, #15
 80019b2:	f04f 33ff 	mov.w	r3, #4294967295
 80019b6:	2201      	movs	r2, #1
 80019b8:	4807      	ldr	r0, [pc, #28]	; (80019d8 <__io_putchar+0x3c>)
 80019ba:	f004 fc17 	bl	80061ec <HAL_UART_Transmit>
    }

    HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80019be:	1d39      	adds	r1, r7, #4
 80019c0:	f04f 33ff 	mov.w	r3, #4294967295
 80019c4:	2201      	movs	r2, #1
 80019c6:	4804      	ldr	r0, [pc, #16]	; (80019d8 <__io_putchar+0x3c>)
 80019c8:	f004 fc10 	bl	80061ec <HAL_UART_Transmit>
    return 1;
 80019cc:	2301      	movs	r3, #1
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	3710      	adds	r7, #16
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	200003a0 	.word	0x200003a0

080019dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019e0:	f000 fd8d 	bl	80024fe <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019e4:	f000 f815 	bl	8001a12 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019e8:	f7ff feae 	bl	8001748 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80019ec:	f000 fcd2 	bl	8002394 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80019f0:	f000 fa28 	bl	8001e44 <MX_TIM2_Init>
  MX_TIM3_Init();
 80019f4:	f000 fad0 	bl	8001f98 <MX_TIM3_Init>
  MX_TIM4_Init();
 80019f8:	f000 fb5a 	bl	80020b0 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  EnginesInit();
 80019fc:	f7ff fa8c 	bl	8000f18 <EnginesInit>

  ir_init();
 8001a00:	f7ff ffa2 	bl	8001948 <ir_init>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8001a04:	f005 fa58 	bl	8006eb8 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001a08:	f7ff fbba 	bl	8001180 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001a0c:	f005 fa78 	bl	8006f00 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001a10:	e7fe      	b.n	8001a10 <main+0x34>

08001a12 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a12:	b580      	push	{r7, lr}
 8001a14:	b096      	sub	sp, #88	; 0x58
 8001a16:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a18:	f107 0314 	add.w	r3, r7, #20
 8001a1c:	2244      	movs	r2, #68	; 0x44
 8001a1e:	2100      	movs	r1, #0
 8001a20:	4618      	mov	r0, r3
 8001a22:	f009 fdf0 	bl	800b606 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a26:	463b      	mov	r3, r7
 8001a28:	2200      	movs	r2, #0
 8001a2a:	601a      	str	r2, [r3, #0]
 8001a2c:	605a      	str	r2, [r3, #4]
 8001a2e:	609a      	str	r2, [r3, #8]
 8001a30:	60da      	str	r2, [r3, #12]
 8001a32:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001a34:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001a38:	f001 f84c 	bl	8002ad4 <HAL_PWREx_ControlVoltageScaling>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d001      	beq.n	8001a46 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001a42:	f000 f84b 	bl	8001adc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001a46:	2310      	movs	r3, #16
 8001a48:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001a52:	2360      	movs	r3, #96	; 0x60
 8001a54:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a56:	2302      	movs	r3, #2
 8001a58:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001a62:	2328      	movs	r3, #40	; 0x28
 8001a64:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001a66:	2307      	movs	r3, #7
 8001a68:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001a6a:	2302      	movs	r3, #2
 8001a6c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001a6e:	2302      	movs	r3, #2
 8001a70:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a72:	f107 0314 	add.w	r3, r7, #20
 8001a76:	4618      	mov	r0, r3
 8001a78:	f001 f882 	bl	8002b80 <HAL_RCC_OscConfig>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d001      	beq.n	8001a86 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001a82:	f000 f82b 	bl	8001adc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a86:	230f      	movs	r3, #15
 8001a88:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a8a:	2303      	movs	r3, #3
 8001a8c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a92:	2300      	movs	r3, #0
 8001a94:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a96:	2300      	movs	r3, #0
 8001a98:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001a9a:	463b      	mov	r3, r7
 8001a9c:	2104      	movs	r1, #4
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f001 fc4a 	bl	8003338 <HAL_RCC_ClockConfig>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001aaa:	f000 f817 	bl	8001adc <Error_Handler>
  }
}
 8001aae:	bf00      	nop
 8001ab0:	3758      	adds	r7, #88	; 0x58
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
	...

08001ab8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a04      	ldr	r2, [pc, #16]	; (8001ad8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d101      	bne.n	8001ace <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001aca:	f000 fd31 	bl	8002530 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001ace:	bf00      	nop
 8001ad0:	3708      	adds	r7, #8
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	40001400 	.word	0x40001400

08001adc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ae0:	b672      	cpsid	i
}
 8001ae2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ae4:	e7fe      	b.n	8001ae4 <Error_Handler+0x8>
	...

08001ae8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b082      	sub	sp, #8
 8001aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aee:	4b11      	ldr	r3, [pc, #68]	; (8001b34 <HAL_MspInit+0x4c>)
 8001af0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001af2:	4a10      	ldr	r2, [pc, #64]	; (8001b34 <HAL_MspInit+0x4c>)
 8001af4:	f043 0301 	orr.w	r3, r3, #1
 8001af8:	6613      	str	r3, [r2, #96]	; 0x60
 8001afa:	4b0e      	ldr	r3, [pc, #56]	; (8001b34 <HAL_MspInit+0x4c>)
 8001afc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001afe:	f003 0301 	and.w	r3, r3, #1
 8001b02:	607b      	str	r3, [r7, #4]
 8001b04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b06:	4b0b      	ldr	r3, [pc, #44]	; (8001b34 <HAL_MspInit+0x4c>)
 8001b08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b0a:	4a0a      	ldr	r2, [pc, #40]	; (8001b34 <HAL_MspInit+0x4c>)
 8001b0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b10:	6593      	str	r3, [r2, #88]	; 0x58
 8001b12:	4b08      	ldr	r3, [pc, #32]	; (8001b34 <HAL_MspInit+0x4c>)
 8001b14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b1a:	603b      	str	r3, [r7, #0]
 8001b1c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001b1e:	2200      	movs	r2, #0
 8001b20:	210f      	movs	r1, #15
 8001b22:	f06f 0001 	mvn.w	r0, #1
 8001b26:	f000 fddb 	bl	80026e0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b2a:	bf00      	nop
 8001b2c:	3708      	adds	r7, #8
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	40021000 	.word	0x40021000

08001b38 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b08e      	sub	sp, #56	; 0x38
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001b40:	2300      	movs	r3, #0
 8001b42:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8001b46:	4b34      	ldr	r3, [pc, #208]	; (8001c18 <HAL_InitTick+0xe0>)
 8001b48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b4a:	4a33      	ldr	r2, [pc, #204]	; (8001c18 <HAL_InitTick+0xe0>)
 8001b4c:	f043 0320 	orr.w	r3, r3, #32
 8001b50:	6593      	str	r3, [r2, #88]	; 0x58
 8001b52:	4b31      	ldr	r3, [pc, #196]	; (8001c18 <HAL_InitTick+0xe0>)
 8001b54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b56:	f003 0320 	and.w	r3, r3, #32
 8001b5a:	60fb      	str	r3, [r7, #12]
 8001b5c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b5e:	f107 0210 	add.w	r2, r7, #16
 8001b62:	f107 0314 	add.w	r3, r7, #20
 8001b66:	4611      	mov	r1, r2
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f001 fda9 	bl	80036c0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001b6e:	6a3b      	ldr	r3, [r7, #32]
 8001b70:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001b72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d103      	bne.n	8001b80 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001b78:	f001 fd76 	bl	8003668 <HAL_RCC_GetPCLK1Freq>
 8001b7c:	6378      	str	r0, [r7, #52]	; 0x34
 8001b7e:	e004      	b.n	8001b8a <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001b80:	f001 fd72 	bl	8003668 <HAL_RCC_GetPCLK1Freq>
 8001b84:	4603      	mov	r3, r0
 8001b86:	005b      	lsls	r3, r3, #1
 8001b88:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001b8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b8c:	4a23      	ldr	r2, [pc, #140]	; (8001c1c <HAL_InitTick+0xe4>)
 8001b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b92:	0c9b      	lsrs	r3, r3, #18
 8001b94:	3b01      	subs	r3, #1
 8001b96:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8001b98:	4b21      	ldr	r3, [pc, #132]	; (8001c20 <HAL_InitTick+0xe8>)
 8001b9a:	4a22      	ldr	r2, [pc, #136]	; (8001c24 <HAL_InitTick+0xec>)
 8001b9c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8001b9e:	4b20      	ldr	r3, [pc, #128]	; (8001c20 <HAL_InitTick+0xe8>)
 8001ba0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001ba4:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8001ba6:	4a1e      	ldr	r2, [pc, #120]	; (8001c20 <HAL_InitTick+0xe8>)
 8001ba8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001baa:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8001bac:	4b1c      	ldr	r3, [pc, #112]	; (8001c20 <HAL_InitTick+0xe8>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bb2:	4b1b      	ldr	r3, [pc, #108]	; (8001c20 <HAL_InitTick+0xe8>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bb8:	4b19      	ldr	r3, [pc, #100]	; (8001c20 <HAL_InitTick+0xe8>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8001bbe:	4818      	ldr	r0, [pc, #96]	; (8001c20 <HAL_InitTick+0xe8>)
 8001bc0:	f002 facc 	bl	800415c <HAL_TIM_Base_Init>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001bca:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d11b      	bne.n	8001c0a <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8001bd2:	4813      	ldr	r0, [pc, #76]	; (8001c20 <HAL_InitTick+0xe8>)
 8001bd4:	f002 fb82 	bl	80042dc <HAL_TIM_Base_Start_IT>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001bde:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d111      	bne.n	8001c0a <HAL_InitTick+0xd2>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001be6:	2037      	movs	r0, #55	; 0x37
 8001be8:	f000 fd96 	bl	8002718 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2b0f      	cmp	r3, #15
 8001bf0:	d808      	bhi.n	8001c04 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	6879      	ldr	r1, [r7, #4]
 8001bf6:	2037      	movs	r0, #55	; 0x37
 8001bf8:	f000 fd72 	bl	80026e0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001bfc:	4a0a      	ldr	r2, [pc, #40]	; (8001c28 <HAL_InitTick+0xf0>)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6013      	str	r3, [r2, #0]
 8001c02:	e002      	b.n	8001c0a <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001c04:	2301      	movs	r3, #1
 8001c06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001c0a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	3738      	adds	r7, #56	; 0x38
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	40021000 	.word	0x40021000
 8001c1c:	431bde83 	.word	0x431bde83
 8001c20:	2000026c 	.word	0x2000026c
 8001c24:	40001400 	.word	0x40001400
 8001c28:	20000008 	.word	0x20000008

08001c2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c30:	e7fe      	b.n	8001c30 <NMI_Handler+0x4>

08001c32 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c32:	b480      	push	{r7}
 8001c34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c36:	e7fe      	b.n	8001c36 <HardFault_Handler+0x4>

08001c38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c3c:	e7fe      	b.n	8001c3c <MemManage_Handler+0x4>

08001c3e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c3e:	b480      	push	{r7}
 8001c40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c42:	e7fe      	b.n	8001c42 <BusFault_Handler+0x4>

08001c44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c48:	e7fe      	b.n	8001c48 <UsageFault_Handler+0x4>

08001c4a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c4a:	b480      	push	{r7}
 8001c4c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c4e:	bf00      	nop
 8001c50:	46bd      	mov	sp, r7
 8001c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c56:	4770      	bx	lr

08001c58 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001c5c:	4802      	ldr	r0, [pc, #8]	; (8001c68 <TIM2_IRQHandler+0x10>)
 8001c5e:	f002 ffbd 	bl	8004bdc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001c62:	bf00      	nop
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	200002bc 	.word	0x200002bc

08001c6c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001c70:	4802      	ldr	r0, [pc, #8]	; (8001c7c <TIM3_IRQHandler+0x10>)
 8001c72:	f002 ffb3 	bl	8004bdc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001c76:	bf00      	nop
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	20000308 	.word	0x20000308

08001c80 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001c84:	4802      	ldr	r0, [pc, #8]	; (8001c90 <TIM7_IRQHandler+0x10>)
 8001c86:	f002 ffa9 	bl	8004bdc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001c8a:	bf00      	nop
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	2000026c 	.word	0x2000026c

08001c94 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0
  return 1;
 8001c98:	2301      	movs	r3, #1
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr

08001ca4 <_kill>:

int _kill(int pid, int sig)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001cae:	f009 fd65 	bl	800b77c <__errno>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2216      	movs	r2, #22
 8001cb6:	601a      	str	r2, [r3, #0]
  return -1;
 8001cb8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	3708      	adds	r7, #8
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}

08001cc4 <_exit>:

void _exit (int status)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b082      	sub	sp, #8
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ccc:	f04f 31ff 	mov.w	r1, #4294967295
 8001cd0:	6878      	ldr	r0, [r7, #4]
 8001cd2:	f7ff ffe7 	bl	8001ca4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001cd6:	e7fe      	b.n	8001cd6 <_exit+0x12>

08001cd8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b086      	sub	sp, #24
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	60f8      	str	r0, [r7, #12]
 8001ce0:	60b9      	str	r1, [r7, #8]
 8001ce2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	617b      	str	r3, [r7, #20]
 8001ce8:	e00a      	b.n	8001d00 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001cea:	f3af 8000 	nop.w
 8001cee:	4601      	mov	r1, r0
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	1c5a      	adds	r2, r3, #1
 8001cf4:	60ba      	str	r2, [r7, #8]
 8001cf6:	b2ca      	uxtb	r2, r1
 8001cf8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	617b      	str	r3, [r7, #20]
 8001d00:	697a      	ldr	r2, [r7, #20]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	429a      	cmp	r2, r3
 8001d06:	dbf0      	blt.n	8001cea <_read+0x12>
  }

  return len;
 8001d08:	687b      	ldr	r3, [r7, #4]
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	3718      	adds	r7, #24
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}

08001d12 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d12:	b580      	push	{r7, lr}
 8001d14:	b086      	sub	sp, #24
 8001d16:	af00      	add	r7, sp, #0
 8001d18:	60f8      	str	r0, [r7, #12]
 8001d1a:	60b9      	str	r1, [r7, #8]
 8001d1c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d1e:	2300      	movs	r3, #0
 8001d20:	617b      	str	r3, [r7, #20]
 8001d22:	e009      	b.n	8001d38 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d24:	68bb      	ldr	r3, [r7, #8]
 8001d26:	1c5a      	adds	r2, r3, #1
 8001d28:	60ba      	str	r2, [r7, #8]
 8001d2a:	781b      	ldrb	r3, [r3, #0]
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f7ff fe35 	bl	800199c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d32:	697b      	ldr	r3, [r7, #20]
 8001d34:	3301      	adds	r3, #1
 8001d36:	617b      	str	r3, [r7, #20]
 8001d38:	697a      	ldr	r2, [r7, #20]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	429a      	cmp	r2, r3
 8001d3e:	dbf1      	blt.n	8001d24 <_write+0x12>
  }
  return len;
 8001d40:	687b      	ldr	r3, [r7, #4]
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	3718      	adds	r7, #24
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}

08001d4a <_close>:

int _close(int file)
{
 8001d4a:	b480      	push	{r7}
 8001d4c:	b083      	sub	sp, #12
 8001d4e:	af00      	add	r7, sp, #0
 8001d50:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d52:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	370c      	adds	r7, #12
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr

08001d62 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d62:	b480      	push	{r7}
 8001d64:	b083      	sub	sp, #12
 8001d66:	af00      	add	r7, sp, #0
 8001d68:	6078      	str	r0, [r7, #4]
 8001d6a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d72:	605a      	str	r2, [r3, #4]
  return 0;
 8001d74:	2300      	movs	r3, #0
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	370c      	adds	r7, #12
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr

08001d82 <_isatty>:

int _isatty(int file)
{
 8001d82:	b480      	push	{r7}
 8001d84:	b083      	sub	sp, #12
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d8a:	2301      	movs	r3, #1
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	370c      	adds	r7, #12
 8001d90:	46bd      	mov	sp, r7
 8001d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d96:	4770      	bx	lr

08001d98 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b085      	sub	sp, #20
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	60f8      	str	r0, [r7, #12]
 8001da0:	60b9      	str	r1, [r7, #8]
 8001da2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001da4:	2300      	movs	r3, #0
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3714      	adds	r7, #20
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr
	...

08001db4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b086      	sub	sp, #24
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001dbc:	4a14      	ldr	r2, [pc, #80]	; (8001e10 <_sbrk+0x5c>)
 8001dbe:	4b15      	ldr	r3, [pc, #84]	; (8001e14 <_sbrk+0x60>)
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001dc8:	4b13      	ldr	r3, [pc, #76]	; (8001e18 <_sbrk+0x64>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d102      	bne.n	8001dd6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001dd0:	4b11      	ldr	r3, [pc, #68]	; (8001e18 <_sbrk+0x64>)
 8001dd2:	4a12      	ldr	r2, [pc, #72]	; (8001e1c <_sbrk+0x68>)
 8001dd4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dd6:	4b10      	ldr	r3, [pc, #64]	; (8001e18 <_sbrk+0x64>)
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	4413      	add	r3, r2
 8001dde:	693a      	ldr	r2, [r7, #16]
 8001de0:	429a      	cmp	r2, r3
 8001de2:	d207      	bcs.n	8001df4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001de4:	f009 fcca 	bl	800b77c <__errno>
 8001de8:	4603      	mov	r3, r0
 8001dea:	220c      	movs	r2, #12
 8001dec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dee:	f04f 33ff 	mov.w	r3, #4294967295
 8001df2:	e009      	b.n	8001e08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001df4:	4b08      	ldr	r3, [pc, #32]	; (8001e18 <_sbrk+0x64>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dfa:	4b07      	ldr	r3, [pc, #28]	; (8001e18 <_sbrk+0x64>)
 8001dfc:	681a      	ldr	r2, [r3, #0]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	4413      	add	r3, r2
 8001e02:	4a05      	ldr	r2, [pc, #20]	; (8001e18 <_sbrk+0x64>)
 8001e04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e06:	68fb      	ldr	r3, [r7, #12]
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	3718      	adds	r7, #24
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	20018000 	.word	0x20018000
 8001e14:	00000400 	.word	0x00000400
 8001e18:	200002b8 	.word	0x200002b8
 8001e1c:	200061a0 	.word	0x200061a0

08001e20 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001e24:	4b06      	ldr	r3, [pc, #24]	; (8001e40 <SystemInit+0x20>)
 8001e26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e2a:	4a05      	ldr	r2, [pc, #20]	; (8001e40 <SystemInit+0x20>)
 8001e2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e30:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001e34:	bf00      	nop
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop
 8001e40:	e000ed00 	.word	0xe000ed00

08001e44 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b092      	sub	sp, #72	; 0x48
 8001e48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e4a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001e4e:	2200      	movs	r2, #0
 8001e50:	601a      	str	r2, [r3, #0]
 8001e52:	605a      	str	r2, [r3, #4]
 8001e54:	609a      	str	r2, [r3, #8]
 8001e56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e58:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	601a      	str	r2, [r3, #0]
 8001e60:	605a      	str	r2, [r3, #4]
 8001e62:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001e64:	f107 031c 	add.w	r3, r7, #28
 8001e68:	2200      	movs	r2, #0
 8001e6a:	601a      	str	r2, [r3, #0]
 8001e6c:	605a      	str	r2, [r3, #4]
 8001e6e:	609a      	str	r2, [r3, #8]
 8001e70:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e72:	463b      	mov	r3, r7
 8001e74:	2200      	movs	r2, #0
 8001e76:	601a      	str	r2, [r3, #0]
 8001e78:	605a      	str	r2, [r3, #4]
 8001e7a:	609a      	str	r2, [r3, #8]
 8001e7c:	60da      	str	r2, [r3, #12]
 8001e7e:	611a      	str	r2, [r3, #16]
 8001e80:	615a      	str	r2, [r3, #20]
 8001e82:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e84:	4b42      	ldr	r3, [pc, #264]	; (8001f90 <MX_TIM2_Init+0x14c>)
 8001e86:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e8a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 8001e8c:	4b40      	ldr	r3, [pc, #256]	; (8001f90 <MX_TIM2_Init+0x14c>)
 8001e8e:	224f      	movs	r2, #79	; 0x4f
 8001e90:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e92:	4b3f      	ldr	r3, [pc, #252]	; (8001f90 <MX_TIM2_Init+0x14c>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999999;
 8001e98:	4b3d      	ldr	r3, [pc, #244]	; (8001f90 <MX_TIM2_Init+0x14c>)
 8001e9a:	4a3e      	ldr	r2, [pc, #248]	; (8001f94 <MX_TIM2_Init+0x150>)
 8001e9c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e9e:	4b3c      	ldr	r3, [pc, #240]	; (8001f90 <MX_TIM2_Init+0x14c>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ea4:	4b3a      	ldr	r3, [pc, #232]	; (8001f90 <MX_TIM2_Init+0x14c>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001eaa:	4839      	ldr	r0, [pc, #228]	; (8001f90 <MX_TIM2_Init+0x14c>)
 8001eac:	f002 f956 	bl	800415c <HAL_TIM_Base_Init>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d001      	beq.n	8001eba <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8001eb6:	f7ff fe11 	bl	8001adc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001eba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ebe:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ec0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	4832      	ldr	r0, [pc, #200]	; (8001f90 <MX_TIM2_Init+0x14c>)
 8001ec8:	f003 f93a 	bl	8005140 <HAL_TIM_ConfigClockSource>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d001      	beq.n	8001ed6 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8001ed2:	f7ff fe03 	bl	8001adc <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001ed6:	482e      	ldr	r0, [pc, #184]	; (8001f90 <MX_TIM2_Init+0x14c>)
 8001ed8:	f002 fbd8 	bl	800468c <HAL_TIM_IC_Init>
 8001edc:	4603      	mov	r3, r0
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d001      	beq.n	8001ee6 <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8001ee2:	f7ff fdfb 	bl	8001adc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001ee6:	482a      	ldr	r0, [pc, #168]	; (8001f90 <MX_TIM2_Init+0x14c>)
 8001ee8:	f002 fa68 	bl	80043bc <HAL_TIM_PWM_Init>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001ef2:	f7ff fdf3 	bl	8001adc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001efa:	2300      	movs	r3, #0
 8001efc:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001efe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f02:	4619      	mov	r1, r3
 8001f04:	4822      	ldr	r0, [pc, #136]	; (8001f90 <MX_TIM2_Init+0x14c>)
 8001f06:	f004 f87d 	bl	8006004 <HAL_TIMEx_MasterConfigSynchronization>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d001      	beq.n	8001f14 <MX_TIM2_Init+0xd0>
  {
    Error_Handler();
 8001f10:	f7ff fde4 	bl	8001adc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001f14:	2300      	movs	r3, #0
 8001f16:	61fb      	str	r3, [r7, #28]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	623b      	str	r3, [r7, #32]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigIC.ICFilter = 0;
 8001f20:	2300      	movs	r3, #0
 8001f22:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001f24:	f107 031c 	add.w	r3, r7, #28
 8001f28:	2200      	movs	r2, #0
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	4818      	ldr	r0, [pc, #96]	; (8001f90 <MX_TIM2_Init+0x14c>)
 8001f2e:	f002 ff57 	bl	8004de0 <HAL_TIM_IC_ConfigChannel>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d001      	beq.n	8001f3c <MX_TIM2_Init+0xf8>
  {
    Error_Handler();
 8001f38:	f7ff fdd0 	bl	8001adc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001f3c:	2302      	movs	r3, #2
 8001f3e:	61fb      	str	r3, [r7, #28]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001f40:	2302      	movs	r3, #2
 8001f42:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001f44:	f107 031c 	add.w	r3, r7, #28
 8001f48:	2204      	movs	r2, #4
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	4810      	ldr	r0, [pc, #64]	; (8001f90 <MX_TIM2_Init+0x14c>)
 8001f4e:	f002 ff47 	bl	8004de0 <HAL_TIM_IC_ConfigChannel>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d001      	beq.n	8001f5c <MX_TIM2_Init+0x118>
  {
    Error_Handler();
 8001f58:	f7ff fdc0 	bl	8001adc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f5c:	2360      	movs	r3, #96	; 0x60
 8001f5e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 10;
 8001f60:	230a      	movs	r3, #10
 8001f62:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f64:	2300      	movs	r3, #0
 8001f66:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001f6c:	463b      	mov	r3, r7
 8001f6e:	2208      	movs	r2, #8
 8001f70:	4619      	mov	r1, r3
 8001f72:	4807      	ldr	r0, [pc, #28]	; (8001f90 <MX_TIM2_Init+0x14c>)
 8001f74:	f002 ffd0 	bl	8004f18 <HAL_TIM_PWM_ConfigChannel>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d001      	beq.n	8001f82 <MX_TIM2_Init+0x13e>
  {
    Error_Handler();
 8001f7e:	f7ff fdad 	bl	8001adc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001f82:	4803      	ldr	r0, [pc, #12]	; (8001f90 <MX_TIM2_Init+0x14c>)
 8001f84:	f000 f9ac 	bl	80022e0 <HAL_TIM_MspPostInit>

}
 8001f88:	bf00      	nop
 8001f8a:	3748      	adds	r7, #72	; 0x48
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	200002bc 	.word	0x200002bc
 8001f94:	000f423f 	.word	0x000f423f

08001f98 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b090      	sub	sp, #64	; 0x40
 8001f9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f9e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	601a      	str	r2, [r3, #0]
 8001fa6:	605a      	str	r2, [r3, #4]
 8001fa8:	609a      	str	r2, [r3, #8]
 8001faa:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001fac:	f107 031c 	add.w	r3, r7, #28
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	601a      	str	r2, [r3, #0]
 8001fb4:	605a      	str	r2, [r3, #4]
 8001fb6:	609a      	str	r2, [r3, #8]
 8001fb8:	60da      	str	r2, [r3, #12]
 8001fba:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fbc:	f107 0310 	add.w	r3, r7, #16
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	601a      	str	r2, [r3, #0]
 8001fc4:	605a      	str	r2, [r3, #4]
 8001fc6:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001fc8:	463b      	mov	r3, r7
 8001fca:	2200      	movs	r2, #0
 8001fcc:	601a      	str	r2, [r3, #0]
 8001fce:	605a      	str	r2, [r3, #4]
 8001fd0:	609a      	str	r2, [r3, #8]
 8001fd2:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001fd4:	4b34      	ldr	r3, [pc, #208]	; (80020a8 <MX_TIM3_Init+0x110>)
 8001fd6:	4a35      	ldr	r2, [pc, #212]	; (80020ac <MX_TIM3_Init+0x114>)
 8001fd8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 79;
 8001fda:	4b33      	ldr	r3, [pc, #204]	; (80020a8 <MX_TIM3_Init+0x110>)
 8001fdc:	224f      	movs	r2, #79	; 0x4f
 8001fde:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fe0:	4b31      	ldr	r3, [pc, #196]	; (80020a8 <MX_TIM3_Init+0x110>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001fe6:	4b30      	ldr	r3, [pc, #192]	; (80020a8 <MX_TIM3_Init+0x110>)
 8001fe8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001fec:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fee:	4b2e      	ldr	r3, [pc, #184]	; (80020a8 <MX_TIM3_Init+0x110>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ff4:	4b2c      	ldr	r3, [pc, #176]	; (80020a8 <MX_TIM3_Init+0x110>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001ffa:	482b      	ldr	r0, [pc, #172]	; (80020a8 <MX_TIM3_Init+0x110>)
 8001ffc:	f002 f8ae 	bl	800415c <HAL_TIM_Base_Init>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d001      	beq.n	800200a <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8002006:	f7ff fd69 	bl	8001adc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800200a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800200e:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002010:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002014:	4619      	mov	r1, r3
 8002016:	4824      	ldr	r0, [pc, #144]	; (80020a8 <MX_TIM3_Init+0x110>)
 8002018:	f003 f892 	bl	8005140 <HAL_TIM_ConfigClockSource>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d001      	beq.n	8002026 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8002022:	f7ff fd5b 	bl	8001adc <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8002026:	4820      	ldr	r0, [pc, #128]	; (80020a8 <MX_TIM3_Init+0x110>)
 8002028:	f002 fb30 	bl	800468c <HAL_TIM_IC_Init>
 800202c:	4603      	mov	r3, r0
 800202e:	2b00      	cmp	r3, #0
 8002030:	d001      	beq.n	8002036 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8002032:	f7ff fd53 	bl	8001adc <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8002036:	2304      	movs	r3, #4
 8002038:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1F_ED;
 800203a:	2340      	movs	r3, #64	; 0x40
 800203c:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800203e:	2300      	movs	r3, #0
 8002040:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerFilter = 0;
 8002042:	2300      	movs	r3, #0
 8002044:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8002046:	f107 031c 	add.w	r3, r7, #28
 800204a:	4619      	mov	r1, r3
 800204c:	4816      	ldr	r0, [pc, #88]	; (80020a8 <MX_TIM3_Init+0x110>)
 800204e:	f003 f940 	bl	80052d2 <HAL_TIM_SlaveConfigSynchro>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d001      	beq.n	800205c <MX_TIM3_Init+0xc4>
  {
    Error_Handler();
 8002058:	f7ff fd40 	bl	8001adc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800205c:	2300      	movs	r3, #0
 800205e:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002060:	2300      	movs	r3, #0
 8002062:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002064:	f107 0310 	add.w	r3, r7, #16
 8002068:	4619      	mov	r1, r3
 800206a:	480f      	ldr	r0, [pc, #60]	; (80020a8 <MX_TIM3_Init+0x110>)
 800206c:	f003 ffca 	bl	8006004 <HAL_TIMEx_MasterConfigSynchronization>
 8002070:	4603      	mov	r3, r0
 8002072:	2b00      	cmp	r3, #0
 8002074:	d001      	beq.n	800207a <MX_TIM3_Init+0xe2>
  {
    Error_Handler();
 8002076:	f7ff fd31 	bl	8001adc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800207a:	2302      	movs	r3, #2
 800207c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800207e:	2301      	movs	r3, #1
 8002080:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002082:	2300      	movs	r3, #0
 8002084:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002086:	2300      	movs	r3, #0
 8002088:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800208a:	463b      	mov	r3, r7
 800208c:	2200      	movs	r2, #0
 800208e:	4619      	mov	r1, r3
 8002090:	4805      	ldr	r0, [pc, #20]	; (80020a8 <MX_TIM3_Init+0x110>)
 8002092:	f002 fea5 	bl	8004de0 <HAL_TIM_IC_ConfigChannel>
 8002096:	4603      	mov	r3, r0
 8002098:	2b00      	cmp	r3, #0
 800209a:	d001      	beq.n	80020a0 <MX_TIM3_Init+0x108>
  {
    Error_Handler();
 800209c:	f7ff fd1e 	bl	8001adc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80020a0:	bf00      	nop
 80020a2:	3740      	adds	r7, #64	; 0x40
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	20000308 	.word	0x20000308
 80020ac:	40000400 	.word	0x40000400

080020b0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b08e      	sub	sp, #56	; 0x38
 80020b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020b6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80020ba:	2200      	movs	r2, #0
 80020bc:	601a      	str	r2, [r3, #0]
 80020be:	605a      	str	r2, [r3, #4]
 80020c0:	609a      	str	r2, [r3, #8]
 80020c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020c4:	f107 031c 	add.w	r3, r7, #28
 80020c8:	2200      	movs	r2, #0
 80020ca:	601a      	str	r2, [r3, #0]
 80020cc:	605a      	str	r2, [r3, #4]
 80020ce:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020d0:	463b      	mov	r3, r7
 80020d2:	2200      	movs	r2, #0
 80020d4:	601a      	str	r2, [r3, #0]
 80020d6:	605a      	str	r2, [r3, #4]
 80020d8:	609a      	str	r2, [r3, #8]
 80020da:	60da      	str	r2, [r3, #12]
 80020dc:	611a      	str	r2, [r3, #16]
 80020de:	615a      	str	r2, [r3, #20]
 80020e0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80020e2:	4b32      	ldr	r3, [pc, #200]	; (80021ac <MX_TIM4_Init+0xfc>)
 80020e4:	4a32      	ldr	r2, [pc, #200]	; (80021b0 <MX_TIM4_Init+0x100>)
 80020e6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 40-1;
 80020e8:	4b30      	ldr	r3, [pc, #192]	; (80021ac <MX_TIM4_Init+0xfc>)
 80020ea:	2227      	movs	r2, #39	; 0x27
 80020ec:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020ee:	4b2f      	ldr	r3, [pc, #188]	; (80021ac <MX_TIM4_Init+0xfc>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 80020f4:	4b2d      	ldr	r3, [pc, #180]	; (80021ac <MX_TIM4_Init+0xfc>)
 80020f6:	2263      	movs	r2, #99	; 0x63
 80020f8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020fa:	4b2c      	ldr	r3, [pc, #176]	; (80021ac <MX_TIM4_Init+0xfc>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002100:	4b2a      	ldr	r3, [pc, #168]	; (80021ac <MX_TIM4_Init+0xfc>)
 8002102:	2200      	movs	r2, #0
 8002104:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002106:	4829      	ldr	r0, [pc, #164]	; (80021ac <MX_TIM4_Init+0xfc>)
 8002108:	f002 f828 	bl	800415c <HAL_TIM_Base_Init>
 800210c:	4603      	mov	r3, r0
 800210e:	2b00      	cmp	r3, #0
 8002110:	d001      	beq.n	8002116 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8002112:	f7ff fce3 	bl	8001adc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002116:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800211a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800211c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002120:	4619      	mov	r1, r3
 8002122:	4822      	ldr	r0, [pc, #136]	; (80021ac <MX_TIM4_Init+0xfc>)
 8002124:	f003 f80c 	bl	8005140 <HAL_TIM_ConfigClockSource>
 8002128:	4603      	mov	r3, r0
 800212a:	2b00      	cmp	r3, #0
 800212c:	d001      	beq.n	8002132 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 800212e:	f7ff fcd5 	bl	8001adc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002132:	481e      	ldr	r0, [pc, #120]	; (80021ac <MX_TIM4_Init+0xfc>)
 8002134:	f002 f942 	bl	80043bc <HAL_TIM_PWM_Init>
 8002138:	4603      	mov	r3, r0
 800213a:	2b00      	cmp	r3, #0
 800213c:	d001      	beq.n	8002142 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 800213e:	f7ff fccd 	bl	8001adc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002142:	2300      	movs	r3, #0
 8002144:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002146:	2300      	movs	r3, #0
 8002148:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800214a:	f107 031c 	add.w	r3, r7, #28
 800214e:	4619      	mov	r1, r3
 8002150:	4816      	ldr	r0, [pc, #88]	; (80021ac <MX_TIM4_Init+0xfc>)
 8002152:	f003 ff57 	bl	8006004 <HAL_TIMEx_MasterConfigSynchronization>
 8002156:	4603      	mov	r3, r0
 8002158:	2b00      	cmp	r3, #0
 800215a:	d001      	beq.n	8002160 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 800215c:	f7ff fcbe 	bl	8001adc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002160:	2360      	movs	r3, #96	; 0x60
 8002162:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002164:	2300      	movs	r3, #0
 8002166:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002168:	2300      	movs	r3, #0
 800216a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800216c:	2300      	movs	r3, #0
 800216e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002170:	463b      	mov	r3, r7
 8002172:	2200      	movs	r2, #0
 8002174:	4619      	mov	r1, r3
 8002176:	480d      	ldr	r0, [pc, #52]	; (80021ac <MX_TIM4_Init+0xfc>)
 8002178:	f002 fece 	bl	8004f18 <HAL_TIM_PWM_ConfigChannel>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	d001      	beq.n	8002186 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8002182:	f7ff fcab 	bl	8001adc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002186:	463b      	mov	r3, r7
 8002188:	2204      	movs	r2, #4
 800218a:	4619      	mov	r1, r3
 800218c:	4807      	ldr	r0, [pc, #28]	; (80021ac <MX_TIM4_Init+0xfc>)
 800218e:	f002 fec3 	bl	8004f18 <HAL_TIM_PWM_ConfigChannel>
 8002192:	4603      	mov	r3, r0
 8002194:	2b00      	cmp	r3, #0
 8002196:	d001      	beq.n	800219c <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8002198:	f7ff fca0 	bl	8001adc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800219c:	4803      	ldr	r0, [pc, #12]	; (80021ac <MX_TIM4_Init+0xfc>)
 800219e:	f000 f89f 	bl	80022e0 <HAL_TIM_MspPostInit>

}
 80021a2:	bf00      	nop
 80021a4:	3738      	adds	r7, #56	; 0x38
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	20000354 	.word	0x20000354
 80021b0:	40000800 	.word	0x40000800

080021b4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b08c      	sub	sp, #48	; 0x30
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021bc:	f107 031c 	add.w	r3, r7, #28
 80021c0:	2200      	movs	r2, #0
 80021c2:	601a      	str	r2, [r3, #0]
 80021c4:	605a      	str	r2, [r3, #4]
 80021c6:	609a      	str	r2, [r3, #8]
 80021c8:	60da      	str	r2, [r3, #12]
 80021ca:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021d4:	d131      	bne.n	800223a <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80021d6:	4b3e      	ldr	r3, [pc, #248]	; (80022d0 <HAL_TIM_Base_MspInit+0x11c>)
 80021d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021da:	4a3d      	ldr	r2, [pc, #244]	; (80022d0 <HAL_TIM_Base_MspInit+0x11c>)
 80021dc:	f043 0301 	orr.w	r3, r3, #1
 80021e0:	6593      	str	r3, [r2, #88]	; 0x58
 80021e2:	4b3b      	ldr	r3, [pc, #236]	; (80022d0 <HAL_TIM_Base_MspInit+0x11c>)
 80021e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021e6:	f003 0301 	and.w	r3, r3, #1
 80021ea:	61bb      	str	r3, [r7, #24]
 80021ec:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ee:	4b38      	ldr	r3, [pc, #224]	; (80022d0 <HAL_TIM_Base_MspInit+0x11c>)
 80021f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021f2:	4a37      	ldr	r2, [pc, #220]	; (80022d0 <HAL_TIM_Base_MspInit+0x11c>)
 80021f4:	f043 0301 	orr.w	r3, r3, #1
 80021f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021fa:	4b35      	ldr	r3, [pc, #212]	; (80022d0 <HAL_TIM_Base_MspInit+0x11c>)
 80021fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021fe:	f003 0301 	and.w	r3, r3, #1
 8002202:	617b      	str	r3, [r7, #20]
 8002204:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002206:	2301      	movs	r3, #1
 8002208:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800220a:	2302      	movs	r3, #2
 800220c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220e:	2300      	movs	r3, #0
 8002210:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002212:	2300      	movs	r3, #0
 8002214:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002216:	2301      	movs	r3, #1
 8002218:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800221a:	f107 031c 	add.w	r3, r7, #28
 800221e:	4619      	mov	r1, r3
 8002220:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002224:	f000 fa86 	bl	8002734 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8002228:	2200      	movs	r2, #0
 800222a:	2105      	movs	r1, #5
 800222c:	201c      	movs	r0, #28
 800222e:	f000 fa57 	bl	80026e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002232:	201c      	movs	r0, #28
 8002234:	f000 fa70 	bl	8002718 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002238:	e046      	b.n	80022c8 <HAL_TIM_Base_MspInit+0x114>
  else if(tim_baseHandle->Instance==TIM3)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a25      	ldr	r2, [pc, #148]	; (80022d4 <HAL_TIM_Base_MspInit+0x120>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d130      	bne.n	80022a6 <HAL_TIM_Base_MspInit+0xf2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002244:	4b22      	ldr	r3, [pc, #136]	; (80022d0 <HAL_TIM_Base_MspInit+0x11c>)
 8002246:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002248:	4a21      	ldr	r2, [pc, #132]	; (80022d0 <HAL_TIM_Base_MspInit+0x11c>)
 800224a:	f043 0302 	orr.w	r3, r3, #2
 800224e:	6593      	str	r3, [r2, #88]	; 0x58
 8002250:	4b1f      	ldr	r3, [pc, #124]	; (80022d0 <HAL_TIM_Base_MspInit+0x11c>)
 8002252:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002254:	f003 0302 	and.w	r3, r3, #2
 8002258:	613b      	str	r3, [r7, #16]
 800225a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800225c:	4b1c      	ldr	r3, [pc, #112]	; (80022d0 <HAL_TIM_Base_MspInit+0x11c>)
 800225e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002260:	4a1b      	ldr	r2, [pc, #108]	; (80022d0 <HAL_TIM_Base_MspInit+0x11c>)
 8002262:	f043 0302 	orr.w	r3, r3, #2
 8002266:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002268:	4b19      	ldr	r3, [pc, #100]	; (80022d0 <HAL_TIM_Base_MspInit+0x11c>)
 800226a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800226c:	f003 0302 	and.w	r3, r3, #2
 8002270:	60fb      	str	r3, [r7, #12]
 8002272:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002274:	2310      	movs	r3, #16
 8002276:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002278:	2302      	movs	r3, #2
 800227a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227c:	2300      	movs	r3, #0
 800227e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002280:	2300      	movs	r3, #0
 8002282:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002284:	2302      	movs	r3, #2
 8002286:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002288:	f107 031c 	add.w	r3, r7, #28
 800228c:	4619      	mov	r1, r3
 800228e:	4812      	ldr	r0, [pc, #72]	; (80022d8 <HAL_TIM_Base_MspInit+0x124>)
 8002290:	f000 fa50 	bl	8002734 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8002294:	2200      	movs	r2, #0
 8002296:	2105      	movs	r1, #5
 8002298:	201d      	movs	r0, #29
 800229a:	f000 fa21 	bl	80026e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800229e:	201d      	movs	r0, #29
 80022a0:	f000 fa3a 	bl	8002718 <HAL_NVIC_EnableIRQ>
}
 80022a4:	e010      	b.n	80022c8 <HAL_TIM_Base_MspInit+0x114>
  else if(tim_baseHandle->Instance==TIM4)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a0c      	ldr	r2, [pc, #48]	; (80022dc <HAL_TIM_Base_MspInit+0x128>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d10b      	bne.n	80022c8 <HAL_TIM_Base_MspInit+0x114>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80022b0:	4b07      	ldr	r3, [pc, #28]	; (80022d0 <HAL_TIM_Base_MspInit+0x11c>)
 80022b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022b4:	4a06      	ldr	r2, [pc, #24]	; (80022d0 <HAL_TIM_Base_MspInit+0x11c>)
 80022b6:	f043 0304 	orr.w	r3, r3, #4
 80022ba:	6593      	str	r3, [r2, #88]	; 0x58
 80022bc:	4b04      	ldr	r3, [pc, #16]	; (80022d0 <HAL_TIM_Base_MspInit+0x11c>)
 80022be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022c0:	f003 0304 	and.w	r3, r3, #4
 80022c4:	60bb      	str	r3, [r7, #8]
 80022c6:	68bb      	ldr	r3, [r7, #8]
}
 80022c8:	bf00      	nop
 80022ca:	3730      	adds	r7, #48	; 0x30
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	40021000 	.word	0x40021000
 80022d4:	40000400 	.word	0x40000400
 80022d8:	48000400 	.word	0x48000400
 80022dc:	40000800 	.word	0x40000800

080022e0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b08a      	sub	sp, #40	; 0x28
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022e8:	f107 0314 	add.w	r3, r7, #20
 80022ec:	2200      	movs	r2, #0
 80022ee:	601a      	str	r2, [r3, #0]
 80022f0:	605a      	str	r2, [r3, #4]
 80022f2:	609a      	str	r2, [r3, #8]
 80022f4:	60da      	str	r2, [r3, #12]
 80022f6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002300:	d11d      	bne.n	800233e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002302:	4b21      	ldr	r3, [pc, #132]	; (8002388 <HAL_TIM_MspPostInit+0xa8>)
 8002304:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002306:	4a20      	ldr	r2, [pc, #128]	; (8002388 <HAL_TIM_MspPostInit+0xa8>)
 8002308:	f043 0302 	orr.w	r3, r3, #2
 800230c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800230e:	4b1e      	ldr	r3, [pc, #120]	; (8002388 <HAL_TIM_MspPostInit+0xa8>)
 8002310:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002312:	f003 0302 	and.w	r3, r3, #2
 8002316:	613b      	str	r3, [r7, #16]
 8002318:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800231a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800231e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002320:	2302      	movs	r3, #2
 8002322:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002324:	2300      	movs	r3, #0
 8002326:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002328:	2300      	movs	r3, #0
 800232a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800232c:	2301      	movs	r3, #1
 800232e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002330:	f107 0314 	add.w	r3, r7, #20
 8002334:	4619      	mov	r1, r3
 8002336:	4815      	ldr	r0, [pc, #84]	; (800238c <HAL_TIM_MspPostInit+0xac>)
 8002338:	f000 f9fc 	bl	8002734 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800233c:	e020      	b.n	8002380 <HAL_TIM_MspPostInit+0xa0>
  else if(timHandle->Instance==TIM4)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4a13      	ldr	r2, [pc, #76]	; (8002390 <HAL_TIM_MspPostInit+0xb0>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d11b      	bne.n	8002380 <HAL_TIM_MspPostInit+0xa0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002348:	4b0f      	ldr	r3, [pc, #60]	; (8002388 <HAL_TIM_MspPostInit+0xa8>)
 800234a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800234c:	4a0e      	ldr	r2, [pc, #56]	; (8002388 <HAL_TIM_MspPostInit+0xa8>)
 800234e:	f043 0302 	orr.w	r3, r3, #2
 8002352:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002354:	4b0c      	ldr	r3, [pc, #48]	; (8002388 <HAL_TIM_MspPostInit+0xa8>)
 8002356:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002358:	f003 0302 	and.w	r3, r3, #2
 800235c:	60fb      	str	r3, [r7, #12]
 800235e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002360:	23c0      	movs	r3, #192	; 0xc0
 8002362:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002364:	2302      	movs	r3, #2
 8002366:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002368:	2300      	movs	r3, #0
 800236a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800236c:	2300      	movs	r3, #0
 800236e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002370:	2302      	movs	r3, #2
 8002372:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002374:	f107 0314 	add.w	r3, r7, #20
 8002378:	4619      	mov	r1, r3
 800237a:	4804      	ldr	r0, [pc, #16]	; (800238c <HAL_TIM_MspPostInit+0xac>)
 800237c:	f000 f9da 	bl	8002734 <HAL_GPIO_Init>
}
 8002380:	bf00      	nop
 8002382:	3728      	adds	r7, #40	; 0x28
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	40021000 	.word	0x40021000
 800238c:	48000400 	.word	0x48000400
 8002390:	40000800 	.word	0x40000800

08002394 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002398:	4b14      	ldr	r3, [pc, #80]	; (80023ec <MX_USART2_UART_Init+0x58>)
 800239a:	4a15      	ldr	r2, [pc, #84]	; (80023f0 <MX_USART2_UART_Init+0x5c>)
 800239c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800239e:	4b13      	ldr	r3, [pc, #76]	; (80023ec <MX_USART2_UART_Init+0x58>)
 80023a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80023a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80023a6:	4b11      	ldr	r3, [pc, #68]	; (80023ec <MX_USART2_UART_Init+0x58>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80023ac:	4b0f      	ldr	r3, [pc, #60]	; (80023ec <MX_USART2_UART_Init+0x58>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80023b2:	4b0e      	ldr	r3, [pc, #56]	; (80023ec <MX_USART2_UART_Init+0x58>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80023b8:	4b0c      	ldr	r3, [pc, #48]	; (80023ec <MX_USART2_UART_Init+0x58>)
 80023ba:	220c      	movs	r2, #12
 80023bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023be:	4b0b      	ldr	r3, [pc, #44]	; (80023ec <MX_USART2_UART_Init+0x58>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80023c4:	4b09      	ldr	r3, [pc, #36]	; (80023ec <MX_USART2_UART_Init+0x58>)
 80023c6:	2200      	movs	r2, #0
 80023c8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80023ca:	4b08      	ldr	r3, [pc, #32]	; (80023ec <MX_USART2_UART_Init+0x58>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80023d0:	4b06      	ldr	r3, [pc, #24]	; (80023ec <MX_USART2_UART_Init+0x58>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80023d6:	4805      	ldr	r0, [pc, #20]	; (80023ec <MX_USART2_UART_Init+0x58>)
 80023d8:	f003 feba 	bl	8006150 <HAL_UART_Init>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d001      	beq.n	80023e6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80023e2:	f7ff fb7b 	bl	8001adc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80023e6:	bf00      	nop
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	200003a0 	.word	0x200003a0
 80023f0:	40004400 	.word	0x40004400

080023f4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b0ac      	sub	sp, #176	; 0xb0
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023fc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002400:	2200      	movs	r2, #0
 8002402:	601a      	str	r2, [r3, #0]
 8002404:	605a      	str	r2, [r3, #4]
 8002406:	609a      	str	r2, [r3, #8]
 8002408:	60da      	str	r2, [r3, #12]
 800240a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800240c:	f107 0314 	add.w	r3, r7, #20
 8002410:	2288      	movs	r2, #136	; 0x88
 8002412:	2100      	movs	r1, #0
 8002414:	4618      	mov	r0, r3
 8002416:	f009 f8f6 	bl	800b606 <memset>
  if(uartHandle->Instance==USART2)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a21      	ldr	r2, [pc, #132]	; (80024a4 <HAL_UART_MspInit+0xb0>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d13b      	bne.n	800249c <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002424:	2302      	movs	r3, #2
 8002426:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002428:	2300      	movs	r3, #0
 800242a:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800242c:	f107 0314 	add.w	r3, r7, #20
 8002430:	4618      	mov	r0, r3
 8002432:	f001 f9d7 	bl	80037e4 <HAL_RCCEx_PeriphCLKConfig>
 8002436:	4603      	mov	r3, r0
 8002438:	2b00      	cmp	r3, #0
 800243a:	d001      	beq.n	8002440 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800243c:	f7ff fb4e 	bl	8001adc <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002440:	4b19      	ldr	r3, [pc, #100]	; (80024a8 <HAL_UART_MspInit+0xb4>)
 8002442:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002444:	4a18      	ldr	r2, [pc, #96]	; (80024a8 <HAL_UART_MspInit+0xb4>)
 8002446:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800244a:	6593      	str	r3, [r2, #88]	; 0x58
 800244c:	4b16      	ldr	r3, [pc, #88]	; (80024a8 <HAL_UART_MspInit+0xb4>)
 800244e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002450:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002454:	613b      	str	r3, [r7, #16]
 8002456:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002458:	4b13      	ldr	r3, [pc, #76]	; (80024a8 <HAL_UART_MspInit+0xb4>)
 800245a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800245c:	4a12      	ldr	r2, [pc, #72]	; (80024a8 <HAL_UART_MspInit+0xb4>)
 800245e:	f043 0301 	orr.w	r3, r3, #1
 8002462:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002464:	4b10      	ldr	r3, [pc, #64]	; (80024a8 <HAL_UART_MspInit+0xb4>)
 8002466:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002468:	f003 0301 	and.w	r3, r3, #1
 800246c:	60fb      	str	r3, [r7, #12]
 800246e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002470:	230c      	movs	r3, #12
 8002472:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002476:	2302      	movs	r3, #2
 8002478:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800247c:	2300      	movs	r3, #0
 800247e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002482:	2303      	movs	r3, #3
 8002484:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002488:	2307      	movs	r3, #7
 800248a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800248e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002492:	4619      	mov	r1, r3
 8002494:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002498:	f000 f94c 	bl	8002734 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800249c:	bf00      	nop
 800249e:	37b0      	adds	r7, #176	; 0xb0
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	40004400 	.word	0x40004400
 80024a8:	40021000 	.word	0x40021000

080024ac <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80024ac:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024e4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80024b0:	f7ff fcb6 	bl	8001e20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80024b4:	480c      	ldr	r0, [pc, #48]	; (80024e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80024b6:	490d      	ldr	r1, [pc, #52]	; (80024ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80024b8:	4a0d      	ldr	r2, [pc, #52]	; (80024f0 <LoopForever+0xe>)
  movs r3, #0
 80024ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024bc:	e002      	b.n	80024c4 <LoopCopyDataInit>

080024be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024c2:	3304      	adds	r3, #4

080024c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024c8:	d3f9      	bcc.n	80024be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024ca:	4a0a      	ldr	r2, [pc, #40]	; (80024f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80024cc:	4c0a      	ldr	r4, [pc, #40]	; (80024f8 <LoopForever+0x16>)
  movs r3, #0
 80024ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024d0:	e001      	b.n	80024d6 <LoopFillZerobss>

080024d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024d4:	3204      	adds	r2, #4

080024d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024d8:	d3fb      	bcc.n	80024d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80024da:	f009 f955 	bl	800b788 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80024de:	f7ff fa7d 	bl	80019dc <main>

080024e2 <LoopForever>:

LoopForever:
    b LoopForever
 80024e2:	e7fe      	b.n	80024e2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80024e4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80024e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024ec:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80024f0:	0800dc14 	.word	0x0800dc14
  ldr r2, =_sbss
 80024f4:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80024f8:	200061a0 	.word	0x200061a0

080024fc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80024fc:	e7fe      	b.n	80024fc <ADC1_2_IRQHandler>

080024fe <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024fe:	b580      	push	{r7, lr}
 8002500:	b082      	sub	sp, #8
 8002502:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002504:	2300      	movs	r3, #0
 8002506:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002508:	2003      	movs	r0, #3
 800250a:	f000 f8de 	bl	80026ca <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800250e:	200f      	movs	r0, #15
 8002510:	f7ff fb12 	bl	8001b38 <HAL_InitTick>
 8002514:	4603      	mov	r3, r0
 8002516:	2b00      	cmp	r3, #0
 8002518:	d002      	beq.n	8002520 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800251a:	2301      	movs	r3, #1
 800251c:	71fb      	strb	r3, [r7, #7]
 800251e:	e001      	b.n	8002524 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002520:	f7ff fae2 	bl	8001ae8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002524:	79fb      	ldrb	r3, [r7, #7]
}
 8002526:	4618      	mov	r0, r3
 8002528:	3708      	adds	r7, #8
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}
	...

08002530 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002534:	4b06      	ldr	r3, [pc, #24]	; (8002550 <HAL_IncTick+0x20>)
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	461a      	mov	r2, r3
 800253a:	4b06      	ldr	r3, [pc, #24]	; (8002554 <HAL_IncTick+0x24>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4413      	add	r3, r2
 8002540:	4a04      	ldr	r2, [pc, #16]	; (8002554 <HAL_IncTick+0x24>)
 8002542:	6013      	str	r3, [r2, #0]
}
 8002544:	bf00      	nop
 8002546:	46bd      	mov	sp, r7
 8002548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254c:	4770      	bx	lr
 800254e:	bf00      	nop
 8002550:	2000000c 	.word	0x2000000c
 8002554:	20000428 	.word	0x20000428

08002558 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002558:	b480      	push	{r7}
 800255a:	af00      	add	r7, sp, #0
  return uwTick;
 800255c:	4b03      	ldr	r3, [pc, #12]	; (800256c <HAL_GetTick+0x14>)
 800255e:	681b      	ldr	r3, [r3, #0]
}
 8002560:	4618      	mov	r0, r3
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr
 800256a:	bf00      	nop
 800256c:	20000428 	.word	0x20000428

08002570 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002570:	b480      	push	{r7}
 8002572:	b085      	sub	sp, #20
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	f003 0307 	and.w	r3, r3, #7
 800257e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002580:	4b0c      	ldr	r3, [pc, #48]	; (80025b4 <__NVIC_SetPriorityGrouping+0x44>)
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002586:	68ba      	ldr	r2, [r7, #8]
 8002588:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800258c:	4013      	ands	r3, r2
 800258e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002598:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800259c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025a2:	4a04      	ldr	r2, [pc, #16]	; (80025b4 <__NVIC_SetPriorityGrouping+0x44>)
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	60d3      	str	r3, [r2, #12]
}
 80025a8:	bf00      	nop
 80025aa:	3714      	adds	r7, #20
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr
 80025b4:	e000ed00 	.word	0xe000ed00

080025b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025b8:	b480      	push	{r7}
 80025ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025bc:	4b04      	ldr	r3, [pc, #16]	; (80025d0 <__NVIC_GetPriorityGrouping+0x18>)
 80025be:	68db      	ldr	r3, [r3, #12]
 80025c0:	0a1b      	lsrs	r3, r3, #8
 80025c2:	f003 0307 	and.w	r3, r3, #7
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr
 80025d0:	e000ed00 	.word	0xe000ed00

080025d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b083      	sub	sp, #12
 80025d8:	af00      	add	r7, sp, #0
 80025da:	4603      	mov	r3, r0
 80025dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	db0b      	blt.n	80025fe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025e6:	79fb      	ldrb	r3, [r7, #7]
 80025e8:	f003 021f 	and.w	r2, r3, #31
 80025ec:	4907      	ldr	r1, [pc, #28]	; (800260c <__NVIC_EnableIRQ+0x38>)
 80025ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025f2:	095b      	lsrs	r3, r3, #5
 80025f4:	2001      	movs	r0, #1
 80025f6:	fa00 f202 	lsl.w	r2, r0, r2
 80025fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80025fe:	bf00      	nop
 8002600:	370c      	adds	r7, #12
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop
 800260c:	e000e100 	.word	0xe000e100

08002610 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002610:	b480      	push	{r7}
 8002612:	b083      	sub	sp, #12
 8002614:	af00      	add	r7, sp, #0
 8002616:	4603      	mov	r3, r0
 8002618:	6039      	str	r1, [r7, #0]
 800261a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800261c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002620:	2b00      	cmp	r3, #0
 8002622:	db0a      	blt.n	800263a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	b2da      	uxtb	r2, r3
 8002628:	490c      	ldr	r1, [pc, #48]	; (800265c <__NVIC_SetPriority+0x4c>)
 800262a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800262e:	0112      	lsls	r2, r2, #4
 8002630:	b2d2      	uxtb	r2, r2
 8002632:	440b      	add	r3, r1
 8002634:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002638:	e00a      	b.n	8002650 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	b2da      	uxtb	r2, r3
 800263e:	4908      	ldr	r1, [pc, #32]	; (8002660 <__NVIC_SetPriority+0x50>)
 8002640:	79fb      	ldrb	r3, [r7, #7]
 8002642:	f003 030f 	and.w	r3, r3, #15
 8002646:	3b04      	subs	r3, #4
 8002648:	0112      	lsls	r2, r2, #4
 800264a:	b2d2      	uxtb	r2, r2
 800264c:	440b      	add	r3, r1
 800264e:	761a      	strb	r2, [r3, #24]
}
 8002650:	bf00      	nop
 8002652:	370c      	adds	r7, #12
 8002654:	46bd      	mov	sp, r7
 8002656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265a:	4770      	bx	lr
 800265c:	e000e100 	.word	0xe000e100
 8002660:	e000ed00 	.word	0xe000ed00

08002664 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002664:	b480      	push	{r7}
 8002666:	b089      	sub	sp, #36	; 0x24
 8002668:	af00      	add	r7, sp, #0
 800266a:	60f8      	str	r0, [r7, #12]
 800266c:	60b9      	str	r1, [r7, #8]
 800266e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	f003 0307 	and.w	r3, r3, #7
 8002676:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002678:	69fb      	ldr	r3, [r7, #28]
 800267a:	f1c3 0307 	rsb	r3, r3, #7
 800267e:	2b04      	cmp	r3, #4
 8002680:	bf28      	it	cs
 8002682:	2304      	movcs	r3, #4
 8002684:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	3304      	adds	r3, #4
 800268a:	2b06      	cmp	r3, #6
 800268c:	d902      	bls.n	8002694 <NVIC_EncodePriority+0x30>
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	3b03      	subs	r3, #3
 8002692:	e000      	b.n	8002696 <NVIC_EncodePriority+0x32>
 8002694:	2300      	movs	r3, #0
 8002696:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002698:	f04f 32ff 	mov.w	r2, #4294967295
 800269c:	69bb      	ldr	r3, [r7, #24]
 800269e:	fa02 f303 	lsl.w	r3, r2, r3
 80026a2:	43da      	mvns	r2, r3
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	401a      	ands	r2, r3
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026ac:	f04f 31ff 	mov.w	r1, #4294967295
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	fa01 f303 	lsl.w	r3, r1, r3
 80026b6:	43d9      	mvns	r1, r3
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026bc:	4313      	orrs	r3, r2
         );
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3724      	adds	r7, #36	; 0x24
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr

080026ca <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026ca:	b580      	push	{r7, lr}
 80026cc:	b082      	sub	sp, #8
 80026ce:	af00      	add	r7, sp, #0
 80026d0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	f7ff ff4c 	bl	8002570 <__NVIC_SetPriorityGrouping>
}
 80026d8:	bf00      	nop
 80026da:	3708      	adds	r7, #8
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}

080026e0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b086      	sub	sp, #24
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	4603      	mov	r3, r0
 80026e8:	60b9      	str	r1, [r7, #8]
 80026ea:	607a      	str	r2, [r7, #4]
 80026ec:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80026ee:	2300      	movs	r3, #0
 80026f0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80026f2:	f7ff ff61 	bl	80025b8 <__NVIC_GetPriorityGrouping>
 80026f6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026f8:	687a      	ldr	r2, [r7, #4]
 80026fa:	68b9      	ldr	r1, [r7, #8]
 80026fc:	6978      	ldr	r0, [r7, #20]
 80026fe:	f7ff ffb1 	bl	8002664 <NVIC_EncodePriority>
 8002702:	4602      	mov	r2, r0
 8002704:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002708:	4611      	mov	r1, r2
 800270a:	4618      	mov	r0, r3
 800270c:	f7ff ff80 	bl	8002610 <__NVIC_SetPriority>
}
 8002710:	bf00      	nop
 8002712:	3718      	adds	r7, #24
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}

08002718 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b082      	sub	sp, #8
 800271c:	af00      	add	r7, sp, #0
 800271e:	4603      	mov	r3, r0
 8002720:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002726:	4618      	mov	r0, r3
 8002728:	f7ff ff54 	bl	80025d4 <__NVIC_EnableIRQ>
}
 800272c:	bf00      	nop
 800272e:	3708      	adds	r7, #8
 8002730:	46bd      	mov	sp, r7
 8002732:	bd80      	pop	{r7, pc}

08002734 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002734:	b480      	push	{r7}
 8002736:	b087      	sub	sp, #28
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
 800273c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800273e:	2300      	movs	r3, #0
 8002740:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002742:	e17f      	b.n	8002a44 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	2101      	movs	r1, #1
 800274a:	697b      	ldr	r3, [r7, #20]
 800274c:	fa01 f303 	lsl.w	r3, r1, r3
 8002750:	4013      	ands	r3, r2
 8002752:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	2b00      	cmp	r3, #0
 8002758:	f000 8171 	beq.w	8002a3e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f003 0303 	and.w	r3, r3, #3
 8002764:	2b01      	cmp	r3, #1
 8002766:	d005      	beq.n	8002774 <HAL_GPIO_Init+0x40>
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	f003 0303 	and.w	r3, r3, #3
 8002770:	2b02      	cmp	r3, #2
 8002772:	d130      	bne.n	80027d6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	005b      	lsls	r3, r3, #1
 800277e:	2203      	movs	r2, #3
 8002780:	fa02 f303 	lsl.w	r3, r2, r3
 8002784:	43db      	mvns	r3, r3
 8002786:	693a      	ldr	r2, [r7, #16]
 8002788:	4013      	ands	r3, r2
 800278a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	68da      	ldr	r2, [r3, #12]
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	005b      	lsls	r3, r3, #1
 8002794:	fa02 f303 	lsl.w	r3, r2, r3
 8002798:	693a      	ldr	r2, [r7, #16]
 800279a:	4313      	orrs	r3, r2
 800279c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	693a      	ldr	r2, [r7, #16]
 80027a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80027aa:	2201      	movs	r2, #1
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	fa02 f303 	lsl.w	r3, r2, r3
 80027b2:	43db      	mvns	r3, r3
 80027b4:	693a      	ldr	r2, [r7, #16]
 80027b6:	4013      	ands	r3, r2
 80027b8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	091b      	lsrs	r3, r3, #4
 80027c0:	f003 0201 	and.w	r2, r3, #1
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ca:	693a      	ldr	r2, [r7, #16]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	693a      	ldr	r2, [r7, #16]
 80027d4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	f003 0303 	and.w	r3, r3, #3
 80027de:	2b03      	cmp	r3, #3
 80027e0:	d118      	bne.n	8002814 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027e6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80027e8:	2201      	movs	r2, #1
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	fa02 f303 	lsl.w	r3, r2, r3
 80027f0:	43db      	mvns	r3, r3
 80027f2:	693a      	ldr	r2, [r7, #16]
 80027f4:	4013      	ands	r3, r2
 80027f6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	08db      	lsrs	r3, r3, #3
 80027fe:	f003 0201 	and.w	r2, r3, #1
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	fa02 f303 	lsl.w	r3, r2, r3
 8002808:	693a      	ldr	r2, [r7, #16]
 800280a:	4313      	orrs	r3, r2
 800280c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	693a      	ldr	r2, [r7, #16]
 8002812:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	f003 0303 	and.w	r3, r3, #3
 800281c:	2b03      	cmp	r3, #3
 800281e:	d017      	beq.n	8002850 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	68db      	ldr	r3, [r3, #12]
 8002824:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	005b      	lsls	r3, r3, #1
 800282a:	2203      	movs	r2, #3
 800282c:	fa02 f303 	lsl.w	r3, r2, r3
 8002830:	43db      	mvns	r3, r3
 8002832:	693a      	ldr	r2, [r7, #16]
 8002834:	4013      	ands	r3, r2
 8002836:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	689a      	ldr	r2, [r3, #8]
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	005b      	lsls	r3, r3, #1
 8002840:	fa02 f303 	lsl.w	r3, r2, r3
 8002844:	693a      	ldr	r2, [r7, #16]
 8002846:	4313      	orrs	r3, r2
 8002848:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	693a      	ldr	r2, [r7, #16]
 800284e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	f003 0303 	and.w	r3, r3, #3
 8002858:	2b02      	cmp	r3, #2
 800285a:	d123      	bne.n	80028a4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	08da      	lsrs	r2, r3, #3
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	3208      	adds	r2, #8
 8002864:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002868:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	f003 0307 	and.w	r3, r3, #7
 8002870:	009b      	lsls	r3, r3, #2
 8002872:	220f      	movs	r2, #15
 8002874:	fa02 f303 	lsl.w	r3, r2, r3
 8002878:	43db      	mvns	r3, r3
 800287a:	693a      	ldr	r2, [r7, #16]
 800287c:	4013      	ands	r3, r2
 800287e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	691a      	ldr	r2, [r3, #16]
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	f003 0307 	and.w	r3, r3, #7
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	fa02 f303 	lsl.w	r3, r2, r3
 8002890:	693a      	ldr	r2, [r7, #16]
 8002892:	4313      	orrs	r3, r2
 8002894:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	08da      	lsrs	r2, r3, #3
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	3208      	adds	r2, #8
 800289e:	6939      	ldr	r1, [r7, #16]
 80028a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	005b      	lsls	r3, r3, #1
 80028ae:	2203      	movs	r2, #3
 80028b0:	fa02 f303 	lsl.w	r3, r2, r3
 80028b4:	43db      	mvns	r3, r3
 80028b6:	693a      	ldr	r2, [r7, #16]
 80028b8:	4013      	ands	r3, r2
 80028ba:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	f003 0203 	and.w	r2, r3, #3
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	005b      	lsls	r3, r3, #1
 80028c8:	fa02 f303 	lsl.w	r3, r2, r3
 80028cc:	693a      	ldr	r2, [r7, #16]
 80028ce:	4313      	orrs	r3, r2
 80028d0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	693a      	ldr	r2, [r7, #16]
 80028d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	f000 80ac 	beq.w	8002a3e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028e6:	4b5f      	ldr	r3, [pc, #380]	; (8002a64 <HAL_GPIO_Init+0x330>)
 80028e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028ea:	4a5e      	ldr	r2, [pc, #376]	; (8002a64 <HAL_GPIO_Init+0x330>)
 80028ec:	f043 0301 	orr.w	r3, r3, #1
 80028f0:	6613      	str	r3, [r2, #96]	; 0x60
 80028f2:	4b5c      	ldr	r3, [pc, #368]	; (8002a64 <HAL_GPIO_Init+0x330>)
 80028f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028f6:	f003 0301 	and.w	r3, r3, #1
 80028fa:	60bb      	str	r3, [r7, #8]
 80028fc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80028fe:	4a5a      	ldr	r2, [pc, #360]	; (8002a68 <HAL_GPIO_Init+0x334>)
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	089b      	lsrs	r3, r3, #2
 8002904:	3302      	adds	r3, #2
 8002906:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800290a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	f003 0303 	and.w	r3, r3, #3
 8002912:	009b      	lsls	r3, r3, #2
 8002914:	220f      	movs	r2, #15
 8002916:	fa02 f303 	lsl.w	r3, r2, r3
 800291a:	43db      	mvns	r3, r3
 800291c:	693a      	ldr	r2, [r7, #16]
 800291e:	4013      	ands	r3, r2
 8002920:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002928:	d025      	beq.n	8002976 <HAL_GPIO_Init+0x242>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	4a4f      	ldr	r2, [pc, #316]	; (8002a6c <HAL_GPIO_Init+0x338>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d01f      	beq.n	8002972 <HAL_GPIO_Init+0x23e>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	4a4e      	ldr	r2, [pc, #312]	; (8002a70 <HAL_GPIO_Init+0x33c>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d019      	beq.n	800296e <HAL_GPIO_Init+0x23a>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	4a4d      	ldr	r2, [pc, #308]	; (8002a74 <HAL_GPIO_Init+0x340>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d013      	beq.n	800296a <HAL_GPIO_Init+0x236>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	4a4c      	ldr	r2, [pc, #304]	; (8002a78 <HAL_GPIO_Init+0x344>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d00d      	beq.n	8002966 <HAL_GPIO_Init+0x232>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	4a4b      	ldr	r2, [pc, #300]	; (8002a7c <HAL_GPIO_Init+0x348>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d007      	beq.n	8002962 <HAL_GPIO_Init+0x22e>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	4a4a      	ldr	r2, [pc, #296]	; (8002a80 <HAL_GPIO_Init+0x34c>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d101      	bne.n	800295e <HAL_GPIO_Init+0x22a>
 800295a:	2306      	movs	r3, #6
 800295c:	e00c      	b.n	8002978 <HAL_GPIO_Init+0x244>
 800295e:	2307      	movs	r3, #7
 8002960:	e00a      	b.n	8002978 <HAL_GPIO_Init+0x244>
 8002962:	2305      	movs	r3, #5
 8002964:	e008      	b.n	8002978 <HAL_GPIO_Init+0x244>
 8002966:	2304      	movs	r3, #4
 8002968:	e006      	b.n	8002978 <HAL_GPIO_Init+0x244>
 800296a:	2303      	movs	r3, #3
 800296c:	e004      	b.n	8002978 <HAL_GPIO_Init+0x244>
 800296e:	2302      	movs	r3, #2
 8002970:	e002      	b.n	8002978 <HAL_GPIO_Init+0x244>
 8002972:	2301      	movs	r3, #1
 8002974:	e000      	b.n	8002978 <HAL_GPIO_Init+0x244>
 8002976:	2300      	movs	r3, #0
 8002978:	697a      	ldr	r2, [r7, #20]
 800297a:	f002 0203 	and.w	r2, r2, #3
 800297e:	0092      	lsls	r2, r2, #2
 8002980:	4093      	lsls	r3, r2
 8002982:	693a      	ldr	r2, [r7, #16]
 8002984:	4313      	orrs	r3, r2
 8002986:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002988:	4937      	ldr	r1, [pc, #220]	; (8002a68 <HAL_GPIO_Init+0x334>)
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	089b      	lsrs	r3, r3, #2
 800298e:	3302      	adds	r3, #2
 8002990:	693a      	ldr	r2, [r7, #16]
 8002992:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002996:	4b3b      	ldr	r3, [pc, #236]	; (8002a84 <HAL_GPIO_Init+0x350>)
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	43db      	mvns	r3, r3
 80029a0:	693a      	ldr	r2, [r7, #16]
 80029a2:	4013      	ands	r3, r2
 80029a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d003      	beq.n	80029ba <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80029b2:	693a      	ldr	r2, [r7, #16]
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	4313      	orrs	r3, r2
 80029b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80029ba:	4a32      	ldr	r2, [pc, #200]	; (8002a84 <HAL_GPIO_Init+0x350>)
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80029c0:	4b30      	ldr	r3, [pc, #192]	; (8002a84 <HAL_GPIO_Init+0x350>)
 80029c2:	68db      	ldr	r3, [r3, #12]
 80029c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	43db      	mvns	r3, r3
 80029ca:	693a      	ldr	r2, [r7, #16]
 80029cc:	4013      	ands	r3, r2
 80029ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d003      	beq.n	80029e4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80029dc:	693a      	ldr	r2, [r7, #16]
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	4313      	orrs	r3, r2
 80029e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80029e4:	4a27      	ldr	r2, [pc, #156]	; (8002a84 <HAL_GPIO_Init+0x350>)
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80029ea:	4b26      	ldr	r3, [pc, #152]	; (8002a84 <HAL_GPIO_Init+0x350>)
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	43db      	mvns	r3, r3
 80029f4:	693a      	ldr	r2, [r7, #16]
 80029f6:	4013      	ands	r3, r2
 80029f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d003      	beq.n	8002a0e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002a06:	693a      	ldr	r2, [r7, #16]
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002a0e:	4a1d      	ldr	r2, [pc, #116]	; (8002a84 <HAL_GPIO_Init+0x350>)
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002a14:	4b1b      	ldr	r3, [pc, #108]	; (8002a84 <HAL_GPIO_Init+0x350>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	43db      	mvns	r3, r3
 8002a1e:	693a      	ldr	r2, [r7, #16]
 8002a20:	4013      	ands	r3, r2
 8002a22:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d003      	beq.n	8002a38 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002a30:	693a      	ldr	r2, [r7, #16]
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	4313      	orrs	r3, r2
 8002a36:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002a38:	4a12      	ldr	r2, [pc, #72]	; (8002a84 <HAL_GPIO_Init+0x350>)
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	3301      	adds	r3, #1
 8002a42:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	681a      	ldr	r2, [r3, #0]
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	fa22 f303 	lsr.w	r3, r2, r3
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	f47f ae78 	bne.w	8002744 <HAL_GPIO_Init+0x10>
  }
}
 8002a54:	bf00      	nop
 8002a56:	bf00      	nop
 8002a58:	371c      	adds	r7, #28
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a60:	4770      	bx	lr
 8002a62:	bf00      	nop
 8002a64:	40021000 	.word	0x40021000
 8002a68:	40010000 	.word	0x40010000
 8002a6c:	48000400 	.word	0x48000400
 8002a70:	48000800 	.word	0x48000800
 8002a74:	48000c00 	.word	0x48000c00
 8002a78:	48001000 	.word	0x48001000
 8002a7c:	48001400 	.word	0x48001400
 8002a80:	48001800 	.word	0x48001800
 8002a84:	40010400 	.word	0x40010400

08002a88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b083      	sub	sp, #12
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
 8002a90:	460b      	mov	r3, r1
 8002a92:	807b      	strh	r3, [r7, #2]
 8002a94:	4613      	mov	r3, r2
 8002a96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a98:	787b      	ldrb	r3, [r7, #1]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d003      	beq.n	8002aa6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a9e:	887a      	ldrh	r2, [r7, #2]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002aa4:	e002      	b.n	8002aac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002aa6:	887a      	ldrh	r2, [r7, #2]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002aac:	bf00      	nop
 8002aae:	370c      	adds	r7, #12
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab6:	4770      	bx	lr

08002ab8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002abc:	4b04      	ldr	r3, [pc, #16]	; (8002ad0 <HAL_PWREx_GetVoltageRange+0x18>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002acc:	4770      	bx	lr
 8002ace:	bf00      	nop
 8002ad0:	40007000 	.word	0x40007000

08002ad4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b085      	sub	sp, #20
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ae2:	d130      	bne.n	8002b46 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ae4:	4b23      	ldr	r3, [pc, #140]	; (8002b74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002aec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002af0:	d038      	beq.n	8002b64 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002af2:	4b20      	ldr	r3, [pc, #128]	; (8002b74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002afa:	4a1e      	ldr	r2, [pc, #120]	; (8002b74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002afc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b00:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002b02:	4b1d      	ldr	r3, [pc, #116]	; (8002b78 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	2232      	movs	r2, #50	; 0x32
 8002b08:	fb02 f303 	mul.w	r3, r2, r3
 8002b0c:	4a1b      	ldr	r2, [pc, #108]	; (8002b7c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b12:	0c9b      	lsrs	r3, r3, #18
 8002b14:	3301      	adds	r3, #1
 8002b16:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b18:	e002      	b.n	8002b20 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	3b01      	subs	r3, #1
 8002b1e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b20:	4b14      	ldr	r3, [pc, #80]	; (8002b74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b22:	695b      	ldr	r3, [r3, #20]
 8002b24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b2c:	d102      	bne.n	8002b34 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d1f2      	bne.n	8002b1a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b34:	4b0f      	ldr	r3, [pc, #60]	; (8002b74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b36:	695b      	ldr	r3, [r3, #20]
 8002b38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b40:	d110      	bne.n	8002b64 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002b42:	2303      	movs	r3, #3
 8002b44:	e00f      	b.n	8002b66 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002b46:	4b0b      	ldr	r3, [pc, #44]	; (8002b74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002b4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b52:	d007      	beq.n	8002b64 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002b54:	4b07      	ldr	r3, [pc, #28]	; (8002b74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002b5c:	4a05      	ldr	r2, [pc, #20]	; (8002b74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b5e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b62:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002b64:	2300      	movs	r3, #0
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	3714      	adds	r7, #20
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr
 8002b72:	bf00      	nop
 8002b74:	40007000 	.word	0x40007000
 8002b78:	20000004 	.word	0x20000004
 8002b7c:	431bde83 	.word	0x431bde83

08002b80 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b088      	sub	sp, #32
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d101      	bne.n	8002b92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e3ca      	b.n	8003328 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b92:	4b97      	ldr	r3, [pc, #604]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	f003 030c 	and.w	r3, r3, #12
 8002b9a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b9c:	4b94      	ldr	r3, [pc, #592]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002b9e:	68db      	ldr	r3, [r3, #12]
 8002ba0:	f003 0303 	and.w	r3, r3, #3
 8002ba4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f003 0310 	and.w	r3, r3, #16
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	f000 80e4 	beq.w	8002d7c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002bb4:	69bb      	ldr	r3, [r7, #24]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d007      	beq.n	8002bca <HAL_RCC_OscConfig+0x4a>
 8002bba:	69bb      	ldr	r3, [r7, #24]
 8002bbc:	2b0c      	cmp	r3, #12
 8002bbe:	f040 808b 	bne.w	8002cd8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002bc2:	697b      	ldr	r3, [r7, #20]
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	f040 8087 	bne.w	8002cd8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002bca:	4b89      	ldr	r3, [pc, #548]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 0302 	and.w	r3, r3, #2
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d005      	beq.n	8002be2 <HAL_RCC_OscConfig+0x62>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	699b      	ldr	r3, [r3, #24]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d101      	bne.n	8002be2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e3a2      	b.n	8003328 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6a1a      	ldr	r2, [r3, #32]
 8002be6:	4b82      	ldr	r3, [pc, #520]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f003 0308 	and.w	r3, r3, #8
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d004      	beq.n	8002bfc <HAL_RCC_OscConfig+0x7c>
 8002bf2:	4b7f      	ldr	r3, [pc, #508]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002bfa:	e005      	b.n	8002c08 <HAL_RCC_OscConfig+0x88>
 8002bfc:	4b7c      	ldr	r3, [pc, #496]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002bfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c02:	091b      	lsrs	r3, r3, #4
 8002c04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d223      	bcs.n	8002c54 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6a1b      	ldr	r3, [r3, #32]
 8002c10:	4618      	mov	r0, r3
 8002c12:	f000 fd87 	bl	8003724 <RCC_SetFlashLatencyFromMSIRange>
 8002c16:	4603      	mov	r3, r0
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d001      	beq.n	8002c20 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	e383      	b.n	8003328 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c20:	4b73      	ldr	r3, [pc, #460]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a72      	ldr	r2, [pc, #456]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002c26:	f043 0308 	orr.w	r3, r3, #8
 8002c2a:	6013      	str	r3, [r2, #0]
 8002c2c:	4b70      	ldr	r3, [pc, #448]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6a1b      	ldr	r3, [r3, #32]
 8002c38:	496d      	ldr	r1, [pc, #436]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c3e:	4b6c      	ldr	r3, [pc, #432]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	69db      	ldr	r3, [r3, #28]
 8002c4a:	021b      	lsls	r3, r3, #8
 8002c4c:	4968      	ldr	r1, [pc, #416]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	604b      	str	r3, [r1, #4]
 8002c52:	e025      	b.n	8002ca0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c54:	4b66      	ldr	r3, [pc, #408]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a65      	ldr	r2, [pc, #404]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002c5a:	f043 0308 	orr.w	r3, r3, #8
 8002c5e:	6013      	str	r3, [r2, #0]
 8002c60:	4b63      	ldr	r3, [pc, #396]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6a1b      	ldr	r3, [r3, #32]
 8002c6c:	4960      	ldr	r1, [pc, #384]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c72:	4b5f      	ldr	r3, [pc, #380]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	69db      	ldr	r3, [r3, #28]
 8002c7e:	021b      	lsls	r3, r3, #8
 8002c80:	495b      	ldr	r1, [pc, #364]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002c82:	4313      	orrs	r3, r2
 8002c84:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c86:	69bb      	ldr	r3, [r7, #24]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d109      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6a1b      	ldr	r3, [r3, #32]
 8002c90:	4618      	mov	r0, r3
 8002c92:	f000 fd47 	bl	8003724 <RCC_SetFlashLatencyFromMSIRange>
 8002c96:	4603      	mov	r3, r0
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d001      	beq.n	8002ca0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e343      	b.n	8003328 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002ca0:	f000 fc4a 	bl	8003538 <HAL_RCC_GetSysClockFreq>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	4b52      	ldr	r3, [pc, #328]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	091b      	lsrs	r3, r3, #4
 8002cac:	f003 030f 	and.w	r3, r3, #15
 8002cb0:	4950      	ldr	r1, [pc, #320]	; (8002df4 <HAL_RCC_OscConfig+0x274>)
 8002cb2:	5ccb      	ldrb	r3, [r1, r3]
 8002cb4:	f003 031f 	and.w	r3, r3, #31
 8002cb8:	fa22 f303 	lsr.w	r3, r2, r3
 8002cbc:	4a4e      	ldr	r2, [pc, #312]	; (8002df8 <HAL_RCC_OscConfig+0x278>)
 8002cbe:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002cc0:	4b4e      	ldr	r3, [pc, #312]	; (8002dfc <HAL_RCC_OscConfig+0x27c>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f7fe ff37 	bl	8001b38 <HAL_InitTick>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002cce:	7bfb      	ldrb	r3, [r7, #15]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d052      	beq.n	8002d7a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002cd4:	7bfb      	ldrb	r3, [r7, #15]
 8002cd6:	e327      	b.n	8003328 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	699b      	ldr	r3, [r3, #24]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d032      	beq.n	8002d46 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002ce0:	4b43      	ldr	r3, [pc, #268]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a42      	ldr	r2, [pc, #264]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002ce6:	f043 0301 	orr.w	r3, r3, #1
 8002cea:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002cec:	f7ff fc34 	bl	8002558 <HAL_GetTick>
 8002cf0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002cf2:	e008      	b.n	8002d06 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002cf4:	f7ff fc30 	bl	8002558 <HAL_GetTick>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	1ad3      	subs	r3, r2, r3
 8002cfe:	2b02      	cmp	r3, #2
 8002d00:	d901      	bls.n	8002d06 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002d02:	2303      	movs	r3, #3
 8002d04:	e310      	b.n	8003328 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d06:	4b3a      	ldr	r3, [pc, #232]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f003 0302 	and.w	r3, r3, #2
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d0f0      	beq.n	8002cf4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d12:	4b37      	ldr	r3, [pc, #220]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4a36      	ldr	r2, [pc, #216]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002d18:	f043 0308 	orr.w	r3, r3, #8
 8002d1c:	6013      	str	r3, [r2, #0]
 8002d1e:	4b34      	ldr	r3, [pc, #208]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6a1b      	ldr	r3, [r3, #32]
 8002d2a:	4931      	ldr	r1, [pc, #196]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d30:	4b2f      	ldr	r3, [pc, #188]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	69db      	ldr	r3, [r3, #28]
 8002d3c:	021b      	lsls	r3, r3, #8
 8002d3e:	492c      	ldr	r1, [pc, #176]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002d40:	4313      	orrs	r3, r2
 8002d42:	604b      	str	r3, [r1, #4]
 8002d44:	e01a      	b.n	8002d7c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002d46:	4b2a      	ldr	r3, [pc, #168]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a29      	ldr	r2, [pc, #164]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002d4c:	f023 0301 	bic.w	r3, r3, #1
 8002d50:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002d52:	f7ff fc01 	bl	8002558 <HAL_GetTick>
 8002d56:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002d58:	e008      	b.n	8002d6c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d5a:	f7ff fbfd 	bl	8002558 <HAL_GetTick>
 8002d5e:	4602      	mov	r2, r0
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	1ad3      	subs	r3, r2, r3
 8002d64:	2b02      	cmp	r3, #2
 8002d66:	d901      	bls.n	8002d6c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002d68:	2303      	movs	r3, #3
 8002d6a:	e2dd      	b.n	8003328 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002d6c:	4b20      	ldr	r3, [pc, #128]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f003 0302 	and.w	r3, r3, #2
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d1f0      	bne.n	8002d5a <HAL_RCC_OscConfig+0x1da>
 8002d78:	e000      	b.n	8002d7c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002d7a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f003 0301 	and.w	r3, r3, #1
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d074      	beq.n	8002e72 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002d88:	69bb      	ldr	r3, [r7, #24]
 8002d8a:	2b08      	cmp	r3, #8
 8002d8c:	d005      	beq.n	8002d9a <HAL_RCC_OscConfig+0x21a>
 8002d8e:	69bb      	ldr	r3, [r7, #24]
 8002d90:	2b0c      	cmp	r3, #12
 8002d92:	d10e      	bne.n	8002db2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	2b03      	cmp	r3, #3
 8002d98:	d10b      	bne.n	8002db2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d9a:	4b15      	ldr	r3, [pc, #84]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d064      	beq.n	8002e70 <HAL_RCC_OscConfig+0x2f0>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d160      	bne.n	8002e70 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	e2ba      	b.n	8003328 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002dba:	d106      	bne.n	8002dca <HAL_RCC_OscConfig+0x24a>
 8002dbc:	4b0c      	ldr	r3, [pc, #48]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a0b      	ldr	r2, [pc, #44]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002dc2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002dc6:	6013      	str	r3, [r2, #0]
 8002dc8:	e026      	b.n	8002e18 <HAL_RCC_OscConfig+0x298>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002dd2:	d115      	bne.n	8002e00 <HAL_RCC_OscConfig+0x280>
 8002dd4:	4b06      	ldr	r3, [pc, #24]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a05      	ldr	r2, [pc, #20]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002dda:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002dde:	6013      	str	r3, [r2, #0]
 8002de0:	4b03      	ldr	r3, [pc, #12]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a02      	ldr	r2, [pc, #8]	; (8002df0 <HAL_RCC_OscConfig+0x270>)
 8002de6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002dea:	6013      	str	r3, [r2, #0]
 8002dec:	e014      	b.n	8002e18 <HAL_RCC_OscConfig+0x298>
 8002dee:	bf00      	nop
 8002df0:	40021000 	.word	0x40021000
 8002df4:	0800d84c 	.word	0x0800d84c
 8002df8:	20000004 	.word	0x20000004
 8002dfc:	20000008 	.word	0x20000008
 8002e00:	4ba0      	ldr	r3, [pc, #640]	; (8003084 <HAL_RCC_OscConfig+0x504>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a9f      	ldr	r2, [pc, #636]	; (8003084 <HAL_RCC_OscConfig+0x504>)
 8002e06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e0a:	6013      	str	r3, [r2, #0]
 8002e0c:	4b9d      	ldr	r3, [pc, #628]	; (8003084 <HAL_RCC_OscConfig+0x504>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a9c      	ldr	r2, [pc, #624]	; (8003084 <HAL_RCC_OscConfig+0x504>)
 8002e12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d013      	beq.n	8002e48 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e20:	f7ff fb9a 	bl	8002558 <HAL_GetTick>
 8002e24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e26:	e008      	b.n	8002e3a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e28:	f7ff fb96 	bl	8002558 <HAL_GetTick>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	1ad3      	subs	r3, r2, r3
 8002e32:	2b64      	cmp	r3, #100	; 0x64
 8002e34:	d901      	bls.n	8002e3a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002e36:	2303      	movs	r3, #3
 8002e38:	e276      	b.n	8003328 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e3a:	4b92      	ldr	r3, [pc, #584]	; (8003084 <HAL_RCC_OscConfig+0x504>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d0f0      	beq.n	8002e28 <HAL_RCC_OscConfig+0x2a8>
 8002e46:	e014      	b.n	8002e72 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e48:	f7ff fb86 	bl	8002558 <HAL_GetTick>
 8002e4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e4e:	e008      	b.n	8002e62 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e50:	f7ff fb82 	bl	8002558 <HAL_GetTick>
 8002e54:	4602      	mov	r2, r0
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	1ad3      	subs	r3, r2, r3
 8002e5a:	2b64      	cmp	r3, #100	; 0x64
 8002e5c:	d901      	bls.n	8002e62 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002e5e:	2303      	movs	r3, #3
 8002e60:	e262      	b.n	8003328 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e62:	4b88      	ldr	r3, [pc, #544]	; (8003084 <HAL_RCC_OscConfig+0x504>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d1f0      	bne.n	8002e50 <HAL_RCC_OscConfig+0x2d0>
 8002e6e:	e000      	b.n	8002e72 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f003 0302 	and.w	r3, r3, #2
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d060      	beq.n	8002f40 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002e7e:	69bb      	ldr	r3, [r7, #24]
 8002e80:	2b04      	cmp	r3, #4
 8002e82:	d005      	beq.n	8002e90 <HAL_RCC_OscConfig+0x310>
 8002e84:	69bb      	ldr	r3, [r7, #24]
 8002e86:	2b0c      	cmp	r3, #12
 8002e88:	d119      	bne.n	8002ebe <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	2b02      	cmp	r3, #2
 8002e8e:	d116      	bne.n	8002ebe <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e90:	4b7c      	ldr	r3, [pc, #496]	; (8003084 <HAL_RCC_OscConfig+0x504>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d005      	beq.n	8002ea8 <HAL_RCC_OscConfig+0x328>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d101      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	e23f      	b.n	8003328 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ea8:	4b76      	ldr	r3, [pc, #472]	; (8003084 <HAL_RCC_OscConfig+0x504>)
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	691b      	ldr	r3, [r3, #16]
 8002eb4:	061b      	lsls	r3, r3, #24
 8002eb6:	4973      	ldr	r1, [pc, #460]	; (8003084 <HAL_RCC_OscConfig+0x504>)
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ebc:	e040      	b.n	8002f40 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	68db      	ldr	r3, [r3, #12]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d023      	beq.n	8002f0e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ec6:	4b6f      	ldr	r3, [pc, #444]	; (8003084 <HAL_RCC_OscConfig+0x504>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a6e      	ldr	r2, [pc, #440]	; (8003084 <HAL_RCC_OscConfig+0x504>)
 8002ecc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ed0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ed2:	f7ff fb41 	bl	8002558 <HAL_GetTick>
 8002ed6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ed8:	e008      	b.n	8002eec <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002eda:	f7ff fb3d 	bl	8002558 <HAL_GetTick>
 8002ede:	4602      	mov	r2, r0
 8002ee0:	693b      	ldr	r3, [r7, #16]
 8002ee2:	1ad3      	subs	r3, r2, r3
 8002ee4:	2b02      	cmp	r3, #2
 8002ee6:	d901      	bls.n	8002eec <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002ee8:	2303      	movs	r3, #3
 8002eea:	e21d      	b.n	8003328 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002eec:	4b65      	ldr	r3, [pc, #404]	; (8003084 <HAL_RCC_OscConfig+0x504>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d0f0      	beq.n	8002eda <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ef8:	4b62      	ldr	r3, [pc, #392]	; (8003084 <HAL_RCC_OscConfig+0x504>)
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	691b      	ldr	r3, [r3, #16]
 8002f04:	061b      	lsls	r3, r3, #24
 8002f06:	495f      	ldr	r1, [pc, #380]	; (8003084 <HAL_RCC_OscConfig+0x504>)
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	604b      	str	r3, [r1, #4]
 8002f0c:	e018      	b.n	8002f40 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f0e:	4b5d      	ldr	r3, [pc, #372]	; (8003084 <HAL_RCC_OscConfig+0x504>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a5c      	ldr	r2, [pc, #368]	; (8003084 <HAL_RCC_OscConfig+0x504>)
 8002f14:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f1a:	f7ff fb1d 	bl	8002558 <HAL_GetTick>
 8002f1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f20:	e008      	b.n	8002f34 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f22:	f7ff fb19 	bl	8002558 <HAL_GetTick>
 8002f26:	4602      	mov	r2, r0
 8002f28:	693b      	ldr	r3, [r7, #16]
 8002f2a:	1ad3      	subs	r3, r2, r3
 8002f2c:	2b02      	cmp	r3, #2
 8002f2e:	d901      	bls.n	8002f34 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002f30:	2303      	movs	r3, #3
 8002f32:	e1f9      	b.n	8003328 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f34:	4b53      	ldr	r3, [pc, #332]	; (8003084 <HAL_RCC_OscConfig+0x504>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d1f0      	bne.n	8002f22 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 0308 	and.w	r3, r3, #8
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d03c      	beq.n	8002fc6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	695b      	ldr	r3, [r3, #20]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d01c      	beq.n	8002f8e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f54:	4b4b      	ldr	r3, [pc, #300]	; (8003084 <HAL_RCC_OscConfig+0x504>)
 8002f56:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f5a:	4a4a      	ldr	r2, [pc, #296]	; (8003084 <HAL_RCC_OscConfig+0x504>)
 8002f5c:	f043 0301 	orr.w	r3, r3, #1
 8002f60:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f64:	f7ff faf8 	bl	8002558 <HAL_GetTick>
 8002f68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f6a:	e008      	b.n	8002f7e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f6c:	f7ff faf4 	bl	8002558 <HAL_GetTick>
 8002f70:	4602      	mov	r2, r0
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	1ad3      	subs	r3, r2, r3
 8002f76:	2b02      	cmp	r3, #2
 8002f78:	d901      	bls.n	8002f7e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002f7a:	2303      	movs	r3, #3
 8002f7c:	e1d4      	b.n	8003328 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f7e:	4b41      	ldr	r3, [pc, #260]	; (8003084 <HAL_RCC_OscConfig+0x504>)
 8002f80:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f84:	f003 0302 	and.w	r3, r3, #2
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d0ef      	beq.n	8002f6c <HAL_RCC_OscConfig+0x3ec>
 8002f8c:	e01b      	b.n	8002fc6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f8e:	4b3d      	ldr	r3, [pc, #244]	; (8003084 <HAL_RCC_OscConfig+0x504>)
 8002f90:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f94:	4a3b      	ldr	r2, [pc, #236]	; (8003084 <HAL_RCC_OscConfig+0x504>)
 8002f96:	f023 0301 	bic.w	r3, r3, #1
 8002f9a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f9e:	f7ff fadb 	bl	8002558 <HAL_GetTick>
 8002fa2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002fa4:	e008      	b.n	8002fb8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fa6:	f7ff fad7 	bl	8002558 <HAL_GetTick>
 8002faa:	4602      	mov	r2, r0
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	1ad3      	subs	r3, r2, r3
 8002fb0:	2b02      	cmp	r3, #2
 8002fb2:	d901      	bls.n	8002fb8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002fb4:	2303      	movs	r3, #3
 8002fb6:	e1b7      	b.n	8003328 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002fb8:	4b32      	ldr	r3, [pc, #200]	; (8003084 <HAL_RCC_OscConfig+0x504>)
 8002fba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002fbe:	f003 0302 	and.w	r3, r3, #2
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d1ef      	bne.n	8002fa6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f003 0304 	and.w	r3, r3, #4
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	f000 80a6 	beq.w	8003120 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002fd8:	4b2a      	ldr	r3, [pc, #168]	; (8003084 <HAL_RCC_OscConfig+0x504>)
 8002fda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fdc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d10d      	bne.n	8003000 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fe4:	4b27      	ldr	r3, [pc, #156]	; (8003084 <HAL_RCC_OscConfig+0x504>)
 8002fe6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fe8:	4a26      	ldr	r2, [pc, #152]	; (8003084 <HAL_RCC_OscConfig+0x504>)
 8002fea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fee:	6593      	str	r3, [r2, #88]	; 0x58
 8002ff0:	4b24      	ldr	r3, [pc, #144]	; (8003084 <HAL_RCC_OscConfig+0x504>)
 8002ff2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ff4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ff8:	60bb      	str	r3, [r7, #8]
 8002ffa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003000:	4b21      	ldr	r3, [pc, #132]	; (8003088 <HAL_RCC_OscConfig+0x508>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003008:	2b00      	cmp	r3, #0
 800300a:	d118      	bne.n	800303e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800300c:	4b1e      	ldr	r3, [pc, #120]	; (8003088 <HAL_RCC_OscConfig+0x508>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a1d      	ldr	r2, [pc, #116]	; (8003088 <HAL_RCC_OscConfig+0x508>)
 8003012:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003016:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003018:	f7ff fa9e 	bl	8002558 <HAL_GetTick>
 800301c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800301e:	e008      	b.n	8003032 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003020:	f7ff fa9a 	bl	8002558 <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	2b02      	cmp	r3, #2
 800302c:	d901      	bls.n	8003032 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800302e:	2303      	movs	r3, #3
 8003030:	e17a      	b.n	8003328 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003032:	4b15      	ldr	r3, [pc, #84]	; (8003088 <HAL_RCC_OscConfig+0x508>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800303a:	2b00      	cmp	r3, #0
 800303c:	d0f0      	beq.n	8003020 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	689b      	ldr	r3, [r3, #8]
 8003042:	2b01      	cmp	r3, #1
 8003044:	d108      	bne.n	8003058 <HAL_RCC_OscConfig+0x4d8>
 8003046:	4b0f      	ldr	r3, [pc, #60]	; (8003084 <HAL_RCC_OscConfig+0x504>)
 8003048:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800304c:	4a0d      	ldr	r2, [pc, #52]	; (8003084 <HAL_RCC_OscConfig+0x504>)
 800304e:	f043 0301 	orr.w	r3, r3, #1
 8003052:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003056:	e029      	b.n	80030ac <HAL_RCC_OscConfig+0x52c>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	2b05      	cmp	r3, #5
 800305e:	d115      	bne.n	800308c <HAL_RCC_OscConfig+0x50c>
 8003060:	4b08      	ldr	r3, [pc, #32]	; (8003084 <HAL_RCC_OscConfig+0x504>)
 8003062:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003066:	4a07      	ldr	r2, [pc, #28]	; (8003084 <HAL_RCC_OscConfig+0x504>)
 8003068:	f043 0304 	orr.w	r3, r3, #4
 800306c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003070:	4b04      	ldr	r3, [pc, #16]	; (8003084 <HAL_RCC_OscConfig+0x504>)
 8003072:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003076:	4a03      	ldr	r2, [pc, #12]	; (8003084 <HAL_RCC_OscConfig+0x504>)
 8003078:	f043 0301 	orr.w	r3, r3, #1
 800307c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003080:	e014      	b.n	80030ac <HAL_RCC_OscConfig+0x52c>
 8003082:	bf00      	nop
 8003084:	40021000 	.word	0x40021000
 8003088:	40007000 	.word	0x40007000
 800308c:	4b9c      	ldr	r3, [pc, #624]	; (8003300 <HAL_RCC_OscConfig+0x780>)
 800308e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003092:	4a9b      	ldr	r2, [pc, #620]	; (8003300 <HAL_RCC_OscConfig+0x780>)
 8003094:	f023 0301 	bic.w	r3, r3, #1
 8003098:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800309c:	4b98      	ldr	r3, [pc, #608]	; (8003300 <HAL_RCC_OscConfig+0x780>)
 800309e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030a2:	4a97      	ldr	r2, [pc, #604]	; (8003300 <HAL_RCC_OscConfig+0x780>)
 80030a4:	f023 0304 	bic.w	r3, r3, #4
 80030a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d016      	beq.n	80030e2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030b4:	f7ff fa50 	bl	8002558 <HAL_GetTick>
 80030b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030ba:	e00a      	b.n	80030d2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030bc:	f7ff fa4c 	bl	8002558 <HAL_GetTick>
 80030c0:	4602      	mov	r2, r0
 80030c2:	693b      	ldr	r3, [r7, #16]
 80030c4:	1ad3      	subs	r3, r2, r3
 80030c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d901      	bls.n	80030d2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80030ce:	2303      	movs	r3, #3
 80030d0:	e12a      	b.n	8003328 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030d2:	4b8b      	ldr	r3, [pc, #556]	; (8003300 <HAL_RCC_OscConfig+0x780>)
 80030d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030d8:	f003 0302 	and.w	r3, r3, #2
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d0ed      	beq.n	80030bc <HAL_RCC_OscConfig+0x53c>
 80030e0:	e015      	b.n	800310e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030e2:	f7ff fa39 	bl	8002558 <HAL_GetTick>
 80030e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80030e8:	e00a      	b.n	8003100 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030ea:	f7ff fa35 	bl	8002558 <HAL_GetTick>
 80030ee:	4602      	mov	r2, r0
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	1ad3      	subs	r3, r2, r3
 80030f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d901      	bls.n	8003100 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80030fc:	2303      	movs	r3, #3
 80030fe:	e113      	b.n	8003328 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003100:	4b7f      	ldr	r3, [pc, #508]	; (8003300 <HAL_RCC_OscConfig+0x780>)
 8003102:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003106:	f003 0302 	and.w	r3, r3, #2
 800310a:	2b00      	cmp	r3, #0
 800310c:	d1ed      	bne.n	80030ea <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800310e:	7ffb      	ldrb	r3, [r7, #31]
 8003110:	2b01      	cmp	r3, #1
 8003112:	d105      	bne.n	8003120 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003114:	4b7a      	ldr	r3, [pc, #488]	; (8003300 <HAL_RCC_OscConfig+0x780>)
 8003116:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003118:	4a79      	ldr	r2, [pc, #484]	; (8003300 <HAL_RCC_OscConfig+0x780>)
 800311a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800311e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003124:	2b00      	cmp	r3, #0
 8003126:	f000 80fe 	beq.w	8003326 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800312e:	2b02      	cmp	r3, #2
 8003130:	f040 80d0 	bne.w	80032d4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003134:	4b72      	ldr	r3, [pc, #456]	; (8003300 <HAL_RCC_OscConfig+0x780>)
 8003136:	68db      	ldr	r3, [r3, #12]
 8003138:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800313a:	697b      	ldr	r3, [r7, #20]
 800313c:	f003 0203 	and.w	r2, r3, #3
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003144:	429a      	cmp	r2, r3
 8003146:	d130      	bne.n	80031aa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003152:	3b01      	subs	r3, #1
 8003154:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003156:	429a      	cmp	r2, r3
 8003158:	d127      	bne.n	80031aa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003164:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003166:	429a      	cmp	r2, r3
 8003168:	d11f      	bne.n	80031aa <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800316a:	697b      	ldr	r3, [r7, #20]
 800316c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003170:	687a      	ldr	r2, [r7, #4]
 8003172:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003174:	2a07      	cmp	r2, #7
 8003176:	bf14      	ite	ne
 8003178:	2201      	movne	r2, #1
 800317a:	2200      	moveq	r2, #0
 800317c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800317e:	4293      	cmp	r3, r2
 8003180:	d113      	bne.n	80031aa <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800318c:	085b      	lsrs	r3, r3, #1
 800318e:	3b01      	subs	r3, #1
 8003190:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003192:	429a      	cmp	r2, r3
 8003194:	d109      	bne.n	80031aa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a0:	085b      	lsrs	r3, r3, #1
 80031a2:	3b01      	subs	r3, #1
 80031a4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80031a6:	429a      	cmp	r2, r3
 80031a8:	d06e      	beq.n	8003288 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80031aa:	69bb      	ldr	r3, [r7, #24]
 80031ac:	2b0c      	cmp	r3, #12
 80031ae:	d069      	beq.n	8003284 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80031b0:	4b53      	ldr	r3, [pc, #332]	; (8003300 <HAL_RCC_OscConfig+0x780>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d105      	bne.n	80031c8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80031bc:	4b50      	ldr	r3, [pc, #320]	; (8003300 <HAL_RCC_OscConfig+0x780>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d001      	beq.n	80031cc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	e0ad      	b.n	8003328 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80031cc:	4b4c      	ldr	r3, [pc, #304]	; (8003300 <HAL_RCC_OscConfig+0x780>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a4b      	ldr	r2, [pc, #300]	; (8003300 <HAL_RCC_OscConfig+0x780>)
 80031d2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80031d6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80031d8:	f7ff f9be 	bl	8002558 <HAL_GetTick>
 80031dc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031de:	e008      	b.n	80031f2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031e0:	f7ff f9ba 	bl	8002558 <HAL_GetTick>
 80031e4:	4602      	mov	r2, r0
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	1ad3      	subs	r3, r2, r3
 80031ea:	2b02      	cmp	r3, #2
 80031ec:	d901      	bls.n	80031f2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80031ee:	2303      	movs	r3, #3
 80031f0:	e09a      	b.n	8003328 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031f2:	4b43      	ldr	r3, [pc, #268]	; (8003300 <HAL_RCC_OscConfig+0x780>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d1f0      	bne.n	80031e0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031fe:	4b40      	ldr	r3, [pc, #256]	; (8003300 <HAL_RCC_OscConfig+0x780>)
 8003200:	68da      	ldr	r2, [r3, #12]
 8003202:	4b40      	ldr	r3, [pc, #256]	; (8003304 <HAL_RCC_OscConfig+0x784>)
 8003204:	4013      	ands	r3, r2
 8003206:	687a      	ldr	r2, [r7, #4]
 8003208:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800320a:	687a      	ldr	r2, [r7, #4]
 800320c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800320e:	3a01      	subs	r2, #1
 8003210:	0112      	lsls	r2, r2, #4
 8003212:	4311      	orrs	r1, r2
 8003214:	687a      	ldr	r2, [r7, #4]
 8003216:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003218:	0212      	lsls	r2, r2, #8
 800321a:	4311      	orrs	r1, r2
 800321c:	687a      	ldr	r2, [r7, #4]
 800321e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003220:	0852      	lsrs	r2, r2, #1
 8003222:	3a01      	subs	r2, #1
 8003224:	0552      	lsls	r2, r2, #21
 8003226:	4311      	orrs	r1, r2
 8003228:	687a      	ldr	r2, [r7, #4]
 800322a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800322c:	0852      	lsrs	r2, r2, #1
 800322e:	3a01      	subs	r2, #1
 8003230:	0652      	lsls	r2, r2, #25
 8003232:	4311      	orrs	r1, r2
 8003234:	687a      	ldr	r2, [r7, #4]
 8003236:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003238:	0912      	lsrs	r2, r2, #4
 800323a:	0452      	lsls	r2, r2, #17
 800323c:	430a      	orrs	r2, r1
 800323e:	4930      	ldr	r1, [pc, #192]	; (8003300 <HAL_RCC_OscConfig+0x780>)
 8003240:	4313      	orrs	r3, r2
 8003242:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003244:	4b2e      	ldr	r3, [pc, #184]	; (8003300 <HAL_RCC_OscConfig+0x780>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a2d      	ldr	r2, [pc, #180]	; (8003300 <HAL_RCC_OscConfig+0x780>)
 800324a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800324e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003250:	4b2b      	ldr	r3, [pc, #172]	; (8003300 <HAL_RCC_OscConfig+0x780>)
 8003252:	68db      	ldr	r3, [r3, #12]
 8003254:	4a2a      	ldr	r2, [pc, #168]	; (8003300 <HAL_RCC_OscConfig+0x780>)
 8003256:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800325a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800325c:	f7ff f97c 	bl	8002558 <HAL_GetTick>
 8003260:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003262:	e008      	b.n	8003276 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003264:	f7ff f978 	bl	8002558 <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	2b02      	cmp	r3, #2
 8003270:	d901      	bls.n	8003276 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	e058      	b.n	8003328 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003276:	4b22      	ldr	r3, [pc, #136]	; (8003300 <HAL_RCC_OscConfig+0x780>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d0f0      	beq.n	8003264 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003282:	e050      	b.n	8003326 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003284:	2301      	movs	r3, #1
 8003286:	e04f      	b.n	8003328 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003288:	4b1d      	ldr	r3, [pc, #116]	; (8003300 <HAL_RCC_OscConfig+0x780>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003290:	2b00      	cmp	r3, #0
 8003292:	d148      	bne.n	8003326 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003294:	4b1a      	ldr	r3, [pc, #104]	; (8003300 <HAL_RCC_OscConfig+0x780>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a19      	ldr	r2, [pc, #100]	; (8003300 <HAL_RCC_OscConfig+0x780>)
 800329a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800329e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80032a0:	4b17      	ldr	r3, [pc, #92]	; (8003300 <HAL_RCC_OscConfig+0x780>)
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	4a16      	ldr	r2, [pc, #88]	; (8003300 <HAL_RCC_OscConfig+0x780>)
 80032a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80032aa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80032ac:	f7ff f954 	bl	8002558 <HAL_GetTick>
 80032b0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032b2:	e008      	b.n	80032c6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032b4:	f7ff f950 	bl	8002558 <HAL_GetTick>
 80032b8:	4602      	mov	r2, r0
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	1ad3      	subs	r3, r2, r3
 80032be:	2b02      	cmp	r3, #2
 80032c0:	d901      	bls.n	80032c6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80032c2:	2303      	movs	r3, #3
 80032c4:	e030      	b.n	8003328 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032c6:	4b0e      	ldr	r3, [pc, #56]	; (8003300 <HAL_RCC_OscConfig+0x780>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d0f0      	beq.n	80032b4 <HAL_RCC_OscConfig+0x734>
 80032d2:	e028      	b.n	8003326 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80032d4:	69bb      	ldr	r3, [r7, #24]
 80032d6:	2b0c      	cmp	r3, #12
 80032d8:	d023      	beq.n	8003322 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032da:	4b09      	ldr	r3, [pc, #36]	; (8003300 <HAL_RCC_OscConfig+0x780>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a08      	ldr	r2, [pc, #32]	; (8003300 <HAL_RCC_OscConfig+0x780>)
 80032e0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80032e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032e6:	f7ff f937 	bl	8002558 <HAL_GetTick>
 80032ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032ec:	e00c      	b.n	8003308 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032ee:	f7ff f933 	bl	8002558 <HAL_GetTick>
 80032f2:	4602      	mov	r2, r0
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	1ad3      	subs	r3, r2, r3
 80032f8:	2b02      	cmp	r3, #2
 80032fa:	d905      	bls.n	8003308 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80032fc:	2303      	movs	r3, #3
 80032fe:	e013      	b.n	8003328 <HAL_RCC_OscConfig+0x7a8>
 8003300:	40021000 	.word	0x40021000
 8003304:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003308:	4b09      	ldr	r3, [pc, #36]	; (8003330 <HAL_RCC_OscConfig+0x7b0>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003310:	2b00      	cmp	r3, #0
 8003312:	d1ec      	bne.n	80032ee <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003314:	4b06      	ldr	r3, [pc, #24]	; (8003330 <HAL_RCC_OscConfig+0x7b0>)
 8003316:	68da      	ldr	r2, [r3, #12]
 8003318:	4905      	ldr	r1, [pc, #20]	; (8003330 <HAL_RCC_OscConfig+0x7b0>)
 800331a:	4b06      	ldr	r3, [pc, #24]	; (8003334 <HAL_RCC_OscConfig+0x7b4>)
 800331c:	4013      	ands	r3, r2
 800331e:	60cb      	str	r3, [r1, #12]
 8003320:	e001      	b.n	8003326 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	e000      	b.n	8003328 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003326:	2300      	movs	r3, #0
}
 8003328:	4618      	mov	r0, r3
 800332a:	3720      	adds	r7, #32
 800332c:	46bd      	mov	sp, r7
 800332e:	bd80      	pop	{r7, pc}
 8003330:	40021000 	.word	0x40021000
 8003334:	feeefffc 	.word	0xfeeefffc

08003338 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b084      	sub	sp, #16
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
 8003340:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d101      	bne.n	800334c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003348:	2301      	movs	r3, #1
 800334a:	e0e7      	b.n	800351c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800334c:	4b75      	ldr	r3, [pc, #468]	; (8003524 <HAL_RCC_ClockConfig+0x1ec>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 0307 	and.w	r3, r3, #7
 8003354:	683a      	ldr	r2, [r7, #0]
 8003356:	429a      	cmp	r2, r3
 8003358:	d910      	bls.n	800337c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800335a:	4b72      	ldr	r3, [pc, #456]	; (8003524 <HAL_RCC_ClockConfig+0x1ec>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f023 0207 	bic.w	r2, r3, #7
 8003362:	4970      	ldr	r1, [pc, #448]	; (8003524 <HAL_RCC_ClockConfig+0x1ec>)
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	4313      	orrs	r3, r2
 8003368:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800336a:	4b6e      	ldr	r3, [pc, #440]	; (8003524 <HAL_RCC_ClockConfig+0x1ec>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f003 0307 	and.w	r3, r3, #7
 8003372:	683a      	ldr	r2, [r7, #0]
 8003374:	429a      	cmp	r2, r3
 8003376:	d001      	beq.n	800337c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	e0cf      	b.n	800351c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f003 0302 	and.w	r3, r3, #2
 8003384:	2b00      	cmp	r3, #0
 8003386:	d010      	beq.n	80033aa <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	689a      	ldr	r2, [r3, #8]
 800338c:	4b66      	ldr	r3, [pc, #408]	; (8003528 <HAL_RCC_ClockConfig+0x1f0>)
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003394:	429a      	cmp	r2, r3
 8003396:	d908      	bls.n	80033aa <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003398:	4b63      	ldr	r3, [pc, #396]	; (8003528 <HAL_RCC_ClockConfig+0x1f0>)
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	4960      	ldr	r1, [pc, #384]	; (8003528 <HAL_RCC_ClockConfig+0x1f0>)
 80033a6:	4313      	orrs	r3, r2
 80033a8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 0301 	and.w	r3, r3, #1
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d04c      	beq.n	8003450 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	2b03      	cmp	r3, #3
 80033bc:	d107      	bne.n	80033ce <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033be:	4b5a      	ldr	r3, [pc, #360]	; (8003528 <HAL_RCC_ClockConfig+0x1f0>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d121      	bne.n	800340e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e0a6      	b.n	800351c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	2b02      	cmp	r3, #2
 80033d4:	d107      	bne.n	80033e6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80033d6:	4b54      	ldr	r3, [pc, #336]	; (8003528 <HAL_RCC_ClockConfig+0x1f0>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d115      	bne.n	800340e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	e09a      	b.n	800351c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d107      	bne.n	80033fe <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80033ee:	4b4e      	ldr	r3, [pc, #312]	; (8003528 <HAL_RCC_ClockConfig+0x1f0>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f003 0302 	and.w	r3, r3, #2
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d109      	bne.n	800340e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	e08e      	b.n	800351c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033fe:	4b4a      	ldr	r3, [pc, #296]	; (8003528 <HAL_RCC_ClockConfig+0x1f0>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003406:	2b00      	cmp	r3, #0
 8003408:	d101      	bne.n	800340e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	e086      	b.n	800351c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800340e:	4b46      	ldr	r3, [pc, #280]	; (8003528 <HAL_RCC_ClockConfig+0x1f0>)
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	f023 0203 	bic.w	r2, r3, #3
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	4943      	ldr	r1, [pc, #268]	; (8003528 <HAL_RCC_ClockConfig+0x1f0>)
 800341c:	4313      	orrs	r3, r2
 800341e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003420:	f7ff f89a 	bl	8002558 <HAL_GetTick>
 8003424:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003426:	e00a      	b.n	800343e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003428:	f7ff f896 	bl	8002558 <HAL_GetTick>
 800342c:	4602      	mov	r2, r0
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	1ad3      	subs	r3, r2, r3
 8003432:	f241 3288 	movw	r2, #5000	; 0x1388
 8003436:	4293      	cmp	r3, r2
 8003438:	d901      	bls.n	800343e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800343a:	2303      	movs	r3, #3
 800343c:	e06e      	b.n	800351c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800343e:	4b3a      	ldr	r3, [pc, #232]	; (8003528 <HAL_RCC_ClockConfig+0x1f0>)
 8003440:	689b      	ldr	r3, [r3, #8]
 8003442:	f003 020c 	and.w	r2, r3, #12
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	009b      	lsls	r3, r3, #2
 800344c:	429a      	cmp	r2, r3
 800344e:	d1eb      	bne.n	8003428 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 0302 	and.w	r3, r3, #2
 8003458:	2b00      	cmp	r3, #0
 800345a:	d010      	beq.n	800347e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	689a      	ldr	r2, [r3, #8]
 8003460:	4b31      	ldr	r3, [pc, #196]	; (8003528 <HAL_RCC_ClockConfig+0x1f0>)
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003468:	429a      	cmp	r2, r3
 800346a:	d208      	bcs.n	800347e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800346c:	4b2e      	ldr	r3, [pc, #184]	; (8003528 <HAL_RCC_ClockConfig+0x1f0>)
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	492b      	ldr	r1, [pc, #172]	; (8003528 <HAL_RCC_ClockConfig+0x1f0>)
 800347a:	4313      	orrs	r3, r2
 800347c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800347e:	4b29      	ldr	r3, [pc, #164]	; (8003524 <HAL_RCC_ClockConfig+0x1ec>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 0307 	and.w	r3, r3, #7
 8003486:	683a      	ldr	r2, [r7, #0]
 8003488:	429a      	cmp	r2, r3
 800348a:	d210      	bcs.n	80034ae <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800348c:	4b25      	ldr	r3, [pc, #148]	; (8003524 <HAL_RCC_ClockConfig+0x1ec>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f023 0207 	bic.w	r2, r3, #7
 8003494:	4923      	ldr	r1, [pc, #140]	; (8003524 <HAL_RCC_ClockConfig+0x1ec>)
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	4313      	orrs	r3, r2
 800349a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800349c:	4b21      	ldr	r3, [pc, #132]	; (8003524 <HAL_RCC_ClockConfig+0x1ec>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f003 0307 	and.w	r3, r3, #7
 80034a4:	683a      	ldr	r2, [r7, #0]
 80034a6:	429a      	cmp	r2, r3
 80034a8:	d001      	beq.n	80034ae <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e036      	b.n	800351c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0304 	and.w	r3, r3, #4
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d008      	beq.n	80034cc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034ba:	4b1b      	ldr	r3, [pc, #108]	; (8003528 <HAL_RCC_ClockConfig+0x1f0>)
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	68db      	ldr	r3, [r3, #12]
 80034c6:	4918      	ldr	r1, [pc, #96]	; (8003528 <HAL_RCC_ClockConfig+0x1f0>)
 80034c8:	4313      	orrs	r3, r2
 80034ca:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f003 0308 	and.w	r3, r3, #8
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d009      	beq.n	80034ec <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80034d8:	4b13      	ldr	r3, [pc, #76]	; (8003528 <HAL_RCC_ClockConfig+0x1f0>)
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	691b      	ldr	r3, [r3, #16]
 80034e4:	00db      	lsls	r3, r3, #3
 80034e6:	4910      	ldr	r1, [pc, #64]	; (8003528 <HAL_RCC_ClockConfig+0x1f0>)
 80034e8:	4313      	orrs	r3, r2
 80034ea:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80034ec:	f000 f824 	bl	8003538 <HAL_RCC_GetSysClockFreq>
 80034f0:	4602      	mov	r2, r0
 80034f2:	4b0d      	ldr	r3, [pc, #52]	; (8003528 <HAL_RCC_ClockConfig+0x1f0>)
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	091b      	lsrs	r3, r3, #4
 80034f8:	f003 030f 	and.w	r3, r3, #15
 80034fc:	490b      	ldr	r1, [pc, #44]	; (800352c <HAL_RCC_ClockConfig+0x1f4>)
 80034fe:	5ccb      	ldrb	r3, [r1, r3]
 8003500:	f003 031f 	and.w	r3, r3, #31
 8003504:	fa22 f303 	lsr.w	r3, r2, r3
 8003508:	4a09      	ldr	r2, [pc, #36]	; (8003530 <HAL_RCC_ClockConfig+0x1f8>)
 800350a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800350c:	4b09      	ldr	r3, [pc, #36]	; (8003534 <HAL_RCC_ClockConfig+0x1fc>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4618      	mov	r0, r3
 8003512:	f7fe fb11 	bl	8001b38 <HAL_InitTick>
 8003516:	4603      	mov	r3, r0
 8003518:	72fb      	strb	r3, [r7, #11]

  return status;
 800351a:	7afb      	ldrb	r3, [r7, #11]
}
 800351c:	4618      	mov	r0, r3
 800351e:	3710      	adds	r7, #16
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}
 8003524:	40022000 	.word	0x40022000
 8003528:	40021000 	.word	0x40021000
 800352c:	0800d84c 	.word	0x0800d84c
 8003530:	20000004 	.word	0x20000004
 8003534:	20000008 	.word	0x20000008

08003538 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003538:	b480      	push	{r7}
 800353a:	b089      	sub	sp, #36	; 0x24
 800353c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800353e:	2300      	movs	r3, #0
 8003540:	61fb      	str	r3, [r7, #28]
 8003542:	2300      	movs	r3, #0
 8003544:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003546:	4b3e      	ldr	r3, [pc, #248]	; (8003640 <HAL_RCC_GetSysClockFreq+0x108>)
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	f003 030c 	and.w	r3, r3, #12
 800354e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003550:	4b3b      	ldr	r3, [pc, #236]	; (8003640 <HAL_RCC_GetSysClockFreq+0x108>)
 8003552:	68db      	ldr	r3, [r3, #12]
 8003554:	f003 0303 	and.w	r3, r3, #3
 8003558:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d005      	beq.n	800356c <HAL_RCC_GetSysClockFreq+0x34>
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	2b0c      	cmp	r3, #12
 8003564:	d121      	bne.n	80035aa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2b01      	cmp	r3, #1
 800356a:	d11e      	bne.n	80035aa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800356c:	4b34      	ldr	r3, [pc, #208]	; (8003640 <HAL_RCC_GetSysClockFreq+0x108>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 0308 	and.w	r3, r3, #8
 8003574:	2b00      	cmp	r3, #0
 8003576:	d107      	bne.n	8003588 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003578:	4b31      	ldr	r3, [pc, #196]	; (8003640 <HAL_RCC_GetSysClockFreq+0x108>)
 800357a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800357e:	0a1b      	lsrs	r3, r3, #8
 8003580:	f003 030f 	and.w	r3, r3, #15
 8003584:	61fb      	str	r3, [r7, #28]
 8003586:	e005      	b.n	8003594 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003588:	4b2d      	ldr	r3, [pc, #180]	; (8003640 <HAL_RCC_GetSysClockFreq+0x108>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	091b      	lsrs	r3, r3, #4
 800358e:	f003 030f 	and.w	r3, r3, #15
 8003592:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003594:	4a2b      	ldr	r2, [pc, #172]	; (8003644 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003596:	69fb      	ldr	r3, [r7, #28]
 8003598:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800359c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800359e:	693b      	ldr	r3, [r7, #16]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d10d      	bne.n	80035c0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80035a4:	69fb      	ldr	r3, [r7, #28]
 80035a6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80035a8:	e00a      	b.n	80035c0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	2b04      	cmp	r3, #4
 80035ae:	d102      	bne.n	80035b6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80035b0:	4b25      	ldr	r3, [pc, #148]	; (8003648 <HAL_RCC_GetSysClockFreq+0x110>)
 80035b2:	61bb      	str	r3, [r7, #24]
 80035b4:	e004      	b.n	80035c0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	2b08      	cmp	r3, #8
 80035ba:	d101      	bne.n	80035c0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80035bc:	4b23      	ldr	r3, [pc, #140]	; (800364c <HAL_RCC_GetSysClockFreq+0x114>)
 80035be:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	2b0c      	cmp	r3, #12
 80035c4:	d134      	bne.n	8003630 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80035c6:	4b1e      	ldr	r3, [pc, #120]	; (8003640 <HAL_RCC_GetSysClockFreq+0x108>)
 80035c8:	68db      	ldr	r3, [r3, #12]
 80035ca:	f003 0303 	and.w	r3, r3, #3
 80035ce:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	2b02      	cmp	r3, #2
 80035d4:	d003      	beq.n	80035de <HAL_RCC_GetSysClockFreq+0xa6>
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	2b03      	cmp	r3, #3
 80035da:	d003      	beq.n	80035e4 <HAL_RCC_GetSysClockFreq+0xac>
 80035dc:	e005      	b.n	80035ea <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80035de:	4b1a      	ldr	r3, [pc, #104]	; (8003648 <HAL_RCC_GetSysClockFreq+0x110>)
 80035e0:	617b      	str	r3, [r7, #20]
      break;
 80035e2:	e005      	b.n	80035f0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80035e4:	4b19      	ldr	r3, [pc, #100]	; (800364c <HAL_RCC_GetSysClockFreq+0x114>)
 80035e6:	617b      	str	r3, [r7, #20]
      break;
 80035e8:	e002      	b.n	80035f0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80035ea:	69fb      	ldr	r3, [r7, #28]
 80035ec:	617b      	str	r3, [r7, #20]
      break;
 80035ee:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80035f0:	4b13      	ldr	r3, [pc, #76]	; (8003640 <HAL_RCC_GetSysClockFreq+0x108>)
 80035f2:	68db      	ldr	r3, [r3, #12]
 80035f4:	091b      	lsrs	r3, r3, #4
 80035f6:	f003 0307 	and.w	r3, r3, #7
 80035fa:	3301      	adds	r3, #1
 80035fc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80035fe:	4b10      	ldr	r3, [pc, #64]	; (8003640 <HAL_RCC_GetSysClockFreq+0x108>)
 8003600:	68db      	ldr	r3, [r3, #12]
 8003602:	0a1b      	lsrs	r3, r3, #8
 8003604:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003608:	697a      	ldr	r2, [r7, #20]
 800360a:	fb03 f202 	mul.w	r2, r3, r2
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	fbb2 f3f3 	udiv	r3, r2, r3
 8003614:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003616:	4b0a      	ldr	r3, [pc, #40]	; (8003640 <HAL_RCC_GetSysClockFreq+0x108>)
 8003618:	68db      	ldr	r3, [r3, #12]
 800361a:	0e5b      	lsrs	r3, r3, #25
 800361c:	f003 0303 	and.w	r3, r3, #3
 8003620:	3301      	adds	r3, #1
 8003622:	005b      	lsls	r3, r3, #1
 8003624:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003626:	697a      	ldr	r2, [r7, #20]
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	fbb2 f3f3 	udiv	r3, r2, r3
 800362e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003630:	69bb      	ldr	r3, [r7, #24]
}
 8003632:	4618      	mov	r0, r3
 8003634:	3724      	adds	r7, #36	; 0x24
 8003636:	46bd      	mov	sp, r7
 8003638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363c:	4770      	bx	lr
 800363e:	bf00      	nop
 8003640:	40021000 	.word	0x40021000
 8003644:	0800d864 	.word	0x0800d864
 8003648:	00f42400 	.word	0x00f42400
 800364c:	007a1200 	.word	0x007a1200

08003650 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003650:	b480      	push	{r7}
 8003652:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003654:	4b03      	ldr	r3, [pc, #12]	; (8003664 <HAL_RCC_GetHCLKFreq+0x14>)
 8003656:	681b      	ldr	r3, [r3, #0]
}
 8003658:	4618      	mov	r0, r3
 800365a:	46bd      	mov	sp, r7
 800365c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003660:	4770      	bx	lr
 8003662:	bf00      	nop
 8003664:	20000004 	.word	0x20000004

08003668 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800366c:	f7ff fff0 	bl	8003650 <HAL_RCC_GetHCLKFreq>
 8003670:	4602      	mov	r2, r0
 8003672:	4b06      	ldr	r3, [pc, #24]	; (800368c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	0a1b      	lsrs	r3, r3, #8
 8003678:	f003 0307 	and.w	r3, r3, #7
 800367c:	4904      	ldr	r1, [pc, #16]	; (8003690 <HAL_RCC_GetPCLK1Freq+0x28>)
 800367e:	5ccb      	ldrb	r3, [r1, r3]
 8003680:	f003 031f 	and.w	r3, r3, #31
 8003684:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003688:	4618      	mov	r0, r3
 800368a:	bd80      	pop	{r7, pc}
 800368c:	40021000 	.word	0x40021000
 8003690:	0800d85c 	.word	0x0800d85c

08003694 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003698:	f7ff ffda 	bl	8003650 <HAL_RCC_GetHCLKFreq>
 800369c:	4602      	mov	r2, r0
 800369e:	4b06      	ldr	r3, [pc, #24]	; (80036b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	0adb      	lsrs	r3, r3, #11
 80036a4:	f003 0307 	and.w	r3, r3, #7
 80036a8:	4904      	ldr	r1, [pc, #16]	; (80036bc <HAL_RCC_GetPCLK2Freq+0x28>)
 80036aa:	5ccb      	ldrb	r3, [r1, r3]
 80036ac:	f003 031f 	and.w	r3, r3, #31
 80036b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	bd80      	pop	{r7, pc}
 80036b8:	40021000 	.word	0x40021000
 80036bc:	0800d85c 	.word	0x0800d85c

080036c0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b083      	sub	sp, #12
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
 80036c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	220f      	movs	r2, #15
 80036ce:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80036d0:	4b12      	ldr	r3, [pc, #72]	; (800371c <HAL_RCC_GetClockConfig+0x5c>)
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	f003 0203 	and.w	r2, r3, #3
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80036dc:	4b0f      	ldr	r3, [pc, #60]	; (800371c <HAL_RCC_GetClockConfig+0x5c>)
 80036de:	689b      	ldr	r3, [r3, #8]
 80036e0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80036e8:	4b0c      	ldr	r3, [pc, #48]	; (800371c <HAL_RCC_GetClockConfig+0x5c>)
 80036ea:	689b      	ldr	r3, [r3, #8]
 80036ec:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80036f4:	4b09      	ldr	r3, [pc, #36]	; (800371c <HAL_RCC_GetClockConfig+0x5c>)
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	08db      	lsrs	r3, r3, #3
 80036fa:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003702:	4b07      	ldr	r3, [pc, #28]	; (8003720 <HAL_RCC_GetClockConfig+0x60>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f003 0207 	and.w	r2, r3, #7
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	601a      	str	r2, [r3, #0]
}
 800370e:	bf00      	nop
 8003710:	370c      	adds	r7, #12
 8003712:	46bd      	mov	sp, r7
 8003714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003718:	4770      	bx	lr
 800371a:	bf00      	nop
 800371c:	40021000 	.word	0x40021000
 8003720:	40022000 	.word	0x40022000

08003724 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b086      	sub	sp, #24
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800372c:	2300      	movs	r3, #0
 800372e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003730:	4b2a      	ldr	r3, [pc, #168]	; (80037dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003732:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003734:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003738:	2b00      	cmp	r3, #0
 800373a:	d003      	beq.n	8003744 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800373c:	f7ff f9bc 	bl	8002ab8 <HAL_PWREx_GetVoltageRange>
 8003740:	6178      	str	r0, [r7, #20]
 8003742:	e014      	b.n	800376e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003744:	4b25      	ldr	r3, [pc, #148]	; (80037dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003746:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003748:	4a24      	ldr	r2, [pc, #144]	; (80037dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800374a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800374e:	6593      	str	r3, [r2, #88]	; 0x58
 8003750:	4b22      	ldr	r3, [pc, #136]	; (80037dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003752:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003754:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003758:	60fb      	str	r3, [r7, #12]
 800375a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800375c:	f7ff f9ac 	bl	8002ab8 <HAL_PWREx_GetVoltageRange>
 8003760:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003762:	4b1e      	ldr	r3, [pc, #120]	; (80037dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003764:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003766:	4a1d      	ldr	r2, [pc, #116]	; (80037dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003768:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800376c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003774:	d10b      	bne.n	800378e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2b80      	cmp	r3, #128	; 0x80
 800377a:	d919      	bls.n	80037b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2ba0      	cmp	r3, #160	; 0xa0
 8003780:	d902      	bls.n	8003788 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003782:	2302      	movs	r3, #2
 8003784:	613b      	str	r3, [r7, #16]
 8003786:	e013      	b.n	80037b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003788:	2301      	movs	r3, #1
 800378a:	613b      	str	r3, [r7, #16]
 800378c:	e010      	b.n	80037b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2b80      	cmp	r3, #128	; 0x80
 8003792:	d902      	bls.n	800379a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003794:	2303      	movs	r3, #3
 8003796:	613b      	str	r3, [r7, #16]
 8003798:	e00a      	b.n	80037b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2b80      	cmp	r3, #128	; 0x80
 800379e:	d102      	bne.n	80037a6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80037a0:	2302      	movs	r3, #2
 80037a2:	613b      	str	r3, [r7, #16]
 80037a4:	e004      	b.n	80037b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2b70      	cmp	r3, #112	; 0x70
 80037aa:	d101      	bne.n	80037b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80037ac:	2301      	movs	r3, #1
 80037ae:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80037b0:	4b0b      	ldr	r3, [pc, #44]	; (80037e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f023 0207 	bic.w	r2, r3, #7
 80037b8:	4909      	ldr	r1, [pc, #36]	; (80037e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	4313      	orrs	r3, r2
 80037be:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80037c0:	4b07      	ldr	r3, [pc, #28]	; (80037e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f003 0307 	and.w	r3, r3, #7
 80037c8:	693a      	ldr	r2, [r7, #16]
 80037ca:	429a      	cmp	r2, r3
 80037cc:	d001      	beq.n	80037d2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e000      	b.n	80037d4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80037d2:	2300      	movs	r3, #0
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	3718      	adds	r7, #24
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}
 80037dc:	40021000 	.word	0x40021000
 80037e0:	40022000 	.word	0x40022000

080037e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b086      	sub	sp, #24
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80037ec:	2300      	movs	r3, #0
 80037ee:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80037f0:	2300      	movs	r3, #0
 80037f2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d041      	beq.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003804:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003808:	d02a      	beq.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800380a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800380e:	d824      	bhi.n	800385a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003810:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003814:	d008      	beq.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003816:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800381a:	d81e      	bhi.n	800385a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800381c:	2b00      	cmp	r3, #0
 800381e:	d00a      	beq.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003820:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003824:	d010      	beq.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003826:	e018      	b.n	800385a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003828:	4b86      	ldr	r3, [pc, #536]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800382a:	68db      	ldr	r3, [r3, #12]
 800382c:	4a85      	ldr	r2, [pc, #532]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800382e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003832:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003834:	e015      	b.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	3304      	adds	r3, #4
 800383a:	2100      	movs	r1, #0
 800383c:	4618      	mov	r0, r3
 800383e:	f000 fabb 	bl	8003db8 <RCCEx_PLLSAI1_Config>
 8003842:	4603      	mov	r3, r0
 8003844:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003846:	e00c      	b.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	3320      	adds	r3, #32
 800384c:	2100      	movs	r1, #0
 800384e:	4618      	mov	r0, r3
 8003850:	f000 fba6 	bl	8003fa0 <RCCEx_PLLSAI2_Config>
 8003854:	4603      	mov	r3, r0
 8003856:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003858:	e003      	b.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	74fb      	strb	r3, [r7, #19]
      break;
 800385e:	e000      	b.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003860:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003862:	7cfb      	ldrb	r3, [r7, #19]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d10b      	bne.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003868:	4b76      	ldr	r3, [pc, #472]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800386a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800386e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003876:	4973      	ldr	r1, [pc, #460]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003878:	4313      	orrs	r3, r2
 800387a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800387e:	e001      	b.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003880:	7cfb      	ldrb	r3, [r7, #19]
 8003882:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800388c:	2b00      	cmp	r3, #0
 800388e:	d041      	beq.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003894:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003898:	d02a      	beq.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800389a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800389e:	d824      	bhi.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x106>
 80038a0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80038a4:	d008      	beq.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80038a6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80038aa:	d81e      	bhi.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x106>
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d00a      	beq.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80038b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80038b4:	d010      	beq.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80038b6:	e018      	b.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80038b8:	4b62      	ldr	r3, [pc, #392]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038ba:	68db      	ldr	r3, [r3, #12]
 80038bc:	4a61      	ldr	r2, [pc, #388]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038c2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80038c4:	e015      	b.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	3304      	adds	r3, #4
 80038ca:	2100      	movs	r1, #0
 80038cc:	4618      	mov	r0, r3
 80038ce:	f000 fa73 	bl	8003db8 <RCCEx_PLLSAI1_Config>
 80038d2:	4603      	mov	r3, r0
 80038d4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80038d6:	e00c      	b.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	3320      	adds	r3, #32
 80038dc:	2100      	movs	r1, #0
 80038de:	4618      	mov	r0, r3
 80038e0:	f000 fb5e 	bl	8003fa0 <RCCEx_PLLSAI2_Config>
 80038e4:	4603      	mov	r3, r0
 80038e6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80038e8:	e003      	b.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	74fb      	strb	r3, [r7, #19]
      break;
 80038ee:	e000      	b.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80038f0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80038f2:	7cfb      	ldrb	r3, [r7, #19]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d10b      	bne.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80038f8:	4b52      	ldr	r3, [pc, #328]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038fe:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003906:	494f      	ldr	r1, [pc, #316]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003908:	4313      	orrs	r3, r2
 800390a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800390e:	e001      	b.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003910:	7cfb      	ldrb	r3, [r7, #19]
 8003912:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800391c:	2b00      	cmp	r3, #0
 800391e:	f000 80a0 	beq.w	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003922:	2300      	movs	r3, #0
 8003924:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003926:	4b47      	ldr	r3, [pc, #284]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003928:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800392a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800392e:	2b00      	cmp	r3, #0
 8003930:	d101      	bne.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003932:	2301      	movs	r3, #1
 8003934:	e000      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003936:	2300      	movs	r3, #0
 8003938:	2b00      	cmp	r3, #0
 800393a:	d00d      	beq.n	8003958 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800393c:	4b41      	ldr	r3, [pc, #260]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800393e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003940:	4a40      	ldr	r2, [pc, #256]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003942:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003946:	6593      	str	r3, [r2, #88]	; 0x58
 8003948:	4b3e      	ldr	r3, [pc, #248]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800394a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800394c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003950:	60bb      	str	r3, [r7, #8]
 8003952:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003954:	2301      	movs	r3, #1
 8003956:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003958:	4b3b      	ldr	r3, [pc, #236]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a3a      	ldr	r2, [pc, #232]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800395e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003962:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003964:	f7fe fdf8 	bl	8002558 <HAL_GetTick>
 8003968:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800396a:	e009      	b.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800396c:	f7fe fdf4 	bl	8002558 <HAL_GetTick>
 8003970:	4602      	mov	r2, r0
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	1ad3      	subs	r3, r2, r3
 8003976:	2b02      	cmp	r3, #2
 8003978:	d902      	bls.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800397a:	2303      	movs	r3, #3
 800397c:	74fb      	strb	r3, [r7, #19]
        break;
 800397e:	e005      	b.n	800398c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003980:	4b31      	ldr	r3, [pc, #196]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003988:	2b00      	cmp	r3, #0
 800398a:	d0ef      	beq.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800398c:	7cfb      	ldrb	r3, [r7, #19]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d15c      	bne.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003992:	4b2c      	ldr	r3, [pc, #176]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003994:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003998:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800399c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d01f      	beq.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039aa:	697a      	ldr	r2, [r7, #20]
 80039ac:	429a      	cmp	r2, r3
 80039ae:	d019      	beq.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80039b0:	4b24      	ldr	r3, [pc, #144]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039ba:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80039bc:	4b21      	ldr	r3, [pc, #132]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039c2:	4a20      	ldr	r2, [pc, #128]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80039cc:	4b1d      	ldr	r3, [pc, #116]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039d2:	4a1c      	ldr	r2, [pc, #112]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80039dc:	4a19      	ldr	r2, [pc, #100]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80039e4:	697b      	ldr	r3, [r7, #20]
 80039e6:	f003 0301 	and.w	r3, r3, #1
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d016      	beq.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039ee:	f7fe fdb3 	bl	8002558 <HAL_GetTick>
 80039f2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039f4:	e00b      	b.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039f6:	f7fe fdaf 	bl	8002558 <HAL_GetTick>
 80039fa:	4602      	mov	r2, r0
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	1ad3      	subs	r3, r2, r3
 8003a00:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d902      	bls.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003a08:	2303      	movs	r3, #3
 8003a0a:	74fb      	strb	r3, [r7, #19]
            break;
 8003a0c:	e006      	b.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a0e:	4b0d      	ldr	r3, [pc, #52]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a14:	f003 0302 	and.w	r3, r3, #2
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d0ec      	beq.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003a1c:	7cfb      	ldrb	r3, [r7, #19]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d10c      	bne.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a22:	4b08      	ldr	r3, [pc, #32]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a28:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a32:	4904      	ldr	r1, [pc, #16]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a34:	4313      	orrs	r3, r2
 8003a36:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003a3a:	e009      	b.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003a3c:	7cfb      	ldrb	r3, [r7, #19]
 8003a3e:	74bb      	strb	r3, [r7, #18]
 8003a40:	e006      	b.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003a42:	bf00      	nop
 8003a44:	40021000 	.word	0x40021000
 8003a48:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a4c:	7cfb      	ldrb	r3, [r7, #19]
 8003a4e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a50:	7c7b      	ldrb	r3, [r7, #17]
 8003a52:	2b01      	cmp	r3, #1
 8003a54:	d105      	bne.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a56:	4b9e      	ldr	r3, [pc, #632]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a5a:	4a9d      	ldr	r2, [pc, #628]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a5c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a60:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 0301 	and.w	r3, r3, #1
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d00a      	beq.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003a6e:	4b98      	ldr	r3, [pc, #608]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a74:	f023 0203 	bic.w	r2, r3, #3
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a7c:	4994      	ldr	r1, [pc, #592]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f003 0302 	and.w	r3, r3, #2
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d00a      	beq.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003a90:	4b8f      	ldr	r3, [pc, #572]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a96:	f023 020c 	bic.w	r2, r3, #12
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a9e:	498c      	ldr	r1, [pc, #560]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 0304 	and.w	r3, r3, #4
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d00a      	beq.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003ab2:	4b87      	ldr	r3, [pc, #540]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ab4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ab8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac0:	4983      	ldr	r1, [pc, #524]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f003 0308 	and.w	r3, r3, #8
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d00a      	beq.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003ad4:	4b7e      	ldr	r3, [pc, #504]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ada:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ae2:	497b      	ldr	r1, [pc, #492]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 0310 	and.w	r3, r3, #16
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d00a      	beq.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003af6:	4b76      	ldr	r3, [pc, #472]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003af8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003afc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b04:	4972      	ldr	r1, [pc, #456]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b06:	4313      	orrs	r3, r2
 8003b08:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f003 0320 	and.w	r3, r3, #32
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d00a      	beq.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003b18:	4b6d      	ldr	r3, [pc, #436]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b1e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b26:	496a      	ldr	r1, [pc, #424]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d00a      	beq.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003b3a:	4b65      	ldr	r3, [pc, #404]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b40:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b48:	4961      	ldr	r1, [pc, #388]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d00a      	beq.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003b5c:	4b5c      	ldr	r3, [pc, #368]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b62:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b6a:	4959      	ldr	r1, [pc, #356]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d00a      	beq.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b7e:	4b54      	ldr	r3, [pc, #336]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b84:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b8c:	4950      	ldr	r1, [pc, #320]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d00a      	beq.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003ba0:	4b4b      	ldr	r3, [pc, #300]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ba6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bae:	4948      	ldr	r1, [pc, #288]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d00a      	beq.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003bc2:	4b43      	ldr	r3, [pc, #268]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bc8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bd0:	493f      	ldr	r1, [pc, #252]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d028      	beq.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003be4:	4b3a      	ldr	r3, [pc, #232]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bea:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003bf2:	4937      	ldr	r1, [pc, #220]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003bfe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c02:	d106      	bne.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c04:	4b32      	ldr	r3, [pc, #200]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c06:	68db      	ldr	r3, [r3, #12]
 8003c08:	4a31      	ldr	r2, [pc, #196]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c0a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c0e:	60d3      	str	r3, [r2, #12]
 8003c10:	e011      	b.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c16:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003c1a:	d10c      	bne.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	3304      	adds	r3, #4
 8003c20:	2101      	movs	r1, #1
 8003c22:	4618      	mov	r0, r3
 8003c24:	f000 f8c8 	bl	8003db8 <RCCEx_PLLSAI1_Config>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003c2c:	7cfb      	ldrb	r3, [r7, #19]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d001      	beq.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003c32:	7cfb      	ldrb	r3, [r7, #19]
 8003c34:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d028      	beq.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003c42:	4b23      	ldr	r3, [pc, #140]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c48:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c50:	491f      	ldr	r1, [pc, #124]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c52:	4313      	orrs	r3, r2
 8003c54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c5c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c60:	d106      	bne.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c62:	4b1b      	ldr	r3, [pc, #108]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c64:	68db      	ldr	r3, [r3, #12]
 8003c66:	4a1a      	ldr	r2, [pc, #104]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c68:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c6c:	60d3      	str	r3, [r2, #12]
 8003c6e:	e011      	b.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c74:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003c78:	d10c      	bne.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	3304      	adds	r3, #4
 8003c7e:	2101      	movs	r1, #1
 8003c80:	4618      	mov	r0, r3
 8003c82:	f000 f899 	bl	8003db8 <RCCEx_PLLSAI1_Config>
 8003c86:	4603      	mov	r3, r0
 8003c88:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c8a:	7cfb      	ldrb	r3, [r7, #19]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d001      	beq.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003c90:	7cfb      	ldrb	r3, [r7, #19]
 8003c92:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d02b      	beq.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003ca0:	4b0b      	ldr	r3, [pc, #44]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ca6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cae:	4908      	ldr	r1, [pc, #32]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003cbe:	d109      	bne.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003cc0:	4b03      	ldr	r3, [pc, #12]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cc2:	68db      	ldr	r3, [r3, #12]
 8003cc4:	4a02      	ldr	r2, [pc, #8]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cc6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003cca:	60d3      	str	r3, [r2, #12]
 8003ccc:	e014      	b.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003cce:	bf00      	nop
 8003cd0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cd8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003cdc:	d10c      	bne.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	3304      	adds	r3, #4
 8003ce2:	2101      	movs	r1, #1
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f000 f867 	bl	8003db8 <RCCEx_PLLSAI1_Config>
 8003cea:	4603      	mov	r3, r0
 8003cec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003cee:	7cfb      	ldrb	r3, [r7, #19]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d001      	beq.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003cf4:	7cfb      	ldrb	r3, [r7, #19]
 8003cf6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d02f      	beq.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003d04:	4b2b      	ldr	r3, [pc, #172]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d0a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d12:	4928      	ldr	r1, [pc, #160]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d14:	4313      	orrs	r3, r2
 8003d16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d1e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003d22:	d10d      	bne.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	3304      	adds	r3, #4
 8003d28:	2102      	movs	r1, #2
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f000 f844 	bl	8003db8 <RCCEx_PLLSAI1_Config>
 8003d30:	4603      	mov	r3, r0
 8003d32:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d34:	7cfb      	ldrb	r3, [r7, #19]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d014      	beq.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003d3a:	7cfb      	ldrb	r3, [r7, #19]
 8003d3c:	74bb      	strb	r3, [r7, #18]
 8003d3e:	e011      	b.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d44:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003d48:	d10c      	bne.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	3320      	adds	r3, #32
 8003d4e:	2102      	movs	r1, #2
 8003d50:	4618      	mov	r0, r3
 8003d52:	f000 f925 	bl	8003fa0 <RCCEx_PLLSAI2_Config>
 8003d56:	4603      	mov	r3, r0
 8003d58:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d5a:	7cfb      	ldrb	r3, [r7, #19]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d001      	beq.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003d60:	7cfb      	ldrb	r3, [r7, #19]
 8003d62:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d00a      	beq.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003d70:	4b10      	ldr	r3, [pc, #64]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d76:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003d7e:	490d      	ldr	r1, [pc, #52]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d80:	4313      	orrs	r3, r2
 8003d82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d00b      	beq.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003d92:	4b08      	ldr	r3, [pc, #32]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d98:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003da2:	4904      	ldr	r1, [pc, #16]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003da4:	4313      	orrs	r3, r2
 8003da6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003daa:	7cbb      	ldrb	r3, [r7, #18]
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	3718      	adds	r7, #24
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd80      	pop	{r7, pc}
 8003db4:	40021000 	.word	0x40021000

08003db8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b084      	sub	sp, #16
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
 8003dc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003dc6:	4b75      	ldr	r3, [pc, #468]	; (8003f9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dc8:	68db      	ldr	r3, [r3, #12]
 8003dca:	f003 0303 	and.w	r3, r3, #3
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d018      	beq.n	8003e04 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003dd2:	4b72      	ldr	r3, [pc, #456]	; (8003f9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dd4:	68db      	ldr	r3, [r3, #12]
 8003dd6:	f003 0203 	and.w	r2, r3, #3
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	429a      	cmp	r2, r3
 8003de0:	d10d      	bne.n	8003dfe <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
       ||
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d009      	beq.n	8003dfe <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003dea:	4b6c      	ldr	r3, [pc, #432]	; (8003f9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dec:	68db      	ldr	r3, [r3, #12]
 8003dee:	091b      	lsrs	r3, r3, #4
 8003df0:	f003 0307 	and.w	r3, r3, #7
 8003df4:	1c5a      	adds	r2, r3, #1
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	685b      	ldr	r3, [r3, #4]
       ||
 8003dfa:	429a      	cmp	r2, r3
 8003dfc:	d047      	beq.n	8003e8e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	73fb      	strb	r3, [r7, #15]
 8003e02:	e044      	b.n	8003e8e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	2b03      	cmp	r3, #3
 8003e0a:	d018      	beq.n	8003e3e <RCCEx_PLLSAI1_Config+0x86>
 8003e0c:	2b03      	cmp	r3, #3
 8003e0e:	d825      	bhi.n	8003e5c <RCCEx_PLLSAI1_Config+0xa4>
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d002      	beq.n	8003e1a <RCCEx_PLLSAI1_Config+0x62>
 8003e14:	2b02      	cmp	r3, #2
 8003e16:	d009      	beq.n	8003e2c <RCCEx_PLLSAI1_Config+0x74>
 8003e18:	e020      	b.n	8003e5c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003e1a:	4b60      	ldr	r3, [pc, #384]	; (8003f9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 0302 	and.w	r3, r3, #2
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d11d      	bne.n	8003e62 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e2a:	e01a      	b.n	8003e62 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003e2c:	4b5b      	ldr	r3, [pc, #364]	; (8003f9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d116      	bne.n	8003e66 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003e38:	2301      	movs	r3, #1
 8003e3a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e3c:	e013      	b.n	8003e66 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003e3e:	4b57      	ldr	r3, [pc, #348]	; (8003f9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d10f      	bne.n	8003e6a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003e4a:	4b54      	ldr	r3, [pc, #336]	; (8003f9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d109      	bne.n	8003e6a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003e56:	2301      	movs	r3, #1
 8003e58:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003e5a:	e006      	b.n	8003e6a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	73fb      	strb	r3, [r7, #15]
      break;
 8003e60:	e004      	b.n	8003e6c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003e62:	bf00      	nop
 8003e64:	e002      	b.n	8003e6c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003e66:	bf00      	nop
 8003e68:	e000      	b.n	8003e6c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003e6a:	bf00      	nop
    }

    if(status == HAL_OK)
 8003e6c:	7bfb      	ldrb	r3, [r7, #15]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d10d      	bne.n	8003e8e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003e72:	4b4a      	ldr	r3, [pc, #296]	; (8003f9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e74:	68db      	ldr	r3, [r3, #12]
 8003e76:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6819      	ldr	r1, [r3, #0]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	3b01      	subs	r3, #1
 8003e84:	011b      	lsls	r3, r3, #4
 8003e86:	430b      	orrs	r3, r1
 8003e88:	4944      	ldr	r1, [pc, #272]	; (8003f9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003e8e:	7bfb      	ldrb	r3, [r7, #15]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d17d      	bne.n	8003f90 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003e94:	4b41      	ldr	r3, [pc, #260]	; (8003f9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a40      	ldr	r2, [pc, #256]	; (8003f9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e9a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003e9e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ea0:	f7fe fb5a 	bl	8002558 <HAL_GetTick>
 8003ea4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003ea6:	e009      	b.n	8003ebc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003ea8:	f7fe fb56 	bl	8002558 <HAL_GetTick>
 8003eac:	4602      	mov	r2, r0
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	2b02      	cmp	r3, #2
 8003eb4:	d902      	bls.n	8003ebc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003eb6:	2303      	movs	r3, #3
 8003eb8:	73fb      	strb	r3, [r7, #15]
        break;
 8003eba:	e005      	b.n	8003ec8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003ebc:	4b37      	ldr	r3, [pc, #220]	; (8003f9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d1ef      	bne.n	8003ea8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003ec8:	7bfb      	ldrb	r3, [r7, #15]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d160      	bne.n	8003f90 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d111      	bne.n	8003ef8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ed4:	4b31      	ldr	r3, [pc, #196]	; (8003f9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ed6:	691b      	ldr	r3, [r3, #16]
 8003ed8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003edc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ee0:	687a      	ldr	r2, [r7, #4]
 8003ee2:	6892      	ldr	r2, [r2, #8]
 8003ee4:	0211      	lsls	r1, r2, #8
 8003ee6:	687a      	ldr	r2, [r7, #4]
 8003ee8:	68d2      	ldr	r2, [r2, #12]
 8003eea:	0912      	lsrs	r2, r2, #4
 8003eec:	0452      	lsls	r2, r2, #17
 8003eee:	430a      	orrs	r2, r1
 8003ef0:	492a      	ldr	r1, [pc, #168]	; (8003f9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	610b      	str	r3, [r1, #16]
 8003ef6:	e027      	b.n	8003f48 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	2b01      	cmp	r3, #1
 8003efc:	d112      	bne.n	8003f24 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003efe:	4b27      	ldr	r3, [pc, #156]	; (8003f9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f00:	691b      	ldr	r3, [r3, #16]
 8003f02:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003f06:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003f0a:	687a      	ldr	r2, [r7, #4]
 8003f0c:	6892      	ldr	r2, [r2, #8]
 8003f0e:	0211      	lsls	r1, r2, #8
 8003f10:	687a      	ldr	r2, [r7, #4]
 8003f12:	6912      	ldr	r2, [r2, #16]
 8003f14:	0852      	lsrs	r2, r2, #1
 8003f16:	3a01      	subs	r2, #1
 8003f18:	0552      	lsls	r2, r2, #21
 8003f1a:	430a      	orrs	r2, r1
 8003f1c:	491f      	ldr	r1, [pc, #124]	; (8003f9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	610b      	str	r3, [r1, #16]
 8003f22:	e011      	b.n	8003f48 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003f24:	4b1d      	ldr	r3, [pc, #116]	; (8003f9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f26:	691b      	ldr	r3, [r3, #16]
 8003f28:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003f2c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003f30:	687a      	ldr	r2, [r7, #4]
 8003f32:	6892      	ldr	r2, [r2, #8]
 8003f34:	0211      	lsls	r1, r2, #8
 8003f36:	687a      	ldr	r2, [r7, #4]
 8003f38:	6952      	ldr	r2, [r2, #20]
 8003f3a:	0852      	lsrs	r2, r2, #1
 8003f3c:	3a01      	subs	r2, #1
 8003f3e:	0652      	lsls	r2, r2, #25
 8003f40:	430a      	orrs	r2, r1
 8003f42:	4916      	ldr	r1, [pc, #88]	; (8003f9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f44:	4313      	orrs	r3, r2
 8003f46:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003f48:	4b14      	ldr	r3, [pc, #80]	; (8003f9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a13      	ldr	r2, [pc, #76]	; (8003f9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f4e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003f52:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f54:	f7fe fb00 	bl	8002558 <HAL_GetTick>
 8003f58:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003f5a:	e009      	b.n	8003f70 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003f5c:	f7fe fafc 	bl	8002558 <HAL_GetTick>
 8003f60:	4602      	mov	r2, r0
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	1ad3      	subs	r3, r2, r3
 8003f66:	2b02      	cmp	r3, #2
 8003f68:	d902      	bls.n	8003f70 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003f6a:	2303      	movs	r3, #3
 8003f6c:	73fb      	strb	r3, [r7, #15]
          break;
 8003f6e:	e005      	b.n	8003f7c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003f70:	4b0a      	ldr	r3, [pc, #40]	; (8003f9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d0ef      	beq.n	8003f5c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003f7c:	7bfb      	ldrb	r3, [r7, #15]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d106      	bne.n	8003f90 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003f82:	4b06      	ldr	r3, [pc, #24]	; (8003f9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f84:	691a      	ldr	r2, [r3, #16]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	699b      	ldr	r3, [r3, #24]
 8003f8a:	4904      	ldr	r1, [pc, #16]	; (8003f9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003f90:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f92:	4618      	mov	r0, r3
 8003f94:	3710      	adds	r7, #16
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}
 8003f9a:	bf00      	nop
 8003f9c:	40021000 	.word	0x40021000

08003fa0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b084      	sub	sp, #16
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
 8003fa8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003faa:	2300      	movs	r3, #0
 8003fac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003fae:	4b6a      	ldr	r3, [pc, #424]	; (8004158 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fb0:	68db      	ldr	r3, [r3, #12]
 8003fb2:	f003 0303 	and.w	r3, r3, #3
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d018      	beq.n	8003fec <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003fba:	4b67      	ldr	r3, [pc, #412]	; (8004158 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fbc:	68db      	ldr	r3, [r3, #12]
 8003fbe:	f003 0203 	and.w	r2, r3, #3
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	d10d      	bne.n	8003fe6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
       ||
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d009      	beq.n	8003fe6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003fd2:	4b61      	ldr	r3, [pc, #388]	; (8004158 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fd4:	68db      	ldr	r3, [r3, #12]
 8003fd6:	091b      	lsrs	r3, r3, #4
 8003fd8:	f003 0307 	and.w	r3, r3, #7
 8003fdc:	1c5a      	adds	r2, r3, #1
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	685b      	ldr	r3, [r3, #4]
       ||
 8003fe2:	429a      	cmp	r2, r3
 8003fe4:	d047      	beq.n	8004076 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	73fb      	strb	r3, [r7, #15]
 8003fea:	e044      	b.n	8004076 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	2b03      	cmp	r3, #3
 8003ff2:	d018      	beq.n	8004026 <RCCEx_PLLSAI2_Config+0x86>
 8003ff4:	2b03      	cmp	r3, #3
 8003ff6:	d825      	bhi.n	8004044 <RCCEx_PLLSAI2_Config+0xa4>
 8003ff8:	2b01      	cmp	r3, #1
 8003ffa:	d002      	beq.n	8004002 <RCCEx_PLLSAI2_Config+0x62>
 8003ffc:	2b02      	cmp	r3, #2
 8003ffe:	d009      	beq.n	8004014 <RCCEx_PLLSAI2_Config+0x74>
 8004000:	e020      	b.n	8004044 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004002:	4b55      	ldr	r3, [pc, #340]	; (8004158 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f003 0302 	and.w	r3, r3, #2
 800400a:	2b00      	cmp	r3, #0
 800400c:	d11d      	bne.n	800404a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004012:	e01a      	b.n	800404a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004014:	4b50      	ldr	r3, [pc, #320]	; (8004158 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800401c:	2b00      	cmp	r3, #0
 800401e:	d116      	bne.n	800404e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004020:	2301      	movs	r3, #1
 8004022:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004024:	e013      	b.n	800404e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004026:	4b4c      	ldr	r3, [pc, #304]	; (8004158 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800402e:	2b00      	cmp	r3, #0
 8004030:	d10f      	bne.n	8004052 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004032:	4b49      	ldr	r3, [pc, #292]	; (8004158 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800403a:	2b00      	cmp	r3, #0
 800403c:	d109      	bne.n	8004052 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004042:	e006      	b.n	8004052 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004044:	2301      	movs	r3, #1
 8004046:	73fb      	strb	r3, [r7, #15]
      break;
 8004048:	e004      	b.n	8004054 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800404a:	bf00      	nop
 800404c:	e002      	b.n	8004054 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800404e:	bf00      	nop
 8004050:	e000      	b.n	8004054 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004052:	bf00      	nop
    }

    if(status == HAL_OK)
 8004054:	7bfb      	ldrb	r3, [r7, #15]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d10d      	bne.n	8004076 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800405a:	4b3f      	ldr	r3, [pc, #252]	; (8004158 <RCCEx_PLLSAI2_Config+0x1b8>)
 800405c:	68db      	ldr	r3, [r3, #12]
 800405e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6819      	ldr	r1, [r3, #0]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	3b01      	subs	r3, #1
 800406c:	011b      	lsls	r3, r3, #4
 800406e:	430b      	orrs	r3, r1
 8004070:	4939      	ldr	r1, [pc, #228]	; (8004158 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004072:	4313      	orrs	r3, r2
 8004074:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004076:	7bfb      	ldrb	r3, [r7, #15]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d167      	bne.n	800414c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800407c:	4b36      	ldr	r3, [pc, #216]	; (8004158 <RCCEx_PLLSAI2_Config+0x1b8>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a35      	ldr	r2, [pc, #212]	; (8004158 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004082:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004086:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004088:	f7fe fa66 	bl	8002558 <HAL_GetTick>
 800408c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800408e:	e009      	b.n	80040a4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004090:	f7fe fa62 	bl	8002558 <HAL_GetTick>
 8004094:	4602      	mov	r2, r0
 8004096:	68bb      	ldr	r3, [r7, #8]
 8004098:	1ad3      	subs	r3, r2, r3
 800409a:	2b02      	cmp	r3, #2
 800409c:	d902      	bls.n	80040a4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800409e:	2303      	movs	r3, #3
 80040a0:	73fb      	strb	r3, [r7, #15]
        break;
 80040a2:	e005      	b.n	80040b0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80040a4:	4b2c      	ldr	r3, [pc, #176]	; (8004158 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d1ef      	bne.n	8004090 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80040b0:	7bfb      	ldrb	r3, [r7, #15]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d14a      	bne.n	800414c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d111      	bne.n	80040e0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80040bc:	4b26      	ldr	r3, [pc, #152]	; (8004158 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040be:	695b      	ldr	r3, [r3, #20]
 80040c0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80040c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040c8:	687a      	ldr	r2, [r7, #4]
 80040ca:	6892      	ldr	r2, [r2, #8]
 80040cc:	0211      	lsls	r1, r2, #8
 80040ce:	687a      	ldr	r2, [r7, #4]
 80040d0:	68d2      	ldr	r2, [r2, #12]
 80040d2:	0912      	lsrs	r2, r2, #4
 80040d4:	0452      	lsls	r2, r2, #17
 80040d6:	430a      	orrs	r2, r1
 80040d8:	491f      	ldr	r1, [pc, #124]	; (8004158 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040da:	4313      	orrs	r3, r2
 80040dc:	614b      	str	r3, [r1, #20]
 80040de:	e011      	b.n	8004104 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80040e0:	4b1d      	ldr	r3, [pc, #116]	; (8004158 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040e2:	695b      	ldr	r3, [r3, #20]
 80040e4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80040e8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80040ec:	687a      	ldr	r2, [r7, #4]
 80040ee:	6892      	ldr	r2, [r2, #8]
 80040f0:	0211      	lsls	r1, r2, #8
 80040f2:	687a      	ldr	r2, [r7, #4]
 80040f4:	6912      	ldr	r2, [r2, #16]
 80040f6:	0852      	lsrs	r2, r2, #1
 80040f8:	3a01      	subs	r2, #1
 80040fa:	0652      	lsls	r2, r2, #25
 80040fc:	430a      	orrs	r2, r1
 80040fe:	4916      	ldr	r1, [pc, #88]	; (8004158 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004100:	4313      	orrs	r3, r2
 8004102:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004104:	4b14      	ldr	r3, [pc, #80]	; (8004158 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4a13      	ldr	r2, [pc, #76]	; (8004158 <RCCEx_PLLSAI2_Config+0x1b8>)
 800410a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800410e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004110:	f7fe fa22 	bl	8002558 <HAL_GetTick>
 8004114:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004116:	e009      	b.n	800412c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004118:	f7fe fa1e 	bl	8002558 <HAL_GetTick>
 800411c:	4602      	mov	r2, r0
 800411e:	68bb      	ldr	r3, [r7, #8]
 8004120:	1ad3      	subs	r3, r2, r3
 8004122:	2b02      	cmp	r3, #2
 8004124:	d902      	bls.n	800412c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004126:	2303      	movs	r3, #3
 8004128:	73fb      	strb	r3, [r7, #15]
          break;
 800412a:	e005      	b.n	8004138 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800412c:	4b0a      	ldr	r3, [pc, #40]	; (8004158 <RCCEx_PLLSAI2_Config+0x1b8>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004134:	2b00      	cmp	r3, #0
 8004136:	d0ef      	beq.n	8004118 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004138:	7bfb      	ldrb	r3, [r7, #15]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d106      	bne.n	800414c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800413e:	4b06      	ldr	r3, [pc, #24]	; (8004158 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004140:	695a      	ldr	r2, [r3, #20]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	695b      	ldr	r3, [r3, #20]
 8004146:	4904      	ldr	r1, [pc, #16]	; (8004158 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004148:	4313      	orrs	r3, r2
 800414a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800414c:	7bfb      	ldrb	r3, [r7, #15]
}
 800414e:	4618      	mov	r0, r3
 8004150:	3710      	adds	r7, #16
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}
 8004156:	bf00      	nop
 8004158:	40021000 	.word	0x40021000

0800415c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b082      	sub	sp, #8
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d101      	bne.n	800416e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	e049      	b.n	8004202 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004174:	b2db      	uxtb	r3, r3
 8004176:	2b00      	cmp	r3, #0
 8004178:	d106      	bne.n	8004188 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2200      	movs	r2, #0
 800417e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	f7fe f816 	bl	80021b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2202      	movs	r2, #2
 800418c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	3304      	adds	r3, #4
 8004198:	4619      	mov	r1, r3
 800419a:	4610      	mov	r0, r2
 800419c:	f001 f94a 	bl	8005434 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2201      	movs	r2, #1
 80041a4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2201      	movs	r2, #1
 80041ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2201      	movs	r2, #1
 80041b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2201      	movs	r2, #1
 80041bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2201      	movs	r2, #1
 80041c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2201      	movs	r2, #1
 80041cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2201      	movs	r2, #1
 80041d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2201      	movs	r2, #1
 80041dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2201      	movs	r2, #1
 80041e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2201      	movs	r2, #1
 80041ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2201      	movs	r2, #1
 80041f4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2201      	movs	r2, #1
 80041fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004200:	2300      	movs	r3, #0
}
 8004202:	4618      	mov	r0, r3
 8004204:	3708      	adds	r7, #8
 8004206:	46bd      	mov	sp, r7
 8004208:	bd80      	pop	{r7, pc}
	...

0800420c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800420c:	b480      	push	{r7}
 800420e:	b085      	sub	sp, #20
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800421a:	b2db      	uxtb	r3, r3
 800421c:	2b01      	cmp	r3, #1
 800421e:	d001      	beq.n	8004224 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004220:	2301      	movs	r3, #1
 8004222:	e047      	b.n	80042b4 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2202      	movs	r2, #2
 8004228:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a23      	ldr	r2, [pc, #140]	; (80042c0 <HAL_TIM_Base_Start+0xb4>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d01d      	beq.n	8004272 <HAL_TIM_Base_Start+0x66>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800423e:	d018      	beq.n	8004272 <HAL_TIM_Base_Start+0x66>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a1f      	ldr	r2, [pc, #124]	; (80042c4 <HAL_TIM_Base_Start+0xb8>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d013      	beq.n	8004272 <HAL_TIM_Base_Start+0x66>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a1e      	ldr	r2, [pc, #120]	; (80042c8 <HAL_TIM_Base_Start+0xbc>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d00e      	beq.n	8004272 <HAL_TIM_Base_Start+0x66>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a1c      	ldr	r2, [pc, #112]	; (80042cc <HAL_TIM_Base_Start+0xc0>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d009      	beq.n	8004272 <HAL_TIM_Base_Start+0x66>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4a1b      	ldr	r2, [pc, #108]	; (80042d0 <HAL_TIM_Base_Start+0xc4>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d004      	beq.n	8004272 <HAL_TIM_Base_Start+0x66>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a19      	ldr	r2, [pc, #100]	; (80042d4 <HAL_TIM_Base_Start+0xc8>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d115      	bne.n	800429e <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	689a      	ldr	r2, [r3, #8]
 8004278:	4b17      	ldr	r3, [pc, #92]	; (80042d8 <HAL_TIM_Base_Start+0xcc>)
 800427a:	4013      	ands	r3, r2
 800427c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	2b06      	cmp	r3, #6
 8004282:	d015      	beq.n	80042b0 <HAL_TIM_Base_Start+0xa4>
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800428a:	d011      	beq.n	80042b0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f042 0201 	orr.w	r2, r2, #1
 800429a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800429c:	e008      	b.n	80042b0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f042 0201 	orr.w	r2, r2, #1
 80042ac:	601a      	str	r2, [r3, #0]
 80042ae:	e000      	b.n	80042b2 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042b0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80042b2:	2300      	movs	r3, #0
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	3714      	adds	r7, #20
 80042b8:	46bd      	mov	sp, r7
 80042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042be:	4770      	bx	lr
 80042c0:	40012c00 	.word	0x40012c00
 80042c4:	40000400 	.word	0x40000400
 80042c8:	40000800 	.word	0x40000800
 80042cc:	40000c00 	.word	0x40000c00
 80042d0:	40013400 	.word	0x40013400
 80042d4:	40014000 	.word	0x40014000
 80042d8:	00010007 	.word	0x00010007

080042dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80042dc:	b480      	push	{r7}
 80042de:	b085      	sub	sp, #20
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042ea:	b2db      	uxtb	r3, r3
 80042ec:	2b01      	cmp	r3, #1
 80042ee:	d001      	beq.n	80042f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80042f0:	2301      	movs	r3, #1
 80042f2:	e04f      	b.n	8004394 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2202      	movs	r2, #2
 80042f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	68da      	ldr	r2, [r3, #12]
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f042 0201 	orr.w	r2, r2, #1
 800430a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a23      	ldr	r2, [pc, #140]	; (80043a0 <HAL_TIM_Base_Start_IT+0xc4>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d01d      	beq.n	8004352 <HAL_TIM_Base_Start_IT+0x76>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800431e:	d018      	beq.n	8004352 <HAL_TIM_Base_Start_IT+0x76>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a1f      	ldr	r2, [pc, #124]	; (80043a4 <HAL_TIM_Base_Start_IT+0xc8>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d013      	beq.n	8004352 <HAL_TIM_Base_Start_IT+0x76>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a1e      	ldr	r2, [pc, #120]	; (80043a8 <HAL_TIM_Base_Start_IT+0xcc>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d00e      	beq.n	8004352 <HAL_TIM_Base_Start_IT+0x76>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a1c      	ldr	r2, [pc, #112]	; (80043ac <HAL_TIM_Base_Start_IT+0xd0>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d009      	beq.n	8004352 <HAL_TIM_Base_Start_IT+0x76>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a1b      	ldr	r2, [pc, #108]	; (80043b0 <HAL_TIM_Base_Start_IT+0xd4>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d004      	beq.n	8004352 <HAL_TIM_Base_Start_IT+0x76>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a19      	ldr	r2, [pc, #100]	; (80043b4 <HAL_TIM_Base_Start_IT+0xd8>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d115      	bne.n	800437e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	689a      	ldr	r2, [r3, #8]
 8004358:	4b17      	ldr	r3, [pc, #92]	; (80043b8 <HAL_TIM_Base_Start_IT+0xdc>)
 800435a:	4013      	ands	r3, r2
 800435c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	2b06      	cmp	r3, #6
 8004362:	d015      	beq.n	8004390 <HAL_TIM_Base_Start_IT+0xb4>
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800436a:	d011      	beq.n	8004390 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f042 0201 	orr.w	r2, r2, #1
 800437a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800437c:	e008      	b.n	8004390 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f042 0201 	orr.w	r2, r2, #1
 800438c:	601a      	str	r2, [r3, #0]
 800438e:	e000      	b.n	8004392 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004390:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004392:	2300      	movs	r3, #0
}
 8004394:	4618      	mov	r0, r3
 8004396:	3714      	adds	r7, #20
 8004398:	46bd      	mov	sp, r7
 800439a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439e:	4770      	bx	lr
 80043a0:	40012c00 	.word	0x40012c00
 80043a4:	40000400 	.word	0x40000400
 80043a8:	40000800 	.word	0x40000800
 80043ac:	40000c00 	.word	0x40000c00
 80043b0:	40013400 	.word	0x40013400
 80043b4:	40014000 	.word	0x40014000
 80043b8:	00010007 	.word	0x00010007

080043bc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b082      	sub	sp, #8
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d101      	bne.n	80043ce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	e049      	b.n	8004462 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043d4:	b2db      	uxtb	r3, r3
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d106      	bne.n	80043e8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2200      	movs	r2, #0
 80043de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f000 f841 	bl	800446a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2202      	movs	r2, #2
 80043ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	3304      	adds	r3, #4
 80043f8:	4619      	mov	r1, r3
 80043fa:	4610      	mov	r0, r2
 80043fc:	f001 f81a 	bl	8005434 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2201      	movs	r2, #1
 8004404:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2201      	movs	r2, #1
 800440c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2201      	movs	r2, #1
 8004414:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2201      	movs	r2, #1
 800441c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2201      	movs	r2, #1
 8004424:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2201      	movs	r2, #1
 800442c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2201      	movs	r2, #1
 8004434:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2201      	movs	r2, #1
 800443c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2201      	movs	r2, #1
 8004444:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2201      	movs	r2, #1
 800444c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2201      	movs	r2, #1
 8004454:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2201      	movs	r2, #1
 800445c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004460:	2300      	movs	r3, #0
}
 8004462:	4618      	mov	r0, r3
 8004464:	3708      	adds	r7, #8
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}

0800446a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800446a:	b480      	push	{r7}
 800446c:	b083      	sub	sp, #12
 800446e:	af00      	add	r7, sp, #0
 8004470:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004472:	bf00      	nop
 8004474:	370c      	adds	r7, #12
 8004476:	46bd      	mov	sp, r7
 8004478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447c:	4770      	bx	lr
	...

08004480 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b084      	sub	sp, #16
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
 8004488:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d109      	bne.n	80044a4 <HAL_TIM_PWM_Start+0x24>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004496:	b2db      	uxtb	r3, r3
 8004498:	2b01      	cmp	r3, #1
 800449a:	bf14      	ite	ne
 800449c:	2301      	movne	r3, #1
 800449e:	2300      	moveq	r3, #0
 80044a0:	b2db      	uxtb	r3, r3
 80044a2:	e03c      	b.n	800451e <HAL_TIM_PWM_Start+0x9e>
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	2b04      	cmp	r3, #4
 80044a8:	d109      	bne.n	80044be <HAL_TIM_PWM_Start+0x3e>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80044b0:	b2db      	uxtb	r3, r3
 80044b2:	2b01      	cmp	r3, #1
 80044b4:	bf14      	ite	ne
 80044b6:	2301      	movne	r3, #1
 80044b8:	2300      	moveq	r3, #0
 80044ba:	b2db      	uxtb	r3, r3
 80044bc:	e02f      	b.n	800451e <HAL_TIM_PWM_Start+0x9e>
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	2b08      	cmp	r3, #8
 80044c2:	d109      	bne.n	80044d8 <HAL_TIM_PWM_Start+0x58>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80044ca:	b2db      	uxtb	r3, r3
 80044cc:	2b01      	cmp	r3, #1
 80044ce:	bf14      	ite	ne
 80044d0:	2301      	movne	r3, #1
 80044d2:	2300      	moveq	r3, #0
 80044d4:	b2db      	uxtb	r3, r3
 80044d6:	e022      	b.n	800451e <HAL_TIM_PWM_Start+0x9e>
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	2b0c      	cmp	r3, #12
 80044dc:	d109      	bne.n	80044f2 <HAL_TIM_PWM_Start+0x72>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	2b01      	cmp	r3, #1
 80044e8:	bf14      	ite	ne
 80044ea:	2301      	movne	r3, #1
 80044ec:	2300      	moveq	r3, #0
 80044ee:	b2db      	uxtb	r3, r3
 80044f0:	e015      	b.n	800451e <HAL_TIM_PWM_Start+0x9e>
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	2b10      	cmp	r3, #16
 80044f6:	d109      	bne.n	800450c <HAL_TIM_PWM_Start+0x8c>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80044fe:	b2db      	uxtb	r3, r3
 8004500:	2b01      	cmp	r3, #1
 8004502:	bf14      	ite	ne
 8004504:	2301      	movne	r3, #1
 8004506:	2300      	moveq	r3, #0
 8004508:	b2db      	uxtb	r3, r3
 800450a:	e008      	b.n	800451e <HAL_TIM_PWM_Start+0x9e>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004512:	b2db      	uxtb	r3, r3
 8004514:	2b01      	cmp	r3, #1
 8004516:	bf14      	ite	ne
 8004518:	2301      	movne	r3, #1
 800451a:	2300      	moveq	r3, #0
 800451c:	b2db      	uxtb	r3, r3
 800451e:	2b00      	cmp	r3, #0
 8004520:	d001      	beq.n	8004526 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	e09c      	b.n	8004660 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d104      	bne.n	8004536 <HAL_TIM_PWM_Start+0xb6>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2202      	movs	r2, #2
 8004530:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004534:	e023      	b.n	800457e <HAL_TIM_PWM_Start+0xfe>
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	2b04      	cmp	r3, #4
 800453a:	d104      	bne.n	8004546 <HAL_TIM_PWM_Start+0xc6>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2202      	movs	r2, #2
 8004540:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004544:	e01b      	b.n	800457e <HAL_TIM_PWM_Start+0xfe>
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	2b08      	cmp	r3, #8
 800454a:	d104      	bne.n	8004556 <HAL_TIM_PWM_Start+0xd6>
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2202      	movs	r2, #2
 8004550:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004554:	e013      	b.n	800457e <HAL_TIM_PWM_Start+0xfe>
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	2b0c      	cmp	r3, #12
 800455a:	d104      	bne.n	8004566 <HAL_TIM_PWM_Start+0xe6>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2202      	movs	r2, #2
 8004560:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004564:	e00b      	b.n	800457e <HAL_TIM_PWM_Start+0xfe>
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	2b10      	cmp	r3, #16
 800456a:	d104      	bne.n	8004576 <HAL_TIM_PWM_Start+0xf6>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2202      	movs	r2, #2
 8004570:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004574:	e003      	b.n	800457e <HAL_TIM_PWM_Start+0xfe>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2202      	movs	r2, #2
 800457a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	2201      	movs	r2, #1
 8004584:	6839      	ldr	r1, [r7, #0]
 8004586:	4618      	mov	r0, r3
 8004588:	f001 fd16 	bl	8005fb8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a35      	ldr	r2, [pc, #212]	; (8004668 <HAL_TIM_PWM_Start+0x1e8>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d013      	beq.n	80045be <HAL_TIM_PWM_Start+0x13e>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a34      	ldr	r2, [pc, #208]	; (800466c <HAL_TIM_PWM_Start+0x1ec>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d00e      	beq.n	80045be <HAL_TIM_PWM_Start+0x13e>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a32      	ldr	r2, [pc, #200]	; (8004670 <HAL_TIM_PWM_Start+0x1f0>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d009      	beq.n	80045be <HAL_TIM_PWM_Start+0x13e>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a31      	ldr	r2, [pc, #196]	; (8004674 <HAL_TIM_PWM_Start+0x1f4>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d004      	beq.n	80045be <HAL_TIM_PWM_Start+0x13e>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a2f      	ldr	r2, [pc, #188]	; (8004678 <HAL_TIM_PWM_Start+0x1f8>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d101      	bne.n	80045c2 <HAL_TIM_PWM_Start+0x142>
 80045be:	2301      	movs	r3, #1
 80045c0:	e000      	b.n	80045c4 <HAL_TIM_PWM_Start+0x144>
 80045c2:	2300      	movs	r3, #0
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d007      	beq.n	80045d8 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80045d6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a22      	ldr	r2, [pc, #136]	; (8004668 <HAL_TIM_PWM_Start+0x1e8>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d01d      	beq.n	800461e <HAL_TIM_PWM_Start+0x19e>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045ea:	d018      	beq.n	800461e <HAL_TIM_PWM_Start+0x19e>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a22      	ldr	r2, [pc, #136]	; (800467c <HAL_TIM_PWM_Start+0x1fc>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d013      	beq.n	800461e <HAL_TIM_PWM_Start+0x19e>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a21      	ldr	r2, [pc, #132]	; (8004680 <HAL_TIM_PWM_Start+0x200>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d00e      	beq.n	800461e <HAL_TIM_PWM_Start+0x19e>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a1f      	ldr	r2, [pc, #124]	; (8004684 <HAL_TIM_PWM_Start+0x204>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d009      	beq.n	800461e <HAL_TIM_PWM_Start+0x19e>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a17      	ldr	r2, [pc, #92]	; (800466c <HAL_TIM_PWM_Start+0x1ec>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d004      	beq.n	800461e <HAL_TIM_PWM_Start+0x19e>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a15      	ldr	r2, [pc, #84]	; (8004670 <HAL_TIM_PWM_Start+0x1f0>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d115      	bne.n	800464a <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	689a      	ldr	r2, [r3, #8]
 8004624:	4b18      	ldr	r3, [pc, #96]	; (8004688 <HAL_TIM_PWM_Start+0x208>)
 8004626:	4013      	ands	r3, r2
 8004628:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	2b06      	cmp	r3, #6
 800462e:	d015      	beq.n	800465c <HAL_TIM_PWM_Start+0x1dc>
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004636:	d011      	beq.n	800465c <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f042 0201 	orr.w	r2, r2, #1
 8004646:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004648:	e008      	b.n	800465c <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f042 0201 	orr.w	r2, r2, #1
 8004658:	601a      	str	r2, [r3, #0]
 800465a:	e000      	b.n	800465e <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800465c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800465e:	2300      	movs	r3, #0
}
 8004660:	4618      	mov	r0, r3
 8004662:	3710      	adds	r7, #16
 8004664:	46bd      	mov	sp, r7
 8004666:	bd80      	pop	{r7, pc}
 8004668:	40012c00 	.word	0x40012c00
 800466c:	40013400 	.word	0x40013400
 8004670:	40014000 	.word	0x40014000
 8004674:	40014400 	.word	0x40014400
 8004678:	40014800 	.word	0x40014800
 800467c:	40000400 	.word	0x40000400
 8004680:	40000800 	.word	0x40000800
 8004684:	40000c00 	.word	0x40000c00
 8004688:	00010007 	.word	0x00010007

0800468c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b082      	sub	sp, #8
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d101      	bne.n	800469e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	e049      	b.n	8004732 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046a4:	b2db      	uxtb	r3, r3
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d106      	bne.n	80046b8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2200      	movs	r2, #0
 80046ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f000 f841 	bl	800473a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2202      	movs	r2, #2
 80046bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681a      	ldr	r2, [r3, #0]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	3304      	adds	r3, #4
 80046c8:	4619      	mov	r1, r3
 80046ca:	4610      	mov	r0, r2
 80046cc:	f000 feb2 	bl	8005434 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2201      	movs	r2, #1
 80046d4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2201      	movs	r2, #1
 80046dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2201      	movs	r2, #1
 80046e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2201      	movs	r2, #1
 80046ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2201      	movs	r2, #1
 80046f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2201      	movs	r2, #1
 80046fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2201      	movs	r2, #1
 8004704:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2201      	movs	r2, #1
 800470c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2201      	movs	r2, #1
 8004714:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2201      	movs	r2, #1
 800471c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2201      	movs	r2, #1
 8004724:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2201      	movs	r2, #1
 800472c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004730:	2300      	movs	r3, #0
}
 8004732:	4618      	mov	r0, r3
 8004734:	3708      	adds	r7, #8
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}

0800473a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800473a:	b480      	push	{r7}
 800473c:	b083      	sub	sp, #12
 800473e:	af00      	add	r7, sp, #0
 8004740:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004742:	bf00      	nop
 8004744:	370c      	adds	r7, #12
 8004746:	46bd      	mov	sp, r7
 8004748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474c:	4770      	bx	lr
	...

08004750 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b084      	sub	sp, #16
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
 8004758:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d104      	bne.n	800476a <HAL_TIM_IC_Start+0x1a>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004766:	b2db      	uxtb	r3, r3
 8004768:	e023      	b.n	80047b2 <HAL_TIM_IC_Start+0x62>
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	2b04      	cmp	r3, #4
 800476e:	d104      	bne.n	800477a <HAL_TIM_IC_Start+0x2a>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004776:	b2db      	uxtb	r3, r3
 8004778:	e01b      	b.n	80047b2 <HAL_TIM_IC_Start+0x62>
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	2b08      	cmp	r3, #8
 800477e:	d104      	bne.n	800478a <HAL_TIM_IC_Start+0x3a>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004786:	b2db      	uxtb	r3, r3
 8004788:	e013      	b.n	80047b2 <HAL_TIM_IC_Start+0x62>
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	2b0c      	cmp	r3, #12
 800478e:	d104      	bne.n	800479a <HAL_TIM_IC_Start+0x4a>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004796:	b2db      	uxtb	r3, r3
 8004798:	e00b      	b.n	80047b2 <HAL_TIM_IC_Start+0x62>
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	2b10      	cmp	r3, #16
 800479e:	d104      	bne.n	80047aa <HAL_TIM_IC_Start+0x5a>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80047a6:	b2db      	uxtb	r3, r3
 80047a8:	e003      	b.n	80047b2 <HAL_TIM_IC_Start+0x62>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d104      	bne.n	80047c4 <HAL_TIM_IC_Start+0x74>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80047c0:	b2db      	uxtb	r3, r3
 80047c2:	e013      	b.n	80047ec <HAL_TIM_IC_Start+0x9c>
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	2b04      	cmp	r3, #4
 80047c8:	d104      	bne.n	80047d4 <HAL_TIM_IC_Start+0x84>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80047d0:	b2db      	uxtb	r3, r3
 80047d2:	e00b      	b.n	80047ec <HAL_TIM_IC_Start+0x9c>
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	2b08      	cmp	r3, #8
 80047d8:	d104      	bne.n	80047e4 <HAL_TIM_IC_Start+0x94>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80047e0:	b2db      	uxtb	r3, r3
 80047e2:	e003      	b.n	80047ec <HAL_TIM_IC_Start+0x9c>
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80047ea:	b2db      	uxtb	r3, r3
 80047ec:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80047ee:	7bfb      	ldrb	r3, [r7, #15]
 80047f0:	2b01      	cmp	r3, #1
 80047f2:	d102      	bne.n	80047fa <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80047f4:	7bbb      	ldrb	r3, [r7, #14]
 80047f6:	2b01      	cmp	r3, #1
 80047f8:	d001      	beq.n	80047fe <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	e092      	b.n	8004924 <HAL_TIM_IC_Start+0x1d4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d104      	bne.n	800480e <HAL_TIM_IC_Start+0xbe>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2202      	movs	r2, #2
 8004808:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800480c:	e023      	b.n	8004856 <HAL_TIM_IC_Start+0x106>
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	2b04      	cmp	r3, #4
 8004812:	d104      	bne.n	800481e <HAL_TIM_IC_Start+0xce>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2202      	movs	r2, #2
 8004818:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800481c:	e01b      	b.n	8004856 <HAL_TIM_IC_Start+0x106>
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	2b08      	cmp	r3, #8
 8004822:	d104      	bne.n	800482e <HAL_TIM_IC_Start+0xde>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2202      	movs	r2, #2
 8004828:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800482c:	e013      	b.n	8004856 <HAL_TIM_IC_Start+0x106>
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	2b0c      	cmp	r3, #12
 8004832:	d104      	bne.n	800483e <HAL_TIM_IC_Start+0xee>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2202      	movs	r2, #2
 8004838:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800483c:	e00b      	b.n	8004856 <HAL_TIM_IC_Start+0x106>
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	2b10      	cmp	r3, #16
 8004842:	d104      	bne.n	800484e <HAL_TIM_IC_Start+0xfe>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2202      	movs	r2, #2
 8004848:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800484c:	e003      	b.n	8004856 <HAL_TIM_IC_Start+0x106>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2202      	movs	r2, #2
 8004852:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d104      	bne.n	8004866 <HAL_TIM_IC_Start+0x116>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2202      	movs	r2, #2
 8004860:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004864:	e013      	b.n	800488e <HAL_TIM_IC_Start+0x13e>
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	2b04      	cmp	r3, #4
 800486a:	d104      	bne.n	8004876 <HAL_TIM_IC_Start+0x126>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2202      	movs	r2, #2
 8004870:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004874:	e00b      	b.n	800488e <HAL_TIM_IC_Start+0x13e>
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	2b08      	cmp	r3, #8
 800487a:	d104      	bne.n	8004886 <HAL_TIM_IC_Start+0x136>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2202      	movs	r2, #2
 8004880:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004884:	e003      	b.n	800488e <HAL_TIM_IC_Start+0x13e>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2202      	movs	r2, #2
 800488a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	2201      	movs	r2, #1
 8004894:	6839      	ldr	r1, [r7, #0]
 8004896:	4618      	mov	r0, r3
 8004898:	f001 fb8e 	bl	8005fb8 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a22      	ldr	r2, [pc, #136]	; (800492c <HAL_TIM_IC_Start+0x1dc>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d01d      	beq.n	80048e2 <HAL_TIM_IC_Start+0x192>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048ae:	d018      	beq.n	80048e2 <HAL_TIM_IC_Start+0x192>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a1e      	ldr	r2, [pc, #120]	; (8004930 <HAL_TIM_IC_Start+0x1e0>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d013      	beq.n	80048e2 <HAL_TIM_IC_Start+0x192>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4a1d      	ldr	r2, [pc, #116]	; (8004934 <HAL_TIM_IC_Start+0x1e4>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d00e      	beq.n	80048e2 <HAL_TIM_IC_Start+0x192>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a1b      	ldr	r2, [pc, #108]	; (8004938 <HAL_TIM_IC_Start+0x1e8>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d009      	beq.n	80048e2 <HAL_TIM_IC_Start+0x192>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4a1a      	ldr	r2, [pc, #104]	; (800493c <HAL_TIM_IC_Start+0x1ec>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d004      	beq.n	80048e2 <HAL_TIM_IC_Start+0x192>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a18      	ldr	r2, [pc, #96]	; (8004940 <HAL_TIM_IC_Start+0x1f0>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d115      	bne.n	800490e <HAL_TIM_IC_Start+0x1be>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	689a      	ldr	r2, [r3, #8]
 80048e8:	4b16      	ldr	r3, [pc, #88]	; (8004944 <HAL_TIM_IC_Start+0x1f4>)
 80048ea:	4013      	ands	r3, r2
 80048ec:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	2b06      	cmp	r3, #6
 80048f2:	d015      	beq.n	8004920 <HAL_TIM_IC_Start+0x1d0>
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048fa:	d011      	beq.n	8004920 <HAL_TIM_IC_Start+0x1d0>
    {
      __HAL_TIM_ENABLE(htim);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f042 0201 	orr.w	r2, r2, #1
 800490a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800490c:	e008      	b.n	8004920 <HAL_TIM_IC_Start+0x1d0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	681a      	ldr	r2, [r3, #0]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f042 0201 	orr.w	r2, r2, #1
 800491c:	601a      	str	r2, [r3, #0]
 800491e:	e000      	b.n	8004922 <HAL_TIM_IC_Start+0x1d2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004920:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004922:	2300      	movs	r3, #0
}
 8004924:	4618      	mov	r0, r3
 8004926:	3710      	adds	r7, #16
 8004928:	46bd      	mov	sp, r7
 800492a:	bd80      	pop	{r7, pc}
 800492c:	40012c00 	.word	0x40012c00
 8004930:	40000400 	.word	0x40000400
 8004934:	40000800 	.word	0x40000800
 8004938:	40000c00 	.word	0x40000c00
 800493c:	40013400 	.word	0x40013400
 8004940:	40014000 	.word	0x40014000
 8004944:	00010007 	.word	0x00010007

08004948 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b084      	sub	sp, #16
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
 8004950:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004952:	2300      	movs	r3, #0
 8004954:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d104      	bne.n	8004966 <HAL_TIM_IC_Start_IT+0x1e>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004962:	b2db      	uxtb	r3, r3
 8004964:	e023      	b.n	80049ae <HAL_TIM_IC_Start_IT+0x66>
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	2b04      	cmp	r3, #4
 800496a:	d104      	bne.n	8004976 <HAL_TIM_IC_Start_IT+0x2e>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004972:	b2db      	uxtb	r3, r3
 8004974:	e01b      	b.n	80049ae <HAL_TIM_IC_Start_IT+0x66>
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	2b08      	cmp	r3, #8
 800497a:	d104      	bne.n	8004986 <HAL_TIM_IC_Start_IT+0x3e>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004982:	b2db      	uxtb	r3, r3
 8004984:	e013      	b.n	80049ae <HAL_TIM_IC_Start_IT+0x66>
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	2b0c      	cmp	r3, #12
 800498a:	d104      	bne.n	8004996 <HAL_TIM_IC_Start_IT+0x4e>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004992:	b2db      	uxtb	r3, r3
 8004994:	e00b      	b.n	80049ae <HAL_TIM_IC_Start_IT+0x66>
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	2b10      	cmp	r3, #16
 800499a:	d104      	bne.n	80049a6 <HAL_TIM_IC_Start_IT+0x5e>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80049a2:	b2db      	uxtb	r3, r3
 80049a4:	e003      	b.n	80049ae <HAL_TIM_IC_Start_IT+0x66>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80049ac:	b2db      	uxtb	r3, r3
 80049ae:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d104      	bne.n	80049c0 <HAL_TIM_IC_Start_IT+0x78>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80049bc:	b2db      	uxtb	r3, r3
 80049be:	e013      	b.n	80049e8 <HAL_TIM_IC_Start_IT+0xa0>
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	2b04      	cmp	r3, #4
 80049c4:	d104      	bne.n	80049d0 <HAL_TIM_IC_Start_IT+0x88>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80049cc:	b2db      	uxtb	r3, r3
 80049ce:	e00b      	b.n	80049e8 <HAL_TIM_IC_Start_IT+0xa0>
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	2b08      	cmp	r3, #8
 80049d4:	d104      	bne.n	80049e0 <HAL_TIM_IC_Start_IT+0x98>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	e003      	b.n	80049e8 <HAL_TIM_IC_Start_IT+0xa0>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80049e6:	b2db      	uxtb	r3, r3
 80049e8:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80049ea:	7bbb      	ldrb	r3, [r7, #14]
 80049ec:	2b01      	cmp	r3, #1
 80049ee:	d102      	bne.n	80049f6 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80049f0:	7b7b      	ldrb	r3, [r7, #13]
 80049f2:	2b01      	cmp	r3, #1
 80049f4:	d001      	beq.n	80049fa <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 80049f6:	2301      	movs	r3, #1
 80049f8:	e0dd      	b.n	8004bb6 <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d104      	bne.n	8004a0a <HAL_TIM_IC_Start_IT+0xc2>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2202      	movs	r2, #2
 8004a04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a08:	e023      	b.n	8004a52 <HAL_TIM_IC_Start_IT+0x10a>
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	2b04      	cmp	r3, #4
 8004a0e:	d104      	bne.n	8004a1a <HAL_TIM_IC_Start_IT+0xd2>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2202      	movs	r2, #2
 8004a14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004a18:	e01b      	b.n	8004a52 <HAL_TIM_IC_Start_IT+0x10a>
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	2b08      	cmp	r3, #8
 8004a1e:	d104      	bne.n	8004a2a <HAL_TIM_IC_Start_IT+0xe2>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2202      	movs	r2, #2
 8004a24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a28:	e013      	b.n	8004a52 <HAL_TIM_IC_Start_IT+0x10a>
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	2b0c      	cmp	r3, #12
 8004a2e:	d104      	bne.n	8004a3a <HAL_TIM_IC_Start_IT+0xf2>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2202      	movs	r2, #2
 8004a34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004a38:	e00b      	b.n	8004a52 <HAL_TIM_IC_Start_IT+0x10a>
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	2b10      	cmp	r3, #16
 8004a3e:	d104      	bne.n	8004a4a <HAL_TIM_IC_Start_IT+0x102>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2202      	movs	r2, #2
 8004a44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004a48:	e003      	b.n	8004a52 <HAL_TIM_IC_Start_IT+0x10a>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2202      	movs	r2, #2
 8004a4e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d104      	bne.n	8004a62 <HAL_TIM_IC_Start_IT+0x11a>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2202      	movs	r2, #2
 8004a5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a60:	e013      	b.n	8004a8a <HAL_TIM_IC_Start_IT+0x142>
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	2b04      	cmp	r3, #4
 8004a66:	d104      	bne.n	8004a72 <HAL_TIM_IC_Start_IT+0x12a>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2202      	movs	r2, #2
 8004a6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004a70:	e00b      	b.n	8004a8a <HAL_TIM_IC_Start_IT+0x142>
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	2b08      	cmp	r3, #8
 8004a76:	d104      	bne.n	8004a82 <HAL_TIM_IC_Start_IT+0x13a>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2202      	movs	r2, #2
 8004a7c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004a80:	e003      	b.n	8004a8a <HAL_TIM_IC_Start_IT+0x142>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2202      	movs	r2, #2
 8004a86:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	2b0c      	cmp	r3, #12
 8004a8e:	d841      	bhi.n	8004b14 <HAL_TIM_IC_Start_IT+0x1cc>
 8004a90:	a201      	add	r2, pc, #4	; (adr r2, 8004a98 <HAL_TIM_IC_Start_IT+0x150>)
 8004a92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a96:	bf00      	nop
 8004a98:	08004acd 	.word	0x08004acd
 8004a9c:	08004b15 	.word	0x08004b15
 8004aa0:	08004b15 	.word	0x08004b15
 8004aa4:	08004b15 	.word	0x08004b15
 8004aa8:	08004adf 	.word	0x08004adf
 8004aac:	08004b15 	.word	0x08004b15
 8004ab0:	08004b15 	.word	0x08004b15
 8004ab4:	08004b15 	.word	0x08004b15
 8004ab8:	08004af1 	.word	0x08004af1
 8004abc:	08004b15 	.word	0x08004b15
 8004ac0:	08004b15 	.word	0x08004b15
 8004ac4:	08004b15 	.word	0x08004b15
 8004ac8:	08004b03 	.word	0x08004b03
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	68da      	ldr	r2, [r3, #12]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f042 0202 	orr.w	r2, r2, #2
 8004ada:	60da      	str	r2, [r3, #12]
      break;
 8004adc:	e01d      	b.n	8004b1a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	68da      	ldr	r2, [r3, #12]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f042 0204 	orr.w	r2, r2, #4
 8004aec:	60da      	str	r2, [r3, #12]
      break;
 8004aee:	e014      	b.n	8004b1a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	68da      	ldr	r2, [r3, #12]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f042 0208 	orr.w	r2, r2, #8
 8004afe:	60da      	str	r2, [r3, #12]
      break;
 8004b00:	e00b      	b.n	8004b1a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	68da      	ldr	r2, [r3, #12]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f042 0210 	orr.w	r2, r2, #16
 8004b10:	60da      	str	r2, [r3, #12]
      break;
 8004b12:	e002      	b.n	8004b1a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8004b14:	2301      	movs	r3, #1
 8004b16:	73fb      	strb	r3, [r7, #15]
      break;
 8004b18:	bf00      	nop
  }

  if (status == HAL_OK)
 8004b1a:	7bfb      	ldrb	r3, [r7, #15]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d149      	bne.n	8004bb4 <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	2201      	movs	r2, #1
 8004b26:	6839      	ldr	r1, [r7, #0]
 8004b28:	4618      	mov	r0, r3
 8004b2a:	f001 fa45 	bl	8005fb8 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	4a23      	ldr	r2, [pc, #140]	; (8004bc0 <HAL_TIM_IC_Start_IT+0x278>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d01d      	beq.n	8004b74 <HAL_TIM_IC_Start_IT+0x22c>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b40:	d018      	beq.n	8004b74 <HAL_TIM_IC_Start_IT+0x22c>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4a1f      	ldr	r2, [pc, #124]	; (8004bc4 <HAL_TIM_IC_Start_IT+0x27c>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d013      	beq.n	8004b74 <HAL_TIM_IC_Start_IT+0x22c>
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	4a1d      	ldr	r2, [pc, #116]	; (8004bc8 <HAL_TIM_IC_Start_IT+0x280>)
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d00e      	beq.n	8004b74 <HAL_TIM_IC_Start_IT+0x22c>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	4a1c      	ldr	r2, [pc, #112]	; (8004bcc <HAL_TIM_IC_Start_IT+0x284>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d009      	beq.n	8004b74 <HAL_TIM_IC_Start_IT+0x22c>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4a1a      	ldr	r2, [pc, #104]	; (8004bd0 <HAL_TIM_IC_Start_IT+0x288>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d004      	beq.n	8004b74 <HAL_TIM_IC_Start_IT+0x22c>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	4a19      	ldr	r2, [pc, #100]	; (8004bd4 <HAL_TIM_IC_Start_IT+0x28c>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d115      	bne.n	8004ba0 <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	689a      	ldr	r2, [r3, #8]
 8004b7a:	4b17      	ldr	r3, [pc, #92]	; (8004bd8 <HAL_TIM_IC_Start_IT+0x290>)
 8004b7c:	4013      	ands	r3, r2
 8004b7e:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	2b06      	cmp	r3, #6
 8004b84:	d015      	beq.n	8004bb2 <HAL_TIM_IC_Start_IT+0x26a>
 8004b86:	68bb      	ldr	r3, [r7, #8]
 8004b88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b8c:	d011      	beq.n	8004bb2 <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	681a      	ldr	r2, [r3, #0]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f042 0201 	orr.w	r2, r2, #1
 8004b9c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b9e:	e008      	b.n	8004bb2 <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f042 0201 	orr.w	r2, r2, #1
 8004bae:	601a      	str	r2, [r3, #0]
 8004bb0:	e000      	b.n	8004bb4 <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bb2:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8004bb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3710      	adds	r7, #16
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
 8004bbe:	bf00      	nop
 8004bc0:	40012c00 	.word	0x40012c00
 8004bc4:	40000400 	.word	0x40000400
 8004bc8:	40000800 	.word	0x40000800
 8004bcc:	40000c00 	.word	0x40000c00
 8004bd0:	40013400 	.word	0x40013400
 8004bd4:	40014000 	.word	0x40014000
 8004bd8:	00010007 	.word	0x00010007

08004bdc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b084      	sub	sp, #16
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	68db      	ldr	r3, [r3, #12]
 8004bea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	691b      	ldr	r3, [r3, #16]
 8004bf2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	f003 0302 	and.w	r3, r3, #2
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d020      	beq.n	8004c40 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	f003 0302 	and.w	r3, r3, #2
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d01b      	beq.n	8004c40 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f06f 0202 	mvn.w	r2, #2
 8004c10:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2201      	movs	r2, #1
 8004c16:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	699b      	ldr	r3, [r3, #24]
 8004c1e:	f003 0303 	and.w	r3, r3, #3
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d003      	beq.n	8004c2e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c26:	6878      	ldr	r0, [r7, #4]
 8004c28:	f7fc fa8a 	bl	8001140 <HAL_TIM_IC_CaptureCallback>
 8004c2c:	e005      	b.n	8004c3a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c2e:	6878      	ldr	r0, [r7, #4]
 8004c30:	f000 fbd6 	bl	80053e0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c34:	6878      	ldr	r0, [r7, #4]
 8004c36:	f000 fbdd 	bl	80053f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	f003 0304 	and.w	r3, r3, #4
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d020      	beq.n	8004c8c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	f003 0304 	and.w	r3, r3, #4
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d01b      	beq.n	8004c8c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f06f 0204 	mvn.w	r2, #4
 8004c5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2202      	movs	r2, #2
 8004c62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	699b      	ldr	r3, [r3, #24]
 8004c6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d003      	beq.n	8004c7a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c72:	6878      	ldr	r0, [r7, #4]
 8004c74:	f7fc fa64 	bl	8001140 <HAL_TIM_IC_CaptureCallback>
 8004c78:	e005      	b.n	8004c86 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c7a:	6878      	ldr	r0, [r7, #4]
 8004c7c:	f000 fbb0 	bl	80053e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c80:	6878      	ldr	r0, [r7, #4]
 8004c82:	f000 fbb7 	bl	80053f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	f003 0308 	and.w	r3, r3, #8
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d020      	beq.n	8004cd8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	f003 0308 	and.w	r3, r3, #8
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d01b      	beq.n	8004cd8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f06f 0208 	mvn.w	r2, #8
 8004ca8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2204      	movs	r2, #4
 8004cae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	69db      	ldr	r3, [r3, #28]
 8004cb6:	f003 0303 	and.w	r3, r3, #3
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d003      	beq.n	8004cc6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	f7fc fa3e 	bl	8001140 <HAL_TIM_IC_CaptureCallback>
 8004cc4:	e005      	b.n	8004cd2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	f000 fb8a 	bl	80053e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ccc:	6878      	ldr	r0, [r7, #4]
 8004cce:	f000 fb91 	bl	80053f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	f003 0310 	and.w	r3, r3, #16
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d020      	beq.n	8004d24 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	f003 0310 	and.w	r3, r3, #16
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d01b      	beq.n	8004d24 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f06f 0210 	mvn.w	r2, #16
 8004cf4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2208      	movs	r2, #8
 8004cfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	69db      	ldr	r3, [r3, #28]
 8004d02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d003      	beq.n	8004d12 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d0a:	6878      	ldr	r0, [r7, #4]
 8004d0c:	f7fc fa18 	bl	8001140 <HAL_TIM_IC_CaptureCallback>
 8004d10:	e005      	b.n	8004d1e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d12:	6878      	ldr	r0, [r7, #4]
 8004d14:	f000 fb64 	bl	80053e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d18:	6878      	ldr	r0, [r7, #4]
 8004d1a:	f000 fb6b 	bl	80053f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2200      	movs	r2, #0
 8004d22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	f003 0301 	and.w	r3, r3, #1
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d00c      	beq.n	8004d48 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	f003 0301 	and.w	r3, r3, #1
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d007      	beq.n	8004d48 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f06f 0201 	mvn.w	r2, #1
 8004d40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d42:	6878      	ldr	r0, [r7, #4]
 8004d44:	f7fc feb8 	bl	8001ab8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d00c      	beq.n	8004d6c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d007      	beq.n	8004d6c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004d64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d66:	6878      	ldr	r0, [r7, #4]
 8004d68:	f001 f9de 	bl	8006128 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d00c      	beq.n	8004d90 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d007      	beq.n	8004d90 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004d88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f001 f9d6 	bl	800613c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d00c      	beq.n	8004db4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d007      	beq.n	8004db4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004dac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	f000 fb2a 	bl	8005408 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	f003 0320 	and.w	r3, r3, #32
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d00c      	beq.n	8004dd8 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	f003 0320 	and.w	r3, r3, #32
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d007      	beq.n	8004dd8 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f06f 0220 	mvn.w	r2, #32
 8004dd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f001 f99e 	bl	8006114 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004dd8:	bf00      	nop
 8004dda:	3710      	adds	r7, #16
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}

08004de0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b086      	sub	sp, #24
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	60f8      	str	r0, [r7, #12]
 8004de8:	60b9      	str	r1, [r7, #8]
 8004dea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004dec:	2300      	movs	r3, #0
 8004dee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004df6:	2b01      	cmp	r3, #1
 8004df8:	d101      	bne.n	8004dfe <HAL_TIM_IC_ConfigChannel+0x1e>
 8004dfa:	2302      	movs	r3, #2
 8004dfc:	e088      	b.n	8004f10 <HAL_TIM_IC_ConfigChannel+0x130>
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2201      	movs	r2, #1
 8004e02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d11b      	bne.n	8004e44 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8004e1c:	f000 ff0e 	bl	8005c3c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	699a      	ldr	r2, [r3, #24]
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f022 020c 	bic.w	r2, r2, #12
 8004e2e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	6999      	ldr	r1, [r3, #24]
 8004e36:	68bb      	ldr	r3, [r7, #8]
 8004e38:	689a      	ldr	r2, [r3, #8]
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	430a      	orrs	r2, r1
 8004e40:	619a      	str	r2, [r3, #24]
 8004e42:	e060      	b.n	8004f06 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2b04      	cmp	r3, #4
 8004e48:	d11c      	bne.n	8004e84 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004e52:	68bb      	ldr	r3, [r7, #8]
 8004e54:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004e5a:	f000 ff8c 	bl	8005d76 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	699a      	ldr	r2, [r3, #24]
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004e6c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	6999      	ldr	r1, [r3, #24]
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	689b      	ldr	r3, [r3, #8]
 8004e78:	021a      	lsls	r2, r3, #8
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	430a      	orrs	r2, r1
 8004e80:	619a      	str	r2, [r3, #24]
 8004e82:	e040      	b.n	8004f06 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2b08      	cmp	r3, #8
 8004e88:	d11b      	bne.n	8004ec2 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004e8e:	68bb      	ldr	r3, [r7, #8]
 8004e90:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004e92:	68bb      	ldr	r3, [r7, #8]
 8004e94:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004e96:	68bb      	ldr	r3, [r7, #8]
 8004e98:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8004e9a:	f000 ffd9 	bl	8005e50 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	69da      	ldr	r2, [r3, #28]
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f022 020c 	bic.w	r2, r2, #12
 8004eac:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	69d9      	ldr	r1, [r3, #28]
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	689a      	ldr	r2, [r3, #8]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	430a      	orrs	r2, r1
 8004ebe:	61da      	str	r2, [r3, #28]
 8004ec0:	e021      	b.n	8004f06 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2b0c      	cmp	r3, #12
 8004ec6:	d11c      	bne.n	8004f02 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8004ed8:	f000 fff6 	bl	8005ec8 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	69da      	ldr	r2, [r3, #28]
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004eea:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	69d9      	ldr	r1, [r3, #28]
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	689b      	ldr	r3, [r3, #8]
 8004ef6:	021a      	lsls	r2, r3, #8
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	430a      	orrs	r2, r1
 8004efe:	61da      	str	r2, [r3, #28]
 8004f00:	e001      	b.n	8004f06 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004f0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f10:	4618      	mov	r0, r3
 8004f12:	3718      	adds	r7, #24
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bd80      	pop	{r7, pc}

08004f18 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b086      	sub	sp, #24
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	60f8      	str	r0, [r7, #12]
 8004f20:	60b9      	str	r1, [r7, #8]
 8004f22:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f24:	2300      	movs	r3, #0
 8004f26:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f2e:	2b01      	cmp	r3, #1
 8004f30:	d101      	bne.n	8004f36 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004f32:	2302      	movs	r3, #2
 8004f34:	e0ff      	b.n	8005136 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2201      	movs	r2, #1
 8004f3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2b14      	cmp	r3, #20
 8004f42:	f200 80f0 	bhi.w	8005126 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004f46:	a201      	add	r2, pc, #4	; (adr r2, 8004f4c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004f48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f4c:	08004fa1 	.word	0x08004fa1
 8004f50:	08005127 	.word	0x08005127
 8004f54:	08005127 	.word	0x08005127
 8004f58:	08005127 	.word	0x08005127
 8004f5c:	08004fe1 	.word	0x08004fe1
 8004f60:	08005127 	.word	0x08005127
 8004f64:	08005127 	.word	0x08005127
 8004f68:	08005127 	.word	0x08005127
 8004f6c:	08005023 	.word	0x08005023
 8004f70:	08005127 	.word	0x08005127
 8004f74:	08005127 	.word	0x08005127
 8004f78:	08005127 	.word	0x08005127
 8004f7c:	08005063 	.word	0x08005063
 8004f80:	08005127 	.word	0x08005127
 8004f84:	08005127 	.word	0x08005127
 8004f88:	08005127 	.word	0x08005127
 8004f8c:	080050a5 	.word	0x080050a5
 8004f90:	08005127 	.word	0x08005127
 8004f94:	08005127 	.word	0x08005127
 8004f98:	08005127 	.word	0x08005127
 8004f9c:	080050e5 	.word	0x080050e5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	68b9      	ldr	r1, [r7, #8]
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f000 fade 	bl	8005568 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	699a      	ldr	r2, [r3, #24]
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f042 0208 	orr.w	r2, r2, #8
 8004fba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	699a      	ldr	r2, [r3, #24]
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f022 0204 	bic.w	r2, r2, #4
 8004fca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	6999      	ldr	r1, [r3, #24]
 8004fd2:	68bb      	ldr	r3, [r7, #8]
 8004fd4:	691a      	ldr	r2, [r3, #16]
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	430a      	orrs	r2, r1
 8004fdc:	619a      	str	r2, [r3, #24]
      break;
 8004fde:	e0a5      	b.n	800512c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	68b9      	ldr	r1, [r7, #8]
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f000 fb4e 	bl	8005688 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	699a      	ldr	r2, [r3, #24]
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ffa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	699a      	ldr	r2, [r3, #24]
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800500a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	6999      	ldr	r1, [r3, #24]
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	691b      	ldr	r3, [r3, #16]
 8005016:	021a      	lsls	r2, r3, #8
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	430a      	orrs	r2, r1
 800501e:	619a      	str	r2, [r3, #24]
      break;
 8005020:	e084      	b.n	800512c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	68b9      	ldr	r1, [r7, #8]
 8005028:	4618      	mov	r0, r3
 800502a:	f000 fbb7 	bl	800579c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	69da      	ldr	r2, [r3, #28]
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f042 0208 	orr.w	r2, r2, #8
 800503c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	69da      	ldr	r2, [r3, #28]
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f022 0204 	bic.w	r2, r2, #4
 800504c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	69d9      	ldr	r1, [r3, #28]
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	691a      	ldr	r2, [r3, #16]
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	430a      	orrs	r2, r1
 800505e:	61da      	str	r2, [r3, #28]
      break;
 8005060:	e064      	b.n	800512c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	68b9      	ldr	r1, [r7, #8]
 8005068:	4618      	mov	r0, r3
 800506a:	f000 fc1f 	bl	80058ac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	69da      	ldr	r2, [r3, #28]
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800507c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	69da      	ldr	r2, [r3, #28]
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800508c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	69d9      	ldr	r1, [r3, #28]
 8005094:	68bb      	ldr	r3, [r7, #8]
 8005096:	691b      	ldr	r3, [r3, #16]
 8005098:	021a      	lsls	r2, r3, #8
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	430a      	orrs	r2, r1
 80050a0:	61da      	str	r2, [r3, #28]
      break;
 80050a2:	e043      	b.n	800512c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	68b9      	ldr	r1, [r7, #8]
 80050aa:	4618      	mov	r0, r3
 80050ac:	f000 fc68 	bl	8005980 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f042 0208 	orr.w	r2, r2, #8
 80050be:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f022 0204 	bic.w	r2, r2, #4
 80050ce:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80050d6:	68bb      	ldr	r3, [r7, #8]
 80050d8:	691a      	ldr	r2, [r3, #16]
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	430a      	orrs	r2, r1
 80050e0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80050e2:	e023      	b.n	800512c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	68b9      	ldr	r1, [r7, #8]
 80050ea:	4618      	mov	r0, r3
 80050ec:	f000 fcac 	bl	8005a48 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80050fe:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800510e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	691b      	ldr	r3, [r3, #16]
 800511a:	021a      	lsls	r2, r3, #8
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	430a      	orrs	r2, r1
 8005122:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005124:	e002      	b.n	800512c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005126:	2301      	movs	r3, #1
 8005128:	75fb      	strb	r3, [r7, #23]
      break;
 800512a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2200      	movs	r2, #0
 8005130:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005134:	7dfb      	ldrb	r3, [r7, #23]
}
 8005136:	4618      	mov	r0, r3
 8005138:	3718      	adds	r7, #24
 800513a:	46bd      	mov	sp, r7
 800513c:	bd80      	pop	{r7, pc}
 800513e:	bf00      	nop

08005140 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b084      	sub	sp, #16
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
 8005148:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800514a:	2300      	movs	r3, #0
 800514c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005154:	2b01      	cmp	r3, #1
 8005156:	d101      	bne.n	800515c <HAL_TIM_ConfigClockSource+0x1c>
 8005158:	2302      	movs	r3, #2
 800515a:	e0b6      	b.n	80052ca <HAL_TIM_ConfigClockSource+0x18a>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2201      	movs	r2, #1
 8005160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2202      	movs	r2, #2
 8005168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	689b      	ldr	r3, [r3, #8]
 8005172:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800517a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800517e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005186:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	68ba      	ldr	r2, [r7, #8]
 800518e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005198:	d03e      	beq.n	8005218 <HAL_TIM_ConfigClockSource+0xd8>
 800519a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800519e:	f200 8087 	bhi.w	80052b0 <HAL_TIM_ConfigClockSource+0x170>
 80051a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051a6:	f000 8086 	beq.w	80052b6 <HAL_TIM_ConfigClockSource+0x176>
 80051aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051ae:	d87f      	bhi.n	80052b0 <HAL_TIM_ConfigClockSource+0x170>
 80051b0:	2b70      	cmp	r3, #112	; 0x70
 80051b2:	d01a      	beq.n	80051ea <HAL_TIM_ConfigClockSource+0xaa>
 80051b4:	2b70      	cmp	r3, #112	; 0x70
 80051b6:	d87b      	bhi.n	80052b0 <HAL_TIM_ConfigClockSource+0x170>
 80051b8:	2b60      	cmp	r3, #96	; 0x60
 80051ba:	d050      	beq.n	800525e <HAL_TIM_ConfigClockSource+0x11e>
 80051bc:	2b60      	cmp	r3, #96	; 0x60
 80051be:	d877      	bhi.n	80052b0 <HAL_TIM_ConfigClockSource+0x170>
 80051c0:	2b50      	cmp	r3, #80	; 0x50
 80051c2:	d03c      	beq.n	800523e <HAL_TIM_ConfigClockSource+0xfe>
 80051c4:	2b50      	cmp	r3, #80	; 0x50
 80051c6:	d873      	bhi.n	80052b0 <HAL_TIM_ConfigClockSource+0x170>
 80051c8:	2b40      	cmp	r3, #64	; 0x40
 80051ca:	d058      	beq.n	800527e <HAL_TIM_ConfigClockSource+0x13e>
 80051cc:	2b40      	cmp	r3, #64	; 0x40
 80051ce:	d86f      	bhi.n	80052b0 <HAL_TIM_ConfigClockSource+0x170>
 80051d0:	2b30      	cmp	r3, #48	; 0x30
 80051d2:	d064      	beq.n	800529e <HAL_TIM_ConfigClockSource+0x15e>
 80051d4:	2b30      	cmp	r3, #48	; 0x30
 80051d6:	d86b      	bhi.n	80052b0 <HAL_TIM_ConfigClockSource+0x170>
 80051d8:	2b20      	cmp	r3, #32
 80051da:	d060      	beq.n	800529e <HAL_TIM_ConfigClockSource+0x15e>
 80051dc:	2b20      	cmp	r3, #32
 80051de:	d867      	bhi.n	80052b0 <HAL_TIM_ConfigClockSource+0x170>
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d05c      	beq.n	800529e <HAL_TIM_ConfigClockSource+0x15e>
 80051e4:	2b10      	cmp	r3, #16
 80051e6:	d05a      	beq.n	800529e <HAL_TIM_ConfigClockSource+0x15e>
 80051e8:	e062      	b.n	80052b0 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80051fa:	f000 febd 	bl	8005f78 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	689b      	ldr	r3, [r3, #8]
 8005204:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800520c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	68ba      	ldr	r2, [r7, #8]
 8005214:	609a      	str	r2, [r3, #8]
      break;
 8005216:	e04f      	b.n	80052b8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005228:	f000 fea6 	bl	8005f78 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	689a      	ldr	r2, [r3, #8]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800523a:	609a      	str	r2, [r3, #8]
      break;
 800523c:	e03c      	b.n	80052b8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800524a:	461a      	mov	r2, r3
 800524c:	f000 fd64 	bl	8005d18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	2150      	movs	r1, #80	; 0x50
 8005256:	4618      	mov	r0, r3
 8005258:	f000 fe73 	bl	8005f42 <TIM_ITRx_SetConfig>
      break;
 800525c:	e02c      	b.n	80052b8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800526a:	461a      	mov	r2, r3
 800526c:	f000 fdc0 	bl	8005df0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	2160      	movs	r1, #96	; 0x60
 8005276:	4618      	mov	r0, r3
 8005278:	f000 fe63 	bl	8005f42 <TIM_ITRx_SetConfig>
      break;
 800527c:	e01c      	b.n	80052b8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800528a:	461a      	mov	r2, r3
 800528c:	f000 fd44 	bl	8005d18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	2140      	movs	r1, #64	; 0x40
 8005296:	4618      	mov	r0, r3
 8005298:	f000 fe53 	bl	8005f42 <TIM_ITRx_SetConfig>
      break;
 800529c:	e00c      	b.n	80052b8 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4619      	mov	r1, r3
 80052a8:	4610      	mov	r0, r2
 80052aa:	f000 fe4a 	bl	8005f42 <TIM_ITRx_SetConfig>
      break;
 80052ae:	e003      	b.n	80052b8 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80052b0:	2301      	movs	r3, #1
 80052b2:	73fb      	strb	r3, [r7, #15]
      break;
 80052b4:	e000      	b.n	80052b8 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80052b6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2201      	movs	r2, #1
 80052bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2200      	movs	r2, #0
 80052c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80052c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	3710      	adds	r7, #16
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bd80      	pop	{r7, pc}

080052d2 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80052d2:	b580      	push	{r7, lr}
 80052d4:	b082      	sub	sp, #8
 80052d6:	af00      	add	r7, sp, #0
 80052d8:	6078      	str	r0, [r7, #4]
 80052da:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052e2:	2b01      	cmp	r3, #1
 80052e4:	d101      	bne.n	80052ea <HAL_TIM_SlaveConfigSynchro+0x18>
 80052e6:	2302      	movs	r3, #2
 80052e8:	e031      	b.n	800534e <HAL_TIM_SlaveConfigSynchro+0x7c>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2201      	movs	r2, #1
 80052ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2202      	movs	r2, #2
 80052f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80052fa:	6839      	ldr	r1, [r7, #0]
 80052fc:	6878      	ldr	r0, [r7, #4]
 80052fe:	f000 fc09 	bl	8005b14 <TIM_SlaveTimer_SetConfig>
 8005302:	4603      	mov	r3, r0
 8005304:	2b00      	cmp	r3, #0
 8005306:	d009      	beq.n	800531c <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2201      	movs	r2, #1
 800530c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2200      	movs	r2, #0
 8005314:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	e018      	b.n	800534e <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	68da      	ldr	r2, [r3, #12]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800532a:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	68da      	ldr	r2, [r3, #12]
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800533a:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2201      	movs	r2, #1
 8005340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2200      	movs	r2, #0
 8005348:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800534c:	2300      	movs	r3, #0
}
 800534e:	4618      	mov	r0, r3
 8005350:	3708      	adds	r7, #8
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}
	...

08005358 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005358:	b480      	push	{r7}
 800535a:	b085      	sub	sp, #20
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
 8005360:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005362:	2300      	movs	r3, #0
 8005364:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	2b0c      	cmp	r3, #12
 800536a:	d831      	bhi.n	80053d0 <HAL_TIM_ReadCapturedValue+0x78>
 800536c:	a201      	add	r2, pc, #4	; (adr r2, 8005374 <HAL_TIM_ReadCapturedValue+0x1c>)
 800536e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005372:	bf00      	nop
 8005374:	080053a9 	.word	0x080053a9
 8005378:	080053d1 	.word	0x080053d1
 800537c:	080053d1 	.word	0x080053d1
 8005380:	080053d1 	.word	0x080053d1
 8005384:	080053b3 	.word	0x080053b3
 8005388:	080053d1 	.word	0x080053d1
 800538c:	080053d1 	.word	0x080053d1
 8005390:	080053d1 	.word	0x080053d1
 8005394:	080053bd 	.word	0x080053bd
 8005398:	080053d1 	.word	0x080053d1
 800539c:	080053d1 	.word	0x080053d1
 80053a0:	080053d1 	.word	0x080053d1
 80053a4:	080053c7 	.word	0x080053c7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053ae:	60fb      	str	r3, [r7, #12]

      break;
 80053b0:	e00f      	b.n	80053d2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053b8:	60fb      	str	r3, [r7, #12]

      break;
 80053ba:	e00a      	b.n	80053d2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053c2:	60fb      	str	r3, [r7, #12]

      break;
 80053c4:	e005      	b.n	80053d2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053cc:	60fb      	str	r3, [r7, #12]

      break;
 80053ce:	e000      	b.n	80053d2 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80053d0:	bf00      	nop
  }

  return tmpreg;
 80053d2:	68fb      	ldr	r3, [r7, #12]
}
 80053d4:	4618      	mov	r0, r3
 80053d6:	3714      	adds	r7, #20
 80053d8:	46bd      	mov	sp, r7
 80053da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053de:	4770      	bx	lr

080053e0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80053e0:	b480      	push	{r7}
 80053e2:	b083      	sub	sp, #12
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80053e8:	bf00      	nop
 80053ea:	370c      	adds	r7, #12
 80053ec:	46bd      	mov	sp, r7
 80053ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f2:	4770      	bx	lr

080053f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80053f4:	b480      	push	{r7}
 80053f6:	b083      	sub	sp, #12
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80053fc:	bf00      	nop
 80053fe:	370c      	adds	r7, #12
 8005400:	46bd      	mov	sp, r7
 8005402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005406:	4770      	bx	lr

08005408 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005408:	b480      	push	{r7}
 800540a:	b083      	sub	sp, #12
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005410:	bf00      	nop
 8005412:	370c      	adds	r7, #12
 8005414:	46bd      	mov	sp, r7
 8005416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541a:	4770      	bx	lr

0800541c <HAL_TIM_GetActiveChannel>:
  * @brief  Return the TIM Encoder Mode handle state.
  * @param  htim TIM handle
  * @retval Active channel
  */
HAL_TIM_ActiveChannel HAL_TIM_GetActiveChannel(const TIM_HandleTypeDef *htim)
{
 800541c:	b480      	push	{r7}
 800541e:	b083      	sub	sp, #12
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  return htim->Channel;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	7f1b      	ldrb	r3, [r3, #28]
}
 8005428:	4618      	mov	r0, r3
 800542a:	370c      	adds	r7, #12
 800542c:	46bd      	mov	sp, r7
 800542e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005432:	4770      	bx	lr

08005434 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005434:	b480      	push	{r7}
 8005436:	b085      	sub	sp, #20
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
 800543c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	4a40      	ldr	r2, [pc, #256]	; (8005548 <TIM_Base_SetConfig+0x114>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d013      	beq.n	8005474 <TIM_Base_SetConfig+0x40>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005452:	d00f      	beq.n	8005474 <TIM_Base_SetConfig+0x40>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	4a3d      	ldr	r2, [pc, #244]	; (800554c <TIM_Base_SetConfig+0x118>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d00b      	beq.n	8005474 <TIM_Base_SetConfig+0x40>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	4a3c      	ldr	r2, [pc, #240]	; (8005550 <TIM_Base_SetConfig+0x11c>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d007      	beq.n	8005474 <TIM_Base_SetConfig+0x40>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	4a3b      	ldr	r2, [pc, #236]	; (8005554 <TIM_Base_SetConfig+0x120>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d003      	beq.n	8005474 <TIM_Base_SetConfig+0x40>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	4a3a      	ldr	r2, [pc, #232]	; (8005558 <TIM_Base_SetConfig+0x124>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d108      	bne.n	8005486 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800547a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	68fa      	ldr	r2, [r7, #12]
 8005482:	4313      	orrs	r3, r2
 8005484:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	4a2f      	ldr	r2, [pc, #188]	; (8005548 <TIM_Base_SetConfig+0x114>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d01f      	beq.n	80054ce <TIM_Base_SetConfig+0x9a>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005494:	d01b      	beq.n	80054ce <TIM_Base_SetConfig+0x9a>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	4a2c      	ldr	r2, [pc, #176]	; (800554c <TIM_Base_SetConfig+0x118>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d017      	beq.n	80054ce <TIM_Base_SetConfig+0x9a>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	4a2b      	ldr	r2, [pc, #172]	; (8005550 <TIM_Base_SetConfig+0x11c>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d013      	beq.n	80054ce <TIM_Base_SetConfig+0x9a>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	4a2a      	ldr	r2, [pc, #168]	; (8005554 <TIM_Base_SetConfig+0x120>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d00f      	beq.n	80054ce <TIM_Base_SetConfig+0x9a>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	4a29      	ldr	r2, [pc, #164]	; (8005558 <TIM_Base_SetConfig+0x124>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d00b      	beq.n	80054ce <TIM_Base_SetConfig+0x9a>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	4a28      	ldr	r2, [pc, #160]	; (800555c <TIM_Base_SetConfig+0x128>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d007      	beq.n	80054ce <TIM_Base_SetConfig+0x9a>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	4a27      	ldr	r2, [pc, #156]	; (8005560 <TIM_Base_SetConfig+0x12c>)
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d003      	beq.n	80054ce <TIM_Base_SetConfig+0x9a>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	4a26      	ldr	r2, [pc, #152]	; (8005564 <TIM_Base_SetConfig+0x130>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d108      	bne.n	80054e0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	68db      	ldr	r3, [r3, #12]
 80054da:	68fa      	ldr	r2, [r7, #12]
 80054dc:	4313      	orrs	r3, r2
 80054de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	695b      	ldr	r3, [r3, #20]
 80054ea:	4313      	orrs	r3, r2
 80054ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	68fa      	ldr	r2, [r7, #12]
 80054f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	689a      	ldr	r2, [r3, #8]
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	681a      	ldr	r2, [r3, #0]
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	4a10      	ldr	r2, [pc, #64]	; (8005548 <TIM_Base_SetConfig+0x114>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d00f      	beq.n	800552c <TIM_Base_SetConfig+0xf8>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	4a12      	ldr	r2, [pc, #72]	; (8005558 <TIM_Base_SetConfig+0x124>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d00b      	beq.n	800552c <TIM_Base_SetConfig+0xf8>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	4a11      	ldr	r2, [pc, #68]	; (800555c <TIM_Base_SetConfig+0x128>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d007      	beq.n	800552c <TIM_Base_SetConfig+0xf8>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	4a10      	ldr	r2, [pc, #64]	; (8005560 <TIM_Base_SetConfig+0x12c>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d003      	beq.n	800552c <TIM_Base_SetConfig+0xf8>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	4a0f      	ldr	r2, [pc, #60]	; (8005564 <TIM_Base_SetConfig+0x130>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d103      	bne.n	8005534 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	691a      	ldr	r2, [r3, #16]
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2201      	movs	r2, #1
 8005538:	615a      	str	r2, [r3, #20]
}
 800553a:	bf00      	nop
 800553c:	3714      	adds	r7, #20
 800553e:	46bd      	mov	sp, r7
 8005540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005544:	4770      	bx	lr
 8005546:	bf00      	nop
 8005548:	40012c00 	.word	0x40012c00
 800554c:	40000400 	.word	0x40000400
 8005550:	40000800 	.word	0x40000800
 8005554:	40000c00 	.word	0x40000c00
 8005558:	40013400 	.word	0x40013400
 800555c:	40014000 	.word	0x40014000
 8005560:	40014400 	.word	0x40014400
 8005564:	40014800 	.word	0x40014800

08005568 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005568:	b480      	push	{r7}
 800556a:	b087      	sub	sp, #28
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
 8005570:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6a1b      	ldr	r3, [r3, #32]
 8005576:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6a1b      	ldr	r3, [r3, #32]
 800557c:	f023 0201 	bic.w	r2, r3, #1
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	685b      	ldr	r3, [r3, #4]
 8005588:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	699b      	ldr	r3, [r3, #24]
 800558e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005596:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800559a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	f023 0303 	bic.w	r3, r3, #3
 80055a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	68fa      	ldr	r2, [r7, #12]
 80055aa:	4313      	orrs	r3, r2
 80055ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80055ae:	697b      	ldr	r3, [r7, #20]
 80055b0:	f023 0302 	bic.w	r3, r3, #2
 80055b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	689b      	ldr	r3, [r3, #8]
 80055ba:	697a      	ldr	r2, [r7, #20]
 80055bc:	4313      	orrs	r3, r2
 80055be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	4a2c      	ldr	r2, [pc, #176]	; (8005674 <TIM_OC1_SetConfig+0x10c>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d00f      	beq.n	80055e8 <TIM_OC1_SetConfig+0x80>
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	4a2b      	ldr	r2, [pc, #172]	; (8005678 <TIM_OC1_SetConfig+0x110>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d00b      	beq.n	80055e8 <TIM_OC1_SetConfig+0x80>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	4a2a      	ldr	r2, [pc, #168]	; (800567c <TIM_OC1_SetConfig+0x114>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d007      	beq.n	80055e8 <TIM_OC1_SetConfig+0x80>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	4a29      	ldr	r2, [pc, #164]	; (8005680 <TIM_OC1_SetConfig+0x118>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d003      	beq.n	80055e8 <TIM_OC1_SetConfig+0x80>
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	4a28      	ldr	r2, [pc, #160]	; (8005684 <TIM_OC1_SetConfig+0x11c>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d10c      	bne.n	8005602 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	f023 0308 	bic.w	r3, r3, #8
 80055ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	68db      	ldr	r3, [r3, #12]
 80055f4:	697a      	ldr	r2, [r7, #20]
 80055f6:	4313      	orrs	r3, r2
 80055f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	f023 0304 	bic.w	r3, r3, #4
 8005600:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	4a1b      	ldr	r2, [pc, #108]	; (8005674 <TIM_OC1_SetConfig+0x10c>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d00f      	beq.n	800562a <TIM_OC1_SetConfig+0xc2>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	4a1a      	ldr	r2, [pc, #104]	; (8005678 <TIM_OC1_SetConfig+0x110>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d00b      	beq.n	800562a <TIM_OC1_SetConfig+0xc2>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	4a19      	ldr	r2, [pc, #100]	; (800567c <TIM_OC1_SetConfig+0x114>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d007      	beq.n	800562a <TIM_OC1_SetConfig+0xc2>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	4a18      	ldr	r2, [pc, #96]	; (8005680 <TIM_OC1_SetConfig+0x118>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d003      	beq.n	800562a <TIM_OC1_SetConfig+0xc2>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	4a17      	ldr	r2, [pc, #92]	; (8005684 <TIM_OC1_SetConfig+0x11c>)
 8005626:	4293      	cmp	r3, r2
 8005628:	d111      	bne.n	800564e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800562a:	693b      	ldr	r3, [r7, #16]
 800562c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005630:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005632:	693b      	ldr	r3, [r7, #16]
 8005634:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005638:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	695b      	ldr	r3, [r3, #20]
 800563e:	693a      	ldr	r2, [r7, #16]
 8005640:	4313      	orrs	r3, r2
 8005642:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	699b      	ldr	r3, [r3, #24]
 8005648:	693a      	ldr	r2, [r7, #16]
 800564a:	4313      	orrs	r3, r2
 800564c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	693a      	ldr	r2, [r7, #16]
 8005652:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	68fa      	ldr	r2, [r7, #12]
 8005658:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	685a      	ldr	r2, [r3, #4]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	697a      	ldr	r2, [r7, #20]
 8005666:	621a      	str	r2, [r3, #32]
}
 8005668:	bf00      	nop
 800566a:	371c      	adds	r7, #28
 800566c:	46bd      	mov	sp, r7
 800566e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005672:	4770      	bx	lr
 8005674:	40012c00 	.word	0x40012c00
 8005678:	40013400 	.word	0x40013400
 800567c:	40014000 	.word	0x40014000
 8005680:	40014400 	.word	0x40014400
 8005684:	40014800 	.word	0x40014800

08005688 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005688:	b480      	push	{r7}
 800568a:	b087      	sub	sp, #28
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
 8005690:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6a1b      	ldr	r3, [r3, #32]
 8005696:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6a1b      	ldr	r3, [r3, #32]
 800569c:	f023 0210 	bic.w	r2, r3, #16
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	685b      	ldr	r3, [r3, #4]
 80056a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	699b      	ldr	r3, [r3, #24]
 80056ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80056b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	021b      	lsls	r3, r3, #8
 80056ca:	68fa      	ldr	r2, [r7, #12]
 80056cc:	4313      	orrs	r3, r2
 80056ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80056d0:	697b      	ldr	r3, [r7, #20]
 80056d2:	f023 0320 	bic.w	r3, r3, #32
 80056d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	689b      	ldr	r3, [r3, #8]
 80056dc:	011b      	lsls	r3, r3, #4
 80056de:	697a      	ldr	r2, [r7, #20]
 80056e0:	4313      	orrs	r3, r2
 80056e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	4a28      	ldr	r2, [pc, #160]	; (8005788 <TIM_OC2_SetConfig+0x100>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d003      	beq.n	80056f4 <TIM_OC2_SetConfig+0x6c>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	4a27      	ldr	r2, [pc, #156]	; (800578c <TIM_OC2_SetConfig+0x104>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d10d      	bne.n	8005710 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80056f4:	697b      	ldr	r3, [r7, #20]
 80056f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80056fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	68db      	ldr	r3, [r3, #12]
 8005700:	011b      	lsls	r3, r3, #4
 8005702:	697a      	ldr	r2, [r7, #20]
 8005704:	4313      	orrs	r3, r2
 8005706:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800570e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	4a1d      	ldr	r2, [pc, #116]	; (8005788 <TIM_OC2_SetConfig+0x100>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d00f      	beq.n	8005738 <TIM_OC2_SetConfig+0xb0>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	4a1c      	ldr	r2, [pc, #112]	; (800578c <TIM_OC2_SetConfig+0x104>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d00b      	beq.n	8005738 <TIM_OC2_SetConfig+0xb0>
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	4a1b      	ldr	r2, [pc, #108]	; (8005790 <TIM_OC2_SetConfig+0x108>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d007      	beq.n	8005738 <TIM_OC2_SetConfig+0xb0>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	4a1a      	ldr	r2, [pc, #104]	; (8005794 <TIM_OC2_SetConfig+0x10c>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d003      	beq.n	8005738 <TIM_OC2_SetConfig+0xb0>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	4a19      	ldr	r2, [pc, #100]	; (8005798 <TIM_OC2_SetConfig+0x110>)
 8005734:	4293      	cmp	r3, r2
 8005736:	d113      	bne.n	8005760 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005738:	693b      	ldr	r3, [r7, #16]
 800573a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800573e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005740:	693b      	ldr	r3, [r7, #16]
 8005742:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005746:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	695b      	ldr	r3, [r3, #20]
 800574c:	009b      	lsls	r3, r3, #2
 800574e:	693a      	ldr	r2, [r7, #16]
 8005750:	4313      	orrs	r3, r2
 8005752:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	699b      	ldr	r3, [r3, #24]
 8005758:	009b      	lsls	r3, r3, #2
 800575a:	693a      	ldr	r2, [r7, #16]
 800575c:	4313      	orrs	r3, r2
 800575e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	693a      	ldr	r2, [r7, #16]
 8005764:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	68fa      	ldr	r2, [r7, #12]
 800576a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	685a      	ldr	r2, [r3, #4]
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	697a      	ldr	r2, [r7, #20]
 8005778:	621a      	str	r2, [r3, #32]
}
 800577a:	bf00      	nop
 800577c:	371c      	adds	r7, #28
 800577e:	46bd      	mov	sp, r7
 8005780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005784:	4770      	bx	lr
 8005786:	bf00      	nop
 8005788:	40012c00 	.word	0x40012c00
 800578c:	40013400 	.word	0x40013400
 8005790:	40014000 	.word	0x40014000
 8005794:	40014400 	.word	0x40014400
 8005798:	40014800 	.word	0x40014800

0800579c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800579c:	b480      	push	{r7}
 800579e:	b087      	sub	sp, #28
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
 80057a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6a1b      	ldr	r3, [r3, #32]
 80057aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6a1b      	ldr	r3, [r3, #32]
 80057b0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	685b      	ldr	r3, [r3, #4]
 80057bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	69db      	ldr	r3, [r3, #28]
 80057c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80057ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	f023 0303 	bic.w	r3, r3, #3
 80057d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	68fa      	ldr	r2, [r7, #12]
 80057de:	4313      	orrs	r3, r2
 80057e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80057e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	689b      	ldr	r3, [r3, #8]
 80057ee:	021b      	lsls	r3, r3, #8
 80057f0:	697a      	ldr	r2, [r7, #20]
 80057f2:	4313      	orrs	r3, r2
 80057f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	4a27      	ldr	r2, [pc, #156]	; (8005898 <TIM_OC3_SetConfig+0xfc>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d003      	beq.n	8005806 <TIM_OC3_SetConfig+0x6a>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	4a26      	ldr	r2, [pc, #152]	; (800589c <TIM_OC3_SetConfig+0x100>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d10d      	bne.n	8005822 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800580c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	68db      	ldr	r3, [r3, #12]
 8005812:	021b      	lsls	r3, r3, #8
 8005814:	697a      	ldr	r2, [r7, #20]
 8005816:	4313      	orrs	r3, r2
 8005818:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005820:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	4a1c      	ldr	r2, [pc, #112]	; (8005898 <TIM_OC3_SetConfig+0xfc>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d00f      	beq.n	800584a <TIM_OC3_SetConfig+0xae>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	4a1b      	ldr	r2, [pc, #108]	; (800589c <TIM_OC3_SetConfig+0x100>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d00b      	beq.n	800584a <TIM_OC3_SetConfig+0xae>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	4a1a      	ldr	r2, [pc, #104]	; (80058a0 <TIM_OC3_SetConfig+0x104>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d007      	beq.n	800584a <TIM_OC3_SetConfig+0xae>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	4a19      	ldr	r2, [pc, #100]	; (80058a4 <TIM_OC3_SetConfig+0x108>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d003      	beq.n	800584a <TIM_OC3_SetConfig+0xae>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	4a18      	ldr	r2, [pc, #96]	; (80058a8 <TIM_OC3_SetConfig+0x10c>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d113      	bne.n	8005872 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800584a:	693b      	ldr	r3, [r7, #16]
 800584c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005850:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005852:	693b      	ldr	r3, [r7, #16]
 8005854:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005858:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	695b      	ldr	r3, [r3, #20]
 800585e:	011b      	lsls	r3, r3, #4
 8005860:	693a      	ldr	r2, [r7, #16]
 8005862:	4313      	orrs	r3, r2
 8005864:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	699b      	ldr	r3, [r3, #24]
 800586a:	011b      	lsls	r3, r3, #4
 800586c:	693a      	ldr	r2, [r7, #16]
 800586e:	4313      	orrs	r3, r2
 8005870:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	693a      	ldr	r2, [r7, #16]
 8005876:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	68fa      	ldr	r2, [r7, #12]
 800587c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	685a      	ldr	r2, [r3, #4]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	697a      	ldr	r2, [r7, #20]
 800588a:	621a      	str	r2, [r3, #32]
}
 800588c:	bf00      	nop
 800588e:	371c      	adds	r7, #28
 8005890:	46bd      	mov	sp, r7
 8005892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005896:	4770      	bx	lr
 8005898:	40012c00 	.word	0x40012c00
 800589c:	40013400 	.word	0x40013400
 80058a0:	40014000 	.word	0x40014000
 80058a4:	40014400 	.word	0x40014400
 80058a8:	40014800 	.word	0x40014800

080058ac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b087      	sub	sp, #28
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
 80058b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6a1b      	ldr	r3, [r3, #32]
 80058ba:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6a1b      	ldr	r3, [r3, #32]
 80058c0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	685b      	ldr	r3, [r3, #4]
 80058cc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	69db      	ldr	r3, [r3, #28]
 80058d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80058da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80058de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	021b      	lsls	r3, r3, #8
 80058ee:	68fa      	ldr	r2, [r7, #12]
 80058f0:	4313      	orrs	r3, r2
 80058f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80058fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	689b      	ldr	r3, [r3, #8]
 8005900:	031b      	lsls	r3, r3, #12
 8005902:	693a      	ldr	r2, [r7, #16]
 8005904:	4313      	orrs	r3, r2
 8005906:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	4a18      	ldr	r2, [pc, #96]	; (800596c <TIM_OC4_SetConfig+0xc0>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d00f      	beq.n	8005930 <TIM_OC4_SetConfig+0x84>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	4a17      	ldr	r2, [pc, #92]	; (8005970 <TIM_OC4_SetConfig+0xc4>)
 8005914:	4293      	cmp	r3, r2
 8005916:	d00b      	beq.n	8005930 <TIM_OC4_SetConfig+0x84>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	4a16      	ldr	r2, [pc, #88]	; (8005974 <TIM_OC4_SetConfig+0xc8>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d007      	beq.n	8005930 <TIM_OC4_SetConfig+0x84>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	4a15      	ldr	r2, [pc, #84]	; (8005978 <TIM_OC4_SetConfig+0xcc>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d003      	beq.n	8005930 <TIM_OC4_SetConfig+0x84>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	4a14      	ldr	r2, [pc, #80]	; (800597c <TIM_OC4_SetConfig+0xd0>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d109      	bne.n	8005944 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005930:	697b      	ldr	r3, [r7, #20]
 8005932:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005936:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	695b      	ldr	r3, [r3, #20]
 800593c:	019b      	lsls	r3, r3, #6
 800593e:	697a      	ldr	r2, [r7, #20]
 8005940:	4313      	orrs	r3, r2
 8005942:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	697a      	ldr	r2, [r7, #20]
 8005948:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	68fa      	ldr	r2, [r7, #12]
 800594e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	685a      	ldr	r2, [r3, #4]
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	693a      	ldr	r2, [r7, #16]
 800595c:	621a      	str	r2, [r3, #32]
}
 800595e:	bf00      	nop
 8005960:	371c      	adds	r7, #28
 8005962:	46bd      	mov	sp, r7
 8005964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005968:	4770      	bx	lr
 800596a:	bf00      	nop
 800596c:	40012c00 	.word	0x40012c00
 8005970:	40013400 	.word	0x40013400
 8005974:	40014000 	.word	0x40014000
 8005978:	40014400 	.word	0x40014400
 800597c:	40014800 	.word	0x40014800

08005980 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005980:	b480      	push	{r7}
 8005982:	b087      	sub	sp, #28
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
 8005988:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6a1b      	ldr	r3, [r3, #32]
 800598e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6a1b      	ldr	r3, [r3, #32]
 8005994:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80059ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	68fa      	ldr	r2, [r7, #12]
 80059ba:	4313      	orrs	r3, r2
 80059bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80059be:	693b      	ldr	r3, [r7, #16]
 80059c0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80059c4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	689b      	ldr	r3, [r3, #8]
 80059ca:	041b      	lsls	r3, r3, #16
 80059cc:	693a      	ldr	r2, [r7, #16]
 80059ce:	4313      	orrs	r3, r2
 80059d0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	4a17      	ldr	r2, [pc, #92]	; (8005a34 <TIM_OC5_SetConfig+0xb4>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d00f      	beq.n	80059fa <TIM_OC5_SetConfig+0x7a>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	4a16      	ldr	r2, [pc, #88]	; (8005a38 <TIM_OC5_SetConfig+0xb8>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d00b      	beq.n	80059fa <TIM_OC5_SetConfig+0x7a>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	4a15      	ldr	r2, [pc, #84]	; (8005a3c <TIM_OC5_SetConfig+0xbc>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d007      	beq.n	80059fa <TIM_OC5_SetConfig+0x7a>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	4a14      	ldr	r2, [pc, #80]	; (8005a40 <TIM_OC5_SetConfig+0xc0>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d003      	beq.n	80059fa <TIM_OC5_SetConfig+0x7a>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	4a13      	ldr	r2, [pc, #76]	; (8005a44 <TIM_OC5_SetConfig+0xc4>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d109      	bne.n	8005a0e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80059fa:	697b      	ldr	r3, [r7, #20]
 80059fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a00:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	695b      	ldr	r3, [r3, #20]
 8005a06:	021b      	lsls	r3, r3, #8
 8005a08:	697a      	ldr	r2, [r7, #20]
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	697a      	ldr	r2, [r7, #20]
 8005a12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	68fa      	ldr	r2, [r7, #12]
 8005a18:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	685a      	ldr	r2, [r3, #4]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	693a      	ldr	r2, [r7, #16]
 8005a26:	621a      	str	r2, [r3, #32]
}
 8005a28:	bf00      	nop
 8005a2a:	371c      	adds	r7, #28
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a32:	4770      	bx	lr
 8005a34:	40012c00 	.word	0x40012c00
 8005a38:	40013400 	.word	0x40013400
 8005a3c:	40014000 	.word	0x40014000
 8005a40:	40014400 	.word	0x40014400
 8005a44:	40014800 	.word	0x40014800

08005a48 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b087      	sub	sp, #28
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
 8005a50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6a1b      	ldr	r3, [r3, #32]
 8005a56:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6a1b      	ldr	r3, [r3, #32]
 8005a5c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	685b      	ldr	r3, [r3, #4]
 8005a68:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005a76:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	021b      	lsls	r3, r3, #8
 8005a82:	68fa      	ldr	r2, [r7, #12]
 8005a84:	4313      	orrs	r3, r2
 8005a86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005a88:	693b      	ldr	r3, [r7, #16]
 8005a8a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005a8e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	689b      	ldr	r3, [r3, #8]
 8005a94:	051b      	lsls	r3, r3, #20
 8005a96:	693a      	ldr	r2, [r7, #16]
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	4a18      	ldr	r2, [pc, #96]	; (8005b00 <TIM_OC6_SetConfig+0xb8>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d00f      	beq.n	8005ac4 <TIM_OC6_SetConfig+0x7c>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	4a17      	ldr	r2, [pc, #92]	; (8005b04 <TIM_OC6_SetConfig+0xbc>)
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d00b      	beq.n	8005ac4 <TIM_OC6_SetConfig+0x7c>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	4a16      	ldr	r2, [pc, #88]	; (8005b08 <TIM_OC6_SetConfig+0xc0>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d007      	beq.n	8005ac4 <TIM_OC6_SetConfig+0x7c>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	4a15      	ldr	r2, [pc, #84]	; (8005b0c <TIM_OC6_SetConfig+0xc4>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d003      	beq.n	8005ac4 <TIM_OC6_SetConfig+0x7c>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	4a14      	ldr	r2, [pc, #80]	; (8005b10 <TIM_OC6_SetConfig+0xc8>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d109      	bne.n	8005ad8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005ac4:	697b      	ldr	r3, [r7, #20]
 8005ac6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005aca:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	695b      	ldr	r3, [r3, #20]
 8005ad0:	029b      	lsls	r3, r3, #10
 8005ad2:	697a      	ldr	r2, [r7, #20]
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	697a      	ldr	r2, [r7, #20]
 8005adc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	68fa      	ldr	r2, [r7, #12]
 8005ae2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	685a      	ldr	r2, [r3, #4]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	693a      	ldr	r2, [r7, #16]
 8005af0:	621a      	str	r2, [r3, #32]
}
 8005af2:	bf00      	nop
 8005af4:	371c      	adds	r7, #28
 8005af6:	46bd      	mov	sp, r7
 8005af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afc:	4770      	bx	lr
 8005afe:	bf00      	nop
 8005b00:	40012c00 	.word	0x40012c00
 8005b04:	40013400 	.word	0x40013400
 8005b08:	40014000 	.word	0x40014000
 8005b0c:	40014400 	.word	0x40014400
 8005b10:	40014800 	.word	0x40014800

08005b14 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b086      	sub	sp, #24
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
 8005b1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b1e:	2300      	movs	r3, #0
 8005b20:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	689b      	ldr	r3, [r3, #8]
 8005b28:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b2a:	693b      	ldr	r3, [r7, #16]
 8005b2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b30:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	693a      	ldr	r2, [r7, #16]
 8005b38:	4313      	orrs	r3, r2
 8005b3a:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005b3c:	693b      	ldr	r3, [r7, #16]
 8005b3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b42:	f023 0307 	bic.w	r3, r3, #7
 8005b46:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	693a      	ldr	r2, [r7, #16]
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	693a      	ldr	r2, [r7, #16]
 8005b58:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	2b70      	cmp	r3, #112	; 0x70
 8005b60:	d01a      	beq.n	8005b98 <TIM_SlaveTimer_SetConfig+0x84>
 8005b62:	2b70      	cmp	r3, #112	; 0x70
 8005b64:	d860      	bhi.n	8005c28 <TIM_SlaveTimer_SetConfig+0x114>
 8005b66:	2b60      	cmp	r3, #96	; 0x60
 8005b68:	d054      	beq.n	8005c14 <TIM_SlaveTimer_SetConfig+0x100>
 8005b6a:	2b60      	cmp	r3, #96	; 0x60
 8005b6c:	d85c      	bhi.n	8005c28 <TIM_SlaveTimer_SetConfig+0x114>
 8005b6e:	2b50      	cmp	r3, #80	; 0x50
 8005b70:	d046      	beq.n	8005c00 <TIM_SlaveTimer_SetConfig+0xec>
 8005b72:	2b50      	cmp	r3, #80	; 0x50
 8005b74:	d858      	bhi.n	8005c28 <TIM_SlaveTimer_SetConfig+0x114>
 8005b76:	2b40      	cmp	r3, #64	; 0x40
 8005b78:	d019      	beq.n	8005bae <TIM_SlaveTimer_SetConfig+0x9a>
 8005b7a:	2b40      	cmp	r3, #64	; 0x40
 8005b7c:	d854      	bhi.n	8005c28 <TIM_SlaveTimer_SetConfig+0x114>
 8005b7e:	2b30      	cmp	r3, #48	; 0x30
 8005b80:	d055      	beq.n	8005c2e <TIM_SlaveTimer_SetConfig+0x11a>
 8005b82:	2b30      	cmp	r3, #48	; 0x30
 8005b84:	d850      	bhi.n	8005c28 <TIM_SlaveTimer_SetConfig+0x114>
 8005b86:	2b20      	cmp	r3, #32
 8005b88:	d051      	beq.n	8005c2e <TIM_SlaveTimer_SetConfig+0x11a>
 8005b8a:	2b20      	cmp	r3, #32
 8005b8c:	d84c      	bhi.n	8005c28 <TIM_SlaveTimer_SetConfig+0x114>
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d04d      	beq.n	8005c2e <TIM_SlaveTimer_SetConfig+0x11a>
 8005b92:	2b10      	cmp	r3, #16
 8005b94:	d04b      	beq.n	8005c2e <TIM_SlaveTimer_SetConfig+0x11a>
 8005b96:	e047      	b.n	8005c28 <TIM_SlaveTimer_SetConfig+0x114>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8005ba8:	f000 f9e6 	bl	8005f78 <TIM_ETR_SetConfig>
      break;
 8005bac:	e040      	b.n	8005c30 <TIM_SlaveTimer_SetConfig+0x11c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	2b05      	cmp	r3, #5
 8005bb4:	d101      	bne.n	8005bba <TIM_SlaveTimer_SetConfig+0xa6>
      {
        return HAL_ERROR;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e03b      	b.n	8005c32 <TIM_SlaveTimer_SetConfig+0x11e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	6a1b      	ldr	r3, [r3, #32]
 8005bc0:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	6a1a      	ldr	r2, [r3, #32]
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f022 0201 	bic.w	r2, r2, #1
 8005bd0:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	699b      	ldr	r3, [r3, #24]
 8005bd8:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005bda:	68bb      	ldr	r3, [r7, #8]
 8005bdc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005be0:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	691b      	ldr	r3, [r3, #16]
 8005be6:	011b      	lsls	r3, r3, #4
 8005be8:	68ba      	ldr	r2, [r7, #8]
 8005bea:	4313      	orrs	r3, r2
 8005bec:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	68ba      	ldr	r2, [r7, #8]
 8005bf4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	68fa      	ldr	r2, [r7, #12]
 8005bfc:	621a      	str	r2, [r3, #32]
      break;
 8005bfe:	e017      	b.n	8005c30 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c0c:	461a      	mov	r2, r3
 8005c0e:	f000 f883 	bl	8005d18 <TIM_TI1_ConfigInputStage>
      break;
 8005c12:	e00d      	b.n	8005c30 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c20:	461a      	mov	r2, r3
 8005c22:	f000 f8e5 	bl	8005df0 <TIM_TI2_ConfigInputStage>
      break;
 8005c26:	e003      	b.n	8005c30 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8005c28:	2301      	movs	r3, #1
 8005c2a:	75fb      	strb	r3, [r7, #23]
      break;
 8005c2c:	e000      	b.n	8005c30 <TIM_SlaveTimer_SetConfig+0x11c>
      break;
 8005c2e:	bf00      	nop
  }

  return status;
 8005c30:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c32:	4618      	mov	r0, r3
 8005c34:	3718      	adds	r7, #24
 8005c36:	46bd      	mov	sp, r7
 8005c38:	bd80      	pop	{r7, pc}
	...

08005c3c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b087      	sub	sp, #28
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	60f8      	str	r0, [r7, #12]
 8005c44:	60b9      	str	r1, [r7, #8]
 8005c46:	607a      	str	r2, [r7, #4]
 8005c48:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	6a1b      	ldr	r3, [r3, #32]
 8005c4e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	6a1b      	ldr	r3, [r3, #32]
 8005c54:	f023 0201 	bic.w	r2, r3, #1
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	699b      	ldr	r3, [r3, #24]
 8005c60:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	4a26      	ldr	r2, [pc, #152]	; (8005d00 <TIM_TI1_SetConfig+0xc4>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d017      	beq.n	8005c9a <TIM_TI1_SetConfig+0x5e>
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c70:	d013      	beq.n	8005c9a <TIM_TI1_SetConfig+0x5e>
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	4a23      	ldr	r2, [pc, #140]	; (8005d04 <TIM_TI1_SetConfig+0xc8>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d00f      	beq.n	8005c9a <TIM_TI1_SetConfig+0x5e>
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	4a22      	ldr	r2, [pc, #136]	; (8005d08 <TIM_TI1_SetConfig+0xcc>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d00b      	beq.n	8005c9a <TIM_TI1_SetConfig+0x5e>
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	4a21      	ldr	r2, [pc, #132]	; (8005d0c <TIM_TI1_SetConfig+0xd0>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d007      	beq.n	8005c9a <TIM_TI1_SetConfig+0x5e>
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	4a20      	ldr	r2, [pc, #128]	; (8005d10 <TIM_TI1_SetConfig+0xd4>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d003      	beq.n	8005c9a <TIM_TI1_SetConfig+0x5e>
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	4a1f      	ldr	r2, [pc, #124]	; (8005d14 <TIM_TI1_SetConfig+0xd8>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d101      	bne.n	8005c9e <TIM_TI1_SetConfig+0x62>
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	e000      	b.n	8005ca0 <TIM_TI1_SetConfig+0x64>
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d008      	beq.n	8005cb6 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005ca4:	697b      	ldr	r3, [r7, #20]
 8005ca6:	f023 0303 	bic.w	r3, r3, #3
 8005caa:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005cac:	697a      	ldr	r2, [r7, #20]
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	4313      	orrs	r3, r2
 8005cb2:	617b      	str	r3, [r7, #20]
 8005cb4:	e003      	b.n	8005cbe <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005cb6:	697b      	ldr	r3, [r7, #20]
 8005cb8:	f043 0301 	orr.w	r3, r3, #1
 8005cbc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005cbe:	697b      	ldr	r3, [r7, #20]
 8005cc0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005cc4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	011b      	lsls	r3, r3, #4
 8005cca:	b2db      	uxtb	r3, r3
 8005ccc:	697a      	ldr	r2, [r7, #20]
 8005cce:	4313      	orrs	r3, r2
 8005cd0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005cd2:	693b      	ldr	r3, [r7, #16]
 8005cd4:	f023 030a 	bic.w	r3, r3, #10
 8005cd8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005cda:	68bb      	ldr	r3, [r7, #8]
 8005cdc:	f003 030a 	and.w	r3, r3, #10
 8005ce0:	693a      	ldr	r2, [r7, #16]
 8005ce2:	4313      	orrs	r3, r2
 8005ce4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	697a      	ldr	r2, [r7, #20]
 8005cea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	693a      	ldr	r2, [r7, #16]
 8005cf0:	621a      	str	r2, [r3, #32]
}
 8005cf2:	bf00      	nop
 8005cf4:	371c      	adds	r7, #28
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfc:	4770      	bx	lr
 8005cfe:	bf00      	nop
 8005d00:	40012c00 	.word	0x40012c00
 8005d04:	40000400 	.word	0x40000400
 8005d08:	40000800 	.word	0x40000800
 8005d0c:	40000c00 	.word	0x40000c00
 8005d10:	40013400 	.word	0x40013400
 8005d14:	40014000 	.word	0x40014000

08005d18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b087      	sub	sp, #28
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	60f8      	str	r0, [r7, #12]
 8005d20:	60b9      	str	r1, [r7, #8]
 8005d22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	6a1b      	ldr	r3, [r3, #32]
 8005d28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	6a1b      	ldr	r3, [r3, #32]
 8005d2e:	f023 0201 	bic.w	r2, r3, #1
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	699b      	ldr	r3, [r3, #24]
 8005d3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	011b      	lsls	r3, r3, #4
 8005d48:	693a      	ldr	r2, [r7, #16]
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	f023 030a 	bic.w	r3, r3, #10
 8005d54:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005d56:	697a      	ldr	r2, [r7, #20]
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	693a      	ldr	r2, [r7, #16]
 8005d62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	697a      	ldr	r2, [r7, #20]
 8005d68:	621a      	str	r2, [r3, #32]
}
 8005d6a:	bf00      	nop
 8005d6c:	371c      	adds	r7, #28
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d74:	4770      	bx	lr

08005d76 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005d76:	b480      	push	{r7}
 8005d78:	b087      	sub	sp, #28
 8005d7a:	af00      	add	r7, sp, #0
 8005d7c:	60f8      	str	r0, [r7, #12]
 8005d7e:	60b9      	str	r1, [r7, #8]
 8005d80:	607a      	str	r2, [r7, #4]
 8005d82:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	6a1b      	ldr	r3, [r3, #32]
 8005d88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	6a1b      	ldr	r3, [r3, #32]
 8005d8e:	f023 0210 	bic.w	r2, r3, #16
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	699b      	ldr	r3, [r3, #24]
 8005d9a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005da2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	021b      	lsls	r3, r3, #8
 8005da8:	693a      	ldr	r2, [r7, #16]
 8005daa:	4313      	orrs	r3, r2
 8005dac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005dae:	693b      	ldr	r3, [r7, #16]
 8005db0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005db4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	031b      	lsls	r3, r3, #12
 8005dba:	b29b      	uxth	r3, r3
 8005dbc:	693a      	ldr	r2, [r7, #16]
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005dc2:	697b      	ldr	r3, [r7, #20]
 8005dc4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005dc8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	011b      	lsls	r3, r3, #4
 8005dce:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005dd2:	697a      	ldr	r2, [r7, #20]
 8005dd4:	4313      	orrs	r3, r2
 8005dd6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	693a      	ldr	r2, [r7, #16]
 8005ddc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	697a      	ldr	r2, [r7, #20]
 8005de2:	621a      	str	r2, [r3, #32]
}
 8005de4:	bf00      	nop
 8005de6:	371c      	adds	r7, #28
 8005de8:	46bd      	mov	sp, r7
 8005dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dee:	4770      	bx	lr

08005df0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005df0:	b480      	push	{r7}
 8005df2:	b087      	sub	sp, #28
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	60f8      	str	r0, [r7, #12]
 8005df8:	60b9      	str	r1, [r7, #8]
 8005dfa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	6a1b      	ldr	r3, [r3, #32]
 8005e00:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	6a1b      	ldr	r3, [r3, #32]
 8005e06:	f023 0210 	bic.w	r2, r3, #16
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	699b      	ldr	r3, [r3, #24]
 8005e12:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e14:	693b      	ldr	r3, [r7, #16]
 8005e16:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005e1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	031b      	lsls	r3, r3, #12
 8005e20:	693a      	ldr	r2, [r7, #16]
 8005e22:	4313      	orrs	r3, r2
 8005e24:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005e2c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	011b      	lsls	r3, r3, #4
 8005e32:	697a      	ldr	r2, [r7, #20]
 8005e34:	4313      	orrs	r3, r2
 8005e36:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	693a      	ldr	r2, [r7, #16]
 8005e3c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	697a      	ldr	r2, [r7, #20]
 8005e42:	621a      	str	r2, [r3, #32]
}
 8005e44:	bf00      	nop
 8005e46:	371c      	adds	r7, #28
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4e:	4770      	bx	lr

08005e50 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005e50:	b480      	push	{r7}
 8005e52:	b087      	sub	sp, #28
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	60f8      	str	r0, [r7, #12]
 8005e58:	60b9      	str	r1, [r7, #8]
 8005e5a:	607a      	str	r2, [r7, #4]
 8005e5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	6a1b      	ldr	r3, [r3, #32]
 8005e62:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	6a1b      	ldr	r3, [r3, #32]
 8005e68:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	69db      	ldr	r3, [r3, #28]
 8005e74:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005e76:	693b      	ldr	r3, [r7, #16]
 8005e78:	f023 0303 	bic.w	r3, r3, #3
 8005e7c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8005e7e:	693a      	ldr	r2, [r7, #16]
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	4313      	orrs	r3, r2
 8005e84:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005e86:	693b      	ldr	r3, [r7, #16]
 8005e88:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005e8c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	011b      	lsls	r3, r3, #4
 8005e92:	b2db      	uxtb	r3, r3
 8005e94:	693a      	ldr	r2, [r7, #16]
 8005e96:	4313      	orrs	r3, r2
 8005e98:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8005ea0:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	021b      	lsls	r3, r3, #8
 8005ea6:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8005eaa:	697a      	ldr	r2, [r7, #20]
 8005eac:	4313      	orrs	r3, r2
 8005eae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	693a      	ldr	r2, [r7, #16]
 8005eb4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	697a      	ldr	r2, [r7, #20]
 8005eba:	621a      	str	r2, [r3, #32]
}
 8005ebc:	bf00      	nop
 8005ebe:	371c      	adds	r7, #28
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec6:	4770      	bx	lr

08005ec8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b087      	sub	sp, #28
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	60f8      	str	r0, [r7, #12]
 8005ed0:	60b9      	str	r1, [r7, #8]
 8005ed2:	607a      	str	r2, [r7, #4]
 8005ed4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	6a1b      	ldr	r3, [r3, #32]
 8005eda:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	6a1b      	ldr	r3, [r3, #32]
 8005ee0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	69db      	ldr	r3, [r3, #28]
 8005eec:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005eee:	693b      	ldr	r3, [r7, #16]
 8005ef0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ef4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	021b      	lsls	r3, r3, #8
 8005efa:	693a      	ldr	r2, [r7, #16]
 8005efc:	4313      	orrs	r3, r2
 8005efe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005f00:	693b      	ldr	r3, [r7, #16]
 8005f02:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005f06:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	031b      	lsls	r3, r3, #12
 8005f0c:	b29b      	uxth	r3, r3
 8005f0e:	693a      	ldr	r2, [r7, #16]
 8005f10:	4313      	orrs	r3, r2
 8005f12:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005f14:	697b      	ldr	r3, [r7, #20]
 8005f16:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8005f1a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	031b      	lsls	r3, r3, #12
 8005f20:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005f24:	697a      	ldr	r2, [r7, #20]
 8005f26:	4313      	orrs	r3, r2
 8005f28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	693a      	ldr	r2, [r7, #16]
 8005f2e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	697a      	ldr	r2, [r7, #20]
 8005f34:	621a      	str	r2, [r3, #32]
}
 8005f36:	bf00      	nop
 8005f38:	371c      	adds	r7, #28
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f40:	4770      	bx	lr

08005f42 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005f42:	b480      	push	{r7}
 8005f44:	b085      	sub	sp, #20
 8005f46:	af00      	add	r7, sp, #0
 8005f48:	6078      	str	r0, [r7, #4]
 8005f4a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	689b      	ldr	r3, [r3, #8]
 8005f50:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f58:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005f5a:	683a      	ldr	r2, [r7, #0]
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	f043 0307 	orr.w	r3, r3, #7
 8005f64:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	68fa      	ldr	r2, [r7, #12]
 8005f6a:	609a      	str	r2, [r3, #8]
}
 8005f6c:	bf00      	nop
 8005f6e:	3714      	adds	r7, #20
 8005f70:	46bd      	mov	sp, r7
 8005f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f76:	4770      	bx	lr

08005f78 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005f78:	b480      	push	{r7}
 8005f7a:	b087      	sub	sp, #28
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	60f8      	str	r0, [r7, #12]
 8005f80:	60b9      	str	r1, [r7, #8]
 8005f82:	607a      	str	r2, [r7, #4]
 8005f84:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	689b      	ldr	r3, [r3, #8]
 8005f8a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005f92:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	021a      	lsls	r2, r3, #8
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	431a      	orrs	r2, r3
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	697a      	ldr	r2, [r7, #20]
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	697a      	ldr	r2, [r7, #20]
 8005faa:	609a      	str	r2, [r3, #8]
}
 8005fac:	bf00      	nop
 8005fae:	371c      	adds	r7, #28
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb6:	4770      	bx	lr

08005fb8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005fb8:	b480      	push	{r7}
 8005fba:	b087      	sub	sp, #28
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	60f8      	str	r0, [r7, #12]
 8005fc0:	60b9      	str	r1, [r7, #8]
 8005fc2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005fc4:	68bb      	ldr	r3, [r7, #8]
 8005fc6:	f003 031f 	and.w	r3, r3, #31
 8005fca:	2201      	movs	r2, #1
 8005fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8005fd0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	6a1a      	ldr	r2, [r3, #32]
 8005fd6:	697b      	ldr	r3, [r7, #20]
 8005fd8:	43db      	mvns	r3, r3
 8005fda:	401a      	ands	r2, r3
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	6a1a      	ldr	r2, [r3, #32]
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	f003 031f 	and.w	r3, r3, #31
 8005fea:	6879      	ldr	r1, [r7, #4]
 8005fec:	fa01 f303 	lsl.w	r3, r1, r3
 8005ff0:	431a      	orrs	r2, r3
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	621a      	str	r2, [r3, #32]
}
 8005ff6:	bf00      	nop
 8005ff8:	371c      	adds	r7, #28
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006000:	4770      	bx	lr
	...

08006004 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006004:	b480      	push	{r7}
 8006006:	b085      	sub	sp, #20
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
 800600c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006014:	2b01      	cmp	r3, #1
 8006016:	d101      	bne.n	800601c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006018:	2302      	movs	r3, #2
 800601a:	e068      	b.n	80060ee <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2201      	movs	r2, #1
 8006020:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2202      	movs	r2, #2
 8006028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	685b      	ldr	r3, [r3, #4]
 8006032:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	689b      	ldr	r3, [r3, #8]
 800603a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a2e      	ldr	r2, [pc, #184]	; (80060fc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d004      	beq.n	8006050 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4a2d      	ldr	r2, [pc, #180]	; (8006100 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d108      	bne.n	8006062 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006056:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	68fa      	ldr	r2, [r7, #12]
 800605e:	4313      	orrs	r3, r2
 8006060:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006068:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	68fa      	ldr	r2, [r7, #12]
 8006070:	4313      	orrs	r3, r2
 8006072:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	68fa      	ldr	r2, [r7, #12]
 800607a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4a1e      	ldr	r2, [pc, #120]	; (80060fc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d01d      	beq.n	80060c2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800608e:	d018      	beq.n	80060c2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a1b      	ldr	r2, [pc, #108]	; (8006104 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d013      	beq.n	80060c2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	4a1a      	ldr	r2, [pc, #104]	; (8006108 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d00e      	beq.n	80060c2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	4a18      	ldr	r2, [pc, #96]	; (800610c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d009      	beq.n	80060c2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4a13      	ldr	r2, [pc, #76]	; (8006100 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d004      	beq.n	80060c2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	4a14      	ldr	r2, [pc, #80]	; (8006110 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d10c      	bne.n	80060dc <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80060c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	689b      	ldr	r3, [r3, #8]
 80060ce:	68ba      	ldr	r2, [r7, #8]
 80060d0:	4313      	orrs	r3, r2
 80060d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	68ba      	ldr	r2, [r7, #8]
 80060da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2201      	movs	r2, #1
 80060e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2200      	movs	r2, #0
 80060e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80060ec:	2300      	movs	r3, #0
}
 80060ee:	4618      	mov	r0, r3
 80060f0:	3714      	adds	r7, #20
 80060f2:	46bd      	mov	sp, r7
 80060f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f8:	4770      	bx	lr
 80060fa:	bf00      	nop
 80060fc:	40012c00 	.word	0x40012c00
 8006100:	40013400 	.word	0x40013400
 8006104:	40000400 	.word	0x40000400
 8006108:	40000800 	.word	0x40000800
 800610c:	40000c00 	.word	0x40000c00
 8006110:	40014000 	.word	0x40014000

08006114 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006114:	b480      	push	{r7}
 8006116:	b083      	sub	sp, #12
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800611c:	bf00      	nop
 800611e:	370c      	adds	r7, #12
 8006120:	46bd      	mov	sp, r7
 8006122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006126:	4770      	bx	lr

08006128 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006128:	b480      	push	{r7}
 800612a:	b083      	sub	sp, #12
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006130:	bf00      	nop
 8006132:	370c      	adds	r7, #12
 8006134:	46bd      	mov	sp, r7
 8006136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613a:	4770      	bx	lr

0800613c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800613c:	b480      	push	{r7}
 800613e:	b083      	sub	sp, #12
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006144:	bf00      	nop
 8006146:	370c      	adds	r7, #12
 8006148:	46bd      	mov	sp, r7
 800614a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614e:	4770      	bx	lr

08006150 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b082      	sub	sp, #8
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d101      	bne.n	8006162 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800615e:	2301      	movs	r3, #1
 8006160:	e040      	b.n	80061e4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006166:	2b00      	cmp	r3, #0
 8006168:	d106      	bne.n	8006178 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2200      	movs	r2, #0
 800616e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006172:	6878      	ldr	r0, [r7, #4]
 8006174:	f7fc f93e 	bl	80023f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2224      	movs	r2, #36	; 0x24
 800617c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	681a      	ldr	r2, [r3, #0]
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f022 0201 	bic.w	r2, r2, #1
 800618c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006192:	2b00      	cmp	r3, #0
 8006194:	d002      	beq.n	800619c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	f000 fc34 	bl	8006a04 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800619c:	6878      	ldr	r0, [r7, #4]
 800619e:	f000 f979 	bl	8006494 <UART_SetConfig>
 80061a2:	4603      	mov	r3, r0
 80061a4:	2b01      	cmp	r3, #1
 80061a6:	d101      	bne.n	80061ac <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80061a8:	2301      	movs	r3, #1
 80061aa:	e01b      	b.n	80061e4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	685a      	ldr	r2, [r3, #4]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80061ba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	689a      	ldr	r2, [r3, #8]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80061ca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	681a      	ldr	r2, [r3, #0]
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f042 0201 	orr.w	r2, r2, #1
 80061da:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80061dc:	6878      	ldr	r0, [r7, #4]
 80061de:	f000 fcb3 	bl	8006b48 <UART_CheckIdleState>
 80061e2:	4603      	mov	r3, r0
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	3708      	adds	r7, #8
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bd80      	pop	{r7, pc}

080061ec <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	b08a      	sub	sp, #40	; 0x28
 80061f0:	af02      	add	r7, sp, #8
 80061f2:	60f8      	str	r0, [r7, #12]
 80061f4:	60b9      	str	r1, [r7, #8]
 80061f6:	603b      	str	r3, [r7, #0]
 80061f8:	4613      	mov	r3, r2
 80061fa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006200:	2b20      	cmp	r3, #32
 8006202:	d178      	bne.n	80062f6 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006204:	68bb      	ldr	r3, [r7, #8]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d002      	beq.n	8006210 <HAL_UART_Transmit+0x24>
 800620a:	88fb      	ldrh	r3, [r7, #6]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d101      	bne.n	8006214 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006210:	2301      	movs	r3, #1
 8006212:	e071      	b.n	80062f8 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	2200      	movs	r2, #0
 8006218:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2221      	movs	r2, #33	; 0x21
 8006220:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006222:	f7fc f999 	bl	8002558 <HAL_GetTick>
 8006226:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	88fa      	ldrh	r2, [r7, #6]
 800622c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	88fa      	ldrh	r2, [r7, #6]
 8006234:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	689b      	ldr	r3, [r3, #8]
 800623c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006240:	d108      	bne.n	8006254 <HAL_UART_Transmit+0x68>
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	691b      	ldr	r3, [r3, #16]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d104      	bne.n	8006254 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800624a:	2300      	movs	r3, #0
 800624c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	61bb      	str	r3, [r7, #24]
 8006252:	e003      	b.n	800625c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006254:	68bb      	ldr	r3, [r7, #8]
 8006256:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006258:	2300      	movs	r3, #0
 800625a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800625c:	e030      	b.n	80062c0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	9300      	str	r3, [sp, #0]
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	2200      	movs	r2, #0
 8006266:	2180      	movs	r1, #128	; 0x80
 8006268:	68f8      	ldr	r0, [r7, #12]
 800626a:	f000 fd15 	bl	8006c98 <UART_WaitOnFlagUntilTimeout>
 800626e:	4603      	mov	r3, r0
 8006270:	2b00      	cmp	r3, #0
 8006272:	d004      	beq.n	800627e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	2220      	movs	r2, #32
 8006278:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800627a:	2303      	movs	r3, #3
 800627c:	e03c      	b.n	80062f8 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 800627e:	69fb      	ldr	r3, [r7, #28]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d10b      	bne.n	800629c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006284:	69bb      	ldr	r3, [r7, #24]
 8006286:	881a      	ldrh	r2, [r3, #0]
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006290:	b292      	uxth	r2, r2
 8006292:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006294:	69bb      	ldr	r3, [r7, #24]
 8006296:	3302      	adds	r3, #2
 8006298:	61bb      	str	r3, [r7, #24]
 800629a:	e008      	b.n	80062ae <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800629c:	69fb      	ldr	r3, [r7, #28]
 800629e:	781a      	ldrb	r2, [r3, #0]
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	b292      	uxth	r2, r2
 80062a6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80062a8:	69fb      	ldr	r3, [r7, #28]
 80062aa:	3301      	adds	r3, #1
 80062ac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80062b4:	b29b      	uxth	r3, r3
 80062b6:	3b01      	subs	r3, #1
 80062b8:	b29a      	uxth	r2, r3
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80062c6:	b29b      	uxth	r3, r3
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d1c8      	bne.n	800625e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	9300      	str	r3, [sp, #0]
 80062d0:	697b      	ldr	r3, [r7, #20]
 80062d2:	2200      	movs	r2, #0
 80062d4:	2140      	movs	r1, #64	; 0x40
 80062d6:	68f8      	ldr	r0, [r7, #12]
 80062d8:	f000 fcde 	bl	8006c98 <UART_WaitOnFlagUntilTimeout>
 80062dc:	4603      	mov	r3, r0
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d004      	beq.n	80062ec <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	2220      	movs	r2, #32
 80062e6:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80062e8:	2303      	movs	r3, #3
 80062ea:	e005      	b.n	80062f8 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	2220      	movs	r2, #32
 80062f0:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80062f2:	2300      	movs	r3, #0
 80062f4:	e000      	b.n	80062f8 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80062f6:	2302      	movs	r3, #2
  }
}
 80062f8:	4618      	mov	r0, r3
 80062fa:	3720      	adds	r7, #32
 80062fc:	46bd      	mov	sp, r7
 80062fe:	bd80      	pop	{r7, pc}

08006300 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b08a      	sub	sp, #40	; 0x28
 8006304:	af02      	add	r7, sp, #8
 8006306:	60f8      	str	r0, [r7, #12]
 8006308:	60b9      	str	r1, [r7, #8]
 800630a:	603b      	str	r3, [r7, #0]
 800630c:	4613      	mov	r3, r2
 800630e:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006316:	2b20      	cmp	r3, #32
 8006318:	f040 80b6 	bne.w	8006488 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d002      	beq.n	8006328 <HAL_UART_Receive+0x28>
 8006322:	88fb      	ldrh	r3, [r7, #6]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d101      	bne.n	800632c <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8006328:	2301      	movs	r3, #1
 800632a:	e0ae      	b.n	800648a <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	2200      	movs	r2, #0
 8006330:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2222      	movs	r2, #34	; 0x22
 8006338:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	2200      	movs	r2, #0
 8006340:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006342:	f7fc f909 	bl	8002558 <HAL_GetTick>
 8006346:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	88fa      	ldrh	r2, [r7, #6]
 800634c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	88fa      	ldrh	r2, [r7, #6]
 8006354:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	689b      	ldr	r3, [r3, #8]
 800635c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006360:	d10e      	bne.n	8006380 <HAL_UART_Receive+0x80>
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	691b      	ldr	r3, [r3, #16]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d105      	bne.n	8006376 <HAL_UART_Receive+0x76>
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006370:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006374:	e02d      	b.n	80063d2 <HAL_UART_Receive+0xd2>
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	22ff      	movs	r2, #255	; 0xff
 800637a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800637e:	e028      	b.n	80063d2 <HAL_UART_Receive+0xd2>
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	689b      	ldr	r3, [r3, #8]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d10d      	bne.n	80063a4 <HAL_UART_Receive+0xa4>
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	691b      	ldr	r3, [r3, #16]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d104      	bne.n	800639a <HAL_UART_Receive+0x9a>
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	22ff      	movs	r2, #255	; 0xff
 8006394:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006398:	e01b      	b.n	80063d2 <HAL_UART_Receive+0xd2>
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	227f      	movs	r2, #127	; 0x7f
 800639e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80063a2:	e016      	b.n	80063d2 <HAL_UART_Receive+0xd2>
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	689b      	ldr	r3, [r3, #8]
 80063a8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80063ac:	d10d      	bne.n	80063ca <HAL_UART_Receive+0xca>
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	691b      	ldr	r3, [r3, #16]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d104      	bne.n	80063c0 <HAL_UART_Receive+0xc0>
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	227f      	movs	r2, #127	; 0x7f
 80063ba:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80063be:	e008      	b.n	80063d2 <HAL_UART_Receive+0xd2>
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	223f      	movs	r2, #63	; 0x3f
 80063c4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80063c8:	e003      	b.n	80063d2 <HAL_UART_Receive+0xd2>
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	2200      	movs	r2, #0
 80063ce:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80063d8:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	689b      	ldr	r3, [r3, #8]
 80063de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063e2:	d108      	bne.n	80063f6 <HAL_UART_Receive+0xf6>
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	691b      	ldr	r3, [r3, #16]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d104      	bne.n	80063f6 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80063ec:	2300      	movs	r3, #0
 80063ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80063f0:	68bb      	ldr	r3, [r7, #8]
 80063f2:	61bb      	str	r3, [r7, #24]
 80063f4:	e003      	b.n	80063fe <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80063f6:	68bb      	ldr	r3, [r7, #8]
 80063f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80063fa:	2300      	movs	r3, #0
 80063fc:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80063fe:	e037      	b.n	8006470 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	9300      	str	r3, [sp, #0]
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	2200      	movs	r2, #0
 8006408:	2120      	movs	r1, #32
 800640a:	68f8      	ldr	r0, [r7, #12]
 800640c:	f000 fc44 	bl	8006c98 <UART_WaitOnFlagUntilTimeout>
 8006410:	4603      	mov	r3, r0
 8006412:	2b00      	cmp	r3, #0
 8006414:	d005      	beq.n	8006422 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	2220      	movs	r2, #32
 800641a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800641e:	2303      	movs	r3, #3
 8006420:	e033      	b.n	800648a <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8006422:	69fb      	ldr	r3, [r7, #28]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d10c      	bne.n	8006442 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800642e:	b29a      	uxth	r2, r3
 8006430:	8a7b      	ldrh	r3, [r7, #18]
 8006432:	4013      	ands	r3, r2
 8006434:	b29a      	uxth	r2, r3
 8006436:	69bb      	ldr	r3, [r7, #24]
 8006438:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800643a:	69bb      	ldr	r3, [r7, #24]
 800643c:	3302      	adds	r3, #2
 800643e:	61bb      	str	r3, [r7, #24]
 8006440:	e00d      	b.n	800645e <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006448:	b29b      	uxth	r3, r3
 800644a:	b2da      	uxtb	r2, r3
 800644c:	8a7b      	ldrh	r3, [r7, #18]
 800644e:	b2db      	uxtb	r3, r3
 8006450:	4013      	ands	r3, r2
 8006452:	b2da      	uxtb	r2, r3
 8006454:	69fb      	ldr	r3, [r7, #28]
 8006456:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006458:	69fb      	ldr	r3, [r7, #28]
 800645a:	3301      	adds	r3, #1
 800645c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006464:	b29b      	uxth	r3, r3
 8006466:	3b01      	subs	r3, #1
 8006468:	b29a      	uxth	r2, r3
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006476:	b29b      	uxth	r3, r3
 8006478:	2b00      	cmp	r3, #0
 800647a:	d1c1      	bne.n	8006400 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	2220      	movs	r2, #32
 8006480:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8006484:	2300      	movs	r3, #0
 8006486:	e000      	b.n	800648a <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8006488:	2302      	movs	r3, #2
  }
}
 800648a:	4618      	mov	r0, r3
 800648c:	3720      	adds	r7, #32
 800648e:	46bd      	mov	sp, r7
 8006490:	bd80      	pop	{r7, pc}
	...

08006494 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006494:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006498:	b08a      	sub	sp, #40	; 0x28
 800649a:	af00      	add	r7, sp, #0
 800649c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800649e:	2300      	movs	r3, #0
 80064a0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	689a      	ldr	r2, [r3, #8]
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	691b      	ldr	r3, [r3, #16]
 80064ac:	431a      	orrs	r2, r3
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	695b      	ldr	r3, [r3, #20]
 80064b2:	431a      	orrs	r2, r3
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	69db      	ldr	r3, [r3, #28]
 80064b8:	4313      	orrs	r3, r2
 80064ba:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	681a      	ldr	r2, [r3, #0]
 80064c2:	4ba4      	ldr	r3, [pc, #656]	; (8006754 <UART_SetConfig+0x2c0>)
 80064c4:	4013      	ands	r3, r2
 80064c6:	68fa      	ldr	r2, [r7, #12]
 80064c8:	6812      	ldr	r2, [r2, #0]
 80064ca:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80064cc:	430b      	orrs	r3, r1
 80064ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	685b      	ldr	r3, [r3, #4]
 80064d6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	68da      	ldr	r2, [r3, #12]
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	430a      	orrs	r2, r1
 80064e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	699b      	ldr	r3, [r3, #24]
 80064ea:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	4a99      	ldr	r2, [pc, #612]	; (8006758 <UART_SetConfig+0x2c4>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d004      	beq.n	8006500 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	6a1b      	ldr	r3, [r3, #32]
 80064fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80064fc:	4313      	orrs	r3, r2
 80064fe:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	689b      	ldr	r3, [r3, #8]
 8006506:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006510:	430a      	orrs	r2, r1
 8006512:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4a90      	ldr	r2, [pc, #576]	; (800675c <UART_SetConfig+0x2c8>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d126      	bne.n	800656c <UART_SetConfig+0xd8>
 800651e:	4b90      	ldr	r3, [pc, #576]	; (8006760 <UART_SetConfig+0x2cc>)
 8006520:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006524:	f003 0303 	and.w	r3, r3, #3
 8006528:	2b03      	cmp	r3, #3
 800652a:	d81b      	bhi.n	8006564 <UART_SetConfig+0xd0>
 800652c:	a201      	add	r2, pc, #4	; (adr r2, 8006534 <UART_SetConfig+0xa0>)
 800652e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006532:	bf00      	nop
 8006534:	08006545 	.word	0x08006545
 8006538:	08006555 	.word	0x08006555
 800653c:	0800654d 	.word	0x0800654d
 8006540:	0800655d 	.word	0x0800655d
 8006544:	2301      	movs	r3, #1
 8006546:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800654a:	e116      	b.n	800677a <UART_SetConfig+0x2e6>
 800654c:	2302      	movs	r3, #2
 800654e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006552:	e112      	b.n	800677a <UART_SetConfig+0x2e6>
 8006554:	2304      	movs	r3, #4
 8006556:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800655a:	e10e      	b.n	800677a <UART_SetConfig+0x2e6>
 800655c:	2308      	movs	r3, #8
 800655e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006562:	e10a      	b.n	800677a <UART_SetConfig+0x2e6>
 8006564:	2310      	movs	r3, #16
 8006566:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800656a:	e106      	b.n	800677a <UART_SetConfig+0x2e6>
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a7c      	ldr	r2, [pc, #496]	; (8006764 <UART_SetConfig+0x2d0>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d138      	bne.n	80065e8 <UART_SetConfig+0x154>
 8006576:	4b7a      	ldr	r3, [pc, #488]	; (8006760 <UART_SetConfig+0x2cc>)
 8006578:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800657c:	f003 030c 	and.w	r3, r3, #12
 8006580:	2b0c      	cmp	r3, #12
 8006582:	d82d      	bhi.n	80065e0 <UART_SetConfig+0x14c>
 8006584:	a201      	add	r2, pc, #4	; (adr r2, 800658c <UART_SetConfig+0xf8>)
 8006586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800658a:	bf00      	nop
 800658c:	080065c1 	.word	0x080065c1
 8006590:	080065e1 	.word	0x080065e1
 8006594:	080065e1 	.word	0x080065e1
 8006598:	080065e1 	.word	0x080065e1
 800659c:	080065d1 	.word	0x080065d1
 80065a0:	080065e1 	.word	0x080065e1
 80065a4:	080065e1 	.word	0x080065e1
 80065a8:	080065e1 	.word	0x080065e1
 80065ac:	080065c9 	.word	0x080065c9
 80065b0:	080065e1 	.word	0x080065e1
 80065b4:	080065e1 	.word	0x080065e1
 80065b8:	080065e1 	.word	0x080065e1
 80065bc:	080065d9 	.word	0x080065d9
 80065c0:	2300      	movs	r3, #0
 80065c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80065c6:	e0d8      	b.n	800677a <UART_SetConfig+0x2e6>
 80065c8:	2302      	movs	r3, #2
 80065ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80065ce:	e0d4      	b.n	800677a <UART_SetConfig+0x2e6>
 80065d0:	2304      	movs	r3, #4
 80065d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80065d6:	e0d0      	b.n	800677a <UART_SetConfig+0x2e6>
 80065d8:	2308      	movs	r3, #8
 80065da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80065de:	e0cc      	b.n	800677a <UART_SetConfig+0x2e6>
 80065e0:	2310      	movs	r3, #16
 80065e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80065e6:	e0c8      	b.n	800677a <UART_SetConfig+0x2e6>
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4a5e      	ldr	r2, [pc, #376]	; (8006768 <UART_SetConfig+0x2d4>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d125      	bne.n	800663e <UART_SetConfig+0x1aa>
 80065f2:	4b5b      	ldr	r3, [pc, #364]	; (8006760 <UART_SetConfig+0x2cc>)
 80065f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065f8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80065fc:	2b30      	cmp	r3, #48	; 0x30
 80065fe:	d016      	beq.n	800662e <UART_SetConfig+0x19a>
 8006600:	2b30      	cmp	r3, #48	; 0x30
 8006602:	d818      	bhi.n	8006636 <UART_SetConfig+0x1a2>
 8006604:	2b20      	cmp	r3, #32
 8006606:	d00a      	beq.n	800661e <UART_SetConfig+0x18a>
 8006608:	2b20      	cmp	r3, #32
 800660a:	d814      	bhi.n	8006636 <UART_SetConfig+0x1a2>
 800660c:	2b00      	cmp	r3, #0
 800660e:	d002      	beq.n	8006616 <UART_SetConfig+0x182>
 8006610:	2b10      	cmp	r3, #16
 8006612:	d008      	beq.n	8006626 <UART_SetConfig+0x192>
 8006614:	e00f      	b.n	8006636 <UART_SetConfig+0x1a2>
 8006616:	2300      	movs	r3, #0
 8006618:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800661c:	e0ad      	b.n	800677a <UART_SetConfig+0x2e6>
 800661e:	2302      	movs	r3, #2
 8006620:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006624:	e0a9      	b.n	800677a <UART_SetConfig+0x2e6>
 8006626:	2304      	movs	r3, #4
 8006628:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800662c:	e0a5      	b.n	800677a <UART_SetConfig+0x2e6>
 800662e:	2308      	movs	r3, #8
 8006630:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006634:	e0a1      	b.n	800677a <UART_SetConfig+0x2e6>
 8006636:	2310      	movs	r3, #16
 8006638:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800663c:	e09d      	b.n	800677a <UART_SetConfig+0x2e6>
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	4a4a      	ldr	r2, [pc, #296]	; (800676c <UART_SetConfig+0x2d8>)
 8006644:	4293      	cmp	r3, r2
 8006646:	d125      	bne.n	8006694 <UART_SetConfig+0x200>
 8006648:	4b45      	ldr	r3, [pc, #276]	; (8006760 <UART_SetConfig+0x2cc>)
 800664a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800664e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006652:	2bc0      	cmp	r3, #192	; 0xc0
 8006654:	d016      	beq.n	8006684 <UART_SetConfig+0x1f0>
 8006656:	2bc0      	cmp	r3, #192	; 0xc0
 8006658:	d818      	bhi.n	800668c <UART_SetConfig+0x1f8>
 800665a:	2b80      	cmp	r3, #128	; 0x80
 800665c:	d00a      	beq.n	8006674 <UART_SetConfig+0x1e0>
 800665e:	2b80      	cmp	r3, #128	; 0x80
 8006660:	d814      	bhi.n	800668c <UART_SetConfig+0x1f8>
 8006662:	2b00      	cmp	r3, #0
 8006664:	d002      	beq.n	800666c <UART_SetConfig+0x1d8>
 8006666:	2b40      	cmp	r3, #64	; 0x40
 8006668:	d008      	beq.n	800667c <UART_SetConfig+0x1e8>
 800666a:	e00f      	b.n	800668c <UART_SetConfig+0x1f8>
 800666c:	2300      	movs	r3, #0
 800666e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006672:	e082      	b.n	800677a <UART_SetConfig+0x2e6>
 8006674:	2302      	movs	r3, #2
 8006676:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800667a:	e07e      	b.n	800677a <UART_SetConfig+0x2e6>
 800667c:	2304      	movs	r3, #4
 800667e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006682:	e07a      	b.n	800677a <UART_SetConfig+0x2e6>
 8006684:	2308      	movs	r3, #8
 8006686:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800668a:	e076      	b.n	800677a <UART_SetConfig+0x2e6>
 800668c:	2310      	movs	r3, #16
 800668e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006692:	e072      	b.n	800677a <UART_SetConfig+0x2e6>
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	4a35      	ldr	r2, [pc, #212]	; (8006770 <UART_SetConfig+0x2dc>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d12a      	bne.n	80066f4 <UART_SetConfig+0x260>
 800669e:	4b30      	ldr	r3, [pc, #192]	; (8006760 <UART_SetConfig+0x2cc>)
 80066a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066a8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80066ac:	d01a      	beq.n	80066e4 <UART_SetConfig+0x250>
 80066ae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80066b2:	d81b      	bhi.n	80066ec <UART_SetConfig+0x258>
 80066b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80066b8:	d00c      	beq.n	80066d4 <UART_SetConfig+0x240>
 80066ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80066be:	d815      	bhi.n	80066ec <UART_SetConfig+0x258>
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d003      	beq.n	80066cc <UART_SetConfig+0x238>
 80066c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066c8:	d008      	beq.n	80066dc <UART_SetConfig+0x248>
 80066ca:	e00f      	b.n	80066ec <UART_SetConfig+0x258>
 80066cc:	2300      	movs	r3, #0
 80066ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80066d2:	e052      	b.n	800677a <UART_SetConfig+0x2e6>
 80066d4:	2302      	movs	r3, #2
 80066d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80066da:	e04e      	b.n	800677a <UART_SetConfig+0x2e6>
 80066dc:	2304      	movs	r3, #4
 80066de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80066e2:	e04a      	b.n	800677a <UART_SetConfig+0x2e6>
 80066e4:	2308      	movs	r3, #8
 80066e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80066ea:	e046      	b.n	800677a <UART_SetConfig+0x2e6>
 80066ec:	2310      	movs	r3, #16
 80066ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80066f2:	e042      	b.n	800677a <UART_SetConfig+0x2e6>
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	4a17      	ldr	r2, [pc, #92]	; (8006758 <UART_SetConfig+0x2c4>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d13a      	bne.n	8006774 <UART_SetConfig+0x2e0>
 80066fe:	4b18      	ldr	r3, [pc, #96]	; (8006760 <UART_SetConfig+0x2cc>)
 8006700:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006704:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006708:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800670c:	d01a      	beq.n	8006744 <UART_SetConfig+0x2b0>
 800670e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006712:	d81b      	bhi.n	800674c <UART_SetConfig+0x2b8>
 8006714:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006718:	d00c      	beq.n	8006734 <UART_SetConfig+0x2a0>
 800671a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800671e:	d815      	bhi.n	800674c <UART_SetConfig+0x2b8>
 8006720:	2b00      	cmp	r3, #0
 8006722:	d003      	beq.n	800672c <UART_SetConfig+0x298>
 8006724:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006728:	d008      	beq.n	800673c <UART_SetConfig+0x2a8>
 800672a:	e00f      	b.n	800674c <UART_SetConfig+0x2b8>
 800672c:	2300      	movs	r3, #0
 800672e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006732:	e022      	b.n	800677a <UART_SetConfig+0x2e6>
 8006734:	2302      	movs	r3, #2
 8006736:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800673a:	e01e      	b.n	800677a <UART_SetConfig+0x2e6>
 800673c:	2304      	movs	r3, #4
 800673e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006742:	e01a      	b.n	800677a <UART_SetConfig+0x2e6>
 8006744:	2308      	movs	r3, #8
 8006746:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800674a:	e016      	b.n	800677a <UART_SetConfig+0x2e6>
 800674c:	2310      	movs	r3, #16
 800674e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006752:	e012      	b.n	800677a <UART_SetConfig+0x2e6>
 8006754:	efff69f3 	.word	0xefff69f3
 8006758:	40008000 	.word	0x40008000
 800675c:	40013800 	.word	0x40013800
 8006760:	40021000 	.word	0x40021000
 8006764:	40004400 	.word	0x40004400
 8006768:	40004800 	.word	0x40004800
 800676c:	40004c00 	.word	0x40004c00
 8006770:	40005000 	.word	0x40005000
 8006774:	2310      	movs	r3, #16
 8006776:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	4a9f      	ldr	r2, [pc, #636]	; (80069fc <UART_SetConfig+0x568>)
 8006780:	4293      	cmp	r3, r2
 8006782:	d17a      	bne.n	800687a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006784:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006788:	2b08      	cmp	r3, #8
 800678a:	d824      	bhi.n	80067d6 <UART_SetConfig+0x342>
 800678c:	a201      	add	r2, pc, #4	; (adr r2, 8006794 <UART_SetConfig+0x300>)
 800678e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006792:	bf00      	nop
 8006794:	080067b9 	.word	0x080067b9
 8006798:	080067d7 	.word	0x080067d7
 800679c:	080067c1 	.word	0x080067c1
 80067a0:	080067d7 	.word	0x080067d7
 80067a4:	080067c7 	.word	0x080067c7
 80067a8:	080067d7 	.word	0x080067d7
 80067ac:	080067d7 	.word	0x080067d7
 80067b0:	080067d7 	.word	0x080067d7
 80067b4:	080067cf 	.word	0x080067cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80067b8:	f7fc ff56 	bl	8003668 <HAL_RCC_GetPCLK1Freq>
 80067bc:	61f8      	str	r0, [r7, #28]
        break;
 80067be:	e010      	b.n	80067e2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80067c0:	4b8f      	ldr	r3, [pc, #572]	; (8006a00 <UART_SetConfig+0x56c>)
 80067c2:	61fb      	str	r3, [r7, #28]
        break;
 80067c4:	e00d      	b.n	80067e2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80067c6:	f7fc feb7 	bl	8003538 <HAL_RCC_GetSysClockFreq>
 80067ca:	61f8      	str	r0, [r7, #28]
        break;
 80067cc:	e009      	b.n	80067e2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80067ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80067d2:	61fb      	str	r3, [r7, #28]
        break;
 80067d4:	e005      	b.n	80067e2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80067d6:	2300      	movs	r3, #0
 80067d8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80067da:	2301      	movs	r3, #1
 80067dc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80067e0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80067e2:	69fb      	ldr	r3, [r7, #28]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	f000 80fb 	beq.w	80069e0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	685a      	ldr	r2, [r3, #4]
 80067ee:	4613      	mov	r3, r2
 80067f0:	005b      	lsls	r3, r3, #1
 80067f2:	4413      	add	r3, r2
 80067f4:	69fa      	ldr	r2, [r7, #28]
 80067f6:	429a      	cmp	r2, r3
 80067f8:	d305      	bcc.n	8006806 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	685b      	ldr	r3, [r3, #4]
 80067fe:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006800:	69fa      	ldr	r2, [r7, #28]
 8006802:	429a      	cmp	r2, r3
 8006804:	d903      	bls.n	800680e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8006806:	2301      	movs	r3, #1
 8006808:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800680c:	e0e8      	b.n	80069e0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800680e:	69fb      	ldr	r3, [r7, #28]
 8006810:	2200      	movs	r2, #0
 8006812:	461c      	mov	r4, r3
 8006814:	4615      	mov	r5, r2
 8006816:	f04f 0200 	mov.w	r2, #0
 800681a:	f04f 0300 	mov.w	r3, #0
 800681e:	022b      	lsls	r3, r5, #8
 8006820:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006824:	0222      	lsls	r2, r4, #8
 8006826:	68f9      	ldr	r1, [r7, #12]
 8006828:	6849      	ldr	r1, [r1, #4]
 800682a:	0849      	lsrs	r1, r1, #1
 800682c:	2000      	movs	r0, #0
 800682e:	4688      	mov	r8, r1
 8006830:	4681      	mov	r9, r0
 8006832:	eb12 0a08 	adds.w	sl, r2, r8
 8006836:	eb43 0b09 	adc.w	fp, r3, r9
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	685b      	ldr	r3, [r3, #4]
 800683e:	2200      	movs	r2, #0
 8006840:	603b      	str	r3, [r7, #0]
 8006842:	607a      	str	r2, [r7, #4]
 8006844:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006848:	4650      	mov	r0, sl
 800684a:	4659      	mov	r1, fp
 800684c:	f7fa f9bc 	bl	8000bc8 <__aeabi_uldivmod>
 8006850:	4602      	mov	r2, r0
 8006852:	460b      	mov	r3, r1
 8006854:	4613      	mov	r3, r2
 8006856:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006858:	69bb      	ldr	r3, [r7, #24]
 800685a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800685e:	d308      	bcc.n	8006872 <UART_SetConfig+0x3de>
 8006860:	69bb      	ldr	r3, [r7, #24]
 8006862:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006866:	d204      	bcs.n	8006872 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	69ba      	ldr	r2, [r7, #24]
 800686e:	60da      	str	r2, [r3, #12]
 8006870:	e0b6      	b.n	80069e0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8006872:	2301      	movs	r3, #1
 8006874:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006878:	e0b2      	b.n	80069e0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	69db      	ldr	r3, [r3, #28]
 800687e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006882:	d15e      	bne.n	8006942 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006884:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006888:	2b08      	cmp	r3, #8
 800688a:	d828      	bhi.n	80068de <UART_SetConfig+0x44a>
 800688c:	a201      	add	r2, pc, #4	; (adr r2, 8006894 <UART_SetConfig+0x400>)
 800688e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006892:	bf00      	nop
 8006894:	080068b9 	.word	0x080068b9
 8006898:	080068c1 	.word	0x080068c1
 800689c:	080068c9 	.word	0x080068c9
 80068a0:	080068df 	.word	0x080068df
 80068a4:	080068cf 	.word	0x080068cf
 80068a8:	080068df 	.word	0x080068df
 80068ac:	080068df 	.word	0x080068df
 80068b0:	080068df 	.word	0x080068df
 80068b4:	080068d7 	.word	0x080068d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80068b8:	f7fc fed6 	bl	8003668 <HAL_RCC_GetPCLK1Freq>
 80068bc:	61f8      	str	r0, [r7, #28]
        break;
 80068be:	e014      	b.n	80068ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80068c0:	f7fc fee8 	bl	8003694 <HAL_RCC_GetPCLK2Freq>
 80068c4:	61f8      	str	r0, [r7, #28]
        break;
 80068c6:	e010      	b.n	80068ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80068c8:	4b4d      	ldr	r3, [pc, #308]	; (8006a00 <UART_SetConfig+0x56c>)
 80068ca:	61fb      	str	r3, [r7, #28]
        break;
 80068cc:	e00d      	b.n	80068ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80068ce:	f7fc fe33 	bl	8003538 <HAL_RCC_GetSysClockFreq>
 80068d2:	61f8      	str	r0, [r7, #28]
        break;
 80068d4:	e009      	b.n	80068ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80068d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80068da:	61fb      	str	r3, [r7, #28]
        break;
 80068dc:	e005      	b.n	80068ea <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80068de:	2300      	movs	r3, #0
 80068e0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80068e2:	2301      	movs	r3, #1
 80068e4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80068e8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80068ea:	69fb      	ldr	r3, [r7, #28]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d077      	beq.n	80069e0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80068f0:	69fb      	ldr	r3, [r7, #28]
 80068f2:	005a      	lsls	r2, r3, #1
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	685b      	ldr	r3, [r3, #4]
 80068f8:	085b      	lsrs	r3, r3, #1
 80068fa:	441a      	add	r2, r3
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	685b      	ldr	r3, [r3, #4]
 8006900:	fbb2 f3f3 	udiv	r3, r2, r3
 8006904:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006906:	69bb      	ldr	r3, [r7, #24]
 8006908:	2b0f      	cmp	r3, #15
 800690a:	d916      	bls.n	800693a <UART_SetConfig+0x4a6>
 800690c:	69bb      	ldr	r3, [r7, #24]
 800690e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006912:	d212      	bcs.n	800693a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006914:	69bb      	ldr	r3, [r7, #24]
 8006916:	b29b      	uxth	r3, r3
 8006918:	f023 030f 	bic.w	r3, r3, #15
 800691c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800691e:	69bb      	ldr	r3, [r7, #24]
 8006920:	085b      	lsrs	r3, r3, #1
 8006922:	b29b      	uxth	r3, r3
 8006924:	f003 0307 	and.w	r3, r3, #7
 8006928:	b29a      	uxth	r2, r3
 800692a:	8afb      	ldrh	r3, [r7, #22]
 800692c:	4313      	orrs	r3, r2
 800692e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	8afa      	ldrh	r2, [r7, #22]
 8006936:	60da      	str	r2, [r3, #12]
 8006938:	e052      	b.n	80069e0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800693a:	2301      	movs	r3, #1
 800693c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006940:	e04e      	b.n	80069e0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006942:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006946:	2b08      	cmp	r3, #8
 8006948:	d827      	bhi.n	800699a <UART_SetConfig+0x506>
 800694a:	a201      	add	r2, pc, #4	; (adr r2, 8006950 <UART_SetConfig+0x4bc>)
 800694c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006950:	08006975 	.word	0x08006975
 8006954:	0800697d 	.word	0x0800697d
 8006958:	08006985 	.word	0x08006985
 800695c:	0800699b 	.word	0x0800699b
 8006960:	0800698b 	.word	0x0800698b
 8006964:	0800699b 	.word	0x0800699b
 8006968:	0800699b 	.word	0x0800699b
 800696c:	0800699b 	.word	0x0800699b
 8006970:	08006993 	.word	0x08006993
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006974:	f7fc fe78 	bl	8003668 <HAL_RCC_GetPCLK1Freq>
 8006978:	61f8      	str	r0, [r7, #28]
        break;
 800697a:	e014      	b.n	80069a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800697c:	f7fc fe8a 	bl	8003694 <HAL_RCC_GetPCLK2Freq>
 8006980:	61f8      	str	r0, [r7, #28]
        break;
 8006982:	e010      	b.n	80069a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006984:	4b1e      	ldr	r3, [pc, #120]	; (8006a00 <UART_SetConfig+0x56c>)
 8006986:	61fb      	str	r3, [r7, #28]
        break;
 8006988:	e00d      	b.n	80069a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800698a:	f7fc fdd5 	bl	8003538 <HAL_RCC_GetSysClockFreq>
 800698e:	61f8      	str	r0, [r7, #28]
        break;
 8006990:	e009      	b.n	80069a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006992:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006996:	61fb      	str	r3, [r7, #28]
        break;
 8006998:	e005      	b.n	80069a6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800699a:	2300      	movs	r3, #0
 800699c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800699e:	2301      	movs	r3, #1
 80069a0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80069a4:	bf00      	nop
    }

    if (pclk != 0U)
 80069a6:	69fb      	ldr	r3, [r7, #28]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d019      	beq.n	80069e0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	685b      	ldr	r3, [r3, #4]
 80069b0:	085a      	lsrs	r2, r3, #1
 80069b2:	69fb      	ldr	r3, [r7, #28]
 80069b4:	441a      	add	r2, r3
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	685b      	ldr	r3, [r3, #4]
 80069ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80069be:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80069c0:	69bb      	ldr	r3, [r7, #24]
 80069c2:	2b0f      	cmp	r3, #15
 80069c4:	d909      	bls.n	80069da <UART_SetConfig+0x546>
 80069c6:	69bb      	ldr	r3, [r7, #24]
 80069c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069cc:	d205      	bcs.n	80069da <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80069ce:	69bb      	ldr	r3, [r7, #24]
 80069d0:	b29a      	uxth	r2, r3
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	60da      	str	r2, [r3, #12]
 80069d8:	e002      	b.n	80069e0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80069da:	2301      	movs	r3, #1
 80069dc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	2200      	movs	r2, #0
 80069e4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	2200      	movs	r2, #0
 80069ea:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80069ec:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80069f0:	4618      	mov	r0, r3
 80069f2:	3728      	adds	r7, #40	; 0x28
 80069f4:	46bd      	mov	sp, r7
 80069f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80069fa:	bf00      	nop
 80069fc:	40008000 	.word	0x40008000
 8006a00:	00f42400 	.word	0x00f42400

08006a04 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006a04:	b480      	push	{r7}
 8006a06:	b083      	sub	sp, #12
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a10:	f003 0308 	and.w	r3, r3, #8
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d00a      	beq.n	8006a2e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	685b      	ldr	r3, [r3, #4]
 8006a1e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	430a      	orrs	r2, r1
 8006a2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a32:	f003 0301 	and.w	r3, r3, #1
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d00a      	beq.n	8006a50 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	685b      	ldr	r3, [r3, #4]
 8006a40:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	430a      	orrs	r2, r1
 8006a4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a54:	f003 0302 	and.w	r3, r3, #2
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d00a      	beq.n	8006a72 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	685b      	ldr	r3, [r3, #4]
 8006a62:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	430a      	orrs	r2, r1
 8006a70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a76:	f003 0304 	and.w	r3, r3, #4
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d00a      	beq.n	8006a94 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	685b      	ldr	r3, [r3, #4]
 8006a84:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	430a      	orrs	r2, r1
 8006a92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a98:	f003 0310 	and.w	r3, r3, #16
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d00a      	beq.n	8006ab6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	689b      	ldr	r3, [r3, #8]
 8006aa6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	430a      	orrs	r2, r1
 8006ab4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aba:	f003 0320 	and.w	r3, r3, #32
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d00a      	beq.n	8006ad8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	689b      	ldr	r3, [r3, #8]
 8006ac8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	430a      	orrs	r2, r1
 8006ad6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006adc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d01a      	beq.n	8006b1a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	430a      	orrs	r2, r1
 8006af8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006afe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006b02:	d10a      	bne.n	8006b1a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	685b      	ldr	r3, [r3, #4]
 8006b0a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	430a      	orrs	r2, r1
 8006b18:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d00a      	beq.n	8006b3c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	685b      	ldr	r3, [r3, #4]
 8006b2c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	430a      	orrs	r2, r1
 8006b3a:	605a      	str	r2, [r3, #4]
  }
}
 8006b3c:	bf00      	nop
 8006b3e:	370c      	adds	r7, #12
 8006b40:	46bd      	mov	sp, r7
 8006b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b46:	4770      	bx	lr

08006b48 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b098      	sub	sp, #96	; 0x60
 8006b4c:	af02      	add	r7, sp, #8
 8006b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2200      	movs	r2, #0
 8006b54:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006b58:	f7fb fcfe 	bl	8002558 <HAL_GetTick>
 8006b5c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f003 0308 	and.w	r3, r3, #8
 8006b68:	2b08      	cmp	r3, #8
 8006b6a:	d12e      	bne.n	8006bca <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b6c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006b70:	9300      	str	r3, [sp, #0]
 8006b72:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b74:	2200      	movs	r2, #0
 8006b76:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006b7a:	6878      	ldr	r0, [r7, #4]
 8006b7c:	f000 f88c 	bl	8006c98 <UART_WaitOnFlagUntilTimeout>
 8006b80:	4603      	mov	r3, r0
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d021      	beq.n	8006bca <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b8e:	e853 3f00 	ldrex	r3, [r3]
 8006b92:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006b94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b96:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b9a:	653b      	str	r3, [r7, #80]	; 0x50
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	461a      	mov	r2, r3
 8006ba2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ba4:	647b      	str	r3, [r7, #68]	; 0x44
 8006ba6:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ba8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006baa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006bac:	e841 2300 	strex	r3, r2, [r1]
 8006bb0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006bb2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d1e6      	bne.n	8006b86 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2220      	movs	r2, #32
 8006bbc:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006bc6:	2303      	movs	r3, #3
 8006bc8:	e062      	b.n	8006c90 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f003 0304 	and.w	r3, r3, #4
 8006bd4:	2b04      	cmp	r3, #4
 8006bd6:	d149      	bne.n	8006c6c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006bd8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006bdc:	9300      	str	r3, [sp, #0]
 8006bde:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006be0:	2200      	movs	r2, #0
 8006be2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006be6:	6878      	ldr	r0, [r7, #4]
 8006be8:	f000 f856 	bl	8006c98 <UART_WaitOnFlagUntilTimeout>
 8006bec:	4603      	mov	r3, r0
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d03c      	beq.n	8006c6c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bfa:	e853 3f00 	ldrex	r3, [r3]
 8006bfe:	623b      	str	r3, [r7, #32]
   return(result);
 8006c00:	6a3b      	ldr	r3, [r7, #32]
 8006c02:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006c06:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	461a      	mov	r2, r3
 8006c0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c10:	633b      	str	r3, [r7, #48]	; 0x30
 8006c12:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c14:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006c16:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c18:	e841 2300 	strex	r3, r2, [r1]
 8006c1c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d1e6      	bne.n	8006bf2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	3308      	adds	r3, #8
 8006c2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c2c:	693b      	ldr	r3, [r7, #16]
 8006c2e:	e853 3f00 	ldrex	r3, [r3]
 8006c32:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	f023 0301 	bic.w	r3, r3, #1
 8006c3a:	64bb      	str	r3, [r7, #72]	; 0x48
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	3308      	adds	r3, #8
 8006c42:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006c44:	61fa      	str	r2, [r7, #28]
 8006c46:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c48:	69b9      	ldr	r1, [r7, #24]
 8006c4a:	69fa      	ldr	r2, [r7, #28]
 8006c4c:	e841 2300 	strex	r3, r2, [r1]
 8006c50:	617b      	str	r3, [r7, #20]
   return(result);
 8006c52:	697b      	ldr	r3, [r7, #20]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d1e5      	bne.n	8006c24 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2220      	movs	r2, #32
 8006c5c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2200      	movs	r2, #0
 8006c64:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c68:	2303      	movs	r3, #3
 8006c6a:	e011      	b.n	8006c90 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2220      	movs	r2, #32
 8006c70:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2220      	movs	r2, #32
 8006c76:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2200      	movs	r2, #0
 8006c84:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2200      	movs	r2, #0
 8006c8a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006c8e:	2300      	movs	r3, #0
}
 8006c90:	4618      	mov	r0, r3
 8006c92:	3758      	adds	r7, #88	; 0x58
 8006c94:	46bd      	mov	sp, r7
 8006c96:	bd80      	pop	{r7, pc}

08006c98 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b084      	sub	sp, #16
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	60f8      	str	r0, [r7, #12]
 8006ca0:	60b9      	str	r1, [r7, #8]
 8006ca2:	603b      	str	r3, [r7, #0]
 8006ca4:	4613      	mov	r3, r2
 8006ca6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ca8:	e049      	b.n	8006d3e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006caa:	69bb      	ldr	r3, [r7, #24]
 8006cac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cb0:	d045      	beq.n	8006d3e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006cb2:	f7fb fc51 	bl	8002558 <HAL_GetTick>
 8006cb6:	4602      	mov	r2, r0
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	1ad3      	subs	r3, r2, r3
 8006cbc:	69ba      	ldr	r2, [r7, #24]
 8006cbe:	429a      	cmp	r2, r3
 8006cc0:	d302      	bcc.n	8006cc8 <UART_WaitOnFlagUntilTimeout+0x30>
 8006cc2:	69bb      	ldr	r3, [r7, #24]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d101      	bne.n	8006ccc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006cc8:	2303      	movs	r3, #3
 8006cca:	e048      	b.n	8006d5e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f003 0304 	and.w	r3, r3, #4
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d031      	beq.n	8006d3e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	69db      	ldr	r3, [r3, #28]
 8006ce0:	f003 0308 	and.w	r3, r3, #8
 8006ce4:	2b08      	cmp	r3, #8
 8006ce6:	d110      	bne.n	8006d0a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	2208      	movs	r2, #8
 8006cee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006cf0:	68f8      	ldr	r0, [r7, #12]
 8006cf2:	f000 f838 	bl	8006d66 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	2208      	movs	r2, #8
 8006cfa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	2200      	movs	r2, #0
 8006d02:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8006d06:	2301      	movs	r3, #1
 8006d08:	e029      	b.n	8006d5e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	69db      	ldr	r3, [r3, #28]
 8006d10:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d14:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006d18:	d111      	bne.n	8006d3e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006d22:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006d24:	68f8      	ldr	r0, [r7, #12]
 8006d26:	f000 f81e 	bl	8006d66 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	2220      	movs	r2, #32
 8006d2e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	2200      	movs	r2, #0
 8006d36:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8006d3a:	2303      	movs	r3, #3
 8006d3c:	e00f      	b.n	8006d5e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	69da      	ldr	r2, [r3, #28]
 8006d44:	68bb      	ldr	r3, [r7, #8]
 8006d46:	4013      	ands	r3, r2
 8006d48:	68ba      	ldr	r2, [r7, #8]
 8006d4a:	429a      	cmp	r2, r3
 8006d4c:	bf0c      	ite	eq
 8006d4e:	2301      	moveq	r3, #1
 8006d50:	2300      	movne	r3, #0
 8006d52:	b2db      	uxtb	r3, r3
 8006d54:	461a      	mov	r2, r3
 8006d56:	79fb      	ldrb	r3, [r7, #7]
 8006d58:	429a      	cmp	r2, r3
 8006d5a:	d0a6      	beq.n	8006caa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006d5c:	2300      	movs	r3, #0
}
 8006d5e:	4618      	mov	r0, r3
 8006d60:	3710      	adds	r7, #16
 8006d62:	46bd      	mov	sp, r7
 8006d64:	bd80      	pop	{r7, pc}

08006d66 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006d66:	b480      	push	{r7}
 8006d68:	b095      	sub	sp, #84	; 0x54
 8006d6a:	af00      	add	r7, sp, #0
 8006d6c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d76:	e853 3f00 	ldrex	r3, [r3]
 8006d7a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006d7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d7e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006d82:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	461a      	mov	r2, r3
 8006d8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d8c:	643b      	str	r3, [r7, #64]	; 0x40
 8006d8e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d90:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006d92:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006d94:	e841 2300 	strex	r3, r2, [r1]
 8006d98:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006d9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d1e6      	bne.n	8006d6e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	3308      	adds	r3, #8
 8006da6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006da8:	6a3b      	ldr	r3, [r7, #32]
 8006daa:	e853 3f00 	ldrex	r3, [r3]
 8006dae:	61fb      	str	r3, [r7, #28]
   return(result);
 8006db0:	69fb      	ldr	r3, [r7, #28]
 8006db2:	f023 0301 	bic.w	r3, r3, #1
 8006db6:	64bb      	str	r3, [r7, #72]	; 0x48
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	3308      	adds	r3, #8
 8006dbe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006dc0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006dc2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dc4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006dc6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006dc8:	e841 2300 	strex	r3, r2, [r1]
 8006dcc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d1e5      	bne.n	8006da0 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006dd8:	2b01      	cmp	r3, #1
 8006dda:	d118      	bne.n	8006e0e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	e853 3f00 	ldrex	r3, [r3]
 8006de8:	60bb      	str	r3, [r7, #8]
   return(result);
 8006dea:	68bb      	ldr	r3, [r7, #8]
 8006dec:	f023 0310 	bic.w	r3, r3, #16
 8006df0:	647b      	str	r3, [r7, #68]	; 0x44
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	461a      	mov	r2, r3
 8006df8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006dfa:	61bb      	str	r3, [r7, #24]
 8006dfc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dfe:	6979      	ldr	r1, [r7, #20]
 8006e00:	69ba      	ldr	r2, [r7, #24]
 8006e02:	e841 2300 	strex	r3, r2, [r1]
 8006e06:	613b      	str	r3, [r7, #16]
   return(result);
 8006e08:	693b      	ldr	r3, [r7, #16]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d1e6      	bne.n	8006ddc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2220      	movs	r2, #32
 8006e12:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	2200      	movs	r2, #0
 8006e1a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2200      	movs	r2, #0
 8006e20:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006e22:	bf00      	nop
 8006e24:	3754      	adds	r7, #84	; 0x54
 8006e26:	46bd      	mov	sp, r7
 8006e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2c:	4770      	bx	lr
	...

08006e30 <__NVIC_SetPriority>:
{
 8006e30:	b480      	push	{r7}
 8006e32:	b083      	sub	sp, #12
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	4603      	mov	r3, r0
 8006e38:	6039      	str	r1, [r7, #0]
 8006e3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006e3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	db0a      	blt.n	8006e5a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	b2da      	uxtb	r2, r3
 8006e48:	490c      	ldr	r1, [pc, #48]	; (8006e7c <__NVIC_SetPriority+0x4c>)
 8006e4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e4e:	0112      	lsls	r2, r2, #4
 8006e50:	b2d2      	uxtb	r2, r2
 8006e52:	440b      	add	r3, r1
 8006e54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006e58:	e00a      	b.n	8006e70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	b2da      	uxtb	r2, r3
 8006e5e:	4908      	ldr	r1, [pc, #32]	; (8006e80 <__NVIC_SetPriority+0x50>)
 8006e60:	79fb      	ldrb	r3, [r7, #7]
 8006e62:	f003 030f 	and.w	r3, r3, #15
 8006e66:	3b04      	subs	r3, #4
 8006e68:	0112      	lsls	r2, r2, #4
 8006e6a:	b2d2      	uxtb	r2, r2
 8006e6c:	440b      	add	r3, r1
 8006e6e:	761a      	strb	r2, [r3, #24]
}
 8006e70:	bf00      	nop
 8006e72:	370c      	adds	r7, #12
 8006e74:	46bd      	mov	sp, r7
 8006e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7a:	4770      	bx	lr
 8006e7c:	e000e100 	.word	0xe000e100
 8006e80:	e000ed00 	.word	0xe000ed00

08006e84 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006e84:	b580      	push	{r7, lr}
 8006e86:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006e88:	4b05      	ldr	r3, [pc, #20]	; (8006ea0 <SysTick_Handler+0x1c>)
 8006e8a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006e8c:	f002 fbf2 	bl	8009674 <xTaskGetSchedulerState>
 8006e90:	4603      	mov	r3, r0
 8006e92:	2b01      	cmp	r3, #1
 8006e94:	d001      	beq.n	8006e9a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8006e96:	f003 fbbf 	bl	800a618 <xPortSysTickHandler>
  }
}
 8006e9a:	bf00      	nop
 8006e9c:	bd80      	pop	{r7, pc}
 8006e9e:	bf00      	nop
 8006ea0:	e000e010 	.word	0xe000e010

08006ea4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006ea8:	2100      	movs	r1, #0
 8006eaa:	f06f 0004 	mvn.w	r0, #4
 8006eae:	f7ff ffbf 	bl	8006e30 <__NVIC_SetPriority>
#endif
}
 8006eb2:	bf00      	nop
 8006eb4:	bd80      	pop	{r7, pc}
	...

08006eb8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006eb8:	b480      	push	{r7}
 8006eba:	b083      	sub	sp, #12
 8006ebc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ebe:	f3ef 8305 	mrs	r3, IPSR
 8006ec2:	603b      	str	r3, [r7, #0]
  return(result);
 8006ec4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d003      	beq.n	8006ed2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006eca:	f06f 0305 	mvn.w	r3, #5
 8006ece:	607b      	str	r3, [r7, #4]
 8006ed0:	e00c      	b.n	8006eec <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006ed2:	4b0a      	ldr	r3, [pc, #40]	; (8006efc <osKernelInitialize+0x44>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d105      	bne.n	8006ee6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006eda:	4b08      	ldr	r3, [pc, #32]	; (8006efc <osKernelInitialize+0x44>)
 8006edc:	2201      	movs	r2, #1
 8006ede:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	607b      	str	r3, [r7, #4]
 8006ee4:	e002      	b.n	8006eec <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006ee6:	f04f 33ff 	mov.w	r3, #4294967295
 8006eea:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006eec:	687b      	ldr	r3, [r7, #4]
}
 8006eee:	4618      	mov	r0, r3
 8006ef0:	370c      	adds	r7, #12
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef8:	4770      	bx	lr
 8006efa:	bf00      	nop
 8006efc:	2000042c 	.word	0x2000042c

08006f00 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006f00:	b580      	push	{r7, lr}
 8006f02:	b082      	sub	sp, #8
 8006f04:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f06:	f3ef 8305 	mrs	r3, IPSR
 8006f0a:	603b      	str	r3, [r7, #0]
  return(result);
 8006f0c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d003      	beq.n	8006f1a <osKernelStart+0x1a>
    stat = osErrorISR;
 8006f12:	f06f 0305 	mvn.w	r3, #5
 8006f16:	607b      	str	r3, [r7, #4]
 8006f18:	e010      	b.n	8006f3c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006f1a:	4b0b      	ldr	r3, [pc, #44]	; (8006f48 <osKernelStart+0x48>)
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	2b01      	cmp	r3, #1
 8006f20:	d109      	bne.n	8006f36 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006f22:	f7ff ffbf 	bl	8006ea4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006f26:	4b08      	ldr	r3, [pc, #32]	; (8006f48 <osKernelStart+0x48>)
 8006f28:	2202      	movs	r2, #2
 8006f2a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006f2c:	f001 ff46 	bl	8008dbc <vTaskStartScheduler>
      stat = osOK;
 8006f30:	2300      	movs	r3, #0
 8006f32:	607b      	str	r3, [r7, #4]
 8006f34:	e002      	b.n	8006f3c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006f36:	f04f 33ff 	mov.w	r3, #4294967295
 8006f3a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006f3c:	687b      	ldr	r3, [r7, #4]
}
 8006f3e:	4618      	mov	r0, r3
 8006f40:	3708      	adds	r7, #8
 8006f42:	46bd      	mov	sp, r7
 8006f44:	bd80      	pop	{r7, pc}
 8006f46:	bf00      	nop
 8006f48:	2000042c 	.word	0x2000042c

08006f4c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b08e      	sub	sp, #56	; 0x38
 8006f50:	af04      	add	r7, sp, #16
 8006f52:	60f8      	str	r0, [r7, #12]
 8006f54:	60b9      	str	r1, [r7, #8]
 8006f56:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006f58:	2300      	movs	r3, #0
 8006f5a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f5c:	f3ef 8305 	mrs	r3, IPSR
 8006f60:	617b      	str	r3, [r7, #20]
  return(result);
 8006f62:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d17e      	bne.n	8007066 <osThreadNew+0x11a>
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d07b      	beq.n	8007066 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006f6e:	2380      	movs	r3, #128	; 0x80
 8006f70:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006f72:	2318      	movs	r3, #24
 8006f74:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006f76:	2300      	movs	r3, #0
 8006f78:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8006f7a:	f04f 33ff 	mov.w	r3, #4294967295
 8006f7e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d045      	beq.n	8007012 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d002      	beq.n	8006f94 <osThreadNew+0x48>
        name = attr->name;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	699b      	ldr	r3, [r3, #24]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d002      	beq.n	8006fa2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	699b      	ldr	r3, [r3, #24]
 8006fa0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006fa2:	69fb      	ldr	r3, [r7, #28]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d008      	beq.n	8006fba <osThreadNew+0x6e>
 8006fa8:	69fb      	ldr	r3, [r7, #28]
 8006faa:	2b38      	cmp	r3, #56	; 0x38
 8006fac:	d805      	bhi.n	8006fba <osThreadNew+0x6e>
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	685b      	ldr	r3, [r3, #4]
 8006fb2:	f003 0301 	and.w	r3, r3, #1
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d001      	beq.n	8006fbe <osThreadNew+0x72>
        return (NULL);
 8006fba:	2300      	movs	r3, #0
 8006fbc:	e054      	b.n	8007068 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	695b      	ldr	r3, [r3, #20]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d003      	beq.n	8006fce <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	695b      	ldr	r3, [r3, #20]
 8006fca:	089b      	lsrs	r3, r3, #2
 8006fcc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	689b      	ldr	r3, [r3, #8]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d00e      	beq.n	8006ff4 <osThreadNew+0xa8>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	68db      	ldr	r3, [r3, #12]
 8006fda:	2bb7      	cmp	r3, #183	; 0xb7
 8006fdc:	d90a      	bls.n	8006ff4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d006      	beq.n	8006ff4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	695b      	ldr	r3, [r3, #20]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d002      	beq.n	8006ff4 <osThreadNew+0xa8>
        mem = 1;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	61bb      	str	r3, [r7, #24]
 8006ff2:	e010      	b.n	8007016 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	689b      	ldr	r3, [r3, #8]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d10c      	bne.n	8007016 <osThreadNew+0xca>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	68db      	ldr	r3, [r3, #12]
 8007000:	2b00      	cmp	r3, #0
 8007002:	d108      	bne.n	8007016 <osThreadNew+0xca>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	691b      	ldr	r3, [r3, #16]
 8007008:	2b00      	cmp	r3, #0
 800700a:	d104      	bne.n	8007016 <osThreadNew+0xca>
          mem = 0;
 800700c:	2300      	movs	r3, #0
 800700e:	61bb      	str	r3, [r7, #24]
 8007010:	e001      	b.n	8007016 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007012:	2300      	movs	r3, #0
 8007014:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007016:	69bb      	ldr	r3, [r7, #24]
 8007018:	2b01      	cmp	r3, #1
 800701a:	d110      	bne.n	800703e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007020:	687a      	ldr	r2, [r7, #4]
 8007022:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007024:	9202      	str	r2, [sp, #8]
 8007026:	9301      	str	r3, [sp, #4]
 8007028:	69fb      	ldr	r3, [r7, #28]
 800702a:	9300      	str	r3, [sp, #0]
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	6a3a      	ldr	r2, [r7, #32]
 8007030:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007032:	68f8      	ldr	r0, [r7, #12]
 8007034:	f001 fcd6 	bl	80089e4 <xTaskCreateStatic>
 8007038:	4603      	mov	r3, r0
 800703a:	613b      	str	r3, [r7, #16]
 800703c:	e013      	b.n	8007066 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800703e:	69bb      	ldr	r3, [r7, #24]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d110      	bne.n	8007066 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007044:	6a3b      	ldr	r3, [r7, #32]
 8007046:	b29a      	uxth	r2, r3
 8007048:	f107 0310 	add.w	r3, r7, #16
 800704c:	9301      	str	r3, [sp, #4]
 800704e:	69fb      	ldr	r3, [r7, #28]
 8007050:	9300      	str	r3, [sp, #0]
 8007052:	68bb      	ldr	r3, [r7, #8]
 8007054:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007056:	68f8      	ldr	r0, [r7, #12]
 8007058:	f001 fd21 	bl	8008a9e <xTaskCreate>
 800705c:	4603      	mov	r3, r0
 800705e:	2b01      	cmp	r3, #1
 8007060:	d001      	beq.n	8007066 <osThreadNew+0x11a>
            hTask = NULL;
 8007062:	2300      	movs	r3, #0
 8007064:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007066:	693b      	ldr	r3, [r7, #16]
}
 8007068:	4618      	mov	r0, r3
 800706a:	3728      	adds	r7, #40	; 0x28
 800706c:	46bd      	mov	sp, r7
 800706e:	bd80      	pop	{r7, pc}

08007070 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007070:	b580      	push	{r7, lr}
 8007072:	b084      	sub	sp, #16
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007078:	f3ef 8305 	mrs	r3, IPSR
 800707c:	60bb      	str	r3, [r7, #8]
  return(result);
 800707e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007080:	2b00      	cmp	r3, #0
 8007082:	d003      	beq.n	800708c <osDelay+0x1c>
    stat = osErrorISR;
 8007084:	f06f 0305 	mvn.w	r3, #5
 8007088:	60fb      	str	r3, [r7, #12]
 800708a:	e007      	b.n	800709c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800708c:	2300      	movs	r3, #0
 800708e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d002      	beq.n	800709c <osDelay+0x2c>
      vTaskDelay(ticks);
 8007096:	6878      	ldr	r0, [r7, #4]
 8007098:	f001 fe5c 	bl	8008d54 <vTaskDelay>
    }
  }

  return (stat);
 800709c:	68fb      	ldr	r3, [r7, #12]
}
 800709e:	4618      	mov	r0, r3
 80070a0:	3710      	adds	r7, #16
 80070a2:	46bd      	mov	sp, r7
 80070a4:	bd80      	pop	{r7, pc}

080070a6 <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 80070a6:	b580      	push	{r7, lr}
 80070a8:	b084      	sub	sp, #16
 80070aa:	af00      	add	r7, sp, #0
 80070ac:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 80070ae:	6878      	ldr	r0, [r7, #4]
 80070b0:	f003 f8cf 	bl	800a252 <pvTimerGetTimerID>
 80070b4:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d005      	beq.n	80070c8 <TimerCallback+0x22>
    callb->func (callb->arg);
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	68fa      	ldr	r2, [r7, #12]
 80070c2:	6852      	ldr	r2, [r2, #4]
 80070c4:	4610      	mov	r0, r2
 80070c6:	4798      	blx	r3
  }
}
 80070c8:	bf00      	nop
 80070ca:	3710      	adds	r7, #16
 80070cc:	46bd      	mov	sp, r7
 80070ce:	bd80      	pop	{r7, pc}

080070d0 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 80070d0:	b580      	push	{r7, lr}
 80070d2:	b08c      	sub	sp, #48	; 0x30
 80070d4:	af02      	add	r7, sp, #8
 80070d6:	60f8      	str	r0, [r7, #12]
 80070d8:	607a      	str	r2, [r7, #4]
 80070da:	603b      	str	r3, [r7, #0]
 80070dc:	460b      	mov	r3, r1
 80070de:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 80070e0:	2300      	movs	r3, #0
 80070e2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80070e4:	f3ef 8305 	mrs	r3, IPSR
 80070e8:	613b      	str	r3, [r7, #16]
  return(result);
 80070ea:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d163      	bne.n	80071b8 <osTimerNew+0xe8>
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d060      	beq.n	80071b8 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 80070f6:	2008      	movs	r0, #8
 80070f8:	f003 fb1e 	bl	800a738 <pvPortMalloc>
 80070fc:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 80070fe:	697b      	ldr	r3, [r7, #20]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d059      	beq.n	80071b8 <osTimerNew+0xe8>
      callb->func = func;
 8007104:	697b      	ldr	r3, [r7, #20]
 8007106:	68fa      	ldr	r2, [r7, #12]
 8007108:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 800710a:	697b      	ldr	r3, [r7, #20]
 800710c:	687a      	ldr	r2, [r7, #4]
 800710e:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 8007110:	7afb      	ldrb	r3, [r7, #11]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d102      	bne.n	800711c <osTimerNew+0x4c>
        reload = pdFALSE;
 8007116:	2300      	movs	r3, #0
 8007118:	61fb      	str	r3, [r7, #28]
 800711a:	e001      	b.n	8007120 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 800711c:	2301      	movs	r3, #1
 800711e:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 8007120:	f04f 33ff 	mov.w	r3, #4294967295
 8007124:	61bb      	str	r3, [r7, #24]
      name = NULL;
 8007126:	2300      	movs	r3, #0
 8007128:	627b      	str	r3, [r7, #36]	; 0x24

      if (attr != NULL) {
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d01c      	beq.n	800716a <osTimerNew+0x9a>
        if (attr->name != NULL) {
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d002      	beq.n	800713e <osTimerNew+0x6e>
          name = attr->name;
 8007138:	683b      	ldr	r3, [r7, #0]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	627b      	str	r3, [r7, #36]	; 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	689b      	ldr	r3, [r3, #8]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d006      	beq.n	8007154 <osTimerNew+0x84>
 8007146:	683b      	ldr	r3, [r7, #0]
 8007148:	68db      	ldr	r3, [r3, #12]
 800714a:	2b2b      	cmp	r3, #43	; 0x2b
 800714c:	d902      	bls.n	8007154 <osTimerNew+0x84>
          mem = 1;
 800714e:	2301      	movs	r3, #1
 8007150:	61bb      	str	r3, [r7, #24]
 8007152:	e00c      	b.n	800716e <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	689b      	ldr	r3, [r3, #8]
 8007158:	2b00      	cmp	r3, #0
 800715a:	d108      	bne.n	800716e <osTimerNew+0x9e>
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	68db      	ldr	r3, [r3, #12]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d104      	bne.n	800716e <osTimerNew+0x9e>
            mem = 0;
 8007164:	2300      	movs	r3, #0
 8007166:	61bb      	str	r3, [r7, #24]
 8007168:	e001      	b.n	800716e <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 800716a:	2300      	movs	r3, #0
 800716c:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800716e:	69bb      	ldr	r3, [r7, #24]
 8007170:	2b01      	cmp	r3, #1
 8007172:	d10c      	bne.n	800718e <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	689b      	ldr	r3, [r3, #8]
 8007178:	9301      	str	r3, [sp, #4]
 800717a:	4b12      	ldr	r3, [pc, #72]	; (80071c4 <osTimerNew+0xf4>)
 800717c:	9300      	str	r3, [sp, #0]
 800717e:	697b      	ldr	r3, [r7, #20]
 8007180:	69fa      	ldr	r2, [r7, #28]
 8007182:	2101      	movs	r1, #1
 8007184:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007186:	f002 fcbc 	bl	8009b02 <xTimerCreateStatic>
 800718a:	6238      	str	r0, [r7, #32]
 800718c:	e00b      	b.n	80071a6 <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 800718e:	69bb      	ldr	r3, [r7, #24]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d108      	bne.n	80071a6 <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 8007194:	4b0b      	ldr	r3, [pc, #44]	; (80071c4 <osTimerNew+0xf4>)
 8007196:	9300      	str	r3, [sp, #0]
 8007198:	697b      	ldr	r3, [r7, #20]
 800719a:	69fa      	ldr	r2, [r7, #28]
 800719c:	2101      	movs	r1, #1
 800719e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80071a0:	f002 fc8e 	bl	8009ac0 <xTimerCreate>
 80071a4:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 80071a6:	6a3b      	ldr	r3, [r7, #32]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d105      	bne.n	80071b8 <osTimerNew+0xe8>
 80071ac:	697b      	ldr	r3, [r7, #20]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d002      	beq.n	80071b8 <osTimerNew+0xe8>
        vPortFree (callb);
 80071b2:	6978      	ldr	r0, [r7, #20]
 80071b4:	f003 fb8c 	bl	800a8d0 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 80071b8:	6a3b      	ldr	r3, [r7, #32]
}
 80071ba:	4618      	mov	r0, r3
 80071bc:	3728      	adds	r7, #40	; 0x28
 80071be:	46bd      	mov	sp, r7
 80071c0:	bd80      	pop	{r7, pc}
 80071c2:	bf00      	nop
 80071c4:	080070a7 	.word	0x080070a7

080071c8 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b088      	sub	sp, #32
 80071cc:	af02      	add	r7, sp, #8
 80071ce:	6078      	str	r0, [r7, #4]
 80071d0:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80071d6:	f3ef 8305 	mrs	r3, IPSR
 80071da:	60fb      	str	r3, [r7, #12]
  return(result);
 80071dc:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d003      	beq.n	80071ea <osTimerStart+0x22>
    stat = osErrorISR;
 80071e2:	f06f 0305 	mvn.w	r3, #5
 80071e6:	617b      	str	r3, [r7, #20]
 80071e8:	e017      	b.n	800721a <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 80071ea:	693b      	ldr	r3, [r7, #16]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d103      	bne.n	80071f8 <osTimerStart+0x30>
    stat = osErrorParameter;
 80071f0:	f06f 0303 	mvn.w	r3, #3
 80071f4:	617b      	str	r3, [r7, #20]
 80071f6:	e010      	b.n	800721a <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 80071f8:	2300      	movs	r3, #0
 80071fa:	9300      	str	r3, [sp, #0]
 80071fc:	2300      	movs	r3, #0
 80071fe:	683a      	ldr	r2, [r7, #0]
 8007200:	2104      	movs	r1, #4
 8007202:	6938      	ldr	r0, [r7, #16]
 8007204:	f002 fcf6 	bl	8009bf4 <xTimerGenericCommand>
 8007208:	4603      	mov	r3, r0
 800720a:	2b01      	cmp	r3, #1
 800720c:	d102      	bne.n	8007214 <osTimerStart+0x4c>
      stat = osOK;
 800720e:	2300      	movs	r3, #0
 8007210:	617b      	str	r3, [r7, #20]
 8007212:	e002      	b.n	800721a <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 8007214:	f06f 0302 	mvn.w	r3, #2
 8007218:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800721a:	697b      	ldr	r3, [r7, #20]
}
 800721c:	4618      	mov	r0, r3
 800721e:	3718      	adds	r7, #24
 8007220:	46bd      	mov	sp, r7
 8007222:	bd80      	pop	{r7, pc}

08007224 <osTimerIsRunning>:
  }

  return (stat);
}

uint32_t osTimerIsRunning (osTimerId_t timer_id) {
 8007224:	b580      	push	{r7, lr}
 8007226:	b086      	sub	sp, #24
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007230:	f3ef 8305 	mrs	r3, IPSR
 8007234:	60fb      	str	r3, [r7, #12]
  return(result);
 8007236:	68fb      	ldr	r3, [r7, #12]
  uint32_t running;

  if (IS_IRQ() || (hTimer == NULL)) {
 8007238:	2b00      	cmp	r3, #0
 800723a:	d102      	bne.n	8007242 <osTimerIsRunning+0x1e>
 800723c:	693b      	ldr	r3, [r7, #16]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d102      	bne.n	8007248 <osTimerIsRunning+0x24>
    running = 0U;
 8007242:	2300      	movs	r3, #0
 8007244:	617b      	str	r3, [r7, #20]
 8007246:	e004      	b.n	8007252 <osTimerIsRunning+0x2e>
  } else {
    running = (uint32_t)xTimerIsTimerActive (hTimer);
 8007248:	6938      	ldr	r0, [r7, #16]
 800724a:	f002 ffd9 	bl	800a200 <xTimerIsTimerActive>
 800724e:	4603      	mov	r3, r0
 8007250:	617b      	str	r3, [r7, #20]
  }

  return (running);
 8007252:	697b      	ldr	r3, [r7, #20]
}
 8007254:	4618      	mov	r0, r3
 8007256:	3718      	adds	r7, #24
 8007258:	46bd      	mov	sp, r7
 800725a:	bd80      	pop	{r7, pc}

0800725c <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800725c:	b580      	push	{r7, lr}
 800725e:	b08a      	sub	sp, #40	; 0x28
 8007260:	af02      	add	r7, sp, #8
 8007262:	60f8      	str	r0, [r7, #12]
 8007264:	60b9      	str	r1, [r7, #8]
 8007266:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8007268:	2300      	movs	r3, #0
 800726a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800726c:	f3ef 8305 	mrs	r3, IPSR
 8007270:	613b      	str	r3, [r7, #16]
  return(result);
 8007272:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8007274:	2b00      	cmp	r3, #0
 8007276:	d175      	bne.n	8007364 <osSemaphoreNew+0x108>
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d072      	beq.n	8007364 <osSemaphoreNew+0x108>
 800727e:	68ba      	ldr	r2, [r7, #8]
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	429a      	cmp	r2, r3
 8007284:	d86e      	bhi.n	8007364 <osSemaphoreNew+0x108>
    mem = -1;
 8007286:	f04f 33ff 	mov.w	r3, #4294967295
 800728a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2b00      	cmp	r3, #0
 8007290:	d015      	beq.n	80072be <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	689b      	ldr	r3, [r3, #8]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d006      	beq.n	80072a8 <osSemaphoreNew+0x4c>
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	68db      	ldr	r3, [r3, #12]
 800729e:	2b4f      	cmp	r3, #79	; 0x4f
 80072a0:	d902      	bls.n	80072a8 <osSemaphoreNew+0x4c>
        mem = 1;
 80072a2:	2301      	movs	r3, #1
 80072a4:	61bb      	str	r3, [r7, #24]
 80072a6:	e00c      	b.n	80072c2 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	689b      	ldr	r3, [r3, #8]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d108      	bne.n	80072c2 <osSemaphoreNew+0x66>
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	68db      	ldr	r3, [r3, #12]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d104      	bne.n	80072c2 <osSemaphoreNew+0x66>
          mem = 0;
 80072b8:	2300      	movs	r3, #0
 80072ba:	61bb      	str	r3, [r7, #24]
 80072bc:	e001      	b.n	80072c2 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80072be:	2300      	movs	r3, #0
 80072c0:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80072c2:	69bb      	ldr	r3, [r7, #24]
 80072c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072c8:	d04c      	beq.n	8007364 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	2b01      	cmp	r3, #1
 80072ce:	d128      	bne.n	8007322 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80072d0:	69bb      	ldr	r3, [r7, #24]
 80072d2:	2b01      	cmp	r3, #1
 80072d4:	d10a      	bne.n	80072ec <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	689b      	ldr	r3, [r3, #8]
 80072da:	2203      	movs	r2, #3
 80072dc:	9200      	str	r2, [sp, #0]
 80072de:	2200      	movs	r2, #0
 80072e0:	2100      	movs	r1, #0
 80072e2:	2001      	movs	r0, #1
 80072e4:	f000 fb9c 	bl	8007a20 <xQueueGenericCreateStatic>
 80072e8:	61f8      	str	r0, [r7, #28]
 80072ea:	e005      	b.n	80072f8 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80072ec:	2203      	movs	r2, #3
 80072ee:	2100      	movs	r1, #0
 80072f0:	2001      	movs	r0, #1
 80072f2:	f000 fc0d 	bl	8007b10 <xQueueGenericCreate>
 80072f6:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80072f8:	69fb      	ldr	r3, [r7, #28]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d022      	beq.n	8007344 <osSemaphoreNew+0xe8>
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d01f      	beq.n	8007344 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007304:	2300      	movs	r3, #0
 8007306:	2200      	movs	r2, #0
 8007308:	2100      	movs	r1, #0
 800730a:	69f8      	ldr	r0, [r7, #28]
 800730c:	f000 fcc8 	bl	8007ca0 <xQueueGenericSend>
 8007310:	4603      	mov	r3, r0
 8007312:	2b01      	cmp	r3, #1
 8007314:	d016      	beq.n	8007344 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8007316:	69f8      	ldr	r0, [r7, #28]
 8007318:	f001 f990 	bl	800863c <vQueueDelete>
            hSemaphore = NULL;
 800731c:	2300      	movs	r3, #0
 800731e:	61fb      	str	r3, [r7, #28]
 8007320:	e010      	b.n	8007344 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8007322:	69bb      	ldr	r3, [r7, #24]
 8007324:	2b01      	cmp	r3, #1
 8007326:	d108      	bne.n	800733a <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	689b      	ldr	r3, [r3, #8]
 800732c:	461a      	mov	r2, r3
 800732e:	68b9      	ldr	r1, [r7, #8]
 8007330:	68f8      	ldr	r0, [r7, #12]
 8007332:	f000 fc4a 	bl	8007bca <xQueueCreateCountingSemaphoreStatic>
 8007336:	61f8      	str	r0, [r7, #28]
 8007338:	e004      	b.n	8007344 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800733a:	68b9      	ldr	r1, [r7, #8]
 800733c:	68f8      	ldr	r0, [r7, #12]
 800733e:	f000 fc7b 	bl	8007c38 <xQueueCreateCountingSemaphore>
 8007342:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8007344:	69fb      	ldr	r3, [r7, #28]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d00c      	beq.n	8007364 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d003      	beq.n	8007358 <osSemaphoreNew+0xfc>
          name = attr->name;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	617b      	str	r3, [r7, #20]
 8007356:	e001      	b.n	800735c <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8007358:	2300      	movs	r3, #0
 800735a:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800735c:	6979      	ldr	r1, [r7, #20]
 800735e:	69f8      	ldr	r0, [r7, #28]
 8007360:	f001 fab8 	bl	80088d4 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8007364:	69fb      	ldr	r3, [r7, #28]
}
 8007366:	4618      	mov	r0, r3
 8007368:	3720      	adds	r7, #32
 800736a:	46bd      	mov	sp, r7
 800736c:	bd80      	pop	{r7, pc}
	...

08007370 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8007370:	b580      	push	{r7, lr}
 8007372:	b086      	sub	sp, #24
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
 8007378:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800737e:	2300      	movs	r3, #0
 8007380:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8007382:	693b      	ldr	r3, [r7, #16]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d103      	bne.n	8007390 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8007388:	f06f 0303 	mvn.w	r3, #3
 800738c:	617b      	str	r3, [r7, #20]
 800738e:	e039      	b.n	8007404 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007390:	f3ef 8305 	mrs	r3, IPSR
 8007394:	60fb      	str	r3, [r7, #12]
  return(result);
 8007396:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007398:	2b00      	cmp	r3, #0
 800739a:	d022      	beq.n	80073e2 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d003      	beq.n	80073aa <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 80073a2:	f06f 0303 	mvn.w	r3, #3
 80073a6:	617b      	str	r3, [r7, #20]
 80073a8:	e02c      	b.n	8007404 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 80073aa:	2300      	movs	r3, #0
 80073ac:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80073ae:	f107 0308 	add.w	r3, r7, #8
 80073b2:	461a      	mov	r2, r3
 80073b4:	2100      	movs	r1, #0
 80073b6:	6938      	ldr	r0, [r7, #16]
 80073b8:	f001 f884 	bl	80084c4 <xQueueReceiveFromISR>
 80073bc:	4603      	mov	r3, r0
 80073be:	2b01      	cmp	r3, #1
 80073c0:	d003      	beq.n	80073ca <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80073c2:	f06f 0302 	mvn.w	r3, #2
 80073c6:	617b      	str	r3, [r7, #20]
 80073c8:	e01c      	b.n	8007404 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 80073ca:	68bb      	ldr	r3, [r7, #8]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d019      	beq.n	8007404 <osSemaphoreAcquire+0x94>
 80073d0:	4b0f      	ldr	r3, [pc, #60]	; (8007410 <osSemaphoreAcquire+0xa0>)
 80073d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80073d6:	601a      	str	r2, [r3, #0]
 80073d8:	f3bf 8f4f 	dsb	sy
 80073dc:	f3bf 8f6f 	isb	sy
 80073e0:	e010      	b.n	8007404 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80073e2:	6839      	ldr	r1, [r7, #0]
 80073e4:	6938      	ldr	r0, [r7, #16]
 80073e6:	f000 ff61 	bl	80082ac <xQueueSemaphoreTake>
 80073ea:	4603      	mov	r3, r0
 80073ec:	2b01      	cmp	r3, #1
 80073ee:	d009      	beq.n	8007404 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d003      	beq.n	80073fe <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 80073f6:	f06f 0301 	mvn.w	r3, #1
 80073fa:	617b      	str	r3, [r7, #20]
 80073fc:	e002      	b.n	8007404 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 80073fe:	f06f 0302 	mvn.w	r3, #2
 8007402:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8007404:	697b      	ldr	r3, [r7, #20]
}
 8007406:	4618      	mov	r0, r3
 8007408:	3718      	adds	r7, #24
 800740a:	46bd      	mov	sp, r7
 800740c:	bd80      	pop	{r7, pc}
 800740e:	bf00      	nop
 8007410:	e000ed04 	.word	0xe000ed04

08007414 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8007414:	b580      	push	{r7, lr}
 8007416:	b086      	sub	sp, #24
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8007420:	2300      	movs	r3, #0
 8007422:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8007424:	693b      	ldr	r3, [r7, #16]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d103      	bne.n	8007432 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800742a:	f06f 0303 	mvn.w	r3, #3
 800742e:	617b      	str	r3, [r7, #20]
 8007430:	e02c      	b.n	800748c <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007432:	f3ef 8305 	mrs	r3, IPSR
 8007436:	60fb      	str	r3, [r7, #12]
  return(result);
 8007438:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800743a:	2b00      	cmp	r3, #0
 800743c:	d01a      	beq.n	8007474 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800743e:	2300      	movs	r3, #0
 8007440:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8007442:	f107 0308 	add.w	r3, r7, #8
 8007446:	4619      	mov	r1, r3
 8007448:	6938      	ldr	r0, [r7, #16]
 800744a:	f000 fdc2 	bl	8007fd2 <xQueueGiveFromISR>
 800744e:	4603      	mov	r3, r0
 8007450:	2b01      	cmp	r3, #1
 8007452:	d003      	beq.n	800745c <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8007454:	f06f 0302 	mvn.w	r3, #2
 8007458:	617b      	str	r3, [r7, #20]
 800745a:	e017      	b.n	800748c <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d014      	beq.n	800748c <osSemaphoreRelease+0x78>
 8007462:	4b0d      	ldr	r3, [pc, #52]	; (8007498 <osSemaphoreRelease+0x84>)
 8007464:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007468:	601a      	str	r2, [r3, #0]
 800746a:	f3bf 8f4f 	dsb	sy
 800746e:	f3bf 8f6f 	isb	sy
 8007472:	e00b      	b.n	800748c <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007474:	2300      	movs	r3, #0
 8007476:	2200      	movs	r2, #0
 8007478:	2100      	movs	r1, #0
 800747a:	6938      	ldr	r0, [r7, #16]
 800747c:	f000 fc10 	bl	8007ca0 <xQueueGenericSend>
 8007480:	4603      	mov	r3, r0
 8007482:	2b01      	cmp	r3, #1
 8007484:	d002      	beq.n	800748c <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8007486:	f06f 0302 	mvn.w	r3, #2
 800748a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800748c:	697b      	ldr	r3, [r7, #20]
}
 800748e:	4618      	mov	r0, r3
 8007490:	3718      	adds	r7, #24
 8007492:	46bd      	mov	sp, r7
 8007494:	bd80      	pop	{r7, pc}
 8007496:	bf00      	nop
 8007498:	e000ed04 	.word	0xe000ed04

0800749c <osSemaphoreGetCount>:

uint32_t osSemaphoreGetCount (osSemaphoreId_t semaphore_id) {
 800749c:	b580      	push	{r7, lr}
 800749e:	b086      	sub	sp, #24
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	613b      	str	r3, [r7, #16]
  uint32_t count;

  if (hSemaphore == NULL) {
 80074a8:	693b      	ldr	r3, [r7, #16]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d102      	bne.n	80074b4 <osSemaphoreGetCount+0x18>
    count = 0U;
 80074ae:	2300      	movs	r3, #0
 80074b0:	617b      	str	r3, [r7, #20]
 80074b2:	e00e      	b.n	80074d2 <osSemaphoreGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80074b4:	f3ef 8305 	mrs	r3, IPSR
 80074b8:	60fb      	str	r3, [r7, #12]
  return(result);
 80074ba:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d004      	beq.n	80074ca <osSemaphoreGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hSemaphore);
 80074c0:	6938      	ldr	r0, [r7, #16]
 80074c2:	f001 f89d 	bl	8008600 <uxQueueMessagesWaitingFromISR>
 80074c6:	6178      	str	r0, [r7, #20]
 80074c8:	e003      	b.n	80074d2 <osSemaphoreGetCount+0x36>
  } else {
    count = (uint32_t)uxSemaphoreGetCount (hSemaphore);
 80074ca:	6938      	ldr	r0, [r7, #16]
 80074cc:	f001 f87a 	bl	80085c4 <uxQueueMessagesWaiting>
 80074d0:	6178      	str	r0, [r7, #20]
  }

  return (count);
 80074d2:	697b      	ldr	r3, [r7, #20]
}
 80074d4:	4618      	mov	r0, r3
 80074d6:	3718      	adds	r7, #24
 80074d8:	46bd      	mov	sp, r7
 80074da:	bd80      	pop	{r7, pc}

080074dc <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80074dc:	b580      	push	{r7, lr}
 80074de:	b08a      	sub	sp, #40	; 0x28
 80074e0:	af02      	add	r7, sp, #8
 80074e2:	60f8      	str	r0, [r7, #12]
 80074e4:	60b9      	str	r1, [r7, #8]
 80074e6:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80074e8:	2300      	movs	r3, #0
 80074ea:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80074ec:	f3ef 8305 	mrs	r3, IPSR
 80074f0:	613b      	str	r3, [r7, #16]
  return(result);
 80074f2:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d15f      	bne.n	80075b8 <osMessageQueueNew+0xdc>
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d05c      	beq.n	80075b8 <osMessageQueueNew+0xdc>
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d059      	beq.n	80075b8 <osMessageQueueNew+0xdc>
    mem = -1;
 8007504:	f04f 33ff 	mov.w	r3, #4294967295
 8007508:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d029      	beq.n	8007564 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	689b      	ldr	r3, [r3, #8]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d012      	beq.n	800753e <osMessageQueueNew+0x62>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	68db      	ldr	r3, [r3, #12]
 800751c:	2b4f      	cmp	r3, #79	; 0x4f
 800751e:	d90e      	bls.n	800753e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007524:	2b00      	cmp	r3, #0
 8007526:	d00a      	beq.n	800753e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	695a      	ldr	r2, [r3, #20]
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	68b9      	ldr	r1, [r7, #8]
 8007530:	fb01 f303 	mul.w	r3, r1, r3
 8007534:	429a      	cmp	r2, r3
 8007536:	d302      	bcc.n	800753e <osMessageQueueNew+0x62>
        mem = 1;
 8007538:	2301      	movs	r3, #1
 800753a:	61bb      	str	r3, [r7, #24]
 800753c:	e014      	b.n	8007568 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	689b      	ldr	r3, [r3, #8]
 8007542:	2b00      	cmp	r3, #0
 8007544:	d110      	bne.n	8007568 <osMessageQueueNew+0x8c>
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	68db      	ldr	r3, [r3, #12]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d10c      	bne.n	8007568 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8007552:	2b00      	cmp	r3, #0
 8007554:	d108      	bne.n	8007568 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	695b      	ldr	r3, [r3, #20]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d104      	bne.n	8007568 <osMessageQueueNew+0x8c>
          mem = 0;
 800755e:	2300      	movs	r3, #0
 8007560:	61bb      	str	r3, [r7, #24]
 8007562:	e001      	b.n	8007568 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8007564:	2300      	movs	r3, #0
 8007566:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007568:	69bb      	ldr	r3, [r7, #24]
 800756a:	2b01      	cmp	r3, #1
 800756c:	d10b      	bne.n	8007586 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	691a      	ldr	r2, [r3, #16]
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	689b      	ldr	r3, [r3, #8]
 8007576:	2100      	movs	r1, #0
 8007578:	9100      	str	r1, [sp, #0]
 800757a:	68b9      	ldr	r1, [r7, #8]
 800757c:	68f8      	ldr	r0, [r7, #12]
 800757e:	f000 fa4f 	bl	8007a20 <xQueueGenericCreateStatic>
 8007582:	61f8      	str	r0, [r7, #28]
 8007584:	e008      	b.n	8007598 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8007586:	69bb      	ldr	r3, [r7, #24]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d105      	bne.n	8007598 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800758c:	2200      	movs	r2, #0
 800758e:	68b9      	ldr	r1, [r7, #8]
 8007590:	68f8      	ldr	r0, [r7, #12]
 8007592:	f000 fabd 	bl	8007b10 <xQueueGenericCreate>
 8007596:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8007598:	69fb      	ldr	r3, [r7, #28]
 800759a:	2b00      	cmp	r3, #0
 800759c:	d00c      	beq.n	80075b8 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d003      	beq.n	80075ac <osMessageQueueNew+0xd0>
        name = attr->name;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	617b      	str	r3, [r7, #20]
 80075aa:	e001      	b.n	80075b0 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80075ac:	2300      	movs	r3, #0
 80075ae:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80075b0:	6979      	ldr	r1, [r7, #20]
 80075b2:	69f8      	ldr	r0, [r7, #28]
 80075b4:	f001 f98e 	bl	80088d4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80075b8:	69fb      	ldr	r3, [r7, #28]
}
 80075ba:	4618      	mov	r0, r3
 80075bc:	3720      	adds	r7, #32
 80075be:	46bd      	mov	sp, r7
 80075c0:	bd80      	pop	{r7, pc}
	...

080075c4 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b088      	sub	sp, #32
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	60f8      	str	r0, [r7, #12]
 80075cc:	60b9      	str	r1, [r7, #8]
 80075ce:	603b      	str	r3, [r7, #0]
 80075d0:	4613      	mov	r3, r2
 80075d2:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80075d8:	2300      	movs	r3, #0
 80075da:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80075dc:	f3ef 8305 	mrs	r3, IPSR
 80075e0:	617b      	str	r3, [r7, #20]
  return(result);
 80075e2:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d028      	beq.n	800763a <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80075e8:	69bb      	ldr	r3, [r7, #24]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d005      	beq.n	80075fa <osMessageQueuePut+0x36>
 80075ee:	68bb      	ldr	r3, [r7, #8]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d002      	beq.n	80075fa <osMessageQueuePut+0x36>
 80075f4:	683b      	ldr	r3, [r7, #0]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d003      	beq.n	8007602 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 80075fa:	f06f 0303 	mvn.w	r3, #3
 80075fe:	61fb      	str	r3, [r7, #28]
 8007600:	e038      	b.n	8007674 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8007602:	2300      	movs	r3, #0
 8007604:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8007606:	f107 0210 	add.w	r2, r7, #16
 800760a:	2300      	movs	r3, #0
 800760c:	68b9      	ldr	r1, [r7, #8]
 800760e:	69b8      	ldr	r0, [r7, #24]
 8007610:	f000 fc44 	bl	8007e9c <xQueueGenericSendFromISR>
 8007614:	4603      	mov	r3, r0
 8007616:	2b01      	cmp	r3, #1
 8007618:	d003      	beq.n	8007622 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800761a:	f06f 0302 	mvn.w	r3, #2
 800761e:	61fb      	str	r3, [r7, #28]
 8007620:	e028      	b.n	8007674 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8007622:	693b      	ldr	r3, [r7, #16]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d025      	beq.n	8007674 <osMessageQueuePut+0xb0>
 8007628:	4b15      	ldr	r3, [pc, #84]	; (8007680 <osMessageQueuePut+0xbc>)
 800762a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800762e:	601a      	str	r2, [r3, #0]
 8007630:	f3bf 8f4f 	dsb	sy
 8007634:	f3bf 8f6f 	isb	sy
 8007638:	e01c      	b.n	8007674 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800763a:	69bb      	ldr	r3, [r7, #24]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d002      	beq.n	8007646 <osMessageQueuePut+0x82>
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	2b00      	cmp	r3, #0
 8007644:	d103      	bne.n	800764e <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8007646:	f06f 0303 	mvn.w	r3, #3
 800764a:	61fb      	str	r3, [r7, #28]
 800764c:	e012      	b.n	8007674 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800764e:	2300      	movs	r3, #0
 8007650:	683a      	ldr	r2, [r7, #0]
 8007652:	68b9      	ldr	r1, [r7, #8]
 8007654:	69b8      	ldr	r0, [r7, #24]
 8007656:	f000 fb23 	bl	8007ca0 <xQueueGenericSend>
 800765a:	4603      	mov	r3, r0
 800765c:	2b01      	cmp	r3, #1
 800765e:	d009      	beq.n	8007674 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d003      	beq.n	800766e <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8007666:	f06f 0301 	mvn.w	r3, #1
 800766a:	61fb      	str	r3, [r7, #28]
 800766c:	e002      	b.n	8007674 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800766e:	f06f 0302 	mvn.w	r3, #2
 8007672:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8007674:	69fb      	ldr	r3, [r7, #28]
}
 8007676:	4618      	mov	r0, r3
 8007678:	3720      	adds	r7, #32
 800767a:	46bd      	mov	sp, r7
 800767c:	bd80      	pop	{r7, pc}
 800767e:	bf00      	nop
 8007680:	e000ed04 	.word	0xe000ed04

08007684 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8007684:	b580      	push	{r7, lr}
 8007686:	b088      	sub	sp, #32
 8007688:	af00      	add	r7, sp, #0
 800768a:	60f8      	str	r0, [r7, #12]
 800768c:	60b9      	str	r1, [r7, #8]
 800768e:	607a      	str	r2, [r7, #4]
 8007690:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8007696:	2300      	movs	r3, #0
 8007698:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800769a:	f3ef 8305 	mrs	r3, IPSR
 800769e:	617b      	str	r3, [r7, #20]
  return(result);
 80076a0:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d028      	beq.n	80076f8 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80076a6:	69bb      	ldr	r3, [r7, #24]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d005      	beq.n	80076b8 <osMessageQueueGet+0x34>
 80076ac:	68bb      	ldr	r3, [r7, #8]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d002      	beq.n	80076b8 <osMessageQueueGet+0x34>
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d003      	beq.n	80076c0 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80076b8:	f06f 0303 	mvn.w	r3, #3
 80076bc:	61fb      	str	r3, [r7, #28]
 80076be:	e037      	b.n	8007730 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80076c0:	2300      	movs	r3, #0
 80076c2:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80076c4:	f107 0310 	add.w	r3, r7, #16
 80076c8:	461a      	mov	r2, r3
 80076ca:	68b9      	ldr	r1, [r7, #8]
 80076cc:	69b8      	ldr	r0, [r7, #24]
 80076ce:	f000 fef9 	bl	80084c4 <xQueueReceiveFromISR>
 80076d2:	4603      	mov	r3, r0
 80076d4:	2b01      	cmp	r3, #1
 80076d6:	d003      	beq.n	80076e0 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80076d8:	f06f 0302 	mvn.w	r3, #2
 80076dc:	61fb      	str	r3, [r7, #28]
 80076de:	e027      	b.n	8007730 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80076e0:	693b      	ldr	r3, [r7, #16]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d024      	beq.n	8007730 <osMessageQueueGet+0xac>
 80076e6:	4b15      	ldr	r3, [pc, #84]	; (800773c <osMessageQueueGet+0xb8>)
 80076e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80076ec:	601a      	str	r2, [r3, #0]
 80076ee:	f3bf 8f4f 	dsb	sy
 80076f2:	f3bf 8f6f 	isb	sy
 80076f6:	e01b      	b.n	8007730 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80076f8:	69bb      	ldr	r3, [r7, #24]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d002      	beq.n	8007704 <osMessageQueueGet+0x80>
 80076fe:	68bb      	ldr	r3, [r7, #8]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d103      	bne.n	800770c <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8007704:	f06f 0303 	mvn.w	r3, #3
 8007708:	61fb      	str	r3, [r7, #28]
 800770a:	e011      	b.n	8007730 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800770c:	683a      	ldr	r2, [r7, #0]
 800770e:	68b9      	ldr	r1, [r7, #8]
 8007710:	69b8      	ldr	r0, [r7, #24]
 8007712:	f000 fceb 	bl	80080ec <xQueueReceive>
 8007716:	4603      	mov	r3, r0
 8007718:	2b01      	cmp	r3, #1
 800771a:	d009      	beq.n	8007730 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	2b00      	cmp	r3, #0
 8007720:	d003      	beq.n	800772a <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8007722:	f06f 0301 	mvn.w	r3, #1
 8007726:	61fb      	str	r3, [r7, #28]
 8007728:	e002      	b.n	8007730 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800772a:	f06f 0302 	mvn.w	r3, #2
 800772e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8007730:	69fb      	ldr	r3, [r7, #28]
}
 8007732:	4618      	mov	r0, r3
 8007734:	3720      	adds	r7, #32
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}
 800773a:	bf00      	nop
 800773c:	e000ed04 	.word	0xe000ed04

08007740 <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 8007740:	b580      	push	{r7, lr}
 8007742:	b086      	sub	sp, #24
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	613b      	str	r3, [r7, #16]
  UBaseType_t count;

  if (hQueue == NULL) {
 800774c:	693b      	ldr	r3, [r7, #16]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d102      	bne.n	8007758 <osMessageQueueGetCount+0x18>
    count = 0U;
 8007752:	2300      	movs	r3, #0
 8007754:	617b      	str	r3, [r7, #20]
 8007756:	e00e      	b.n	8007776 <osMessageQueueGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007758:	f3ef 8305 	mrs	r3, IPSR
 800775c:	60fb      	str	r3, [r7, #12]
  return(result);
 800775e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007760:	2b00      	cmp	r3, #0
 8007762:	d004      	beq.n	800776e <osMessageQueueGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 8007764:	6938      	ldr	r0, [r7, #16]
 8007766:	f000 ff4b 	bl	8008600 <uxQueueMessagesWaitingFromISR>
 800776a:	6178      	str	r0, [r7, #20]
 800776c:	e003      	b.n	8007776 <osMessageQueueGetCount+0x36>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 800776e:	6938      	ldr	r0, [r7, #16]
 8007770:	f000 ff28 	bl	80085c4 <uxQueueMessagesWaiting>
 8007774:	6178      	str	r0, [r7, #20]
  }

  return ((uint32_t)count);
 8007776:	697b      	ldr	r3, [r7, #20]
}
 8007778:	4618      	mov	r0, r3
 800777a:	3718      	adds	r7, #24
 800777c:	46bd      	mov	sp, r7
 800777e:	bd80      	pop	{r7, pc}

08007780 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007780:	b480      	push	{r7}
 8007782:	b085      	sub	sp, #20
 8007784:	af00      	add	r7, sp, #0
 8007786:	60f8      	str	r0, [r7, #12]
 8007788:	60b9      	str	r1, [r7, #8]
 800778a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	4a07      	ldr	r2, [pc, #28]	; (80077ac <vApplicationGetIdleTaskMemory+0x2c>)
 8007790:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007792:	68bb      	ldr	r3, [r7, #8]
 8007794:	4a06      	ldr	r2, [pc, #24]	; (80077b0 <vApplicationGetIdleTaskMemory+0x30>)
 8007796:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2280      	movs	r2, #128	; 0x80
 800779c:	601a      	str	r2, [r3, #0]
}
 800779e:	bf00      	nop
 80077a0:	3714      	adds	r7, #20
 80077a2:	46bd      	mov	sp, r7
 80077a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a8:	4770      	bx	lr
 80077aa:	bf00      	nop
 80077ac:	20000430 	.word	0x20000430
 80077b0:	200004e8 	.word	0x200004e8

080077b4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80077b4:	b480      	push	{r7}
 80077b6:	b085      	sub	sp, #20
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	60f8      	str	r0, [r7, #12]
 80077bc:	60b9      	str	r1, [r7, #8]
 80077be:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	4a07      	ldr	r2, [pc, #28]	; (80077e0 <vApplicationGetTimerTaskMemory+0x2c>)
 80077c4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80077c6:	68bb      	ldr	r3, [r7, #8]
 80077c8:	4a06      	ldr	r2, [pc, #24]	; (80077e4 <vApplicationGetTimerTaskMemory+0x30>)
 80077ca:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	f44f 7280 	mov.w	r2, #256	; 0x100
 80077d2:	601a      	str	r2, [r3, #0]
}
 80077d4:	bf00      	nop
 80077d6:	3714      	adds	r7, #20
 80077d8:	46bd      	mov	sp, r7
 80077da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077de:	4770      	bx	lr
 80077e0:	200006e8 	.word	0x200006e8
 80077e4:	200007a0 	.word	0x200007a0

080077e8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80077e8:	b480      	push	{r7}
 80077ea:	b083      	sub	sp, #12
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	f103 0208 	add.w	r2, r3, #8
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	f04f 32ff 	mov.w	r2, #4294967295
 8007800:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	f103 0208 	add.w	r2, r3, #8
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	f103 0208 	add.w	r2, r3, #8
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2200      	movs	r2, #0
 800781a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800781c:	bf00      	nop
 800781e:	370c      	adds	r7, #12
 8007820:	46bd      	mov	sp, r7
 8007822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007826:	4770      	bx	lr

08007828 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007828:	b480      	push	{r7}
 800782a:	b083      	sub	sp, #12
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	2200      	movs	r2, #0
 8007834:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007836:	bf00      	nop
 8007838:	370c      	adds	r7, #12
 800783a:	46bd      	mov	sp, r7
 800783c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007840:	4770      	bx	lr

08007842 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007842:	b480      	push	{r7}
 8007844:	b085      	sub	sp, #20
 8007846:	af00      	add	r7, sp, #0
 8007848:	6078      	str	r0, [r7, #4]
 800784a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	685b      	ldr	r3, [r3, #4]
 8007850:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007852:	683b      	ldr	r3, [r7, #0]
 8007854:	68fa      	ldr	r2, [r7, #12]
 8007856:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	689a      	ldr	r2, [r3, #8]
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	689b      	ldr	r3, [r3, #8]
 8007864:	683a      	ldr	r2, [r7, #0]
 8007866:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	683a      	ldr	r2, [r7, #0]
 800786c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800786e:	683b      	ldr	r3, [r7, #0]
 8007870:	687a      	ldr	r2, [r7, #4]
 8007872:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	1c5a      	adds	r2, r3, #1
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	601a      	str	r2, [r3, #0]
}
 800787e:	bf00      	nop
 8007880:	3714      	adds	r7, #20
 8007882:	46bd      	mov	sp, r7
 8007884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007888:	4770      	bx	lr

0800788a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800788a:	b480      	push	{r7}
 800788c:	b085      	sub	sp, #20
 800788e:	af00      	add	r7, sp, #0
 8007890:	6078      	str	r0, [r7, #4]
 8007892:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800789a:	68bb      	ldr	r3, [r7, #8]
 800789c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078a0:	d103      	bne.n	80078aa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	691b      	ldr	r3, [r3, #16]
 80078a6:	60fb      	str	r3, [r7, #12]
 80078a8:	e00c      	b.n	80078c4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	3308      	adds	r3, #8
 80078ae:	60fb      	str	r3, [r7, #12]
 80078b0:	e002      	b.n	80078b8 <vListInsert+0x2e>
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	685b      	ldr	r3, [r3, #4]
 80078b6:	60fb      	str	r3, [r7, #12]
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	685b      	ldr	r3, [r3, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	68ba      	ldr	r2, [r7, #8]
 80078c0:	429a      	cmp	r2, r3
 80078c2:	d2f6      	bcs.n	80078b2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	685a      	ldr	r2, [r3, #4]
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	685b      	ldr	r3, [r3, #4]
 80078d0:	683a      	ldr	r2, [r7, #0]
 80078d2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	68fa      	ldr	r2, [r7, #12]
 80078d8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	683a      	ldr	r2, [r7, #0]
 80078de:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	687a      	ldr	r2, [r7, #4]
 80078e4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	1c5a      	adds	r2, r3, #1
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	601a      	str	r2, [r3, #0]
}
 80078f0:	bf00      	nop
 80078f2:	3714      	adds	r7, #20
 80078f4:	46bd      	mov	sp, r7
 80078f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fa:	4770      	bx	lr

080078fc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80078fc:	b480      	push	{r7}
 80078fe:	b085      	sub	sp, #20
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	691b      	ldr	r3, [r3, #16]
 8007908:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	685b      	ldr	r3, [r3, #4]
 800790e:	687a      	ldr	r2, [r7, #4]
 8007910:	6892      	ldr	r2, [r2, #8]
 8007912:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	689b      	ldr	r3, [r3, #8]
 8007918:	687a      	ldr	r2, [r7, #4]
 800791a:	6852      	ldr	r2, [r2, #4]
 800791c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	685b      	ldr	r3, [r3, #4]
 8007922:	687a      	ldr	r2, [r7, #4]
 8007924:	429a      	cmp	r2, r3
 8007926:	d103      	bne.n	8007930 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	689a      	ldr	r2, [r3, #8]
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2200      	movs	r2, #0
 8007934:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	1e5a      	subs	r2, r3, #1
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	681b      	ldr	r3, [r3, #0]
}
 8007944:	4618      	mov	r0, r3
 8007946:	3714      	adds	r7, #20
 8007948:	46bd      	mov	sp, r7
 800794a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794e:	4770      	bx	lr

08007950 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b084      	sub	sp, #16
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
 8007958:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	2b00      	cmp	r3, #0
 8007962:	d10a      	bne.n	800797a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007964:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007968:	f383 8811 	msr	BASEPRI, r3
 800796c:	f3bf 8f6f 	isb	sy
 8007970:	f3bf 8f4f 	dsb	sy
 8007974:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007976:	bf00      	nop
 8007978:	e7fe      	b.n	8007978 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800797a:	f002 fdbb 	bl	800a4f4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	681a      	ldr	r2, [r3, #0]
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007986:	68f9      	ldr	r1, [r7, #12]
 8007988:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800798a:	fb01 f303 	mul.w	r3, r1, r3
 800798e:	441a      	add	r2, r3
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	2200      	movs	r2, #0
 8007998:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	681a      	ldr	r2, [r3, #0]
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681a      	ldr	r2, [r3, #0]
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80079aa:	3b01      	subs	r3, #1
 80079ac:	68f9      	ldr	r1, [r7, #12]
 80079ae:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80079b0:	fb01 f303 	mul.w	r3, r1, r3
 80079b4:	441a      	add	r2, r3
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	22ff      	movs	r2, #255	; 0xff
 80079be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	22ff      	movs	r2, #255	; 0xff
 80079c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d114      	bne.n	80079fa <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	691b      	ldr	r3, [r3, #16]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d01a      	beq.n	8007a0e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	3310      	adds	r3, #16
 80079dc:	4618      	mov	r0, r3
 80079de:	f001 fc87 	bl	80092f0 <xTaskRemoveFromEventList>
 80079e2:	4603      	mov	r3, r0
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d012      	beq.n	8007a0e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80079e8:	4b0c      	ldr	r3, [pc, #48]	; (8007a1c <xQueueGenericReset+0xcc>)
 80079ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80079ee:	601a      	str	r2, [r3, #0]
 80079f0:	f3bf 8f4f 	dsb	sy
 80079f4:	f3bf 8f6f 	isb	sy
 80079f8:	e009      	b.n	8007a0e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	3310      	adds	r3, #16
 80079fe:	4618      	mov	r0, r3
 8007a00:	f7ff fef2 	bl	80077e8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	3324      	adds	r3, #36	; 0x24
 8007a08:	4618      	mov	r0, r3
 8007a0a:	f7ff feed 	bl	80077e8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007a0e:	f002 fda1 	bl	800a554 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007a12:	2301      	movs	r3, #1
}
 8007a14:	4618      	mov	r0, r3
 8007a16:	3710      	adds	r7, #16
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	bd80      	pop	{r7, pc}
 8007a1c:	e000ed04 	.word	0xe000ed04

08007a20 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b08e      	sub	sp, #56	; 0x38
 8007a24:	af02      	add	r7, sp, #8
 8007a26:	60f8      	str	r0, [r7, #12]
 8007a28:	60b9      	str	r1, [r7, #8]
 8007a2a:	607a      	str	r2, [r7, #4]
 8007a2c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d10a      	bne.n	8007a4a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8007a34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a38:	f383 8811 	msr	BASEPRI, r3
 8007a3c:	f3bf 8f6f 	isb	sy
 8007a40:	f3bf 8f4f 	dsb	sy
 8007a44:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007a46:	bf00      	nop
 8007a48:	e7fe      	b.n	8007a48 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d10a      	bne.n	8007a66 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8007a50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a54:	f383 8811 	msr	BASEPRI, r3
 8007a58:	f3bf 8f6f 	isb	sy
 8007a5c:	f3bf 8f4f 	dsb	sy
 8007a60:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007a62:	bf00      	nop
 8007a64:	e7fe      	b.n	8007a64 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d002      	beq.n	8007a72 <xQueueGenericCreateStatic+0x52>
 8007a6c:	68bb      	ldr	r3, [r7, #8]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d001      	beq.n	8007a76 <xQueueGenericCreateStatic+0x56>
 8007a72:	2301      	movs	r3, #1
 8007a74:	e000      	b.n	8007a78 <xQueueGenericCreateStatic+0x58>
 8007a76:	2300      	movs	r3, #0
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d10a      	bne.n	8007a92 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8007a7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a80:	f383 8811 	msr	BASEPRI, r3
 8007a84:	f3bf 8f6f 	isb	sy
 8007a88:	f3bf 8f4f 	dsb	sy
 8007a8c:	623b      	str	r3, [r7, #32]
}
 8007a8e:	bf00      	nop
 8007a90:	e7fe      	b.n	8007a90 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d102      	bne.n	8007a9e <xQueueGenericCreateStatic+0x7e>
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d101      	bne.n	8007aa2 <xQueueGenericCreateStatic+0x82>
 8007a9e:	2301      	movs	r3, #1
 8007aa0:	e000      	b.n	8007aa4 <xQueueGenericCreateStatic+0x84>
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d10a      	bne.n	8007abe <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8007aa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007aac:	f383 8811 	msr	BASEPRI, r3
 8007ab0:	f3bf 8f6f 	isb	sy
 8007ab4:	f3bf 8f4f 	dsb	sy
 8007ab8:	61fb      	str	r3, [r7, #28]
}
 8007aba:	bf00      	nop
 8007abc:	e7fe      	b.n	8007abc <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007abe:	2350      	movs	r3, #80	; 0x50
 8007ac0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007ac2:	697b      	ldr	r3, [r7, #20]
 8007ac4:	2b50      	cmp	r3, #80	; 0x50
 8007ac6:	d00a      	beq.n	8007ade <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8007ac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007acc:	f383 8811 	msr	BASEPRI, r3
 8007ad0:	f3bf 8f6f 	isb	sy
 8007ad4:	f3bf 8f4f 	dsb	sy
 8007ad8:	61bb      	str	r3, [r7, #24]
}
 8007ada:	bf00      	nop
 8007adc:	e7fe      	b.n	8007adc <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007ade:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007ae0:	683b      	ldr	r3, [r7, #0]
 8007ae2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007ae4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d00d      	beq.n	8007b06 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007aea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007aec:	2201      	movs	r2, #1
 8007aee:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007af2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007af6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007af8:	9300      	str	r3, [sp, #0]
 8007afa:	4613      	mov	r3, r2
 8007afc:	687a      	ldr	r2, [r7, #4]
 8007afe:	68b9      	ldr	r1, [r7, #8]
 8007b00:	68f8      	ldr	r0, [r7, #12]
 8007b02:	f000 f83f 	bl	8007b84 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007b06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007b08:	4618      	mov	r0, r3
 8007b0a:	3730      	adds	r7, #48	; 0x30
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	bd80      	pop	{r7, pc}

08007b10 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	b08a      	sub	sp, #40	; 0x28
 8007b14:	af02      	add	r7, sp, #8
 8007b16:	60f8      	str	r0, [r7, #12]
 8007b18:	60b9      	str	r1, [r7, #8]
 8007b1a:	4613      	mov	r3, r2
 8007b1c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d10a      	bne.n	8007b3a <xQueueGenericCreate+0x2a>
	__asm volatile
 8007b24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b28:	f383 8811 	msr	BASEPRI, r3
 8007b2c:	f3bf 8f6f 	isb	sy
 8007b30:	f3bf 8f4f 	dsb	sy
 8007b34:	613b      	str	r3, [r7, #16]
}
 8007b36:	bf00      	nop
 8007b38:	e7fe      	b.n	8007b38 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	68ba      	ldr	r2, [r7, #8]
 8007b3e:	fb02 f303 	mul.w	r3, r2, r3
 8007b42:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007b44:	69fb      	ldr	r3, [r7, #28]
 8007b46:	3350      	adds	r3, #80	; 0x50
 8007b48:	4618      	mov	r0, r3
 8007b4a:	f002 fdf5 	bl	800a738 <pvPortMalloc>
 8007b4e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007b50:	69bb      	ldr	r3, [r7, #24]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d011      	beq.n	8007b7a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007b56:	69bb      	ldr	r3, [r7, #24]
 8007b58:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007b5a:	697b      	ldr	r3, [r7, #20]
 8007b5c:	3350      	adds	r3, #80	; 0x50
 8007b5e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007b60:	69bb      	ldr	r3, [r7, #24]
 8007b62:	2200      	movs	r2, #0
 8007b64:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007b68:	79fa      	ldrb	r2, [r7, #7]
 8007b6a:	69bb      	ldr	r3, [r7, #24]
 8007b6c:	9300      	str	r3, [sp, #0]
 8007b6e:	4613      	mov	r3, r2
 8007b70:	697a      	ldr	r2, [r7, #20]
 8007b72:	68b9      	ldr	r1, [r7, #8]
 8007b74:	68f8      	ldr	r0, [r7, #12]
 8007b76:	f000 f805 	bl	8007b84 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007b7a:	69bb      	ldr	r3, [r7, #24]
	}
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	3720      	adds	r7, #32
 8007b80:	46bd      	mov	sp, r7
 8007b82:	bd80      	pop	{r7, pc}

08007b84 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b084      	sub	sp, #16
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	60f8      	str	r0, [r7, #12]
 8007b8c:	60b9      	str	r1, [r7, #8]
 8007b8e:	607a      	str	r2, [r7, #4]
 8007b90:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007b92:	68bb      	ldr	r3, [r7, #8]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d103      	bne.n	8007ba0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007b98:	69bb      	ldr	r3, [r7, #24]
 8007b9a:	69ba      	ldr	r2, [r7, #24]
 8007b9c:	601a      	str	r2, [r3, #0]
 8007b9e:	e002      	b.n	8007ba6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007ba0:	69bb      	ldr	r3, [r7, #24]
 8007ba2:	687a      	ldr	r2, [r7, #4]
 8007ba4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007ba6:	69bb      	ldr	r3, [r7, #24]
 8007ba8:	68fa      	ldr	r2, [r7, #12]
 8007baa:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007bac:	69bb      	ldr	r3, [r7, #24]
 8007bae:	68ba      	ldr	r2, [r7, #8]
 8007bb0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007bb2:	2101      	movs	r1, #1
 8007bb4:	69b8      	ldr	r0, [r7, #24]
 8007bb6:	f7ff fecb 	bl	8007950 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007bba:	69bb      	ldr	r3, [r7, #24]
 8007bbc:	78fa      	ldrb	r2, [r7, #3]
 8007bbe:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007bc2:	bf00      	nop
 8007bc4:	3710      	adds	r7, #16
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	bd80      	pop	{r7, pc}

08007bca <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8007bca:	b580      	push	{r7, lr}
 8007bcc:	b08a      	sub	sp, #40	; 0x28
 8007bce:	af02      	add	r7, sp, #8
 8007bd0:	60f8      	str	r0, [r7, #12]
 8007bd2:	60b9      	str	r1, [r7, #8]
 8007bd4:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d10a      	bne.n	8007bf2 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8007bdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007be0:	f383 8811 	msr	BASEPRI, r3
 8007be4:	f3bf 8f6f 	isb	sy
 8007be8:	f3bf 8f4f 	dsb	sy
 8007bec:	61bb      	str	r3, [r7, #24]
}
 8007bee:	bf00      	nop
 8007bf0:	e7fe      	b.n	8007bf0 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007bf2:	68ba      	ldr	r2, [r7, #8]
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	429a      	cmp	r2, r3
 8007bf8:	d90a      	bls.n	8007c10 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8007bfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bfe:	f383 8811 	msr	BASEPRI, r3
 8007c02:	f3bf 8f6f 	isb	sy
 8007c06:	f3bf 8f4f 	dsb	sy
 8007c0a:	617b      	str	r3, [r7, #20]
}
 8007c0c:	bf00      	nop
 8007c0e:	e7fe      	b.n	8007c0e <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007c10:	2302      	movs	r3, #2
 8007c12:	9300      	str	r3, [sp, #0]
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2200      	movs	r2, #0
 8007c18:	2100      	movs	r1, #0
 8007c1a:	68f8      	ldr	r0, [r7, #12]
 8007c1c:	f7ff ff00 	bl	8007a20 <xQueueGenericCreateStatic>
 8007c20:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8007c22:	69fb      	ldr	r3, [r7, #28]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d002      	beq.n	8007c2e <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007c28:	69fb      	ldr	r3, [r7, #28]
 8007c2a:	68ba      	ldr	r2, [r7, #8]
 8007c2c:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007c2e:	69fb      	ldr	r3, [r7, #28]
	}
 8007c30:	4618      	mov	r0, r3
 8007c32:	3720      	adds	r7, #32
 8007c34:	46bd      	mov	sp, r7
 8007c36:	bd80      	pop	{r7, pc}

08007c38 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	b086      	sub	sp, #24
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
 8007c40:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d10a      	bne.n	8007c5e <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8007c48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c4c:	f383 8811 	msr	BASEPRI, r3
 8007c50:	f3bf 8f6f 	isb	sy
 8007c54:	f3bf 8f4f 	dsb	sy
 8007c58:	613b      	str	r3, [r7, #16]
}
 8007c5a:	bf00      	nop
 8007c5c:	e7fe      	b.n	8007c5c <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007c5e:	683a      	ldr	r2, [r7, #0]
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	429a      	cmp	r2, r3
 8007c64:	d90a      	bls.n	8007c7c <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8007c66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c6a:	f383 8811 	msr	BASEPRI, r3
 8007c6e:	f3bf 8f6f 	isb	sy
 8007c72:	f3bf 8f4f 	dsb	sy
 8007c76:	60fb      	str	r3, [r7, #12]
}
 8007c78:	bf00      	nop
 8007c7a:	e7fe      	b.n	8007c7a <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007c7c:	2202      	movs	r2, #2
 8007c7e:	2100      	movs	r1, #0
 8007c80:	6878      	ldr	r0, [r7, #4]
 8007c82:	f7ff ff45 	bl	8007b10 <xQueueGenericCreate>
 8007c86:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8007c88:	697b      	ldr	r3, [r7, #20]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d002      	beq.n	8007c94 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007c8e:	697b      	ldr	r3, [r7, #20]
 8007c90:	683a      	ldr	r2, [r7, #0]
 8007c92:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007c94:	697b      	ldr	r3, [r7, #20]
	}
 8007c96:	4618      	mov	r0, r3
 8007c98:	3718      	adds	r7, #24
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	bd80      	pop	{r7, pc}
	...

08007ca0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b08e      	sub	sp, #56	; 0x38
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	60f8      	str	r0, [r7, #12]
 8007ca8:	60b9      	str	r1, [r7, #8]
 8007caa:	607a      	str	r2, [r7, #4]
 8007cac:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007cae:	2300      	movs	r3, #0
 8007cb0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007cb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d10a      	bne.n	8007cd2 <xQueueGenericSend+0x32>
	__asm volatile
 8007cbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cc0:	f383 8811 	msr	BASEPRI, r3
 8007cc4:	f3bf 8f6f 	isb	sy
 8007cc8:	f3bf 8f4f 	dsb	sy
 8007ccc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007cce:	bf00      	nop
 8007cd0:	e7fe      	b.n	8007cd0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007cd2:	68bb      	ldr	r3, [r7, #8]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d103      	bne.n	8007ce0 <xQueueGenericSend+0x40>
 8007cd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d101      	bne.n	8007ce4 <xQueueGenericSend+0x44>
 8007ce0:	2301      	movs	r3, #1
 8007ce2:	e000      	b.n	8007ce6 <xQueueGenericSend+0x46>
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d10a      	bne.n	8007d00 <xQueueGenericSend+0x60>
	__asm volatile
 8007cea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cee:	f383 8811 	msr	BASEPRI, r3
 8007cf2:	f3bf 8f6f 	isb	sy
 8007cf6:	f3bf 8f4f 	dsb	sy
 8007cfa:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007cfc:	bf00      	nop
 8007cfe:	e7fe      	b.n	8007cfe <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007d00:	683b      	ldr	r3, [r7, #0]
 8007d02:	2b02      	cmp	r3, #2
 8007d04:	d103      	bne.n	8007d0e <xQueueGenericSend+0x6e>
 8007d06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d0a:	2b01      	cmp	r3, #1
 8007d0c:	d101      	bne.n	8007d12 <xQueueGenericSend+0x72>
 8007d0e:	2301      	movs	r3, #1
 8007d10:	e000      	b.n	8007d14 <xQueueGenericSend+0x74>
 8007d12:	2300      	movs	r3, #0
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d10a      	bne.n	8007d2e <xQueueGenericSend+0x8e>
	__asm volatile
 8007d18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d1c:	f383 8811 	msr	BASEPRI, r3
 8007d20:	f3bf 8f6f 	isb	sy
 8007d24:	f3bf 8f4f 	dsb	sy
 8007d28:	623b      	str	r3, [r7, #32]
}
 8007d2a:	bf00      	nop
 8007d2c:	e7fe      	b.n	8007d2c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007d2e:	f001 fca1 	bl	8009674 <xTaskGetSchedulerState>
 8007d32:	4603      	mov	r3, r0
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d102      	bne.n	8007d3e <xQueueGenericSend+0x9e>
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d101      	bne.n	8007d42 <xQueueGenericSend+0xa2>
 8007d3e:	2301      	movs	r3, #1
 8007d40:	e000      	b.n	8007d44 <xQueueGenericSend+0xa4>
 8007d42:	2300      	movs	r3, #0
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d10a      	bne.n	8007d5e <xQueueGenericSend+0xbe>
	__asm volatile
 8007d48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d4c:	f383 8811 	msr	BASEPRI, r3
 8007d50:	f3bf 8f6f 	isb	sy
 8007d54:	f3bf 8f4f 	dsb	sy
 8007d58:	61fb      	str	r3, [r7, #28]
}
 8007d5a:	bf00      	nop
 8007d5c:	e7fe      	b.n	8007d5c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007d5e:	f002 fbc9 	bl	800a4f4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007d62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d64:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007d66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d6a:	429a      	cmp	r2, r3
 8007d6c:	d302      	bcc.n	8007d74 <xQueueGenericSend+0xd4>
 8007d6e:	683b      	ldr	r3, [r7, #0]
 8007d70:	2b02      	cmp	r3, #2
 8007d72:	d129      	bne.n	8007dc8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007d74:	683a      	ldr	r2, [r7, #0]
 8007d76:	68b9      	ldr	r1, [r7, #8]
 8007d78:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007d7a:	f000 fc9a 	bl	80086b2 <prvCopyDataToQueue>
 8007d7e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007d80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d010      	beq.n	8007daa <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007d88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d8a:	3324      	adds	r3, #36	; 0x24
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	f001 faaf 	bl	80092f0 <xTaskRemoveFromEventList>
 8007d92:	4603      	mov	r3, r0
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d013      	beq.n	8007dc0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007d98:	4b3f      	ldr	r3, [pc, #252]	; (8007e98 <xQueueGenericSend+0x1f8>)
 8007d9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d9e:	601a      	str	r2, [r3, #0]
 8007da0:	f3bf 8f4f 	dsb	sy
 8007da4:	f3bf 8f6f 	isb	sy
 8007da8:	e00a      	b.n	8007dc0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007daa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d007      	beq.n	8007dc0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007db0:	4b39      	ldr	r3, [pc, #228]	; (8007e98 <xQueueGenericSend+0x1f8>)
 8007db2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007db6:	601a      	str	r2, [r3, #0]
 8007db8:	f3bf 8f4f 	dsb	sy
 8007dbc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007dc0:	f002 fbc8 	bl	800a554 <vPortExitCritical>
				return pdPASS;
 8007dc4:	2301      	movs	r3, #1
 8007dc6:	e063      	b.n	8007e90 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d103      	bne.n	8007dd6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007dce:	f002 fbc1 	bl	800a554 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	e05c      	b.n	8007e90 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007dd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d106      	bne.n	8007dea <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007ddc:	f107 0314 	add.w	r3, r7, #20
 8007de0:	4618      	mov	r0, r3
 8007de2:	f001 fae9 	bl	80093b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007de6:	2301      	movs	r3, #1
 8007de8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007dea:	f002 fbb3 	bl	800a554 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007dee:	f001 f855 	bl	8008e9c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007df2:	f002 fb7f 	bl	800a4f4 <vPortEnterCritical>
 8007df6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007df8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007dfc:	b25b      	sxtb	r3, r3
 8007dfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e02:	d103      	bne.n	8007e0c <xQueueGenericSend+0x16c>
 8007e04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e06:	2200      	movs	r2, #0
 8007e08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007e0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e0e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007e12:	b25b      	sxtb	r3, r3
 8007e14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e18:	d103      	bne.n	8007e22 <xQueueGenericSend+0x182>
 8007e1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007e22:	f002 fb97 	bl	800a554 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007e26:	1d3a      	adds	r2, r7, #4
 8007e28:	f107 0314 	add.w	r3, r7, #20
 8007e2c:	4611      	mov	r1, r2
 8007e2e:	4618      	mov	r0, r3
 8007e30:	f001 fad8 	bl	80093e4 <xTaskCheckForTimeOut>
 8007e34:	4603      	mov	r3, r0
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d124      	bne.n	8007e84 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007e3a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e3c:	f000 fd31 	bl	80088a2 <prvIsQueueFull>
 8007e40:	4603      	mov	r3, r0
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d018      	beq.n	8007e78 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007e46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e48:	3310      	adds	r3, #16
 8007e4a:	687a      	ldr	r2, [r7, #4]
 8007e4c:	4611      	mov	r1, r2
 8007e4e:	4618      	mov	r0, r3
 8007e50:	f001 f9fe 	bl	8009250 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007e54:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e56:	f000 fcbc 	bl	80087d2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007e5a:	f001 f82d 	bl	8008eb8 <xTaskResumeAll>
 8007e5e:	4603      	mov	r3, r0
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	f47f af7c 	bne.w	8007d5e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8007e66:	4b0c      	ldr	r3, [pc, #48]	; (8007e98 <xQueueGenericSend+0x1f8>)
 8007e68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e6c:	601a      	str	r2, [r3, #0]
 8007e6e:	f3bf 8f4f 	dsb	sy
 8007e72:	f3bf 8f6f 	isb	sy
 8007e76:	e772      	b.n	8007d5e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007e78:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e7a:	f000 fcaa 	bl	80087d2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007e7e:	f001 f81b 	bl	8008eb8 <xTaskResumeAll>
 8007e82:	e76c      	b.n	8007d5e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007e84:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e86:	f000 fca4 	bl	80087d2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007e8a:	f001 f815 	bl	8008eb8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007e8e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007e90:	4618      	mov	r0, r3
 8007e92:	3738      	adds	r7, #56	; 0x38
 8007e94:	46bd      	mov	sp, r7
 8007e96:	bd80      	pop	{r7, pc}
 8007e98:	e000ed04 	.word	0xe000ed04

08007e9c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b090      	sub	sp, #64	; 0x40
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	60f8      	str	r0, [r7, #12]
 8007ea4:	60b9      	str	r1, [r7, #8]
 8007ea6:	607a      	str	r2, [r7, #4]
 8007ea8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8007eae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d10a      	bne.n	8007eca <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8007eb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eb8:	f383 8811 	msr	BASEPRI, r3
 8007ebc:	f3bf 8f6f 	isb	sy
 8007ec0:	f3bf 8f4f 	dsb	sy
 8007ec4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007ec6:	bf00      	nop
 8007ec8:	e7fe      	b.n	8007ec8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007eca:	68bb      	ldr	r3, [r7, #8]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d103      	bne.n	8007ed8 <xQueueGenericSendFromISR+0x3c>
 8007ed0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d101      	bne.n	8007edc <xQueueGenericSendFromISR+0x40>
 8007ed8:	2301      	movs	r3, #1
 8007eda:	e000      	b.n	8007ede <xQueueGenericSendFromISR+0x42>
 8007edc:	2300      	movs	r3, #0
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d10a      	bne.n	8007ef8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8007ee2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ee6:	f383 8811 	msr	BASEPRI, r3
 8007eea:	f3bf 8f6f 	isb	sy
 8007eee:	f3bf 8f4f 	dsb	sy
 8007ef2:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007ef4:	bf00      	nop
 8007ef6:	e7fe      	b.n	8007ef6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	2b02      	cmp	r3, #2
 8007efc:	d103      	bne.n	8007f06 <xQueueGenericSendFromISR+0x6a>
 8007efe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f02:	2b01      	cmp	r3, #1
 8007f04:	d101      	bne.n	8007f0a <xQueueGenericSendFromISR+0x6e>
 8007f06:	2301      	movs	r3, #1
 8007f08:	e000      	b.n	8007f0c <xQueueGenericSendFromISR+0x70>
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d10a      	bne.n	8007f26 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8007f10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f14:	f383 8811 	msr	BASEPRI, r3
 8007f18:	f3bf 8f6f 	isb	sy
 8007f1c:	f3bf 8f4f 	dsb	sy
 8007f20:	623b      	str	r3, [r7, #32]
}
 8007f22:	bf00      	nop
 8007f24:	e7fe      	b.n	8007f24 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007f26:	f002 fbc7 	bl	800a6b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007f2a:	f3ef 8211 	mrs	r2, BASEPRI
 8007f2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f32:	f383 8811 	msr	BASEPRI, r3
 8007f36:	f3bf 8f6f 	isb	sy
 8007f3a:	f3bf 8f4f 	dsb	sy
 8007f3e:	61fa      	str	r2, [r7, #28]
 8007f40:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007f42:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007f44:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007f46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f48:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f4e:	429a      	cmp	r2, r3
 8007f50:	d302      	bcc.n	8007f58 <xQueueGenericSendFromISR+0xbc>
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	2b02      	cmp	r3, #2
 8007f56:	d12f      	bne.n	8007fb8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007f58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f5a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007f5e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007f62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f66:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007f68:	683a      	ldr	r2, [r7, #0]
 8007f6a:	68b9      	ldr	r1, [r7, #8]
 8007f6c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007f6e:	f000 fba0 	bl	80086b2 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007f72:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8007f76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f7a:	d112      	bne.n	8007fa2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007f7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d016      	beq.n	8007fb2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007f84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f86:	3324      	adds	r3, #36	; 0x24
 8007f88:	4618      	mov	r0, r3
 8007f8a:	f001 f9b1 	bl	80092f0 <xTaskRemoveFromEventList>
 8007f8e:	4603      	mov	r3, r0
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d00e      	beq.n	8007fb2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d00b      	beq.n	8007fb2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	2201      	movs	r2, #1
 8007f9e:	601a      	str	r2, [r3, #0]
 8007fa0:	e007      	b.n	8007fb2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007fa2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007fa6:	3301      	adds	r3, #1
 8007fa8:	b2db      	uxtb	r3, r3
 8007faa:	b25a      	sxtb	r2, r3
 8007fac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007fb2:	2301      	movs	r3, #1
 8007fb4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8007fb6:	e001      	b.n	8007fbc <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007fb8:	2300      	movs	r3, #0
 8007fba:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007fbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fbe:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007fc0:	697b      	ldr	r3, [r7, #20]
 8007fc2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007fc6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007fc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	3740      	adds	r7, #64	; 0x40
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bd80      	pop	{r7, pc}

08007fd2 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007fd2:	b580      	push	{r7, lr}
 8007fd4:	b08e      	sub	sp, #56	; 0x38
 8007fd6:	af00      	add	r7, sp, #0
 8007fd8:	6078      	str	r0, [r7, #4]
 8007fda:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007fe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d10a      	bne.n	8007ffc <xQueueGiveFromISR+0x2a>
	__asm volatile
 8007fe6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fea:	f383 8811 	msr	BASEPRI, r3
 8007fee:	f3bf 8f6f 	isb	sy
 8007ff2:	f3bf 8f4f 	dsb	sy
 8007ff6:	623b      	str	r3, [r7, #32]
}
 8007ff8:	bf00      	nop
 8007ffa:	e7fe      	b.n	8007ffa <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007ffc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008000:	2b00      	cmp	r3, #0
 8008002:	d00a      	beq.n	800801a <xQueueGiveFromISR+0x48>
	__asm volatile
 8008004:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008008:	f383 8811 	msr	BASEPRI, r3
 800800c:	f3bf 8f6f 	isb	sy
 8008010:	f3bf 8f4f 	dsb	sy
 8008014:	61fb      	str	r3, [r7, #28]
}
 8008016:	bf00      	nop
 8008018:	e7fe      	b.n	8008018 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800801a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d103      	bne.n	800802a <xQueueGiveFromISR+0x58>
 8008022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008024:	689b      	ldr	r3, [r3, #8]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d101      	bne.n	800802e <xQueueGiveFromISR+0x5c>
 800802a:	2301      	movs	r3, #1
 800802c:	e000      	b.n	8008030 <xQueueGiveFromISR+0x5e>
 800802e:	2300      	movs	r3, #0
 8008030:	2b00      	cmp	r3, #0
 8008032:	d10a      	bne.n	800804a <xQueueGiveFromISR+0x78>
	__asm volatile
 8008034:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008038:	f383 8811 	msr	BASEPRI, r3
 800803c:	f3bf 8f6f 	isb	sy
 8008040:	f3bf 8f4f 	dsb	sy
 8008044:	61bb      	str	r3, [r7, #24]
}
 8008046:	bf00      	nop
 8008048:	e7fe      	b.n	8008048 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800804a:	f002 fb35 	bl	800a6b8 <vPortValidateInterruptPriority>
	__asm volatile
 800804e:	f3ef 8211 	mrs	r2, BASEPRI
 8008052:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008056:	f383 8811 	msr	BASEPRI, r3
 800805a:	f3bf 8f6f 	isb	sy
 800805e:	f3bf 8f4f 	dsb	sy
 8008062:	617a      	str	r2, [r7, #20]
 8008064:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8008066:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008068:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800806a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800806c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800806e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008070:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008072:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008074:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008076:	429a      	cmp	r2, r3
 8008078:	d22b      	bcs.n	80080d2 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800807a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800807c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008080:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008086:	1c5a      	adds	r2, r3, #1
 8008088:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800808a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800808c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008090:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008094:	d112      	bne.n	80080bc <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008096:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800809a:	2b00      	cmp	r3, #0
 800809c:	d016      	beq.n	80080cc <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800809e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080a0:	3324      	adds	r3, #36	; 0x24
 80080a2:	4618      	mov	r0, r3
 80080a4:	f001 f924 	bl	80092f0 <xTaskRemoveFromEventList>
 80080a8:	4603      	mov	r3, r0
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d00e      	beq.n	80080cc <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d00b      	beq.n	80080cc <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80080b4:	683b      	ldr	r3, [r7, #0]
 80080b6:	2201      	movs	r2, #1
 80080b8:	601a      	str	r2, [r3, #0]
 80080ba:	e007      	b.n	80080cc <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80080bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80080c0:	3301      	adds	r3, #1
 80080c2:	b2db      	uxtb	r3, r3
 80080c4:	b25a      	sxtb	r2, r3
 80080c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80080cc:	2301      	movs	r3, #1
 80080ce:	637b      	str	r3, [r7, #52]	; 0x34
 80080d0:	e001      	b.n	80080d6 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80080d2:	2300      	movs	r3, #0
 80080d4:	637b      	str	r3, [r7, #52]	; 0x34
 80080d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080d8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	f383 8811 	msr	BASEPRI, r3
}
 80080e0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80080e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80080e4:	4618      	mov	r0, r3
 80080e6:	3738      	adds	r7, #56	; 0x38
 80080e8:	46bd      	mov	sp, r7
 80080ea:	bd80      	pop	{r7, pc}

080080ec <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b08c      	sub	sp, #48	; 0x30
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	60f8      	str	r0, [r7, #12]
 80080f4:	60b9      	str	r1, [r7, #8]
 80080f6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80080f8:	2300      	movs	r3, #0
 80080fa:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008102:	2b00      	cmp	r3, #0
 8008104:	d10a      	bne.n	800811c <xQueueReceive+0x30>
	__asm volatile
 8008106:	f04f 0350 	mov.w	r3, #80	; 0x50
 800810a:	f383 8811 	msr	BASEPRI, r3
 800810e:	f3bf 8f6f 	isb	sy
 8008112:	f3bf 8f4f 	dsb	sy
 8008116:	623b      	str	r3, [r7, #32]
}
 8008118:	bf00      	nop
 800811a:	e7fe      	b.n	800811a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	2b00      	cmp	r3, #0
 8008120:	d103      	bne.n	800812a <xQueueReceive+0x3e>
 8008122:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008126:	2b00      	cmp	r3, #0
 8008128:	d101      	bne.n	800812e <xQueueReceive+0x42>
 800812a:	2301      	movs	r3, #1
 800812c:	e000      	b.n	8008130 <xQueueReceive+0x44>
 800812e:	2300      	movs	r3, #0
 8008130:	2b00      	cmp	r3, #0
 8008132:	d10a      	bne.n	800814a <xQueueReceive+0x5e>
	__asm volatile
 8008134:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008138:	f383 8811 	msr	BASEPRI, r3
 800813c:	f3bf 8f6f 	isb	sy
 8008140:	f3bf 8f4f 	dsb	sy
 8008144:	61fb      	str	r3, [r7, #28]
}
 8008146:	bf00      	nop
 8008148:	e7fe      	b.n	8008148 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800814a:	f001 fa93 	bl	8009674 <xTaskGetSchedulerState>
 800814e:	4603      	mov	r3, r0
 8008150:	2b00      	cmp	r3, #0
 8008152:	d102      	bne.n	800815a <xQueueReceive+0x6e>
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2b00      	cmp	r3, #0
 8008158:	d101      	bne.n	800815e <xQueueReceive+0x72>
 800815a:	2301      	movs	r3, #1
 800815c:	e000      	b.n	8008160 <xQueueReceive+0x74>
 800815e:	2300      	movs	r3, #0
 8008160:	2b00      	cmp	r3, #0
 8008162:	d10a      	bne.n	800817a <xQueueReceive+0x8e>
	__asm volatile
 8008164:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008168:	f383 8811 	msr	BASEPRI, r3
 800816c:	f3bf 8f6f 	isb	sy
 8008170:	f3bf 8f4f 	dsb	sy
 8008174:	61bb      	str	r3, [r7, #24]
}
 8008176:	bf00      	nop
 8008178:	e7fe      	b.n	8008178 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800817a:	f002 f9bb 	bl	800a4f4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800817e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008180:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008182:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008186:	2b00      	cmp	r3, #0
 8008188:	d01f      	beq.n	80081ca <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800818a:	68b9      	ldr	r1, [r7, #8]
 800818c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800818e:	f000 fafa 	bl	8008786 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008194:	1e5a      	subs	r2, r3, #1
 8008196:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008198:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800819a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800819c:	691b      	ldr	r3, [r3, #16]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d00f      	beq.n	80081c2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80081a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081a4:	3310      	adds	r3, #16
 80081a6:	4618      	mov	r0, r3
 80081a8:	f001 f8a2 	bl	80092f0 <xTaskRemoveFromEventList>
 80081ac:	4603      	mov	r3, r0
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d007      	beq.n	80081c2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80081b2:	4b3d      	ldr	r3, [pc, #244]	; (80082a8 <xQueueReceive+0x1bc>)
 80081b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80081b8:	601a      	str	r2, [r3, #0]
 80081ba:	f3bf 8f4f 	dsb	sy
 80081be:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80081c2:	f002 f9c7 	bl	800a554 <vPortExitCritical>
				return pdPASS;
 80081c6:	2301      	movs	r3, #1
 80081c8:	e069      	b.n	800829e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d103      	bne.n	80081d8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80081d0:	f002 f9c0 	bl	800a554 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80081d4:	2300      	movs	r3, #0
 80081d6:	e062      	b.n	800829e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80081d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d106      	bne.n	80081ec <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80081de:	f107 0310 	add.w	r3, r7, #16
 80081e2:	4618      	mov	r0, r3
 80081e4:	f001 f8e8 	bl	80093b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80081e8:	2301      	movs	r3, #1
 80081ea:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80081ec:	f002 f9b2 	bl	800a554 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80081f0:	f000 fe54 	bl	8008e9c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80081f4:	f002 f97e 	bl	800a4f4 <vPortEnterCritical>
 80081f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081fa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80081fe:	b25b      	sxtb	r3, r3
 8008200:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008204:	d103      	bne.n	800820e <xQueueReceive+0x122>
 8008206:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008208:	2200      	movs	r2, #0
 800820a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800820e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008210:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008214:	b25b      	sxtb	r3, r3
 8008216:	f1b3 3fff 	cmp.w	r3, #4294967295
 800821a:	d103      	bne.n	8008224 <xQueueReceive+0x138>
 800821c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800821e:	2200      	movs	r2, #0
 8008220:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008224:	f002 f996 	bl	800a554 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008228:	1d3a      	adds	r2, r7, #4
 800822a:	f107 0310 	add.w	r3, r7, #16
 800822e:	4611      	mov	r1, r2
 8008230:	4618      	mov	r0, r3
 8008232:	f001 f8d7 	bl	80093e4 <xTaskCheckForTimeOut>
 8008236:	4603      	mov	r3, r0
 8008238:	2b00      	cmp	r3, #0
 800823a:	d123      	bne.n	8008284 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800823c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800823e:	f000 fb1a 	bl	8008876 <prvIsQueueEmpty>
 8008242:	4603      	mov	r3, r0
 8008244:	2b00      	cmp	r3, #0
 8008246:	d017      	beq.n	8008278 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008248:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800824a:	3324      	adds	r3, #36	; 0x24
 800824c:	687a      	ldr	r2, [r7, #4]
 800824e:	4611      	mov	r1, r2
 8008250:	4618      	mov	r0, r3
 8008252:	f000 fffd 	bl	8009250 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008256:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008258:	f000 fabb 	bl	80087d2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800825c:	f000 fe2c 	bl	8008eb8 <xTaskResumeAll>
 8008260:	4603      	mov	r3, r0
 8008262:	2b00      	cmp	r3, #0
 8008264:	d189      	bne.n	800817a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8008266:	4b10      	ldr	r3, [pc, #64]	; (80082a8 <xQueueReceive+0x1bc>)
 8008268:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800826c:	601a      	str	r2, [r3, #0]
 800826e:	f3bf 8f4f 	dsb	sy
 8008272:	f3bf 8f6f 	isb	sy
 8008276:	e780      	b.n	800817a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008278:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800827a:	f000 faaa 	bl	80087d2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800827e:	f000 fe1b 	bl	8008eb8 <xTaskResumeAll>
 8008282:	e77a      	b.n	800817a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008284:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008286:	f000 faa4 	bl	80087d2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800828a:	f000 fe15 	bl	8008eb8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800828e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008290:	f000 faf1 	bl	8008876 <prvIsQueueEmpty>
 8008294:	4603      	mov	r3, r0
 8008296:	2b00      	cmp	r3, #0
 8008298:	f43f af6f 	beq.w	800817a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800829c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800829e:	4618      	mov	r0, r3
 80082a0:	3730      	adds	r7, #48	; 0x30
 80082a2:	46bd      	mov	sp, r7
 80082a4:	bd80      	pop	{r7, pc}
 80082a6:	bf00      	nop
 80082a8:	e000ed04 	.word	0xe000ed04

080082ac <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80082ac:	b580      	push	{r7, lr}
 80082ae:	b08e      	sub	sp, #56	; 0x38
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	6078      	str	r0, [r7, #4]
 80082b4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80082b6:	2300      	movs	r3, #0
 80082b8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80082be:	2300      	movs	r3, #0
 80082c0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80082c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d10a      	bne.n	80082de <xQueueSemaphoreTake+0x32>
	__asm volatile
 80082c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082cc:	f383 8811 	msr	BASEPRI, r3
 80082d0:	f3bf 8f6f 	isb	sy
 80082d4:	f3bf 8f4f 	dsb	sy
 80082d8:	623b      	str	r3, [r7, #32]
}
 80082da:	bf00      	nop
 80082dc:	e7fe      	b.n	80082dc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80082de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d00a      	beq.n	80082fc <xQueueSemaphoreTake+0x50>
	__asm volatile
 80082e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082ea:	f383 8811 	msr	BASEPRI, r3
 80082ee:	f3bf 8f6f 	isb	sy
 80082f2:	f3bf 8f4f 	dsb	sy
 80082f6:	61fb      	str	r3, [r7, #28]
}
 80082f8:	bf00      	nop
 80082fa:	e7fe      	b.n	80082fa <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80082fc:	f001 f9ba 	bl	8009674 <xTaskGetSchedulerState>
 8008300:	4603      	mov	r3, r0
 8008302:	2b00      	cmp	r3, #0
 8008304:	d102      	bne.n	800830c <xQueueSemaphoreTake+0x60>
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d101      	bne.n	8008310 <xQueueSemaphoreTake+0x64>
 800830c:	2301      	movs	r3, #1
 800830e:	e000      	b.n	8008312 <xQueueSemaphoreTake+0x66>
 8008310:	2300      	movs	r3, #0
 8008312:	2b00      	cmp	r3, #0
 8008314:	d10a      	bne.n	800832c <xQueueSemaphoreTake+0x80>
	__asm volatile
 8008316:	f04f 0350 	mov.w	r3, #80	; 0x50
 800831a:	f383 8811 	msr	BASEPRI, r3
 800831e:	f3bf 8f6f 	isb	sy
 8008322:	f3bf 8f4f 	dsb	sy
 8008326:	61bb      	str	r3, [r7, #24]
}
 8008328:	bf00      	nop
 800832a:	e7fe      	b.n	800832a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800832c:	f002 f8e2 	bl	800a4f4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008330:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008332:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008334:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008336:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008338:	2b00      	cmp	r3, #0
 800833a:	d024      	beq.n	8008386 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800833c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800833e:	1e5a      	subs	r2, r3, #1
 8008340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008342:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008344:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d104      	bne.n	8008356 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800834c:	f001 fb08 	bl	8009960 <pvTaskIncrementMutexHeldCount>
 8008350:	4602      	mov	r2, r0
 8008352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008354:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008356:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008358:	691b      	ldr	r3, [r3, #16]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d00f      	beq.n	800837e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800835e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008360:	3310      	adds	r3, #16
 8008362:	4618      	mov	r0, r3
 8008364:	f000 ffc4 	bl	80092f0 <xTaskRemoveFromEventList>
 8008368:	4603      	mov	r3, r0
 800836a:	2b00      	cmp	r3, #0
 800836c:	d007      	beq.n	800837e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800836e:	4b54      	ldr	r3, [pc, #336]	; (80084c0 <xQueueSemaphoreTake+0x214>)
 8008370:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008374:	601a      	str	r2, [r3, #0]
 8008376:	f3bf 8f4f 	dsb	sy
 800837a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800837e:	f002 f8e9 	bl	800a554 <vPortExitCritical>
				return pdPASS;
 8008382:	2301      	movs	r3, #1
 8008384:	e097      	b.n	80084b6 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008386:	683b      	ldr	r3, [r7, #0]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d111      	bne.n	80083b0 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800838c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800838e:	2b00      	cmp	r3, #0
 8008390:	d00a      	beq.n	80083a8 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8008392:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008396:	f383 8811 	msr	BASEPRI, r3
 800839a:	f3bf 8f6f 	isb	sy
 800839e:	f3bf 8f4f 	dsb	sy
 80083a2:	617b      	str	r3, [r7, #20]
}
 80083a4:	bf00      	nop
 80083a6:	e7fe      	b.n	80083a6 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80083a8:	f002 f8d4 	bl	800a554 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80083ac:	2300      	movs	r3, #0
 80083ae:	e082      	b.n	80084b6 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80083b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d106      	bne.n	80083c4 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80083b6:	f107 030c 	add.w	r3, r7, #12
 80083ba:	4618      	mov	r0, r3
 80083bc:	f000 fffc 	bl	80093b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80083c0:	2301      	movs	r3, #1
 80083c2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80083c4:	f002 f8c6 	bl	800a554 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80083c8:	f000 fd68 	bl	8008e9c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80083cc:	f002 f892 	bl	800a4f4 <vPortEnterCritical>
 80083d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083d2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80083d6:	b25b      	sxtb	r3, r3
 80083d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083dc:	d103      	bne.n	80083e6 <xQueueSemaphoreTake+0x13a>
 80083de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083e0:	2200      	movs	r2, #0
 80083e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80083e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083e8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80083ec:	b25b      	sxtb	r3, r3
 80083ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083f2:	d103      	bne.n	80083fc <xQueueSemaphoreTake+0x150>
 80083f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083f6:	2200      	movs	r2, #0
 80083f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80083fc:	f002 f8aa 	bl	800a554 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008400:	463a      	mov	r2, r7
 8008402:	f107 030c 	add.w	r3, r7, #12
 8008406:	4611      	mov	r1, r2
 8008408:	4618      	mov	r0, r3
 800840a:	f000 ffeb 	bl	80093e4 <xTaskCheckForTimeOut>
 800840e:	4603      	mov	r3, r0
 8008410:	2b00      	cmp	r3, #0
 8008412:	d132      	bne.n	800847a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008414:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008416:	f000 fa2e 	bl	8008876 <prvIsQueueEmpty>
 800841a:	4603      	mov	r3, r0
 800841c:	2b00      	cmp	r3, #0
 800841e:	d026      	beq.n	800846e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	2b00      	cmp	r3, #0
 8008426:	d109      	bne.n	800843c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8008428:	f002 f864 	bl	800a4f4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800842c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800842e:	689b      	ldr	r3, [r3, #8]
 8008430:	4618      	mov	r0, r3
 8008432:	f001 f93d 	bl	80096b0 <xTaskPriorityInherit>
 8008436:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8008438:	f002 f88c 	bl	800a554 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800843c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800843e:	3324      	adds	r3, #36	; 0x24
 8008440:	683a      	ldr	r2, [r7, #0]
 8008442:	4611      	mov	r1, r2
 8008444:	4618      	mov	r0, r3
 8008446:	f000 ff03 	bl	8009250 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800844a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800844c:	f000 f9c1 	bl	80087d2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008450:	f000 fd32 	bl	8008eb8 <xTaskResumeAll>
 8008454:	4603      	mov	r3, r0
 8008456:	2b00      	cmp	r3, #0
 8008458:	f47f af68 	bne.w	800832c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800845c:	4b18      	ldr	r3, [pc, #96]	; (80084c0 <xQueueSemaphoreTake+0x214>)
 800845e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008462:	601a      	str	r2, [r3, #0]
 8008464:	f3bf 8f4f 	dsb	sy
 8008468:	f3bf 8f6f 	isb	sy
 800846c:	e75e      	b.n	800832c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800846e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008470:	f000 f9af 	bl	80087d2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008474:	f000 fd20 	bl	8008eb8 <xTaskResumeAll>
 8008478:	e758      	b.n	800832c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800847a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800847c:	f000 f9a9 	bl	80087d2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008480:	f000 fd1a 	bl	8008eb8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008484:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008486:	f000 f9f6 	bl	8008876 <prvIsQueueEmpty>
 800848a:	4603      	mov	r3, r0
 800848c:	2b00      	cmp	r3, #0
 800848e:	f43f af4d 	beq.w	800832c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008492:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008494:	2b00      	cmp	r3, #0
 8008496:	d00d      	beq.n	80084b4 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8008498:	f002 f82c 	bl	800a4f4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800849c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800849e:	f000 f8f0 	bl	8008682 <prvGetDisinheritPriorityAfterTimeout>
 80084a2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80084a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084a6:	689b      	ldr	r3, [r3, #8]
 80084a8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80084aa:	4618      	mov	r0, r3
 80084ac:	f001 f9d6 	bl	800985c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80084b0:	f002 f850 	bl	800a554 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80084b4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80084b6:	4618      	mov	r0, r3
 80084b8:	3738      	adds	r7, #56	; 0x38
 80084ba:	46bd      	mov	sp, r7
 80084bc:	bd80      	pop	{r7, pc}
 80084be:	bf00      	nop
 80084c0:	e000ed04 	.word	0xe000ed04

080084c4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	b08e      	sub	sp, #56	; 0x38
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	60f8      	str	r0, [r7, #12]
 80084cc:	60b9      	str	r1, [r7, #8]
 80084ce:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80084d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d10a      	bne.n	80084f0 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 80084da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084de:	f383 8811 	msr	BASEPRI, r3
 80084e2:	f3bf 8f6f 	isb	sy
 80084e6:	f3bf 8f4f 	dsb	sy
 80084ea:	623b      	str	r3, [r7, #32]
}
 80084ec:	bf00      	nop
 80084ee:	e7fe      	b.n	80084ee <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80084f0:	68bb      	ldr	r3, [r7, #8]
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d103      	bne.n	80084fe <xQueueReceiveFromISR+0x3a>
 80084f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d101      	bne.n	8008502 <xQueueReceiveFromISR+0x3e>
 80084fe:	2301      	movs	r3, #1
 8008500:	e000      	b.n	8008504 <xQueueReceiveFromISR+0x40>
 8008502:	2300      	movs	r3, #0
 8008504:	2b00      	cmp	r3, #0
 8008506:	d10a      	bne.n	800851e <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8008508:	f04f 0350 	mov.w	r3, #80	; 0x50
 800850c:	f383 8811 	msr	BASEPRI, r3
 8008510:	f3bf 8f6f 	isb	sy
 8008514:	f3bf 8f4f 	dsb	sy
 8008518:	61fb      	str	r3, [r7, #28]
}
 800851a:	bf00      	nop
 800851c:	e7fe      	b.n	800851c <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800851e:	f002 f8cb 	bl	800a6b8 <vPortValidateInterruptPriority>
	__asm volatile
 8008522:	f3ef 8211 	mrs	r2, BASEPRI
 8008526:	f04f 0350 	mov.w	r3, #80	; 0x50
 800852a:	f383 8811 	msr	BASEPRI, r3
 800852e:	f3bf 8f6f 	isb	sy
 8008532:	f3bf 8f4f 	dsb	sy
 8008536:	61ba      	str	r2, [r7, #24]
 8008538:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800853a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800853c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800853e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008540:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008542:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008544:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008546:	2b00      	cmp	r3, #0
 8008548:	d02f      	beq.n	80085aa <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800854a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800854c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008550:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008554:	68b9      	ldr	r1, [r7, #8]
 8008556:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008558:	f000 f915 	bl	8008786 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800855c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800855e:	1e5a      	subs	r2, r3, #1
 8008560:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008562:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008564:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008568:	f1b3 3fff 	cmp.w	r3, #4294967295
 800856c:	d112      	bne.n	8008594 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800856e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008570:	691b      	ldr	r3, [r3, #16]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d016      	beq.n	80085a4 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008576:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008578:	3310      	adds	r3, #16
 800857a:	4618      	mov	r0, r3
 800857c:	f000 feb8 	bl	80092f0 <xTaskRemoveFromEventList>
 8008580:	4603      	mov	r3, r0
 8008582:	2b00      	cmp	r3, #0
 8008584:	d00e      	beq.n	80085a4 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	2b00      	cmp	r3, #0
 800858a:	d00b      	beq.n	80085a4 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	2201      	movs	r2, #1
 8008590:	601a      	str	r2, [r3, #0]
 8008592:	e007      	b.n	80085a4 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008594:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008598:	3301      	adds	r3, #1
 800859a:	b2db      	uxtb	r3, r3
 800859c:	b25a      	sxtb	r2, r3
 800859e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80085a4:	2301      	movs	r3, #1
 80085a6:	637b      	str	r3, [r7, #52]	; 0x34
 80085a8:	e001      	b.n	80085ae <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 80085aa:	2300      	movs	r3, #0
 80085ac:	637b      	str	r3, [r7, #52]	; 0x34
 80085ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085b0:	613b      	str	r3, [r7, #16]
	__asm volatile
 80085b2:	693b      	ldr	r3, [r7, #16]
 80085b4:	f383 8811 	msr	BASEPRI, r3
}
 80085b8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80085ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80085bc:	4618      	mov	r0, r3
 80085be:	3738      	adds	r7, #56	; 0x38
 80085c0:	46bd      	mov	sp, r7
 80085c2:	bd80      	pop	{r7, pc}

080085c4 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b084      	sub	sp, #16
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d10a      	bne.n	80085e8 <uxQueueMessagesWaiting+0x24>
	__asm volatile
 80085d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085d6:	f383 8811 	msr	BASEPRI, r3
 80085da:	f3bf 8f6f 	isb	sy
 80085de:	f3bf 8f4f 	dsb	sy
 80085e2:	60bb      	str	r3, [r7, #8]
}
 80085e4:	bf00      	nop
 80085e6:	e7fe      	b.n	80085e6 <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 80085e8:	f001 ff84 	bl	800a4f4 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085f0:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 80085f2:	f001 ffaf 	bl	800a554 <vPortExitCritical>

	return uxReturn;
 80085f6:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80085f8:	4618      	mov	r0, r3
 80085fa:	3710      	adds	r7, #16
 80085fc:	46bd      	mov	sp, r7
 80085fe:	bd80      	pop	{r7, pc}

08008600 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8008600:	b480      	push	{r7}
 8008602:	b087      	sub	sp, #28
 8008604:	af00      	add	r7, sp, #0
 8008606:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800860c:	697b      	ldr	r3, [r7, #20]
 800860e:	2b00      	cmp	r3, #0
 8008610:	d10a      	bne.n	8008628 <uxQueueMessagesWaitingFromISR+0x28>
	__asm volatile
 8008612:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008616:	f383 8811 	msr	BASEPRI, r3
 800861a:	f3bf 8f6f 	isb	sy
 800861e:	f3bf 8f4f 	dsb	sy
 8008622:	60fb      	str	r3, [r7, #12]
}
 8008624:	bf00      	nop
 8008626:	e7fe      	b.n	8008626 <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 8008628:	697b      	ldr	r3, [r7, #20]
 800862a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800862c:	613b      	str	r3, [r7, #16]

	return uxReturn;
 800862e:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8008630:	4618      	mov	r0, r3
 8008632:	371c      	adds	r7, #28
 8008634:	46bd      	mov	sp, r7
 8008636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863a:	4770      	bx	lr

0800863c <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800863c:	b580      	push	{r7, lr}
 800863e:	b084      	sub	sp, #16
 8008640:	af00      	add	r7, sp, #0
 8008642:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d10a      	bne.n	8008664 <vQueueDelete+0x28>
	__asm volatile
 800864e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008652:	f383 8811 	msr	BASEPRI, r3
 8008656:	f3bf 8f6f 	isb	sy
 800865a:	f3bf 8f4f 	dsb	sy
 800865e:	60bb      	str	r3, [r7, #8]
}
 8008660:	bf00      	nop
 8008662:	e7fe      	b.n	8008662 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8008664:	68f8      	ldr	r0, [r7, #12]
 8008666:	f000 f95f 	bl	8008928 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8008670:	2b00      	cmp	r3, #0
 8008672:	d102      	bne.n	800867a <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8008674:	68f8      	ldr	r0, [r7, #12]
 8008676:	f002 f92b 	bl	800a8d0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800867a:	bf00      	nop
 800867c:	3710      	adds	r7, #16
 800867e:	46bd      	mov	sp, r7
 8008680:	bd80      	pop	{r7, pc}

08008682 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008682:	b480      	push	{r7}
 8008684:	b085      	sub	sp, #20
 8008686:	af00      	add	r7, sp, #0
 8008688:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800868e:	2b00      	cmp	r3, #0
 8008690:	d006      	beq.n	80086a0 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800869c:	60fb      	str	r3, [r7, #12]
 800869e:	e001      	b.n	80086a4 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80086a0:	2300      	movs	r3, #0
 80086a2:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80086a4:	68fb      	ldr	r3, [r7, #12]
	}
 80086a6:	4618      	mov	r0, r3
 80086a8:	3714      	adds	r7, #20
 80086aa:	46bd      	mov	sp, r7
 80086ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b0:	4770      	bx	lr

080086b2 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80086b2:	b580      	push	{r7, lr}
 80086b4:	b086      	sub	sp, #24
 80086b6:	af00      	add	r7, sp, #0
 80086b8:	60f8      	str	r0, [r7, #12]
 80086ba:	60b9      	str	r1, [r7, #8]
 80086bc:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80086be:	2300      	movs	r3, #0
 80086c0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086c6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d10d      	bne.n	80086ec <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d14d      	bne.n	8008774 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	689b      	ldr	r3, [r3, #8]
 80086dc:	4618      	mov	r0, r3
 80086de:	f001 f84f 	bl	8009780 <xTaskPriorityDisinherit>
 80086e2:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	2200      	movs	r2, #0
 80086e8:	609a      	str	r2, [r3, #8]
 80086ea:	e043      	b.n	8008774 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d119      	bne.n	8008726 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	6858      	ldr	r0, [r3, #4]
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086fa:	461a      	mov	r2, r3
 80086fc:	68b9      	ldr	r1, [r7, #8]
 80086fe:	f003 f86a 	bl	800b7d6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	685a      	ldr	r2, [r3, #4]
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800870a:	441a      	add	r2, r3
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	685a      	ldr	r2, [r3, #4]
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	689b      	ldr	r3, [r3, #8]
 8008718:	429a      	cmp	r2, r3
 800871a:	d32b      	bcc.n	8008774 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	681a      	ldr	r2, [r3, #0]
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	605a      	str	r2, [r3, #4]
 8008724:	e026      	b.n	8008774 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	68d8      	ldr	r0, [r3, #12]
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800872e:	461a      	mov	r2, r3
 8008730:	68b9      	ldr	r1, [r7, #8]
 8008732:	f003 f850 	bl	800b7d6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	68da      	ldr	r2, [r3, #12]
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800873e:	425b      	negs	r3, r3
 8008740:	441a      	add	r2, r3
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	68da      	ldr	r2, [r3, #12]
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	429a      	cmp	r2, r3
 8008750:	d207      	bcs.n	8008762 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	689a      	ldr	r2, [r3, #8]
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800875a:	425b      	negs	r3, r3
 800875c:	441a      	add	r2, r3
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	2b02      	cmp	r3, #2
 8008766:	d105      	bne.n	8008774 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008768:	693b      	ldr	r3, [r7, #16]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d002      	beq.n	8008774 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800876e:	693b      	ldr	r3, [r7, #16]
 8008770:	3b01      	subs	r3, #1
 8008772:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008774:	693b      	ldr	r3, [r7, #16]
 8008776:	1c5a      	adds	r2, r3, #1
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800877c:	697b      	ldr	r3, [r7, #20]
}
 800877e:	4618      	mov	r0, r3
 8008780:	3718      	adds	r7, #24
 8008782:	46bd      	mov	sp, r7
 8008784:	bd80      	pop	{r7, pc}

08008786 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008786:	b580      	push	{r7, lr}
 8008788:	b082      	sub	sp, #8
 800878a:	af00      	add	r7, sp, #0
 800878c:	6078      	str	r0, [r7, #4]
 800878e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008794:	2b00      	cmp	r3, #0
 8008796:	d018      	beq.n	80087ca <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	68da      	ldr	r2, [r3, #12]
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087a0:	441a      	add	r2, r3
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	68da      	ldr	r2, [r3, #12]
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	689b      	ldr	r3, [r3, #8]
 80087ae:	429a      	cmp	r2, r3
 80087b0:	d303      	bcc.n	80087ba <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681a      	ldr	r2, [r3, #0]
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	68d9      	ldr	r1, [r3, #12]
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087c2:	461a      	mov	r2, r3
 80087c4:	6838      	ldr	r0, [r7, #0]
 80087c6:	f003 f806 	bl	800b7d6 <memcpy>
	}
}
 80087ca:	bf00      	nop
 80087cc:	3708      	adds	r7, #8
 80087ce:	46bd      	mov	sp, r7
 80087d0:	bd80      	pop	{r7, pc}

080087d2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80087d2:	b580      	push	{r7, lr}
 80087d4:	b084      	sub	sp, #16
 80087d6:	af00      	add	r7, sp, #0
 80087d8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80087da:	f001 fe8b 	bl	800a4f4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80087e4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80087e6:	e011      	b.n	800880c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d012      	beq.n	8008816 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	3324      	adds	r3, #36	; 0x24
 80087f4:	4618      	mov	r0, r3
 80087f6:	f000 fd7b 	bl	80092f0 <xTaskRemoveFromEventList>
 80087fa:	4603      	mov	r3, r0
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d001      	beq.n	8008804 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008800:	f000 fe52 	bl	80094a8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008804:	7bfb      	ldrb	r3, [r7, #15]
 8008806:	3b01      	subs	r3, #1
 8008808:	b2db      	uxtb	r3, r3
 800880a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800880c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008810:	2b00      	cmp	r3, #0
 8008812:	dce9      	bgt.n	80087e8 <prvUnlockQueue+0x16>
 8008814:	e000      	b.n	8008818 <prvUnlockQueue+0x46>
					break;
 8008816:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	22ff      	movs	r2, #255	; 0xff
 800881c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8008820:	f001 fe98 	bl	800a554 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008824:	f001 fe66 	bl	800a4f4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800882e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008830:	e011      	b.n	8008856 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	691b      	ldr	r3, [r3, #16]
 8008836:	2b00      	cmp	r3, #0
 8008838:	d012      	beq.n	8008860 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	3310      	adds	r3, #16
 800883e:	4618      	mov	r0, r3
 8008840:	f000 fd56 	bl	80092f0 <xTaskRemoveFromEventList>
 8008844:	4603      	mov	r3, r0
 8008846:	2b00      	cmp	r3, #0
 8008848:	d001      	beq.n	800884e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800884a:	f000 fe2d 	bl	80094a8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800884e:	7bbb      	ldrb	r3, [r7, #14]
 8008850:	3b01      	subs	r3, #1
 8008852:	b2db      	uxtb	r3, r3
 8008854:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008856:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800885a:	2b00      	cmp	r3, #0
 800885c:	dce9      	bgt.n	8008832 <prvUnlockQueue+0x60>
 800885e:	e000      	b.n	8008862 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008860:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	22ff      	movs	r2, #255	; 0xff
 8008866:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800886a:	f001 fe73 	bl	800a554 <vPortExitCritical>
}
 800886e:	bf00      	nop
 8008870:	3710      	adds	r7, #16
 8008872:	46bd      	mov	sp, r7
 8008874:	bd80      	pop	{r7, pc}

08008876 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008876:	b580      	push	{r7, lr}
 8008878:	b084      	sub	sp, #16
 800887a:	af00      	add	r7, sp, #0
 800887c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800887e:	f001 fe39 	bl	800a4f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008886:	2b00      	cmp	r3, #0
 8008888:	d102      	bne.n	8008890 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800888a:	2301      	movs	r3, #1
 800888c:	60fb      	str	r3, [r7, #12]
 800888e:	e001      	b.n	8008894 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008890:	2300      	movs	r3, #0
 8008892:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008894:	f001 fe5e 	bl	800a554 <vPortExitCritical>

	return xReturn;
 8008898:	68fb      	ldr	r3, [r7, #12]
}
 800889a:	4618      	mov	r0, r3
 800889c:	3710      	adds	r7, #16
 800889e:	46bd      	mov	sp, r7
 80088a0:	bd80      	pop	{r7, pc}

080088a2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80088a2:	b580      	push	{r7, lr}
 80088a4:	b084      	sub	sp, #16
 80088a6:	af00      	add	r7, sp, #0
 80088a8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80088aa:	f001 fe23 	bl	800a4f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088b6:	429a      	cmp	r2, r3
 80088b8:	d102      	bne.n	80088c0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80088ba:	2301      	movs	r3, #1
 80088bc:	60fb      	str	r3, [r7, #12]
 80088be:	e001      	b.n	80088c4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80088c0:	2300      	movs	r3, #0
 80088c2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80088c4:	f001 fe46 	bl	800a554 <vPortExitCritical>

	return xReturn;
 80088c8:	68fb      	ldr	r3, [r7, #12]
}
 80088ca:	4618      	mov	r0, r3
 80088cc:	3710      	adds	r7, #16
 80088ce:	46bd      	mov	sp, r7
 80088d0:	bd80      	pop	{r7, pc}
	...

080088d4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80088d4:	b480      	push	{r7}
 80088d6:	b085      	sub	sp, #20
 80088d8:	af00      	add	r7, sp, #0
 80088da:	6078      	str	r0, [r7, #4]
 80088dc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80088de:	2300      	movs	r3, #0
 80088e0:	60fb      	str	r3, [r7, #12]
 80088e2:	e014      	b.n	800890e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80088e4:	4a0f      	ldr	r2, [pc, #60]	; (8008924 <vQueueAddToRegistry+0x50>)
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d10b      	bne.n	8008908 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80088f0:	490c      	ldr	r1, [pc, #48]	; (8008924 <vQueueAddToRegistry+0x50>)
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	683a      	ldr	r2, [r7, #0]
 80088f6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80088fa:	4a0a      	ldr	r2, [pc, #40]	; (8008924 <vQueueAddToRegistry+0x50>)
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	00db      	lsls	r3, r3, #3
 8008900:	4413      	add	r3, r2
 8008902:	687a      	ldr	r2, [r7, #4]
 8008904:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008906:	e006      	b.n	8008916 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	3301      	adds	r3, #1
 800890c:	60fb      	str	r3, [r7, #12]
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	2b07      	cmp	r3, #7
 8008912:	d9e7      	bls.n	80088e4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008914:	bf00      	nop
 8008916:	bf00      	nop
 8008918:	3714      	adds	r7, #20
 800891a:	46bd      	mov	sp, r7
 800891c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008920:	4770      	bx	lr
 8008922:	bf00      	nop
 8008924:	20000ba0 	.word	0x20000ba0

08008928 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8008928:	b480      	push	{r7}
 800892a:	b085      	sub	sp, #20
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008930:	2300      	movs	r3, #0
 8008932:	60fb      	str	r3, [r7, #12]
 8008934:	e016      	b.n	8008964 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8008936:	4a10      	ldr	r2, [pc, #64]	; (8008978 <vQueueUnregisterQueue+0x50>)
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	00db      	lsls	r3, r3, #3
 800893c:	4413      	add	r3, r2
 800893e:	685b      	ldr	r3, [r3, #4]
 8008940:	687a      	ldr	r2, [r7, #4]
 8008942:	429a      	cmp	r2, r3
 8008944:	d10b      	bne.n	800895e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8008946:	4a0c      	ldr	r2, [pc, #48]	; (8008978 <vQueueUnregisterQueue+0x50>)
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	2100      	movs	r1, #0
 800894c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8008950:	4a09      	ldr	r2, [pc, #36]	; (8008978 <vQueueUnregisterQueue+0x50>)
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	00db      	lsls	r3, r3, #3
 8008956:	4413      	add	r3, r2
 8008958:	2200      	movs	r2, #0
 800895a:	605a      	str	r2, [r3, #4]
				break;
 800895c:	e006      	b.n	800896c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	3301      	adds	r3, #1
 8008962:	60fb      	str	r3, [r7, #12]
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	2b07      	cmp	r3, #7
 8008968:	d9e5      	bls.n	8008936 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800896a:	bf00      	nop
 800896c:	bf00      	nop
 800896e:	3714      	adds	r7, #20
 8008970:	46bd      	mov	sp, r7
 8008972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008976:	4770      	bx	lr
 8008978:	20000ba0 	.word	0x20000ba0

0800897c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800897c:	b580      	push	{r7, lr}
 800897e:	b086      	sub	sp, #24
 8008980:	af00      	add	r7, sp, #0
 8008982:	60f8      	str	r0, [r7, #12]
 8008984:	60b9      	str	r1, [r7, #8]
 8008986:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800898c:	f001 fdb2 	bl	800a4f4 <vPortEnterCritical>
 8008990:	697b      	ldr	r3, [r7, #20]
 8008992:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008996:	b25b      	sxtb	r3, r3
 8008998:	f1b3 3fff 	cmp.w	r3, #4294967295
 800899c:	d103      	bne.n	80089a6 <vQueueWaitForMessageRestricted+0x2a>
 800899e:	697b      	ldr	r3, [r7, #20]
 80089a0:	2200      	movs	r2, #0
 80089a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80089a6:	697b      	ldr	r3, [r7, #20]
 80089a8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80089ac:	b25b      	sxtb	r3, r3
 80089ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089b2:	d103      	bne.n	80089bc <vQueueWaitForMessageRestricted+0x40>
 80089b4:	697b      	ldr	r3, [r7, #20]
 80089b6:	2200      	movs	r2, #0
 80089b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80089bc:	f001 fdca 	bl	800a554 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80089c0:	697b      	ldr	r3, [r7, #20]
 80089c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d106      	bne.n	80089d6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80089c8:	697b      	ldr	r3, [r7, #20]
 80089ca:	3324      	adds	r3, #36	; 0x24
 80089cc:	687a      	ldr	r2, [r7, #4]
 80089ce:	68b9      	ldr	r1, [r7, #8]
 80089d0:	4618      	mov	r0, r3
 80089d2:	f000 fc61 	bl	8009298 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80089d6:	6978      	ldr	r0, [r7, #20]
 80089d8:	f7ff fefb 	bl	80087d2 <prvUnlockQueue>
	}
 80089dc:	bf00      	nop
 80089de:	3718      	adds	r7, #24
 80089e0:	46bd      	mov	sp, r7
 80089e2:	bd80      	pop	{r7, pc}

080089e4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80089e4:	b580      	push	{r7, lr}
 80089e6:	b08e      	sub	sp, #56	; 0x38
 80089e8:	af04      	add	r7, sp, #16
 80089ea:	60f8      	str	r0, [r7, #12]
 80089ec:	60b9      	str	r1, [r7, #8]
 80089ee:	607a      	str	r2, [r7, #4]
 80089f0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80089f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d10a      	bne.n	8008a0e <xTaskCreateStatic+0x2a>
	__asm volatile
 80089f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089fc:	f383 8811 	msr	BASEPRI, r3
 8008a00:	f3bf 8f6f 	isb	sy
 8008a04:	f3bf 8f4f 	dsb	sy
 8008a08:	623b      	str	r3, [r7, #32]
}
 8008a0a:	bf00      	nop
 8008a0c:	e7fe      	b.n	8008a0c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008a0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d10a      	bne.n	8008a2a <xTaskCreateStatic+0x46>
	__asm volatile
 8008a14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a18:	f383 8811 	msr	BASEPRI, r3
 8008a1c:	f3bf 8f6f 	isb	sy
 8008a20:	f3bf 8f4f 	dsb	sy
 8008a24:	61fb      	str	r3, [r7, #28]
}
 8008a26:	bf00      	nop
 8008a28:	e7fe      	b.n	8008a28 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008a2a:	23b8      	movs	r3, #184	; 0xb8
 8008a2c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008a2e:	693b      	ldr	r3, [r7, #16]
 8008a30:	2bb8      	cmp	r3, #184	; 0xb8
 8008a32:	d00a      	beq.n	8008a4a <xTaskCreateStatic+0x66>
	__asm volatile
 8008a34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a38:	f383 8811 	msr	BASEPRI, r3
 8008a3c:	f3bf 8f6f 	isb	sy
 8008a40:	f3bf 8f4f 	dsb	sy
 8008a44:	61bb      	str	r3, [r7, #24]
}
 8008a46:	bf00      	nop
 8008a48:	e7fe      	b.n	8008a48 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008a4a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008a4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d01e      	beq.n	8008a90 <xTaskCreateStatic+0xac>
 8008a52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d01b      	beq.n	8008a90 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008a58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a5a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a5e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008a60:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a64:	2202      	movs	r2, #2
 8008a66:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	9303      	str	r3, [sp, #12]
 8008a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a70:	9302      	str	r3, [sp, #8]
 8008a72:	f107 0314 	add.w	r3, r7, #20
 8008a76:	9301      	str	r3, [sp, #4]
 8008a78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a7a:	9300      	str	r3, [sp, #0]
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	687a      	ldr	r2, [r7, #4]
 8008a80:	68b9      	ldr	r1, [r7, #8]
 8008a82:	68f8      	ldr	r0, [r7, #12]
 8008a84:	f000 f850 	bl	8008b28 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008a88:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008a8a:	f000 f8f3 	bl	8008c74 <prvAddNewTaskToReadyList>
 8008a8e:	e001      	b.n	8008a94 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8008a90:	2300      	movs	r3, #0
 8008a92:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008a94:	697b      	ldr	r3, [r7, #20]
	}
 8008a96:	4618      	mov	r0, r3
 8008a98:	3728      	adds	r7, #40	; 0x28
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	bd80      	pop	{r7, pc}

08008a9e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008a9e:	b580      	push	{r7, lr}
 8008aa0:	b08c      	sub	sp, #48	; 0x30
 8008aa2:	af04      	add	r7, sp, #16
 8008aa4:	60f8      	str	r0, [r7, #12]
 8008aa6:	60b9      	str	r1, [r7, #8]
 8008aa8:	603b      	str	r3, [r7, #0]
 8008aaa:	4613      	mov	r3, r2
 8008aac:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008aae:	88fb      	ldrh	r3, [r7, #6]
 8008ab0:	009b      	lsls	r3, r3, #2
 8008ab2:	4618      	mov	r0, r3
 8008ab4:	f001 fe40 	bl	800a738 <pvPortMalloc>
 8008ab8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008aba:	697b      	ldr	r3, [r7, #20]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d00e      	beq.n	8008ade <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008ac0:	20b8      	movs	r0, #184	; 0xb8
 8008ac2:	f001 fe39 	bl	800a738 <pvPortMalloc>
 8008ac6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008ac8:	69fb      	ldr	r3, [r7, #28]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d003      	beq.n	8008ad6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008ace:	69fb      	ldr	r3, [r7, #28]
 8008ad0:	697a      	ldr	r2, [r7, #20]
 8008ad2:	631a      	str	r2, [r3, #48]	; 0x30
 8008ad4:	e005      	b.n	8008ae2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008ad6:	6978      	ldr	r0, [r7, #20]
 8008ad8:	f001 fefa 	bl	800a8d0 <vPortFree>
 8008adc:	e001      	b.n	8008ae2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008ade:	2300      	movs	r3, #0
 8008ae0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008ae2:	69fb      	ldr	r3, [r7, #28]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d017      	beq.n	8008b18 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008ae8:	69fb      	ldr	r3, [r7, #28]
 8008aea:	2200      	movs	r2, #0
 8008aec:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008af0:	88fa      	ldrh	r2, [r7, #6]
 8008af2:	2300      	movs	r3, #0
 8008af4:	9303      	str	r3, [sp, #12]
 8008af6:	69fb      	ldr	r3, [r7, #28]
 8008af8:	9302      	str	r3, [sp, #8]
 8008afa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008afc:	9301      	str	r3, [sp, #4]
 8008afe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b00:	9300      	str	r3, [sp, #0]
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	68b9      	ldr	r1, [r7, #8]
 8008b06:	68f8      	ldr	r0, [r7, #12]
 8008b08:	f000 f80e 	bl	8008b28 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008b0c:	69f8      	ldr	r0, [r7, #28]
 8008b0e:	f000 f8b1 	bl	8008c74 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008b12:	2301      	movs	r3, #1
 8008b14:	61bb      	str	r3, [r7, #24]
 8008b16:	e002      	b.n	8008b1e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008b18:	f04f 33ff 	mov.w	r3, #4294967295
 8008b1c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008b1e:	69bb      	ldr	r3, [r7, #24]
	}
 8008b20:	4618      	mov	r0, r3
 8008b22:	3720      	adds	r7, #32
 8008b24:	46bd      	mov	sp, r7
 8008b26:	bd80      	pop	{r7, pc}

08008b28 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b088      	sub	sp, #32
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	60f8      	str	r0, [r7, #12]
 8008b30:	60b9      	str	r1, [r7, #8]
 8008b32:	607a      	str	r2, [r7, #4]
 8008b34:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008b36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b38:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	009b      	lsls	r3, r3, #2
 8008b3e:	461a      	mov	r2, r3
 8008b40:	21a5      	movs	r1, #165	; 0xa5
 8008b42:	f002 fd60 	bl	800b606 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008b46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008b50:	3b01      	subs	r3, #1
 8008b52:	009b      	lsls	r3, r3, #2
 8008b54:	4413      	add	r3, r2
 8008b56:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008b58:	69bb      	ldr	r3, [r7, #24]
 8008b5a:	f023 0307 	bic.w	r3, r3, #7
 8008b5e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008b60:	69bb      	ldr	r3, [r7, #24]
 8008b62:	f003 0307 	and.w	r3, r3, #7
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d00a      	beq.n	8008b80 <prvInitialiseNewTask+0x58>
	__asm volatile
 8008b6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b6e:	f383 8811 	msr	BASEPRI, r3
 8008b72:	f3bf 8f6f 	isb	sy
 8008b76:	f3bf 8f4f 	dsb	sy
 8008b7a:	617b      	str	r3, [r7, #20]
}
 8008b7c:	bf00      	nop
 8008b7e:	e7fe      	b.n	8008b7e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008b80:	68bb      	ldr	r3, [r7, #8]
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d01f      	beq.n	8008bc6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008b86:	2300      	movs	r3, #0
 8008b88:	61fb      	str	r3, [r7, #28]
 8008b8a:	e012      	b.n	8008bb2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008b8c:	68ba      	ldr	r2, [r7, #8]
 8008b8e:	69fb      	ldr	r3, [r7, #28]
 8008b90:	4413      	add	r3, r2
 8008b92:	7819      	ldrb	r1, [r3, #0]
 8008b94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008b96:	69fb      	ldr	r3, [r7, #28]
 8008b98:	4413      	add	r3, r2
 8008b9a:	3334      	adds	r3, #52	; 0x34
 8008b9c:	460a      	mov	r2, r1
 8008b9e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008ba0:	68ba      	ldr	r2, [r7, #8]
 8008ba2:	69fb      	ldr	r3, [r7, #28]
 8008ba4:	4413      	add	r3, r2
 8008ba6:	781b      	ldrb	r3, [r3, #0]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d006      	beq.n	8008bba <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008bac:	69fb      	ldr	r3, [r7, #28]
 8008bae:	3301      	adds	r3, #1
 8008bb0:	61fb      	str	r3, [r7, #28]
 8008bb2:	69fb      	ldr	r3, [r7, #28]
 8008bb4:	2b1f      	cmp	r3, #31
 8008bb6:	d9e9      	bls.n	8008b8c <prvInitialiseNewTask+0x64>
 8008bb8:	e000      	b.n	8008bbc <prvInitialiseNewTask+0x94>
			{
				break;
 8008bba:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008bbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bbe:	2200      	movs	r2, #0
 8008bc0:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8008bc4:	e003      	b.n	8008bce <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008bc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bc8:	2200      	movs	r2, #0
 8008bca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008bce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bd0:	2b37      	cmp	r3, #55	; 0x37
 8008bd2:	d901      	bls.n	8008bd8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008bd4:	2337      	movs	r3, #55	; 0x37
 8008bd6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008bd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bda:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008bdc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008bde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008be0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008be2:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->uxMutexesHeld = 0;
 8008be4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008be6:	2200      	movs	r2, #0
 8008be8:	661a      	str	r2, [r3, #96]	; 0x60
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008bea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bec:	3304      	adds	r3, #4
 8008bee:	4618      	mov	r0, r3
 8008bf0:	f7fe fe1a 	bl	8007828 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008bf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bf6:	3318      	adds	r3, #24
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	f7fe fe15 	bl	8007828 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008bfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c02:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c06:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008c0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c0c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008c0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c12:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008c14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c16:	2200      	movs	r2, #0
 8008c18:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008c1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c1e:	2200      	movs	r2, #0
 8008c20:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008c24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c26:	3364      	adds	r3, #100	; 0x64
 8008c28:	224c      	movs	r2, #76	; 0x4c
 8008c2a:	2100      	movs	r1, #0
 8008c2c:	4618      	mov	r0, r3
 8008c2e:	f002 fcea 	bl	800b606 <memset>
 8008c32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c34:	4a0c      	ldr	r2, [pc, #48]	; (8008c68 <prvInitialiseNewTask+0x140>)
 8008c36:	669a      	str	r2, [r3, #104]	; 0x68
 8008c38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c3a:	4a0c      	ldr	r2, [pc, #48]	; (8008c6c <prvInitialiseNewTask+0x144>)
 8008c3c:	66da      	str	r2, [r3, #108]	; 0x6c
 8008c3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c40:	4a0b      	ldr	r2, [pc, #44]	; (8008c70 <prvInitialiseNewTask+0x148>)
 8008c42:	671a      	str	r2, [r3, #112]	; 0x70
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008c44:	683a      	ldr	r2, [r7, #0]
 8008c46:	68f9      	ldr	r1, [r7, #12]
 8008c48:	69b8      	ldr	r0, [r7, #24]
 8008c4a:	f001 fb23 	bl	800a294 <pxPortInitialiseStack>
 8008c4e:	4602      	mov	r2, r0
 8008c50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c52:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008c54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d002      	beq.n	8008c60 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008c5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c5e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008c60:	bf00      	nop
 8008c62:	3720      	adds	r7, #32
 8008c64:	46bd      	mov	sp, r7
 8008c66:	bd80      	pop	{r7, pc}
 8008c68:	20006054 	.word	0x20006054
 8008c6c:	200060bc 	.word	0x200060bc
 8008c70:	20006124 	.word	0x20006124

08008c74 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008c74:	b580      	push	{r7, lr}
 8008c76:	b082      	sub	sp, #8
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008c7c:	f001 fc3a 	bl	800a4f4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008c80:	4b2d      	ldr	r3, [pc, #180]	; (8008d38 <prvAddNewTaskToReadyList+0xc4>)
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	3301      	adds	r3, #1
 8008c86:	4a2c      	ldr	r2, [pc, #176]	; (8008d38 <prvAddNewTaskToReadyList+0xc4>)
 8008c88:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008c8a:	4b2c      	ldr	r3, [pc, #176]	; (8008d3c <prvAddNewTaskToReadyList+0xc8>)
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d109      	bne.n	8008ca6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008c92:	4a2a      	ldr	r2, [pc, #168]	; (8008d3c <prvAddNewTaskToReadyList+0xc8>)
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008c98:	4b27      	ldr	r3, [pc, #156]	; (8008d38 <prvAddNewTaskToReadyList+0xc4>)
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	2b01      	cmp	r3, #1
 8008c9e:	d110      	bne.n	8008cc2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008ca0:	f000 fc26 	bl	80094f0 <prvInitialiseTaskLists>
 8008ca4:	e00d      	b.n	8008cc2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008ca6:	4b26      	ldr	r3, [pc, #152]	; (8008d40 <prvAddNewTaskToReadyList+0xcc>)
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d109      	bne.n	8008cc2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008cae:	4b23      	ldr	r3, [pc, #140]	; (8008d3c <prvAddNewTaskToReadyList+0xc8>)
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cb8:	429a      	cmp	r2, r3
 8008cba:	d802      	bhi.n	8008cc2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008cbc:	4a1f      	ldr	r2, [pc, #124]	; (8008d3c <prvAddNewTaskToReadyList+0xc8>)
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008cc2:	4b20      	ldr	r3, [pc, #128]	; (8008d44 <prvAddNewTaskToReadyList+0xd0>)
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	3301      	adds	r3, #1
 8008cc8:	4a1e      	ldr	r2, [pc, #120]	; (8008d44 <prvAddNewTaskToReadyList+0xd0>)
 8008cca:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008ccc:	4b1d      	ldr	r3, [pc, #116]	; (8008d44 <prvAddNewTaskToReadyList+0xd0>)
 8008cce:	681a      	ldr	r2, [r3, #0]
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	655a      	str	r2, [r3, #84]	; 0x54
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cd8:	4b1b      	ldr	r3, [pc, #108]	; (8008d48 <prvAddNewTaskToReadyList+0xd4>)
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	429a      	cmp	r2, r3
 8008cde:	d903      	bls.n	8008ce8 <prvAddNewTaskToReadyList+0x74>
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ce4:	4a18      	ldr	r2, [pc, #96]	; (8008d48 <prvAddNewTaskToReadyList+0xd4>)
 8008ce6:	6013      	str	r3, [r2, #0]
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cec:	4613      	mov	r3, r2
 8008cee:	009b      	lsls	r3, r3, #2
 8008cf0:	4413      	add	r3, r2
 8008cf2:	009b      	lsls	r3, r3, #2
 8008cf4:	4a15      	ldr	r2, [pc, #84]	; (8008d4c <prvAddNewTaskToReadyList+0xd8>)
 8008cf6:	441a      	add	r2, r3
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	3304      	adds	r3, #4
 8008cfc:	4619      	mov	r1, r3
 8008cfe:	4610      	mov	r0, r2
 8008d00:	f7fe fd9f 	bl	8007842 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008d04:	f001 fc26 	bl	800a554 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008d08:	4b0d      	ldr	r3, [pc, #52]	; (8008d40 <prvAddNewTaskToReadyList+0xcc>)
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d00e      	beq.n	8008d2e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008d10:	4b0a      	ldr	r3, [pc, #40]	; (8008d3c <prvAddNewTaskToReadyList+0xc8>)
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d1a:	429a      	cmp	r2, r3
 8008d1c:	d207      	bcs.n	8008d2e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008d1e:	4b0c      	ldr	r3, [pc, #48]	; (8008d50 <prvAddNewTaskToReadyList+0xdc>)
 8008d20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d24:	601a      	str	r2, [r3, #0]
 8008d26:	f3bf 8f4f 	dsb	sy
 8008d2a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008d2e:	bf00      	nop
 8008d30:	3708      	adds	r7, #8
 8008d32:	46bd      	mov	sp, r7
 8008d34:	bd80      	pop	{r7, pc}
 8008d36:	bf00      	nop
 8008d38:	200010b4 	.word	0x200010b4
 8008d3c:	20000be0 	.word	0x20000be0
 8008d40:	200010c0 	.word	0x200010c0
 8008d44:	200010d0 	.word	0x200010d0
 8008d48:	200010bc 	.word	0x200010bc
 8008d4c:	20000be4 	.word	0x20000be4
 8008d50:	e000ed04 	.word	0xe000ed04

08008d54 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b084      	sub	sp, #16
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008d5c:	2300      	movs	r3, #0
 8008d5e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d017      	beq.n	8008d96 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008d66:	4b13      	ldr	r3, [pc, #76]	; (8008db4 <vTaskDelay+0x60>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d00a      	beq.n	8008d84 <vTaskDelay+0x30>
	__asm volatile
 8008d6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d72:	f383 8811 	msr	BASEPRI, r3
 8008d76:	f3bf 8f6f 	isb	sy
 8008d7a:	f3bf 8f4f 	dsb	sy
 8008d7e:	60bb      	str	r3, [r7, #8]
}
 8008d80:	bf00      	nop
 8008d82:	e7fe      	b.n	8008d82 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008d84:	f000 f88a 	bl	8008e9c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008d88:	2100      	movs	r1, #0
 8008d8a:	6878      	ldr	r0, [r7, #4]
 8008d8c:	f000 fdfc 	bl	8009988 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008d90:	f000 f892 	bl	8008eb8 <xTaskResumeAll>
 8008d94:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d107      	bne.n	8008dac <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8008d9c:	4b06      	ldr	r3, [pc, #24]	; (8008db8 <vTaskDelay+0x64>)
 8008d9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008da2:	601a      	str	r2, [r3, #0]
 8008da4:	f3bf 8f4f 	dsb	sy
 8008da8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008dac:	bf00      	nop
 8008dae:	3710      	adds	r7, #16
 8008db0:	46bd      	mov	sp, r7
 8008db2:	bd80      	pop	{r7, pc}
 8008db4:	200010dc 	.word	0x200010dc
 8008db8:	e000ed04 	.word	0xe000ed04

08008dbc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	b08a      	sub	sp, #40	; 0x28
 8008dc0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008dc2:	2300      	movs	r3, #0
 8008dc4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008dc6:	2300      	movs	r3, #0
 8008dc8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008dca:	463a      	mov	r2, r7
 8008dcc:	1d39      	adds	r1, r7, #4
 8008dce:	f107 0308 	add.w	r3, r7, #8
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	f7fe fcd4 	bl	8007780 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008dd8:	6839      	ldr	r1, [r7, #0]
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	68ba      	ldr	r2, [r7, #8]
 8008dde:	9202      	str	r2, [sp, #8]
 8008de0:	9301      	str	r3, [sp, #4]
 8008de2:	2300      	movs	r3, #0
 8008de4:	9300      	str	r3, [sp, #0]
 8008de6:	2300      	movs	r3, #0
 8008de8:	460a      	mov	r2, r1
 8008dea:	4924      	ldr	r1, [pc, #144]	; (8008e7c <vTaskStartScheduler+0xc0>)
 8008dec:	4824      	ldr	r0, [pc, #144]	; (8008e80 <vTaskStartScheduler+0xc4>)
 8008dee:	f7ff fdf9 	bl	80089e4 <xTaskCreateStatic>
 8008df2:	4603      	mov	r3, r0
 8008df4:	4a23      	ldr	r2, [pc, #140]	; (8008e84 <vTaskStartScheduler+0xc8>)
 8008df6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008df8:	4b22      	ldr	r3, [pc, #136]	; (8008e84 <vTaskStartScheduler+0xc8>)
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d002      	beq.n	8008e06 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008e00:	2301      	movs	r3, #1
 8008e02:	617b      	str	r3, [r7, #20]
 8008e04:	e001      	b.n	8008e0a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008e06:	2300      	movs	r3, #0
 8008e08:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008e0a:	697b      	ldr	r3, [r7, #20]
 8008e0c:	2b01      	cmp	r3, #1
 8008e0e:	d102      	bne.n	8008e16 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008e10:	f000 fe0e 	bl	8009a30 <xTimerCreateTimerTask>
 8008e14:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008e16:	697b      	ldr	r3, [r7, #20]
 8008e18:	2b01      	cmp	r3, #1
 8008e1a:	d11b      	bne.n	8008e54 <vTaskStartScheduler+0x98>
	__asm volatile
 8008e1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e20:	f383 8811 	msr	BASEPRI, r3
 8008e24:	f3bf 8f6f 	isb	sy
 8008e28:	f3bf 8f4f 	dsb	sy
 8008e2c:	613b      	str	r3, [r7, #16]
}
 8008e2e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008e30:	4b15      	ldr	r3, [pc, #84]	; (8008e88 <vTaskStartScheduler+0xcc>)
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	3364      	adds	r3, #100	; 0x64
 8008e36:	4a15      	ldr	r2, [pc, #84]	; (8008e8c <vTaskStartScheduler+0xd0>)
 8008e38:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008e3a:	4b15      	ldr	r3, [pc, #84]	; (8008e90 <vTaskStartScheduler+0xd4>)
 8008e3c:	f04f 32ff 	mov.w	r2, #4294967295
 8008e40:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008e42:	4b14      	ldr	r3, [pc, #80]	; (8008e94 <vTaskStartScheduler+0xd8>)
 8008e44:	2201      	movs	r2, #1
 8008e46:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008e48:	4b13      	ldr	r3, [pc, #76]	; (8008e98 <vTaskStartScheduler+0xdc>)
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008e4e:	f001 faaf 	bl	800a3b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008e52:	e00e      	b.n	8008e72 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008e54:	697b      	ldr	r3, [r7, #20]
 8008e56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e5a:	d10a      	bne.n	8008e72 <vTaskStartScheduler+0xb6>
	__asm volatile
 8008e5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e60:	f383 8811 	msr	BASEPRI, r3
 8008e64:	f3bf 8f6f 	isb	sy
 8008e68:	f3bf 8f4f 	dsb	sy
 8008e6c:	60fb      	str	r3, [r7, #12]
}
 8008e6e:	bf00      	nop
 8008e70:	e7fe      	b.n	8008e70 <vTaskStartScheduler+0xb4>
}
 8008e72:	bf00      	nop
 8008e74:	3718      	adds	r7, #24
 8008e76:	46bd      	mov	sp, r7
 8008e78:	bd80      	pop	{r7, pc}
 8008e7a:	bf00      	nop
 8008e7c:	0800d6d4 	.word	0x0800d6d4
 8008e80:	080094c1 	.word	0x080094c1
 8008e84:	200010d8 	.word	0x200010d8
 8008e88:	20000be0 	.word	0x20000be0
 8008e8c:	2000006c 	.word	0x2000006c
 8008e90:	200010d4 	.word	0x200010d4
 8008e94:	200010c0 	.word	0x200010c0
 8008e98:	200010b8 	.word	0x200010b8

08008e9c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008e9c:	b480      	push	{r7}
 8008e9e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008ea0:	4b04      	ldr	r3, [pc, #16]	; (8008eb4 <vTaskSuspendAll+0x18>)
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	3301      	adds	r3, #1
 8008ea6:	4a03      	ldr	r2, [pc, #12]	; (8008eb4 <vTaskSuspendAll+0x18>)
 8008ea8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008eaa:	bf00      	nop
 8008eac:	46bd      	mov	sp, r7
 8008eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb2:	4770      	bx	lr
 8008eb4:	200010dc 	.word	0x200010dc

08008eb8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008eb8:	b580      	push	{r7, lr}
 8008eba:	b084      	sub	sp, #16
 8008ebc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008ec6:	4b42      	ldr	r3, [pc, #264]	; (8008fd0 <xTaskResumeAll+0x118>)
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d10a      	bne.n	8008ee4 <xTaskResumeAll+0x2c>
	__asm volatile
 8008ece:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ed2:	f383 8811 	msr	BASEPRI, r3
 8008ed6:	f3bf 8f6f 	isb	sy
 8008eda:	f3bf 8f4f 	dsb	sy
 8008ede:	603b      	str	r3, [r7, #0]
}
 8008ee0:	bf00      	nop
 8008ee2:	e7fe      	b.n	8008ee2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008ee4:	f001 fb06 	bl	800a4f4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008ee8:	4b39      	ldr	r3, [pc, #228]	; (8008fd0 <xTaskResumeAll+0x118>)
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	3b01      	subs	r3, #1
 8008eee:	4a38      	ldr	r2, [pc, #224]	; (8008fd0 <xTaskResumeAll+0x118>)
 8008ef0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008ef2:	4b37      	ldr	r3, [pc, #220]	; (8008fd0 <xTaskResumeAll+0x118>)
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d162      	bne.n	8008fc0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008efa:	4b36      	ldr	r3, [pc, #216]	; (8008fd4 <xTaskResumeAll+0x11c>)
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d05e      	beq.n	8008fc0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008f02:	e02f      	b.n	8008f64 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f04:	4b34      	ldr	r3, [pc, #208]	; (8008fd8 <xTaskResumeAll+0x120>)
 8008f06:	68db      	ldr	r3, [r3, #12]
 8008f08:	68db      	ldr	r3, [r3, #12]
 8008f0a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	3318      	adds	r3, #24
 8008f10:	4618      	mov	r0, r3
 8008f12:	f7fe fcf3 	bl	80078fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	3304      	adds	r3, #4
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	f7fe fcee 	bl	80078fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f24:	4b2d      	ldr	r3, [pc, #180]	; (8008fdc <xTaskResumeAll+0x124>)
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	429a      	cmp	r2, r3
 8008f2a:	d903      	bls.n	8008f34 <xTaskResumeAll+0x7c>
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f30:	4a2a      	ldr	r2, [pc, #168]	; (8008fdc <xTaskResumeAll+0x124>)
 8008f32:	6013      	str	r3, [r2, #0]
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f38:	4613      	mov	r3, r2
 8008f3a:	009b      	lsls	r3, r3, #2
 8008f3c:	4413      	add	r3, r2
 8008f3e:	009b      	lsls	r3, r3, #2
 8008f40:	4a27      	ldr	r2, [pc, #156]	; (8008fe0 <xTaskResumeAll+0x128>)
 8008f42:	441a      	add	r2, r3
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	3304      	adds	r3, #4
 8008f48:	4619      	mov	r1, r3
 8008f4a:	4610      	mov	r0, r2
 8008f4c:	f7fe fc79 	bl	8007842 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f54:	4b23      	ldr	r3, [pc, #140]	; (8008fe4 <xTaskResumeAll+0x12c>)
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f5a:	429a      	cmp	r2, r3
 8008f5c:	d302      	bcc.n	8008f64 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8008f5e:	4b22      	ldr	r3, [pc, #136]	; (8008fe8 <xTaskResumeAll+0x130>)
 8008f60:	2201      	movs	r2, #1
 8008f62:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008f64:	4b1c      	ldr	r3, [pc, #112]	; (8008fd8 <xTaskResumeAll+0x120>)
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d1cb      	bne.n	8008f04 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d001      	beq.n	8008f76 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008f72:	f000 fb5f 	bl	8009634 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008f76:	4b1d      	ldr	r3, [pc, #116]	; (8008fec <xTaskResumeAll+0x134>)
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d010      	beq.n	8008fa4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008f82:	f000 f847 	bl	8009014 <xTaskIncrementTick>
 8008f86:	4603      	mov	r3, r0
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d002      	beq.n	8008f92 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8008f8c:	4b16      	ldr	r3, [pc, #88]	; (8008fe8 <xTaskResumeAll+0x130>)
 8008f8e:	2201      	movs	r2, #1
 8008f90:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	3b01      	subs	r3, #1
 8008f96:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d1f1      	bne.n	8008f82 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8008f9e:	4b13      	ldr	r3, [pc, #76]	; (8008fec <xTaskResumeAll+0x134>)
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008fa4:	4b10      	ldr	r3, [pc, #64]	; (8008fe8 <xTaskResumeAll+0x130>)
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d009      	beq.n	8008fc0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008fac:	2301      	movs	r3, #1
 8008fae:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008fb0:	4b0f      	ldr	r3, [pc, #60]	; (8008ff0 <xTaskResumeAll+0x138>)
 8008fb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008fb6:	601a      	str	r2, [r3, #0]
 8008fb8:	f3bf 8f4f 	dsb	sy
 8008fbc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008fc0:	f001 fac8 	bl	800a554 <vPortExitCritical>

	return xAlreadyYielded;
 8008fc4:	68bb      	ldr	r3, [r7, #8]
}
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	3710      	adds	r7, #16
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	bd80      	pop	{r7, pc}
 8008fce:	bf00      	nop
 8008fd0:	200010dc 	.word	0x200010dc
 8008fd4:	200010b4 	.word	0x200010b4
 8008fd8:	20001074 	.word	0x20001074
 8008fdc:	200010bc 	.word	0x200010bc
 8008fe0:	20000be4 	.word	0x20000be4
 8008fe4:	20000be0 	.word	0x20000be0
 8008fe8:	200010c8 	.word	0x200010c8
 8008fec:	200010c4 	.word	0x200010c4
 8008ff0:	e000ed04 	.word	0xe000ed04

08008ff4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008ff4:	b480      	push	{r7}
 8008ff6:	b083      	sub	sp, #12
 8008ff8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008ffa:	4b05      	ldr	r3, [pc, #20]	; (8009010 <xTaskGetTickCount+0x1c>)
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009000:	687b      	ldr	r3, [r7, #4]
}
 8009002:	4618      	mov	r0, r3
 8009004:	370c      	adds	r7, #12
 8009006:	46bd      	mov	sp, r7
 8009008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900c:	4770      	bx	lr
 800900e:	bf00      	nop
 8009010:	200010b8 	.word	0x200010b8

08009014 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009014:	b580      	push	{r7, lr}
 8009016:	b086      	sub	sp, #24
 8009018:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800901a:	2300      	movs	r3, #0
 800901c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800901e:	4b4f      	ldr	r3, [pc, #316]	; (800915c <xTaskIncrementTick+0x148>)
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	2b00      	cmp	r3, #0
 8009024:	f040 808f 	bne.w	8009146 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009028:	4b4d      	ldr	r3, [pc, #308]	; (8009160 <xTaskIncrementTick+0x14c>)
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	3301      	adds	r3, #1
 800902e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009030:	4a4b      	ldr	r2, [pc, #300]	; (8009160 <xTaskIncrementTick+0x14c>)
 8009032:	693b      	ldr	r3, [r7, #16]
 8009034:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009036:	693b      	ldr	r3, [r7, #16]
 8009038:	2b00      	cmp	r3, #0
 800903a:	d120      	bne.n	800907e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800903c:	4b49      	ldr	r3, [pc, #292]	; (8009164 <xTaskIncrementTick+0x150>)
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	2b00      	cmp	r3, #0
 8009044:	d00a      	beq.n	800905c <xTaskIncrementTick+0x48>
	__asm volatile
 8009046:	f04f 0350 	mov.w	r3, #80	; 0x50
 800904a:	f383 8811 	msr	BASEPRI, r3
 800904e:	f3bf 8f6f 	isb	sy
 8009052:	f3bf 8f4f 	dsb	sy
 8009056:	603b      	str	r3, [r7, #0]
}
 8009058:	bf00      	nop
 800905a:	e7fe      	b.n	800905a <xTaskIncrementTick+0x46>
 800905c:	4b41      	ldr	r3, [pc, #260]	; (8009164 <xTaskIncrementTick+0x150>)
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	60fb      	str	r3, [r7, #12]
 8009062:	4b41      	ldr	r3, [pc, #260]	; (8009168 <xTaskIncrementTick+0x154>)
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	4a3f      	ldr	r2, [pc, #252]	; (8009164 <xTaskIncrementTick+0x150>)
 8009068:	6013      	str	r3, [r2, #0]
 800906a:	4a3f      	ldr	r2, [pc, #252]	; (8009168 <xTaskIncrementTick+0x154>)
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	6013      	str	r3, [r2, #0]
 8009070:	4b3e      	ldr	r3, [pc, #248]	; (800916c <xTaskIncrementTick+0x158>)
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	3301      	adds	r3, #1
 8009076:	4a3d      	ldr	r2, [pc, #244]	; (800916c <xTaskIncrementTick+0x158>)
 8009078:	6013      	str	r3, [r2, #0]
 800907a:	f000 fadb 	bl	8009634 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800907e:	4b3c      	ldr	r3, [pc, #240]	; (8009170 <xTaskIncrementTick+0x15c>)
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	693a      	ldr	r2, [r7, #16]
 8009084:	429a      	cmp	r2, r3
 8009086:	d349      	bcc.n	800911c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009088:	4b36      	ldr	r3, [pc, #216]	; (8009164 <xTaskIncrementTick+0x150>)
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d104      	bne.n	800909c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009092:	4b37      	ldr	r3, [pc, #220]	; (8009170 <xTaskIncrementTick+0x15c>)
 8009094:	f04f 32ff 	mov.w	r2, #4294967295
 8009098:	601a      	str	r2, [r3, #0]
					break;
 800909a:	e03f      	b.n	800911c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800909c:	4b31      	ldr	r3, [pc, #196]	; (8009164 <xTaskIncrementTick+0x150>)
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	68db      	ldr	r3, [r3, #12]
 80090a2:	68db      	ldr	r3, [r3, #12]
 80090a4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80090a6:	68bb      	ldr	r3, [r7, #8]
 80090a8:	685b      	ldr	r3, [r3, #4]
 80090aa:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80090ac:	693a      	ldr	r2, [r7, #16]
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	429a      	cmp	r2, r3
 80090b2:	d203      	bcs.n	80090bc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80090b4:	4a2e      	ldr	r2, [pc, #184]	; (8009170 <xTaskIncrementTick+0x15c>)
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80090ba:	e02f      	b.n	800911c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80090bc:	68bb      	ldr	r3, [r7, #8]
 80090be:	3304      	adds	r3, #4
 80090c0:	4618      	mov	r0, r3
 80090c2:	f7fe fc1b 	bl	80078fc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80090c6:	68bb      	ldr	r3, [r7, #8]
 80090c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d004      	beq.n	80090d8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80090ce:	68bb      	ldr	r3, [r7, #8]
 80090d0:	3318      	adds	r3, #24
 80090d2:	4618      	mov	r0, r3
 80090d4:	f7fe fc12 	bl	80078fc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80090d8:	68bb      	ldr	r3, [r7, #8]
 80090da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80090dc:	4b25      	ldr	r3, [pc, #148]	; (8009174 <xTaskIncrementTick+0x160>)
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	429a      	cmp	r2, r3
 80090e2:	d903      	bls.n	80090ec <xTaskIncrementTick+0xd8>
 80090e4:	68bb      	ldr	r3, [r7, #8]
 80090e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090e8:	4a22      	ldr	r2, [pc, #136]	; (8009174 <xTaskIncrementTick+0x160>)
 80090ea:	6013      	str	r3, [r2, #0]
 80090ec:	68bb      	ldr	r3, [r7, #8]
 80090ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80090f0:	4613      	mov	r3, r2
 80090f2:	009b      	lsls	r3, r3, #2
 80090f4:	4413      	add	r3, r2
 80090f6:	009b      	lsls	r3, r3, #2
 80090f8:	4a1f      	ldr	r2, [pc, #124]	; (8009178 <xTaskIncrementTick+0x164>)
 80090fa:	441a      	add	r2, r3
 80090fc:	68bb      	ldr	r3, [r7, #8]
 80090fe:	3304      	adds	r3, #4
 8009100:	4619      	mov	r1, r3
 8009102:	4610      	mov	r0, r2
 8009104:	f7fe fb9d 	bl	8007842 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009108:	68bb      	ldr	r3, [r7, #8]
 800910a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800910c:	4b1b      	ldr	r3, [pc, #108]	; (800917c <xTaskIncrementTick+0x168>)
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009112:	429a      	cmp	r2, r3
 8009114:	d3b8      	bcc.n	8009088 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8009116:	2301      	movs	r3, #1
 8009118:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800911a:	e7b5      	b.n	8009088 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800911c:	4b17      	ldr	r3, [pc, #92]	; (800917c <xTaskIncrementTick+0x168>)
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009122:	4915      	ldr	r1, [pc, #84]	; (8009178 <xTaskIncrementTick+0x164>)
 8009124:	4613      	mov	r3, r2
 8009126:	009b      	lsls	r3, r3, #2
 8009128:	4413      	add	r3, r2
 800912a:	009b      	lsls	r3, r3, #2
 800912c:	440b      	add	r3, r1
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	2b01      	cmp	r3, #1
 8009132:	d901      	bls.n	8009138 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8009134:	2301      	movs	r3, #1
 8009136:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009138:	4b11      	ldr	r3, [pc, #68]	; (8009180 <xTaskIncrementTick+0x16c>)
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d007      	beq.n	8009150 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8009140:	2301      	movs	r3, #1
 8009142:	617b      	str	r3, [r7, #20]
 8009144:	e004      	b.n	8009150 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009146:	4b0f      	ldr	r3, [pc, #60]	; (8009184 <xTaskIncrementTick+0x170>)
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	3301      	adds	r3, #1
 800914c:	4a0d      	ldr	r2, [pc, #52]	; (8009184 <xTaskIncrementTick+0x170>)
 800914e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009150:	697b      	ldr	r3, [r7, #20]
}
 8009152:	4618      	mov	r0, r3
 8009154:	3718      	adds	r7, #24
 8009156:	46bd      	mov	sp, r7
 8009158:	bd80      	pop	{r7, pc}
 800915a:	bf00      	nop
 800915c:	200010dc 	.word	0x200010dc
 8009160:	200010b8 	.word	0x200010b8
 8009164:	2000106c 	.word	0x2000106c
 8009168:	20001070 	.word	0x20001070
 800916c:	200010cc 	.word	0x200010cc
 8009170:	200010d4 	.word	0x200010d4
 8009174:	200010bc 	.word	0x200010bc
 8009178:	20000be4 	.word	0x20000be4
 800917c:	20000be0 	.word	0x20000be0
 8009180:	200010c8 	.word	0x200010c8
 8009184:	200010c4 	.word	0x200010c4

08009188 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009188:	b480      	push	{r7}
 800918a:	b085      	sub	sp, #20
 800918c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800918e:	4b2a      	ldr	r3, [pc, #168]	; (8009238 <vTaskSwitchContext+0xb0>)
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	2b00      	cmp	r3, #0
 8009194:	d003      	beq.n	800919e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009196:	4b29      	ldr	r3, [pc, #164]	; (800923c <vTaskSwitchContext+0xb4>)
 8009198:	2201      	movs	r2, #1
 800919a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800919c:	e046      	b.n	800922c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800919e:	4b27      	ldr	r3, [pc, #156]	; (800923c <vTaskSwitchContext+0xb4>)
 80091a0:	2200      	movs	r2, #0
 80091a2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80091a4:	4b26      	ldr	r3, [pc, #152]	; (8009240 <vTaskSwitchContext+0xb8>)
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	60fb      	str	r3, [r7, #12]
 80091aa:	e010      	b.n	80091ce <vTaskSwitchContext+0x46>
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d10a      	bne.n	80091c8 <vTaskSwitchContext+0x40>
	__asm volatile
 80091b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091b6:	f383 8811 	msr	BASEPRI, r3
 80091ba:	f3bf 8f6f 	isb	sy
 80091be:	f3bf 8f4f 	dsb	sy
 80091c2:	607b      	str	r3, [r7, #4]
}
 80091c4:	bf00      	nop
 80091c6:	e7fe      	b.n	80091c6 <vTaskSwitchContext+0x3e>
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	3b01      	subs	r3, #1
 80091cc:	60fb      	str	r3, [r7, #12]
 80091ce:	491d      	ldr	r1, [pc, #116]	; (8009244 <vTaskSwitchContext+0xbc>)
 80091d0:	68fa      	ldr	r2, [r7, #12]
 80091d2:	4613      	mov	r3, r2
 80091d4:	009b      	lsls	r3, r3, #2
 80091d6:	4413      	add	r3, r2
 80091d8:	009b      	lsls	r3, r3, #2
 80091da:	440b      	add	r3, r1
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d0e4      	beq.n	80091ac <vTaskSwitchContext+0x24>
 80091e2:	68fa      	ldr	r2, [r7, #12]
 80091e4:	4613      	mov	r3, r2
 80091e6:	009b      	lsls	r3, r3, #2
 80091e8:	4413      	add	r3, r2
 80091ea:	009b      	lsls	r3, r3, #2
 80091ec:	4a15      	ldr	r2, [pc, #84]	; (8009244 <vTaskSwitchContext+0xbc>)
 80091ee:	4413      	add	r3, r2
 80091f0:	60bb      	str	r3, [r7, #8]
 80091f2:	68bb      	ldr	r3, [r7, #8]
 80091f4:	685b      	ldr	r3, [r3, #4]
 80091f6:	685a      	ldr	r2, [r3, #4]
 80091f8:	68bb      	ldr	r3, [r7, #8]
 80091fa:	605a      	str	r2, [r3, #4]
 80091fc:	68bb      	ldr	r3, [r7, #8]
 80091fe:	685a      	ldr	r2, [r3, #4]
 8009200:	68bb      	ldr	r3, [r7, #8]
 8009202:	3308      	adds	r3, #8
 8009204:	429a      	cmp	r2, r3
 8009206:	d104      	bne.n	8009212 <vTaskSwitchContext+0x8a>
 8009208:	68bb      	ldr	r3, [r7, #8]
 800920a:	685b      	ldr	r3, [r3, #4]
 800920c:	685a      	ldr	r2, [r3, #4]
 800920e:	68bb      	ldr	r3, [r7, #8]
 8009210:	605a      	str	r2, [r3, #4]
 8009212:	68bb      	ldr	r3, [r7, #8]
 8009214:	685b      	ldr	r3, [r3, #4]
 8009216:	68db      	ldr	r3, [r3, #12]
 8009218:	4a0b      	ldr	r2, [pc, #44]	; (8009248 <vTaskSwitchContext+0xc0>)
 800921a:	6013      	str	r3, [r2, #0]
 800921c:	4a08      	ldr	r2, [pc, #32]	; (8009240 <vTaskSwitchContext+0xb8>)
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009222:	4b09      	ldr	r3, [pc, #36]	; (8009248 <vTaskSwitchContext+0xc0>)
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	3364      	adds	r3, #100	; 0x64
 8009228:	4a08      	ldr	r2, [pc, #32]	; (800924c <vTaskSwitchContext+0xc4>)
 800922a:	6013      	str	r3, [r2, #0]
}
 800922c:	bf00      	nop
 800922e:	3714      	adds	r7, #20
 8009230:	46bd      	mov	sp, r7
 8009232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009236:	4770      	bx	lr
 8009238:	200010dc 	.word	0x200010dc
 800923c:	200010c8 	.word	0x200010c8
 8009240:	200010bc 	.word	0x200010bc
 8009244:	20000be4 	.word	0x20000be4
 8009248:	20000be0 	.word	0x20000be0
 800924c:	2000006c 	.word	0x2000006c

08009250 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b084      	sub	sp, #16
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
 8009258:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d10a      	bne.n	8009276 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8009260:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009264:	f383 8811 	msr	BASEPRI, r3
 8009268:	f3bf 8f6f 	isb	sy
 800926c:	f3bf 8f4f 	dsb	sy
 8009270:	60fb      	str	r3, [r7, #12]
}
 8009272:	bf00      	nop
 8009274:	e7fe      	b.n	8009274 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009276:	4b07      	ldr	r3, [pc, #28]	; (8009294 <vTaskPlaceOnEventList+0x44>)
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	3318      	adds	r3, #24
 800927c:	4619      	mov	r1, r3
 800927e:	6878      	ldr	r0, [r7, #4]
 8009280:	f7fe fb03 	bl	800788a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009284:	2101      	movs	r1, #1
 8009286:	6838      	ldr	r0, [r7, #0]
 8009288:	f000 fb7e 	bl	8009988 <prvAddCurrentTaskToDelayedList>
}
 800928c:	bf00      	nop
 800928e:	3710      	adds	r7, #16
 8009290:	46bd      	mov	sp, r7
 8009292:	bd80      	pop	{r7, pc}
 8009294:	20000be0 	.word	0x20000be0

08009298 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009298:	b580      	push	{r7, lr}
 800929a:	b086      	sub	sp, #24
 800929c:	af00      	add	r7, sp, #0
 800929e:	60f8      	str	r0, [r7, #12]
 80092a0:	60b9      	str	r1, [r7, #8]
 80092a2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d10a      	bne.n	80092c0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80092aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092ae:	f383 8811 	msr	BASEPRI, r3
 80092b2:	f3bf 8f6f 	isb	sy
 80092b6:	f3bf 8f4f 	dsb	sy
 80092ba:	617b      	str	r3, [r7, #20]
}
 80092bc:	bf00      	nop
 80092be:	e7fe      	b.n	80092be <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80092c0:	4b0a      	ldr	r3, [pc, #40]	; (80092ec <vTaskPlaceOnEventListRestricted+0x54>)
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	3318      	adds	r3, #24
 80092c6:	4619      	mov	r1, r3
 80092c8:	68f8      	ldr	r0, [r7, #12]
 80092ca:	f7fe faba 	bl	8007842 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d002      	beq.n	80092da <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80092d4:	f04f 33ff 	mov.w	r3, #4294967295
 80092d8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80092da:	6879      	ldr	r1, [r7, #4]
 80092dc:	68b8      	ldr	r0, [r7, #8]
 80092de:	f000 fb53 	bl	8009988 <prvAddCurrentTaskToDelayedList>
	}
 80092e2:	bf00      	nop
 80092e4:	3718      	adds	r7, #24
 80092e6:	46bd      	mov	sp, r7
 80092e8:	bd80      	pop	{r7, pc}
 80092ea:	bf00      	nop
 80092ec:	20000be0 	.word	0x20000be0

080092f0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80092f0:	b580      	push	{r7, lr}
 80092f2:	b086      	sub	sp, #24
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	68db      	ldr	r3, [r3, #12]
 80092fc:	68db      	ldr	r3, [r3, #12]
 80092fe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009300:	693b      	ldr	r3, [r7, #16]
 8009302:	2b00      	cmp	r3, #0
 8009304:	d10a      	bne.n	800931c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8009306:	f04f 0350 	mov.w	r3, #80	; 0x50
 800930a:	f383 8811 	msr	BASEPRI, r3
 800930e:	f3bf 8f6f 	isb	sy
 8009312:	f3bf 8f4f 	dsb	sy
 8009316:	60fb      	str	r3, [r7, #12]
}
 8009318:	bf00      	nop
 800931a:	e7fe      	b.n	800931a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800931c:	693b      	ldr	r3, [r7, #16]
 800931e:	3318      	adds	r3, #24
 8009320:	4618      	mov	r0, r3
 8009322:	f7fe faeb 	bl	80078fc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009326:	4b1e      	ldr	r3, [pc, #120]	; (80093a0 <xTaskRemoveFromEventList+0xb0>)
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	2b00      	cmp	r3, #0
 800932c:	d11d      	bne.n	800936a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800932e:	693b      	ldr	r3, [r7, #16]
 8009330:	3304      	adds	r3, #4
 8009332:	4618      	mov	r0, r3
 8009334:	f7fe fae2 	bl	80078fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009338:	693b      	ldr	r3, [r7, #16]
 800933a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800933c:	4b19      	ldr	r3, [pc, #100]	; (80093a4 <xTaskRemoveFromEventList+0xb4>)
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	429a      	cmp	r2, r3
 8009342:	d903      	bls.n	800934c <xTaskRemoveFromEventList+0x5c>
 8009344:	693b      	ldr	r3, [r7, #16]
 8009346:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009348:	4a16      	ldr	r2, [pc, #88]	; (80093a4 <xTaskRemoveFromEventList+0xb4>)
 800934a:	6013      	str	r3, [r2, #0]
 800934c:	693b      	ldr	r3, [r7, #16]
 800934e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009350:	4613      	mov	r3, r2
 8009352:	009b      	lsls	r3, r3, #2
 8009354:	4413      	add	r3, r2
 8009356:	009b      	lsls	r3, r3, #2
 8009358:	4a13      	ldr	r2, [pc, #76]	; (80093a8 <xTaskRemoveFromEventList+0xb8>)
 800935a:	441a      	add	r2, r3
 800935c:	693b      	ldr	r3, [r7, #16]
 800935e:	3304      	adds	r3, #4
 8009360:	4619      	mov	r1, r3
 8009362:	4610      	mov	r0, r2
 8009364:	f7fe fa6d 	bl	8007842 <vListInsertEnd>
 8009368:	e005      	b.n	8009376 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800936a:	693b      	ldr	r3, [r7, #16]
 800936c:	3318      	adds	r3, #24
 800936e:	4619      	mov	r1, r3
 8009370:	480e      	ldr	r0, [pc, #56]	; (80093ac <xTaskRemoveFromEventList+0xbc>)
 8009372:	f7fe fa66 	bl	8007842 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009376:	693b      	ldr	r3, [r7, #16]
 8009378:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800937a:	4b0d      	ldr	r3, [pc, #52]	; (80093b0 <xTaskRemoveFromEventList+0xc0>)
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009380:	429a      	cmp	r2, r3
 8009382:	d905      	bls.n	8009390 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009384:	2301      	movs	r3, #1
 8009386:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009388:	4b0a      	ldr	r3, [pc, #40]	; (80093b4 <xTaskRemoveFromEventList+0xc4>)
 800938a:	2201      	movs	r2, #1
 800938c:	601a      	str	r2, [r3, #0]
 800938e:	e001      	b.n	8009394 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009390:	2300      	movs	r3, #0
 8009392:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009394:	697b      	ldr	r3, [r7, #20]
}
 8009396:	4618      	mov	r0, r3
 8009398:	3718      	adds	r7, #24
 800939a:	46bd      	mov	sp, r7
 800939c:	bd80      	pop	{r7, pc}
 800939e:	bf00      	nop
 80093a0:	200010dc 	.word	0x200010dc
 80093a4:	200010bc 	.word	0x200010bc
 80093a8:	20000be4 	.word	0x20000be4
 80093ac:	20001074 	.word	0x20001074
 80093b0:	20000be0 	.word	0x20000be0
 80093b4:	200010c8 	.word	0x200010c8

080093b8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80093b8:	b480      	push	{r7}
 80093ba:	b083      	sub	sp, #12
 80093bc:	af00      	add	r7, sp, #0
 80093be:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80093c0:	4b06      	ldr	r3, [pc, #24]	; (80093dc <vTaskInternalSetTimeOutState+0x24>)
 80093c2:	681a      	ldr	r2, [r3, #0]
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80093c8:	4b05      	ldr	r3, [pc, #20]	; (80093e0 <vTaskInternalSetTimeOutState+0x28>)
 80093ca:	681a      	ldr	r2, [r3, #0]
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	605a      	str	r2, [r3, #4]
}
 80093d0:	bf00      	nop
 80093d2:	370c      	adds	r7, #12
 80093d4:	46bd      	mov	sp, r7
 80093d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093da:	4770      	bx	lr
 80093dc:	200010cc 	.word	0x200010cc
 80093e0:	200010b8 	.word	0x200010b8

080093e4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80093e4:	b580      	push	{r7, lr}
 80093e6:	b088      	sub	sp, #32
 80093e8:	af00      	add	r7, sp, #0
 80093ea:	6078      	str	r0, [r7, #4]
 80093ec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d10a      	bne.n	800940a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80093f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093f8:	f383 8811 	msr	BASEPRI, r3
 80093fc:	f3bf 8f6f 	isb	sy
 8009400:	f3bf 8f4f 	dsb	sy
 8009404:	613b      	str	r3, [r7, #16]
}
 8009406:	bf00      	nop
 8009408:	e7fe      	b.n	8009408 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800940a:	683b      	ldr	r3, [r7, #0]
 800940c:	2b00      	cmp	r3, #0
 800940e:	d10a      	bne.n	8009426 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8009410:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009414:	f383 8811 	msr	BASEPRI, r3
 8009418:	f3bf 8f6f 	isb	sy
 800941c:	f3bf 8f4f 	dsb	sy
 8009420:	60fb      	str	r3, [r7, #12]
}
 8009422:	bf00      	nop
 8009424:	e7fe      	b.n	8009424 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8009426:	f001 f865 	bl	800a4f4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800942a:	4b1d      	ldr	r3, [pc, #116]	; (80094a0 <xTaskCheckForTimeOut+0xbc>)
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	685b      	ldr	r3, [r3, #4]
 8009434:	69ba      	ldr	r2, [r7, #24]
 8009436:	1ad3      	subs	r3, r2, r3
 8009438:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800943a:	683b      	ldr	r3, [r7, #0]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009442:	d102      	bne.n	800944a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009444:	2300      	movs	r3, #0
 8009446:	61fb      	str	r3, [r7, #28]
 8009448:	e023      	b.n	8009492 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681a      	ldr	r2, [r3, #0]
 800944e:	4b15      	ldr	r3, [pc, #84]	; (80094a4 <xTaskCheckForTimeOut+0xc0>)
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	429a      	cmp	r2, r3
 8009454:	d007      	beq.n	8009466 <xTaskCheckForTimeOut+0x82>
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	685b      	ldr	r3, [r3, #4]
 800945a:	69ba      	ldr	r2, [r7, #24]
 800945c:	429a      	cmp	r2, r3
 800945e:	d302      	bcc.n	8009466 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009460:	2301      	movs	r3, #1
 8009462:	61fb      	str	r3, [r7, #28]
 8009464:	e015      	b.n	8009492 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009466:	683b      	ldr	r3, [r7, #0]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	697a      	ldr	r2, [r7, #20]
 800946c:	429a      	cmp	r2, r3
 800946e:	d20b      	bcs.n	8009488 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009470:	683b      	ldr	r3, [r7, #0]
 8009472:	681a      	ldr	r2, [r3, #0]
 8009474:	697b      	ldr	r3, [r7, #20]
 8009476:	1ad2      	subs	r2, r2, r3
 8009478:	683b      	ldr	r3, [r7, #0]
 800947a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800947c:	6878      	ldr	r0, [r7, #4]
 800947e:	f7ff ff9b 	bl	80093b8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009482:	2300      	movs	r3, #0
 8009484:	61fb      	str	r3, [r7, #28]
 8009486:	e004      	b.n	8009492 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8009488:	683b      	ldr	r3, [r7, #0]
 800948a:	2200      	movs	r2, #0
 800948c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800948e:	2301      	movs	r3, #1
 8009490:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009492:	f001 f85f 	bl	800a554 <vPortExitCritical>

	return xReturn;
 8009496:	69fb      	ldr	r3, [r7, #28]
}
 8009498:	4618      	mov	r0, r3
 800949a:	3720      	adds	r7, #32
 800949c:	46bd      	mov	sp, r7
 800949e:	bd80      	pop	{r7, pc}
 80094a0:	200010b8 	.word	0x200010b8
 80094a4:	200010cc 	.word	0x200010cc

080094a8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80094a8:	b480      	push	{r7}
 80094aa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80094ac:	4b03      	ldr	r3, [pc, #12]	; (80094bc <vTaskMissedYield+0x14>)
 80094ae:	2201      	movs	r2, #1
 80094b0:	601a      	str	r2, [r3, #0]
}
 80094b2:	bf00      	nop
 80094b4:	46bd      	mov	sp, r7
 80094b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ba:	4770      	bx	lr
 80094bc:	200010c8 	.word	0x200010c8

080094c0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b082      	sub	sp, #8
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80094c8:	f000 f852 	bl	8009570 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80094cc:	4b06      	ldr	r3, [pc, #24]	; (80094e8 <prvIdleTask+0x28>)
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	2b01      	cmp	r3, #1
 80094d2:	d9f9      	bls.n	80094c8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80094d4:	4b05      	ldr	r3, [pc, #20]	; (80094ec <prvIdleTask+0x2c>)
 80094d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80094da:	601a      	str	r2, [r3, #0]
 80094dc:	f3bf 8f4f 	dsb	sy
 80094e0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80094e4:	e7f0      	b.n	80094c8 <prvIdleTask+0x8>
 80094e6:	bf00      	nop
 80094e8:	20000be4 	.word	0x20000be4
 80094ec:	e000ed04 	.word	0xe000ed04

080094f0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80094f0:	b580      	push	{r7, lr}
 80094f2:	b082      	sub	sp, #8
 80094f4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80094f6:	2300      	movs	r3, #0
 80094f8:	607b      	str	r3, [r7, #4]
 80094fa:	e00c      	b.n	8009516 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80094fc:	687a      	ldr	r2, [r7, #4]
 80094fe:	4613      	mov	r3, r2
 8009500:	009b      	lsls	r3, r3, #2
 8009502:	4413      	add	r3, r2
 8009504:	009b      	lsls	r3, r3, #2
 8009506:	4a12      	ldr	r2, [pc, #72]	; (8009550 <prvInitialiseTaskLists+0x60>)
 8009508:	4413      	add	r3, r2
 800950a:	4618      	mov	r0, r3
 800950c:	f7fe f96c 	bl	80077e8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	3301      	adds	r3, #1
 8009514:	607b      	str	r3, [r7, #4]
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	2b37      	cmp	r3, #55	; 0x37
 800951a:	d9ef      	bls.n	80094fc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800951c:	480d      	ldr	r0, [pc, #52]	; (8009554 <prvInitialiseTaskLists+0x64>)
 800951e:	f7fe f963 	bl	80077e8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009522:	480d      	ldr	r0, [pc, #52]	; (8009558 <prvInitialiseTaskLists+0x68>)
 8009524:	f7fe f960 	bl	80077e8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009528:	480c      	ldr	r0, [pc, #48]	; (800955c <prvInitialiseTaskLists+0x6c>)
 800952a:	f7fe f95d 	bl	80077e8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800952e:	480c      	ldr	r0, [pc, #48]	; (8009560 <prvInitialiseTaskLists+0x70>)
 8009530:	f7fe f95a 	bl	80077e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009534:	480b      	ldr	r0, [pc, #44]	; (8009564 <prvInitialiseTaskLists+0x74>)
 8009536:	f7fe f957 	bl	80077e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800953a:	4b0b      	ldr	r3, [pc, #44]	; (8009568 <prvInitialiseTaskLists+0x78>)
 800953c:	4a05      	ldr	r2, [pc, #20]	; (8009554 <prvInitialiseTaskLists+0x64>)
 800953e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009540:	4b0a      	ldr	r3, [pc, #40]	; (800956c <prvInitialiseTaskLists+0x7c>)
 8009542:	4a05      	ldr	r2, [pc, #20]	; (8009558 <prvInitialiseTaskLists+0x68>)
 8009544:	601a      	str	r2, [r3, #0]
}
 8009546:	bf00      	nop
 8009548:	3708      	adds	r7, #8
 800954a:	46bd      	mov	sp, r7
 800954c:	bd80      	pop	{r7, pc}
 800954e:	bf00      	nop
 8009550:	20000be4 	.word	0x20000be4
 8009554:	20001044 	.word	0x20001044
 8009558:	20001058 	.word	0x20001058
 800955c:	20001074 	.word	0x20001074
 8009560:	20001088 	.word	0x20001088
 8009564:	200010a0 	.word	0x200010a0
 8009568:	2000106c 	.word	0x2000106c
 800956c:	20001070 	.word	0x20001070

08009570 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009570:	b580      	push	{r7, lr}
 8009572:	b082      	sub	sp, #8
 8009574:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009576:	e019      	b.n	80095ac <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009578:	f000 ffbc 	bl	800a4f4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800957c:	4b10      	ldr	r3, [pc, #64]	; (80095c0 <prvCheckTasksWaitingTermination+0x50>)
 800957e:	68db      	ldr	r3, [r3, #12]
 8009580:	68db      	ldr	r3, [r3, #12]
 8009582:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	3304      	adds	r3, #4
 8009588:	4618      	mov	r0, r3
 800958a:	f7fe f9b7 	bl	80078fc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800958e:	4b0d      	ldr	r3, [pc, #52]	; (80095c4 <prvCheckTasksWaitingTermination+0x54>)
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	3b01      	subs	r3, #1
 8009594:	4a0b      	ldr	r2, [pc, #44]	; (80095c4 <prvCheckTasksWaitingTermination+0x54>)
 8009596:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009598:	4b0b      	ldr	r3, [pc, #44]	; (80095c8 <prvCheckTasksWaitingTermination+0x58>)
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	3b01      	subs	r3, #1
 800959e:	4a0a      	ldr	r2, [pc, #40]	; (80095c8 <prvCheckTasksWaitingTermination+0x58>)
 80095a0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80095a2:	f000 ffd7 	bl	800a554 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80095a6:	6878      	ldr	r0, [r7, #4]
 80095a8:	f000 f810 	bl	80095cc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80095ac:	4b06      	ldr	r3, [pc, #24]	; (80095c8 <prvCheckTasksWaitingTermination+0x58>)
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d1e1      	bne.n	8009578 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80095b4:	bf00      	nop
 80095b6:	bf00      	nop
 80095b8:	3708      	adds	r7, #8
 80095ba:	46bd      	mov	sp, r7
 80095bc:	bd80      	pop	{r7, pc}
 80095be:	bf00      	nop
 80095c0:	20001088 	.word	0x20001088
 80095c4:	200010b4 	.word	0x200010b4
 80095c8:	2000109c 	.word	0x2000109c

080095cc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80095cc:	b580      	push	{r7, lr}
 80095ce:	b084      	sub	sp, #16
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	3364      	adds	r3, #100	; 0x64
 80095d8:	4618      	mov	r0, r3
 80095da:	f002 f843 	bl	800b664 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	f893 30b5 	ldrb.w	r3, [r3, #181]	; 0xb5
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d108      	bne.n	80095fa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095ec:	4618      	mov	r0, r3
 80095ee:	f001 f96f 	bl	800a8d0 <vPortFree>
				vPortFree( pxTCB );
 80095f2:	6878      	ldr	r0, [r7, #4]
 80095f4:	f001 f96c 	bl	800a8d0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80095f8:	e018      	b.n	800962c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	f893 30b5 	ldrb.w	r3, [r3, #181]	; 0xb5
 8009600:	2b01      	cmp	r3, #1
 8009602:	d103      	bne.n	800960c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009604:	6878      	ldr	r0, [r7, #4]
 8009606:	f001 f963 	bl	800a8d0 <vPortFree>
	}
 800960a:	e00f      	b.n	800962c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	f893 30b5 	ldrb.w	r3, [r3, #181]	; 0xb5
 8009612:	2b02      	cmp	r3, #2
 8009614:	d00a      	beq.n	800962c <prvDeleteTCB+0x60>
	__asm volatile
 8009616:	f04f 0350 	mov.w	r3, #80	; 0x50
 800961a:	f383 8811 	msr	BASEPRI, r3
 800961e:	f3bf 8f6f 	isb	sy
 8009622:	f3bf 8f4f 	dsb	sy
 8009626:	60fb      	str	r3, [r7, #12]
}
 8009628:	bf00      	nop
 800962a:	e7fe      	b.n	800962a <prvDeleteTCB+0x5e>
	}
 800962c:	bf00      	nop
 800962e:	3710      	adds	r7, #16
 8009630:	46bd      	mov	sp, r7
 8009632:	bd80      	pop	{r7, pc}

08009634 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009634:	b480      	push	{r7}
 8009636:	b083      	sub	sp, #12
 8009638:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800963a:	4b0c      	ldr	r3, [pc, #48]	; (800966c <prvResetNextTaskUnblockTime+0x38>)
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	2b00      	cmp	r3, #0
 8009642:	d104      	bne.n	800964e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009644:	4b0a      	ldr	r3, [pc, #40]	; (8009670 <prvResetNextTaskUnblockTime+0x3c>)
 8009646:	f04f 32ff 	mov.w	r2, #4294967295
 800964a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800964c:	e008      	b.n	8009660 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800964e:	4b07      	ldr	r3, [pc, #28]	; (800966c <prvResetNextTaskUnblockTime+0x38>)
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	68db      	ldr	r3, [r3, #12]
 8009654:	68db      	ldr	r3, [r3, #12]
 8009656:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	685b      	ldr	r3, [r3, #4]
 800965c:	4a04      	ldr	r2, [pc, #16]	; (8009670 <prvResetNextTaskUnblockTime+0x3c>)
 800965e:	6013      	str	r3, [r2, #0]
}
 8009660:	bf00      	nop
 8009662:	370c      	adds	r7, #12
 8009664:	46bd      	mov	sp, r7
 8009666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800966a:	4770      	bx	lr
 800966c:	2000106c 	.word	0x2000106c
 8009670:	200010d4 	.word	0x200010d4

08009674 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009674:	b480      	push	{r7}
 8009676:	b083      	sub	sp, #12
 8009678:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800967a:	4b0b      	ldr	r3, [pc, #44]	; (80096a8 <xTaskGetSchedulerState+0x34>)
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	2b00      	cmp	r3, #0
 8009680:	d102      	bne.n	8009688 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009682:	2301      	movs	r3, #1
 8009684:	607b      	str	r3, [r7, #4]
 8009686:	e008      	b.n	800969a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009688:	4b08      	ldr	r3, [pc, #32]	; (80096ac <xTaskGetSchedulerState+0x38>)
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	2b00      	cmp	r3, #0
 800968e:	d102      	bne.n	8009696 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009690:	2302      	movs	r3, #2
 8009692:	607b      	str	r3, [r7, #4]
 8009694:	e001      	b.n	800969a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009696:	2300      	movs	r3, #0
 8009698:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800969a:	687b      	ldr	r3, [r7, #4]
	}
 800969c:	4618      	mov	r0, r3
 800969e:	370c      	adds	r7, #12
 80096a0:	46bd      	mov	sp, r7
 80096a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a6:	4770      	bx	lr
 80096a8:	200010c0 	.word	0x200010c0
 80096ac:	200010dc 	.word	0x200010dc

080096b0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80096b0:	b580      	push	{r7, lr}
 80096b2:	b084      	sub	sp, #16
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80096bc:	2300      	movs	r3, #0
 80096be:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d051      	beq.n	800976a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80096c6:	68bb      	ldr	r3, [r7, #8]
 80096c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096ca:	4b2a      	ldr	r3, [pc, #168]	; (8009774 <xTaskPriorityInherit+0xc4>)
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096d0:	429a      	cmp	r2, r3
 80096d2:	d241      	bcs.n	8009758 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80096d4:	68bb      	ldr	r3, [r7, #8]
 80096d6:	699b      	ldr	r3, [r3, #24]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	db06      	blt.n	80096ea <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80096dc:	4b25      	ldr	r3, [pc, #148]	; (8009774 <xTaskPriorityInherit+0xc4>)
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096e2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80096e6:	68bb      	ldr	r3, [r7, #8]
 80096e8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80096ea:	68bb      	ldr	r3, [r7, #8]
 80096ec:	6959      	ldr	r1, [r3, #20]
 80096ee:	68bb      	ldr	r3, [r7, #8]
 80096f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096f2:	4613      	mov	r3, r2
 80096f4:	009b      	lsls	r3, r3, #2
 80096f6:	4413      	add	r3, r2
 80096f8:	009b      	lsls	r3, r3, #2
 80096fa:	4a1f      	ldr	r2, [pc, #124]	; (8009778 <xTaskPriorityInherit+0xc8>)
 80096fc:	4413      	add	r3, r2
 80096fe:	4299      	cmp	r1, r3
 8009700:	d122      	bne.n	8009748 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009702:	68bb      	ldr	r3, [r7, #8]
 8009704:	3304      	adds	r3, #4
 8009706:	4618      	mov	r0, r3
 8009708:	f7fe f8f8 	bl	80078fc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800970c:	4b19      	ldr	r3, [pc, #100]	; (8009774 <xTaskPriorityInherit+0xc4>)
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009712:	68bb      	ldr	r3, [r7, #8]
 8009714:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009716:	68bb      	ldr	r3, [r7, #8]
 8009718:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800971a:	4b18      	ldr	r3, [pc, #96]	; (800977c <xTaskPriorityInherit+0xcc>)
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	429a      	cmp	r2, r3
 8009720:	d903      	bls.n	800972a <xTaskPriorityInherit+0x7a>
 8009722:	68bb      	ldr	r3, [r7, #8]
 8009724:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009726:	4a15      	ldr	r2, [pc, #84]	; (800977c <xTaskPriorityInherit+0xcc>)
 8009728:	6013      	str	r3, [r2, #0]
 800972a:	68bb      	ldr	r3, [r7, #8]
 800972c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800972e:	4613      	mov	r3, r2
 8009730:	009b      	lsls	r3, r3, #2
 8009732:	4413      	add	r3, r2
 8009734:	009b      	lsls	r3, r3, #2
 8009736:	4a10      	ldr	r2, [pc, #64]	; (8009778 <xTaskPriorityInherit+0xc8>)
 8009738:	441a      	add	r2, r3
 800973a:	68bb      	ldr	r3, [r7, #8]
 800973c:	3304      	adds	r3, #4
 800973e:	4619      	mov	r1, r3
 8009740:	4610      	mov	r0, r2
 8009742:	f7fe f87e 	bl	8007842 <vListInsertEnd>
 8009746:	e004      	b.n	8009752 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009748:	4b0a      	ldr	r3, [pc, #40]	; (8009774 <xTaskPriorityInherit+0xc4>)
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800974e:	68bb      	ldr	r3, [r7, #8]
 8009750:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009752:	2301      	movs	r3, #1
 8009754:	60fb      	str	r3, [r7, #12]
 8009756:	e008      	b.n	800976a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009758:	68bb      	ldr	r3, [r7, #8]
 800975a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800975c:	4b05      	ldr	r3, [pc, #20]	; (8009774 <xTaskPriorityInherit+0xc4>)
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009762:	429a      	cmp	r2, r3
 8009764:	d201      	bcs.n	800976a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009766:	2301      	movs	r3, #1
 8009768:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800976a:	68fb      	ldr	r3, [r7, #12]
	}
 800976c:	4618      	mov	r0, r3
 800976e:	3710      	adds	r7, #16
 8009770:	46bd      	mov	sp, r7
 8009772:	bd80      	pop	{r7, pc}
 8009774:	20000be0 	.word	0x20000be0
 8009778:	20000be4 	.word	0x20000be4
 800977c:	200010bc 	.word	0x200010bc

08009780 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009780:	b580      	push	{r7, lr}
 8009782:	b086      	sub	sp, #24
 8009784:	af00      	add	r7, sp, #0
 8009786:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800978c:	2300      	movs	r3, #0
 800978e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	2b00      	cmp	r3, #0
 8009794:	d056      	beq.n	8009844 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009796:	4b2e      	ldr	r3, [pc, #184]	; (8009850 <xTaskPriorityDisinherit+0xd0>)
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	693a      	ldr	r2, [r7, #16]
 800979c:	429a      	cmp	r2, r3
 800979e:	d00a      	beq.n	80097b6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80097a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097a4:	f383 8811 	msr	BASEPRI, r3
 80097a8:	f3bf 8f6f 	isb	sy
 80097ac:	f3bf 8f4f 	dsb	sy
 80097b0:	60fb      	str	r3, [r7, #12]
}
 80097b2:	bf00      	nop
 80097b4:	e7fe      	b.n	80097b4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80097b6:	693b      	ldr	r3, [r7, #16]
 80097b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d10a      	bne.n	80097d4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80097be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097c2:	f383 8811 	msr	BASEPRI, r3
 80097c6:	f3bf 8f6f 	isb	sy
 80097ca:	f3bf 8f4f 	dsb	sy
 80097ce:	60bb      	str	r3, [r7, #8]
}
 80097d0:	bf00      	nop
 80097d2:	e7fe      	b.n	80097d2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80097d4:	693b      	ldr	r3, [r7, #16]
 80097d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80097d8:	1e5a      	subs	r2, r3, #1
 80097da:	693b      	ldr	r3, [r7, #16]
 80097dc:	661a      	str	r2, [r3, #96]	; 0x60

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80097de:	693b      	ldr	r3, [r7, #16]
 80097e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097e2:	693b      	ldr	r3, [r7, #16]
 80097e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80097e6:	429a      	cmp	r2, r3
 80097e8:	d02c      	beq.n	8009844 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80097ea:	693b      	ldr	r3, [r7, #16]
 80097ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d128      	bne.n	8009844 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80097f2:	693b      	ldr	r3, [r7, #16]
 80097f4:	3304      	adds	r3, #4
 80097f6:	4618      	mov	r0, r3
 80097f8:	f7fe f880 	bl	80078fc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80097fc:	693b      	ldr	r3, [r7, #16]
 80097fe:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009800:	693b      	ldr	r3, [r7, #16]
 8009802:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009804:	693b      	ldr	r3, [r7, #16]
 8009806:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009808:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800980c:	693b      	ldr	r3, [r7, #16]
 800980e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009810:	693b      	ldr	r3, [r7, #16]
 8009812:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009814:	4b0f      	ldr	r3, [pc, #60]	; (8009854 <xTaskPriorityDisinherit+0xd4>)
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	429a      	cmp	r2, r3
 800981a:	d903      	bls.n	8009824 <xTaskPriorityDisinherit+0xa4>
 800981c:	693b      	ldr	r3, [r7, #16]
 800981e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009820:	4a0c      	ldr	r2, [pc, #48]	; (8009854 <xTaskPriorityDisinherit+0xd4>)
 8009822:	6013      	str	r3, [r2, #0]
 8009824:	693b      	ldr	r3, [r7, #16]
 8009826:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009828:	4613      	mov	r3, r2
 800982a:	009b      	lsls	r3, r3, #2
 800982c:	4413      	add	r3, r2
 800982e:	009b      	lsls	r3, r3, #2
 8009830:	4a09      	ldr	r2, [pc, #36]	; (8009858 <xTaskPriorityDisinherit+0xd8>)
 8009832:	441a      	add	r2, r3
 8009834:	693b      	ldr	r3, [r7, #16]
 8009836:	3304      	adds	r3, #4
 8009838:	4619      	mov	r1, r3
 800983a:	4610      	mov	r0, r2
 800983c:	f7fe f801 	bl	8007842 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009840:	2301      	movs	r3, #1
 8009842:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009844:	697b      	ldr	r3, [r7, #20]
	}
 8009846:	4618      	mov	r0, r3
 8009848:	3718      	adds	r7, #24
 800984a:	46bd      	mov	sp, r7
 800984c:	bd80      	pop	{r7, pc}
 800984e:	bf00      	nop
 8009850:	20000be0 	.word	0x20000be0
 8009854:	200010bc 	.word	0x200010bc
 8009858:	20000be4 	.word	0x20000be4

0800985c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800985c:	b580      	push	{r7, lr}
 800985e:	b088      	sub	sp, #32
 8009860:	af00      	add	r7, sp, #0
 8009862:	6078      	str	r0, [r7, #4]
 8009864:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800986a:	2301      	movs	r3, #1
 800986c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	2b00      	cmp	r3, #0
 8009872:	d06a      	beq.n	800994a <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009874:	69bb      	ldr	r3, [r7, #24]
 8009876:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009878:	2b00      	cmp	r3, #0
 800987a:	d10a      	bne.n	8009892 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800987c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009880:	f383 8811 	msr	BASEPRI, r3
 8009884:	f3bf 8f6f 	isb	sy
 8009888:	f3bf 8f4f 	dsb	sy
 800988c:	60fb      	str	r3, [r7, #12]
}
 800988e:	bf00      	nop
 8009890:	e7fe      	b.n	8009890 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009892:	69bb      	ldr	r3, [r7, #24]
 8009894:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009896:	683a      	ldr	r2, [r7, #0]
 8009898:	429a      	cmp	r2, r3
 800989a:	d902      	bls.n	80098a2 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800989c:	683b      	ldr	r3, [r7, #0]
 800989e:	61fb      	str	r3, [r7, #28]
 80098a0:	e002      	b.n	80098a8 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80098a2:	69bb      	ldr	r3, [r7, #24]
 80098a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80098a6:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80098a8:	69bb      	ldr	r3, [r7, #24]
 80098aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098ac:	69fa      	ldr	r2, [r7, #28]
 80098ae:	429a      	cmp	r2, r3
 80098b0:	d04b      	beq.n	800994a <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80098b2:	69bb      	ldr	r3, [r7, #24]
 80098b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80098b6:	697a      	ldr	r2, [r7, #20]
 80098b8:	429a      	cmp	r2, r3
 80098ba:	d146      	bne.n	800994a <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80098bc:	4b25      	ldr	r3, [pc, #148]	; (8009954 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	69ba      	ldr	r2, [r7, #24]
 80098c2:	429a      	cmp	r2, r3
 80098c4:	d10a      	bne.n	80098dc <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80098c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098ca:	f383 8811 	msr	BASEPRI, r3
 80098ce:	f3bf 8f6f 	isb	sy
 80098d2:	f3bf 8f4f 	dsb	sy
 80098d6:	60bb      	str	r3, [r7, #8]
}
 80098d8:	bf00      	nop
 80098da:	e7fe      	b.n	80098da <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80098dc:	69bb      	ldr	r3, [r7, #24]
 80098de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098e0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80098e2:	69bb      	ldr	r3, [r7, #24]
 80098e4:	69fa      	ldr	r2, [r7, #28]
 80098e6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80098e8:	69bb      	ldr	r3, [r7, #24]
 80098ea:	699b      	ldr	r3, [r3, #24]
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	db04      	blt.n	80098fa <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80098f0:	69fb      	ldr	r3, [r7, #28]
 80098f2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80098f6:	69bb      	ldr	r3, [r7, #24]
 80098f8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80098fa:	69bb      	ldr	r3, [r7, #24]
 80098fc:	6959      	ldr	r1, [r3, #20]
 80098fe:	693a      	ldr	r2, [r7, #16]
 8009900:	4613      	mov	r3, r2
 8009902:	009b      	lsls	r3, r3, #2
 8009904:	4413      	add	r3, r2
 8009906:	009b      	lsls	r3, r3, #2
 8009908:	4a13      	ldr	r2, [pc, #76]	; (8009958 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800990a:	4413      	add	r3, r2
 800990c:	4299      	cmp	r1, r3
 800990e:	d11c      	bne.n	800994a <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009910:	69bb      	ldr	r3, [r7, #24]
 8009912:	3304      	adds	r3, #4
 8009914:	4618      	mov	r0, r3
 8009916:	f7fd fff1 	bl	80078fc <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800991a:	69bb      	ldr	r3, [r7, #24]
 800991c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800991e:	4b0f      	ldr	r3, [pc, #60]	; (800995c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	429a      	cmp	r2, r3
 8009924:	d903      	bls.n	800992e <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8009926:	69bb      	ldr	r3, [r7, #24]
 8009928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800992a:	4a0c      	ldr	r2, [pc, #48]	; (800995c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800992c:	6013      	str	r3, [r2, #0]
 800992e:	69bb      	ldr	r3, [r7, #24]
 8009930:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009932:	4613      	mov	r3, r2
 8009934:	009b      	lsls	r3, r3, #2
 8009936:	4413      	add	r3, r2
 8009938:	009b      	lsls	r3, r3, #2
 800993a:	4a07      	ldr	r2, [pc, #28]	; (8009958 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800993c:	441a      	add	r2, r3
 800993e:	69bb      	ldr	r3, [r7, #24]
 8009940:	3304      	adds	r3, #4
 8009942:	4619      	mov	r1, r3
 8009944:	4610      	mov	r0, r2
 8009946:	f7fd ff7c 	bl	8007842 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800994a:	bf00      	nop
 800994c:	3720      	adds	r7, #32
 800994e:	46bd      	mov	sp, r7
 8009950:	bd80      	pop	{r7, pc}
 8009952:	bf00      	nop
 8009954:	20000be0 	.word	0x20000be0
 8009958:	20000be4 	.word	0x20000be4
 800995c:	200010bc 	.word	0x200010bc

08009960 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009960:	b480      	push	{r7}
 8009962:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009964:	4b07      	ldr	r3, [pc, #28]	; (8009984 <pvTaskIncrementMutexHeldCount+0x24>)
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	2b00      	cmp	r3, #0
 800996a:	d004      	beq.n	8009976 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800996c:	4b05      	ldr	r3, [pc, #20]	; (8009984 <pvTaskIncrementMutexHeldCount+0x24>)
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8009972:	3201      	adds	r2, #1
 8009974:	661a      	str	r2, [r3, #96]	; 0x60
		}

		return pxCurrentTCB;
 8009976:	4b03      	ldr	r3, [pc, #12]	; (8009984 <pvTaskIncrementMutexHeldCount+0x24>)
 8009978:	681b      	ldr	r3, [r3, #0]
	}
 800997a:	4618      	mov	r0, r3
 800997c:	46bd      	mov	sp, r7
 800997e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009982:	4770      	bx	lr
 8009984:	20000be0 	.word	0x20000be0

08009988 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009988:	b580      	push	{r7, lr}
 800998a:	b084      	sub	sp, #16
 800998c:	af00      	add	r7, sp, #0
 800998e:	6078      	str	r0, [r7, #4]
 8009990:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009992:	4b21      	ldr	r3, [pc, #132]	; (8009a18 <prvAddCurrentTaskToDelayedList+0x90>)
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009998:	4b20      	ldr	r3, [pc, #128]	; (8009a1c <prvAddCurrentTaskToDelayedList+0x94>)
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	3304      	adds	r3, #4
 800999e:	4618      	mov	r0, r3
 80099a0:	f7fd ffac 	bl	80078fc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099aa:	d10a      	bne.n	80099c2 <prvAddCurrentTaskToDelayedList+0x3a>
 80099ac:	683b      	ldr	r3, [r7, #0]
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d007      	beq.n	80099c2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80099b2:	4b1a      	ldr	r3, [pc, #104]	; (8009a1c <prvAddCurrentTaskToDelayedList+0x94>)
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	3304      	adds	r3, #4
 80099b8:	4619      	mov	r1, r3
 80099ba:	4819      	ldr	r0, [pc, #100]	; (8009a20 <prvAddCurrentTaskToDelayedList+0x98>)
 80099bc:	f7fd ff41 	bl	8007842 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80099c0:	e026      	b.n	8009a10 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80099c2:	68fa      	ldr	r2, [r7, #12]
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	4413      	add	r3, r2
 80099c8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80099ca:	4b14      	ldr	r3, [pc, #80]	; (8009a1c <prvAddCurrentTaskToDelayedList+0x94>)
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	68ba      	ldr	r2, [r7, #8]
 80099d0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80099d2:	68ba      	ldr	r2, [r7, #8]
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	429a      	cmp	r2, r3
 80099d8:	d209      	bcs.n	80099ee <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80099da:	4b12      	ldr	r3, [pc, #72]	; (8009a24 <prvAddCurrentTaskToDelayedList+0x9c>)
 80099dc:	681a      	ldr	r2, [r3, #0]
 80099de:	4b0f      	ldr	r3, [pc, #60]	; (8009a1c <prvAddCurrentTaskToDelayedList+0x94>)
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	3304      	adds	r3, #4
 80099e4:	4619      	mov	r1, r3
 80099e6:	4610      	mov	r0, r2
 80099e8:	f7fd ff4f 	bl	800788a <vListInsert>
}
 80099ec:	e010      	b.n	8009a10 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80099ee:	4b0e      	ldr	r3, [pc, #56]	; (8009a28 <prvAddCurrentTaskToDelayedList+0xa0>)
 80099f0:	681a      	ldr	r2, [r3, #0]
 80099f2:	4b0a      	ldr	r3, [pc, #40]	; (8009a1c <prvAddCurrentTaskToDelayedList+0x94>)
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	3304      	adds	r3, #4
 80099f8:	4619      	mov	r1, r3
 80099fa:	4610      	mov	r0, r2
 80099fc:	f7fd ff45 	bl	800788a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009a00:	4b0a      	ldr	r3, [pc, #40]	; (8009a2c <prvAddCurrentTaskToDelayedList+0xa4>)
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	68ba      	ldr	r2, [r7, #8]
 8009a06:	429a      	cmp	r2, r3
 8009a08:	d202      	bcs.n	8009a10 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009a0a:	4a08      	ldr	r2, [pc, #32]	; (8009a2c <prvAddCurrentTaskToDelayedList+0xa4>)
 8009a0c:	68bb      	ldr	r3, [r7, #8]
 8009a0e:	6013      	str	r3, [r2, #0]
}
 8009a10:	bf00      	nop
 8009a12:	3710      	adds	r7, #16
 8009a14:	46bd      	mov	sp, r7
 8009a16:	bd80      	pop	{r7, pc}
 8009a18:	200010b8 	.word	0x200010b8
 8009a1c:	20000be0 	.word	0x20000be0
 8009a20:	200010a0 	.word	0x200010a0
 8009a24:	20001070 	.word	0x20001070
 8009a28:	2000106c 	.word	0x2000106c
 8009a2c:	200010d4 	.word	0x200010d4

08009a30 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009a30:	b580      	push	{r7, lr}
 8009a32:	b08a      	sub	sp, #40	; 0x28
 8009a34:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009a36:	2300      	movs	r3, #0
 8009a38:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009a3a:	f000 fba1 	bl	800a180 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009a3e:	4b1c      	ldr	r3, [pc, #112]	; (8009ab0 <xTimerCreateTimerTask+0x80>)
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d021      	beq.n	8009a8a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009a46:	2300      	movs	r3, #0
 8009a48:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009a4e:	1d3a      	adds	r2, r7, #4
 8009a50:	f107 0108 	add.w	r1, r7, #8
 8009a54:	f107 030c 	add.w	r3, r7, #12
 8009a58:	4618      	mov	r0, r3
 8009a5a:	f7fd feab 	bl	80077b4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009a5e:	6879      	ldr	r1, [r7, #4]
 8009a60:	68bb      	ldr	r3, [r7, #8]
 8009a62:	68fa      	ldr	r2, [r7, #12]
 8009a64:	9202      	str	r2, [sp, #8]
 8009a66:	9301      	str	r3, [sp, #4]
 8009a68:	2302      	movs	r3, #2
 8009a6a:	9300      	str	r3, [sp, #0]
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	460a      	mov	r2, r1
 8009a70:	4910      	ldr	r1, [pc, #64]	; (8009ab4 <xTimerCreateTimerTask+0x84>)
 8009a72:	4811      	ldr	r0, [pc, #68]	; (8009ab8 <xTimerCreateTimerTask+0x88>)
 8009a74:	f7fe ffb6 	bl	80089e4 <xTaskCreateStatic>
 8009a78:	4603      	mov	r3, r0
 8009a7a:	4a10      	ldr	r2, [pc, #64]	; (8009abc <xTimerCreateTimerTask+0x8c>)
 8009a7c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009a7e:	4b0f      	ldr	r3, [pc, #60]	; (8009abc <xTimerCreateTimerTask+0x8c>)
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d001      	beq.n	8009a8a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009a86:	2301      	movs	r3, #1
 8009a88:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009a8a:	697b      	ldr	r3, [r7, #20]
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d10a      	bne.n	8009aa6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8009a90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a94:	f383 8811 	msr	BASEPRI, r3
 8009a98:	f3bf 8f6f 	isb	sy
 8009a9c:	f3bf 8f4f 	dsb	sy
 8009aa0:	613b      	str	r3, [r7, #16]
}
 8009aa2:	bf00      	nop
 8009aa4:	e7fe      	b.n	8009aa4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009aa6:	697b      	ldr	r3, [r7, #20]
}
 8009aa8:	4618      	mov	r0, r3
 8009aaa:	3718      	adds	r7, #24
 8009aac:	46bd      	mov	sp, r7
 8009aae:	bd80      	pop	{r7, pc}
 8009ab0:	20001110 	.word	0x20001110
 8009ab4:	0800d6dc 	.word	0x0800d6dc
 8009ab8:	08009d29 	.word	0x08009d29
 8009abc:	20001114 	.word	0x20001114

08009ac0 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8009ac0:	b580      	push	{r7, lr}
 8009ac2:	b088      	sub	sp, #32
 8009ac4:	af02      	add	r7, sp, #8
 8009ac6:	60f8      	str	r0, [r7, #12]
 8009ac8:	60b9      	str	r1, [r7, #8]
 8009aca:	607a      	str	r2, [r7, #4]
 8009acc:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8009ace:	202c      	movs	r0, #44	; 0x2c
 8009ad0:	f000 fe32 	bl	800a738 <pvPortMalloc>
 8009ad4:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8009ad6:	697b      	ldr	r3, [r7, #20]
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d00d      	beq.n	8009af8 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8009adc:	697b      	ldr	r3, [r7, #20]
 8009ade:	2200      	movs	r2, #0
 8009ae0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8009ae4:	697b      	ldr	r3, [r7, #20]
 8009ae6:	9301      	str	r3, [sp, #4]
 8009ae8:	6a3b      	ldr	r3, [r7, #32]
 8009aea:	9300      	str	r3, [sp, #0]
 8009aec:	683b      	ldr	r3, [r7, #0]
 8009aee:	687a      	ldr	r2, [r7, #4]
 8009af0:	68b9      	ldr	r1, [r7, #8]
 8009af2:	68f8      	ldr	r0, [r7, #12]
 8009af4:	f000 f843 	bl	8009b7e <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8009af8:	697b      	ldr	r3, [r7, #20]
	}
 8009afa:	4618      	mov	r0, r3
 8009afc:	3718      	adds	r7, #24
 8009afe:	46bd      	mov	sp, r7
 8009b00:	bd80      	pop	{r7, pc}

08009b02 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 8009b02:	b580      	push	{r7, lr}
 8009b04:	b08a      	sub	sp, #40	; 0x28
 8009b06:	af02      	add	r7, sp, #8
 8009b08:	60f8      	str	r0, [r7, #12]
 8009b0a:	60b9      	str	r1, [r7, #8]
 8009b0c:	607a      	str	r2, [r7, #4]
 8009b0e:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8009b10:	232c      	movs	r3, #44	; 0x2c
 8009b12:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8009b14:	693b      	ldr	r3, [r7, #16]
 8009b16:	2b2c      	cmp	r3, #44	; 0x2c
 8009b18:	d00a      	beq.n	8009b30 <xTimerCreateStatic+0x2e>
	__asm volatile
 8009b1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b1e:	f383 8811 	msr	BASEPRI, r3
 8009b22:	f3bf 8f6f 	isb	sy
 8009b26:	f3bf 8f4f 	dsb	sy
 8009b2a:	61bb      	str	r3, [r7, #24]
}
 8009b2c:	bf00      	nop
 8009b2e:	e7fe      	b.n	8009b2e <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009b30:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8009b32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d10a      	bne.n	8009b4e <xTimerCreateStatic+0x4c>
	__asm volatile
 8009b38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b3c:	f383 8811 	msr	BASEPRI, r3
 8009b40:	f3bf 8f6f 	isb	sy
 8009b44:	f3bf 8f4f 	dsb	sy
 8009b48:	617b      	str	r3, [r7, #20]
}
 8009b4a:	bf00      	nop
 8009b4c:	e7fe      	b.n	8009b4c <xTimerCreateStatic+0x4a>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 8009b4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b50:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8009b52:	69fb      	ldr	r3, [r7, #28]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d00d      	beq.n	8009b74 <xTimerCreateStatic+0x72>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8009b58:	69fb      	ldr	r3, [r7, #28]
 8009b5a:	2202      	movs	r2, #2
 8009b5c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8009b60:	69fb      	ldr	r3, [r7, #28]
 8009b62:	9301      	str	r3, [sp, #4]
 8009b64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b66:	9300      	str	r3, [sp, #0]
 8009b68:	683b      	ldr	r3, [r7, #0]
 8009b6a:	687a      	ldr	r2, [r7, #4]
 8009b6c:	68b9      	ldr	r1, [r7, #8]
 8009b6e:	68f8      	ldr	r0, [r7, #12]
 8009b70:	f000 f805 	bl	8009b7e <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8009b74:	69fb      	ldr	r3, [r7, #28]
	}
 8009b76:	4618      	mov	r0, r3
 8009b78:	3720      	adds	r7, #32
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	bd80      	pop	{r7, pc}

08009b7e <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8009b7e:	b580      	push	{r7, lr}
 8009b80:	b086      	sub	sp, #24
 8009b82:	af00      	add	r7, sp, #0
 8009b84:	60f8      	str	r0, [r7, #12]
 8009b86:	60b9      	str	r1, [r7, #8]
 8009b88:	607a      	str	r2, [r7, #4]
 8009b8a:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8009b8c:	68bb      	ldr	r3, [r7, #8]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d10a      	bne.n	8009ba8 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 8009b92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b96:	f383 8811 	msr	BASEPRI, r3
 8009b9a:	f3bf 8f6f 	isb	sy
 8009b9e:	f3bf 8f4f 	dsb	sy
 8009ba2:	617b      	str	r3, [r7, #20]
}
 8009ba4:	bf00      	nop
 8009ba6:	e7fe      	b.n	8009ba6 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8009ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d01e      	beq.n	8009bec <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8009bae:	f000 fae7 	bl	800a180 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8009bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bb4:	68fa      	ldr	r2, [r7, #12]
 8009bb6:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8009bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bba:	68ba      	ldr	r2, [r7, #8]
 8009bbc:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8009bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bc0:	683a      	ldr	r2, [r7, #0]
 8009bc2:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8009bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bc6:	6a3a      	ldr	r2, [r7, #32]
 8009bc8:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8009bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bcc:	3304      	adds	r3, #4
 8009bce:	4618      	mov	r0, r3
 8009bd0:	f7fd fe2a 	bl	8007828 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d008      	beq.n	8009bec <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8009bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bdc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009be0:	f043 0304 	orr.w	r3, r3, #4
 8009be4:	b2da      	uxtb	r2, r3
 8009be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009be8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8009bec:	bf00      	nop
 8009bee:	3718      	adds	r7, #24
 8009bf0:	46bd      	mov	sp, r7
 8009bf2:	bd80      	pop	{r7, pc}

08009bf4 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009bf4:	b580      	push	{r7, lr}
 8009bf6:	b08a      	sub	sp, #40	; 0x28
 8009bf8:	af00      	add	r7, sp, #0
 8009bfa:	60f8      	str	r0, [r7, #12]
 8009bfc:	60b9      	str	r1, [r7, #8]
 8009bfe:	607a      	str	r2, [r7, #4]
 8009c00:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009c02:	2300      	movs	r3, #0
 8009c04:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d10a      	bne.n	8009c22 <xTimerGenericCommand+0x2e>
	__asm volatile
 8009c0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c10:	f383 8811 	msr	BASEPRI, r3
 8009c14:	f3bf 8f6f 	isb	sy
 8009c18:	f3bf 8f4f 	dsb	sy
 8009c1c:	623b      	str	r3, [r7, #32]
}
 8009c1e:	bf00      	nop
 8009c20:	e7fe      	b.n	8009c20 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009c22:	4b1a      	ldr	r3, [pc, #104]	; (8009c8c <xTimerGenericCommand+0x98>)
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d02a      	beq.n	8009c80 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009c2a:	68bb      	ldr	r3, [r7, #8]
 8009c2c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009c36:	68bb      	ldr	r3, [r7, #8]
 8009c38:	2b05      	cmp	r3, #5
 8009c3a:	dc18      	bgt.n	8009c6e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009c3c:	f7ff fd1a 	bl	8009674 <xTaskGetSchedulerState>
 8009c40:	4603      	mov	r3, r0
 8009c42:	2b02      	cmp	r3, #2
 8009c44:	d109      	bne.n	8009c5a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009c46:	4b11      	ldr	r3, [pc, #68]	; (8009c8c <xTimerGenericCommand+0x98>)
 8009c48:	6818      	ldr	r0, [r3, #0]
 8009c4a:	f107 0110 	add.w	r1, r7, #16
 8009c4e:	2300      	movs	r3, #0
 8009c50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009c52:	f7fe f825 	bl	8007ca0 <xQueueGenericSend>
 8009c56:	6278      	str	r0, [r7, #36]	; 0x24
 8009c58:	e012      	b.n	8009c80 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009c5a:	4b0c      	ldr	r3, [pc, #48]	; (8009c8c <xTimerGenericCommand+0x98>)
 8009c5c:	6818      	ldr	r0, [r3, #0]
 8009c5e:	f107 0110 	add.w	r1, r7, #16
 8009c62:	2300      	movs	r3, #0
 8009c64:	2200      	movs	r2, #0
 8009c66:	f7fe f81b 	bl	8007ca0 <xQueueGenericSend>
 8009c6a:	6278      	str	r0, [r7, #36]	; 0x24
 8009c6c:	e008      	b.n	8009c80 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009c6e:	4b07      	ldr	r3, [pc, #28]	; (8009c8c <xTimerGenericCommand+0x98>)
 8009c70:	6818      	ldr	r0, [r3, #0]
 8009c72:	f107 0110 	add.w	r1, r7, #16
 8009c76:	2300      	movs	r3, #0
 8009c78:	683a      	ldr	r2, [r7, #0]
 8009c7a:	f7fe f90f 	bl	8007e9c <xQueueGenericSendFromISR>
 8009c7e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009c82:	4618      	mov	r0, r3
 8009c84:	3728      	adds	r7, #40	; 0x28
 8009c86:	46bd      	mov	sp, r7
 8009c88:	bd80      	pop	{r7, pc}
 8009c8a:	bf00      	nop
 8009c8c:	20001110 	.word	0x20001110

08009c90 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009c90:	b580      	push	{r7, lr}
 8009c92:	b088      	sub	sp, #32
 8009c94:	af02      	add	r7, sp, #8
 8009c96:	6078      	str	r0, [r7, #4]
 8009c98:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c9a:	4b22      	ldr	r3, [pc, #136]	; (8009d24 <prvProcessExpiredTimer+0x94>)
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	68db      	ldr	r3, [r3, #12]
 8009ca0:	68db      	ldr	r3, [r3, #12]
 8009ca2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009ca4:	697b      	ldr	r3, [r7, #20]
 8009ca6:	3304      	adds	r3, #4
 8009ca8:	4618      	mov	r0, r3
 8009caa:	f7fd fe27 	bl	80078fc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009cae:	697b      	ldr	r3, [r7, #20]
 8009cb0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009cb4:	f003 0304 	and.w	r3, r3, #4
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d022      	beq.n	8009d02 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009cbc:	697b      	ldr	r3, [r7, #20]
 8009cbe:	699a      	ldr	r2, [r3, #24]
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	18d1      	adds	r1, r2, r3
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	683a      	ldr	r2, [r7, #0]
 8009cc8:	6978      	ldr	r0, [r7, #20]
 8009cca:	f000 f8d1 	bl	8009e70 <prvInsertTimerInActiveList>
 8009cce:	4603      	mov	r3, r0
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d01f      	beq.n	8009d14 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009cd4:	2300      	movs	r3, #0
 8009cd6:	9300      	str	r3, [sp, #0]
 8009cd8:	2300      	movs	r3, #0
 8009cda:	687a      	ldr	r2, [r7, #4]
 8009cdc:	2100      	movs	r1, #0
 8009cde:	6978      	ldr	r0, [r7, #20]
 8009ce0:	f7ff ff88 	bl	8009bf4 <xTimerGenericCommand>
 8009ce4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009ce6:	693b      	ldr	r3, [r7, #16]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d113      	bne.n	8009d14 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8009cec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cf0:	f383 8811 	msr	BASEPRI, r3
 8009cf4:	f3bf 8f6f 	isb	sy
 8009cf8:	f3bf 8f4f 	dsb	sy
 8009cfc:	60fb      	str	r3, [r7, #12]
}
 8009cfe:	bf00      	nop
 8009d00:	e7fe      	b.n	8009d00 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009d02:	697b      	ldr	r3, [r7, #20]
 8009d04:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009d08:	f023 0301 	bic.w	r3, r3, #1
 8009d0c:	b2da      	uxtb	r2, r3
 8009d0e:	697b      	ldr	r3, [r7, #20]
 8009d10:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009d14:	697b      	ldr	r3, [r7, #20]
 8009d16:	6a1b      	ldr	r3, [r3, #32]
 8009d18:	6978      	ldr	r0, [r7, #20]
 8009d1a:	4798      	blx	r3
}
 8009d1c:	bf00      	nop
 8009d1e:	3718      	adds	r7, #24
 8009d20:	46bd      	mov	sp, r7
 8009d22:	bd80      	pop	{r7, pc}
 8009d24:	20001108 	.word	0x20001108

08009d28 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009d28:	b580      	push	{r7, lr}
 8009d2a:	b084      	sub	sp, #16
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009d30:	f107 0308 	add.w	r3, r7, #8
 8009d34:	4618      	mov	r0, r3
 8009d36:	f000 f857 	bl	8009de8 <prvGetNextExpireTime>
 8009d3a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009d3c:	68bb      	ldr	r3, [r7, #8]
 8009d3e:	4619      	mov	r1, r3
 8009d40:	68f8      	ldr	r0, [r7, #12]
 8009d42:	f000 f803 	bl	8009d4c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009d46:	f000 f8d5 	bl	8009ef4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009d4a:	e7f1      	b.n	8009d30 <prvTimerTask+0x8>

08009d4c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009d4c:	b580      	push	{r7, lr}
 8009d4e:	b084      	sub	sp, #16
 8009d50:	af00      	add	r7, sp, #0
 8009d52:	6078      	str	r0, [r7, #4]
 8009d54:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009d56:	f7ff f8a1 	bl	8008e9c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009d5a:	f107 0308 	add.w	r3, r7, #8
 8009d5e:	4618      	mov	r0, r3
 8009d60:	f000 f866 	bl	8009e30 <prvSampleTimeNow>
 8009d64:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009d66:	68bb      	ldr	r3, [r7, #8]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d130      	bne.n	8009dce <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009d6c:	683b      	ldr	r3, [r7, #0]
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d10a      	bne.n	8009d88 <prvProcessTimerOrBlockTask+0x3c>
 8009d72:	687a      	ldr	r2, [r7, #4]
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	429a      	cmp	r2, r3
 8009d78:	d806      	bhi.n	8009d88 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009d7a:	f7ff f89d 	bl	8008eb8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009d7e:	68f9      	ldr	r1, [r7, #12]
 8009d80:	6878      	ldr	r0, [r7, #4]
 8009d82:	f7ff ff85 	bl	8009c90 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009d86:	e024      	b.n	8009dd2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009d88:	683b      	ldr	r3, [r7, #0]
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d008      	beq.n	8009da0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009d8e:	4b13      	ldr	r3, [pc, #76]	; (8009ddc <prvProcessTimerOrBlockTask+0x90>)
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d101      	bne.n	8009d9c <prvProcessTimerOrBlockTask+0x50>
 8009d98:	2301      	movs	r3, #1
 8009d9a:	e000      	b.n	8009d9e <prvProcessTimerOrBlockTask+0x52>
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009da0:	4b0f      	ldr	r3, [pc, #60]	; (8009de0 <prvProcessTimerOrBlockTask+0x94>)
 8009da2:	6818      	ldr	r0, [r3, #0]
 8009da4:	687a      	ldr	r2, [r7, #4]
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	1ad3      	subs	r3, r2, r3
 8009daa:	683a      	ldr	r2, [r7, #0]
 8009dac:	4619      	mov	r1, r3
 8009dae:	f7fe fde5 	bl	800897c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009db2:	f7ff f881 	bl	8008eb8 <xTaskResumeAll>
 8009db6:	4603      	mov	r3, r0
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d10a      	bne.n	8009dd2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009dbc:	4b09      	ldr	r3, [pc, #36]	; (8009de4 <prvProcessTimerOrBlockTask+0x98>)
 8009dbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009dc2:	601a      	str	r2, [r3, #0]
 8009dc4:	f3bf 8f4f 	dsb	sy
 8009dc8:	f3bf 8f6f 	isb	sy
}
 8009dcc:	e001      	b.n	8009dd2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009dce:	f7ff f873 	bl	8008eb8 <xTaskResumeAll>
}
 8009dd2:	bf00      	nop
 8009dd4:	3710      	adds	r7, #16
 8009dd6:	46bd      	mov	sp, r7
 8009dd8:	bd80      	pop	{r7, pc}
 8009dda:	bf00      	nop
 8009ddc:	2000110c 	.word	0x2000110c
 8009de0:	20001110 	.word	0x20001110
 8009de4:	e000ed04 	.word	0xe000ed04

08009de8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009de8:	b480      	push	{r7}
 8009dea:	b085      	sub	sp, #20
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009df0:	4b0e      	ldr	r3, [pc, #56]	; (8009e2c <prvGetNextExpireTime+0x44>)
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d101      	bne.n	8009dfe <prvGetNextExpireTime+0x16>
 8009dfa:	2201      	movs	r2, #1
 8009dfc:	e000      	b.n	8009e00 <prvGetNextExpireTime+0x18>
 8009dfe:	2200      	movs	r2, #0
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d105      	bne.n	8009e18 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009e0c:	4b07      	ldr	r3, [pc, #28]	; (8009e2c <prvGetNextExpireTime+0x44>)
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	68db      	ldr	r3, [r3, #12]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	60fb      	str	r3, [r7, #12]
 8009e16:	e001      	b.n	8009e1c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009e18:	2300      	movs	r3, #0
 8009e1a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009e1c:	68fb      	ldr	r3, [r7, #12]
}
 8009e1e:	4618      	mov	r0, r3
 8009e20:	3714      	adds	r7, #20
 8009e22:	46bd      	mov	sp, r7
 8009e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e28:	4770      	bx	lr
 8009e2a:	bf00      	nop
 8009e2c:	20001108 	.word	0x20001108

08009e30 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009e30:	b580      	push	{r7, lr}
 8009e32:	b084      	sub	sp, #16
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009e38:	f7ff f8dc 	bl	8008ff4 <xTaskGetTickCount>
 8009e3c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009e3e:	4b0b      	ldr	r3, [pc, #44]	; (8009e6c <prvSampleTimeNow+0x3c>)
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	68fa      	ldr	r2, [r7, #12]
 8009e44:	429a      	cmp	r2, r3
 8009e46:	d205      	bcs.n	8009e54 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009e48:	f000 f936 	bl	800a0b8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2201      	movs	r2, #1
 8009e50:	601a      	str	r2, [r3, #0]
 8009e52:	e002      	b.n	8009e5a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	2200      	movs	r2, #0
 8009e58:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009e5a:	4a04      	ldr	r2, [pc, #16]	; (8009e6c <prvSampleTimeNow+0x3c>)
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009e60:	68fb      	ldr	r3, [r7, #12]
}
 8009e62:	4618      	mov	r0, r3
 8009e64:	3710      	adds	r7, #16
 8009e66:	46bd      	mov	sp, r7
 8009e68:	bd80      	pop	{r7, pc}
 8009e6a:	bf00      	nop
 8009e6c:	20001118 	.word	0x20001118

08009e70 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b086      	sub	sp, #24
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	60f8      	str	r0, [r7, #12]
 8009e78:	60b9      	str	r1, [r7, #8]
 8009e7a:	607a      	str	r2, [r7, #4]
 8009e7c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009e7e:	2300      	movs	r3, #0
 8009e80:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	68ba      	ldr	r2, [r7, #8]
 8009e86:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	68fa      	ldr	r2, [r7, #12]
 8009e8c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009e8e:	68ba      	ldr	r2, [r7, #8]
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	429a      	cmp	r2, r3
 8009e94:	d812      	bhi.n	8009ebc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009e96:	687a      	ldr	r2, [r7, #4]
 8009e98:	683b      	ldr	r3, [r7, #0]
 8009e9a:	1ad2      	subs	r2, r2, r3
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	699b      	ldr	r3, [r3, #24]
 8009ea0:	429a      	cmp	r2, r3
 8009ea2:	d302      	bcc.n	8009eaa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009ea4:	2301      	movs	r3, #1
 8009ea6:	617b      	str	r3, [r7, #20]
 8009ea8:	e01b      	b.n	8009ee2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009eaa:	4b10      	ldr	r3, [pc, #64]	; (8009eec <prvInsertTimerInActiveList+0x7c>)
 8009eac:	681a      	ldr	r2, [r3, #0]
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	3304      	adds	r3, #4
 8009eb2:	4619      	mov	r1, r3
 8009eb4:	4610      	mov	r0, r2
 8009eb6:	f7fd fce8 	bl	800788a <vListInsert>
 8009eba:	e012      	b.n	8009ee2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009ebc:	687a      	ldr	r2, [r7, #4]
 8009ebe:	683b      	ldr	r3, [r7, #0]
 8009ec0:	429a      	cmp	r2, r3
 8009ec2:	d206      	bcs.n	8009ed2 <prvInsertTimerInActiveList+0x62>
 8009ec4:	68ba      	ldr	r2, [r7, #8]
 8009ec6:	683b      	ldr	r3, [r7, #0]
 8009ec8:	429a      	cmp	r2, r3
 8009eca:	d302      	bcc.n	8009ed2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009ecc:	2301      	movs	r3, #1
 8009ece:	617b      	str	r3, [r7, #20]
 8009ed0:	e007      	b.n	8009ee2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009ed2:	4b07      	ldr	r3, [pc, #28]	; (8009ef0 <prvInsertTimerInActiveList+0x80>)
 8009ed4:	681a      	ldr	r2, [r3, #0]
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	3304      	adds	r3, #4
 8009eda:	4619      	mov	r1, r3
 8009edc:	4610      	mov	r0, r2
 8009ede:	f7fd fcd4 	bl	800788a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009ee2:	697b      	ldr	r3, [r7, #20]
}
 8009ee4:	4618      	mov	r0, r3
 8009ee6:	3718      	adds	r7, #24
 8009ee8:	46bd      	mov	sp, r7
 8009eea:	bd80      	pop	{r7, pc}
 8009eec:	2000110c 	.word	0x2000110c
 8009ef0:	20001108 	.word	0x20001108

08009ef4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009ef4:	b580      	push	{r7, lr}
 8009ef6:	b08e      	sub	sp, #56	; 0x38
 8009ef8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009efa:	e0ca      	b.n	800a092 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	da18      	bge.n	8009f34 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009f02:	1d3b      	adds	r3, r7, #4
 8009f04:	3304      	adds	r3, #4
 8009f06:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009f08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d10a      	bne.n	8009f24 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8009f0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f12:	f383 8811 	msr	BASEPRI, r3
 8009f16:	f3bf 8f6f 	isb	sy
 8009f1a:	f3bf 8f4f 	dsb	sy
 8009f1e:	61fb      	str	r3, [r7, #28]
}
 8009f20:	bf00      	nop
 8009f22:	e7fe      	b.n	8009f22 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009f24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009f2a:	6850      	ldr	r0, [r2, #4]
 8009f2c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009f2e:	6892      	ldr	r2, [r2, #8]
 8009f30:	4611      	mov	r1, r2
 8009f32:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	f2c0 80ab 	blt.w	800a092 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009f40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f42:	695b      	ldr	r3, [r3, #20]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d004      	beq.n	8009f52 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009f48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f4a:	3304      	adds	r3, #4
 8009f4c:	4618      	mov	r0, r3
 8009f4e:	f7fd fcd5 	bl	80078fc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009f52:	463b      	mov	r3, r7
 8009f54:	4618      	mov	r0, r3
 8009f56:	f7ff ff6b 	bl	8009e30 <prvSampleTimeNow>
 8009f5a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	2b09      	cmp	r3, #9
 8009f60:	f200 8096 	bhi.w	800a090 <prvProcessReceivedCommands+0x19c>
 8009f64:	a201      	add	r2, pc, #4	; (adr r2, 8009f6c <prvProcessReceivedCommands+0x78>)
 8009f66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f6a:	bf00      	nop
 8009f6c:	08009f95 	.word	0x08009f95
 8009f70:	08009f95 	.word	0x08009f95
 8009f74:	08009f95 	.word	0x08009f95
 8009f78:	0800a009 	.word	0x0800a009
 8009f7c:	0800a01d 	.word	0x0800a01d
 8009f80:	0800a067 	.word	0x0800a067
 8009f84:	08009f95 	.word	0x08009f95
 8009f88:	08009f95 	.word	0x08009f95
 8009f8c:	0800a009 	.word	0x0800a009
 8009f90:	0800a01d 	.word	0x0800a01d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f96:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009f9a:	f043 0301 	orr.w	r3, r3, #1
 8009f9e:	b2da      	uxtb	r2, r3
 8009fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fa2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009fa6:	68ba      	ldr	r2, [r7, #8]
 8009fa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009faa:	699b      	ldr	r3, [r3, #24]
 8009fac:	18d1      	adds	r1, r2, r3
 8009fae:	68bb      	ldr	r3, [r7, #8]
 8009fb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009fb2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009fb4:	f7ff ff5c 	bl	8009e70 <prvInsertTimerInActiveList>
 8009fb8:	4603      	mov	r3, r0
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d069      	beq.n	800a092 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009fbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fc0:	6a1b      	ldr	r3, [r3, #32]
 8009fc2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009fc4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009fc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fc8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009fcc:	f003 0304 	and.w	r3, r3, #4
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d05e      	beq.n	800a092 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009fd4:	68ba      	ldr	r2, [r7, #8]
 8009fd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fd8:	699b      	ldr	r3, [r3, #24]
 8009fda:	441a      	add	r2, r3
 8009fdc:	2300      	movs	r3, #0
 8009fde:	9300      	str	r3, [sp, #0]
 8009fe0:	2300      	movs	r3, #0
 8009fe2:	2100      	movs	r1, #0
 8009fe4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009fe6:	f7ff fe05 	bl	8009bf4 <xTimerGenericCommand>
 8009fea:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009fec:	6a3b      	ldr	r3, [r7, #32]
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d14f      	bne.n	800a092 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8009ff2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ff6:	f383 8811 	msr	BASEPRI, r3
 8009ffa:	f3bf 8f6f 	isb	sy
 8009ffe:	f3bf 8f4f 	dsb	sy
 800a002:	61bb      	str	r3, [r7, #24]
}
 800a004:	bf00      	nop
 800a006:	e7fe      	b.n	800a006 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a008:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a00a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a00e:	f023 0301 	bic.w	r3, r3, #1
 800a012:	b2da      	uxtb	r2, r3
 800a014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a016:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800a01a:	e03a      	b.n	800a092 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a01c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a01e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a022:	f043 0301 	orr.w	r3, r3, #1
 800a026:	b2da      	uxtb	r2, r3
 800a028:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a02a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a02e:	68ba      	ldr	r2, [r7, #8]
 800a030:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a032:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a034:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a036:	699b      	ldr	r3, [r3, #24]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d10a      	bne.n	800a052 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800a03c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a040:	f383 8811 	msr	BASEPRI, r3
 800a044:	f3bf 8f6f 	isb	sy
 800a048:	f3bf 8f4f 	dsb	sy
 800a04c:	617b      	str	r3, [r7, #20]
}
 800a04e:	bf00      	nop
 800a050:	e7fe      	b.n	800a050 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a052:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a054:	699a      	ldr	r2, [r3, #24]
 800a056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a058:	18d1      	adds	r1, r2, r3
 800a05a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a05c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a05e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a060:	f7ff ff06 	bl	8009e70 <prvInsertTimerInActiveList>
					break;
 800a064:	e015      	b.n	800a092 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a066:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a068:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a06c:	f003 0302 	and.w	r3, r3, #2
 800a070:	2b00      	cmp	r3, #0
 800a072:	d103      	bne.n	800a07c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800a074:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a076:	f000 fc2b 	bl	800a8d0 <vPortFree>
 800a07a:	e00a      	b.n	800a092 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a07c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a07e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a082:	f023 0301 	bic.w	r3, r3, #1
 800a086:	b2da      	uxtb	r2, r3
 800a088:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a08a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a08e:	e000      	b.n	800a092 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800a090:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a092:	4b08      	ldr	r3, [pc, #32]	; (800a0b4 <prvProcessReceivedCommands+0x1c0>)
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	1d39      	adds	r1, r7, #4
 800a098:	2200      	movs	r2, #0
 800a09a:	4618      	mov	r0, r3
 800a09c:	f7fe f826 	bl	80080ec <xQueueReceive>
 800a0a0:	4603      	mov	r3, r0
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	f47f af2a 	bne.w	8009efc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a0a8:	bf00      	nop
 800a0aa:	bf00      	nop
 800a0ac:	3730      	adds	r7, #48	; 0x30
 800a0ae:	46bd      	mov	sp, r7
 800a0b0:	bd80      	pop	{r7, pc}
 800a0b2:	bf00      	nop
 800a0b4:	20001110 	.word	0x20001110

0800a0b8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a0b8:	b580      	push	{r7, lr}
 800a0ba:	b088      	sub	sp, #32
 800a0bc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a0be:	e048      	b.n	800a152 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a0c0:	4b2d      	ldr	r3, [pc, #180]	; (800a178 <prvSwitchTimerLists+0xc0>)
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	68db      	ldr	r3, [r3, #12]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a0ca:	4b2b      	ldr	r3, [pc, #172]	; (800a178 <prvSwitchTimerLists+0xc0>)
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	68db      	ldr	r3, [r3, #12]
 800a0d0:	68db      	ldr	r3, [r3, #12]
 800a0d2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	3304      	adds	r3, #4
 800a0d8:	4618      	mov	r0, r3
 800a0da:	f7fd fc0f 	bl	80078fc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	6a1b      	ldr	r3, [r3, #32]
 800a0e2:	68f8      	ldr	r0, [r7, #12]
 800a0e4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a0ec:	f003 0304 	and.w	r3, r3, #4
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d02e      	beq.n	800a152 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	699b      	ldr	r3, [r3, #24]
 800a0f8:	693a      	ldr	r2, [r7, #16]
 800a0fa:	4413      	add	r3, r2
 800a0fc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a0fe:	68ba      	ldr	r2, [r7, #8]
 800a100:	693b      	ldr	r3, [r7, #16]
 800a102:	429a      	cmp	r2, r3
 800a104:	d90e      	bls.n	800a124 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	68ba      	ldr	r2, [r7, #8]
 800a10a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	68fa      	ldr	r2, [r7, #12]
 800a110:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a112:	4b19      	ldr	r3, [pc, #100]	; (800a178 <prvSwitchTimerLists+0xc0>)
 800a114:	681a      	ldr	r2, [r3, #0]
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	3304      	adds	r3, #4
 800a11a:	4619      	mov	r1, r3
 800a11c:	4610      	mov	r0, r2
 800a11e:	f7fd fbb4 	bl	800788a <vListInsert>
 800a122:	e016      	b.n	800a152 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a124:	2300      	movs	r3, #0
 800a126:	9300      	str	r3, [sp, #0]
 800a128:	2300      	movs	r3, #0
 800a12a:	693a      	ldr	r2, [r7, #16]
 800a12c:	2100      	movs	r1, #0
 800a12e:	68f8      	ldr	r0, [r7, #12]
 800a130:	f7ff fd60 	bl	8009bf4 <xTimerGenericCommand>
 800a134:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d10a      	bne.n	800a152 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800a13c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a140:	f383 8811 	msr	BASEPRI, r3
 800a144:	f3bf 8f6f 	isb	sy
 800a148:	f3bf 8f4f 	dsb	sy
 800a14c:	603b      	str	r3, [r7, #0]
}
 800a14e:	bf00      	nop
 800a150:	e7fe      	b.n	800a150 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a152:	4b09      	ldr	r3, [pc, #36]	; (800a178 <prvSwitchTimerLists+0xc0>)
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d1b1      	bne.n	800a0c0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a15c:	4b06      	ldr	r3, [pc, #24]	; (800a178 <prvSwitchTimerLists+0xc0>)
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a162:	4b06      	ldr	r3, [pc, #24]	; (800a17c <prvSwitchTimerLists+0xc4>)
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	4a04      	ldr	r2, [pc, #16]	; (800a178 <prvSwitchTimerLists+0xc0>)
 800a168:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a16a:	4a04      	ldr	r2, [pc, #16]	; (800a17c <prvSwitchTimerLists+0xc4>)
 800a16c:	697b      	ldr	r3, [r7, #20]
 800a16e:	6013      	str	r3, [r2, #0]
}
 800a170:	bf00      	nop
 800a172:	3718      	adds	r7, #24
 800a174:	46bd      	mov	sp, r7
 800a176:	bd80      	pop	{r7, pc}
 800a178:	20001108 	.word	0x20001108
 800a17c:	2000110c 	.word	0x2000110c

0800a180 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a180:	b580      	push	{r7, lr}
 800a182:	b082      	sub	sp, #8
 800a184:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a186:	f000 f9b5 	bl	800a4f4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a18a:	4b15      	ldr	r3, [pc, #84]	; (800a1e0 <prvCheckForValidListAndQueue+0x60>)
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d120      	bne.n	800a1d4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a192:	4814      	ldr	r0, [pc, #80]	; (800a1e4 <prvCheckForValidListAndQueue+0x64>)
 800a194:	f7fd fb28 	bl	80077e8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a198:	4813      	ldr	r0, [pc, #76]	; (800a1e8 <prvCheckForValidListAndQueue+0x68>)
 800a19a:	f7fd fb25 	bl	80077e8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a19e:	4b13      	ldr	r3, [pc, #76]	; (800a1ec <prvCheckForValidListAndQueue+0x6c>)
 800a1a0:	4a10      	ldr	r2, [pc, #64]	; (800a1e4 <prvCheckForValidListAndQueue+0x64>)
 800a1a2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a1a4:	4b12      	ldr	r3, [pc, #72]	; (800a1f0 <prvCheckForValidListAndQueue+0x70>)
 800a1a6:	4a10      	ldr	r2, [pc, #64]	; (800a1e8 <prvCheckForValidListAndQueue+0x68>)
 800a1a8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a1aa:	2300      	movs	r3, #0
 800a1ac:	9300      	str	r3, [sp, #0]
 800a1ae:	4b11      	ldr	r3, [pc, #68]	; (800a1f4 <prvCheckForValidListAndQueue+0x74>)
 800a1b0:	4a11      	ldr	r2, [pc, #68]	; (800a1f8 <prvCheckForValidListAndQueue+0x78>)
 800a1b2:	2110      	movs	r1, #16
 800a1b4:	200a      	movs	r0, #10
 800a1b6:	f7fd fc33 	bl	8007a20 <xQueueGenericCreateStatic>
 800a1ba:	4603      	mov	r3, r0
 800a1bc:	4a08      	ldr	r2, [pc, #32]	; (800a1e0 <prvCheckForValidListAndQueue+0x60>)
 800a1be:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a1c0:	4b07      	ldr	r3, [pc, #28]	; (800a1e0 <prvCheckForValidListAndQueue+0x60>)
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d005      	beq.n	800a1d4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a1c8:	4b05      	ldr	r3, [pc, #20]	; (800a1e0 <prvCheckForValidListAndQueue+0x60>)
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	490b      	ldr	r1, [pc, #44]	; (800a1fc <prvCheckForValidListAndQueue+0x7c>)
 800a1ce:	4618      	mov	r0, r3
 800a1d0:	f7fe fb80 	bl	80088d4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a1d4:	f000 f9be 	bl	800a554 <vPortExitCritical>
}
 800a1d8:	bf00      	nop
 800a1da:	46bd      	mov	sp, r7
 800a1dc:	bd80      	pop	{r7, pc}
 800a1de:	bf00      	nop
 800a1e0:	20001110 	.word	0x20001110
 800a1e4:	200010e0 	.word	0x200010e0
 800a1e8:	200010f4 	.word	0x200010f4
 800a1ec:	20001108 	.word	0x20001108
 800a1f0:	2000110c 	.word	0x2000110c
 800a1f4:	200011bc 	.word	0x200011bc
 800a1f8:	2000111c 	.word	0x2000111c
 800a1fc:	0800d6e4 	.word	0x0800d6e4

0800a200 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
 800a200:	b580      	push	{r7, lr}
 800a202:	b086      	sub	sp, #24
 800a204:	af00      	add	r7, sp, #0
 800a206:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Timer_t *pxTimer = xTimer;
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	613b      	str	r3, [r7, #16]

	configASSERT( xTimer );
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d10a      	bne.n	800a228 <xTimerIsTimerActive+0x28>
	__asm volatile
 800a212:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a216:	f383 8811 	msr	BASEPRI, r3
 800a21a:	f3bf 8f6f 	isb	sy
 800a21e:	f3bf 8f4f 	dsb	sy
 800a222:	60fb      	str	r3, [r7, #12]
}
 800a224:	bf00      	nop
 800a226:	e7fe      	b.n	800a226 <xTimerIsTimerActive+0x26>

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
 800a228:	f000 f964 	bl	800a4f4 <vPortEnterCritical>
	{
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_ACTIVE ) == 0 )
 800a22c:	693b      	ldr	r3, [r7, #16]
 800a22e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a232:	f003 0301 	and.w	r3, r3, #1
 800a236:	2b00      	cmp	r3, #0
 800a238:	d102      	bne.n	800a240 <xTimerIsTimerActive+0x40>
		{
			xReturn = pdFALSE;
 800a23a:	2300      	movs	r3, #0
 800a23c:	617b      	str	r3, [r7, #20]
 800a23e:	e001      	b.n	800a244 <xTimerIsTimerActive+0x44>
		}
		else
		{
			xReturn = pdTRUE;
 800a240:	2301      	movs	r3, #1
 800a242:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800a244:	f000 f986 	bl	800a554 <vPortExitCritical>

	return xReturn;
 800a248:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 Can't be pointer to const due to the typedef. */
 800a24a:	4618      	mov	r0, r3
 800a24c:	3718      	adds	r7, #24
 800a24e:	46bd      	mov	sp, r7
 800a250:	bd80      	pop	{r7, pc}

0800a252 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800a252:	b580      	push	{r7, lr}
 800a254:	b086      	sub	sp, #24
 800a256:	af00      	add	r7, sp, #0
 800a258:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	2b00      	cmp	r3, #0
 800a262:	d10a      	bne.n	800a27a <pvTimerGetTimerID+0x28>
	__asm volatile
 800a264:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a268:	f383 8811 	msr	BASEPRI, r3
 800a26c:	f3bf 8f6f 	isb	sy
 800a270:	f3bf 8f4f 	dsb	sy
 800a274:	60fb      	str	r3, [r7, #12]
}
 800a276:	bf00      	nop
 800a278:	e7fe      	b.n	800a278 <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 800a27a:	f000 f93b 	bl	800a4f4 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800a27e:	697b      	ldr	r3, [r7, #20]
 800a280:	69db      	ldr	r3, [r3, #28]
 800a282:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800a284:	f000 f966 	bl	800a554 <vPortExitCritical>

	return pvReturn;
 800a288:	693b      	ldr	r3, [r7, #16]
}
 800a28a:	4618      	mov	r0, r3
 800a28c:	3718      	adds	r7, #24
 800a28e:	46bd      	mov	sp, r7
 800a290:	bd80      	pop	{r7, pc}
	...

0800a294 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a294:	b480      	push	{r7}
 800a296:	b085      	sub	sp, #20
 800a298:	af00      	add	r7, sp, #0
 800a29a:	60f8      	str	r0, [r7, #12]
 800a29c:	60b9      	str	r1, [r7, #8]
 800a29e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	3b04      	subs	r3, #4
 800a2a4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a2ac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	3b04      	subs	r3, #4
 800a2b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a2b4:	68bb      	ldr	r3, [r7, #8]
 800a2b6:	f023 0201 	bic.w	r2, r3, #1
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	3b04      	subs	r3, #4
 800a2c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a2c4:	4a0c      	ldr	r2, [pc, #48]	; (800a2f8 <pxPortInitialiseStack+0x64>)
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	3b14      	subs	r3, #20
 800a2ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a2d0:	687a      	ldr	r2, [r7, #4]
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	3b04      	subs	r3, #4
 800a2da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	f06f 0202 	mvn.w	r2, #2
 800a2e2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	3b20      	subs	r3, #32
 800a2e8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a2ea:	68fb      	ldr	r3, [r7, #12]
}
 800a2ec:	4618      	mov	r0, r3
 800a2ee:	3714      	adds	r7, #20
 800a2f0:	46bd      	mov	sp, r7
 800a2f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f6:	4770      	bx	lr
 800a2f8:	0800a2fd 	.word	0x0800a2fd

0800a2fc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a2fc:	b480      	push	{r7}
 800a2fe:	b085      	sub	sp, #20
 800a300:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a302:	2300      	movs	r3, #0
 800a304:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a306:	4b12      	ldr	r3, [pc, #72]	; (800a350 <prvTaskExitError+0x54>)
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a30e:	d00a      	beq.n	800a326 <prvTaskExitError+0x2a>
	__asm volatile
 800a310:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a314:	f383 8811 	msr	BASEPRI, r3
 800a318:	f3bf 8f6f 	isb	sy
 800a31c:	f3bf 8f4f 	dsb	sy
 800a320:	60fb      	str	r3, [r7, #12]
}
 800a322:	bf00      	nop
 800a324:	e7fe      	b.n	800a324 <prvTaskExitError+0x28>
	__asm volatile
 800a326:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a32a:	f383 8811 	msr	BASEPRI, r3
 800a32e:	f3bf 8f6f 	isb	sy
 800a332:	f3bf 8f4f 	dsb	sy
 800a336:	60bb      	str	r3, [r7, #8]
}
 800a338:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a33a:	bf00      	nop
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d0fc      	beq.n	800a33c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a342:	bf00      	nop
 800a344:	bf00      	nop
 800a346:	3714      	adds	r7, #20
 800a348:	46bd      	mov	sp, r7
 800a34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34e:	4770      	bx	lr
 800a350:	20000010 	.word	0x20000010
	...

0800a360 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a360:	4b07      	ldr	r3, [pc, #28]	; (800a380 <pxCurrentTCBConst2>)
 800a362:	6819      	ldr	r1, [r3, #0]
 800a364:	6808      	ldr	r0, [r1, #0]
 800a366:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a36a:	f380 8809 	msr	PSP, r0
 800a36e:	f3bf 8f6f 	isb	sy
 800a372:	f04f 0000 	mov.w	r0, #0
 800a376:	f380 8811 	msr	BASEPRI, r0
 800a37a:	4770      	bx	lr
 800a37c:	f3af 8000 	nop.w

0800a380 <pxCurrentTCBConst2>:
 800a380:	20000be0 	.word	0x20000be0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a384:	bf00      	nop
 800a386:	bf00      	nop

0800a388 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a388:	4808      	ldr	r0, [pc, #32]	; (800a3ac <prvPortStartFirstTask+0x24>)
 800a38a:	6800      	ldr	r0, [r0, #0]
 800a38c:	6800      	ldr	r0, [r0, #0]
 800a38e:	f380 8808 	msr	MSP, r0
 800a392:	f04f 0000 	mov.w	r0, #0
 800a396:	f380 8814 	msr	CONTROL, r0
 800a39a:	b662      	cpsie	i
 800a39c:	b661      	cpsie	f
 800a39e:	f3bf 8f4f 	dsb	sy
 800a3a2:	f3bf 8f6f 	isb	sy
 800a3a6:	df00      	svc	0
 800a3a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a3aa:	bf00      	nop
 800a3ac:	e000ed08 	.word	0xe000ed08

0800a3b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a3b0:	b580      	push	{r7, lr}
 800a3b2:	b086      	sub	sp, #24
 800a3b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a3b6:	4b46      	ldr	r3, [pc, #280]	; (800a4d0 <xPortStartScheduler+0x120>)
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	4a46      	ldr	r2, [pc, #280]	; (800a4d4 <xPortStartScheduler+0x124>)
 800a3bc:	4293      	cmp	r3, r2
 800a3be:	d10a      	bne.n	800a3d6 <xPortStartScheduler+0x26>
	__asm volatile
 800a3c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3c4:	f383 8811 	msr	BASEPRI, r3
 800a3c8:	f3bf 8f6f 	isb	sy
 800a3cc:	f3bf 8f4f 	dsb	sy
 800a3d0:	613b      	str	r3, [r7, #16]
}
 800a3d2:	bf00      	nop
 800a3d4:	e7fe      	b.n	800a3d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a3d6:	4b3e      	ldr	r3, [pc, #248]	; (800a4d0 <xPortStartScheduler+0x120>)
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	4a3f      	ldr	r2, [pc, #252]	; (800a4d8 <xPortStartScheduler+0x128>)
 800a3dc:	4293      	cmp	r3, r2
 800a3de:	d10a      	bne.n	800a3f6 <xPortStartScheduler+0x46>
	__asm volatile
 800a3e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3e4:	f383 8811 	msr	BASEPRI, r3
 800a3e8:	f3bf 8f6f 	isb	sy
 800a3ec:	f3bf 8f4f 	dsb	sy
 800a3f0:	60fb      	str	r3, [r7, #12]
}
 800a3f2:	bf00      	nop
 800a3f4:	e7fe      	b.n	800a3f4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a3f6:	4b39      	ldr	r3, [pc, #228]	; (800a4dc <xPortStartScheduler+0x12c>)
 800a3f8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a3fa:	697b      	ldr	r3, [r7, #20]
 800a3fc:	781b      	ldrb	r3, [r3, #0]
 800a3fe:	b2db      	uxtb	r3, r3
 800a400:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a402:	697b      	ldr	r3, [r7, #20]
 800a404:	22ff      	movs	r2, #255	; 0xff
 800a406:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a408:	697b      	ldr	r3, [r7, #20]
 800a40a:	781b      	ldrb	r3, [r3, #0]
 800a40c:	b2db      	uxtb	r3, r3
 800a40e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a410:	78fb      	ldrb	r3, [r7, #3]
 800a412:	b2db      	uxtb	r3, r3
 800a414:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a418:	b2da      	uxtb	r2, r3
 800a41a:	4b31      	ldr	r3, [pc, #196]	; (800a4e0 <xPortStartScheduler+0x130>)
 800a41c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a41e:	4b31      	ldr	r3, [pc, #196]	; (800a4e4 <xPortStartScheduler+0x134>)
 800a420:	2207      	movs	r2, #7
 800a422:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a424:	e009      	b.n	800a43a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800a426:	4b2f      	ldr	r3, [pc, #188]	; (800a4e4 <xPortStartScheduler+0x134>)
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	3b01      	subs	r3, #1
 800a42c:	4a2d      	ldr	r2, [pc, #180]	; (800a4e4 <xPortStartScheduler+0x134>)
 800a42e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a430:	78fb      	ldrb	r3, [r7, #3]
 800a432:	b2db      	uxtb	r3, r3
 800a434:	005b      	lsls	r3, r3, #1
 800a436:	b2db      	uxtb	r3, r3
 800a438:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a43a:	78fb      	ldrb	r3, [r7, #3]
 800a43c:	b2db      	uxtb	r3, r3
 800a43e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a442:	2b80      	cmp	r3, #128	; 0x80
 800a444:	d0ef      	beq.n	800a426 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a446:	4b27      	ldr	r3, [pc, #156]	; (800a4e4 <xPortStartScheduler+0x134>)
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	f1c3 0307 	rsb	r3, r3, #7
 800a44e:	2b04      	cmp	r3, #4
 800a450:	d00a      	beq.n	800a468 <xPortStartScheduler+0xb8>
	__asm volatile
 800a452:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a456:	f383 8811 	msr	BASEPRI, r3
 800a45a:	f3bf 8f6f 	isb	sy
 800a45e:	f3bf 8f4f 	dsb	sy
 800a462:	60bb      	str	r3, [r7, #8]
}
 800a464:	bf00      	nop
 800a466:	e7fe      	b.n	800a466 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a468:	4b1e      	ldr	r3, [pc, #120]	; (800a4e4 <xPortStartScheduler+0x134>)
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	021b      	lsls	r3, r3, #8
 800a46e:	4a1d      	ldr	r2, [pc, #116]	; (800a4e4 <xPortStartScheduler+0x134>)
 800a470:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a472:	4b1c      	ldr	r3, [pc, #112]	; (800a4e4 <xPortStartScheduler+0x134>)
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a47a:	4a1a      	ldr	r2, [pc, #104]	; (800a4e4 <xPortStartScheduler+0x134>)
 800a47c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	b2da      	uxtb	r2, r3
 800a482:	697b      	ldr	r3, [r7, #20]
 800a484:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a486:	4b18      	ldr	r3, [pc, #96]	; (800a4e8 <xPortStartScheduler+0x138>)
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	4a17      	ldr	r2, [pc, #92]	; (800a4e8 <xPortStartScheduler+0x138>)
 800a48c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a490:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a492:	4b15      	ldr	r3, [pc, #84]	; (800a4e8 <xPortStartScheduler+0x138>)
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	4a14      	ldr	r2, [pc, #80]	; (800a4e8 <xPortStartScheduler+0x138>)
 800a498:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a49c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a49e:	f000 f8dd 	bl	800a65c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a4a2:	4b12      	ldr	r3, [pc, #72]	; (800a4ec <xPortStartScheduler+0x13c>)
 800a4a4:	2200      	movs	r2, #0
 800a4a6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a4a8:	f000 f8fc 	bl	800a6a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a4ac:	4b10      	ldr	r3, [pc, #64]	; (800a4f0 <xPortStartScheduler+0x140>)
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	4a0f      	ldr	r2, [pc, #60]	; (800a4f0 <xPortStartScheduler+0x140>)
 800a4b2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a4b6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a4b8:	f7ff ff66 	bl	800a388 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a4bc:	f7fe fe64 	bl	8009188 <vTaskSwitchContext>
	prvTaskExitError();
 800a4c0:	f7ff ff1c 	bl	800a2fc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a4c4:	2300      	movs	r3, #0
}
 800a4c6:	4618      	mov	r0, r3
 800a4c8:	3718      	adds	r7, #24
 800a4ca:	46bd      	mov	sp, r7
 800a4cc:	bd80      	pop	{r7, pc}
 800a4ce:	bf00      	nop
 800a4d0:	e000ed00 	.word	0xe000ed00
 800a4d4:	410fc271 	.word	0x410fc271
 800a4d8:	410fc270 	.word	0x410fc270
 800a4dc:	e000e400 	.word	0xe000e400
 800a4e0:	2000120c 	.word	0x2000120c
 800a4e4:	20001210 	.word	0x20001210
 800a4e8:	e000ed20 	.word	0xe000ed20
 800a4ec:	20000010 	.word	0x20000010
 800a4f0:	e000ef34 	.word	0xe000ef34

0800a4f4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a4f4:	b480      	push	{r7}
 800a4f6:	b083      	sub	sp, #12
 800a4f8:	af00      	add	r7, sp, #0
	__asm volatile
 800a4fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4fe:	f383 8811 	msr	BASEPRI, r3
 800a502:	f3bf 8f6f 	isb	sy
 800a506:	f3bf 8f4f 	dsb	sy
 800a50a:	607b      	str	r3, [r7, #4]
}
 800a50c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a50e:	4b0f      	ldr	r3, [pc, #60]	; (800a54c <vPortEnterCritical+0x58>)
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	3301      	adds	r3, #1
 800a514:	4a0d      	ldr	r2, [pc, #52]	; (800a54c <vPortEnterCritical+0x58>)
 800a516:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a518:	4b0c      	ldr	r3, [pc, #48]	; (800a54c <vPortEnterCritical+0x58>)
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	2b01      	cmp	r3, #1
 800a51e:	d10f      	bne.n	800a540 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a520:	4b0b      	ldr	r3, [pc, #44]	; (800a550 <vPortEnterCritical+0x5c>)
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	b2db      	uxtb	r3, r3
 800a526:	2b00      	cmp	r3, #0
 800a528:	d00a      	beq.n	800a540 <vPortEnterCritical+0x4c>
	__asm volatile
 800a52a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a52e:	f383 8811 	msr	BASEPRI, r3
 800a532:	f3bf 8f6f 	isb	sy
 800a536:	f3bf 8f4f 	dsb	sy
 800a53a:	603b      	str	r3, [r7, #0]
}
 800a53c:	bf00      	nop
 800a53e:	e7fe      	b.n	800a53e <vPortEnterCritical+0x4a>
	}
}
 800a540:	bf00      	nop
 800a542:	370c      	adds	r7, #12
 800a544:	46bd      	mov	sp, r7
 800a546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a54a:	4770      	bx	lr
 800a54c:	20000010 	.word	0x20000010
 800a550:	e000ed04 	.word	0xe000ed04

0800a554 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a554:	b480      	push	{r7}
 800a556:	b083      	sub	sp, #12
 800a558:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a55a:	4b12      	ldr	r3, [pc, #72]	; (800a5a4 <vPortExitCritical+0x50>)
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d10a      	bne.n	800a578 <vPortExitCritical+0x24>
	__asm volatile
 800a562:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a566:	f383 8811 	msr	BASEPRI, r3
 800a56a:	f3bf 8f6f 	isb	sy
 800a56e:	f3bf 8f4f 	dsb	sy
 800a572:	607b      	str	r3, [r7, #4]
}
 800a574:	bf00      	nop
 800a576:	e7fe      	b.n	800a576 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a578:	4b0a      	ldr	r3, [pc, #40]	; (800a5a4 <vPortExitCritical+0x50>)
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	3b01      	subs	r3, #1
 800a57e:	4a09      	ldr	r2, [pc, #36]	; (800a5a4 <vPortExitCritical+0x50>)
 800a580:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a582:	4b08      	ldr	r3, [pc, #32]	; (800a5a4 <vPortExitCritical+0x50>)
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	2b00      	cmp	r3, #0
 800a588:	d105      	bne.n	800a596 <vPortExitCritical+0x42>
 800a58a:	2300      	movs	r3, #0
 800a58c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a58e:	683b      	ldr	r3, [r7, #0]
 800a590:	f383 8811 	msr	BASEPRI, r3
}
 800a594:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a596:	bf00      	nop
 800a598:	370c      	adds	r7, #12
 800a59a:	46bd      	mov	sp, r7
 800a59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a0:	4770      	bx	lr
 800a5a2:	bf00      	nop
 800a5a4:	20000010 	.word	0x20000010
	...

0800a5b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a5b0:	f3ef 8009 	mrs	r0, PSP
 800a5b4:	f3bf 8f6f 	isb	sy
 800a5b8:	4b15      	ldr	r3, [pc, #84]	; (800a610 <pxCurrentTCBConst>)
 800a5ba:	681a      	ldr	r2, [r3, #0]
 800a5bc:	f01e 0f10 	tst.w	lr, #16
 800a5c0:	bf08      	it	eq
 800a5c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a5c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5ca:	6010      	str	r0, [r2, #0]
 800a5cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a5d0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a5d4:	f380 8811 	msr	BASEPRI, r0
 800a5d8:	f3bf 8f4f 	dsb	sy
 800a5dc:	f3bf 8f6f 	isb	sy
 800a5e0:	f7fe fdd2 	bl	8009188 <vTaskSwitchContext>
 800a5e4:	f04f 0000 	mov.w	r0, #0
 800a5e8:	f380 8811 	msr	BASEPRI, r0
 800a5ec:	bc09      	pop	{r0, r3}
 800a5ee:	6819      	ldr	r1, [r3, #0]
 800a5f0:	6808      	ldr	r0, [r1, #0]
 800a5f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5f6:	f01e 0f10 	tst.w	lr, #16
 800a5fa:	bf08      	it	eq
 800a5fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a600:	f380 8809 	msr	PSP, r0
 800a604:	f3bf 8f6f 	isb	sy
 800a608:	4770      	bx	lr
 800a60a:	bf00      	nop
 800a60c:	f3af 8000 	nop.w

0800a610 <pxCurrentTCBConst>:
 800a610:	20000be0 	.word	0x20000be0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a614:	bf00      	nop
 800a616:	bf00      	nop

0800a618 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a618:	b580      	push	{r7, lr}
 800a61a:	b082      	sub	sp, #8
 800a61c:	af00      	add	r7, sp, #0
	__asm volatile
 800a61e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a622:	f383 8811 	msr	BASEPRI, r3
 800a626:	f3bf 8f6f 	isb	sy
 800a62a:	f3bf 8f4f 	dsb	sy
 800a62e:	607b      	str	r3, [r7, #4]
}
 800a630:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a632:	f7fe fcef 	bl	8009014 <xTaskIncrementTick>
 800a636:	4603      	mov	r3, r0
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d003      	beq.n	800a644 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a63c:	4b06      	ldr	r3, [pc, #24]	; (800a658 <xPortSysTickHandler+0x40>)
 800a63e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a642:	601a      	str	r2, [r3, #0]
 800a644:	2300      	movs	r3, #0
 800a646:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a648:	683b      	ldr	r3, [r7, #0]
 800a64a:	f383 8811 	msr	BASEPRI, r3
}
 800a64e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a650:	bf00      	nop
 800a652:	3708      	adds	r7, #8
 800a654:	46bd      	mov	sp, r7
 800a656:	bd80      	pop	{r7, pc}
 800a658:	e000ed04 	.word	0xe000ed04

0800a65c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a65c:	b480      	push	{r7}
 800a65e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a660:	4b0b      	ldr	r3, [pc, #44]	; (800a690 <vPortSetupTimerInterrupt+0x34>)
 800a662:	2200      	movs	r2, #0
 800a664:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a666:	4b0b      	ldr	r3, [pc, #44]	; (800a694 <vPortSetupTimerInterrupt+0x38>)
 800a668:	2200      	movs	r2, #0
 800a66a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a66c:	4b0a      	ldr	r3, [pc, #40]	; (800a698 <vPortSetupTimerInterrupt+0x3c>)
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	4a0a      	ldr	r2, [pc, #40]	; (800a69c <vPortSetupTimerInterrupt+0x40>)
 800a672:	fba2 2303 	umull	r2, r3, r2, r3
 800a676:	099b      	lsrs	r3, r3, #6
 800a678:	4a09      	ldr	r2, [pc, #36]	; (800a6a0 <vPortSetupTimerInterrupt+0x44>)
 800a67a:	3b01      	subs	r3, #1
 800a67c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a67e:	4b04      	ldr	r3, [pc, #16]	; (800a690 <vPortSetupTimerInterrupt+0x34>)
 800a680:	2207      	movs	r2, #7
 800a682:	601a      	str	r2, [r3, #0]
}
 800a684:	bf00      	nop
 800a686:	46bd      	mov	sp, r7
 800a688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a68c:	4770      	bx	lr
 800a68e:	bf00      	nop
 800a690:	e000e010 	.word	0xe000e010
 800a694:	e000e018 	.word	0xe000e018
 800a698:	20000004 	.word	0x20000004
 800a69c:	10624dd3 	.word	0x10624dd3
 800a6a0:	e000e014 	.word	0xe000e014

0800a6a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a6a4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a6b4 <vPortEnableVFP+0x10>
 800a6a8:	6801      	ldr	r1, [r0, #0]
 800a6aa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a6ae:	6001      	str	r1, [r0, #0]
 800a6b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a6b2:	bf00      	nop
 800a6b4:	e000ed88 	.word	0xe000ed88

0800a6b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a6b8:	b480      	push	{r7}
 800a6ba:	b085      	sub	sp, #20
 800a6bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a6be:	f3ef 8305 	mrs	r3, IPSR
 800a6c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	2b0f      	cmp	r3, #15
 800a6c8:	d914      	bls.n	800a6f4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a6ca:	4a17      	ldr	r2, [pc, #92]	; (800a728 <vPortValidateInterruptPriority+0x70>)
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	4413      	add	r3, r2
 800a6d0:	781b      	ldrb	r3, [r3, #0]
 800a6d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a6d4:	4b15      	ldr	r3, [pc, #84]	; (800a72c <vPortValidateInterruptPriority+0x74>)
 800a6d6:	781b      	ldrb	r3, [r3, #0]
 800a6d8:	7afa      	ldrb	r2, [r7, #11]
 800a6da:	429a      	cmp	r2, r3
 800a6dc:	d20a      	bcs.n	800a6f4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800a6de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6e2:	f383 8811 	msr	BASEPRI, r3
 800a6e6:	f3bf 8f6f 	isb	sy
 800a6ea:	f3bf 8f4f 	dsb	sy
 800a6ee:	607b      	str	r3, [r7, #4]
}
 800a6f0:	bf00      	nop
 800a6f2:	e7fe      	b.n	800a6f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a6f4:	4b0e      	ldr	r3, [pc, #56]	; (800a730 <vPortValidateInterruptPriority+0x78>)
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a6fc:	4b0d      	ldr	r3, [pc, #52]	; (800a734 <vPortValidateInterruptPriority+0x7c>)
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	429a      	cmp	r2, r3
 800a702:	d90a      	bls.n	800a71a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800a704:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a708:	f383 8811 	msr	BASEPRI, r3
 800a70c:	f3bf 8f6f 	isb	sy
 800a710:	f3bf 8f4f 	dsb	sy
 800a714:	603b      	str	r3, [r7, #0]
}
 800a716:	bf00      	nop
 800a718:	e7fe      	b.n	800a718 <vPortValidateInterruptPriority+0x60>
	}
 800a71a:	bf00      	nop
 800a71c:	3714      	adds	r7, #20
 800a71e:	46bd      	mov	sp, r7
 800a720:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a724:	4770      	bx	lr
 800a726:	bf00      	nop
 800a728:	e000e3f0 	.word	0xe000e3f0
 800a72c:	2000120c 	.word	0x2000120c
 800a730:	e000ed0c 	.word	0xe000ed0c
 800a734:	20001210 	.word	0x20001210

0800a738 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a738:	b580      	push	{r7, lr}
 800a73a:	b08a      	sub	sp, #40	; 0x28
 800a73c:	af00      	add	r7, sp, #0
 800a73e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a740:	2300      	movs	r3, #0
 800a742:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a744:	f7fe fbaa 	bl	8008e9c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a748:	4b5b      	ldr	r3, [pc, #364]	; (800a8b8 <pvPortMalloc+0x180>)
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d101      	bne.n	800a754 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a750:	f000 f920 	bl	800a994 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a754:	4b59      	ldr	r3, [pc, #356]	; (800a8bc <pvPortMalloc+0x184>)
 800a756:	681a      	ldr	r2, [r3, #0]
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	4013      	ands	r3, r2
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	f040 8093 	bne.w	800a888 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	2b00      	cmp	r3, #0
 800a766:	d01d      	beq.n	800a7a4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800a768:	2208      	movs	r2, #8
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	4413      	add	r3, r2
 800a76e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	f003 0307 	and.w	r3, r3, #7
 800a776:	2b00      	cmp	r3, #0
 800a778:	d014      	beq.n	800a7a4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	f023 0307 	bic.w	r3, r3, #7
 800a780:	3308      	adds	r3, #8
 800a782:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	f003 0307 	and.w	r3, r3, #7
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d00a      	beq.n	800a7a4 <pvPortMalloc+0x6c>
	__asm volatile
 800a78e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a792:	f383 8811 	msr	BASEPRI, r3
 800a796:	f3bf 8f6f 	isb	sy
 800a79a:	f3bf 8f4f 	dsb	sy
 800a79e:	617b      	str	r3, [r7, #20]
}
 800a7a0:	bf00      	nop
 800a7a2:	e7fe      	b.n	800a7a2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d06e      	beq.n	800a888 <pvPortMalloc+0x150>
 800a7aa:	4b45      	ldr	r3, [pc, #276]	; (800a8c0 <pvPortMalloc+0x188>)
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	687a      	ldr	r2, [r7, #4]
 800a7b0:	429a      	cmp	r2, r3
 800a7b2:	d869      	bhi.n	800a888 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a7b4:	4b43      	ldr	r3, [pc, #268]	; (800a8c4 <pvPortMalloc+0x18c>)
 800a7b6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a7b8:	4b42      	ldr	r3, [pc, #264]	; (800a8c4 <pvPortMalloc+0x18c>)
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a7be:	e004      	b.n	800a7ca <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800a7c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7c2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a7c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a7ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7cc:	685b      	ldr	r3, [r3, #4]
 800a7ce:	687a      	ldr	r2, [r7, #4]
 800a7d0:	429a      	cmp	r2, r3
 800a7d2:	d903      	bls.n	800a7dc <pvPortMalloc+0xa4>
 800a7d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d1f1      	bne.n	800a7c0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a7dc:	4b36      	ldr	r3, [pc, #216]	; (800a8b8 <pvPortMalloc+0x180>)
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a7e2:	429a      	cmp	r2, r3
 800a7e4:	d050      	beq.n	800a888 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a7e6:	6a3b      	ldr	r3, [r7, #32]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	2208      	movs	r2, #8
 800a7ec:	4413      	add	r3, r2
 800a7ee:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a7f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7f2:	681a      	ldr	r2, [r3, #0]
 800a7f4:	6a3b      	ldr	r3, [r7, #32]
 800a7f6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a7f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7fa:	685a      	ldr	r2, [r3, #4]
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	1ad2      	subs	r2, r2, r3
 800a800:	2308      	movs	r3, #8
 800a802:	005b      	lsls	r3, r3, #1
 800a804:	429a      	cmp	r2, r3
 800a806:	d91f      	bls.n	800a848 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a808:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	4413      	add	r3, r2
 800a80e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a810:	69bb      	ldr	r3, [r7, #24]
 800a812:	f003 0307 	and.w	r3, r3, #7
 800a816:	2b00      	cmp	r3, #0
 800a818:	d00a      	beq.n	800a830 <pvPortMalloc+0xf8>
	__asm volatile
 800a81a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a81e:	f383 8811 	msr	BASEPRI, r3
 800a822:	f3bf 8f6f 	isb	sy
 800a826:	f3bf 8f4f 	dsb	sy
 800a82a:	613b      	str	r3, [r7, #16]
}
 800a82c:	bf00      	nop
 800a82e:	e7fe      	b.n	800a82e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a832:	685a      	ldr	r2, [r3, #4]
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	1ad2      	subs	r2, r2, r3
 800a838:	69bb      	ldr	r3, [r7, #24]
 800a83a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a83c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a83e:	687a      	ldr	r2, [r7, #4]
 800a840:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a842:	69b8      	ldr	r0, [r7, #24]
 800a844:	f000 f908 	bl	800aa58 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a848:	4b1d      	ldr	r3, [pc, #116]	; (800a8c0 <pvPortMalloc+0x188>)
 800a84a:	681a      	ldr	r2, [r3, #0]
 800a84c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a84e:	685b      	ldr	r3, [r3, #4]
 800a850:	1ad3      	subs	r3, r2, r3
 800a852:	4a1b      	ldr	r2, [pc, #108]	; (800a8c0 <pvPortMalloc+0x188>)
 800a854:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a856:	4b1a      	ldr	r3, [pc, #104]	; (800a8c0 <pvPortMalloc+0x188>)
 800a858:	681a      	ldr	r2, [r3, #0]
 800a85a:	4b1b      	ldr	r3, [pc, #108]	; (800a8c8 <pvPortMalloc+0x190>)
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	429a      	cmp	r2, r3
 800a860:	d203      	bcs.n	800a86a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a862:	4b17      	ldr	r3, [pc, #92]	; (800a8c0 <pvPortMalloc+0x188>)
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	4a18      	ldr	r2, [pc, #96]	; (800a8c8 <pvPortMalloc+0x190>)
 800a868:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a86a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a86c:	685a      	ldr	r2, [r3, #4]
 800a86e:	4b13      	ldr	r3, [pc, #76]	; (800a8bc <pvPortMalloc+0x184>)
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	431a      	orrs	r2, r3
 800a874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a876:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a87a:	2200      	movs	r2, #0
 800a87c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a87e:	4b13      	ldr	r3, [pc, #76]	; (800a8cc <pvPortMalloc+0x194>)
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	3301      	adds	r3, #1
 800a884:	4a11      	ldr	r2, [pc, #68]	; (800a8cc <pvPortMalloc+0x194>)
 800a886:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a888:	f7fe fb16 	bl	8008eb8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a88c:	69fb      	ldr	r3, [r7, #28]
 800a88e:	f003 0307 	and.w	r3, r3, #7
 800a892:	2b00      	cmp	r3, #0
 800a894:	d00a      	beq.n	800a8ac <pvPortMalloc+0x174>
	__asm volatile
 800a896:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a89a:	f383 8811 	msr	BASEPRI, r3
 800a89e:	f3bf 8f6f 	isb	sy
 800a8a2:	f3bf 8f4f 	dsb	sy
 800a8a6:	60fb      	str	r3, [r7, #12]
}
 800a8a8:	bf00      	nop
 800a8aa:	e7fe      	b.n	800a8aa <pvPortMalloc+0x172>
	return pvReturn;
 800a8ac:	69fb      	ldr	r3, [r7, #28]
}
 800a8ae:	4618      	mov	r0, r3
 800a8b0:	3728      	adds	r7, #40	; 0x28
 800a8b2:	46bd      	mov	sp, r7
 800a8b4:	bd80      	pop	{r7, pc}
 800a8b6:	bf00      	nop
 800a8b8:	2000603c 	.word	0x2000603c
 800a8bc:	20006050 	.word	0x20006050
 800a8c0:	20006040 	.word	0x20006040
 800a8c4:	20006034 	.word	0x20006034
 800a8c8:	20006044 	.word	0x20006044
 800a8cc:	20006048 	.word	0x20006048

0800a8d0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a8d0:	b580      	push	{r7, lr}
 800a8d2:	b086      	sub	sp, #24
 800a8d4:	af00      	add	r7, sp, #0
 800a8d6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d04d      	beq.n	800a97e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a8e2:	2308      	movs	r3, #8
 800a8e4:	425b      	negs	r3, r3
 800a8e6:	697a      	ldr	r2, [r7, #20]
 800a8e8:	4413      	add	r3, r2
 800a8ea:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a8ec:	697b      	ldr	r3, [r7, #20]
 800a8ee:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a8f0:	693b      	ldr	r3, [r7, #16]
 800a8f2:	685a      	ldr	r2, [r3, #4]
 800a8f4:	4b24      	ldr	r3, [pc, #144]	; (800a988 <vPortFree+0xb8>)
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	4013      	ands	r3, r2
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d10a      	bne.n	800a914 <vPortFree+0x44>
	__asm volatile
 800a8fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a902:	f383 8811 	msr	BASEPRI, r3
 800a906:	f3bf 8f6f 	isb	sy
 800a90a:	f3bf 8f4f 	dsb	sy
 800a90e:	60fb      	str	r3, [r7, #12]
}
 800a910:	bf00      	nop
 800a912:	e7fe      	b.n	800a912 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a914:	693b      	ldr	r3, [r7, #16]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d00a      	beq.n	800a932 <vPortFree+0x62>
	__asm volatile
 800a91c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a920:	f383 8811 	msr	BASEPRI, r3
 800a924:	f3bf 8f6f 	isb	sy
 800a928:	f3bf 8f4f 	dsb	sy
 800a92c:	60bb      	str	r3, [r7, #8]
}
 800a92e:	bf00      	nop
 800a930:	e7fe      	b.n	800a930 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a932:	693b      	ldr	r3, [r7, #16]
 800a934:	685a      	ldr	r2, [r3, #4]
 800a936:	4b14      	ldr	r3, [pc, #80]	; (800a988 <vPortFree+0xb8>)
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	4013      	ands	r3, r2
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d01e      	beq.n	800a97e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a940:	693b      	ldr	r3, [r7, #16]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	2b00      	cmp	r3, #0
 800a946:	d11a      	bne.n	800a97e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a948:	693b      	ldr	r3, [r7, #16]
 800a94a:	685a      	ldr	r2, [r3, #4]
 800a94c:	4b0e      	ldr	r3, [pc, #56]	; (800a988 <vPortFree+0xb8>)
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	43db      	mvns	r3, r3
 800a952:	401a      	ands	r2, r3
 800a954:	693b      	ldr	r3, [r7, #16]
 800a956:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a958:	f7fe faa0 	bl	8008e9c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a95c:	693b      	ldr	r3, [r7, #16]
 800a95e:	685a      	ldr	r2, [r3, #4]
 800a960:	4b0a      	ldr	r3, [pc, #40]	; (800a98c <vPortFree+0xbc>)
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	4413      	add	r3, r2
 800a966:	4a09      	ldr	r2, [pc, #36]	; (800a98c <vPortFree+0xbc>)
 800a968:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a96a:	6938      	ldr	r0, [r7, #16]
 800a96c:	f000 f874 	bl	800aa58 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a970:	4b07      	ldr	r3, [pc, #28]	; (800a990 <vPortFree+0xc0>)
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	3301      	adds	r3, #1
 800a976:	4a06      	ldr	r2, [pc, #24]	; (800a990 <vPortFree+0xc0>)
 800a978:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a97a:	f7fe fa9d 	bl	8008eb8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a97e:	bf00      	nop
 800a980:	3718      	adds	r7, #24
 800a982:	46bd      	mov	sp, r7
 800a984:	bd80      	pop	{r7, pc}
 800a986:	bf00      	nop
 800a988:	20006050 	.word	0x20006050
 800a98c:	20006040 	.word	0x20006040
 800a990:	2000604c 	.word	0x2000604c

0800a994 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a994:	b480      	push	{r7}
 800a996:	b085      	sub	sp, #20
 800a998:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a99a:	f644 6320 	movw	r3, #20000	; 0x4e20
 800a99e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a9a0:	4b27      	ldr	r3, [pc, #156]	; (800aa40 <prvHeapInit+0xac>)
 800a9a2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	f003 0307 	and.w	r3, r3, #7
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d00c      	beq.n	800a9c8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	3307      	adds	r3, #7
 800a9b2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	f023 0307 	bic.w	r3, r3, #7
 800a9ba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a9bc:	68ba      	ldr	r2, [r7, #8]
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	1ad3      	subs	r3, r2, r3
 800a9c2:	4a1f      	ldr	r2, [pc, #124]	; (800aa40 <prvHeapInit+0xac>)
 800a9c4:	4413      	add	r3, r2
 800a9c6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a9cc:	4a1d      	ldr	r2, [pc, #116]	; (800aa44 <prvHeapInit+0xb0>)
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a9d2:	4b1c      	ldr	r3, [pc, #112]	; (800aa44 <prvHeapInit+0xb0>)
 800a9d4:	2200      	movs	r2, #0
 800a9d6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	68ba      	ldr	r2, [r7, #8]
 800a9dc:	4413      	add	r3, r2
 800a9de:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a9e0:	2208      	movs	r2, #8
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	1a9b      	subs	r3, r3, r2
 800a9e6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	f023 0307 	bic.w	r3, r3, #7
 800a9ee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	4a15      	ldr	r2, [pc, #84]	; (800aa48 <prvHeapInit+0xb4>)
 800a9f4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a9f6:	4b14      	ldr	r3, [pc, #80]	; (800aa48 <prvHeapInit+0xb4>)
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a9fe:	4b12      	ldr	r3, [pc, #72]	; (800aa48 <prvHeapInit+0xb4>)
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	2200      	movs	r2, #0
 800aa04:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800aa0a:	683b      	ldr	r3, [r7, #0]
 800aa0c:	68fa      	ldr	r2, [r7, #12]
 800aa0e:	1ad2      	subs	r2, r2, r3
 800aa10:	683b      	ldr	r3, [r7, #0]
 800aa12:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800aa14:	4b0c      	ldr	r3, [pc, #48]	; (800aa48 <prvHeapInit+0xb4>)
 800aa16:	681a      	ldr	r2, [r3, #0]
 800aa18:	683b      	ldr	r3, [r7, #0]
 800aa1a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aa1c:	683b      	ldr	r3, [r7, #0]
 800aa1e:	685b      	ldr	r3, [r3, #4]
 800aa20:	4a0a      	ldr	r2, [pc, #40]	; (800aa4c <prvHeapInit+0xb8>)
 800aa22:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aa24:	683b      	ldr	r3, [r7, #0]
 800aa26:	685b      	ldr	r3, [r3, #4]
 800aa28:	4a09      	ldr	r2, [pc, #36]	; (800aa50 <prvHeapInit+0xbc>)
 800aa2a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800aa2c:	4b09      	ldr	r3, [pc, #36]	; (800aa54 <prvHeapInit+0xc0>)
 800aa2e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800aa32:	601a      	str	r2, [r3, #0]
}
 800aa34:	bf00      	nop
 800aa36:	3714      	adds	r7, #20
 800aa38:	46bd      	mov	sp, r7
 800aa3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3e:	4770      	bx	lr
 800aa40:	20001214 	.word	0x20001214
 800aa44:	20006034 	.word	0x20006034
 800aa48:	2000603c 	.word	0x2000603c
 800aa4c:	20006044 	.word	0x20006044
 800aa50:	20006040 	.word	0x20006040
 800aa54:	20006050 	.word	0x20006050

0800aa58 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800aa58:	b480      	push	{r7}
 800aa5a:	b085      	sub	sp, #20
 800aa5c:	af00      	add	r7, sp, #0
 800aa5e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800aa60:	4b28      	ldr	r3, [pc, #160]	; (800ab04 <prvInsertBlockIntoFreeList+0xac>)
 800aa62:	60fb      	str	r3, [r7, #12]
 800aa64:	e002      	b.n	800aa6c <prvInsertBlockIntoFreeList+0x14>
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	60fb      	str	r3, [r7, #12]
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	687a      	ldr	r2, [r7, #4]
 800aa72:	429a      	cmp	r2, r3
 800aa74:	d8f7      	bhi.n	800aa66 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	685b      	ldr	r3, [r3, #4]
 800aa7e:	68ba      	ldr	r2, [r7, #8]
 800aa80:	4413      	add	r3, r2
 800aa82:	687a      	ldr	r2, [r7, #4]
 800aa84:	429a      	cmp	r2, r3
 800aa86:	d108      	bne.n	800aa9a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	685a      	ldr	r2, [r3, #4]
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	685b      	ldr	r3, [r3, #4]
 800aa90:	441a      	add	r2, r3
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	685b      	ldr	r3, [r3, #4]
 800aaa2:	68ba      	ldr	r2, [r7, #8]
 800aaa4:	441a      	add	r2, r3
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	429a      	cmp	r2, r3
 800aaac:	d118      	bne.n	800aae0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	681a      	ldr	r2, [r3, #0]
 800aab2:	4b15      	ldr	r3, [pc, #84]	; (800ab08 <prvInsertBlockIntoFreeList+0xb0>)
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	429a      	cmp	r2, r3
 800aab8:	d00d      	beq.n	800aad6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	685a      	ldr	r2, [r3, #4]
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	685b      	ldr	r3, [r3, #4]
 800aac4:	441a      	add	r2, r3
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	681a      	ldr	r2, [r3, #0]
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	601a      	str	r2, [r3, #0]
 800aad4:	e008      	b.n	800aae8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800aad6:	4b0c      	ldr	r3, [pc, #48]	; (800ab08 <prvInsertBlockIntoFreeList+0xb0>)
 800aad8:	681a      	ldr	r2, [r3, #0]
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	601a      	str	r2, [r3, #0]
 800aade:	e003      	b.n	800aae8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	681a      	ldr	r2, [r3, #0]
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800aae8:	68fa      	ldr	r2, [r7, #12]
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	429a      	cmp	r2, r3
 800aaee:	d002      	beq.n	800aaf6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	687a      	ldr	r2, [r7, #4]
 800aaf4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aaf6:	bf00      	nop
 800aaf8:	3714      	adds	r7, #20
 800aafa:	46bd      	mov	sp, r7
 800aafc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab00:	4770      	bx	lr
 800ab02:	bf00      	nop
 800ab04:	20006034 	.word	0x20006034
 800ab08:	2000603c 	.word	0x2000603c

0800ab0c <__cvt>:
 800ab0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ab10:	ec55 4b10 	vmov	r4, r5, d0
 800ab14:	2d00      	cmp	r5, #0
 800ab16:	460e      	mov	r6, r1
 800ab18:	4619      	mov	r1, r3
 800ab1a:	462b      	mov	r3, r5
 800ab1c:	bfbb      	ittet	lt
 800ab1e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ab22:	461d      	movlt	r5, r3
 800ab24:	2300      	movge	r3, #0
 800ab26:	232d      	movlt	r3, #45	; 0x2d
 800ab28:	700b      	strb	r3, [r1, #0]
 800ab2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ab2c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800ab30:	4691      	mov	r9, r2
 800ab32:	f023 0820 	bic.w	r8, r3, #32
 800ab36:	bfbc      	itt	lt
 800ab38:	4622      	movlt	r2, r4
 800ab3a:	4614      	movlt	r4, r2
 800ab3c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ab40:	d005      	beq.n	800ab4e <__cvt+0x42>
 800ab42:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800ab46:	d100      	bne.n	800ab4a <__cvt+0x3e>
 800ab48:	3601      	adds	r6, #1
 800ab4a:	2102      	movs	r1, #2
 800ab4c:	e000      	b.n	800ab50 <__cvt+0x44>
 800ab4e:	2103      	movs	r1, #3
 800ab50:	ab03      	add	r3, sp, #12
 800ab52:	9301      	str	r3, [sp, #4]
 800ab54:	ab02      	add	r3, sp, #8
 800ab56:	9300      	str	r3, [sp, #0]
 800ab58:	ec45 4b10 	vmov	d0, r4, r5
 800ab5c:	4653      	mov	r3, sl
 800ab5e:	4632      	mov	r2, r6
 800ab60:	f000 fed2 	bl	800b908 <_dtoa_r>
 800ab64:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800ab68:	4607      	mov	r7, r0
 800ab6a:	d102      	bne.n	800ab72 <__cvt+0x66>
 800ab6c:	f019 0f01 	tst.w	r9, #1
 800ab70:	d022      	beq.n	800abb8 <__cvt+0xac>
 800ab72:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ab76:	eb07 0906 	add.w	r9, r7, r6
 800ab7a:	d110      	bne.n	800ab9e <__cvt+0x92>
 800ab7c:	783b      	ldrb	r3, [r7, #0]
 800ab7e:	2b30      	cmp	r3, #48	; 0x30
 800ab80:	d10a      	bne.n	800ab98 <__cvt+0x8c>
 800ab82:	2200      	movs	r2, #0
 800ab84:	2300      	movs	r3, #0
 800ab86:	4620      	mov	r0, r4
 800ab88:	4629      	mov	r1, r5
 800ab8a:	f7f5 ffad 	bl	8000ae8 <__aeabi_dcmpeq>
 800ab8e:	b918      	cbnz	r0, 800ab98 <__cvt+0x8c>
 800ab90:	f1c6 0601 	rsb	r6, r6, #1
 800ab94:	f8ca 6000 	str.w	r6, [sl]
 800ab98:	f8da 3000 	ldr.w	r3, [sl]
 800ab9c:	4499      	add	r9, r3
 800ab9e:	2200      	movs	r2, #0
 800aba0:	2300      	movs	r3, #0
 800aba2:	4620      	mov	r0, r4
 800aba4:	4629      	mov	r1, r5
 800aba6:	f7f5 ff9f 	bl	8000ae8 <__aeabi_dcmpeq>
 800abaa:	b108      	cbz	r0, 800abb0 <__cvt+0xa4>
 800abac:	f8cd 900c 	str.w	r9, [sp, #12]
 800abb0:	2230      	movs	r2, #48	; 0x30
 800abb2:	9b03      	ldr	r3, [sp, #12]
 800abb4:	454b      	cmp	r3, r9
 800abb6:	d307      	bcc.n	800abc8 <__cvt+0xbc>
 800abb8:	9b03      	ldr	r3, [sp, #12]
 800abba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800abbc:	1bdb      	subs	r3, r3, r7
 800abbe:	4638      	mov	r0, r7
 800abc0:	6013      	str	r3, [r2, #0]
 800abc2:	b004      	add	sp, #16
 800abc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abc8:	1c59      	adds	r1, r3, #1
 800abca:	9103      	str	r1, [sp, #12]
 800abcc:	701a      	strb	r2, [r3, #0]
 800abce:	e7f0      	b.n	800abb2 <__cvt+0xa6>

0800abd0 <__exponent>:
 800abd0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800abd2:	4603      	mov	r3, r0
 800abd4:	2900      	cmp	r1, #0
 800abd6:	bfb8      	it	lt
 800abd8:	4249      	neglt	r1, r1
 800abda:	f803 2b02 	strb.w	r2, [r3], #2
 800abde:	bfb4      	ite	lt
 800abe0:	222d      	movlt	r2, #45	; 0x2d
 800abe2:	222b      	movge	r2, #43	; 0x2b
 800abe4:	2909      	cmp	r1, #9
 800abe6:	7042      	strb	r2, [r0, #1]
 800abe8:	dd2a      	ble.n	800ac40 <__exponent+0x70>
 800abea:	f10d 0207 	add.w	r2, sp, #7
 800abee:	4617      	mov	r7, r2
 800abf0:	260a      	movs	r6, #10
 800abf2:	4694      	mov	ip, r2
 800abf4:	fb91 f5f6 	sdiv	r5, r1, r6
 800abf8:	fb06 1415 	mls	r4, r6, r5, r1
 800abfc:	3430      	adds	r4, #48	; 0x30
 800abfe:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800ac02:	460c      	mov	r4, r1
 800ac04:	2c63      	cmp	r4, #99	; 0x63
 800ac06:	f102 32ff 	add.w	r2, r2, #4294967295
 800ac0a:	4629      	mov	r1, r5
 800ac0c:	dcf1      	bgt.n	800abf2 <__exponent+0x22>
 800ac0e:	3130      	adds	r1, #48	; 0x30
 800ac10:	f1ac 0402 	sub.w	r4, ip, #2
 800ac14:	f802 1c01 	strb.w	r1, [r2, #-1]
 800ac18:	1c41      	adds	r1, r0, #1
 800ac1a:	4622      	mov	r2, r4
 800ac1c:	42ba      	cmp	r2, r7
 800ac1e:	d30a      	bcc.n	800ac36 <__exponent+0x66>
 800ac20:	f10d 0209 	add.w	r2, sp, #9
 800ac24:	eba2 020c 	sub.w	r2, r2, ip
 800ac28:	42bc      	cmp	r4, r7
 800ac2a:	bf88      	it	hi
 800ac2c:	2200      	movhi	r2, #0
 800ac2e:	4413      	add	r3, r2
 800ac30:	1a18      	subs	r0, r3, r0
 800ac32:	b003      	add	sp, #12
 800ac34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac36:	f812 5b01 	ldrb.w	r5, [r2], #1
 800ac3a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800ac3e:	e7ed      	b.n	800ac1c <__exponent+0x4c>
 800ac40:	2330      	movs	r3, #48	; 0x30
 800ac42:	3130      	adds	r1, #48	; 0x30
 800ac44:	7083      	strb	r3, [r0, #2]
 800ac46:	70c1      	strb	r1, [r0, #3]
 800ac48:	1d03      	adds	r3, r0, #4
 800ac4a:	e7f1      	b.n	800ac30 <__exponent+0x60>

0800ac4c <_printf_float>:
 800ac4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac50:	ed2d 8b02 	vpush	{d8}
 800ac54:	b08d      	sub	sp, #52	; 0x34
 800ac56:	460c      	mov	r4, r1
 800ac58:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800ac5c:	4616      	mov	r6, r2
 800ac5e:	461f      	mov	r7, r3
 800ac60:	4605      	mov	r5, r0
 800ac62:	f000 fceb 	bl	800b63c <_localeconv_r>
 800ac66:	f8d0 a000 	ldr.w	sl, [r0]
 800ac6a:	4650      	mov	r0, sl
 800ac6c:	f7f5 fb10 	bl	8000290 <strlen>
 800ac70:	2300      	movs	r3, #0
 800ac72:	930a      	str	r3, [sp, #40]	; 0x28
 800ac74:	6823      	ldr	r3, [r4, #0]
 800ac76:	9305      	str	r3, [sp, #20]
 800ac78:	f8d8 3000 	ldr.w	r3, [r8]
 800ac7c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800ac80:	3307      	adds	r3, #7
 800ac82:	f023 0307 	bic.w	r3, r3, #7
 800ac86:	f103 0208 	add.w	r2, r3, #8
 800ac8a:	f8c8 2000 	str.w	r2, [r8]
 800ac8e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ac92:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ac96:	9307      	str	r3, [sp, #28]
 800ac98:	f8cd 8018 	str.w	r8, [sp, #24]
 800ac9c:	ee08 0a10 	vmov	s16, r0
 800aca0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800aca4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800aca8:	4b9e      	ldr	r3, [pc, #632]	; (800af24 <_printf_float+0x2d8>)
 800acaa:	f04f 32ff 	mov.w	r2, #4294967295
 800acae:	f7f5 ff4d 	bl	8000b4c <__aeabi_dcmpun>
 800acb2:	bb88      	cbnz	r0, 800ad18 <_printf_float+0xcc>
 800acb4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800acb8:	4b9a      	ldr	r3, [pc, #616]	; (800af24 <_printf_float+0x2d8>)
 800acba:	f04f 32ff 	mov.w	r2, #4294967295
 800acbe:	f7f5 ff27 	bl	8000b10 <__aeabi_dcmple>
 800acc2:	bb48      	cbnz	r0, 800ad18 <_printf_float+0xcc>
 800acc4:	2200      	movs	r2, #0
 800acc6:	2300      	movs	r3, #0
 800acc8:	4640      	mov	r0, r8
 800acca:	4649      	mov	r1, r9
 800accc:	f7f5 ff16 	bl	8000afc <__aeabi_dcmplt>
 800acd0:	b110      	cbz	r0, 800acd8 <_printf_float+0x8c>
 800acd2:	232d      	movs	r3, #45	; 0x2d
 800acd4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800acd8:	4a93      	ldr	r2, [pc, #588]	; (800af28 <_printf_float+0x2dc>)
 800acda:	4b94      	ldr	r3, [pc, #592]	; (800af2c <_printf_float+0x2e0>)
 800acdc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800ace0:	bf94      	ite	ls
 800ace2:	4690      	movls	r8, r2
 800ace4:	4698      	movhi	r8, r3
 800ace6:	2303      	movs	r3, #3
 800ace8:	6123      	str	r3, [r4, #16]
 800acea:	9b05      	ldr	r3, [sp, #20]
 800acec:	f023 0304 	bic.w	r3, r3, #4
 800acf0:	6023      	str	r3, [r4, #0]
 800acf2:	f04f 0900 	mov.w	r9, #0
 800acf6:	9700      	str	r7, [sp, #0]
 800acf8:	4633      	mov	r3, r6
 800acfa:	aa0b      	add	r2, sp, #44	; 0x2c
 800acfc:	4621      	mov	r1, r4
 800acfe:	4628      	mov	r0, r5
 800ad00:	f000 f9da 	bl	800b0b8 <_printf_common>
 800ad04:	3001      	adds	r0, #1
 800ad06:	f040 8090 	bne.w	800ae2a <_printf_float+0x1de>
 800ad0a:	f04f 30ff 	mov.w	r0, #4294967295
 800ad0e:	b00d      	add	sp, #52	; 0x34
 800ad10:	ecbd 8b02 	vpop	{d8}
 800ad14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad18:	4642      	mov	r2, r8
 800ad1a:	464b      	mov	r3, r9
 800ad1c:	4640      	mov	r0, r8
 800ad1e:	4649      	mov	r1, r9
 800ad20:	f7f5 ff14 	bl	8000b4c <__aeabi_dcmpun>
 800ad24:	b140      	cbz	r0, 800ad38 <_printf_float+0xec>
 800ad26:	464b      	mov	r3, r9
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	bfbc      	itt	lt
 800ad2c:	232d      	movlt	r3, #45	; 0x2d
 800ad2e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ad32:	4a7f      	ldr	r2, [pc, #508]	; (800af30 <_printf_float+0x2e4>)
 800ad34:	4b7f      	ldr	r3, [pc, #508]	; (800af34 <_printf_float+0x2e8>)
 800ad36:	e7d1      	b.n	800acdc <_printf_float+0x90>
 800ad38:	6863      	ldr	r3, [r4, #4]
 800ad3a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800ad3e:	9206      	str	r2, [sp, #24]
 800ad40:	1c5a      	adds	r2, r3, #1
 800ad42:	d13f      	bne.n	800adc4 <_printf_float+0x178>
 800ad44:	2306      	movs	r3, #6
 800ad46:	6063      	str	r3, [r4, #4]
 800ad48:	9b05      	ldr	r3, [sp, #20]
 800ad4a:	6861      	ldr	r1, [r4, #4]
 800ad4c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800ad50:	2300      	movs	r3, #0
 800ad52:	9303      	str	r3, [sp, #12]
 800ad54:	ab0a      	add	r3, sp, #40	; 0x28
 800ad56:	e9cd b301 	strd	fp, r3, [sp, #4]
 800ad5a:	ab09      	add	r3, sp, #36	; 0x24
 800ad5c:	ec49 8b10 	vmov	d0, r8, r9
 800ad60:	9300      	str	r3, [sp, #0]
 800ad62:	6022      	str	r2, [r4, #0]
 800ad64:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ad68:	4628      	mov	r0, r5
 800ad6a:	f7ff fecf 	bl	800ab0c <__cvt>
 800ad6e:	9b06      	ldr	r3, [sp, #24]
 800ad70:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ad72:	2b47      	cmp	r3, #71	; 0x47
 800ad74:	4680      	mov	r8, r0
 800ad76:	d108      	bne.n	800ad8a <_printf_float+0x13e>
 800ad78:	1cc8      	adds	r0, r1, #3
 800ad7a:	db02      	blt.n	800ad82 <_printf_float+0x136>
 800ad7c:	6863      	ldr	r3, [r4, #4]
 800ad7e:	4299      	cmp	r1, r3
 800ad80:	dd41      	ble.n	800ae06 <_printf_float+0x1ba>
 800ad82:	f1ab 0302 	sub.w	r3, fp, #2
 800ad86:	fa5f fb83 	uxtb.w	fp, r3
 800ad8a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ad8e:	d820      	bhi.n	800add2 <_printf_float+0x186>
 800ad90:	3901      	subs	r1, #1
 800ad92:	465a      	mov	r2, fp
 800ad94:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ad98:	9109      	str	r1, [sp, #36]	; 0x24
 800ad9a:	f7ff ff19 	bl	800abd0 <__exponent>
 800ad9e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ada0:	1813      	adds	r3, r2, r0
 800ada2:	2a01      	cmp	r2, #1
 800ada4:	4681      	mov	r9, r0
 800ada6:	6123      	str	r3, [r4, #16]
 800ada8:	dc02      	bgt.n	800adb0 <_printf_float+0x164>
 800adaa:	6822      	ldr	r2, [r4, #0]
 800adac:	07d2      	lsls	r2, r2, #31
 800adae:	d501      	bpl.n	800adb4 <_printf_float+0x168>
 800adb0:	3301      	adds	r3, #1
 800adb2:	6123      	str	r3, [r4, #16]
 800adb4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d09c      	beq.n	800acf6 <_printf_float+0xaa>
 800adbc:	232d      	movs	r3, #45	; 0x2d
 800adbe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800adc2:	e798      	b.n	800acf6 <_printf_float+0xaa>
 800adc4:	9a06      	ldr	r2, [sp, #24]
 800adc6:	2a47      	cmp	r2, #71	; 0x47
 800adc8:	d1be      	bne.n	800ad48 <_printf_float+0xfc>
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d1bc      	bne.n	800ad48 <_printf_float+0xfc>
 800adce:	2301      	movs	r3, #1
 800add0:	e7b9      	b.n	800ad46 <_printf_float+0xfa>
 800add2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800add6:	d118      	bne.n	800ae0a <_printf_float+0x1be>
 800add8:	2900      	cmp	r1, #0
 800adda:	6863      	ldr	r3, [r4, #4]
 800addc:	dd0b      	ble.n	800adf6 <_printf_float+0x1aa>
 800adde:	6121      	str	r1, [r4, #16]
 800ade0:	b913      	cbnz	r3, 800ade8 <_printf_float+0x19c>
 800ade2:	6822      	ldr	r2, [r4, #0]
 800ade4:	07d0      	lsls	r0, r2, #31
 800ade6:	d502      	bpl.n	800adee <_printf_float+0x1a2>
 800ade8:	3301      	adds	r3, #1
 800adea:	440b      	add	r3, r1
 800adec:	6123      	str	r3, [r4, #16]
 800adee:	65a1      	str	r1, [r4, #88]	; 0x58
 800adf0:	f04f 0900 	mov.w	r9, #0
 800adf4:	e7de      	b.n	800adb4 <_printf_float+0x168>
 800adf6:	b913      	cbnz	r3, 800adfe <_printf_float+0x1b2>
 800adf8:	6822      	ldr	r2, [r4, #0]
 800adfa:	07d2      	lsls	r2, r2, #31
 800adfc:	d501      	bpl.n	800ae02 <_printf_float+0x1b6>
 800adfe:	3302      	adds	r3, #2
 800ae00:	e7f4      	b.n	800adec <_printf_float+0x1a0>
 800ae02:	2301      	movs	r3, #1
 800ae04:	e7f2      	b.n	800adec <_printf_float+0x1a0>
 800ae06:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800ae0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae0c:	4299      	cmp	r1, r3
 800ae0e:	db05      	blt.n	800ae1c <_printf_float+0x1d0>
 800ae10:	6823      	ldr	r3, [r4, #0]
 800ae12:	6121      	str	r1, [r4, #16]
 800ae14:	07d8      	lsls	r0, r3, #31
 800ae16:	d5ea      	bpl.n	800adee <_printf_float+0x1a2>
 800ae18:	1c4b      	adds	r3, r1, #1
 800ae1a:	e7e7      	b.n	800adec <_printf_float+0x1a0>
 800ae1c:	2900      	cmp	r1, #0
 800ae1e:	bfd4      	ite	le
 800ae20:	f1c1 0202 	rsble	r2, r1, #2
 800ae24:	2201      	movgt	r2, #1
 800ae26:	4413      	add	r3, r2
 800ae28:	e7e0      	b.n	800adec <_printf_float+0x1a0>
 800ae2a:	6823      	ldr	r3, [r4, #0]
 800ae2c:	055a      	lsls	r2, r3, #21
 800ae2e:	d407      	bmi.n	800ae40 <_printf_float+0x1f4>
 800ae30:	6923      	ldr	r3, [r4, #16]
 800ae32:	4642      	mov	r2, r8
 800ae34:	4631      	mov	r1, r6
 800ae36:	4628      	mov	r0, r5
 800ae38:	47b8      	blx	r7
 800ae3a:	3001      	adds	r0, #1
 800ae3c:	d12c      	bne.n	800ae98 <_printf_float+0x24c>
 800ae3e:	e764      	b.n	800ad0a <_printf_float+0xbe>
 800ae40:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ae44:	f240 80e0 	bls.w	800b008 <_printf_float+0x3bc>
 800ae48:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ae4c:	2200      	movs	r2, #0
 800ae4e:	2300      	movs	r3, #0
 800ae50:	f7f5 fe4a 	bl	8000ae8 <__aeabi_dcmpeq>
 800ae54:	2800      	cmp	r0, #0
 800ae56:	d034      	beq.n	800aec2 <_printf_float+0x276>
 800ae58:	4a37      	ldr	r2, [pc, #220]	; (800af38 <_printf_float+0x2ec>)
 800ae5a:	2301      	movs	r3, #1
 800ae5c:	4631      	mov	r1, r6
 800ae5e:	4628      	mov	r0, r5
 800ae60:	47b8      	blx	r7
 800ae62:	3001      	adds	r0, #1
 800ae64:	f43f af51 	beq.w	800ad0a <_printf_float+0xbe>
 800ae68:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ae6c:	429a      	cmp	r2, r3
 800ae6e:	db02      	blt.n	800ae76 <_printf_float+0x22a>
 800ae70:	6823      	ldr	r3, [r4, #0]
 800ae72:	07d8      	lsls	r0, r3, #31
 800ae74:	d510      	bpl.n	800ae98 <_printf_float+0x24c>
 800ae76:	ee18 3a10 	vmov	r3, s16
 800ae7a:	4652      	mov	r2, sl
 800ae7c:	4631      	mov	r1, r6
 800ae7e:	4628      	mov	r0, r5
 800ae80:	47b8      	blx	r7
 800ae82:	3001      	adds	r0, #1
 800ae84:	f43f af41 	beq.w	800ad0a <_printf_float+0xbe>
 800ae88:	f04f 0800 	mov.w	r8, #0
 800ae8c:	f104 091a 	add.w	r9, r4, #26
 800ae90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae92:	3b01      	subs	r3, #1
 800ae94:	4543      	cmp	r3, r8
 800ae96:	dc09      	bgt.n	800aeac <_printf_float+0x260>
 800ae98:	6823      	ldr	r3, [r4, #0]
 800ae9a:	079b      	lsls	r3, r3, #30
 800ae9c:	f100 8107 	bmi.w	800b0ae <_printf_float+0x462>
 800aea0:	68e0      	ldr	r0, [r4, #12]
 800aea2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aea4:	4298      	cmp	r0, r3
 800aea6:	bfb8      	it	lt
 800aea8:	4618      	movlt	r0, r3
 800aeaa:	e730      	b.n	800ad0e <_printf_float+0xc2>
 800aeac:	2301      	movs	r3, #1
 800aeae:	464a      	mov	r2, r9
 800aeb0:	4631      	mov	r1, r6
 800aeb2:	4628      	mov	r0, r5
 800aeb4:	47b8      	blx	r7
 800aeb6:	3001      	adds	r0, #1
 800aeb8:	f43f af27 	beq.w	800ad0a <_printf_float+0xbe>
 800aebc:	f108 0801 	add.w	r8, r8, #1
 800aec0:	e7e6      	b.n	800ae90 <_printf_float+0x244>
 800aec2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	dc39      	bgt.n	800af3c <_printf_float+0x2f0>
 800aec8:	4a1b      	ldr	r2, [pc, #108]	; (800af38 <_printf_float+0x2ec>)
 800aeca:	2301      	movs	r3, #1
 800aecc:	4631      	mov	r1, r6
 800aece:	4628      	mov	r0, r5
 800aed0:	47b8      	blx	r7
 800aed2:	3001      	adds	r0, #1
 800aed4:	f43f af19 	beq.w	800ad0a <_printf_float+0xbe>
 800aed8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800aedc:	4313      	orrs	r3, r2
 800aede:	d102      	bne.n	800aee6 <_printf_float+0x29a>
 800aee0:	6823      	ldr	r3, [r4, #0]
 800aee2:	07d9      	lsls	r1, r3, #31
 800aee4:	d5d8      	bpl.n	800ae98 <_printf_float+0x24c>
 800aee6:	ee18 3a10 	vmov	r3, s16
 800aeea:	4652      	mov	r2, sl
 800aeec:	4631      	mov	r1, r6
 800aeee:	4628      	mov	r0, r5
 800aef0:	47b8      	blx	r7
 800aef2:	3001      	adds	r0, #1
 800aef4:	f43f af09 	beq.w	800ad0a <_printf_float+0xbe>
 800aef8:	f04f 0900 	mov.w	r9, #0
 800aefc:	f104 0a1a 	add.w	sl, r4, #26
 800af00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af02:	425b      	negs	r3, r3
 800af04:	454b      	cmp	r3, r9
 800af06:	dc01      	bgt.n	800af0c <_printf_float+0x2c0>
 800af08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af0a:	e792      	b.n	800ae32 <_printf_float+0x1e6>
 800af0c:	2301      	movs	r3, #1
 800af0e:	4652      	mov	r2, sl
 800af10:	4631      	mov	r1, r6
 800af12:	4628      	mov	r0, r5
 800af14:	47b8      	blx	r7
 800af16:	3001      	adds	r0, #1
 800af18:	f43f aef7 	beq.w	800ad0a <_printf_float+0xbe>
 800af1c:	f109 0901 	add.w	r9, r9, #1
 800af20:	e7ee      	b.n	800af00 <_printf_float+0x2b4>
 800af22:	bf00      	nop
 800af24:	7fefffff 	.word	0x7fefffff
 800af28:	0800d894 	.word	0x0800d894
 800af2c:	0800d898 	.word	0x0800d898
 800af30:	0800d89c 	.word	0x0800d89c
 800af34:	0800d8a0 	.word	0x0800d8a0
 800af38:	0800d8a4 	.word	0x0800d8a4
 800af3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800af3e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800af40:	429a      	cmp	r2, r3
 800af42:	bfa8      	it	ge
 800af44:	461a      	movge	r2, r3
 800af46:	2a00      	cmp	r2, #0
 800af48:	4691      	mov	r9, r2
 800af4a:	dc37      	bgt.n	800afbc <_printf_float+0x370>
 800af4c:	f04f 0b00 	mov.w	fp, #0
 800af50:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800af54:	f104 021a 	add.w	r2, r4, #26
 800af58:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800af5a:	9305      	str	r3, [sp, #20]
 800af5c:	eba3 0309 	sub.w	r3, r3, r9
 800af60:	455b      	cmp	r3, fp
 800af62:	dc33      	bgt.n	800afcc <_printf_float+0x380>
 800af64:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800af68:	429a      	cmp	r2, r3
 800af6a:	db3b      	blt.n	800afe4 <_printf_float+0x398>
 800af6c:	6823      	ldr	r3, [r4, #0]
 800af6e:	07da      	lsls	r2, r3, #31
 800af70:	d438      	bmi.n	800afe4 <_printf_float+0x398>
 800af72:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800af76:	eba2 0903 	sub.w	r9, r2, r3
 800af7a:	9b05      	ldr	r3, [sp, #20]
 800af7c:	1ad2      	subs	r2, r2, r3
 800af7e:	4591      	cmp	r9, r2
 800af80:	bfa8      	it	ge
 800af82:	4691      	movge	r9, r2
 800af84:	f1b9 0f00 	cmp.w	r9, #0
 800af88:	dc35      	bgt.n	800aff6 <_printf_float+0x3aa>
 800af8a:	f04f 0800 	mov.w	r8, #0
 800af8e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800af92:	f104 0a1a 	add.w	sl, r4, #26
 800af96:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800af9a:	1a9b      	subs	r3, r3, r2
 800af9c:	eba3 0309 	sub.w	r3, r3, r9
 800afa0:	4543      	cmp	r3, r8
 800afa2:	f77f af79 	ble.w	800ae98 <_printf_float+0x24c>
 800afa6:	2301      	movs	r3, #1
 800afa8:	4652      	mov	r2, sl
 800afaa:	4631      	mov	r1, r6
 800afac:	4628      	mov	r0, r5
 800afae:	47b8      	blx	r7
 800afb0:	3001      	adds	r0, #1
 800afb2:	f43f aeaa 	beq.w	800ad0a <_printf_float+0xbe>
 800afb6:	f108 0801 	add.w	r8, r8, #1
 800afba:	e7ec      	b.n	800af96 <_printf_float+0x34a>
 800afbc:	4613      	mov	r3, r2
 800afbe:	4631      	mov	r1, r6
 800afc0:	4642      	mov	r2, r8
 800afc2:	4628      	mov	r0, r5
 800afc4:	47b8      	blx	r7
 800afc6:	3001      	adds	r0, #1
 800afc8:	d1c0      	bne.n	800af4c <_printf_float+0x300>
 800afca:	e69e      	b.n	800ad0a <_printf_float+0xbe>
 800afcc:	2301      	movs	r3, #1
 800afce:	4631      	mov	r1, r6
 800afd0:	4628      	mov	r0, r5
 800afd2:	9205      	str	r2, [sp, #20]
 800afd4:	47b8      	blx	r7
 800afd6:	3001      	adds	r0, #1
 800afd8:	f43f ae97 	beq.w	800ad0a <_printf_float+0xbe>
 800afdc:	9a05      	ldr	r2, [sp, #20]
 800afde:	f10b 0b01 	add.w	fp, fp, #1
 800afe2:	e7b9      	b.n	800af58 <_printf_float+0x30c>
 800afe4:	ee18 3a10 	vmov	r3, s16
 800afe8:	4652      	mov	r2, sl
 800afea:	4631      	mov	r1, r6
 800afec:	4628      	mov	r0, r5
 800afee:	47b8      	blx	r7
 800aff0:	3001      	adds	r0, #1
 800aff2:	d1be      	bne.n	800af72 <_printf_float+0x326>
 800aff4:	e689      	b.n	800ad0a <_printf_float+0xbe>
 800aff6:	9a05      	ldr	r2, [sp, #20]
 800aff8:	464b      	mov	r3, r9
 800affa:	4442      	add	r2, r8
 800affc:	4631      	mov	r1, r6
 800affe:	4628      	mov	r0, r5
 800b000:	47b8      	blx	r7
 800b002:	3001      	adds	r0, #1
 800b004:	d1c1      	bne.n	800af8a <_printf_float+0x33e>
 800b006:	e680      	b.n	800ad0a <_printf_float+0xbe>
 800b008:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b00a:	2a01      	cmp	r2, #1
 800b00c:	dc01      	bgt.n	800b012 <_printf_float+0x3c6>
 800b00e:	07db      	lsls	r3, r3, #31
 800b010:	d53a      	bpl.n	800b088 <_printf_float+0x43c>
 800b012:	2301      	movs	r3, #1
 800b014:	4642      	mov	r2, r8
 800b016:	4631      	mov	r1, r6
 800b018:	4628      	mov	r0, r5
 800b01a:	47b8      	blx	r7
 800b01c:	3001      	adds	r0, #1
 800b01e:	f43f ae74 	beq.w	800ad0a <_printf_float+0xbe>
 800b022:	ee18 3a10 	vmov	r3, s16
 800b026:	4652      	mov	r2, sl
 800b028:	4631      	mov	r1, r6
 800b02a:	4628      	mov	r0, r5
 800b02c:	47b8      	blx	r7
 800b02e:	3001      	adds	r0, #1
 800b030:	f43f ae6b 	beq.w	800ad0a <_printf_float+0xbe>
 800b034:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b038:	2200      	movs	r2, #0
 800b03a:	2300      	movs	r3, #0
 800b03c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800b040:	f7f5 fd52 	bl	8000ae8 <__aeabi_dcmpeq>
 800b044:	b9d8      	cbnz	r0, 800b07e <_printf_float+0x432>
 800b046:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b04a:	f108 0201 	add.w	r2, r8, #1
 800b04e:	4631      	mov	r1, r6
 800b050:	4628      	mov	r0, r5
 800b052:	47b8      	blx	r7
 800b054:	3001      	adds	r0, #1
 800b056:	d10e      	bne.n	800b076 <_printf_float+0x42a>
 800b058:	e657      	b.n	800ad0a <_printf_float+0xbe>
 800b05a:	2301      	movs	r3, #1
 800b05c:	4652      	mov	r2, sl
 800b05e:	4631      	mov	r1, r6
 800b060:	4628      	mov	r0, r5
 800b062:	47b8      	blx	r7
 800b064:	3001      	adds	r0, #1
 800b066:	f43f ae50 	beq.w	800ad0a <_printf_float+0xbe>
 800b06a:	f108 0801 	add.w	r8, r8, #1
 800b06e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b070:	3b01      	subs	r3, #1
 800b072:	4543      	cmp	r3, r8
 800b074:	dcf1      	bgt.n	800b05a <_printf_float+0x40e>
 800b076:	464b      	mov	r3, r9
 800b078:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b07c:	e6da      	b.n	800ae34 <_printf_float+0x1e8>
 800b07e:	f04f 0800 	mov.w	r8, #0
 800b082:	f104 0a1a 	add.w	sl, r4, #26
 800b086:	e7f2      	b.n	800b06e <_printf_float+0x422>
 800b088:	2301      	movs	r3, #1
 800b08a:	4642      	mov	r2, r8
 800b08c:	e7df      	b.n	800b04e <_printf_float+0x402>
 800b08e:	2301      	movs	r3, #1
 800b090:	464a      	mov	r2, r9
 800b092:	4631      	mov	r1, r6
 800b094:	4628      	mov	r0, r5
 800b096:	47b8      	blx	r7
 800b098:	3001      	adds	r0, #1
 800b09a:	f43f ae36 	beq.w	800ad0a <_printf_float+0xbe>
 800b09e:	f108 0801 	add.w	r8, r8, #1
 800b0a2:	68e3      	ldr	r3, [r4, #12]
 800b0a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b0a6:	1a5b      	subs	r3, r3, r1
 800b0a8:	4543      	cmp	r3, r8
 800b0aa:	dcf0      	bgt.n	800b08e <_printf_float+0x442>
 800b0ac:	e6f8      	b.n	800aea0 <_printf_float+0x254>
 800b0ae:	f04f 0800 	mov.w	r8, #0
 800b0b2:	f104 0919 	add.w	r9, r4, #25
 800b0b6:	e7f4      	b.n	800b0a2 <_printf_float+0x456>

0800b0b8 <_printf_common>:
 800b0b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b0bc:	4616      	mov	r6, r2
 800b0be:	4699      	mov	r9, r3
 800b0c0:	688a      	ldr	r2, [r1, #8]
 800b0c2:	690b      	ldr	r3, [r1, #16]
 800b0c4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b0c8:	4293      	cmp	r3, r2
 800b0ca:	bfb8      	it	lt
 800b0cc:	4613      	movlt	r3, r2
 800b0ce:	6033      	str	r3, [r6, #0]
 800b0d0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b0d4:	4607      	mov	r7, r0
 800b0d6:	460c      	mov	r4, r1
 800b0d8:	b10a      	cbz	r2, 800b0de <_printf_common+0x26>
 800b0da:	3301      	adds	r3, #1
 800b0dc:	6033      	str	r3, [r6, #0]
 800b0de:	6823      	ldr	r3, [r4, #0]
 800b0e0:	0699      	lsls	r1, r3, #26
 800b0e2:	bf42      	ittt	mi
 800b0e4:	6833      	ldrmi	r3, [r6, #0]
 800b0e6:	3302      	addmi	r3, #2
 800b0e8:	6033      	strmi	r3, [r6, #0]
 800b0ea:	6825      	ldr	r5, [r4, #0]
 800b0ec:	f015 0506 	ands.w	r5, r5, #6
 800b0f0:	d106      	bne.n	800b100 <_printf_common+0x48>
 800b0f2:	f104 0a19 	add.w	sl, r4, #25
 800b0f6:	68e3      	ldr	r3, [r4, #12]
 800b0f8:	6832      	ldr	r2, [r6, #0]
 800b0fa:	1a9b      	subs	r3, r3, r2
 800b0fc:	42ab      	cmp	r3, r5
 800b0fe:	dc26      	bgt.n	800b14e <_printf_common+0x96>
 800b100:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b104:	1e13      	subs	r3, r2, #0
 800b106:	6822      	ldr	r2, [r4, #0]
 800b108:	bf18      	it	ne
 800b10a:	2301      	movne	r3, #1
 800b10c:	0692      	lsls	r2, r2, #26
 800b10e:	d42b      	bmi.n	800b168 <_printf_common+0xb0>
 800b110:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b114:	4649      	mov	r1, r9
 800b116:	4638      	mov	r0, r7
 800b118:	47c0      	blx	r8
 800b11a:	3001      	adds	r0, #1
 800b11c:	d01e      	beq.n	800b15c <_printf_common+0xa4>
 800b11e:	6823      	ldr	r3, [r4, #0]
 800b120:	6922      	ldr	r2, [r4, #16]
 800b122:	f003 0306 	and.w	r3, r3, #6
 800b126:	2b04      	cmp	r3, #4
 800b128:	bf02      	ittt	eq
 800b12a:	68e5      	ldreq	r5, [r4, #12]
 800b12c:	6833      	ldreq	r3, [r6, #0]
 800b12e:	1aed      	subeq	r5, r5, r3
 800b130:	68a3      	ldr	r3, [r4, #8]
 800b132:	bf0c      	ite	eq
 800b134:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b138:	2500      	movne	r5, #0
 800b13a:	4293      	cmp	r3, r2
 800b13c:	bfc4      	itt	gt
 800b13e:	1a9b      	subgt	r3, r3, r2
 800b140:	18ed      	addgt	r5, r5, r3
 800b142:	2600      	movs	r6, #0
 800b144:	341a      	adds	r4, #26
 800b146:	42b5      	cmp	r5, r6
 800b148:	d11a      	bne.n	800b180 <_printf_common+0xc8>
 800b14a:	2000      	movs	r0, #0
 800b14c:	e008      	b.n	800b160 <_printf_common+0xa8>
 800b14e:	2301      	movs	r3, #1
 800b150:	4652      	mov	r2, sl
 800b152:	4649      	mov	r1, r9
 800b154:	4638      	mov	r0, r7
 800b156:	47c0      	blx	r8
 800b158:	3001      	adds	r0, #1
 800b15a:	d103      	bne.n	800b164 <_printf_common+0xac>
 800b15c:	f04f 30ff 	mov.w	r0, #4294967295
 800b160:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b164:	3501      	adds	r5, #1
 800b166:	e7c6      	b.n	800b0f6 <_printf_common+0x3e>
 800b168:	18e1      	adds	r1, r4, r3
 800b16a:	1c5a      	adds	r2, r3, #1
 800b16c:	2030      	movs	r0, #48	; 0x30
 800b16e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b172:	4422      	add	r2, r4
 800b174:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b178:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b17c:	3302      	adds	r3, #2
 800b17e:	e7c7      	b.n	800b110 <_printf_common+0x58>
 800b180:	2301      	movs	r3, #1
 800b182:	4622      	mov	r2, r4
 800b184:	4649      	mov	r1, r9
 800b186:	4638      	mov	r0, r7
 800b188:	47c0      	blx	r8
 800b18a:	3001      	adds	r0, #1
 800b18c:	d0e6      	beq.n	800b15c <_printf_common+0xa4>
 800b18e:	3601      	adds	r6, #1
 800b190:	e7d9      	b.n	800b146 <_printf_common+0x8e>
	...

0800b194 <_printf_i>:
 800b194:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b198:	7e0f      	ldrb	r7, [r1, #24]
 800b19a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b19c:	2f78      	cmp	r7, #120	; 0x78
 800b19e:	4691      	mov	r9, r2
 800b1a0:	4680      	mov	r8, r0
 800b1a2:	460c      	mov	r4, r1
 800b1a4:	469a      	mov	sl, r3
 800b1a6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b1aa:	d807      	bhi.n	800b1bc <_printf_i+0x28>
 800b1ac:	2f62      	cmp	r7, #98	; 0x62
 800b1ae:	d80a      	bhi.n	800b1c6 <_printf_i+0x32>
 800b1b0:	2f00      	cmp	r7, #0
 800b1b2:	f000 80d4 	beq.w	800b35e <_printf_i+0x1ca>
 800b1b6:	2f58      	cmp	r7, #88	; 0x58
 800b1b8:	f000 80c0 	beq.w	800b33c <_printf_i+0x1a8>
 800b1bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b1c0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b1c4:	e03a      	b.n	800b23c <_printf_i+0xa8>
 800b1c6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b1ca:	2b15      	cmp	r3, #21
 800b1cc:	d8f6      	bhi.n	800b1bc <_printf_i+0x28>
 800b1ce:	a101      	add	r1, pc, #4	; (adr r1, 800b1d4 <_printf_i+0x40>)
 800b1d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b1d4:	0800b22d 	.word	0x0800b22d
 800b1d8:	0800b241 	.word	0x0800b241
 800b1dc:	0800b1bd 	.word	0x0800b1bd
 800b1e0:	0800b1bd 	.word	0x0800b1bd
 800b1e4:	0800b1bd 	.word	0x0800b1bd
 800b1e8:	0800b1bd 	.word	0x0800b1bd
 800b1ec:	0800b241 	.word	0x0800b241
 800b1f0:	0800b1bd 	.word	0x0800b1bd
 800b1f4:	0800b1bd 	.word	0x0800b1bd
 800b1f8:	0800b1bd 	.word	0x0800b1bd
 800b1fc:	0800b1bd 	.word	0x0800b1bd
 800b200:	0800b345 	.word	0x0800b345
 800b204:	0800b26d 	.word	0x0800b26d
 800b208:	0800b2ff 	.word	0x0800b2ff
 800b20c:	0800b1bd 	.word	0x0800b1bd
 800b210:	0800b1bd 	.word	0x0800b1bd
 800b214:	0800b367 	.word	0x0800b367
 800b218:	0800b1bd 	.word	0x0800b1bd
 800b21c:	0800b26d 	.word	0x0800b26d
 800b220:	0800b1bd 	.word	0x0800b1bd
 800b224:	0800b1bd 	.word	0x0800b1bd
 800b228:	0800b307 	.word	0x0800b307
 800b22c:	682b      	ldr	r3, [r5, #0]
 800b22e:	1d1a      	adds	r2, r3, #4
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	602a      	str	r2, [r5, #0]
 800b234:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b238:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b23c:	2301      	movs	r3, #1
 800b23e:	e09f      	b.n	800b380 <_printf_i+0x1ec>
 800b240:	6820      	ldr	r0, [r4, #0]
 800b242:	682b      	ldr	r3, [r5, #0]
 800b244:	0607      	lsls	r7, r0, #24
 800b246:	f103 0104 	add.w	r1, r3, #4
 800b24a:	6029      	str	r1, [r5, #0]
 800b24c:	d501      	bpl.n	800b252 <_printf_i+0xbe>
 800b24e:	681e      	ldr	r6, [r3, #0]
 800b250:	e003      	b.n	800b25a <_printf_i+0xc6>
 800b252:	0646      	lsls	r6, r0, #25
 800b254:	d5fb      	bpl.n	800b24e <_printf_i+0xba>
 800b256:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b25a:	2e00      	cmp	r6, #0
 800b25c:	da03      	bge.n	800b266 <_printf_i+0xd2>
 800b25e:	232d      	movs	r3, #45	; 0x2d
 800b260:	4276      	negs	r6, r6
 800b262:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b266:	485a      	ldr	r0, [pc, #360]	; (800b3d0 <_printf_i+0x23c>)
 800b268:	230a      	movs	r3, #10
 800b26a:	e012      	b.n	800b292 <_printf_i+0xfe>
 800b26c:	682b      	ldr	r3, [r5, #0]
 800b26e:	6820      	ldr	r0, [r4, #0]
 800b270:	1d19      	adds	r1, r3, #4
 800b272:	6029      	str	r1, [r5, #0]
 800b274:	0605      	lsls	r5, r0, #24
 800b276:	d501      	bpl.n	800b27c <_printf_i+0xe8>
 800b278:	681e      	ldr	r6, [r3, #0]
 800b27a:	e002      	b.n	800b282 <_printf_i+0xee>
 800b27c:	0641      	lsls	r1, r0, #25
 800b27e:	d5fb      	bpl.n	800b278 <_printf_i+0xe4>
 800b280:	881e      	ldrh	r6, [r3, #0]
 800b282:	4853      	ldr	r0, [pc, #332]	; (800b3d0 <_printf_i+0x23c>)
 800b284:	2f6f      	cmp	r7, #111	; 0x6f
 800b286:	bf0c      	ite	eq
 800b288:	2308      	moveq	r3, #8
 800b28a:	230a      	movne	r3, #10
 800b28c:	2100      	movs	r1, #0
 800b28e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b292:	6865      	ldr	r5, [r4, #4]
 800b294:	60a5      	str	r5, [r4, #8]
 800b296:	2d00      	cmp	r5, #0
 800b298:	bfa2      	ittt	ge
 800b29a:	6821      	ldrge	r1, [r4, #0]
 800b29c:	f021 0104 	bicge.w	r1, r1, #4
 800b2a0:	6021      	strge	r1, [r4, #0]
 800b2a2:	b90e      	cbnz	r6, 800b2a8 <_printf_i+0x114>
 800b2a4:	2d00      	cmp	r5, #0
 800b2a6:	d04b      	beq.n	800b340 <_printf_i+0x1ac>
 800b2a8:	4615      	mov	r5, r2
 800b2aa:	fbb6 f1f3 	udiv	r1, r6, r3
 800b2ae:	fb03 6711 	mls	r7, r3, r1, r6
 800b2b2:	5dc7      	ldrb	r7, [r0, r7]
 800b2b4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b2b8:	4637      	mov	r7, r6
 800b2ba:	42bb      	cmp	r3, r7
 800b2bc:	460e      	mov	r6, r1
 800b2be:	d9f4      	bls.n	800b2aa <_printf_i+0x116>
 800b2c0:	2b08      	cmp	r3, #8
 800b2c2:	d10b      	bne.n	800b2dc <_printf_i+0x148>
 800b2c4:	6823      	ldr	r3, [r4, #0]
 800b2c6:	07de      	lsls	r6, r3, #31
 800b2c8:	d508      	bpl.n	800b2dc <_printf_i+0x148>
 800b2ca:	6923      	ldr	r3, [r4, #16]
 800b2cc:	6861      	ldr	r1, [r4, #4]
 800b2ce:	4299      	cmp	r1, r3
 800b2d0:	bfde      	ittt	le
 800b2d2:	2330      	movle	r3, #48	; 0x30
 800b2d4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b2d8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b2dc:	1b52      	subs	r2, r2, r5
 800b2de:	6122      	str	r2, [r4, #16]
 800b2e0:	f8cd a000 	str.w	sl, [sp]
 800b2e4:	464b      	mov	r3, r9
 800b2e6:	aa03      	add	r2, sp, #12
 800b2e8:	4621      	mov	r1, r4
 800b2ea:	4640      	mov	r0, r8
 800b2ec:	f7ff fee4 	bl	800b0b8 <_printf_common>
 800b2f0:	3001      	adds	r0, #1
 800b2f2:	d14a      	bne.n	800b38a <_printf_i+0x1f6>
 800b2f4:	f04f 30ff 	mov.w	r0, #4294967295
 800b2f8:	b004      	add	sp, #16
 800b2fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2fe:	6823      	ldr	r3, [r4, #0]
 800b300:	f043 0320 	orr.w	r3, r3, #32
 800b304:	6023      	str	r3, [r4, #0]
 800b306:	4833      	ldr	r0, [pc, #204]	; (800b3d4 <_printf_i+0x240>)
 800b308:	2778      	movs	r7, #120	; 0x78
 800b30a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b30e:	6823      	ldr	r3, [r4, #0]
 800b310:	6829      	ldr	r1, [r5, #0]
 800b312:	061f      	lsls	r7, r3, #24
 800b314:	f851 6b04 	ldr.w	r6, [r1], #4
 800b318:	d402      	bmi.n	800b320 <_printf_i+0x18c>
 800b31a:	065f      	lsls	r7, r3, #25
 800b31c:	bf48      	it	mi
 800b31e:	b2b6      	uxthmi	r6, r6
 800b320:	07df      	lsls	r7, r3, #31
 800b322:	bf48      	it	mi
 800b324:	f043 0320 	orrmi.w	r3, r3, #32
 800b328:	6029      	str	r1, [r5, #0]
 800b32a:	bf48      	it	mi
 800b32c:	6023      	strmi	r3, [r4, #0]
 800b32e:	b91e      	cbnz	r6, 800b338 <_printf_i+0x1a4>
 800b330:	6823      	ldr	r3, [r4, #0]
 800b332:	f023 0320 	bic.w	r3, r3, #32
 800b336:	6023      	str	r3, [r4, #0]
 800b338:	2310      	movs	r3, #16
 800b33a:	e7a7      	b.n	800b28c <_printf_i+0xf8>
 800b33c:	4824      	ldr	r0, [pc, #144]	; (800b3d0 <_printf_i+0x23c>)
 800b33e:	e7e4      	b.n	800b30a <_printf_i+0x176>
 800b340:	4615      	mov	r5, r2
 800b342:	e7bd      	b.n	800b2c0 <_printf_i+0x12c>
 800b344:	682b      	ldr	r3, [r5, #0]
 800b346:	6826      	ldr	r6, [r4, #0]
 800b348:	6961      	ldr	r1, [r4, #20]
 800b34a:	1d18      	adds	r0, r3, #4
 800b34c:	6028      	str	r0, [r5, #0]
 800b34e:	0635      	lsls	r5, r6, #24
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	d501      	bpl.n	800b358 <_printf_i+0x1c4>
 800b354:	6019      	str	r1, [r3, #0]
 800b356:	e002      	b.n	800b35e <_printf_i+0x1ca>
 800b358:	0670      	lsls	r0, r6, #25
 800b35a:	d5fb      	bpl.n	800b354 <_printf_i+0x1c0>
 800b35c:	8019      	strh	r1, [r3, #0]
 800b35e:	2300      	movs	r3, #0
 800b360:	6123      	str	r3, [r4, #16]
 800b362:	4615      	mov	r5, r2
 800b364:	e7bc      	b.n	800b2e0 <_printf_i+0x14c>
 800b366:	682b      	ldr	r3, [r5, #0]
 800b368:	1d1a      	adds	r2, r3, #4
 800b36a:	602a      	str	r2, [r5, #0]
 800b36c:	681d      	ldr	r5, [r3, #0]
 800b36e:	6862      	ldr	r2, [r4, #4]
 800b370:	2100      	movs	r1, #0
 800b372:	4628      	mov	r0, r5
 800b374:	f7f4 ff3c 	bl	80001f0 <memchr>
 800b378:	b108      	cbz	r0, 800b37e <_printf_i+0x1ea>
 800b37a:	1b40      	subs	r0, r0, r5
 800b37c:	6060      	str	r0, [r4, #4]
 800b37e:	6863      	ldr	r3, [r4, #4]
 800b380:	6123      	str	r3, [r4, #16]
 800b382:	2300      	movs	r3, #0
 800b384:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b388:	e7aa      	b.n	800b2e0 <_printf_i+0x14c>
 800b38a:	6923      	ldr	r3, [r4, #16]
 800b38c:	462a      	mov	r2, r5
 800b38e:	4649      	mov	r1, r9
 800b390:	4640      	mov	r0, r8
 800b392:	47d0      	blx	sl
 800b394:	3001      	adds	r0, #1
 800b396:	d0ad      	beq.n	800b2f4 <_printf_i+0x160>
 800b398:	6823      	ldr	r3, [r4, #0]
 800b39a:	079b      	lsls	r3, r3, #30
 800b39c:	d413      	bmi.n	800b3c6 <_printf_i+0x232>
 800b39e:	68e0      	ldr	r0, [r4, #12]
 800b3a0:	9b03      	ldr	r3, [sp, #12]
 800b3a2:	4298      	cmp	r0, r3
 800b3a4:	bfb8      	it	lt
 800b3a6:	4618      	movlt	r0, r3
 800b3a8:	e7a6      	b.n	800b2f8 <_printf_i+0x164>
 800b3aa:	2301      	movs	r3, #1
 800b3ac:	4632      	mov	r2, r6
 800b3ae:	4649      	mov	r1, r9
 800b3b0:	4640      	mov	r0, r8
 800b3b2:	47d0      	blx	sl
 800b3b4:	3001      	adds	r0, #1
 800b3b6:	d09d      	beq.n	800b2f4 <_printf_i+0x160>
 800b3b8:	3501      	adds	r5, #1
 800b3ba:	68e3      	ldr	r3, [r4, #12]
 800b3bc:	9903      	ldr	r1, [sp, #12]
 800b3be:	1a5b      	subs	r3, r3, r1
 800b3c0:	42ab      	cmp	r3, r5
 800b3c2:	dcf2      	bgt.n	800b3aa <_printf_i+0x216>
 800b3c4:	e7eb      	b.n	800b39e <_printf_i+0x20a>
 800b3c6:	2500      	movs	r5, #0
 800b3c8:	f104 0619 	add.w	r6, r4, #25
 800b3cc:	e7f5      	b.n	800b3ba <_printf_i+0x226>
 800b3ce:	bf00      	nop
 800b3d0:	0800d8a6 	.word	0x0800d8a6
 800b3d4:	0800d8b7 	.word	0x0800d8b7

0800b3d8 <std>:
 800b3d8:	2300      	movs	r3, #0
 800b3da:	b510      	push	{r4, lr}
 800b3dc:	4604      	mov	r4, r0
 800b3de:	e9c0 3300 	strd	r3, r3, [r0]
 800b3e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b3e6:	6083      	str	r3, [r0, #8]
 800b3e8:	8181      	strh	r1, [r0, #12]
 800b3ea:	6643      	str	r3, [r0, #100]	; 0x64
 800b3ec:	81c2      	strh	r2, [r0, #14]
 800b3ee:	6183      	str	r3, [r0, #24]
 800b3f0:	4619      	mov	r1, r3
 800b3f2:	2208      	movs	r2, #8
 800b3f4:	305c      	adds	r0, #92	; 0x5c
 800b3f6:	f000 f906 	bl	800b606 <memset>
 800b3fa:	4b0d      	ldr	r3, [pc, #52]	; (800b430 <std+0x58>)
 800b3fc:	6263      	str	r3, [r4, #36]	; 0x24
 800b3fe:	4b0d      	ldr	r3, [pc, #52]	; (800b434 <std+0x5c>)
 800b400:	62a3      	str	r3, [r4, #40]	; 0x28
 800b402:	4b0d      	ldr	r3, [pc, #52]	; (800b438 <std+0x60>)
 800b404:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b406:	4b0d      	ldr	r3, [pc, #52]	; (800b43c <std+0x64>)
 800b408:	6323      	str	r3, [r4, #48]	; 0x30
 800b40a:	4b0d      	ldr	r3, [pc, #52]	; (800b440 <std+0x68>)
 800b40c:	6224      	str	r4, [r4, #32]
 800b40e:	429c      	cmp	r4, r3
 800b410:	d006      	beq.n	800b420 <std+0x48>
 800b412:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800b416:	4294      	cmp	r4, r2
 800b418:	d002      	beq.n	800b420 <std+0x48>
 800b41a:	33d0      	adds	r3, #208	; 0xd0
 800b41c:	429c      	cmp	r4, r3
 800b41e:	d105      	bne.n	800b42c <std+0x54>
 800b420:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b424:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b428:	f000 b9d2 	b.w	800b7d0 <__retarget_lock_init_recursive>
 800b42c:	bd10      	pop	{r4, pc}
 800b42e:	bf00      	nop
 800b430:	0800b581 	.word	0x0800b581
 800b434:	0800b5a3 	.word	0x0800b5a3
 800b438:	0800b5db 	.word	0x0800b5db
 800b43c:	0800b5ff 	.word	0x0800b5ff
 800b440:	20006054 	.word	0x20006054

0800b444 <stdio_exit_handler>:
 800b444:	4a02      	ldr	r2, [pc, #8]	; (800b450 <stdio_exit_handler+0xc>)
 800b446:	4903      	ldr	r1, [pc, #12]	; (800b454 <stdio_exit_handler+0x10>)
 800b448:	4803      	ldr	r0, [pc, #12]	; (800b458 <stdio_exit_handler+0x14>)
 800b44a:	f000 b869 	b.w	800b520 <_fwalk_sglue>
 800b44e:	bf00      	nop
 800b450:	20000014 	.word	0x20000014
 800b454:	0800d179 	.word	0x0800d179
 800b458:	20000020 	.word	0x20000020

0800b45c <cleanup_stdio>:
 800b45c:	6841      	ldr	r1, [r0, #4]
 800b45e:	4b0c      	ldr	r3, [pc, #48]	; (800b490 <cleanup_stdio+0x34>)
 800b460:	4299      	cmp	r1, r3
 800b462:	b510      	push	{r4, lr}
 800b464:	4604      	mov	r4, r0
 800b466:	d001      	beq.n	800b46c <cleanup_stdio+0x10>
 800b468:	f001 fe86 	bl	800d178 <_fflush_r>
 800b46c:	68a1      	ldr	r1, [r4, #8]
 800b46e:	4b09      	ldr	r3, [pc, #36]	; (800b494 <cleanup_stdio+0x38>)
 800b470:	4299      	cmp	r1, r3
 800b472:	d002      	beq.n	800b47a <cleanup_stdio+0x1e>
 800b474:	4620      	mov	r0, r4
 800b476:	f001 fe7f 	bl	800d178 <_fflush_r>
 800b47a:	68e1      	ldr	r1, [r4, #12]
 800b47c:	4b06      	ldr	r3, [pc, #24]	; (800b498 <cleanup_stdio+0x3c>)
 800b47e:	4299      	cmp	r1, r3
 800b480:	d004      	beq.n	800b48c <cleanup_stdio+0x30>
 800b482:	4620      	mov	r0, r4
 800b484:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b488:	f001 be76 	b.w	800d178 <_fflush_r>
 800b48c:	bd10      	pop	{r4, pc}
 800b48e:	bf00      	nop
 800b490:	20006054 	.word	0x20006054
 800b494:	200060bc 	.word	0x200060bc
 800b498:	20006124 	.word	0x20006124

0800b49c <global_stdio_init.part.0>:
 800b49c:	b510      	push	{r4, lr}
 800b49e:	4b0b      	ldr	r3, [pc, #44]	; (800b4cc <global_stdio_init.part.0+0x30>)
 800b4a0:	4c0b      	ldr	r4, [pc, #44]	; (800b4d0 <global_stdio_init.part.0+0x34>)
 800b4a2:	4a0c      	ldr	r2, [pc, #48]	; (800b4d4 <global_stdio_init.part.0+0x38>)
 800b4a4:	601a      	str	r2, [r3, #0]
 800b4a6:	4620      	mov	r0, r4
 800b4a8:	2200      	movs	r2, #0
 800b4aa:	2104      	movs	r1, #4
 800b4ac:	f7ff ff94 	bl	800b3d8 <std>
 800b4b0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800b4b4:	2201      	movs	r2, #1
 800b4b6:	2109      	movs	r1, #9
 800b4b8:	f7ff ff8e 	bl	800b3d8 <std>
 800b4bc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800b4c0:	2202      	movs	r2, #2
 800b4c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b4c6:	2112      	movs	r1, #18
 800b4c8:	f7ff bf86 	b.w	800b3d8 <std>
 800b4cc:	2000618c 	.word	0x2000618c
 800b4d0:	20006054 	.word	0x20006054
 800b4d4:	0800b445 	.word	0x0800b445

0800b4d8 <__sfp_lock_acquire>:
 800b4d8:	4801      	ldr	r0, [pc, #4]	; (800b4e0 <__sfp_lock_acquire+0x8>)
 800b4da:	f000 b97a 	b.w	800b7d2 <__retarget_lock_acquire_recursive>
 800b4de:	bf00      	nop
 800b4e0:	20006195 	.word	0x20006195

0800b4e4 <__sfp_lock_release>:
 800b4e4:	4801      	ldr	r0, [pc, #4]	; (800b4ec <__sfp_lock_release+0x8>)
 800b4e6:	f000 b975 	b.w	800b7d4 <__retarget_lock_release_recursive>
 800b4ea:	bf00      	nop
 800b4ec:	20006195 	.word	0x20006195

0800b4f0 <__sinit>:
 800b4f0:	b510      	push	{r4, lr}
 800b4f2:	4604      	mov	r4, r0
 800b4f4:	f7ff fff0 	bl	800b4d8 <__sfp_lock_acquire>
 800b4f8:	6a23      	ldr	r3, [r4, #32]
 800b4fa:	b11b      	cbz	r3, 800b504 <__sinit+0x14>
 800b4fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b500:	f7ff bff0 	b.w	800b4e4 <__sfp_lock_release>
 800b504:	4b04      	ldr	r3, [pc, #16]	; (800b518 <__sinit+0x28>)
 800b506:	6223      	str	r3, [r4, #32]
 800b508:	4b04      	ldr	r3, [pc, #16]	; (800b51c <__sinit+0x2c>)
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d1f5      	bne.n	800b4fc <__sinit+0xc>
 800b510:	f7ff ffc4 	bl	800b49c <global_stdio_init.part.0>
 800b514:	e7f2      	b.n	800b4fc <__sinit+0xc>
 800b516:	bf00      	nop
 800b518:	0800b45d 	.word	0x0800b45d
 800b51c:	2000618c 	.word	0x2000618c

0800b520 <_fwalk_sglue>:
 800b520:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b524:	4607      	mov	r7, r0
 800b526:	4688      	mov	r8, r1
 800b528:	4614      	mov	r4, r2
 800b52a:	2600      	movs	r6, #0
 800b52c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b530:	f1b9 0901 	subs.w	r9, r9, #1
 800b534:	d505      	bpl.n	800b542 <_fwalk_sglue+0x22>
 800b536:	6824      	ldr	r4, [r4, #0]
 800b538:	2c00      	cmp	r4, #0
 800b53a:	d1f7      	bne.n	800b52c <_fwalk_sglue+0xc>
 800b53c:	4630      	mov	r0, r6
 800b53e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b542:	89ab      	ldrh	r3, [r5, #12]
 800b544:	2b01      	cmp	r3, #1
 800b546:	d907      	bls.n	800b558 <_fwalk_sglue+0x38>
 800b548:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b54c:	3301      	adds	r3, #1
 800b54e:	d003      	beq.n	800b558 <_fwalk_sglue+0x38>
 800b550:	4629      	mov	r1, r5
 800b552:	4638      	mov	r0, r7
 800b554:	47c0      	blx	r8
 800b556:	4306      	orrs	r6, r0
 800b558:	3568      	adds	r5, #104	; 0x68
 800b55a:	e7e9      	b.n	800b530 <_fwalk_sglue+0x10>

0800b55c <iprintf>:
 800b55c:	b40f      	push	{r0, r1, r2, r3}
 800b55e:	b507      	push	{r0, r1, r2, lr}
 800b560:	4906      	ldr	r1, [pc, #24]	; (800b57c <iprintf+0x20>)
 800b562:	ab04      	add	r3, sp, #16
 800b564:	6808      	ldr	r0, [r1, #0]
 800b566:	f853 2b04 	ldr.w	r2, [r3], #4
 800b56a:	6881      	ldr	r1, [r0, #8]
 800b56c:	9301      	str	r3, [sp, #4]
 800b56e:	f001 fc63 	bl	800ce38 <_vfiprintf_r>
 800b572:	b003      	add	sp, #12
 800b574:	f85d eb04 	ldr.w	lr, [sp], #4
 800b578:	b004      	add	sp, #16
 800b57a:	4770      	bx	lr
 800b57c:	2000006c 	.word	0x2000006c

0800b580 <__sread>:
 800b580:	b510      	push	{r4, lr}
 800b582:	460c      	mov	r4, r1
 800b584:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b588:	f000 f8d4 	bl	800b734 <_read_r>
 800b58c:	2800      	cmp	r0, #0
 800b58e:	bfab      	itete	ge
 800b590:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b592:	89a3      	ldrhlt	r3, [r4, #12]
 800b594:	181b      	addge	r3, r3, r0
 800b596:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b59a:	bfac      	ite	ge
 800b59c:	6563      	strge	r3, [r4, #84]	; 0x54
 800b59e:	81a3      	strhlt	r3, [r4, #12]
 800b5a0:	bd10      	pop	{r4, pc}

0800b5a2 <__swrite>:
 800b5a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5a6:	461f      	mov	r7, r3
 800b5a8:	898b      	ldrh	r3, [r1, #12]
 800b5aa:	05db      	lsls	r3, r3, #23
 800b5ac:	4605      	mov	r5, r0
 800b5ae:	460c      	mov	r4, r1
 800b5b0:	4616      	mov	r6, r2
 800b5b2:	d505      	bpl.n	800b5c0 <__swrite+0x1e>
 800b5b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5b8:	2302      	movs	r3, #2
 800b5ba:	2200      	movs	r2, #0
 800b5bc:	f000 f8a8 	bl	800b710 <_lseek_r>
 800b5c0:	89a3      	ldrh	r3, [r4, #12]
 800b5c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b5c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b5ca:	81a3      	strh	r3, [r4, #12]
 800b5cc:	4632      	mov	r2, r6
 800b5ce:	463b      	mov	r3, r7
 800b5d0:	4628      	mov	r0, r5
 800b5d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b5d6:	f000 b8bf 	b.w	800b758 <_write_r>

0800b5da <__sseek>:
 800b5da:	b510      	push	{r4, lr}
 800b5dc:	460c      	mov	r4, r1
 800b5de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5e2:	f000 f895 	bl	800b710 <_lseek_r>
 800b5e6:	1c43      	adds	r3, r0, #1
 800b5e8:	89a3      	ldrh	r3, [r4, #12]
 800b5ea:	bf15      	itete	ne
 800b5ec:	6560      	strne	r0, [r4, #84]	; 0x54
 800b5ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b5f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b5f6:	81a3      	strheq	r3, [r4, #12]
 800b5f8:	bf18      	it	ne
 800b5fa:	81a3      	strhne	r3, [r4, #12]
 800b5fc:	bd10      	pop	{r4, pc}

0800b5fe <__sclose>:
 800b5fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b602:	f000 b81f 	b.w	800b644 <_close_r>

0800b606 <memset>:
 800b606:	4402      	add	r2, r0
 800b608:	4603      	mov	r3, r0
 800b60a:	4293      	cmp	r3, r2
 800b60c:	d100      	bne.n	800b610 <memset+0xa>
 800b60e:	4770      	bx	lr
 800b610:	f803 1b01 	strb.w	r1, [r3], #1
 800b614:	e7f9      	b.n	800b60a <memset+0x4>

0800b616 <strncpy>:
 800b616:	b510      	push	{r4, lr}
 800b618:	3901      	subs	r1, #1
 800b61a:	4603      	mov	r3, r0
 800b61c:	b132      	cbz	r2, 800b62c <strncpy+0x16>
 800b61e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800b622:	f803 4b01 	strb.w	r4, [r3], #1
 800b626:	3a01      	subs	r2, #1
 800b628:	2c00      	cmp	r4, #0
 800b62a:	d1f7      	bne.n	800b61c <strncpy+0x6>
 800b62c:	441a      	add	r2, r3
 800b62e:	2100      	movs	r1, #0
 800b630:	4293      	cmp	r3, r2
 800b632:	d100      	bne.n	800b636 <strncpy+0x20>
 800b634:	bd10      	pop	{r4, pc}
 800b636:	f803 1b01 	strb.w	r1, [r3], #1
 800b63a:	e7f9      	b.n	800b630 <strncpy+0x1a>

0800b63c <_localeconv_r>:
 800b63c:	4800      	ldr	r0, [pc, #0]	; (800b640 <_localeconv_r+0x4>)
 800b63e:	4770      	bx	lr
 800b640:	20000160 	.word	0x20000160

0800b644 <_close_r>:
 800b644:	b538      	push	{r3, r4, r5, lr}
 800b646:	4d06      	ldr	r5, [pc, #24]	; (800b660 <_close_r+0x1c>)
 800b648:	2300      	movs	r3, #0
 800b64a:	4604      	mov	r4, r0
 800b64c:	4608      	mov	r0, r1
 800b64e:	602b      	str	r3, [r5, #0]
 800b650:	f7f6 fb7b 	bl	8001d4a <_close>
 800b654:	1c43      	adds	r3, r0, #1
 800b656:	d102      	bne.n	800b65e <_close_r+0x1a>
 800b658:	682b      	ldr	r3, [r5, #0]
 800b65a:	b103      	cbz	r3, 800b65e <_close_r+0x1a>
 800b65c:	6023      	str	r3, [r4, #0]
 800b65e:	bd38      	pop	{r3, r4, r5, pc}
 800b660:	20006190 	.word	0x20006190

0800b664 <_reclaim_reent>:
 800b664:	4b29      	ldr	r3, [pc, #164]	; (800b70c <_reclaim_reent+0xa8>)
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	4283      	cmp	r3, r0
 800b66a:	b570      	push	{r4, r5, r6, lr}
 800b66c:	4604      	mov	r4, r0
 800b66e:	d04b      	beq.n	800b708 <_reclaim_reent+0xa4>
 800b670:	69c3      	ldr	r3, [r0, #28]
 800b672:	b143      	cbz	r3, 800b686 <_reclaim_reent+0x22>
 800b674:	68db      	ldr	r3, [r3, #12]
 800b676:	2b00      	cmp	r3, #0
 800b678:	d144      	bne.n	800b704 <_reclaim_reent+0xa0>
 800b67a:	69e3      	ldr	r3, [r4, #28]
 800b67c:	6819      	ldr	r1, [r3, #0]
 800b67e:	b111      	cbz	r1, 800b686 <_reclaim_reent+0x22>
 800b680:	4620      	mov	r0, r4
 800b682:	f000 ff33 	bl	800c4ec <_free_r>
 800b686:	6961      	ldr	r1, [r4, #20]
 800b688:	b111      	cbz	r1, 800b690 <_reclaim_reent+0x2c>
 800b68a:	4620      	mov	r0, r4
 800b68c:	f000 ff2e 	bl	800c4ec <_free_r>
 800b690:	69e1      	ldr	r1, [r4, #28]
 800b692:	b111      	cbz	r1, 800b69a <_reclaim_reent+0x36>
 800b694:	4620      	mov	r0, r4
 800b696:	f000 ff29 	bl	800c4ec <_free_r>
 800b69a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800b69c:	b111      	cbz	r1, 800b6a4 <_reclaim_reent+0x40>
 800b69e:	4620      	mov	r0, r4
 800b6a0:	f000 ff24 	bl	800c4ec <_free_r>
 800b6a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b6a6:	b111      	cbz	r1, 800b6ae <_reclaim_reent+0x4a>
 800b6a8:	4620      	mov	r0, r4
 800b6aa:	f000 ff1f 	bl	800c4ec <_free_r>
 800b6ae:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800b6b0:	b111      	cbz	r1, 800b6b8 <_reclaim_reent+0x54>
 800b6b2:	4620      	mov	r0, r4
 800b6b4:	f000 ff1a 	bl	800c4ec <_free_r>
 800b6b8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800b6ba:	b111      	cbz	r1, 800b6c2 <_reclaim_reent+0x5e>
 800b6bc:	4620      	mov	r0, r4
 800b6be:	f000 ff15 	bl	800c4ec <_free_r>
 800b6c2:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800b6c4:	b111      	cbz	r1, 800b6cc <_reclaim_reent+0x68>
 800b6c6:	4620      	mov	r0, r4
 800b6c8:	f000 ff10 	bl	800c4ec <_free_r>
 800b6cc:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800b6ce:	b111      	cbz	r1, 800b6d6 <_reclaim_reent+0x72>
 800b6d0:	4620      	mov	r0, r4
 800b6d2:	f000 ff0b 	bl	800c4ec <_free_r>
 800b6d6:	6a23      	ldr	r3, [r4, #32]
 800b6d8:	b1b3      	cbz	r3, 800b708 <_reclaim_reent+0xa4>
 800b6da:	4620      	mov	r0, r4
 800b6dc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b6e0:	4718      	bx	r3
 800b6e2:	5949      	ldr	r1, [r1, r5]
 800b6e4:	b941      	cbnz	r1, 800b6f8 <_reclaim_reent+0x94>
 800b6e6:	3504      	adds	r5, #4
 800b6e8:	69e3      	ldr	r3, [r4, #28]
 800b6ea:	2d80      	cmp	r5, #128	; 0x80
 800b6ec:	68d9      	ldr	r1, [r3, #12]
 800b6ee:	d1f8      	bne.n	800b6e2 <_reclaim_reent+0x7e>
 800b6f0:	4620      	mov	r0, r4
 800b6f2:	f000 fefb 	bl	800c4ec <_free_r>
 800b6f6:	e7c0      	b.n	800b67a <_reclaim_reent+0x16>
 800b6f8:	680e      	ldr	r6, [r1, #0]
 800b6fa:	4620      	mov	r0, r4
 800b6fc:	f000 fef6 	bl	800c4ec <_free_r>
 800b700:	4631      	mov	r1, r6
 800b702:	e7ef      	b.n	800b6e4 <_reclaim_reent+0x80>
 800b704:	2500      	movs	r5, #0
 800b706:	e7ef      	b.n	800b6e8 <_reclaim_reent+0x84>
 800b708:	bd70      	pop	{r4, r5, r6, pc}
 800b70a:	bf00      	nop
 800b70c:	2000006c 	.word	0x2000006c

0800b710 <_lseek_r>:
 800b710:	b538      	push	{r3, r4, r5, lr}
 800b712:	4d07      	ldr	r5, [pc, #28]	; (800b730 <_lseek_r+0x20>)
 800b714:	4604      	mov	r4, r0
 800b716:	4608      	mov	r0, r1
 800b718:	4611      	mov	r1, r2
 800b71a:	2200      	movs	r2, #0
 800b71c:	602a      	str	r2, [r5, #0]
 800b71e:	461a      	mov	r2, r3
 800b720:	f7f6 fb3a 	bl	8001d98 <_lseek>
 800b724:	1c43      	adds	r3, r0, #1
 800b726:	d102      	bne.n	800b72e <_lseek_r+0x1e>
 800b728:	682b      	ldr	r3, [r5, #0]
 800b72a:	b103      	cbz	r3, 800b72e <_lseek_r+0x1e>
 800b72c:	6023      	str	r3, [r4, #0]
 800b72e:	bd38      	pop	{r3, r4, r5, pc}
 800b730:	20006190 	.word	0x20006190

0800b734 <_read_r>:
 800b734:	b538      	push	{r3, r4, r5, lr}
 800b736:	4d07      	ldr	r5, [pc, #28]	; (800b754 <_read_r+0x20>)
 800b738:	4604      	mov	r4, r0
 800b73a:	4608      	mov	r0, r1
 800b73c:	4611      	mov	r1, r2
 800b73e:	2200      	movs	r2, #0
 800b740:	602a      	str	r2, [r5, #0]
 800b742:	461a      	mov	r2, r3
 800b744:	f7f6 fac8 	bl	8001cd8 <_read>
 800b748:	1c43      	adds	r3, r0, #1
 800b74a:	d102      	bne.n	800b752 <_read_r+0x1e>
 800b74c:	682b      	ldr	r3, [r5, #0]
 800b74e:	b103      	cbz	r3, 800b752 <_read_r+0x1e>
 800b750:	6023      	str	r3, [r4, #0]
 800b752:	bd38      	pop	{r3, r4, r5, pc}
 800b754:	20006190 	.word	0x20006190

0800b758 <_write_r>:
 800b758:	b538      	push	{r3, r4, r5, lr}
 800b75a:	4d07      	ldr	r5, [pc, #28]	; (800b778 <_write_r+0x20>)
 800b75c:	4604      	mov	r4, r0
 800b75e:	4608      	mov	r0, r1
 800b760:	4611      	mov	r1, r2
 800b762:	2200      	movs	r2, #0
 800b764:	602a      	str	r2, [r5, #0]
 800b766:	461a      	mov	r2, r3
 800b768:	f7f6 fad3 	bl	8001d12 <_write>
 800b76c:	1c43      	adds	r3, r0, #1
 800b76e:	d102      	bne.n	800b776 <_write_r+0x1e>
 800b770:	682b      	ldr	r3, [r5, #0]
 800b772:	b103      	cbz	r3, 800b776 <_write_r+0x1e>
 800b774:	6023      	str	r3, [r4, #0]
 800b776:	bd38      	pop	{r3, r4, r5, pc}
 800b778:	20006190 	.word	0x20006190

0800b77c <__errno>:
 800b77c:	4b01      	ldr	r3, [pc, #4]	; (800b784 <__errno+0x8>)
 800b77e:	6818      	ldr	r0, [r3, #0]
 800b780:	4770      	bx	lr
 800b782:	bf00      	nop
 800b784:	2000006c 	.word	0x2000006c

0800b788 <__libc_init_array>:
 800b788:	b570      	push	{r4, r5, r6, lr}
 800b78a:	4d0d      	ldr	r5, [pc, #52]	; (800b7c0 <__libc_init_array+0x38>)
 800b78c:	4c0d      	ldr	r4, [pc, #52]	; (800b7c4 <__libc_init_array+0x3c>)
 800b78e:	1b64      	subs	r4, r4, r5
 800b790:	10a4      	asrs	r4, r4, #2
 800b792:	2600      	movs	r6, #0
 800b794:	42a6      	cmp	r6, r4
 800b796:	d109      	bne.n	800b7ac <__libc_init_array+0x24>
 800b798:	4d0b      	ldr	r5, [pc, #44]	; (800b7c8 <__libc_init_array+0x40>)
 800b79a:	4c0c      	ldr	r4, [pc, #48]	; (800b7cc <__libc_init_array+0x44>)
 800b79c:	f001 fef0 	bl	800d580 <_init>
 800b7a0:	1b64      	subs	r4, r4, r5
 800b7a2:	10a4      	asrs	r4, r4, #2
 800b7a4:	2600      	movs	r6, #0
 800b7a6:	42a6      	cmp	r6, r4
 800b7a8:	d105      	bne.n	800b7b6 <__libc_init_array+0x2e>
 800b7aa:	bd70      	pop	{r4, r5, r6, pc}
 800b7ac:	f855 3b04 	ldr.w	r3, [r5], #4
 800b7b0:	4798      	blx	r3
 800b7b2:	3601      	adds	r6, #1
 800b7b4:	e7ee      	b.n	800b794 <__libc_init_array+0xc>
 800b7b6:	f855 3b04 	ldr.w	r3, [r5], #4
 800b7ba:	4798      	blx	r3
 800b7bc:	3601      	adds	r6, #1
 800b7be:	e7f2      	b.n	800b7a6 <__libc_init_array+0x1e>
 800b7c0:	0800dc0c 	.word	0x0800dc0c
 800b7c4:	0800dc0c 	.word	0x0800dc0c
 800b7c8:	0800dc0c 	.word	0x0800dc0c
 800b7cc:	0800dc10 	.word	0x0800dc10

0800b7d0 <__retarget_lock_init_recursive>:
 800b7d0:	4770      	bx	lr

0800b7d2 <__retarget_lock_acquire_recursive>:
 800b7d2:	4770      	bx	lr

0800b7d4 <__retarget_lock_release_recursive>:
 800b7d4:	4770      	bx	lr

0800b7d6 <memcpy>:
 800b7d6:	440a      	add	r2, r1
 800b7d8:	4291      	cmp	r1, r2
 800b7da:	f100 33ff 	add.w	r3, r0, #4294967295
 800b7de:	d100      	bne.n	800b7e2 <memcpy+0xc>
 800b7e0:	4770      	bx	lr
 800b7e2:	b510      	push	{r4, lr}
 800b7e4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b7e8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b7ec:	4291      	cmp	r1, r2
 800b7ee:	d1f9      	bne.n	800b7e4 <memcpy+0xe>
 800b7f0:	bd10      	pop	{r4, pc}

0800b7f2 <quorem>:
 800b7f2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7f6:	6903      	ldr	r3, [r0, #16]
 800b7f8:	690c      	ldr	r4, [r1, #16]
 800b7fa:	42a3      	cmp	r3, r4
 800b7fc:	4607      	mov	r7, r0
 800b7fe:	db7e      	blt.n	800b8fe <quorem+0x10c>
 800b800:	3c01      	subs	r4, #1
 800b802:	f101 0814 	add.w	r8, r1, #20
 800b806:	f100 0514 	add.w	r5, r0, #20
 800b80a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b80e:	9301      	str	r3, [sp, #4]
 800b810:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b814:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b818:	3301      	adds	r3, #1
 800b81a:	429a      	cmp	r2, r3
 800b81c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b820:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b824:	fbb2 f6f3 	udiv	r6, r2, r3
 800b828:	d331      	bcc.n	800b88e <quorem+0x9c>
 800b82a:	f04f 0e00 	mov.w	lr, #0
 800b82e:	4640      	mov	r0, r8
 800b830:	46ac      	mov	ip, r5
 800b832:	46f2      	mov	sl, lr
 800b834:	f850 2b04 	ldr.w	r2, [r0], #4
 800b838:	b293      	uxth	r3, r2
 800b83a:	fb06 e303 	mla	r3, r6, r3, lr
 800b83e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b842:	0c1a      	lsrs	r2, r3, #16
 800b844:	b29b      	uxth	r3, r3
 800b846:	ebaa 0303 	sub.w	r3, sl, r3
 800b84a:	f8dc a000 	ldr.w	sl, [ip]
 800b84e:	fa13 f38a 	uxtah	r3, r3, sl
 800b852:	fb06 220e 	mla	r2, r6, lr, r2
 800b856:	9300      	str	r3, [sp, #0]
 800b858:	9b00      	ldr	r3, [sp, #0]
 800b85a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b85e:	b292      	uxth	r2, r2
 800b860:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b864:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b868:	f8bd 3000 	ldrh.w	r3, [sp]
 800b86c:	4581      	cmp	r9, r0
 800b86e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b872:	f84c 3b04 	str.w	r3, [ip], #4
 800b876:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b87a:	d2db      	bcs.n	800b834 <quorem+0x42>
 800b87c:	f855 300b 	ldr.w	r3, [r5, fp]
 800b880:	b92b      	cbnz	r3, 800b88e <quorem+0x9c>
 800b882:	9b01      	ldr	r3, [sp, #4]
 800b884:	3b04      	subs	r3, #4
 800b886:	429d      	cmp	r5, r3
 800b888:	461a      	mov	r2, r3
 800b88a:	d32c      	bcc.n	800b8e6 <quorem+0xf4>
 800b88c:	613c      	str	r4, [r7, #16]
 800b88e:	4638      	mov	r0, r7
 800b890:	f001 f9a8 	bl	800cbe4 <__mcmp>
 800b894:	2800      	cmp	r0, #0
 800b896:	db22      	blt.n	800b8de <quorem+0xec>
 800b898:	3601      	adds	r6, #1
 800b89a:	4629      	mov	r1, r5
 800b89c:	2000      	movs	r0, #0
 800b89e:	f858 2b04 	ldr.w	r2, [r8], #4
 800b8a2:	f8d1 c000 	ldr.w	ip, [r1]
 800b8a6:	b293      	uxth	r3, r2
 800b8a8:	1ac3      	subs	r3, r0, r3
 800b8aa:	0c12      	lsrs	r2, r2, #16
 800b8ac:	fa13 f38c 	uxtah	r3, r3, ip
 800b8b0:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800b8b4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b8b8:	b29b      	uxth	r3, r3
 800b8ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b8be:	45c1      	cmp	r9, r8
 800b8c0:	f841 3b04 	str.w	r3, [r1], #4
 800b8c4:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b8c8:	d2e9      	bcs.n	800b89e <quorem+0xac>
 800b8ca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b8ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b8d2:	b922      	cbnz	r2, 800b8de <quorem+0xec>
 800b8d4:	3b04      	subs	r3, #4
 800b8d6:	429d      	cmp	r5, r3
 800b8d8:	461a      	mov	r2, r3
 800b8da:	d30a      	bcc.n	800b8f2 <quorem+0x100>
 800b8dc:	613c      	str	r4, [r7, #16]
 800b8de:	4630      	mov	r0, r6
 800b8e0:	b003      	add	sp, #12
 800b8e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8e6:	6812      	ldr	r2, [r2, #0]
 800b8e8:	3b04      	subs	r3, #4
 800b8ea:	2a00      	cmp	r2, #0
 800b8ec:	d1ce      	bne.n	800b88c <quorem+0x9a>
 800b8ee:	3c01      	subs	r4, #1
 800b8f0:	e7c9      	b.n	800b886 <quorem+0x94>
 800b8f2:	6812      	ldr	r2, [r2, #0]
 800b8f4:	3b04      	subs	r3, #4
 800b8f6:	2a00      	cmp	r2, #0
 800b8f8:	d1f0      	bne.n	800b8dc <quorem+0xea>
 800b8fa:	3c01      	subs	r4, #1
 800b8fc:	e7eb      	b.n	800b8d6 <quorem+0xe4>
 800b8fe:	2000      	movs	r0, #0
 800b900:	e7ee      	b.n	800b8e0 <quorem+0xee>
 800b902:	0000      	movs	r0, r0
 800b904:	0000      	movs	r0, r0
	...

0800b908 <_dtoa_r>:
 800b908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b90c:	ed2d 8b04 	vpush	{d8-d9}
 800b910:	69c5      	ldr	r5, [r0, #28]
 800b912:	b093      	sub	sp, #76	; 0x4c
 800b914:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b918:	ec57 6b10 	vmov	r6, r7, d0
 800b91c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b920:	9107      	str	r1, [sp, #28]
 800b922:	4604      	mov	r4, r0
 800b924:	920a      	str	r2, [sp, #40]	; 0x28
 800b926:	930d      	str	r3, [sp, #52]	; 0x34
 800b928:	b975      	cbnz	r5, 800b948 <_dtoa_r+0x40>
 800b92a:	2010      	movs	r0, #16
 800b92c:	f000 fe2a 	bl	800c584 <malloc>
 800b930:	4602      	mov	r2, r0
 800b932:	61e0      	str	r0, [r4, #28]
 800b934:	b920      	cbnz	r0, 800b940 <_dtoa_r+0x38>
 800b936:	4bae      	ldr	r3, [pc, #696]	; (800bbf0 <_dtoa_r+0x2e8>)
 800b938:	21ef      	movs	r1, #239	; 0xef
 800b93a:	48ae      	ldr	r0, [pc, #696]	; (800bbf4 <_dtoa_r+0x2ec>)
 800b93c:	f001 fcea 	bl	800d314 <__assert_func>
 800b940:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b944:	6005      	str	r5, [r0, #0]
 800b946:	60c5      	str	r5, [r0, #12]
 800b948:	69e3      	ldr	r3, [r4, #28]
 800b94a:	6819      	ldr	r1, [r3, #0]
 800b94c:	b151      	cbz	r1, 800b964 <_dtoa_r+0x5c>
 800b94e:	685a      	ldr	r2, [r3, #4]
 800b950:	604a      	str	r2, [r1, #4]
 800b952:	2301      	movs	r3, #1
 800b954:	4093      	lsls	r3, r2
 800b956:	608b      	str	r3, [r1, #8]
 800b958:	4620      	mov	r0, r4
 800b95a:	f000 ff07 	bl	800c76c <_Bfree>
 800b95e:	69e3      	ldr	r3, [r4, #28]
 800b960:	2200      	movs	r2, #0
 800b962:	601a      	str	r2, [r3, #0]
 800b964:	1e3b      	subs	r3, r7, #0
 800b966:	bfbb      	ittet	lt
 800b968:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b96c:	9303      	strlt	r3, [sp, #12]
 800b96e:	2300      	movge	r3, #0
 800b970:	2201      	movlt	r2, #1
 800b972:	bfac      	ite	ge
 800b974:	f8c8 3000 	strge.w	r3, [r8]
 800b978:	f8c8 2000 	strlt.w	r2, [r8]
 800b97c:	4b9e      	ldr	r3, [pc, #632]	; (800bbf8 <_dtoa_r+0x2f0>)
 800b97e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800b982:	ea33 0308 	bics.w	r3, r3, r8
 800b986:	d11b      	bne.n	800b9c0 <_dtoa_r+0xb8>
 800b988:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b98a:	f242 730f 	movw	r3, #9999	; 0x270f
 800b98e:	6013      	str	r3, [r2, #0]
 800b990:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800b994:	4333      	orrs	r3, r6
 800b996:	f000 8593 	beq.w	800c4c0 <_dtoa_r+0xbb8>
 800b99a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b99c:	b963      	cbnz	r3, 800b9b8 <_dtoa_r+0xb0>
 800b99e:	4b97      	ldr	r3, [pc, #604]	; (800bbfc <_dtoa_r+0x2f4>)
 800b9a0:	e027      	b.n	800b9f2 <_dtoa_r+0xea>
 800b9a2:	4b97      	ldr	r3, [pc, #604]	; (800bc00 <_dtoa_r+0x2f8>)
 800b9a4:	9300      	str	r3, [sp, #0]
 800b9a6:	3308      	adds	r3, #8
 800b9a8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b9aa:	6013      	str	r3, [r2, #0]
 800b9ac:	9800      	ldr	r0, [sp, #0]
 800b9ae:	b013      	add	sp, #76	; 0x4c
 800b9b0:	ecbd 8b04 	vpop	{d8-d9}
 800b9b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9b8:	4b90      	ldr	r3, [pc, #576]	; (800bbfc <_dtoa_r+0x2f4>)
 800b9ba:	9300      	str	r3, [sp, #0]
 800b9bc:	3303      	adds	r3, #3
 800b9be:	e7f3      	b.n	800b9a8 <_dtoa_r+0xa0>
 800b9c0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b9c4:	2200      	movs	r2, #0
 800b9c6:	ec51 0b17 	vmov	r0, r1, d7
 800b9ca:	eeb0 8a47 	vmov.f32	s16, s14
 800b9ce:	eef0 8a67 	vmov.f32	s17, s15
 800b9d2:	2300      	movs	r3, #0
 800b9d4:	f7f5 f888 	bl	8000ae8 <__aeabi_dcmpeq>
 800b9d8:	4681      	mov	r9, r0
 800b9da:	b160      	cbz	r0, 800b9f6 <_dtoa_r+0xee>
 800b9dc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b9de:	2301      	movs	r3, #1
 800b9e0:	6013      	str	r3, [r2, #0]
 800b9e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	f000 8568 	beq.w	800c4ba <_dtoa_r+0xbb2>
 800b9ea:	4b86      	ldr	r3, [pc, #536]	; (800bc04 <_dtoa_r+0x2fc>)
 800b9ec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b9ee:	6013      	str	r3, [r2, #0]
 800b9f0:	3b01      	subs	r3, #1
 800b9f2:	9300      	str	r3, [sp, #0]
 800b9f4:	e7da      	b.n	800b9ac <_dtoa_r+0xa4>
 800b9f6:	aa10      	add	r2, sp, #64	; 0x40
 800b9f8:	a911      	add	r1, sp, #68	; 0x44
 800b9fa:	4620      	mov	r0, r4
 800b9fc:	eeb0 0a48 	vmov.f32	s0, s16
 800ba00:	eef0 0a68 	vmov.f32	s1, s17
 800ba04:	f001 f994 	bl	800cd30 <__d2b>
 800ba08:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800ba0c:	4682      	mov	sl, r0
 800ba0e:	2d00      	cmp	r5, #0
 800ba10:	d07f      	beq.n	800bb12 <_dtoa_r+0x20a>
 800ba12:	ee18 3a90 	vmov	r3, s17
 800ba16:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ba1a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800ba1e:	ec51 0b18 	vmov	r0, r1, d8
 800ba22:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ba26:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ba2a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800ba2e:	4619      	mov	r1, r3
 800ba30:	2200      	movs	r2, #0
 800ba32:	4b75      	ldr	r3, [pc, #468]	; (800bc08 <_dtoa_r+0x300>)
 800ba34:	f7f4 fc38 	bl	80002a8 <__aeabi_dsub>
 800ba38:	a367      	add	r3, pc, #412	; (adr r3, 800bbd8 <_dtoa_r+0x2d0>)
 800ba3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba3e:	f7f4 fdeb 	bl	8000618 <__aeabi_dmul>
 800ba42:	a367      	add	r3, pc, #412	; (adr r3, 800bbe0 <_dtoa_r+0x2d8>)
 800ba44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba48:	f7f4 fc30 	bl	80002ac <__adddf3>
 800ba4c:	4606      	mov	r6, r0
 800ba4e:	4628      	mov	r0, r5
 800ba50:	460f      	mov	r7, r1
 800ba52:	f7f4 fd77 	bl	8000544 <__aeabi_i2d>
 800ba56:	a364      	add	r3, pc, #400	; (adr r3, 800bbe8 <_dtoa_r+0x2e0>)
 800ba58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba5c:	f7f4 fddc 	bl	8000618 <__aeabi_dmul>
 800ba60:	4602      	mov	r2, r0
 800ba62:	460b      	mov	r3, r1
 800ba64:	4630      	mov	r0, r6
 800ba66:	4639      	mov	r1, r7
 800ba68:	f7f4 fc20 	bl	80002ac <__adddf3>
 800ba6c:	4606      	mov	r6, r0
 800ba6e:	460f      	mov	r7, r1
 800ba70:	f7f5 f882 	bl	8000b78 <__aeabi_d2iz>
 800ba74:	2200      	movs	r2, #0
 800ba76:	4683      	mov	fp, r0
 800ba78:	2300      	movs	r3, #0
 800ba7a:	4630      	mov	r0, r6
 800ba7c:	4639      	mov	r1, r7
 800ba7e:	f7f5 f83d 	bl	8000afc <__aeabi_dcmplt>
 800ba82:	b148      	cbz	r0, 800ba98 <_dtoa_r+0x190>
 800ba84:	4658      	mov	r0, fp
 800ba86:	f7f4 fd5d 	bl	8000544 <__aeabi_i2d>
 800ba8a:	4632      	mov	r2, r6
 800ba8c:	463b      	mov	r3, r7
 800ba8e:	f7f5 f82b 	bl	8000ae8 <__aeabi_dcmpeq>
 800ba92:	b908      	cbnz	r0, 800ba98 <_dtoa_r+0x190>
 800ba94:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ba98:	f1bb 0f16 	cmp.w	fp, #22
 800ba9c:	d857      	bhi.n	800bb4e <_dtoa_r+0x246>
 800ba9e:	4b5b      	ldr	r3, [pc, #364]	; (800bc0c <_dtoa_r+0x304>)
 800baa0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800baa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baa8:	ec51 0b18 	vmov	r0, r1, d8
 800baac:	f7f5 f826 	bl	8000afc <__aeabi_dcmplt>
 800bab0:	2800      	cmp	r0, #0
 800bab2:	d04e      	beq.n	800bb52 <_dtoa_r+0x24a>
 800bab4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bab8:	2300      	movs	r3, #0
 800baba:	930c      	str	r3, [sp, #48]	; 0x30
 800babc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800babe:	1b5b      	subs	r3, r3, r5
 800bac0:	1e5a      	subs	r2, r3, #1
 800bac2:	bf45      	ittet	mi
 800bac4:	f1c3 0301 	rsbmi	r3, r3, #1
 800bac8:	9305      	strmi	r3, [sp, #20]
 800baca:	2300      	movpl	r3, #0
 800bacc:	2300      	movmi	r3, #0
 800bace:	9206      	str	r2, [sp, #24]
 800bad0:	bf54      	ite	pl
 800bad2:	9305      	strpl	r3, [sp, #20]
 800bad4:	9306      	strmi	r3, [sp, #24]
 800bad6:	f1bb 0f00 	cmp.w	fp, #0
 800bada:	db3c      	blt.n	800bb56 <_dtoa_r+0x24e>
 800badc:	9b06      	ldr	r3, [sp, #24]
 800bade:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800bae2:	445b      	add	r3, fp
 800bae4:	9306      	str	r3, [sp, #24]
 800bae6:	2300      	movs	r3, #0
 800bae8:	9308      	str	r3, [sp, #32]
 800baea:	9b07      	ldr	r3, [sp, #28]
 800baec:	2b09      	cmp	r3, #9
 800baee:	d868      	bhi.n	800bbc2 <_dtoa_r+0x2ba>
 800baf0:	2b05      	cmp	r3, #5
 800baf2:	bfc4      	itt	gt
 800baf4:	3b04      	subgt	r3, #4
 800baf6:	9307      	strgt	r3, [sp, #28]
 800baf8:	9b07      	ldr	r3, [sp, #28]
 800bafa:	f1a3 0302 	sub.w	r3, r3, #2
 800bafe:	bfcc      	ite	gt
 800bb00:	2500      	movgt	r5, #0
 800bb02:	2501      	movle	r5, #1
 800bb04:	2b03      	cmp	r3, #3
 800bb06:	f200 8085 	bhi.w	800bc14 <_dtoa_r+0x30c>
 800bb0a:	e8df f003 	tbb	[pc, r3]
 800bb0e:	3b2e      	.short	0x3b2e
 800bb10:	5839      	.short	0x5839
 800bb12:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800bb16:	441d      	add	r5, r3
 800bb18:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800bb1c:	2b20      	cmp	r3, #32
 800bb1e:	bfc1      	itttt	gt
 800bb20:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800bb24:	fa08 f803 	lslgt.w	r8, r8, r3
 800bb28:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800bb2c:	fa26 f303 	lsrgt.w	r3, r6, r3
 800bb30:	bfd6      	itet	le
 800bb32:	f1c3 0320 	rsble	r3, r3, #32
 800bb36:	ea48 0003 	orrgt.w	r0, r8, r3
 800bb3a:	fa06 f003 	lslle.w	r0, r6, r3
 800bb3e:	f7f4 fcf1 	bl	8000524 <__aeabi_ui2d>
 800bb42:	2201      	movs	r2, #1
 800bb44:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800bb48:	3d01      	subs	r5, #1
 800bb4a:	920e      	str	r2, [sp, #56]	; 0x38
 800bb4c:	e76f      	b.n	800ba2e <_dtoa_r+0x126>
 800bb4e:	2301      	movs	r3, #1
 800bb50:	e7b3      	b.n	800baba <_dtoa_r+0x1b2>
 800bb52:	900c      	str	r0, [sp, #48]	; 0x30
 800bb54:	e7b2      	b.n	800babc <_dtoa_r+0x1b4>
 800bb56:	9b05      	ldr	r3, [sp, #20]
 800bb58:	eba3 030b 	sub.w	r3, r3, fp
 800bb5c:	9305      	str	r3, [sp, #20]
 800bb5e:	f1cb 0300 	rsb	r3, fp, #0
 800bb62:	9308      	str	r3, [sp, #32]
 800bb64:	2300      	movs	r3, #0
 800bb66:	930b      	str	r3, [sp, #44]	; 0x2c
 800bb68:	e7bf      	b.n	800baea <_dtoa_r+0x1e2>
 800bb6a:	2300      	movs	r3, #0
 800bb6c:	9309      	str	r3, [sp, #36]	; 0x24
 800bb6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	dc52      	bgt.n	800bc1a <_dtoa_r+0x312>
 800bb74:	2301      	movs	r3, #1
 800bb76:	9301      	str	r3, [sp, #4]
 800bb78:	9304      	str	r3, [sp, #16]
 800bb7a:	461a      	mov	r2, r3
 800bb7c:	920a      	str	r2, [sp, #40]	; 0x28
 800bb7e:	e00b      	b.n	800bb98 <_dtoa_r+0x290>
 800bb80:	2301      	movs	r3, #1
 800bb82:	e7f3      	b.n	800bb6c <_dtoa_r+0x264>
 800bb84:	2300      	movs	r3, #0
 800bb86:	9309      	str	r3, [sp, #36]	; 0x24
 800bb88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bb8a:	445b      	add	r3, fp
 800bb8c:	9301      	str	r3, [sp, #4]
 800bb8e:	3301      	adds	r3, #1
 800bb90:	2b01      	cmp	r3, #1
 800bb92:	9304      	str	r3, [sp, #16]
 800bb94:	bfb8      	it	lt
 800bb96:	2301      	movlt	r3, #1
 800bb98:	69e0      	ldr	r0, [r4, #28]
 800bb9a:	2100      	movs	r1, #0
 800bb9c:	2204      	movs	r2, #4
 800bb9e:	f102 0614 	add.w	r6, r2, #20
 800bba2:	429e      	cmp	r6, r3
 800bba4:	d93d      	bls.n	800bc22 <_dtoa_r+0x31a>
 800bba6:	6041      	str	r1, [r0, #4]
 800bba8:	4620      	mov	r0, r4
 800bbaa:	f000 fd9f 	bl	800c6ec <_Balloc>
 800bbae:	9000      	str	r0, [sp, #0]
 800bbb0:	2800      	cmp	r0, #0
 800bbb2:	d139      	bne.n	800bc28 <_dtoa_r+0x320>
 800bbb4:	4b16      	ldr	r3, [pc, #88]	; (800bc10 <_dtoa_r+0x308>)
 800bbb6:	4602      	mov	r2, r0
 800bbb8:	f240 11af 	movw	r1, #431	; 0x1af
 800bbbc:	e6bd      	b.n	800b93a <_dtoa_r+0x32>
 800bbbe:	2301      	movs	r3, #1
 800bbc0:	e7e1      	b.n	800bb86 <_dtoa_r+0x27e>
 800bbc2:	2501      	movs	r5, #1
 800bbc4:	2300      	movs	r3, #0
 800bbc6:	9307      	str	r3, [sp, #28]
 800bbc8:	9509      	str	r5, [sp, #36]	; 0x24
 800bbca:	f04f 33ff 	mov.w	r3, #4294967295
 800bbce:	9301      	str	r3, [sp, #4]
 800bbd0:	9304      	str	r3, [sp, #16]
 800bbd2:	2200      	movs	r2, #0
 800bbd4:	2312      	movs	r3, #18
 800bbd6:	e7d1      	b.n	800bb7c <_dtoa_r+0x274>
 800bbd8:	636f4361 	.word	0x636f4361
 800bbdc:	3fd287a7 	.word	0x3fd287a7
 800bbe0:	8b60c8b3 	.word	0x8b60c8b3
 800bbe4:	3fc68a28 	.word	0x3fc68a28
 800bbe8:	509f79fb 	.word	0x509f79fb
 800bbec:	3fd34413 	.word	0x3fd34413
 800bbf0:	0800d8d5 	.word	0x0800d8d5
 800bbf4:	0800d8ec 	.word	0x0800d8ec
 800bbf8:	7ff00000 	.word	0x7ff00000
 800bbfc:	0800d8d1 	.word	0x0800d8d1
 800bc00:	0800d8c8 	.word	0x0800d8c8
 800bc04:	0800d8a5 	.word	0x0800d8a5
 800bc08:	3ff80000 	.word	0x3ff80000
 800bc0c:	0800d9d8 	.word	0x0800d9d8
 800bc10:	0800d944 	.word	0x0800d944
 800bc14:	2301      	movs	r3, #1
 800bc16:	9309      	str	r3, [sp, #36]	; 0x24
 800bc18:	e7d7      	b.n	800bbca <_dtoa_r+0x2c2>
 800bc1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc1c:	9301      	str	r3, [sp, #4]
 800bc1e:	9304      	str	r3, [sp, #16]
 800bc20:	e7ba      	b.n	800bb98 <_dtoa_r+0x290>
 800bc22:	3101      	adds	r1, #1
 800bc24:	0052      	lsls	r2, r2, #1
 800bc26:	e7ba      	b.n	800bb9e <_dtoa_r+0x296>
 800bc28:	69e3      	ldr	r3, [r4, #28]
 800bc2a:	9a00      	ldr	r2, [sp, #0]
 800bc2c:	601a      	str	r2, [r3, #0]
 800bc2e:	9b04      	ldr	r3, [sp, #16]
 800bc30:	2b0e      	cmp	r3, #14
 800bc32:	f200 80a8 	bhi.w	800bd86 <_dtoa_r+0x47e>
 800bc36:	2d00      	cmp	r5, #0
 800bc38:	f000 80a5 	beq.w	800bd86 <_dtoa_r+0x47e>
 800bc3c:	f1bb 0f00 	cmp.w	fp, #0
 800bc40:	dd38      	ble.n	800bcb4 <_dtoa_r+0x3ac>
 800bc42:	4bc0      	ldr	r3, [pc, #768]	; (800bf44 <_dtoa_r+0x63c>)
 800bc44:	f00b 020f 	and.w	r2, fp, #15
 800bc48:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bc4c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800bc50:	e9d3 6700 	ldrd	r6, r7, [r3]
 800bc54:	ea4f 182b 	mov.w	r8, fp, asr #4
 800bc58:	d019      	beq.n	800bc8e <_dtoa_r+0x386>
 800bc5a:	4bbb      	ldr	r3, [pc, #748]	; (800bf48 <_dtoa_r+0x640>)
 800bc5c:	ec51 0b18 	vmov	r0, r1, d8
 800bc60:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bc64:	f7f4 fe02 	bl	800086c <__aeabi_ddiv>
 800bc68:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bc6c:	f008 080f 	and.w	r8, r8, #15
 800bc70:	2503      	movs	r5, #3
 800bc72:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800bf48 <_dtoa_r+0x640>
 800bc76:	f1b8 0f00 	cmp.w	r8, #0
 800bc7a:	d10a      	bne.n	800bc92 <_dtoa_r+0x38a>
 800bc7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bc80:	4632      	mov	r2, r6
 800bc82:	463b      	mov	r3, r7
 800bc84:	f7f4 fdf2 	bl	800086c <__aeabi_ddiv>
 800bc88:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bc8c:	e02b      	b.n	800bce6 <_dtoa_r+0x3de>
 800bc8e:	2502      	movs	r5, #2
 800bc90:	e7ef      	b.n	800bc72 <_dtoa_r+0x36a>
 800bc92:	f018 0f01 	tst.w	r8, #1
 800bc96:	d008      	beq.n	800bcaa <_dtoa_r+0x3a2>
 800bc98:	4630      	mov	r0, r6
 800bc9a:	4639      	mov	r1, r7
 800bc9c:	e9d9 2300 	ldrd	r2, r3, [r9]
 800bca0:	f7f4 fcba 	bl	8000618 <__aeabi_dmul>
 800bca4:	3501      	adds	r5, #1
 800bca6:	4606      	mov	r6, r0
 800bca8:	460f      	mov	r7, r1
 800bcaa:	ea4f 0868 	mov.w	r8, r8, asr #1
 800bcae:	f109 0908 	add.w	r9, r9, #8
 800bcb2:	e7e0      	b.n	800bc76 <_dtoa_r+0x36e>
 800bcb4:	f000 809f 	beq.w	800bdf6 <_dtoa_r+0x4ee>
 800bcb8:	f1cb 0600 	rsb	r6, fp, #0
 800bcbc:	4ba1      	ldr	r3, [pc, #644]	; (800bf44 <_dtoa_r+0x63c>)
 800bcbe:	4fa2      	ldr	r7, [pc, #648]	; (800bf48 <_dtoa_r+0x640>)
 800bcc0:	f006 020f 	and.w	r2, r6, #15
 800bcc4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bcc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bccc:	ec51 0b18 	vmov	r0, r1, d8
 800bcd0:	f7f4 fca2 	bl	8000618 <__aeabi_dmul>
 800bcd4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bcd8:	1136      	asrs	r6, r6, #4
 800bcda:	2300      	movs	r3, #0
 800bcdc:	2502      	movs	r5, #2
 800bcde:	2e00      	cmp	r6, #0
 800bce0:	d17e      	bne.n	800bde0 <_dtoa_r+0x4d8>
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d1d0      	bne.n	800bc88 <_dtoa_r+0x380>
 800bce6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bce8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	f000 8084 	beq.w	800bdfa <_dtoa_r+0x4f2>
 800bcf2:	4b96      	ldr	r3, [pc, #600]	; (800bf4c <_dtoa_r+0x644>)
 800bcf4:	2200      	movs	r2, #0
 800bcf6:	4640      	mov	r0, r8
 800bcf8:	4649      	mov	r1, r9
 800bcfa:	f7f4 feff 	bl	8000afc <__aeabi_dcmplt>
 800bcfe:	2800      	cmp	r0, #0
 800bd00:	d07b      	beq.n	800bdfa <_dtoa_r+0x4f2>
 800bd02:	9b04      	ldr	r3, [sp, #16]
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d078      	beq.n	800bdfa <_dtoa_r+0x4f2>
 800bd08:	9b01      	ldr	r3, [sp, #4]
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	dd39      	ble.n	800bd82 <_dtoa_r+0x47a>
 800bd0e:	4b90      	ldr	r3, [pc, #576]	; (800bf50 <_dtoa_r+0x648>)
 800bd10:	2200      	movs	r2, #0
 800bd12:	4640      	mov	r0, r8
 800bd14:	4649      	mov	r1, r9
 800bd16:	f7f4 fc7f 	bl	8000618 <__aeabi_dmul>
 800bd1a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bd1e:	9e01      	ldr	r6, [sp, #4]
 800bd20:	f10b 37ff 	add.w	r7, fp, #4294967295
 800bd24:	3501      	adds	r5, #1
 800bd26:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800bd2a:	4628      	mov	r0, r5
 800bd2c:	f7f4 fc0a 	bl	8000544 <__aeabi_i2d>
 800bd30:	4642      	mov	r2, r8
 800bd32:	464b      	mov	r3, r9
 800bd34:	f7f4 fc70 	bl	8000618 <__aeabi_dmul>
 800bd38:	4b86      	ldr	r3, [pc, #536]	; (800bf54 <_dtoa_r+0x64c>)
 800bd3a:	2200      	movs	r2, #0
 800bd3c:	f7f4 fab6 	bl	80002ac <__adddf3>
 800bd40:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800bd44:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bd48:	9303      	str	r3, [sp, #12]
 800bd4a:	2e00      	cmp	r6, #0
 800bd4c:	d158      	bne.n	800be00 <_dtoa_r+0x4f8>
 800bd4e:	4b82      	ldr	r3, [pc, #520]	; (800bf58 <_dtoa_r+0x650>)
 800bd50:	2200      	movs	r2, #0
 800bd52:	4640      	mov	r0, r8
 800bd54:	4649      	mov	r1, r9
 800bd56:	f7f4 faa7 	bl	80002a8 <__aeabi_dsub>
 800bd5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bd5e:	4680      	mov	r8, r0
 800bd60:	4689      	mov	r9, r1
 800bd62:	f7f4 fee9 	bl	8000b38 <__aeabi_dcmpgt>
 800bd66:	2800      	cmp	r0, #0
 800bd68:	f040 8296 	bne.w	800c298 <_dtoa_r+0x990>
 800bd6c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800bd70:	4640      	mov	r0, r8
 800bd72:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bd76:	4649      	mov	r1, r9
 800bd78:	f7f4 fec0 	bl	8000afc <__aeabi_dcmplt>
 800bd7c:	2800      	cmp	r0, #0
 800bd7e:	f040 8289 	bne.w	800c294 <_dtoa_r+0x98c>
 800bd82:	ed8d 8b02 	vstr	d8, [sp, #8]
 800bd86:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	f2c0 814e 	blt.w	800c02a <_dtoa_r+0x722>
 800bd8e:	f1bb 0f0e 	cmp.w	fp, #14
 800bd92:	f300 814a 	bgt.w	800c02a <_dtoa_r+0x722>
 800bd96:	4b6b      	ldr	r3, [pc, #428]	; (800bf44 <_dtoa_r+0x63c>)
 800bd98:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800bd9c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bda0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	f280 80dc 	bge.w	800bf60 <_dtoa_r+0x658>
 800bda8:	9b04      	ldr	r3, [sp, #16]
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	f300 80d8 	bgt.w	800bf60 <_dtoa_r+0x658>
 800bdb0:	f040 826f 	bne.w	800c292 <_dtoa_r+0x98a>
 800bdb4:	4b68      	ldr	r3, [pc, #416]	; (800bf58 <_dtoa_r+0x650>)
 800bdb6:	2200      	movs	r2, #0
 800bdb8:	4640      	mov	r0, r8
 800bdba:	4649      	mov	r1, r9
 800bdbc:	f7f4 fc2c 	bl	8000618 <__aeabi_dmul>
 800bdc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bdc4:	f7f4 feae 	bl	8000b24 <__aeabi_dcmpge>
 800bdc8:	9e04      	ldr	r6, [sp, #16]
 800bdca:	4637      	mov	r7, r6
 800bdcc:	2800      	cmp	r0, #0
 800bdce:	f040 8245 	bne.w	800c25c <_dtoa_r+0x954>
 800bdd2:	9d00      	ldr	r5, [sp, #0]
 800bdd4:	2331      	movs	r3, #49	; 0x31
 800bdd6:	f805 3b01 	strb.w	r3, [r5], #1
 800bdda:	f10b 0b01 	add.w	fp, fp, #1
 800bdde:	e241      	b.n	800c264 <_dtoa_r+0x95c>
 800bde0:	07f2      	lsls	r2, r6, #31
 800bde2:	d505      	bpl.n	800bdf0 <_dtoa_r+0x4e8>
 800bde4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bde8:	f7f4 fc16 	bl	8000618 <__aeabi_dmul>
 800bdec:	3501      	adds	r5, #1
 800bdee:	2301      	movs	r3, #1
 800bdf0:	1076      	asrs	r6, r6, #1
 800bdf2:	3708      	adds	r7, #8
 800bdf4:	e773      	b.n	800bcde <_dtoa_r+0x3d6>
 800bdf6:	2502      	movs	r5, #2
 800bdf8:	e775      	b.n	800bce6 <_dtoa_r+0x3de>
 800bdfa:	9e04      	ldr	r6, [sp, #16]
 800bdfc:	465f      	mov	r7, fp
 800bdfe:	e792      	b.n	800bd26 <_dtoa_r+0x41e>
 800be00:	9900      	ldr	r1, [sp, #0]
 800be02:	4b50      	ldr	r3, [pc, #320]	; (800bf44 <_dtoa_r+0x63c>)
 800be04:	ed9d 7b02 	vldr	d7, [sp, #8]
 800be08:	4431      	add	r1, r6
 800be0a:	9102      	str	r1, [sp, #8]
 800be0c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800be0e:	eeb0 9a47 	vmov.f32	s18, s14
 800be12:	eef0 9a67 	vmov.f32	s19, s15
 800be16:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800be1a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800be1e:	2900      	cmp	r1, #0
 800be20:	d044      	beq.n	800beac <_dtoa_r+0x5a4>
 800be22:	494e      	ldr	r1, [pc, #312]	; (800bf5c <_dtoa_r+0x654>)
 800be24:	2000      	movs	r0, #0
 800be26:	f7f4 fd21 	bl	800086c <__aeabi_ddiv>
 800be2a:	ec53 2b19 	vmov	r2, r3, d9
 800be2e:	f7f4 fa3b 	bl	80002a8 <__aeabi_dsub>
 800be32:	9d00      	ldr	r5, [sp, #0]
 800be34:	ec41 0b19 	vmov	d9, r0, r1
 800be38:	4649      	mov	r1, r9
 800be3a:	4640      	mov	r0, r8
 800be3c:	f7f4 fe9c 	bl	8000b78 <__aeabi_d2iz>
 800be40:	4606      	mov	r6, r0
 800be42:	f7f4 fb7f 	bl	8000544 <__aeabi_i2d>
 800be46:	4602      	mov	r2, r0
 800be48:	460b      	mov	r3, r1
 800be4a:	4640      	mov	r0, r8
 800be4c:	4649      	mov	r1, r9
 800be4e:	f7f4 fa2b 	bl	80002a8 <__aeabi_dsub>
 800be52:	3630      	adds	r6, #48	; 0x30
 800be54:	f805 6b01 	strb.w	r6, [r5], #1
 800be58:	ec53 2b19 	vmov	r2, r3, d9
 800be5c:	4680      	mov	r8, r0
 800be5e:	4689      	mov	r9, r1
 800be60:	f7f4 fe4c 	bl	8000afc <__aeabi_dcmplt>
 800be64:	2800      	cmp	r0, #0
 800be66:	d164      	bne.n	800bf32 <_dtoa_r+0x62a>
 800be68:	4642      	mov	r2, r8
 800be6a:	464b      	mov	r3, r9
 800be6c:	4937      	ldr	r1, [pc, #220]	; (800bf4c <_dtoa_r+0x644>)
 800be6e:	2000      	movs	r0, #0
 800be70:	f7f4 fa1a 	bl	80002a8 <__aeabi_dsub>
 800be74:	ec53 2b19 	vmov	r2, r3, d9
 800be78:	f7f4 fe40 	bl	8000afc <__aeabi_dcmplt>
 800be7c:	2800      	cmp	r0, #0
 800be7e:	f040 80b6 	bne.w	800bfee <_dtoa_r+0x6e6>
 800be82:	9b02      	ldr	r3, [sp, #8]
 800be84:	429d      	cmp	r5, r3
 800be86:	f43f af7c 	beq.w	800bd82 <_dtoa_r+0x47a>
 800be8a:	4b31      	ldr	r3, [pc, #196]	; (800bf50 <_dtoa_r+0x648>)
 800be8c:	ec51 0b19 	vmov	r0, r1, d9
 800be90:	2200      	movs	r2, #0
 800be92:	f7f4 fbc1 	bl	8000618 <__aeabi_dmul>
 800be96:	4b2e      	ldr	r3, [pc, #184]	; (800bf50 <_dtoa_r+0x648>)
 800be98:	ec41 0b19 	vmov	d9, r0, r1
 800be9c:	2200      	movs	r2, #0
 800be9e:	4640      	mov	r0, r8
 800bea0:	4649      	mov	r1, r9
 800bea2:	f7f4 fbb9 	bl	8000618 <__aeabi_dmul>
 800bea6:	4680      	mov	r8, r0
 800bea8:	4689      	mov	r9, r1
 800beaa:	e7c5      	b.n	800be38 <_dtoa_r+0x530>
 800beac:	ec51 0b17 	vmov	r0, r1, d7
 800beb0:	f7f4 fbb2 	bl	8000618 <__aeabi_dmul>
 800beb4:	9b02      	ldr	r3, [sp, #8]
 800beb6:	9d00      	ldr	r5, [sp, #0]
 800beb8:	930f      	str	r3, [sp, #60]	; 0x3c
 800beba:	ec41 0b19 	vmov	d9, r0, r1
 800bebe:	4649      	mov	r1, r9
 800bec0:	4640      	mov	r0, r8
 800bec2:	f7f4 fe59 	bl	8000b78 <__aeabi_d2iz>
 800bec6:	4606      	mov	r6, r0
 800bec8:	f7f4 fb3c 	bl	8000544 <__aeabi_i2d>
 800becc:	3630      	adds	r6, #48	; 0x30
 800bece:	4602      	mov	r2, r0
 800bed0:	460b      	mov	r3, r1
 800bed2:	4640      	mov	r0, r8
 800bed4:	4649      	mov	r1, r9
 800bed6:	f7f4 f9e7 	bl	80002a8 <__aeabi_dsub>
 800beda:	f805 6b01 	strb.w	r6, [r5], #1
 800bede:	9b02      	ldr	r3, [sp, #8]
 800bee0:	429d      	cmp	r5, r3
 800bee2:	4680      	mov	r8, r0
 800bee4:	4689      	mov	r9, r1
 800bee6:	f04f 0200 	mov.w	r2, #0
 800beea:	d124      	bne.n	800bf36 <_dtoa_r+0x62e>
 800beec:	4b1b      	ldr	r3, [pc, #108]	; (800bf5c <_dtoa_r+0x654>)
 800beee:	ec51 0b19 	vmov	r0, r1, d9
 800bef2:	f7f4 f9db 	bl	80002ac <__adddf3>
 800bef6:	4602      	mov	r2, r0
 800bef8:	460b      	mov	r3, r1
 800befa:	4640      	mov	r0, r8
 800befc:	4649      	mov	r1, r9
 800befe:	f7f4 fe1b 	bl	8000b38 <__aeabi_dcmpgt>
 800bf02:	2800      	cmp	r0, #0
 800bf04:	d173      	bne.n	800bfee <_dtoa_r+0x6e6>
 800bf06:	ec53 2b19 	vmov	r2, r3, d9
 800bf0a:	4914      	ldr	r1, [pc, #80]	; (800bf5c <_dtoa_r+0x654>)
 800bf0c:	2000      	movs	r0, #0
 800bf0e:	f7f4 f9cb 	bl	80002a8 <__aeabi_dsub>
 800bf12:	4602      	mov	r2, r0
 800bf14:	460b      	mov	r3, r1
 800bf16:	4640      	mov	r0, r8
 800bf18:	4649      	mov	r1, r9
 800bf1a:	f7f4 fdef 	bl	8000afc <__aeabi_dcmplt>
 800bf1e:	2800      	cmp	r0, #0
 800bf20:	f43f af2f 	beq.w	800bd82 <_dtoa_r+0x47a>
 800bf24:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800bf26:	1e6b      	subs	r3, r5, #1
 800bf28:	930f      	str	r3, [sp, #60]	; 0x3c
 800bf2a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800bf2e:	2b30      	cmp	r3, #48	; 0x30
 800bf30:	d0f8      	beq.n	800bf24 <_dtoa_r+0x61c>
 800bf32:	46bb      	mov	fp, r7
 800bf34:	e04a      	b.n	800bfcc <_dtoa_r+0x6c4>
 800bf36:	4b06      	ldr	r3, [pc, #24]	; (800bf50 <_dtoa_r+0x648>)
 800bf38:	f7f4 fb6e 	bl	8000618 <__aeabi_dmul>
 800bf3c:	4680      	mov	r8, r0
 800bf3e:	4689      	mov	r9, r1
 800bf40:	e7bd      	b.n	800bebe <_dtoa_r+0x5b6>
 800bf42:	bf00      	nop
 800bf44:	0800d9d8 	.word	0x0800d9d8
 800bf48:	0800d9b0 	.word	0x0800d9b0
 800bf4c:	3ff00000 	.word	0x3ff00000
 800bf50:	40240000 	.word	0x40240000
 800bf54:	401c0000 	.word	0x401c0000
 800bf58:	40140000 	.word	0x40140000
 800bf5c:	3fe00000 	.word	0x3fe00000
 800bf60:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800bf64:	9d00      	ldr	r5, [sp, #0]
 800bf66:	4642      	mov	r2, r8
 800bf68:	464b      	mov	r3, r9
 800bf6a:	4630      	mov	r0, r6
 800bf6c:	4639      	mov	r1, r7
 800bf6e:	f7f4 fc7d 	bl	800086c <__aeabi_ddiv>
 800bf72:	f7f4 fe01 	bl	8000b78 <__aeabi_d2iz>
 800bf76:	9001      	str	r0, [sp, #4]
 800bf78:	f7f4 fae4 	bl	8000544 <__aeabi_i2d>
 800bf7c:	4642      	mov	r2, r8
 800bf7e:	464b      	mov	r3, r9
 800bf80:	f7f4 fb4a 	bl	8000618 <__aeabi_dmul>
 800bf84:	4602      	mov	r2, r0
 800bf86:	460b      	mov	r3, r1
 800bf88:	4630      	mov	r0, r6
 800bf8a:	4639      	mov	r1, r7
 800bf8c:	f7f4 f98c 	bl	80002a8 <__aeabi_dsub>
 800bf90:	9e01      	ldr	r6, [sp, #4]
 800bf92:	9f04      	ldr	r7, [sp, #16]
 800bf94:	3630      	adds	r6, #48	; 0x30
 800bf96:	f805 6b01 	strb.w	r6, [r5], #1
 800bf9a:	9e00      	ldr	r6, [sp, #0]
 800bf9c:	1bae      	subs	r6, r5, r6
 800bf9e:	42b7      	cmp	r7, r6
 800bfa0:	4602      	mov	r2, r0
 800bfa2:	460b      	mov	r3, r1
 800bfa4:	d134      	bne.n	800c010 <_dtoa_r+0x708>
 800bfa6:	f7f4 f981 	bl	80002ac <__adddf3>
 800bfaa:	4642      	mov	r2, r8
 800bfac:	464b      	mov	r3, r9
 800bfae:	4606      	mov	r6, r0
 800bfb0:	460f      	mov	r7, r1
 800bfb2:	f7f4 fdc1 	bl	8000b38 <__aeabi_dcmpgt>
 800bfb6:	b9c8      	cbnz	r0, 800bfec <_dtoa_r+0x6e4>
 800bfb8:	4642      	mov	r2, r8
 800bfba:	464b      	mov	r3, r9
 800bfbc:	4630      	mov	r0, r6
 800bfbe:	4639      	mov	r1, r7
 800bfc0:	f7f4 fd92 	bl	8000ae8 <__aeabi_dcmpeq>
 800bfc4:	b110      	cbz	r0, 800bfcc <_dtoa_r+0x6c4>
 800bfc6:	9b01      	ldr	r3, [sp, #4]
 800bfc8:	07db      	lsls	r3, r3, #31
 800bfca:	d40f      	bmi.n	800bfec <_dtoa_r+0x6e4>
 800bfcc:	4651      	mov	r1, sl
 800bfce:	4620      	mov	r0, r4
 800bfd0:	f000 fbcc 	bl	800c76c <_Bfree>
 800bfd4:	2300      	movs	r3, #0
 800bfd6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bfd8:	702b      	strb	r3, [r5, #0]
 800bfda:	f10b 0301 	add.w	r3, fp, #1
 800bfde:	6013      	str	r3, [r2, #0]
 800bfe0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	f43f ace2 	beq.w	800b9ac <_dtoa_r+0xa4>
 800bfe8:	601d      	str	r5, [r3, #0]
 800bfea:	e4df      	b.n	800b9ac <_dtoa_r+0xa4>
 800bfec:	465f      	mov	r7, fp
 800bfee:	462b      	mov	r3, r5
 800bff0:	461d      	mov	r5, r3
 800bff2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bff6:	2a39      	cmp	r2, #57	; 0x39
 800bff8:	d106      	bne.n	800c008 <_dtoa_r+0x700>
 800bffa:	9a00      	ldr	r2, [sp, #0]
 800bffc:	429a      	cmp	r2, r3
 800bffe:	d1f7      	bne.n	800bff0 <_dtoa_r+0x6e8>
 800c000:	9900      	ldr	r1, [sp, #0]
 800c002:	2230      	movs	r2, #48	; 0x30
 800c004:	3701      	adds	r7, #1
 800c006:	700a      	strb	r2, [r1, #0]
 800c008:	781a      	ldrb	r2, [r3, #0]
 800c00a:	3201      	adds	r2, #1
 800c00c:	701a      	strb	r2, [r3, #0]
 800c00e:	e790      	b.n	800bf32 <_dtoa_r+0x62a>
 800c010:	4ba3      	ldr	r3, [pc, #652]	; (800c2a0 <_dtoa_r+0x998>)
 800c012:	2200      	movs	r2, #0
 800c014:	f7f4 fb00 	bl	8000618 <__aeabi_dmul>
 800c018:	2200      	movs	r2, #0
 800c01a:	2300      	movs	r3, #0
 800c01c:	4606      	mov	r6, r0
 800c01e:	460f      	mov	r7, r1
 800c020:	f7f4 fd62 	bl	8000ae8 <__aeabi_dcmpeq>
 800c024:	2800      	cmp	r0, #0
 800c026:	d09e      	beq.n	800bf66 <_dtoa_r+0x65e>
 800c028:	e7d0      	b.n	800bfcc <_dtoa_r+0x6c4>
 800c02a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c02c:	2a00      	cmp	r2, #0
 800c02e:	f000 80ca 	beq.w	800c1c6 <_dtoa_r+0x8be>
 800c032:	9a07      	ldr	r2, [sp, #28]
 800c034:	2a01      	cmp	r2, #1
 800c036:	f300 80ad 	bgt.w	800c194 <_dtoa_r+0x88c>
 800c03a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c03c:	2a00      	cmp	r2, #0
 800c03e:	f000 80a5 	beq.w	800c18c <_dtoa_r+0x884>
 800c042:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c046:	9e08      	ldr	r6, [sp, #32]
 800c048:	9d05      	ldr	r5, [sp, #20]
 800c04a:	9a05      	ldr	r2, [sp, #20]
 800c04c:	441a      	add	r2, r3
 800c04e:	9205      	str	r2, [sp, #20]
 800c050:	9a06      	ldr	r2, [sp, #24]
 800c052:	2101      	movs	r1, #1
 800c054:	441a      	add	r2, r3
 800c056:	4620      	mov	r0, r4
 800c058:	9206      	str	r2, [sp, #24]
 800c05a:	f000 fc3d 	bl	800c8d8 <__i2b>
 800c05e:	4607      	mov	r7, r0
 800c060:	b165      	cbz	r5, 800c07c <_dtoa_r+0x774>
 800c062:	9b06      	ldr	r3, [sp, #24]
 800c064:	2b00      	cmp	r3, #0
 800c066:	dd09      	ble.n	800c07c <_dtoa_r+0x774>
 800c068:	42ab      	cmp	r3, r5
 800c06a:	9a05      	ldr	r2, [sp, #20]
 800c06c:	bfa8      	it	ge
 800c06e:	462b      	movge	r3, r5
 800c070:	1ad2      	subs	r2, r2, r3
 800c072:	9205      	str	r2, [sp, #20]
 800c074:	9a06      	ldr	r2, [sp, #24]
 800c076:	1aed      	subs	r5, r5, r3
 800c078:	1ad3      	subs	r3, r2, r3
 800c07a:	9306      	str	r3, [sp, #24]
 800c07c:	9b08      	ldr	r3, [sp, #32]
 800c07e:	b1f3      	cbz	r3, 800c0be <_dtoa_r+0x7b6>
 800c080:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c082:	2b00      	cmp	r3, #0
 800c084:	f000 80a3 	beq.w	800c1ce <_dtoa_r+0x8c6>
 800c088:	2e00      	cmp	r6, #0
 800c08a:	dd10      	ble.n	800c0ae <_dtoa_r+0x7a6>
 800c08c:	4639      	mov	r1, r7
 800c08e:	4632      	mov	r2, r6
 800c090:	4620      	mov	r0, r4
 800c092:	f000 fce1 	bl	800ca58 <__pow5mult>
 800c096:	4652      	mov	r2, sl
 800c098:	4601      	mov	r1, r0
 800c09a:	4607      	mov	r7, r0
 800c09c:	4620      	mov	r0, r4
 800c09e:	f000 fc31 	bl	800c904 <__multiply>
 800c0a2:	4651      	mov	r1, sl
 800c0a4:	4680      	mov	r8, r0
 800c0a6:	4620      	mov	r0, r4
 800c0a8:	f000 fb60 	bl	800c76c <_Bfree>
 800c0ac:	46c2      	mov	sl, r8
 800c0ae:	9b08      	ldr	r3, [sp, #32]
 800c0b0:	1b9a      	subs	r2, r3, r6
 800c0b2:	d004      	beq.n	800c0be <_dtoa_r+0x7b6>
 800c0b4:	4651      	mov	r1, sl
 800c0b6:	4620      	mov	r0, r4
 800c0b8:	f000 fcce 	bl	800ca58 <__pow5mult>
 800c0bc:	4682      	mov	sl, r0
 800c0be:	2101      	movs	r1, #1
 800c0c0:	4620      	mov	r0, r4
 800c0c2:	f000 fc09 	bl	800c8d8 <__i2b>
 800c0c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	4606      	mov	r6, r0
 800c0cc:	f340 8081 	ble.w	800c1d2 <_dtoa_r+0x8ca>
 800c0d0:	461a      	mov	r2, r3
 800c0d2:	4601      	mov	r1, r0
 800c0d4:	4620      	mov	r0, r4
 800c0d6:	f000 fcbf 	bl	800ca58 <__pow5mult>
 800c0da:	9b07      	ldr	r3, [sp, #28]
 800c0dc:	2b01      	cmp	r3, #1
 800c0de:	4606      	mov	r6, r0
 800c0e0:	dd7a      	ble.n	800c1d8 <_dtoa_r+0x8d0>
 800c0e2:	f04f 0800 	mov.w	r8, #0
 800c0e6:	6933      	ldr	r3, [r6, #16]
 800c0e8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c0ec:	6918      	ldr	r0, [r3, #16]
 800c0ee:	f000 fba5 	bl	800c83c <__hi0bits>
 800c0f2:	f1c0 0020 	rsb	r0, r0, #32
 800c0f6:	9b06      	ldr	r3, [sp, #24]
 800c0f8:	4418      	add	r0, r3
 800c0fa:	f010 001f 	ands.w	r0, r0, #31
 800c0fe:	f000 8094 	beq.w	800c22a <_dtoa_r+0x922>
 800c102:	f1c0 0320 	rsb	r3, r0, #32
 800c106:	2b04      	cmp	r3, #4
 800c108:	f340 8085 	ble.w	800c216 <_dtoa_r+0x90e>
 800c10c:	9b05      	ldr	r3, [sp, #20]
 800c10e:	f1c0 001c 	rsb	r0, r0, #28
 800c112:	4403      	add	r3, r0
 800c114:	9305      	str	r3, [sp, #20]
 800c116:	9b06      	ldr	r3, [sp, #24]
 800c118:	4403      	add	r3, r0
 800c11a:	4405      	add	r5, r0
 800c11c:	9306      	str	r3, [sp, #24]
 800c11e:	9b05      	ldr	r3, [sp, #20]
 800c120:	2b00      	cmp	r3, #0
 800c122:	dd05      	ble.n	800c130 <_dtoa_r+0x828>
 800c124:	4651      	mov	r1, sl
 800c126:	461a      	mov	r2, r3
 800c128:	4620      	mov	r0, r4
 800c12a:	f000 fcef 	bl	800cb0c <__lshift>
 800c12e:	4682      	mov	sl, r0
 800c130:	9b06      	ldr	r3, [sp, #24]
 800c132:	2b00      	cmp	r3, #0
 800c134:	dd05      	ble.n	800c142 <_dtoa_r+0x83a>
 800c136:	4631      	mov	r1, r6
 800c138:	461a      	mov	r2, r3
 800c13a:	4620      	mov	r0, r4
 800c13c:	f000 fce6 	bl	800cb0c <__lshift>
 800c140:	4606      	mov	r6, r0
 800c142:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c144:	2b00      	cmp	r3, #0
 800c146:	d072      	beq.n	800c22e <_dtoa_r+0x926>
 800c148:	4631      	mov	r1, r6
 800c14a:	4650      	mov	r0, sl
 800c14c:	f000 fd4a 	bl	800cbe4 <__mcmp>
 800c150:	2800      	cmp	r0, #0
 800c152:	da6c      	bge.n	800c22e <_dtoa_r+0x926>
 800c154:	2300      	movs	r3, #0
 800c156:	4651      	mov	r1, sl
 800c158:	220a      	movs	r2, #10
 800c15a:	4620      	mov	r0, r4
 800c15c:	f000 fb28 	bl	800c7b0 <__multadd>
 800c160:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c162:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c166:	4682      	mov	sl, r0
 800c168:	2b00      	cmp	r3, #0
 800c16a:	f000 81b0 	beq.w	800c4ce <_dtoa_r+0xbc6>
 800c16e:	2300      	movs	r3, #0
 800c170:	4639      	mov	r1, r7
 800c172:	220a      	movs	r2, #10
 800c174:	4620      	mov	r0, r4
 800c176:	f000 fb1b 	bl	800c7b0 <__multadd>
 800c17a:	9b01      	ldr	r3, [sp, #4]
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	4607      	mov	r7, r0
 800c180:	f300 8096 	bgt.w	800c2b0 <_dtoa_r+0x9a8>
 800c184:	9b07      	ldr	r3, [sp, #28]
 800c186:	2b02      	cmp	r3, #2
 800c188:	dc59      	bgt.n	800c23e <_dtoa_r+0x936>
 800c18a:	e091      	b.n	800c2b0 <_dtoa_r+0x9a8>
 800c18c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c18e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c192:	e758      	b.n	800c046 <_dtoa_r+0x73e>
 800c194:	9b04      	ldr	r3, [sp, #16]
 800c196:	1e5e      	subs	r6, r3, #1
 800c198:	9b08      	ldr	r3, [sp, #32]
 800c19a:	42b3      	cmp	r3, r6
 800c19c:	bfbf      	itttt	lt
 800c19e:	9b08      	ldrlt	r3, [sp, #32]
 800c1a0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800c1a2:	9608      	strlt	r6, [sp, #32]
 800c1a4:	1af3      	sublt	r3, r6, r3
 800c1a6:	bfb4      	ite	lt
 800c1a8:	18d2      	addlt	r2, r2, r3
 800c1aa:	1b9e      	subge	r6, r3, r6
 800c1ac:	9b04      	ldr	r3, [sp, #16]
 800c1ae:	bfbc      	itt	lt
 800c1b0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800c1b2:	2600      	movlt	r6, #0
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	bfb7      	itett	lt
 800c1b8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800c1bc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800c1c0:	1a9d      	sublt	r5, r3, r2
 800c1c2:	2300      	movlt	r3, #0
 800c1c4:	e741      	b.n	800c04a <_dtoa_r+0x742>
 800c1c6:	9e08      	ldr	r6, [sp, #32]
 800c1c8:	9d05      	ldr	r5, [sp, #20]
 800c1ca:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c1cc:	e748      	b.n	800c060 <_dtoa_r+0x758>
 800c1ce:	9a08      	ldr	r2, [sp, #32]
 800c1d0:	e770      	b.n	800c0b4 <_dtoa_r+0x7ac>
 800c1d2:	9b07      	ldr	r3, [sp, #28]
 800c1d4:	2b01      	cmp	r3, #1
 800c1d6:	dc19      	bgt.n	800c20c <_dtoa_r+0x904>
 800c1d8:	9b02      	ldr	r3, [sp, #8]
 800c1da:	b9bb      	cbnz	r3, 800c20c <_dtoa_r+0x904>
 800c1dc:	9b03      	ldr	r3, [sp, #12]
 800c1de:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c1e2:	b99b      	cbnz	r3, 800c20c <_dtoa_r+0x904>
 800c1e4:	9b03      	ldr	r3, [sp, #12]
 800c1e6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c1ea:	0d1b      	lsrs	r3, r3, #20
 800c1ec:	051b      	lsls	r3, r3, #20
 800c1ee:	b183      	cbz	r3, 800c212 <_dtoa_r+0x90a>
 800c1f0:	9b05      	ldr	r3, [sp, #20]
 800c1f2:	3301      	adds	r3, #1
 800c1f4:	9305      	str	r3, [sp, #20]
 800c1f6:	9b06      	ldr	r3, [sp, #24]
 800c1f8:	3301      	adds	r3, #1
 800c1fa:	9306      	str	r3, [sp, #24]
 800c1fc:	f04f 0801 	mov.w	r8, #1
 800c200:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c202:	2b00      	cmp	r3, #0
 800c204:	f47f af6f 	bne.w	800c0e6 <_dtoa_r+0x7de>
 800c208:	2001      	movs	r0, #1
 800c20a:	e774      	b.n	800c0f6 <_dtoa_r+0x7ee>
 800c20c:	f04f 0800 	mov.w	r8, #0
 800c210:	e7f6      	b.n	800c200 <_dtoa_r+0x8f8>
 800c212:	4698      	mov	r8, r3
 800c214:	e7f4      	b.n	800c200 <_dtoa_r+0x8f8>
 800c216:	d082      	beq.n	800c11e <_dtoa_r+0x816>
 800c218:	9a05      	ldr	r2, [sp, #20]
 800c21a:	331c      	adds	r3, #28
 800c21c:	441a      	add	r2, r3
 800c21e:	9205      	str	r2, [sp, #20]
 800c220:	9a06      	ldr	r2, [sp, #24]
 800c222:	441a      	add	r2, r3
 800c224:	441d      	add	r5, r3
 800c226:	9206      	str	r2, [sp, #24]
 800c228:	e779      	b.n	800c11e <_dtoa_r+0x816>
 800c22a:	4603      	mov	r3, r0
 800c22c:	e7f4      	b.n	800c218 <_dtoa_r+0x910>
 800c22e:	9b04      	ldr	r3, [sp, #16]
 800c230:	2b00      	cmp	r3, #0
 800c232:	dc37      	bgt.n	800c2a4 <_dtoa_r+0x99c>
 800c234:	9b07      	ldr	r3, [sp, #28]
 800c236:	2b02      	cmp	r3, #2
 800c238:	dd34      	ble.n	800c2a4 <_dtoa_r+0x99c>
 800c23a:	9b04      	ldr	r3, [sp, #16]
 800c23c:	9301      	str	r3, [sp, #4]
 800c23e:	9b01      	ldr	r3, [sp, #4]
 800c240:	b963      	cbnz	r3, 800c25c <_dtoa_r+0x954>
 800c242:	4631      	mov	r1, r6
 800c244:	2205      	movs	r2, #5
 800c246:	4620      	mov	r0, r4
 800c248:	f000 fab2 	bl	800c7b0 <__multadd>
 800c24c:	4601      	mov	r1, r0
 800c24e:	4606      	mov	r6, r0
 800c250:	4650      	mov	r0, sl
 800c252:	f000 fcc7 	bl	800cbe4 <__mcmp>
 800c256:	2800      	cmp	r0, #0
 800c258:	f73f adbb 	bgt.w	800bdd2 <_dtoa_r+0x4ca>
 800c25c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c25e:	9d00      	ldr	r5, [sp, #0]
 800c260:	ea6f 0b03 	mvn.w	fp, r3
 800c264:	f04f 0800 	mov.w	r8, #0
 800c268:	4631      	mov	r1, r6
 800c26a:	4620      	mov	r0, r4
 800c26c:	f000 fa7e 	bl	800c76c <_Bfree>
 800c270:	2f00      	cmp	r7, #0
 800c272:	f43f aeab 	beq.w	800bfcc <_dtoa_r+0x6c4>
 800c276:	f1b8 0f00 	cmp.w	r8, #0
 800c27a:	d005      	beq.n	800c288 <_dtoa_r+0x980>
 800c27c:	45b8      	cmp	r8, r7
 800c27e:	d003      	beq.n	800c288 <_dtoa_r+0x980>
 800c280:	4641      	mov	r1, r8
 800c282:	4620      	mov	r0, r4
 800c284:	f000 fa72 	bl	800c76c <_Bfree>
 800c288:	4639      	mov	r1, r7
 800c28a:	4620      	mov	r0, r4
 800c28c:	f000 fa6e 	bl	800c76c <_Bfree>
 800c290:	e69c      	b.n	800bfcc <_dtoa_r+0x6c4>
 800c292:	2600      	movs	r6, #0
 800c294:	4637      	mov	r7, r6
 800c296:	e7e1      	b.n	800c25c <_dtoa_r+0x954>
 800c298:	46bb      	mov	fp, r7
 800c29a:	4637      	mov	r7, r6
 800c29c:	e599      	b.n	800bdd2 <_dtoa_r+0x4ca>
 800c29e:	bf00      	nop
 800c2a0:	40240000 	.word	0x40240000
 800c2a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	f000 80c8 	beq.w	800c43c <_dtoa_r+0xb34>
 800c2ac:	9b04      	ldr	r3, [sp, #16]
 800c2ae:	9301      	str	r3, [sp, #4]
 800c2b0:	2d00      	cmp	r5, #0
 800c2b2:	dd05      	ble.n	800c2c0 <_dtoa_r+0x9b8>
 800c2b4:	4639      	mov	r1, r7
 800c2b6:	462a      	mov	r2, r5
 800c2b8:	4620      	mov	r0, r4
 800c2ba:	f000 fc27 	bl	800cb0c <__lshift>
 800c2be:	4607      	mov	r7, r0
 800c2c0:	f1b8 0f00 	cmp.w	r8, #0
 800c2c4:	d05b      	beq.n	800c37e <_dtoa_r+0xa76>
 800c2c6:	6879      	ldr	r1, [r7, #4]
 800c2c8:	4620      	mov	r0, r4
 800c2ca:	f000 fa0f 	bl	800c6ec <_Balloc>
 800c2ce:	4605      	mov	r5, r0
 800c2d0:	b928      	cbnz	r0, 800c2de <_dtoa_r+0x9d6>
 800c2d2:	4b83      	ldr	r3, [pc, #524]	; (800c4e0 <_dtoa_r+0xbd8>)
 800c2d4:	4602      	mov	r2, r0
 800c2d6:	f240 21ef 	movw	r1, #751	; 0x2ef
 800c2da:	f7ff bb2e 	b.w	800b93a <_dtoa_r+0x32>
 800c2de:	693a      	ldr	r2, [r7, #16]
 800c2e0:	3202      	adds	r2, #2
 800c2e2:	0092      	lsls	r2, r2, #2
 800c2e4:	f107 010c 	add.w	r1, r7, #12
 800c2e8:	300c      	adds	r0, #12
 800c2ea:	f7ff fa74 	bl	800b7d6 <memcpy>
 800c2ee:	2201      	movs	r2, #1
 800c2f0:	4629      	mov	r1, r5
 800c2f2:	4620      	mov	r0, r4
 800c2f4:	f000 fc0a 	bl	800cb0c <__lshift>
 800c2f8:	9b00      	ldr	r3, [sp, #0]
 800c2fa:	3301      	adds	r3, #1
 800c2fc:	9304      	str	r3, [sp, #16]
 800c2fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c302:	4413      	add	r3, r2
 800c304:	9308      	str	r3, [sp, #32]
 800c306:	9b02      	ldr	r3, [sp, #8]
 800c308:	f003 0301 	and.w	r3, r3, #1
 800c30c:	46b8      	mov	r8, r7
 800c30e:	9306      	str	r3, [sp, #24]
 800c310:	4607      	mov	r7, r0
 800c312:	9b04      	ldr	r3, [sp, #16]
 800c314:	4631      	mov	r1, r6
 800c316:	3b01      	subs	r3, #1
 800c318:	4650      	mov	r0, sl
 800c31a:	9301      	str	r3, [sp, #4]
 800c31c:	f7ff fa69 	bl	800b7f2 <quorem>
 800c320:	4641      	mov	r1, r8
 800c322:	9002      	str	r0, [sp, #8]
 800c324:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c328:	4650      	mov	r0, sl
 800c32a:	f000 fc5b 	bl	800cbe4 <__mcmp>
 800c32e:	463a      	mov	r2, r7
 800c330:	9005      	str	r0, [sp, #20]
 800c332:	4631      	mov	r1, r6
 800c334:	4620      	mov	r0, r4
 800c336:	f000 fc71 	bl	800cc1c <__mdiff>
 800c33a:	68c2      	ldr	r2, [r0, #12]
 800c33c:	4605      	mov	r5, r0
 800c33e:	bb02      	cbnz	r2, 800c382 <_dtoa_r+0xa7a>
 800c340:	4601      	mov	r1, r0
 800c342:	4650      	mov	r0, sl
 800c344:	f000 fc4e 	bl	800cbe4 <__mcmp>
 800c348:	4602      	mov	r2, r0
 800c34a:	4629      	mov	r1, r5
 800c34c:	4620      	mov	r0, r4
 800c34e:	9209      	str	r2, [sp, #36]	; 0x24
 800c350:	f000 fa0c 	bl	800c76c <_Bfree>
 800c354:	9b07      	ldr	r3, [sp, #28]
 800c356:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c358:	9d04      	ldr	r5, [sp, #16]
 800c35a:	ea43 0102 	orr.w	r1, r3, r2
 800c35e:	9b06      	ldr	r3, [sp, #24]
 800c360:	4319      	orrs	r1, r3
 800c362:	d110      	bne.n	800c386 <_dtoa_r+0xa7e>
 800c364:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c368:	d029      	beq.n	800c3be <_dtoa_r+0xab6>
 800c36a:	9b05      	ldr	r3, [sp, #20]
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	dd02      	ble.n	800c376 <_dtoa_r+0xa6e>
 800c370:	9b02      	ldr	r3, [sp, #8]
 800c372:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800c376:	9b01      	ldr	r3, [sp, #4]
 800c378:	f883 9000 	strb.w	r9, [r3]
 800c37c:	e774      	b.n	800c268 <_dtoa_r+0x960>
 800c37e:	4638      	mov	r0, r7
 800c380:	e7ba      	b.n	800c2f8 <_dtoa_r+0x9f0>
 800c382:	2201      	movs	r2, #1
 800c384:	e7e1      	b.n	800c34a <_dtoa_r+0xa42>
 800c386:	9b05      	ldr	r3, [sp, #20]
 800c388:	2b00      	cmp	r3, #0
 800c38a:	db04      	blt.n	800c396 <_dtoa_r+0xa8e>
 800c38c:	9907      	ldr	r1, [sp, #28]
 800c38e:	430b      	orrs	r3, r1
 800c390:	9906      	ldr	r1, [sp, #24]
 800c392:	430b      	orrs	r3, r1
 800c394:	d120      	bne.n	800c3d8 <_dtoa_r+0xad0>
 800c396:	2a00      	cmp	r2, #0
 800c398:	dded      	ble.n	800c376 <_dtoa_r+0xa6e>
 800c39a:	4651      	mov	r1, sl
 800c39c:	2201      	movs	r2, #1
 800c39e:	4620      	mov	r0, r4
 800c3a0:	f000 fbb4 	bl	800cb0c <__lshift>
 800c3a4:	4631      	mov	r1, r6
 800c3a6:	4682      	mov	sl, r0
 800c3a8:	f000 fc1c 	bl	800cbe4 <__mcmp>
 800c3ac:	2800      	cmp	r0, #0
 800c3ae:	dc03      	bgt.n	800c3b8 <_dtoa_r+0xab0>
 800c3b0:	d1e1      	bne.n	800c376 <_dtoa_r+0xa6e>
 800c3b2:	f019 0f01 	tst.w	r9, #1
 800c3b6:	d0de      	beq.n	800c376 <_dtoa_r+0xa6e>
 800c3b8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c3bc:	d1d8      	bne.n	800c370 <_dtoa_r+0xa68>
 800c3be:	9a01      	ldr	r2, [sp, #4]
 800c3c0:	2339      	movs	r3, #57	; 0x39
 800c3c2:	7013      	strb	r3, [r2, #0]
 800c3c4:	462b      	mov	r3, r5
 800c3c6:	461d      	mov	r5, r3
 800c3c8:	3b01      	subs	r3, #1
 800c3ca:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c3ce:	2a39      	cmp	r2, #57	; 0x39
 800c3d0:	d06c      	beq.n	800c4ac <_dtoa_r+0xba4>
 800c3d2:	3201      	adds	r2, #1
 800c3d4:	701a      	strb	r2, [r3, #0]
 800c3d6:	e747      	b.n	800c268 <_dtoa_r+0x960>
 800c3d8:	2a00      	cmp	r2, #0
 800c3da:	dd07      	ble.n	800c3ec <_dtoa_r+0xae4>
 800c3dc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c3e0:	d0ed      	beq.n	800c3be <_dtoa_r+0xab6>
 800c3e2:	9a01      	ldr	r2, [sp, #4]
 800c3e4:	f109 0301 	add.w	r3, r9, #1
 800c3e8:	7013      	strb	r3, [r2, #0]
 800c3ea:	e73d      	b.n	800c268 <_dtoa_r+0x960>
 800c3ec:	9b04      	ldr	r3, [sp, #16]
 800c3ee:	9a08      	ldr	r2, [sp, #32]
 800c3f0:	f803 9c01 	strb.w	r9, [r3, #-1]
 800c3f4:	4293      	cmp	r3, r2
 800c3f6:	d043      	beq.n	800c480 <_dtoa_r+0xb78>
 800c3f8:	4651      	mov	r1, sl
 800c3fa:	2300      	movs	r3, #0
 800c3fc:	220a      	movs	r2, #10
 800c3fe:	4620      	mov	r0, r4
 800c400:	f000 f9d6 	bl	800c7b0 <__multadd>
 800c404:	45b8      	cmp	r8, r7
 800c406:	4682      	mov	sl, r0
 800c408:	f04f 0300 	mov.w	r3, #0
 800c40c:	f04f 020a 	mov.w	r2, #10
 800c410:	4641      	mov	r1, r8
 800c412:	4620      	mov	r0, r4
 800c414:	d107      	bne.n	800c426 <_dtoa_r+0xb1e>
 800c416:	f000 f9cb 	bl	800c7b0 <__multadd>
 800c41a:	4680      	mov	r8, r0
 800c41c:	4607      	mov	r7, r0
 800c41e:	9b04      	ldr	r3, [sp, #16]
 800c420:	3301      	adds	r3, #1
 800c422:	9304      	str	r3, [sp, #16]
 800c424:	e775      	b.n	800c312 <_dtoa_r+0xa0a>
 800c426:	f000 f9c3 	bl	800c7b0 <__multadd>
 800c42a:	4639      	mov	r1, r7
 800c42c:	4680      	mov	r8, r0
 800c42e:	2300      	movs	r3, #0
 800c430:	220a      	movs	r2, #10
 800c432:	4620      	mov	r0, r4
 800c434:	f000 f9bc 	bl	800c7b0 <__multadd>
 800c438:	4607      	mov	r7, r0
 800c43a:	e7f0      	b.n	800c41e <_dtoa_r+0xb16>
 800c43c:	9b04      	ldr	r3, [sp, #16]
 800c43e:	9301      	str	r3, [sp, #4]
 800c440:	9d00      	ldr	r5, [sp, #0]
 800c442:	4631      	mov	r1, r6
 800c444:	4650      	mov	r0, sl
 800c446:	f7ff f9d4 	bl	800b7f2 <quorem>
 800c44a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c44e:	9b00      	ldr	r3, [sp, #0]
 800c450:	f805 9b01 	strb.w	r9, [r5], #1
 800c454:	1aea      	subs	r2, r5, r3
 800c456:	9b01      	ldr	r3, [sp, #4]
 800c458:	4293      	cmp	r3, r2
 800c45a:	dd07      	ble.n	800c46c <_dtoa_r+0xb64>
 800c45c:	4651      	mov	r1, sl
 800c45e:	2300      	movs	r3, #0
 800c460:	220a      	movs	r2, #10
 800c462:	4620      	mov	r0, r4
 800c464:	f000 f9a4 	bl	800c7b0 <__multadd>
 800c468:	4682      	mov	sl, r0
 800c46a:	e7ea      	b.n	800c442 <_dtoa_r+0xb3a>
 800c46c:	9b01      	ldr	r3, [sp, #4]
 800c46e:	2b00      	cmp	r3, #0
 800c470:	bfc8      	it	gt
 800c472:	461d      	movgt	r5, r3
 800c474:	9b00      	ldr	r3, [sp, #0]
 800c476:	bfd8      	it	le
 800c478:	2501      	movle	r5, #1
 800c47a:	441d      	add	r5, r3
 800c47c:	f04f 0800 	mov.w	r8, #0
 800c480:	4651      	mov	r1, sl
 800c482:	2201      	movs	r2, #1
 800c484:	4620      	mov	r0, r4
 800c486:	f000 fb41 	bl	800cb0c <__lshift>
 800c48a:	4631      	mov	r1, r6
 800c48c:	4682      	mov	sl, r0
 800c48e:	f000 fba9 	bl	800cbe4 <__mcmp>
 800c492:	2800      	cmp	r0, #0
 800c494:	dc96      	bgt.n	800c3c4 <_dtoa_r+0xabc>
 800c496:	d102      	bne.n	800c49e <_dtoa_r+0xb96>
 800c498:	f019 0f01 	tst.w	r9, #1
 800c49c:	d192      	bne.n	800c3c4 <_dtoa_r+0xabc>
 800c49e:	462b      	mov	r3, r5
 800c4a0:	461d      	mov	r5, r3
 800c4a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c4a6:	2a30      	cmp	r2, #48	; 0x30
 800c4a8:	d0fa      	beq.n	800c4a0 <_dtoa_r+0xb98>
 800c4aa:	e6dd      	b.n	800c268 <_dtoa_r+0x960>
 800c4ac:	9a00      	ldr	r2, [sp, #0]
 800c4ae:	429a      	cmp	r2, r3
 800c4b0:	d189      	bne.n	800c3c6 <_dtoa_r+0xabe>
 800c4b2:	f10b 0b01 	add.w	fp, fp, #1
 800c4b6:	2331      	movs	r3, #49	; 0x31
 800c4b8:	e796      	b.n	800c3e8 <_dtoa_r+0xae0>
 800c4ba:	4b0a      	ldr	r3, [pc, #40]	; (800c4e4 <_dtoa_r+0xbdc>)
 800c4bc:	f7ff ba99 	b.w	800b9f2 <_dtoa_r+0xea>
 800c4c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	f47f aa6d 	bne.w	800b9a2 <_dtoa_r+0x9a>
 800c4c8:	4b07      	ldr	r3, [pc, #28]	; (800c4e8 <_dtoa_r+0xbe0>)
 800c4ca:	f7ff ba92 	b.w	800b9f2 <_dtoa_r+0xea>
 800c4ce:	9b01      	ldr	r3, [sp, #4]
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	dcb5      	bgt.n	800c440 <_dtoa_r+0xb38>
 800c4d4:	9b07      	ldr	r3, [sp, #28]
 800c4d6:	2b02      	cmp	r3, #2
 800c4d8:	f73f aeb1 	bgt.w	800c23e <_dtoa_r+0x936>
 800c4dc:	e7b0      	b.n	800c440 <_dtoa_r+0xb38>
 800c4de:	bf00      	nop
 800c4e0:	0800d944 	.word	0x0800d944
 800c4e4:	0800d8a4 	.word	0x0800d8a4
 800c4e8:	0800d8c8 	.word	0x0800d8c8

0800c4ec <_free_r>:
 800c4ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c4ee:	2900      	cmp	r1, #0
 800c4f0:	d044      	beq.n	800c57c <_free_r+0x90>
 800c4f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c4f6:	9001      	str	r0, [sp, #4]
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	f1a1 0404 	sub.w	r4, r1, #4
 800c4fe:	bfb8      	it	lt
 800c500:	18e4      	addlt	r4, r4, r3
 800c502:	f000 f8e7 	bl	800c6d4 <__malloc_lock>
 800c506:	4a1e      	ldr	r2, [pc, #120]	; (800c580 <_free_r+0x94>)
 800c508:	9801      	ldr	r0, [sp, #4]
 800c50a:	6813      	ldr	r3, [r2, #0]
 800c50c:	b933      	cbnz	r3, 800c51c <_free_r+0x30>
 800c50e:	6063      	str	r3, [r4, #4]
 800c510:	6014      	str	r4, [r2, #0]
 800c512:	b003      	add	sp, #12
 800c514:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c518:	f000 b8e2 	b.w	800c6e0 <__malloc_unlock>
 800c51c:	42a3      	cmp	r3, r4
 800c51e:	d908      	bls.n	800c532 <_free_r+0x46>
 800c520:	6825      	ldr	r5, [r4, #0]
 800c522:	1961      	adds	r1, r4, r5
 800c524:	428b      	cmp	r3, r1
 800c526:	bf01      	itttt	eq
 800c528:	6819      	ldreq	r1, [r3, #0]
 800c52a:	685b      	ldreq	r3, [r3, #4]
 800c52c:	1949      	addeq	r1, r1, r5
 800c52e:	6021      	streq	r1, [r4, #0]
 800c530:	e7ed      	b.n	800c50e <_free_r+0x22>
 800c532:	461a      	mov	r2, r3
 800c534:	685b      	ldr	r3, [r3, #4]
 800c536:	b10b      	cbz	r3, 800c53c <_free_r+0x50>
 800c538:	42a3      	cmp	r3, r4
 800c53a:	d9fa      	bls.n	800c532 <_free_r+0x46>
 800c53c:	6811      	ldr	r1, [r2, #0]
 800c53e:	1855      	adds	r5, r2, r1
 800c540:	42a5      	cmp	r5, r4
 800c542:	d10b      	bne.n	800c55c <_free_r+0x70>
 800c544:	6824      	ldr	r4, [r4, #0]
 800c546:	4421      	add	r1, r4
 800c548:	1854      	adds	r4, r2, r1
 800c54a:	42a3      	cmp	r3, r4
 800c54c:	6011      	str	r1, [r2, #0]
 800c54e:	d1e0      	bne.n	800c512 <_free_r+0x26>
 800c550:	681c      	ldr	r4, [r3, #0]
 800c552:	685b      	ldr	r3, [r3, #4]
 800c554:	6053      	str	r3, [r2, #4]
 800c556:	440c      	add	r4, r1
 800c558:	6014      	str	r4, [r2, #0]
 800c55a:	e7da      	b.n	800c512 <_free_r+0x26>
 800c55c:	d902      	bls.n	800c564 <_free_r+0x78>
 800c55e:	230c      	movs	r3, #12
 800c560:	6003      	str	r3, [r0, #0]
 800c562:	e7d6      	b.n	800c512 <_free_r+0x26>
 800c564:	6825      	ldr	r5, [r4, #0]
 800c566:	1961      	adds	r1, r4, r5
 800c568:	428b      	cmp	r3, r1
 800c56a:	bf04      	itt	eq
 800c56c:	6819      	ldreq	r1, [r3, #0]
 800c56e:	685b      	ldreq	r3, [r3, #4]
 800c570:	6063      	str	r3, [r4, #4]
 800c572:	bf04      	itt	eq
 800c574:	1949      	addeq	r1, r1, r5
 800c576:	6021      	streq	r1, [r4, #0]
 800c578:	6054      	str	r4, [r2, #4]
 800c57a:	e7ca      	b.n	800c512 <_free_r+0x26>
 800c57c:	b003      	add	sp, #12
 800c57e:	bd30      	pop	{r4, r5, pc}
 800c580:	20006198 	.word	0x20006198

0800c584 <malloc>:
 800c584:	4b02      	ldr	r3, [pc, #8]	; (800c590 <malloc+0xc>)
 800c586:	4601      	mov	r1, r0
 800c588:	6818      	ldr	r0, [r3, #0]
 800c58a:	f000 b823 	b.w	800c5d4 <_malloc_r>
 800c58e:	bf00      	nop
 800c590:	2000006c 	.word	0x2000006c

0800c594 <sbrk_aligned>:
 800c594:	b570      	push	{r4, r5, r6, lr}
 800c596:	4e0e      	ldr	r6, [pc, #56]	; (800c5d0 <sbrk_aligned+0x3c>)
 800c598:	460c      	mov	r4, r1
 800c59a:	6831      	ldr	r1, [r6, #0]
 800c59c:	4605      	mov	r5, r0
 800c59e:	b911      	cbnz	r1, 800c5a6 <sbrk_aligned+0x12>
 800c5a0:	f000 fea8 	bl	800d2f4 <_sbrk_r>
 800c5a4:	6030      	str	r0, [r6, #0]
 800c5a6:	4621      	mov	r1, r4
 800c5a8:	4628      	mov	r0, r5
 800c5aa:	f000 fea3 	bl	800d2f4 <_sbrk_r>
 800c5ae:	1c43      	adds	r3, r0, #1
 800c5b0:	d00a      	beq.n	800c5c8 <sbrk_aligned+0x34>
 800c5b2:	1cc4      	adds	r4, r0, #3
 800c5b4:	f024 0403 	bic.w	r4, r4, #3
 800c5b8:	42a0      	cmp	r0, r4
 800c5ba:	d007      	beq.n	800c5cc <sbrk_aligned+0x38>
 800c5bc:	1a21      	subs	r1, r4, r0
 800c5be:	4628      	mov	r0, r5
 800c5c0:	f000 fe98 	bl	800d2f4 <_sbrk_r>
 800c5c4:	3001      	adds	r0, #1
 800c5c6:	d101      	bne.n	800c5cc <sbrk_aligned+0x38>
 800c5c8:	f04f 34ff 	mov.w	r4, #4294967295
 800c5cc:	4620      	mov	r0, r4
 800c5ce:	bd70      	pop	{r4, r5, r6, pc}
 800c5d0:	2000619c 	.word	0x2000619c

0800c5d4 <_malloc_r>:
 800c5d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c5d8:	1ccd      	adds	r5, r1, #3
 800c5da:	f025 0503 	bic.w	r5, r5, #3
 800c5de:	3508      	adds	r5, #8
 800c5e0:	2d0c      	cmp	r5, #12
 800c5e2:	bf38      	it	cc
 800c5e4:	250c      	movcc	r5, #12
 800c5e6:	2d00      	cmp	r5, #0
 800c5e8:	4607      	mov	r7, r0
 800c5ea:	db01      	blt.n	800c5f0 <_malloc_r+0x1c>
 800c5ec:	42a9      	cmp	r1, r5
 800c5ee:	d905      	bls.n	800c5fc <_malloc_r+0x28>
 800c5f0:	230c      	movs	r3, #12
 800c5f2:	603b      	str	r3, [r7, #0]
 800c5f4:	2600      	movs	r6, #0
 800c5f6:	4630      	mov	r0, r6
 800c5f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c5fc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800c6d0 <_malloc_r+0xfc>
 800c600:	f000 f868 	bl	800c6d4 <__malloc_lock>
 800c604:	f8d8 3000 	ldr.w	r3, [r8]
 800c608:	461c      	mov	r4, r3
 800c60a:	bb5c      	cbnz	r4, 800c664 <_malloc_r+0x90>
 800c60c:	4629      	mov	r1, r5
 800c60e:	4638      	mov	r0, r7
 800c610:	f7ff ffc0 	bl	800c594 <sbrk_aligned>
 800c614:	1c43      	adds	r3, r0, #1
 800c616:	4604      	mov	r4, r0
 800c618:	d155      	bne.n	800c6c6 <_malloc_r+0xf2>
 800c61a:	f8d8 4000 	ldr.w	r4, [r8]
 800c61e:	4626      	mov	r6, r4
 800c620:	2e00      	cmp	r6, #0
 800c622:	d145      	bne.n	800c6b0 <_malloc_r+0xdc>
 800c624:	2c00      	cmp	r4, #0
 800c626:	d048      	beq.n	800c6ba <_malloc_r+0xe6>
 800c628:	6823      	ldr	r3, [r4, #0]
 800c62a:	4631      	mov	r1, r6
 800c62c:	4638      	mov	r0, r7
 800c62e:	eb04 0903 	add.w	r9, r4, r3
 800c632:	f000 fe5f 	bl	800d2f4 <_sbrk_r>
 800c636:	4581      	cmp	r9, r0
 800c638:	d13f      	bne.n	800c6ba <_malloc_r+0xe6>
 800c63a:	6821      	ldr	r1, [r4, #0]
 800c63c:	1a6d      	subs	r5, r5, r1
 800c63e:	4629      	mov	r1, r5
 800c640:	4638      	mov	r0, r7
 800c642:	f7ff ffa7 	bl	800c594 <sbrk_aligned>
 800c646:	3001      	adds	r0, #1
 800c648:	d037      	beq.n	800c6ba <_malloc_r+0xe6>
 800c64a:	6823      	ldr	r3, [r4, #0]
 800c64c:	442b      	add	r3, r5
 800c64e:	6023      	str	r3, [r4, #0]
 800c650:	f8d8 3000 	ldr.w	r3, [r8]
 800c654:	2b00      	cmp	r3, #0
 800c656:	d038      	beq.n	800c6ca <_malloc_r+0xf6>
 800c658:	685a      	ldr	r2, [r3, #4]
 800c65a:	42a2      	cmp	r2, r4
 800c65c:	d12b      	bne.n	800c6b6 <_malloc_r+0xe2>
 800c65e:	2200      	movs	r2, #0
 800c660:	605a      	str	r2, [r3, #4]
 800c662:	e00f      	b.n	800c684 <_malloc_r+0xb0>
 800c664:	6822      	ldr	r2, [r4, #0]
 800c666:	1b52      	subs	r2, r2, r5
 800c668:	d41f      	bmi.n	800c6aa <_malloc_r+0xd6>
 800c66a:	2a0b      	cmp	r2, #11
 800c66c:	d917      	bls.n	800c69e <_malloc_r+0xca>
 800c66e:	1961      	adds	r1, r4, r5
 800c670:	42a3      	cmp	r3, r4
 800c672:	6025      	str	r5, [r4, #0]
 800c674:	bf18      	it	ne
 800c676:	6059      	strne	r1, [r3, #4]
 800c678:	6863      	ldr	r3, [r4, #4]
 800c67a:	bf08      	it	eq
 800c67c:	f8c8 1000 	streq.w	r1, [r8]
 800c680:	5162      	str	r2, [r4, r5]
 800c682:	604b      	str	r3, [r1, #4]
 800c684:	4638      	mov	r0, r7
 800c686:	f104 060b 	add.w	r6, r4, #11
 800c68a:	f000 f829 	bl	800c6e0 <__malloc_unlock>
 800c68e:	f026 0607 	bic.w	r6, r6, #7
 800c692:	1d23      	adds	r3, r4, #4
 800c694:	1af2      	subs	r2, r6, r3
 800c696:	d0ae      	beq.n	800c5f6 <_malloc_r+0x22>
 800c698:	1b9b      	subs	r3, r3, r6
 800c69a:	50a3      	str	r3, [r4, r2]
 800c69c:	e7ab      	b.n	800c5f6 <_malloc_r+0x22>
 800c69e:	42a3      	cmp	r3, r4
 800c6a0:	6862      	ldr	r2, [r4, #4]
 800c6a2:	d1dd      	bne.n	800c660 <_malloc_r+0x8c>
 800c6a4:	f8c8 2000 	str.w	r2, [r8]
 800c6a8:	e7ec      	b.n	800c684 <_malloc_r+0xb0>
 800c6aa:	4623      	mov	r3, r4
 800c6ac:	6864      	ldr	r4, [r4, #4]
 800c6ae:	e7ac      	b.n	800c60a <_malloc_r+0x36>
 800c6b0:	4634      	mov	r4, r6
 800c6b2:	6876      	ldr	r6, [r6, #4]
 800c6b4:	e7b4      	b.n	800c620 <_malloc_r+0x4c>
 800c6b6:	4613      	mov	r3, r2
 800c6b8:	e7cc      	b.n	800c654 <_malloc_r+0x80>
 800c6ba:	230c      	movs	r3, #12
 800c6bc:	603b      	str	r3, [r7, #0]
 800c6be:	4638      	mov	r0, r7
 800c6c0:	f000 f80e 	bl	800c6e0 <__malloc_unlock>
 800c6c4:	e797      	b.n	800c5f6 <_malloc_r+0x22>
 800c6c6:	6025      	str	r5, [r4, #0]
 800c6c8:	e7dc      	b.n	800c684 <_malloc_r+0xb0>
 800c6ca:	605b      	str	r3, [r3, #4]
 800c6cc:	deff      	udf	#255	; 0xff
 800c6ce:	bf00      	nop
 800c6d0:	20006198 	.word	0x20006198

0800c6d4 <__malloc_lock>:
 800c6d4:	4801      	ldr	r0, [pc, #4]	; (800c6dc <__malloc_lock+0x8>)
 800c6d6:	f7ff b87c 	b.w	800b7d2 <__retarget_lock_acquire_recursive>
 800c6da:	bf00      	nop
 800c6dc:	20006194 	.word	0x20006194

0800c6e0 <__malloc_unlock>:
 800c6e0:	4801      	ldr	r0, [pc, #4]	; (800c6e8 <__malloc_unlock+0x8>)
 800c6e2:	f7ff b877 	b.w	800b7d4 <__retarget_lock_release_recursive>
 800c6e6:	bf00      	nop
 800c6e8:	20006194 	.word	0x20006194

0800c6ec <_Balloc>:
 800c6ec:	b570      	push	{r4, r5, r6, lr}
 800c6ee:	69c6      	ldr	r6, [r0, #28]
 800c6f0:	4604      	mov	r4, r0
 800c6f2:	460d      	mov	r5, r1
 800c6f4:	b976      	cbnz	r6, 800c714 <_Balloc+0x28>
 800c6f6:	2010      	movs	r0, #16
 800c6f8:	f7ff ff44 	bl	800c584 <malloc>
 800c6fc:	4602      	mov	r2, r0
 800c6fe:	61e0      	str	r0, [r4, #28]
 800c700:	b920      	cbnz	r0, 800c70c <_Balloc+0x20>
 800c702:	4b18      	ldr	r3, [pc, #96]	; (800c764 <_Balloc+0x78>)
 800c704:	4818      	ldr	r0, [pc, #96]	; (800c768 <_Balloc+0x7c>)
 800c706:	216b      	movs	r1, #107	; 0x6b
 800c708:	f000 fe04 	bl	800d314 <__assert_func>
 800c70c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c710:	6006      	str	r6, [r0, #0]
 800c712:	60c6      	str	r6, [r0, #12]
 800c714:	69e6      	ldr	r6, [r4, #28]
 800c716:	68f3      	ldr	r3, [r6, #12]
 800c718:	b183      	cbz	r3, 800c73c <_Balloc+0x50>
 800c71a:	69e3      	ldr	r3, [r4, #28]
 800c71c:	68db      	ldr	r3, [r3, #12]
 800c71e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c722:	b9b8      	cbnz	r0, 800c754 <_Balloc+0x68>
 800c724:	2101      	movs	r1, #1
 800c726:	fa01 f605 	lsl.w	r6, r1, r5
 800c72a:	1d72      	adds	r2, r6, #5
 800c72c:	0092      	lsls	r2, r2, #2
 800c72e:	4620      	mov	r0, r4
 800c730:	f000 fe0e 	bl	800d350 <_calloc_r>
 800c734:	b160      	cbz	r0, 800c750 <_Balloc+0x64>
 800c736:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c73a:	e00e      	b.n	800c75a <_Balloc+0x6e>
 800c73c:	2221      	movs	r2, #33	; 0x21
 800c73e:	2104      	movs	r1, #4
 800c740:	4620      	mov	r0, r4
 800c742:	f000 fe05 	bl	800d350 <_calloc_r>
 800c746:	69e3      	ldr	r3, [r4, #28]
 800c748:	60f0      	str	r0, [r6, #12]
 800c74a:	68db      	ldr	r3, [r3, #12]
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d1e4      	bne.n	800c71a <_Balloc+0x2e>
 800c750:	2000      	movs	r0, #0
 800c752:	bd70      	pop	{r4, r5, r6, pc}
 800c754:	6802      	ldr	r2, [r0, #0]
 800c756:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c75a:	2300      	movs	r3, #0
 800c75c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c760:	e7f7      	b.n	800c752 <_Balloc+0x66>
 800c762:	bf00      	nop
 800c764:	0800d8d5 	.word	0x0800d8d5
 800c768:	0800d955 	.word	0x0800d955

0800c76c <_Bfree>:
 800c76c:	b570      	push	{r4, r5, r6, lr}
 800c76e:	69c6      	ldr	r6, [r0, #28]
 800c770:	4605      	mov	r5, r0
 800c772:	460c      	mov	r4, r1
 800c774:	b976      	cbnz	r6, 800c794 <_Bfree+0x28>
 800c776:	2010      	movs	r0, #16
 800c778:	f7ff ff04 	bl	800c584 <malloc>
 800c77c:	4602      	mov	r2, r0
 800c77e:	61e8      	str	r0, [r5, #28]
 800c780:	b920      	cbnz	r0, 800c78c <_Bfree+0x20>
 800c782:	4b09      	ldr	r3, [pc, #36]	; (800c7a8 <_Bfree+0x3c>)
 800c784:	4809      	ldr	r0, [pc, #36]	; (800c7ac <_Bfree+0x40>)
 800c786:	218f      	movs	r1, #143	; 0x8f
 800c788:	f000 fdc4 	bl	800d314 <__assert_func>
 800c78c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c790:	6006      	str	r6, [r0, #0]
 800c792:	60c6      	str	r6, [r0, #12]
 800c794:	b13c      	cbz	r4, 800c7a6 <_Bfree+0x3a>
 800c796:	69eb      	ldr	r3, [r5, #28]
 800c798:	6862      	ldr	r2, [r4, #4]
 800c79a:	68db      	ldr	r3, [r3, #12]
 800c79c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c7a0:	6021      	str	r1, [r4, #0]
 800c7a2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c7a6:	bd70      	pop	{r4, r5, r6, pc}
 800c7a8:	0800d8d5 	.word	0x0800d8d5
 800c7ac:	0800d955 	.word	0x0800d955

0800c7b0 <__multadd>:
 800c7b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7b4:	690d      	ldr	r5, [r1, #16]
 800c7b6:	4607      	mov	r7, r0
 800c7b8:	460c      	mov	r4, r1
 800c7ba:	461e      	mov	r6, r3
 800c7bc:	f101 0c14 	add.w	ip, r1, #20
 800c7c0:	2000      	movs	r0, #0
 800c7c2:	f8dc 3000 	ldr.w	r3, [ip]
 800c7c6:	b299      	uxth	r1, r3
 800c7c8:	fb02 6101 	mla	r1, r2, r1, r6
 800c7cc:	0c1e      	lsrs	r6, r3, #16
 800c7ce:	0c0b      	lsrs	r3, r1, #16
 800c7d0:	fb02 3306 	mla	r3, r2, r6, r3
 800c7d4:	b289      	uxth	r1, r1
 800c7d6:	3001      	adds	r0, #1
 800c7d8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c7dc:	4285      	cmp	r5, r0
 800c7de:	f84c 1b04 	str.w	r1, [ip], #4
 800c7e2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c7e6:	dcec      	bgt.n	800c7c2 <__multadd+0x12>
 800c7e8:	b30e      	cbz	r6, 800c82e <__multadd+0x7e>
 800c7ea:	68a3      	ldr	r3, [r4, #8]
 800c7ec:	42ab      	cmp	r3, r5
 800c7ee:	dc19      	bgt.n	800c824 <__multadd+0x74>
 800c7f0:	6861      	ldr	r1, [r4, #4]
 800c7f2:	4638      	mov	r0, r7
 800c7f4:	3101      	adds	r1, #1
 800c7f6:	f7ff ff79 	bl	800c6ec <_Balloc>
 800c7fa:	4680      	mov	r8, r0
 800c7fc:	b928      	cbnz	r0, 800c80a <__multadd+0x5a>
 800c7fe:	4602      	mov	r2, r0
 800c800:	4b0c      	ldr	r3, [pc, #48]	; (800c834 <__multadd+0x84>)
 800c802:	480d      	ldr	r0, [pc, #52]	; (800c838 <__multadd+0x88>)
 800c804:	21ba      	movs	r1, #186	; 0xba
 800c806:	f000 fd85 	bl	800d314 <__assert_func>
 800c80a:	6922      	ldr	r2, [r4, #16]
 800c80c:	3202      	adds	r2, #2
 800c80e:	f104 010c 	add.w	r1, r4, #12
 800c812:	0092      	lsls	r2, r2, #2
 800c814:	300c      	adds	r0, #12
 800c816:	f7fe ffde 	bl	800b7d6 <memcpy>
 800c81a:	4621      	mov	r1, r4
 800c81c:	4638      	mov	r0, r7
 800c81e:	f7ff ffa5 	bl	800c76c <_Bfree>
 800c822:	4644      	mov	r4, r8
 800c824:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c828:	3501      	adds	r5, #1
 800c82a:	615e      	str	r6, [r3, #20]
 800c82c:	6125      	str	r5, [r4, #16]
 800c82e:	4620      	mov	r0, r4
 800c830:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c834:	0800d944 	.word	0x0800d944
 800c838:	0800d955 	.word	0x0800d955

0800c83c <__hi0bits>:
 800c83c:	0c03      	lsrs	r3, r0, #16
 800c83e:	041b      	lsls	r3, r3, #16
 800c840:	b9d3      	cbnz	r3, 800c878 <__hi0bits+0x3c>
 800c842:	0400      	lsls	r0, r0, #16
 800c844:	2310      	movs	r3, #16
 800c846:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c84a:	bf04      	itt	eq
 800c84c:	0200      	lsleq	r0, r0, #8
 800c84e:	3308      	addeq	r3, #8
 800c850:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c854:	bf04      	itt	eq
 800c856:	0100      	lsleq	r0, r0, #4
 800c858:	3304      	addeq	r3, #4
 800c85a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c85e:	bf04      	itt	eq
 800c860:	0080      	lsleq	r0, r0, #2
 800c862:	3302      	addeq	r3, #2
 800c864:	2800      	cmp	r0, #0
 800c866:	db05      	blt.n	800c874 <__hi0bits+0x38>
 800c868:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c86c:	f103 0301 	add.w	r3, r3, #1
 800c870:	bf08      	it	eq
 800c872:	2320      	moveq	r3, #32
 800c874:	4618      	mov	r0, r3
 800c876:	4770      	bx	lr
 800c878:	2300      	movs	r3, #0
 800c87a:	e7e4      	b.n	800c846 <__hi0bits+0xa>

0800c87c <__lo0bits>:
 800c87c:	6803      	ldr	r3, [r0, #0]
 800c87e:	f013 0207 	ands.w	r2, r3, #7
 800c882:	d00c      	beq.n	800c89e <__lo0bits+0x22>
 800c884:	07d9      	lsls	r1, r3, #31
 800c886:	d422      	bmi.n	800c8ce <__lo0bits+0x52>
 800c888:	079a      	lsls	r2, r3, #30
 800c88a:	bf49      	itett	mi
 800c88c:	085b      	lsrmi	r3, r3, #1
 800c88e:	089b      	lsrpl	r3, r3, #2
 800c890:	6003      	strmi	r3, [r0, #0]
 800c892:	2201      	movmi	r2, #1
 800c894:	bf5c      	itt	pl
 800c896:	6003      	strpl	r3, [r0, #0]
 800c898:	2202      	movpl	r2, #2
 800c89a:	4610      	mov	r0, r2
 800c89c:	4770      	bx	lr
 800c89e:	b299      	uxth	r1, r3
 800c8a0:	b909      	cbnz	r1, 800c8a6 <__lo0bits+0x2a>
 800c8a2:	0c1b      	lsrs	r3, r3, #16
 800c8a4:	2210      	movs	r2, #16
 800c8a6:	b2d9      	uxtb	r1, r3
 800c8a8:	b909      	cbnz	r1, 800c8ae <__lo0bits+0x32>
 800c8aa:	3208      	adds	r2, #8
 800c8ac:	0a1b      	lsrs	r3, r3, #8
 800c8ae:	0719      	lsls	r1, r3, #28
 800c8b0:	bf04      	itt	eq
 800c8b2:	091b      	lsreq	r3, r3, #4
 800c8b4:	3204      	addeq	r2, #4
 800c8b6:	0799      	lsls	r1, r3, #30
 800c8b8:	bf04      	itt	eq
 800c8ba:	089b      	lsreq	r3, r3, #2
 800c8bc:	3202      	addeq	r2, #2
 800c8be:	07d9      	lsls	r1, r3, #31
 800c8c0:	d403      	bmi.n	800c8ca <__lo0bits+0x4e>
 800c8c2:	085b      	lsrs	r3, r3, #1
 800c8c4:	f102 0201 	add.w	r2, r2, #1
 800c8c8:	d003      	beq.n	800c8d2 <__lo0bits+0x56>
 800c8ca:	6003      	str	r3, [r0, #0]
 800c8cc:	e7e5      	b.n	800c89a <__lo0bits+0x1e>
 800c8ce:	2200      	movs	r2, #0
 800c8d0:	e7e3      	b.n	800c89a <__lo0bits+0x1e>
 800c8d2:	2220      	movs	r2, #32
 800c8d4:	e7e1      	b.n	800c89a <__lo0bits+0x1e>
	...

0800c8d8 <__i2b>:
 800c8d8:	b510      	push	{r4, lr}
 800c8da:	460c      	mov	r4, r1
 800c8dc:	2101      	movs	r1, #1
 800c8de:	f7ff ff05 	bl	800c6ec <_Balloc>
 800c8e2:	4602      	mov	r2, r0
 800c8e4:	b928      	cbnz	r0, 800c8f2 <__i2b+0x1a>
 800c8e6:	4b05      	ldr	r3, [pc, #20]	; (800c8fc <__i2b+0x24>)
 800c8e8:	4805      	ldr	r0, [pc, #20]	; (800c900 <__i2b+0x28>)
 800c8ea:	f240 1145 	movw	r1, #325	; 0x145
 800c8ee:	f000 fd11 	bl	800d314 <__assert_func>
 800c8f2:	2301      	movs	r3, #1
 800c8f4:	6144      	str	r4, [r0, #20]
 800c8f6:	6103      	str	r3, [r0, #16]
 800c8f8:	bd10      	pop	{r4, pc}
 800c8fa:	bf00      	nop
 800c8fc:	0800d944 	.word	0x0800d944
 800c900:	0800d955 	.word	0x0800d955

0800c904 <__multiply>:
 800c904:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c908:	4691      	mov	r9, r2
 800c90a:	690a      	ldr	r2, [r1, #16]
 800c90c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c910:	429a      	cmp	r2, r3
 800c912:	bfb8      	it	lt
 800c914:	460b      	movlt	r3, r1
 800c916:	460c      	mov	r4, r1
 800c918:	bfbc      	itt	lt
 800c91a:	464c      	movlt	r4, r9
 800c91c:	4699      	movlt	r9, r3
 800c91e:	6927      	ldr	r7, [r4, #16]
 800c920:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c924:	68a3      	ldr	r3, [r4, #8]
 800c926:	6861      	ldr	r1, [r4, #4]
 800c928:	eb07 060a 	add.w	r6, r7, sl
 800c92c:	42b3      	cmp	r3, r6
 800c92e:	b085      	sub	sp, #20
 800c930:	bfb8      	it	lt
 800c932:	3101      	addlt	r1, #1
 800c934:	f7ff feda 	bl	800c6ec <_Balloc>
 800c938:	b930      	cbnz	r0, 800c948 <__multiply+0x44>
 800c93a:	4602      	mov	r2, r0
 800c93c:	4b44      	ldr	r3, [pc, #272]	; (800ca50 <__multiply+0x14c>)
 800c93e:	4845      	ldr	r0, [pc, #276]	; (800ca54 <__multiply+0x150>)
 800c940:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800c944:	f000 fce6 	bl	800d314 <__assert_func>
 800c948:	f100 0514 	add.w	r5, r0, #20
 800c94c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c950:	462b      	mov	r3, r5
 800c952:	2200      	movs	r2, #0
 800c954:	4543      	cmp	r3, r8
 800c956:	d321      	bcc.n	800c99c <__multiply+0x98>
 800c958:	f104 0314 	add.w	r3, r4, #20
 800c95c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c960:	f109 0314 	add.w	r3, r9, #20
 800c964:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c968:	9202      	str	r2, [sp, #8]
 800c96a:	1b3a      	subs	r2, r7, r4
 800c96c:	3a15      	subs	r2, #21
 800c96e:	f022 0203 	bic.w	r2, r2, #3
 800c972:	3204      	adds	r2, #4
 800c974:	f104 0115 	add.w	r1, r4, #21
 800c978:	428f      	cmp	r7, r1
 800c97a:	bf38      	it	cc
 800c97c:	2204      	movcc	r2, #4
 800c97e:	9201      	str	r2, [sp, #4]
 800c980:	9a02      	ldr	r2, [sp, #8]
 800c982:	9303      	str	r3, [sp, #12]
 800c984:	429a      	cmp	r2, r3
 800c986:	d80c      	bhi.n	800c9a2 <__multiply+0x9e>
 800c988:	2e00      	cmp	r6, #0
 800c98a:	dd03      	ble.n	800c994 <__multiply+0x90>
 800c98c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c990:	2b00      	cmp	r3, #0
 800c992:	d05b      	beq.n	800ca4c <__multiply+0x148>
 800c994:	6106      	str	r6, [r0, #16]
 800c996:	b005      	add	sp, #20
 800c998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c99c:	f843 2b04 	str.w	r2, [r3], #4
 800c9a0:	e7d8      	b.n	800c954 <__multiply+0x50>
 800c9a2:	f8b3 a000 	ldrh.w	sl, [r3]
 800c9a6:	f1ba 0f00 	cmp.w	sl, #0
 800c9aa:	d024      	beq.n	800c9f6 <__multiply+0xf2>
 800c9ac:	f104 0e14 	add.w	lr, r4, #20
 800c9b0:	46a9      	mov	r9, r5
 800c9b2:	f04f 0c00 	mov.w	ip, #0
 800c9b6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c9ba:	f8d9 1000 	ldr.w	r1, [r9]
 800c9be:	fa1f fb82 	uxth.w	fp, r2
 800c9c2:	b289      	uxth	r1, r1
 800c9c4:	fb0a 110b 	mla	r1, sl, fp, r1
 800c9c8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c9cc:	f8d9 2000 	ldr.w	r2, [r9]
 800c9d0:	4461      	add	r1, ip
 800c9d2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c9d6:	fb0a c20b 	mla	r2, sl, fp, ip
 800c9da:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c9de:	b289      	uxth	r1, r1
 800c9e0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c9e4:	4577      	cmp	r7, lr
 800c9e6:	f849 1b04 	str.w	r1, [r9], #4
 800c9ea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c9ee:	d8e2      	bhi.n	800c9b6 <__multiply+0xb2>
 800c9f0:	9a01      	ldr	r2, [sp, #4]
 800c9f2:	f845 c002 	str.w	ip, [r5, r2]
 800c9f6:	9a03      	ldr	r2, [sp, #12]
 800c9f8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c9fc:	3304      	adds	r3, #4
 800c9fe:	f1b9 0f00 	cmp.w	r9, #0
 800ca02:	d021      	beq.n	800ca48 <__multiply+0x144>
 800ca04:	6829      	ldr	r1, [r5, #0]
 800ca06:	f104 0c14 	add.w	ip, r4, #20
 800ca0a:	46ae      	mov	lr, r5
 800ca0c:	f04f 0a00 	mov.w	sl, #0
 800ca10:	f8bc b000 	ldrh.w	fp, [ip]
 800ca14:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ca18:	fb09 220b 	mla	r2, r9, fp, r2
 800ca1c:	4452      	add	r2, sl
 800ca1e:	b289      	uxth	r1, r1
 800ca20:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ca24:	f84e 1b04 	str.w	r1, [lr], #4
 800ca28:	f85c 1b04 	ldr.w	r1, [ip], #4
 800ca2c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ca30:	f8be 1000 	ldrh.w	r1, [lr]
 800ca34:	fb09 110a 	mla	r1, r9, sl, r1
 800ca38:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800ca3c:	4567      	cmp	r7, ip
 800ca3e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ca42:	d8e5      	bhi.n	800ca10 <__multiply+0x10c>
 800ca44:	9a01      	ldr	r2, [sp, #4]
 800ca46:	50a9      	str	r1, [r5, r2]
 800ca48:	3504      	adds	r5, #4
 800ca4a:	e799      	b.n	800c980 <__multiply+0x7c>
 800ca4c:	3e01      	subs	r6, #1
 800ca4e:	e79b      	b.n	800c988 <__multiply+0x84>
 800ca50:	0800d944 	.word	0x0800d944
 800ca54:	0800d955 	.word	0x0800d955

0800ca58 <__pow5mult>:
 800ca58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca5c:	4615      	mov	r5, r2
 800ca5e:	f012 0203 	ands.w	r2, r2, #3
 800ca62:	4606      	mov	r6, r0
 800ca64:	460f      	mov	r7, r1
 800ca66:	d007      	beq.n	800ca78 <__pow5mult+0x20>
 800ca68:	4c25      	ldr	r4, [pc, #148]	; (800cb00 <__pow5mult+0xa8>)
 800ca6a:	3a01      	subs	r2, #1
 800ca6c:	2300      	movs	r3, #0
 800ca6e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ca72:	f7ff fe9d 	bl	800c7b0 <__multadd>
 800ca76:	4607      	mov	r7, r0
 800ca78:	10ad      	asrs	r5, r5, #2
 800ca7a:	d03d      	beq.n	800caf8 <__pow5mult+0xa0>
 800ca7c:	69f4      	ldr	r4, [r6, #28]
 800ca7e:	b97c      	cbnz	r4, 800caa0 <__pow5mult+0x48>
 800ca80:	2010      	movs	r0, #16
 800ca82:	f7ff fd7f 	bl	800c584 <malloc>
 800ca86:	4602      	mov	r2, r0
 800ca88:	61f0      	str	r0, [r6, #28]
 800ca8a:	b928      	cbnz	r0, 800ca98 <__pow5mult+0x40>
 800ca8c:	4b1d      	ldr	r3, [pc, #116]	; (800cb04 <__pow5mult+0xac>)
 800ca8e:	481e      	ldr	r0, [pc, #120]	; (800cb08 <__pow5mult+0xb0>)
 800ca90:	f240 11b3 	movw	r1, #435	; 0x1b3
 800ca94:	f000 fc3e 	bl	800d314 <__assert_func>
 800ca98:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ca9c:	6004      	str	r4, [r0, #0]
 800ca9e:	60c4      	str	r4, [r0, #12]
 800caa0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800caa4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800caa8:	b94c      	cbnz	r4, 800cabe <__pow5mult+0x66>
 800caaa:	f240 2171 	movw	r1, #625	; 0x271
 800caae:	4630      	mov	r0, r6
 800cab0:	f7ff ff12 	bl	800c8d8 <__i2b>
 800cab4:	2300      	movs	r3, #0
 800cab6:	f8c8 0008 	str.w	r0, [r8, #8]
 800caba:	4604      	mov	r4, r0
 800cabc:	6003      	str	r3, [r0, #0]
 800cabe:	f04f 0900 	mov.w	r9, #0
 800cac2:	07eb      	lsls	r3, r5, #31
 800cac4:	d50a      	bpl.n	800cadc <__pow5mult+0x84>
 800cac6:	4639      	mov	r1, r7
 800cac8:	4622      	mov	r2, r4
 800caca:	4630      	mov	r0, r6
 800cacc:	f7ff ff1a 	bl	800c904 <__multiply>
 800cad0:	4639      	mov	r1, r7
 800cad2:	4680      	mov	r8, r0
 800cad4:	4630      	mov	r0, r6
 800cad6:	f7ff fe49 	bl	800c76c <_Bfree>
 800cada:	4647      	mov	r7, r8
 800cadc:	106d      	asrs	r5, r5, #1
 800cade:	d00b      	beq.n	800caf8 <__pow5mult+0xa0>
 800cae0:	6820      	ldr	r0, [r4, #0]
 800cae2:	b938      	cbnz	r0, 800caf4 <__pow5mult+0x9c>
 800cae4:	4622      	mov	r2, r4
 800cae6:	4621      	mov	r1, r4
 800cae8:	4630      	mov	r0, r6
 800caea:	f7ff ff0b 	bl	800c904 <__multiply>
 800caee:	6020      	str	r0, [r4, #0]
 800caf0:	f8c0 9000 	str.w	r9, [r0]
 800caf4:	4604      	mov	r4, r0
 800caf6:	e7e4      	b.n	800cac2 <__pow5mult+0x6a>
 800caf8:	4638      	mov	r0, r7
 800cafa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cafe:	bf00      	nop
 800cb00:	0800daa0 	.word	0x0800daa0
 800cb04:	0800d8d5 	.word	0x0800d8d5
 800cb08:	0800d955 	.word	0x0800d955

0800cb0c <__lshift>:
 800cb0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb10:	460c      	mov	r4, r1
 800cb12:	6849      	ldr	r1, [r1, #4]
 800cb14:	6923      	ldr	r3, [r4, #16]
 800cb16:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cb1a:	68a3      	ldr	r3, [r4, #8]
 800cb1c:	4607      	mov	r7, r0
 800cb1e:	4691      	mov	r9, r2
 800cb20:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cb24:	f108 0601 	add.w	r6, r8, #1
 800cb28:	42b3      	cmp	r3, r6
 800cb2a:	db0b      	blt.n	800cb44 <__lshift+0x38>
 800cb2c:	4638      	mov	r0, r7
 800cb2e:	f7ff fddd 	bl	800c6ec <_Balloc>
 800cb32:	4605      	mov	r5, r0
 800cb34:	b948      	cbnz	r0, 800cb4a <__lshift+0x3e>
 800cb36:	4602      	mov	r2, r0
 800cb38:	4b28      	ldr	r3, [pc, #160]	; (800cbdc <__lshift+0xd0>)
 800cb3a:	4829      	ldr	r0, [pc, #164]	; (800cbe0 <__lshift+0xd4>)
 800cb3c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800cb40:	f000 fbe8 	bl	800d314 <__assert_func>
 800cb44:	3101      	adds	r1, #1
 800cb46:	005b      	lsls	r3, r3, #1
 800cb48:	e7ee      	b.n	800cb28 <__lshift+0x1c>
 800cb4a:	2300      	movs	r3, #0
 800cb4c:	f100 0114 	add.w	r1, r0, #20
 800cb50:	f100 0210 	add.w	r2, r0, #16
 800cb54:	4618      	mov	r0, r3
 800cb56:	4553      	cmp	r3, sl
 800cb58:	db33      	blt.n	800cbc2 <__lshift+0xb6>
 800cb5a:	6920      	ldr	r0, [r4, #16]
 800cb5c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cb60:	f104 0314 	add.w	r3, r4, #20
 800cb64:	f019 091f 	ands.w	r9, r9, #31
 800cb68:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cb6c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cb70:	d02b      	beq.n	800cbca <__lshift+0xbe>
 800cb72:	f1c9 0e20 	rsb	lr, r9, #32
 800cb76:	468a      	mov	sl, r1
 800cb78:	2200      	movs	r2, #0
 800cb7a:	6818      	ldr	r0, [r3, #0]
 800cb7c:	fa00 f009 	lsl.w	r0, r0, r9
 800cb80:	4310      	orrs	r0, r2
 800cb82:	f84a 0b04 	str.w	r0, [sl], #4
 800cb86:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb8a:	459c      	cmp	ip, r3
 800cb8c:	fa22 f20e 	lsr.w	r2, r2, lr
 800cb90:	d8f3      	bhi.n	800cb7a <__lshift+0x6e>
 800cb92:	ebac 0304 	sub.w	r3, ip, r4
 800cb96:	3b15      	subs	r3, #21
 800cb98:	f023 0303 	bic.w	r3, r3, #3
 800cb9c:	3304      	adds	r3, #4
 800cb9e:	f104 0015 	add.w	r0, r4, #21
 800cba2:	4584      	cmp	ip, r0
 800cba4:	bf38      	it	cc
 800cba6:	2304      	movcc	r3, #4
 800cba8:	50ca      	str	r2, [r1, r3]
 800cbaa:	b10a      	cbz	r2, 800cbb0 <__lshift+0xa4>
 800cbac:	f108 0602 	add.w	r6, r8, #2
 800cbb0:	3e01      	subs	r6, #1
 800cbb2:	4638      	mov	r0, r7
 800cbb4:	612e      	str	r6, [r5, #16]
 800cbb6:	4621      	mov	r1, r4
 800cbb8:	f7ff fdd8 	bl	800c76c <_Bfree>
 800cbbc:	4628      	mov	r0, r5
 800cbbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cbc2:	f842 0f04 	str.w	r0, [r2, #4]!
 800cbc6:	3301      	adds	r3, #1
 800cbc8:	e7c5      	b.n	800cb56 <__lshift+0x4a>
 800cbca:	3904      	subs	r1, #4
 800cbcc:	f853 2b04 	ldr.w	r2, [r3], #4
 800cbd0:	f841 2f04 	str.w	r2, [r1, #4]!
 800cbd4:	459c      	cmp	ip, r3
 800cbd6:	d8f9      	bhi.n	800cbcc <__lshift+0xc0>
 800cbd8:	e7ea      	b.n	800cbb0 <__lshift+0xa4>
 800cbda:	bf00      	nop
 800cbdc:	0800d944 	.word	0x0800d944
 800cbe0:	0800d955 	.word	0x0800d955

0800cbe4 <__mcmp>:
 800cbe4:	b530      	push	{r4, r5, lr}
 800cbe6:	6902      	ldr	r2, [r0, #16]
 800cbe8:	690c      	ldr	r4, [r1, #16]
 800cbea:	1b12      	subs	r2, r2, r4
 800cbec:	d10e      	bne.n	800cc0c <__mcmp+0x28>
 800cbee:	f100 0314 	add.w	r3, r0, #20
 800cbf2:	3114      	adds	r1, #20
 800cbf4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800cbf8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800cbfc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800cc00:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800cc04:	42a5      	cmp	r5, r4
 800cc06:	d003      	beq.n	800cc10 <__mcmp+0x2c>
 800cc08:	d305      	bcc.n	800cc16 <__mcmp+0x32>
 800cc0a:	2201      	movs	r2, #1
 800cc0c:	4610      	mov	r0, r2
 800cc0e:	bd30      	pop	{r4, r5, pc}
 800cc10:	4283      	cmp	r3, r0
 800cc12:	d3f3      	bcc.n	800cbfc <__mcmp+0x18>
 800cc14:	e7fa      	b.n	800cc0c <__mcmp+0x28>
 800cc16:	f04f 32ff 	mov.w	r2, #4294967295
 800cc1a:	e7f7      	b.n	800cc0c <__mcmp+0x28>

0800cc1c <__mdiff>:
 800cc1c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc20:	460c      	mov	r4, r1
 800cc22:	4606      	mov	r6, r0
 800cc24:	4611      	mov	r1, r2
 800cc26:	4620      	mov	r0, r4
 800cc28:	4690      	mov	r8, r2
 800cc2a:	f7ff ffdb 	bl	800cbe4 <__mcmp>
 800cc2e:	1e05      	subs	r5, r0, #0
 800cc30:	d110      	bne.n	800cc54 <__mdiff+0x38>
 800cc32:	4629      	mov	r1, r5
 800cc34:	4630      	mov	r0, r6
 800cc36:	f7ff fd59 	bl	800c6ec <_Balloc>
 800cc3a:	b930      	cbnz	r0, 800cc4a <__mdiff+0x2e>
 800cc3c:	4b3a      	ldr	r3, [pc, #232]	; (800cd28 <__mdiff+0x10c>)
 800cc3e:	4602      	mov	r2, r0
 800cc40:	f240 2137 	movw	r1, #567	; 0x237
 800cc44:	4839      	ldr	r0, [pc, #228]	; (800cd2c <__mdiff+0x110>)
 800cc46:	f000 fb65 	bl	800d314 <__assert_func>
 800cc4a:	2301      	movs	r3, #1
 800cc4c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cc50:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc54:	bfa4      	itt	ge
 800cc56:	4643      	movge	r3, r8
 800cc58:	46a0      	movge	r8, r4
 800cc5a:	4630      	mov	r0, r6
 800cc5c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800cc60:	bfa6      	itte	ge
 800cc62:	461c      	movge	r4, r3
 800cc64:	2500      	movge	r5, #0
 800cc66:	2501      	movlt	r5, #1
 800cc68:	f7ff fd40 	bl	800c6ec <_Balloc>
 800cc6c:	b920      	cbnz	r0, 800cc78 <__mdiff+0x5c>
 800cc6e:	4b2e      	ldr	r3, [pc, #184]	; (800cd28 <__mdiff+0x10c>)
 800cc70:	4602      	mov	r2, r0
 800cc72:	f240 2145 	movw	r1, #581	; 0x245
 800cc76:	e7e5      	b.n	800cc44 <__mdiff+0x28>
 800cc78:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800cc7c:	6926      	ldr	r6, [r4, #16]
 800cc7e:	60c5      	str	r5, [r0, #12]
 800cc80:	f104 0914 	add.w	r9, r4, #20
 800cc84:	f108 0514 	add.w	r5, r8, #20
 800cc88:	f100 0e14 	add.w	lr, r0, #20
 800cc8c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800cc90:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800cc94:	f108 0210 	add.w	r2, r8, #16
 800cc98:	46f2      	mov	sl, lr
 800cc9a:	2100      	movs	r1, #0
 800cc9c:	f859 3b04 	ldr.w	r3, [r9], #4
 800cca0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800cca4:	fa11 f88b 	uxtah	r8, r1, fp
 800cca8:	b299      	uxth	r1, r3
 800ccaa:	0c1b      	lsrs	r3, r3, #16
 800ccac:	eba8 0801 	sub.w	r8, r8, r1
 800ccb0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ccb4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ccb8:	fa1f f888 	uxth.w	r8, r8
 800ccbc:	1419      	asrs	r1, r3, #16
 800ccbe:	454e      	cmp	r6, r9
 800ccc0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ccc4:	f84a 3b04 	str.w	r3, [sl], #4
 800ccc8:	d8e8      	bhi.n	800cc9c <__mdiff+0x80>
 800ccca:	1b33      	subs	r3, r6, r4
 800cccc:	3b15      	subs	r3, #21
 800ccce:	f023 0303 	bic.w	r3, r3, #3
 800ccd2:	3304      	adds	r3, #4
 800ccd4:	3415      	adds	r4, #21
 800ccd6:	42a6      	cmp	r6, r4
 800ccd8:	bf38      	it	cc
 800ccda:	2304      	movcc	r3, #4
 800ccdc:	441d      	add	r5, r3
 800ccde:	4473      	add	r3, lr
 800cce0:	469e      	mov	lr, r3
 800cce2:	462e      	mov	r6, r5
 800cce4:	4566      	cmp	r6, ip
 800cce6:	d30e      	bcc.n	800cd06 <__mdiff+0xea>
 800cce8:	f10c 0203 	add.w	r2, ip, #3
 800ccec:	1b52      	subs	r2, r2, r5
 800ccee:	f022 0203 	bic.w	r2, r2, #3
 800ccf2:	3d03      	subs	r5, #3
 800ccf4:	45ac      	cmp	ip, r5
 800ccf6:	bf38      	it	cc
 800ccf8:	2200      	movcc	r2, #0
 800ccfa:	4413      	add	r3, r2
 800ccfc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800cd00:	b17a      	cbz	r2, 800cd22 <__mdiff+0x106>
 800cd02:	6107      	str	r7, [r0, #16]
 800cd04:	e7a4      	b.n	800cc50 <__mdiff+0x34>
 800cd06:	f856 8b04 	ldr.w	r8, [r6], #4
 800cd0a:	fa11 f288 	uxtah	r2, r1, r8
 800cd0e:	1414      	asrs	r4, r2, #16
 800cd10:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800cd14:	b292      	uxth	r2, r2
 800cd16:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800cd1a:	f84e 2b04 	str.w	r2, [lr], #4
 800cd1e:	1421      	asrs	r1, r4, #16
 800cd20:	e7e0      	b.n	800cce4 <__mdiff+0xc8>
 800cd22:	3f01      	subs	r7, #1
 800cd24:	e7ea      	b.n	800ccfc <__mdiff+0xe0>
 800cd26:	bf00      	nop
 800cd28:	0800d944 	.word	0x0800d944
 800cd2c:	0800d955 	.word	0x0800d955

0800cd30 <__d2b>:
 800cd30:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cd34:	460f      	mov	r7, r1
 800cd36:	2101      	movs	r1, #1
 800cd38:	ec59 8b10 	vmov	r8, r9, d0
 800cd3c:	4616      	mov	r6, r2
 800cd3e:	f7ff fcd5 	bl	800c6ec <_Balloc>
 800cd42:	4604      	mov	r4, r0
 800cd44:	b930      	cbnz	r0, 800cd54 <__d2b+0x24>
 800cd46:	4602      	mov	r2, r0
 800cd48:	4b24      	ldr	r3, [pc, #144]	; (800cddc <__d2b+0xac>)
 800cd4a:	4825      	ldr	r0, [pc, #148]	; (800cde0 <__d2b+0xb0>)
 800cd4c:	f240 310f 	movw	r1, #783	; 0x30f
 800cd50:	f000 fae0 	bl	800d314 <__assert_func>
 800cd54:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cd58:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cd5c:	bb2d      	cbnz	r5, 800cdaa <__d2b+0x7a>
 800cd5e:	9301      	str	r3, [sp, #4]
 800cd60:	f1b8 0300 	subs.w	r3, r8, #0
 800cd64:	d026      	beq.n	800cdb4 <__d2b+0x84>
 800cd66:	4668      	mov	r0, sp
 800cd68:	9300      	str	r3, [sp, #0]
 800cd6a:	f7ff fd87 	bl	800c87c <__lo0bits>
 800cd6e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800cd72:	b1e8      	cbz	r0, 800cdb0 <__d2b+0x80>
 800cd74:	f1c0 0320 	rsb	r3, r0, #32
 800cd78:	fa02 f303 	lsl.w	r3, r2, r3
 800cd7c:	430b      	orrs	r3, r1
 800cd7e:	40c2      	lsrs	r2, r0
 800cd80:	6163      	str	r3, [r4, #20]
 800cd82:	9201      	str	r2, [sp, #4]
 800cd84:	9b01      	ldr	r3, [sp, #4]
 800cd86:	61a3      	str	r3, [r4, #24]
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	bf14      	ite	ne
 800cd8c:	2202      	movne	r2, #2
 800cd8e:	2201      	moveq	r2, #1
 800cd90:	6122      	str	r2, [r4, #16]
 800cd92:	b1bd      	cbz	r5, 800cdc4 <__d2b+0x94>
 800cd94:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800cd98:	4405      	add	r5, r0
 800cd9a:	603d      	str	r5, [r7, #0]
 800cd9c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800cda0:	6030      	str	r0, [r6, #0]
 800cda2:	4620      	mov	r0, r4
 800cda4:	b003      	add	sp, #12
 800cda6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cdaa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cdae:	e7d6      	b.n	800cd5e <__d2b+0x2e>
 800cdb0:	6161      	str	r1, [r4, #20]
 800cdb2:	e7e7      	b.n	800cd84 <__d2b+0x54>
 800cdb4:	a801      	add	r0, sp, #4
 800cdb6:	f7ff fd61 	bl	800c87c <__lo0bits>
 800cdba:	9b01      	ldr	r3, [sp, #4]
 800cdbc:	6163      	str	r3, [r4, #20]
 800cdbe:	3020      	adds	r0, #32
 800cdc0:	2201      	movs	r2, #1
 800cdc2:	e7e5      	b.n	800cd90 <__d2b+0x60>
 800cdc4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cdc8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800cdcc:	6038      	str	r0, [r7, #0]
 800cdce:	6918      	ldr	r0, [r3, #16]
 800cdd0:	f7ff fd34 	bl	800c83c <__hi0bits>
 800cdd4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cdd8:	e7e2      	b.n	800cda0 <__d2b+0x70>
 800cdda:	bf00      	nop
 800cddc:	0800d944 	.word	0x0800d944
 800cde0:	0800d955 	.word	0x0800d955

0800cde4 <__sfputc_r>:
 800cde4:	6893      	ldr	r3, [r2, #8]
 800cde6:	3b01      	subs	r3, #1
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	b410      	push	{r4}
 800cdec:	6093      	str	r3, [r2, #8]
 800cdee:	da08      	bge.n	800ce02 <__sfputc_r+0x1e>
 800cdf0:	6994      	ldr	r4, [r2, #24]
 800cdf2:	42a3      	cmp	r3, r4
 800cdf4:	db01      	blt.n	800cdfa <__sfputc_r+0x16>
 800cdf6:	290a      	cmp	r1, #10
 800cdf8:	d103      	bne.n	800ce02 <__sfputc_r+0x1e>
 800cdfa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cdfe:	f000 b9e3 	b.w	800d1c8 <__swbuf_r>
 800ce02:	6813      	ldr	r3, [r2, #0]
 800ce04:	1c58      	adds	r0, r3, #1
 800ce06:	6010      	str	r0, [r2, #0]
 800ce08:	7019      	strb	r1, [r3, #0]
 800ce0a:	4608      	mov	r0, r1
 800ce0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ce10:	4770      	bx	lr

0800ce12 <__sfputs_r>:
 800ce12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce14:	4606      	mov	r6, r0
 800ce16:	460f      	mov	r7, r1
 800ce18:	4614      	mov	r4, r2
 800ce1a:	18d5      	adds	r5, r2, r3
 800ce1c:	42ac      	cmp	r4, r5
 800ce1e:	d101      	bne.n	800ce24 <__sfputs_r+0x12>
 800ce20:	2000      	movs	r0, #0
 800ce22:	e007      	b.n	800ce34 <__sfputs_r+0x22>
 800ce24:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce28:	463a      	mov	r2, r7
 800ce2a:	4630      	mov	r0, r6
 800ce2c:	f7ff ffda 	bl	800cde4 <__sfputc_r>
 800ce30:	1c43      	adds	r3, r0, #1
 800ce32:	d1f3      	bne.n	800ce1c <__sfputs_r+0xa>
 800ce34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ce38 <_vfiprintf_r>:
 800ce38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce3c:	460d      	mov	r5, r1
 800ce3e:	b09d      	sub	sp, #116	; 0x74
 800ce40:	4614      	mov	r4, r2
 800ce42:	4698      	mov	r8, r3
 800ce44:	4606      	mov	r6, r0
 800ce46:	b118      	cbz	r0, 800ce50 <_vfiprintf_r+0x18>
 800ce48:	6a03      	ldr	r3, [r0, #32]
 800ce4a:	b90b      	cbnz	r3, 800ce50 <_vfiprintf_r+0x18>
 800ce4c:	f7fe fb50 	bl	800b4f0 <__sinit>
 800ce50:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ce52:	07d9      	lsls	r1, r3, #31
 800ce54:	d405      	bmi.n	800ce62 <_vfiprintf_r+0x2a>
 800ce56:	89ab      	ldrh	r3, [r5, #12]
 800ce58:	059a      	lsls	r2, r3, #22
 800ce5a:	d402      	bmi.n	800ce62 <_vfiprintf_r+0x2a>
 800ce5c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ce5e:	f7fe fcb8 	bl	800b7d2 <__retarget_lock_acquire_recursive>
 800ce62:	89ab      	ldrh	r3, [r5, #12]
 800ce64:	071b      	lsls	r3, r3, #28
 800ce66:	d501      	bpl.n	800ce6c <_vfiprintf_r+0x34>
 800ce68:	692b      	ldr	r3, [r5, #16]
 800ce6a:	b99b      	cbnz	r3, 800ce94 <_vfiprintf_r+0x5c>
 800ce6c:	4629      	mov	r1, r5
 800ce6e:	4630      	mov	r0, r6
 800ce70:	f000 f9e8 	bl	800d244 <__swsetup_r>
 800ce74:	b170      	cbz	r0, 800ce94 <_vfiprintf_r+0x5c>
 800ce76:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ce78:	07dc      	lsls	r4, r3, #31
 800ce7a:	d504      	bpl.n	800ce86 <_vfiprintf_r+0x4e>
 800ce7c:	f04f 30ff 	mov.w	r0, #4294967295
 800ce80:	b01d      	add	sp, #116	; 0x74
 800ce82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce86:	89ab      	ldrh	r3, [r5, #12]
 800ce88:	0598      	lsls	r0, r3, #22
 800ce8a:	d4f7      	bmi.n	800ce7c <_vfiprintf_r+0x44>
 800ce8c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ce8e:	f7fe fca1 	bl	800b7d4 <__retarget_lock_release_recursive>
 800ce92:	e7f3      	b.n	800ce7c <_vfiprintf_r+0x44>
 800ce94:	2300      	movs	r3, #0
 800ce96:	9309      	str	r3, [sp, #36]	; 0x24
 800ce98:	2320      	movs	r3, #32
 800ce9a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ce9e:	f8cd 800c 	str.w	r8, [sp, #12]
 800cea2:	2330      	movs	r3, #48	; 0x30
 800cea4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800d058 <_vfiprintf_r+0x220>
 800cea8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ceac:	f04f 0901 	mov.w	r9, #1
 800ceb0:	4623      	mov	r3, r4
 800ceb2:	469a      	mov	sl, r3
 800ceb4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ceb8:	b10a      	cbz	r2, 800cebe <_vfiprintf_r+0x86>
 800ceba:	2a25      	cmp	r2, #37	; 0x25
 800cebc:	d1f9      	bne.n	800ceb2 <_vfiprintf_r+0x7a>
 800cebe:	ebba 0b04 	subs.w	fp, sl, r4
 800cec2:	d00b      	beq.n	800cedc <_vfiprintf_r+0xa4>
 800cec4:	465b      	mov	r3, fp
 800cec6:	4622      	mov	r2, r4
 800cec8:	4629      	mov	r1, r5
 800ceca:	4630      	mov	r0, r6
 800cecc:	f7ff ffa1 	bl	800ce12 <__sfputs_r>
 800ced0:	3001      	adds	r0, #1
 800ced2:	f000 80a9 	beq.w	800d028 <_vfiprintf_r+0x1f0>
 800ced6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ced8:	445a      	add	r2, fp
 800ceda:	9209      	str	r2, [sp, #36]	; 0x24
 800cedc:	f89a 3000 	ldrb.w	r3, [sl]
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	f000 80a1 	beq.w	800d028 <_vfiprintf_r+0x1f0>
 800cee6:	2300      	movs	r3, #0
 800cee8:	f04f 32ff 	mov.w	r2, #4294967295
 800ceec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cef0:	f10a 0a01 	add.w	sl, sl, #1
 800cef4:	9304      	str	r3, [sp, #16]
 800cef6:	9307      	str	r3, [sp, #28]
 800cef8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cefc:	931a      	str	r3, [sp, #104]	; 0x68
 800cefe:	4654      	mov	r4, sl
 800cf00:	2205      	movs	r2, #5
 800cf02:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf06:	4854      	ldr	r0, [pc, #336]	; (800d058 <_vfiprintf_r+0x220>)
 800cf08:	f7f3 f972 	bl	80001f0 <memchr>
 800cf0c:	9a04      	ldr	r2, [sp, #16]
 800cf0e:	b9d8      	cbnz	r0, 800cf48 <_vfiprintf_r+0x110>
 800cf10:	06d1      	lsls	r1, r2, #27
 800cf12:	bf44      	itt	mi
 800cf14:	2320      	movmi	r3, #32
 800cf16:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cf1a:	0713      	lsls	r3, r2, #28
 800cf1c:	bf44      	itt	mi
 800cf1e:	232b      	movmi	r3, #43	; 0x2b
 800cf20:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cf24:	f89a 3000 	ldrb.w	r3, [sl]
 800cf28:	2b2a      	cmp	r3, #42	; 0x2a
 800cf2a:	d015      	beq.n	800cf58 <_vfiprintf_r+0x120>
 800cf2c:	9a07      	ldr	r2, [sp, #28]
 800cf2e:	4654      	mov	r4, sl
 800cf30:	2000      	movs	r0, #0
 800cf32:	f04f 0c0a 	mov.w	ip, #10
 800cf36:	4621      	mov	r1, r4
 800cf38:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cf3c:	3b30      	subs	r3, #48	; 0x30
 800cf3e:	2b09      	cmp	r3, #9
 800cf40:	d94d      	bls.n	800cfde <_vfiprintf_r+0x1a6>
 800cf42:	b1b0      	cbz	r0, 800cf72 <_vfiprintf_r+0x13a>
 800cf44:	9207      	str	r2, [sp, #28]
 800cf46:	e014      	b.n	800cf72 <_vfiprintf_r+0x13a>
 800cf48:	eba0 0308 	sub.w	r3, r0, r8
 800cf4c:	fa09 f303 	lsl.w	r3, r9, r3
 800cf50:	4313      	orrs	r3, r2
 800cf52:	9304      	str	r3, [sp, #16]
 800cf54:	46a2      	mov	sl, r4
 800cf56:	e7d2      	b.n	800cefe <_vfiprintf_r+0xc6>
 800cf58:	9b03      	ldr	r3, [sp, #12]
 800cf5a:	1d19      	adds	r1, r3, #4
 800cf5c:	681b      	ldr	r3, [r3, #0]
 800cf5e:	9103      	str	r1, [sp, #12]
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	bfbb      	ittet	lt
 800cf64:	425b      	neglt	r3, r3
 800cf66:	f042 0202 	orrlt.w	r2, r2, #2
 800cf6a:	9307      	strge	r3, [sp, #28]
 800cf6c:	9307      	strlt	r3, [sp, #28]
 800cf6e:	bfb8      	it	lt
 800cf70:	9204      	strlt	r2, [sp, #16]
 800cf72:	7823      	ldrb	r3, [r4, #0]
 800cf74:	2b2e      	cmp	r3, #46	; 0x2e
 800cf76:	d10c      	bne.n	800cf92 <_vfiprintf_r+0x15a>
 800cf78:	7863      	ldrb	r3, [r4, #1]
 800cf7a:	2b2a      	cmp	r3, #42	; 0x2a
 800cf7c:	d134      	bne.n	800cfe8 <_vfiprintf_r+0x1b0>
 800cf7e:	9b03      	ldr	r3, [sp, #12]
 800cf80:	1d1a      	adds	r2, r3, #4
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	9203      	str	r2, [sp, #12]
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	bfb8      	it	lt
 800cf8a:	f04f 33ff 	movlt.w	r3, #4294967295
 800cf8e:	3402      	adds	r4, #2
 800cf90:	9305      	str	r3, [sp, #20]
 800cf92:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800d068 <_vfiprintf_r+0x230>
 800cf96:	7821      	ldrb	r1, [r4, #0]
 800cf98:	2203      	movs	r2, #3
 800cf9a:	4650      	mov	r0, sl
 800cf9c:	f7f3 f928 	bl	80001f0 <memchr>
 800cfa0:	b138      	cbz	r0, 800cfb2 <_vfiprintf_r+0x17a>
 800cfa2:	9b04      	ldr	r3, [sp, #16]
 800cfa4:	eba0 000a 	sub.w	r0, r0, sl
 800cfa8:	2240      	movs	r2, #64	; 0x40
 800cfaa:	4082      	lsls	r2, r0
 800cfac:	4313      	orrs	r3, r2
 800cfae:	3401      	adds	r4, #1
 800cfb0:	9304      	str	r3, [sp, #16]
 800cfb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cfb6:	4829      	ldr	r0, [pc, #164]	; (800d05c <_vfiprintf_r+0x224>)
 800cfb8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cfbc:	2206      	movs	r2, #6
 800cfbe:	f7f3 f917 	bl	80001f0 <memchr>
 800cfc2:	2800      	cmp	r0, #0
 800cfc4:	d03f      	beq.n	800d046 <_vfiprintf_r+0x20e>
 800cfc6:	4b26      	ldr	r3, [pc, #152]	; (800d060 <_vfiprintf_r+0x228>)
 800cfc8:	bb1b      	cbnz	r3, 800d012 <_vfiprintf_r+0x1da>
 800cfca:	9b03      	ldr	r3, [sp, #12]
 800cfcc:	3307      	adds	r3, #7
 800cfce:	f023 0307 	bic.w	r3, r3, #7
 800cfd2:	3308      	adds	r3, #8
 800cfd4:	9303      	str	r3, [sp, #12]
 800cfd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cfd8:	443b      	add	r3, r7
 800cfda:	9309      	str	r3, [sp, #36]	; 0x24
 800cfdc:	e768      	b.n	800ceb0 <_vfiprintf_r+0x78>
 800cfde:	fb0c 3202 	mla	r2, ip, r2, r3
 800cfe2:	460c      	mov	r4, r1
 800cfe4:	2001      	movs	r0, #1
 800cfe6:	e7a6      	b.n	800cf36 <_vfiprintf_r+0xfe>
 800cfe8:	2300      	movs	r3, #0
 800cfea:	3401      	adds	r4, #1
 800cfec:	9305      	str	r3, [sp, #20]
 800cfee:	4619      	mov	r1, r3
 800cff0:	f04f 0c0a 	mov.w	ip, #10
 800cff4:	4620      	mov	r0, r4
 800cff6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cffa:	3a30      	subs	r2, #48	; 0x30
 800cffc:	2a09      	cmp	r2, #9
 800cffe:	d903      	bls.n	800d008 <_vfiprintf_r+0x1d0>
 800d000:	2b00      	cmp	r3, #0
 800d002:	d0c6      	beq.n	800cf92 <_vfiprintf_r+0x15a>
 800d004:	9105      	str	r1, [sp, #20]
 800d006:	e7c4      	b.n	800cf92 <_vfiprintf_r+0x15a>
 800d008:	fb0c 2101 	mla	r1, ip, r1, r2
 800d00c:	4604      	mov	r4, r0
 800d00e:	2301      	movs	r3, #1
 800d010:	e7f0      	b.n	800cff4 <_vfiprintf_r+0x1bc>
 800d012:	ab03      	add	r3, sp, #12
 800d014:	9300      	str	r3, [sp, #0]
 800d016:	462a      	mov	r2, r5
 800d018:	4b12      	ldr	r3, [pc, #72]	; (800d064 <_vfiprintf_r+0x22c>)
 800d01a:	a904      	add	r1, sp, #16
 800d01c:	4630      	mov	r0, r6
 800d01e:	f7fd fe15 	bl	800ac4c <_printf_float>
 800d022:	4607      	mov	r7, r0
 800d024:	1c78      	adds	r0, r7, #1
 800d026:	d1d6      	bne.n	800cfd6 <_vfiprintf_r+0x19e>
 800d028:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d02a:	07d9      	lsls	r1, r3, #31
 800d02c:	d405      	bmi.n	800d03a <_vfiprintf_r+0x202>
 800d02e:	89ab      	ldrh	r3, [r5, #12]
 800d030:	059a      	lsls	r2, r3, #22
 800d032:	d402      	bmi.n	800d03a <_vfiprintf_r+0x202>
 800d034:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d036:	f7fe fbcd 	bl	800b7d4 <__retarget_lock_release_recursive>
 800d03a:	89ab      	ldrh	r3, [r5, #12]
 800d03c:	065b      	lsls	r3, r3, #25
 800d03e:	f53f af1d 	bmi.w	800ce7c <_vfiprintf_r+0x44>
 800d042:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d044:	e71c      	b.n	800ce80 <_vfiprintf_r+0x48>
 800d046:	ab03      	add	r3, sp, #12
 800d048:	9300      	str	r3, [sp, #0]
 800d04a:	462a      	mov	r2, r5
 800d04c:	4b05      	ldr	r3, [pc, #20]	; (800d064 <_vfiprintf_r+0x22c>)
 800d04e:	a904      	add	r1, sp, #16
 800d050:	4630      	mov	r0, r6
 800d052:	f7fe f89f 	bl	800b194 <_printf_i>
 800d056:	e7e4      	b.n	800d022 <_vfiprintf_r+0x1ea>
 800d058:	0800daac 	.word	0x0800daac
 800d05c:	0800dab6 	.word	0x0800dab6
 800d060:	0800ac4d 	.word	0x0800ac4d
 800d064:	0800ce13 	.word	0x0800ce13
 800d068:	0800dab2 	.word	0x0800dab2

0800d06c <__sflush_r>:
 800d06c:	898a      	ldrh	r2, [r1, #12]
 800d06e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d072:	4605      	mov	r5, r0
 800d074:	0710      	lsls	r0, r2, #28
 800d076:	460c      	mov	r4, r1
 800d078:	d458      	bmi.n	800d12c <__sflush_r+0xc0>
 800d07a:	684b      	ldr	r3, [r1, #4]
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	dc05      	bgt.n	800d08c <__sflush_r+0x20>
 800d080:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d082:	2b00      	cmp	r3, #0
 800d084:	dc02      	bgt.n	800d08c <__sflush_r+0x20>
 800d086:	2000      	movs	r0, #0
 800d088:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d08c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d08e:	2e00      	cmp	r6, #0
 800d090:	d0f9      	beq.n	800d086 <__sflush_r+0x1a>
 800d092:	2300      	movs	r3, #0
 800d094:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d098:	682f      	ldr	r7, [r5, #0]
 800d09a:	6a21      	ldr	r1, [r4, #32]
 800d09c:	602b      	str	r3, [r5, #0]
 800d09e:	d032      	beq.n	800d106 <__sflush_r+0x9a>
 800d0a0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d0a2:	89a3      	ldrh	r3, [r4, #12]
 800d0a4:	075a      	lsls	r2, r3, #29
 800d0a6:	d505      	bpl.n	800d0b4 <__sflush_r+0x48>
 800d0a8:	6863      	ldr	r3, [r4, #4]
 800d0aa:	1ac0      	subs	r0, r0, r3
 800d0ac:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d0ae:	b10b      	cbz	r3, 800d0b4 <__sflush_r+0x48>
 800d0b0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d0b2:	1ac0      	subs	r0, r0, r3
 800d0b4:	2300      	movs	r3, #0
 800d0b6:	4602      	mov	r2, r0
 800d0b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d0ba:	6a21      	ldr	r1, [r4, #32]
 800d0bc:	4628      	mov	r0, r5
 800d0be:	47b0      	blx	r6
 800d0c0:	1c43      	adds	r3, r0, #1
 800d0c2:	89a3      	ldrh	r3, [r4, #12]
 800d0c4:	d106      	bne.n	800d0d4 <__sflush_r+0x68>
 800d0c6:	6829      	ldr	r1, [r5, #0]
 800d0c8:	291d      	cmp	r1, #29
 800d0ca:	d82b      	bhi.n	800d124 <__sflush_r+0xb8>
 800d0cc:	4a29      	ldr	r2, [pc, #164]	; (800d174 <__sflush_r+0x108>)
 800d0ce:	410a      	asrs	r2, r1
 800d0d0:	07d6      	lsls	r6, r2, #31
 800d0d2:	d427      	bmi.n	800d124 <__sflush_r+0xb8>
 800d0d4:	2200      	movs	r2, #0
 800d0d6:	6062      	str	r2, [r4, #4]
 800d0d8:	04d9      	lsls	r1, r3, #19
 800d0da:	6922      	ldr	r2, [r4, #16]
 800d0dc:	6022      	str	r2, [r4, #0]
 800d0de:	d504      	bpl.n	800d0ea <__sflush_r+0x7e>
 800d0e0:	1c42      	adds	r2, r0, #1
 800d0e2:	d101      	bne.n	800d0e8 <__sflush_r+0x7c>
 800d0e4:	682b      	ldr	r3, [r5, #0]
 800d0e6:	b903      	cbnz	r3, 800d0ea <__sflush_r+0x7e>
 800d0e8:	6560      	str	r0, [r4, #84]	; 0x54
 800d0ea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d0ec:	602f      	str	r7, [r5, #0]
 800d0ee:	2900      	cmp	r1, #0
 800d0f0:	d0c9      	beq.n	800d086 <__sflush_r+0x1a>
 800d0f2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d0f6:	4299      	cmp	r1, r3
 800d0f8:	d002      	beq.n	800d100 <__sflush_r+0x94>
 800d0fa:	4628      	mov	r0, r5
 800d0fc:	f7ff f9f6 	bl	800c4ec <_free_r>
 800d100:	2000      	movs	r0, #0
 800d102:	6360      	str	r0, [r4, #52]	; 0x34
 800d104:	e7c0      	b.n	800d088 <__sflush_r+0x1c>
 800d106:	2301      	movs	r3, #1
 800d108:	4628      	mov	r0, r5
 800d10a:	47b0      	blx	r6
 800d10c:	1c41      	adds	r1, r0, #1
 800d10e:	d1c8      	bne.n	800d0a2 <__sflush_r+0x36>
 800d110:	682b      	ldr	r3, [r5, #0]
 800d112:	2b00      	cmp	r3, #0
 800d114:	d0c5      	beq.n	800d0a2 <__sflush_r+0x36>
 800d116:	2b1d      	cmp	r3, #29
 800d118:	d001      	beq.n	800d11e <__sflush_r+0xb2>
 800d11a:	2b16      	cmp	r3, #22
 800d11c:	d101      	bne.n	800d122 <__sflush_r+0xb6>
 800d11e:	602f      	str	r7, [r5, #0]
 800d120:	e7b1      	b.n	800d086 <__sflush_r+0x1a>
 800d122:	89a3      	ldrh	r3, [r4, #12]
 800d124:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d128:	81a3      	strh	r3, [r4, #12]
 800d12a:	e7ad      	b.n	800d088 <__sflush_r+0x1c>
 800d12c:	690f      	ldr	r7, [r1, #16]
 800d12e:	2f00      	cmp	r7, #0
 800d130:	d0a9      	beq.n	800d086 <__sflush_r+0x1a>
 800d132:	0793      	lsls	r3, r2, #30
 800d134:	680e      	ldr	r6, [r1, #0]
 800d136:	bf08      	it	eq
 800d138:	694b      	ldreq	r3, [r1, #20]
 800d13a:	600f      	str	r7, [r1, #0]
 800d13c:	bf18      	it	ne
 800d13e:	2300      	movne	r3, #0
 800d140:	eba6 0807 	sub.w	r8, r6, r7
 800d144:	608b      	str	r3, [r1, #8]
 800d146:	f1b8 0f00 	cmp.w	r8, #0
 800d14a:	dd9c      	ble.n	800d086 <__sflush_r+0x1a>
 800d14c:	6a21      	ldr	r1, [r4, #32]
 800d14e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d150:	4643      	mov	r3, r8
 800d152:	463a      	mov	r2, r7
 800d154:	4628      	mov	r0, r5
 800d156:	47b0      	blx	r6
 800d158:	2800      	cmp	r0, #0
 800d15a:	dc06      	bgt.n	800d16a <__sflush_r+0xfe>
 800d15c:	89a3      	ldrh	r3, [r4, #12]
 800d15e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d162:	81a3      	strh	r3, [r4, #12]
 800d164:	f04f 30ff 	mov.w	r0, #4294967295
 800d168:	e78e      	b.n	800d088 <__sflush_r+0x1c>
 800d16a:	4407      	add	r7, r0
 800d16c:	eba8 0800 	sub.w	r8, r8, r0
 800d170:	e7e9      	b.n	800d146 <__sflush_r+0xda>
 800d172:	bf00      	nop
 800d174:	dfbffffe 	.word	0xdfbffffe

0800d178 <_fflush_r>:
 800d178:	b538      	push	{r3, r4, r5, lr}
 800d17a:	690b      	ldr	r3, [r1, #16]
 800d17c:	4605      	mov	r5, r0
 800d17e:	460c      	mov	r4, r1
 800d180:	b913      	cbnz	r3, 800d188 <_fflush_r+0x10>
 800d182:	2500      	movs	r5, #0
 800d184:	4628      	mov	r0, r5
 800d186:	bd38      	pop	{r3, r4, r5, pc}
 800d188:	b118      	cbz	r0, 800d192 <_fflush_r+0x1a>
 800d18a:	6a03      	ldr	r3, [r0, #32]
 800d18c:	b90b      	cbnz	r3, 800d192 <_fflush_r+0x1a>
 800d18e:	f7fe f9af 	bl	800b4f0 <__sinit>
 800d192:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d196:	2b00      	cmp	r3, #0
 800d198:	d0f3      	beq.n	800d182 <_fflush_r+0xa>
 800d19a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d19c:	07d0      	lsls	r0, r2, #31
 800d19e:	d404      	bmi.n	800d1aa <_fflush_r+0x32>
 800d1a0:	0599      	lsls	r1, r3, #22
 800d1a2:	d402      	bmi.n	800d1aa <_fflush_r+0x32>
 800d1a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d1a6:	f7fe fb14 	bl	800b7d2 <__retarget_lock_acquire_recursive>
 800d1aa:	4628      	mov	r0, r5
 800d1ac:	4621      	mov	r1, r4
 800d1ae:	f7ff ff5d 	bl	800d06c <__sflush_r>
 800d1b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d1b4:	07da      	lsls	r2, r3, #31
 800d1b6:	4605      	mov	r5, r0
 800d1b8:	d4e4      	bmi.n	800d184 <_fflush_r+0xc>
 800d1ba:	89a3      	ldrh	r3, [r4, #12]
 800d1bc:	059b      	lsls	r3, r3, #22
 800d1be:	d4e1      	bmi.n	800d184 <_fflush_r+0xc>
 800d1c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d1c2:	f7fe fb07 	bl	800b7d4 <__retarget_lock_release_recursive>
 800d1c6:	e7dd      	b.n	800d184 <_fflush_r+0xc>

0800d1c8 <__swbuf_r>:
 800d1c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d1ca:	460e      	mov	r6, r1
 800d1cc:	4614      	mov	r4, r2
 800d1ce:	4605      	mov	r5, r0
 800d1d0:	b118      	cbz	r0, 800d1da <__swbuf_r+0x12>
 800d1d2:	6a03      	ldr	r3, [r0, #32]
 800d1d4:	b90b      	cbnz	r3, 800d1da <__swbuf_r+0x12>
 800d1d6:	f7fe f98b 	bl	800b4f0 <__sinit>
 800d1da:	69a3      	ldr	r3, [r4, #24]
 800d1dc:	60a3      	str	r3, [r4, #8]
 800d1de:	89a3      	ldrh	r3, [r4, #12]
 800d1e0:	071a      	lsls	r2, r3, #28
 800d1e2:	d525      	bpl.n	800d230 <__swbuf_r+0x68>
 800d1e4:	6923      	ldr	r3, [r4, #16]
 800d1e6:	b31b      	cbz	r3, 800d230 <__swbuf_r+0x68>
 800d1e8:	6823      	ldr	r3, [r4, #0]
 800d1ea:	6922      	ldr	r2, [r4, #16]
 800d1ec:	1a98      	subs	r0, r3, r2
 800d1ee:	6963      	ldr	r3, [r4, #20]
 800d1f0:	b2f6      	uxtb	r6, r6
 800d1f2:	4283      	cmp	r3, r0
 800d1f4:	4637      	mov	r7, r6
 800d1f6:	dc04      	bgt.n	800d202 <__swbuf_r+0x3a>
 800d1f8:	4621      	mov	r1, r4
 800d1fa:	4628      	mov	r0, r5
 800d1fc:	f7ff ffbc 	bl	800d178 <_fflush_r>
 800d200:	b9e0      	cbnz	r0, 800d23c <__swbuf_r+0x74>
 800d202:	68a3      	ldr	r3, [r4, #8]
 800d204:	3b01      	subs	r3, #1
 800d206:	60a3      	str	r3, [r4, #8]
 800d208:	6823      	ldr	r3, [r4, #0]
 800d20a:	1c5a      	adds	r2, r3, #1
 800d20c:	6022      	str	r2, [r4, #0]
 800d20e:	701e      	strb	r6, [r3, #0]
 800d210:	6962      	ldr	r2, [r4, #20]
 800d212:	1c43      	adds	r3, r0, #1
 800d214:	429a      	cmp	r2, r3
 800d216:	d004      	beq.n	800d222 <__swbuf_r+0x5a>
 800d218:	89a3      	ldrh	r3, [r4, #12]
 800d21a:	07db      	lsls	r3, r3, #31
 800d21c:	d506      	bpl.n	800d22c <__swbuf_r+0x64>
 800d21e:	2e0a      	cmp	r6, #10
 800d220:	d104      	bne.n	800d22c <__swbuf_r+0x64>
 800d222:	4621      	mov	r1, r4
 800d224:	4628      	mov	r0, r5
 800d226:	f7ff ffa7 	bl	800d178 <_fflush_r>
 800d22a:	b938      	cbnz	r0, 800d23c <__swbuf_r+0x74>
 800d22c:	4638      	mov	r0, r7
 800d22e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d230:	4621      	mov	r1, r4
 800d232:	4628      	mov	r0, r5
 800d234:	f000 f806 	bl	800d244 <__swsetup_r>
 800d238:	2800      	cmp	r0, #0
 800d23a:	d0d5      	beq.n	800d1e8 <__swbuf_r+0x20>
 800d23c:	f04f 37ff 	mov.w	r7, #4294967295
 800d240:	e7f4      	b.n	800d22c <__swbuf_r+0x64>
	...

0800d244 <__swsetup_r>:
 800d244:	b538      	push	{r3, r4, r5, lr}
 800d246:	4b2a      	ldr	r3, [pc, #168]	; (800d2f0 <__swsetup_r+0xac>)
 800d248:	4605      	mov	r5, r0
 800d24a:	6818      	ldr	r0, [r3, #0]
 800d24c:	460c      	mov	r4, r1
 800d24e:	b118      	cbz	r0, 800d258 <__swsetup_r+0x14>
 800d250:	6a03      	ldr	r3, [r0, #32]
 800d252:	b90b      	cbnz	r3, 800d258 <__swsetup_r+0x14>
 800d254:	f7fe f94c 	bl	800b4f0 <__sinit>
 800d258:	89a3      	ldrh	r3, [r4, #12]
 800d25a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d25e:	0718      	lsls	r0, r3, #28
 800d260:	d422      	bmi.n	800d2a8 <__swsetup_r+0x64>
 800d262:	06d9      	lsls	r1, r3, #27
 800d264:	d407      	bmi.n	800d276 <__swsetup_r+0x32>
 800d266:	2309      	movs	r3, #9
 800d268:	602b      	str	r3, [r5, #0]
 800d26a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d26e:	81a3      	strh	r3, [r4, #12]
 800d270:	f04f 30ff 	mov.w	r0, #4294967295
 800d274:	e034      	b.n	800d2e0 <__swsetup_r+0x9c>
 800d276:	0758      	lsls	r0, r3, #29
 800d278:	d512      	bpl.n	800d2a0 <__swsetup_r+0x5c>
 800d27a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d27c:	b141      	cbz	r1, 800d290 <__swsetup_r+0x4c>
 800d27e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d282:	4299      	cmp	r1, r3
 800d284:	d002      	beq.n	800d28c <__swsetup_r+0x48>
 800d286:	4628      	mov	r0, r5
 800d288:	f7ff f930 	bl	800c4ec <_free_r>
 800d28c:	2300      	movs	r3, #0
 800d28e:	6363      	str	r3, [r4, #52]	; 0x34
 800d290:	89a3      	ldrh	r3, [r4, #12]
 800d292:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d296:	81a3      	strh	r3, [r4, #12]
 800d298:	2300      	movs	r3, #0
 800d29a:	6063      	str	r3, [r4, #4]
 800d29c:	6923      	ldr	r3, [r4, #16]
 800d29e:	6023      	str	r3, [r4, #0]
 800d2a0:	89a3      	ldrh	r3, [r4, #12]
 800d2a2:	f043 0308 	orr.w	r3, r3, #8
 800d2a6:	81a3      	strh	r3, [r4, #12]
 800d2a8:	6923      	ldr	r3, [r4, #16]
 800d2aa:	b94b      	cbnz	r3, 800d2c0 <__swsetup_r+0x7c>
 800d2ac:	89a3      	ldrh	r3, [r4, #12]
 800d2ae:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d2b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d2b6:	d003      	beq.n	800d2c0 <__swsetup_r+0x7c>
 800d2b8:	4621      	mov	r1, r4
 800d2ba:	4628      	mov	r0, r5
 800d2bc:	f000 f8b6 	bl	800d42c <__smakebuf_r>
 800d2c0:	89a0      	ldrh	r0, [r4, #12]
 800d2c2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d2c6:	f010 0301 	ands.w	r3, r0, #1
 800d2ca:	d00a      	beq.n	800d2e2 <__swsetup_r+0x9e>
 800d2cc:	2300      	movs	r3, #0
 800d2ce:	60a3      	str	r3, [r4, #8]
 800d2d0:	6963      	ldr	r3, [r4, #20]
 800d2d2:	425b      	negs	r3, r3
 800d2d4:	61a3      	str	r3, [r4, #24]
 800d2d6:	6923      	ldr	r3, [r4, #16]
 800d2d8:	b943      	cbnz	r3, 800d2ec <__swsetup_r+0xa8>
 800d2da:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d2de:	d1c4      	bne.n	800d26a <__swsetup_r+0x26>
 800d2e0:	bd38      	pop	{r3, r4, r5, pc}
 800d2e2:	0781      	lsls	r1, r0, #30
 800d2e4:	bf58      	it	pl
 800d2e6:	6963      	ldrpl	r3, [r4, #20]
 800d2e8:	60a3      	str	r3, [r4, #8]
 800d2ea:	e7f4      	b.n	800d2d6 <__swsetup_r+0x92>
 800d2ec:	2000      	movs	r0, #0
 800d2ee:	e7f7      	b.n	800d2e0 <__swsetup_r+0x9c>
 800d2f0:	2000006c 	.word	0x2000006c

0800d2f4 <_sbrk_r>:
 800d2f4:	b538      	push	{r3, r4, r5, lr}
 800d2f6:	4d06      	ldr	r5, [pc, #24]	; (800d310 <_sbrk_r+0x1c>)
 800d2f8:	2300      	movs	r3, #0
 800d2fa:	4604      	mov	r4, r0
 800d2fc:	4608      	mov	r0, r1
 800d2fe:	602b      	str	r3, [r5, #0]
 800d300:	f7f4 fd58 	bl	8001db4 <_sbrk>
 800d304:	1c43      	adds	r3, r0, #1
 800d306:	d102      	bne.n	800d30e <_sbrk_r+0x1a>
 800d308:	682b      	ldr	r3, [r5, #0]
 800d30a:	b103      	cbz	r3, 800d30e <_sbrk_r+0x1a>
 800d30c:	6023      	str	r3, [r4, #0]
 800d30e:	bd38      	pop	{r3, r4, r5, pc}
 800d310:	20006190 	.word	0x20006190

0800d314 <__assert_func>:
 800d314:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d316:	4614      	mov	r4, r2
 800d318:	461a      	mov	r2, r3
 800d31a:	4b09      	ldr	r3, [pc, #36]	; (800d340 <__assert_func+0x2c>)
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	4605      	mov	r5, r0
 800d320:	68d8      	ldr	r0, [r3, #12]
 800d322:	b14c      	cbz	r4, 800d338 <__assert_func+0x24>
 800d324:	4b07      	ldr	r3, [pc, #28]	; (800d344 <__assert_func+0x30>)
 800d326:	9100      	str	r1, [sp, #0]
 800d328:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d32c:	4906      	ldr	r1, [pc, #24]	; (800d348 <__assert_func+0x34>)
 800d32e:	462b      	mov	r3, r5
 800d330:	f000 f844 	bl	800d3bc <fiprintf>
 800d334:	f000 f8d8 	bl	800d4e8 <abort>
 800d338:	4b04      	ldr	r3, [pc, #16]	; (800d34c <__assert_func+0x38>)
 800d33a:	461c      	mov	r4, r3
 800d33c:	e7f3      	b.n	800d326 <__assert_func+0x12>
 800d33e:	bf00      	nop
 800d340:	2000006c 	.word	0x2000006c
 800d344:	0800dac7 	.word	0x0800dac7
 800d348:	0800dad4 	.word	0x0800dad4
 800d34c:	0800db02 	.word	0x0800db02

0800d350 <_calloc_r>:
 800d350:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d352:	fba1 2402 	umull	r2, r4, r1, r2
 800d356:	b94c      	cbnz	r4, 800d36c <_calloc_r+0x1c>
 800d358:	4611      	mov	r1, r2
 800d35a:	9201      	str	r2, [sp, #4]
 800d35c:	f7ff f93a 	bl	800c5d4 <_malloc_r>
 800d360:	9a01      	ldr	r2, [sp, #4]
 800d362:	4605      	mov	r5, r0
 800d364:	b930      	cbnz	r0, 800d374 <_calloc_r+0x24>
 800d366:	4628      	mov	r0, r5
 800d368:	b003      	add	sp, #12
 800d36a:	bd30      	pop	{r4, r5, pc}
 800d36c:	220c      	movs	r2, #12
 800d36e:	6002      	str	r2, [r0, #0]
 800d370:	2500      	movs	r5, #0
 800d372:	e7f8      	b.n	800d366 <_calloc_r+0x16>
 800d374:	4621      	mov	r1, r4
 800d376:	f7fe f946 	bl	800b606 <memset>
 800d37a:	e7f4      	b.n	800d366 <_calloc_r+0x16>

0800d37c <__ascii_mbtowc>:
 800d37c:	b082      	sub	sp, #8
 800d37e:	b901      	cbnz	r1, 800d382 <__ascii_mbtowc+0x6>
 800d380:	a901      	add	r1, sp, #4
 800d382:	b142      	cbz	r2, 800d396 <__ascii_mbtowc+0x1a>
 800d384:	b14b      	cbz	r3, 800d39a <__ascii_mbtowc+0x1e>
 800d386:	7813      	ldrb	r3, [r2, #0]
 800d388:	600b      	str	r3, [r1, #0]
 800d38a:	7812      	ldrb	r2, [r2, #0]
 800d38c:	1e10      	subs	r0, r2, #0
 800d38e:	bf18      	it	ne
 800d390:	2001      	movne	r0, #1
 800d392:	b002      	add	sp, #8
 800d394:	4770      	bx	lr
 800d396:	4610      	mov	r0, r2
 800d398:	e7fb      	b.n	800d392 <__ascii_mbtowc+0x16>
 800d39a:	f06f 0001 	mvn.w	r0, #1
 800d39e:	e7f8      	b.n	800d392 <__ascii_mbtowc+0x16>

0800d3a0 <__ascii_wctomb>:
 800d3a0:	b149      	cbz	r1, 800d3b6 <__ascii_wctomb+0x16>
 800d3a2:	2aff      	cmp	r2, #255	; 0xff
 800d3a4:	bf85      	ittet	hi
 800d3a6:	238a      	movhi	r3, #138	; 0x8a
 800d3a8:	6003      	strhi	r3, [r0, #0]
 800d3aa:	700a      	strbls	r2, [r1, #0]
 800d3ac:	f04f 30ff 	movhi.w	r0, #4294967295
 800d3b0:	bf98      	it	ls
 800d3b2:	2001      	movls	r0, #1
 800d3b4:	4770      	bx	lr
 800d3b6:	4608      	mov	r0, r1
 800d3b8:	4770      	bx	lr
	...

0800d3bc <fiprintf>:
 800d3bc:	b40e      	push	{r1, r2, r3}
 800d3be:	b503      	push	{r0, r1, lr}
 800d3c0:	4601      	mov	r1, r0
 800d3c2:	ab03      	add	r3, sp, #12
 800d3c4:	4805      	ldr	r0, [pc, #20]	; (800d3dc <fiprintf+0x20>)
 800d3c6:	f853 2b04 	ldr.w	r2, [r3], #4
 800d3ca:	6800      	ldr	r0, [r0, #0]
 800d3cc:	9301      	str	r3, [sp, #4]
 800d3ce:	f7ff fd33 	bl	800ce38 <_vfiprintf_r>
 800d3d2:	b002      	add	sp, #8
 800d3d4:	f85d eb04 	ldr.w	lr, [sp], #4
 800d3d8:	b003      	add	sp, #12
 800d3da:	4770      	bx	lr
 800d3dc:	2000006c 	.word	0x2000006c

0800d3e0 <__swhatbuf_r>:
 800d3e0:	b570      	push	{r4, r5, r6, lr}
 800d3e2:	460c      	mov	r4, r1
 800d3e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d3e8:	2900      	cmp	r1, #0
 800d3ea:	b096      	sub	sp, #88	; 0x58
 800d3ec:	4615      	mov	r5, r2
 800d3ee:	461e      	mov	r6, r3
 800d3f0:	da0d      	bge.n	800d40e <__swhatbuf_r+0x2e>
 800d3f2:	89a3      	ldrh	r3, [r4, #12]
 800d3f4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800d3f8:	f04f 0100 	mov.w	r1, #0
 800d3fc:	bf0c      	ite	eq
 800d3fe:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800d402:	2340      	movne	r3, #64	; 0x40
 800d404:	2000      	movs	r0, #0
 800d406:	6031      	str	r1, [r6, #0]
 800d408:	602b      	str	r3, [r5, #0]
 800d40a:	b016      	add	sp, #88	; 0x58
 800d40c:	bd70      	pop	{r4, r5, r6, pc}
 800d40e:	466a      	mov	r2, sp
 800d410:	f000 f848 	bl	800d4a4 <_fstat_r>
 800d414:	2800      	cmp	r0, #0
 800d416:	dbec      	blt.n	800d3f2 <__swhatbuf_r+0x12>
 800d418:	9901      	ldr	r1, [sp, #4]
 800d41a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800d41e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800d422:	4259      	negs	r1, r3
 800d424:	4159      	adcs	r1, r3
 800d426:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d42a:	e7eb      	b.n	800d404 <__swhatbuf_r+0x24>

0800d42c <__smakebuf_r>:
 800d42c:	898b      	ldrh	r3, [r1, #12]
 800d42e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d430:	079d      	lsls	r5, r3, #30
 800d432:	4606      	mov	r6, r0
 800d434:	460c      	mov	r4, r1
 800d436:	d507      	bpl.n	800d448 <__smakebuf_r+0x1c>
 800d438:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d43c:	6023      	str	r3, [r4, #0]
 800d43e:	6123      	str	r3, [r4, #16]
 800d440:	2301      	movs	r3, #1
 800d442:	6163      	str	r3, [r4, #20]
 800d444:	b002      	add	sp, #8
 800d446:	bd70      	pop	{r4, r5, r6, pc}
 800d448:	ab01      	add	r3, sp, #4
 800d44a:	466a      	mov	r2, sp
 800d44c:	f7ff ffc8 	bl	800d3e0 <__swhatbuf_r>
 800d450:	9900      	ldr	r1, [sp, #0]
 800d452:	4605      	mov	r5, r0
 800d454:	4630      	mov	r0, r6
 800d456:	f7ff f8bd 	bl	800c5d4 <_malloc_r>
 800d45a:	b948      	cbnz	r0, 800d470 <__smakebuf_r+0x44>
 800d45c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d460:	059a      	lsls	r2, r3, #22
 800d462:	d4ef      	bmi.n	800d444 <__smakebuf_r+0x18>
 800d464:	f023 0303 	bic.w	r3, r3, #3
 800d468:	f043 0302 	orr.w	r3, r3, #2
 800d46c:	81a3      	strh	r3, [r4, #12]
 800d46e:	e7e3      	b.n	800d438 <__smakebuf_r+0xc>
 800d470:	89a3      	ldrh	r3, [r4, #12]
 800d472:	6020      	str	r0, [r4, #0]
 800d474:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d478:	81a3      	strh	r3, [r4, #12]
 800d47a:	9b00      	ldr	r3, [sp, #0]
 800d47c:	6163      	str	r3, [r4, #20]
 800d47e:	9b01      	ldr	r3, [sp, #4]
 800d480:	6120      	str	r0, [r4, #16]
 800d482:	b15b      	cbz	r3, 800d49c <__smakebuf_r+0x70>
 800d484:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d488:	4630      	mov	r0, r6
 800d48a:	f000 f81d 	bl	800d4c8 <_isatty_r>
 800d48e:	b128      	cbz	r0, 800d49c <__smakebuf_r+0x70>
 800d490:	89a3      	ldrh	r3, [r4, #12]
 800d492:	f023 0303 	bic.w	r3, r3, #3
 800d496:	f043 0301 	orr.w	r3, r3, #1
 800d49a:	81a3      	strh	r3, [r4, #12]
 800d49c:	89a3      	ldrh	r3, [r4, #12]
 800d49e:	431d      	orrs	r5, r3
 800d4a0:	81a5      	strh	r5, [r4, #12]
 800d4a2:	e7cf      	b.n	800d444 <__smakebuf_r+0x18>

0800d4a4 <_fstat_r>:
 800d4a4:	b538      	push	{r3, r4, r5, lr}
 800d4a6:	4d07      	ldr	r5, [pc, #28]	; (800d4c4 <_fstat_r+0x20>)
 800d4a8:	2300      	movs	r3, #0
 800d4aa:	4604      	mov	r4, r0
 800d4ac:	4608      	mov	r0, r1
 800d4ae:	4611      	mov	r1, r2
 800d4b0:	602b      	str	r3, [r5, #0]
 800d4b2:	f7f4 fc56 	bl	8001d62 <_fstat>
 800d4b6:	1c43      	adds	r3, r0, #1
 800d4b8:	d102      	bne.n	800d4c0 <_fstat_r+0x1c>
 800d4ba:	682b      	ldr	r3, [r5, #0]
 800d4bc:	b103      	cbz	r3, 800d4c0 <_fstat_r+0x1c>
 800d4be:	6023      	str	r3, [r4, #0]
 800d4c0:	bd38      	pop	{r3, r4, r5, pc}
 800d4c2:	bf00      	nop
 800d4c4:	20006190 	.word	0x20006190

0800d4c8 <_isatty_r>:
 800d4c8:	b538      	push	{r3, r4, r5, lr}
 800d4ca:	4d06      	ldr	r5, [pc, #24]	; (800d4e4 <_isatty_r+0x1c>)
 800d4cc:	2300      	movs	r3, #0
 800d4ce:	4604      	mov	r4, r0
 800d4d0:	4608      	mov	r0, r1
 800d4d2:	602b      	str	r3, [r5, #0]
 800d4d4:	f7f4 fc55 	bl	8001d82 <_isatty>
 800d4d8:	1c43      	adds	r3, r0, #1
 800d4da:	d102      	bne.n	800d4e2 <_isatty_r+0x1a>
 800d4dc:	682b      	ldr	r3, [r5, #0]
 800d4de:	b103      	cbz	r3, 800d4e2 <_isatty_r+0x1a>
 800d4e0:	6023      	str	r3, [r4, #0]
 800d4e2:	bd38      	pop	{r3, r4, r5, pc}
 800d4e4:	20006190 	.word	0x20006190

0800d4e8 <abort>:
 800d4e8:	b508      	push	{r3, lr}
 800d4ea:	2006      	movs	r0, #6
 800d4ec:	f000 f82c 	bl	800d548 <raise>
 800d4f0:	2001      	movs	r0, #1
 800d4f2:	f7f4 fbe7 	bl	8001cc4 <_exit>

0800d4f6 <_raise_r>:
 800d4f6:	291f      	cmp	r1, #31
 800d4f8:	b538      	push	{r3, r4, r5, lr}
 800d4fa:	4604      	mov	r4, r0
 800d4fc:	460d      	mov	r5, r1
 800d4fe:	d904      	bls.n	800d50a <_raise_r+0x14>
 800d500:	2316      	movs	r3, #22
 800d502:	6003      	str	r3, [r0, #0]
 800d504:	f04f 30ff 	mov.w	r0, #4294967295
 800d508:	bd38      	pop	{r3, r4, r5, pc}
 800d50a:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800d50c:	b112      	cbz	r2, 800d514 <_raise_r+0x1e>
 800d50e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d512:	b94b      	cbnz	r3, 800d528 <_raise_r+0x32>
 800d514:	4620      	mov	r0, r4
 800d516:	f000 f831 	bl	800d57c <_getpid_r>
 800d51a:	462a      	mov	r2, r5
 800d51c:	4601      	mov	r1, r0
 800d51e:	4620      	mov	r0, r4
 800d520:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d524:	f000 b818 	b.w	800d558 <_kill_r>
 800d528:	2b01      	cmp	r3, #1
 800d52a:	d00a      	beq.n	800d542 <_raise_r+0x4c>
 800d52c:	1c59      	adds	r1, r3, #1
 800d52e:	d103      	bne.n	800d538 <_raise_r+0x42>
 800d530:	2316      	movs	r3, #22
 800d532:	6003      	str	r3, [r0, #0]
 800d534:	2001      	movs	r0, #1
 800d536:	e7e7      	b.n	800d508 <_raise_r+0x12>
 800d538:	2400      	movs	r4, #0
 800d53a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d53e:	4628      	mov	r0, r5
 800d540:	4798      	blx	r3
 800d542:	2000      	movs	r0, #0
 800d544:	e7e0      	b.n	800d508 <_raise_r+0x12>
	...

0800d548 <raise>:
 800d548:	4b02      	ldr	r3, [pc, #8]	; (800d554 <raise+0xc>)
 800d54a:	4601      	mov	r1, r0
 800d54c:	6818      	ldr	r0, [r3, #0]
 800d54e:	f7ff bfd2 	b.w	800d4f6 <_raise_r>
 800d552:	bf00      	nop
 800d554:	2000006c 	.word	0x2000006c

0800d558 <_kill_r>:
 800d558:	b538      	push	{r3, r4, r5, lr}
 800d55a:	4d07      	ldr	r5, [pc, #28]	; (800d578 <_kill_r+0x20>)
 800d55c:	2300      	movs	r3, #0
 800d55e:	4604      	mov	r4, r0
 800d560:	4608      	mov	r0, r1
 800d562:	4611      	mov	r1, r2
 800d564:	602b      	str	r3, [r5, #0]
 800d566:	f7f4 fb9d 	bl	8001ca4 <_kill>
 800d56a:	1c43      	adds	r3, r0, #1
 800d56c:	d102      	bne.n	800d574 <_kill_r+0x1c>
 800d56e:	682b      	ldr	r3, [r5, #0]
 800d570:	b103      	cbz	r3, 800d574 <_kill_r+0x1c>
 800d572:	6023      	str	r3, [r4, #0]
 800d574:	bd38      	pop	{r3, r4, r5, pc}
 800d576:	bf00      	nop
 800d578:	20006190 	.word	0x20006190

0800d57c <_getpid_r>:
 800d57c:	f7f4 bb8a 	b.w	8001c94 <_getpid>

0800d580 <_init>:
 800d580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d582:	bf00      	nop
 800d584:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d586:	bc08      	pop	{r3}
 800d588:	469e      	mov	lr, r3
 800d58a:	4770      	bx	lr

0800d58c <_fini>:
 800d58c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d58e:	bf00      	nop
 800d590:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d592:	bc08      	pop	{r3}
 800d594:	469e      	mov	lr, r3
 800d596:	4770      	bx	lr
