--Michael Lange, 301580599; Trevor Ruttan, 301580889; Rohin Gill, 301582525;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity PreScale is 
	port(
			Inclock : in std_logic;
			Outclock : out std_logic
	);
end entity PreScale;

architecture PreScaling of PreScale is 
	signal counter : unsigned(24 downto 0) := (other => '0'); --25 bit counter
	constant N : unsigned(24 downto 0) := to_unsigned(25000000, 25); -- Prescaler factor (25 million) aka 25Mhz

	
begin 
	process(InClock)
	begin
		if rising_edge(InClock)
			if counter = N - 1 then
                counter <= (others => '0');  -- Reset counter
            else
                counter <= counter + 1;  -- Increment counter
            end if;
        end if;
    end process;
	 
	--MSB
	Outclock <= counter(24); --assigning MSB to outclock
end PreScaling;


	
	