#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Mon Aug 22 09:05:42 2022
# Process ID: 3447
# Log file: /home/ise/Machine_VB/embed/embed/planAhead_run_1/planAhead.log
# Journal file: /home/ise/Machine_VB/embed/embed/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1940 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/ise/Machine_VB/embed/embed/pa.fromNetlist.tcl
# create_project -name embed -dir "/home/ise/Machine_VB/embed/embed/planAhead_run_1" -part xc3s50avq100-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/ise/Machine_VB/embed/embed/top_embed.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/ise/Machine_VB/embed/embed} {../ipcore} }
# add_files [list {../ipcore/divide.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {../ipcore/fifo_ccd.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "/home/ise/Machine_VB/embed/ucf/embed.ucf" [current_fileset -constrset]
Adding file '/home/ise/Machine_VB/embed/ucf/embed.ucf' to fileset 'constrs_1'
# add_files [list {/home/ise/Machine_VB/embed/ucf/embed.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s50avq100-4
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_embed.ngc ...
WARNING:NetListWriters:298 - No output is written to top_embed.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   ad7621_instance/Mcompar_ad7621_fifo_do_cmp_gt0000_lut<5 : 0> on block
   top_embed is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   ad7621_instance/Mcompar_ad7621_fifo_do_cmp_lt0000_lut<5 : 1> on block
   top_embed is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus fpga_spi_instance/FPGA_MAXSATVALUE<4 :
   0> on block top_embed is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus fpga_spi_instance/receive_data<7 : 0> on
   block top_embed is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus fpga_spi_instance/transmit_data<10 : 1>
   on block top_embed is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   fpga_spi_instance/transmit_data_mux0000<15 : 0> on block top_embed is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_embed.edif ...
ngc2edif: Total memory usage is 105312 kilobytes

Parsing EDIF File [./planAhead_run_1/embed.data/cache/top_embed_ngc_5b57d328.edif]
Finished Parsing EDIF File [./planAhead_run_1/embed.data/cache/top_embed_ngc_5b57d328.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fifo_ccd.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_ccd.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2 : 0> on block
   fifo_ccd is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file fifo_ccd.edif ...
ngc2edif: Total memory usage is 104588 kilobytes

Reading core file '/home/ise/Machine_VB/embed/ipcore/fifo_ccd.ngc' for (cell view 'fifo_ccd', library 'top_embed_lib', file 'top_embed.ngc')
Parsing EDIF File [./planAhead_run_1/embed.data/cache/fifo_ccd_ngc_62a47837.edif]
Finished Parsing EDIF File [./planAhead_run_1/embed.data/cache/fifo_ccd_ngc_62a47837.edif]
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/xc3s50a/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/xc3s50a/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/xc3s50a/vq100/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/xc3s50a/vq100/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
Parsing UCF File [/home/ise/Machine_VB/embed/ipcore/fifo_ccd.ncf]
Finished Parsing UCF File [/home/ise/Machine_VB/embed/ipcore/fifo_ccd.ncf]
Parsing UCF File [/home/ise/Machine_VB/embed/ucf/embed.ucf]
Finished Parsing UCF File [/home/ise/Machine_VB/embed/ucf/embed.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 90ebc965
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2752.434 ; gain = 112.309
-detail
invalid command name "-detail"
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See /home/ise/Machine_VB/embed/embed/planAhead_pid3447.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Aug 22 09:13:57 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
