// Seed: 1320461354
module module_0 #(
    parameter id_7 = 32'd84
) (
    output wand id_0,
    output wire id_1,
    input wor id_2,
    input wor id_3
    , _id_7,
    input tri0 id_4,
    output supply0 id_5
);
  wor id_8 = 1;
  parameter id_9 = (1);
  assign module_1.id_4 = 0;
  parameter [{  id_7  } : -1] id_10 = id_9;
  assign id_7 = ~id_7;
endmodule
module module_1 #(
    parameter id_1 = 32'd69,
    parameter id_9 = 32'd82
) (
    output tri1 id_0,
    output uwire _id_1,
    output supply1 id_2,
    input tri0 id_3,
    output supply0 id_4,
    input wire id_5,
    input tri1 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input supply0 _id_9,
    output supply1 id_10,
    input supply0 id_11,
    input supply0 id_12,
    output uwire id_13,
    input tri id_14,
    input wor id_15,
    output wand id_16,
    input wand id_17,
    input uwire id_18,
    input wor id_19
);
  logic [id_1 : id_9  |  -1] id_21;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_5,
      id_8,
      id_3,
      id_2
  );
endmodule
