// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module gauss_newton_optim_r (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        pyr_region_data_address0,
        pyr_region_data_ce0,
        pyr_region_data_q0,
        pyr_region_data_address1,
        pyr_region_data_ce1,
        pyr_region_data_q1,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        p_read24,
        p_read25,
        p_read26,
        p_read27,
        p_read28,
        p_read29,
        p_read30,
        p_read31,
        p_read32,
        p_read33,
        p_read34,
        p_read35,
        p_read36,
        p_read37,
        p_read38,
        p_read39,
        p_read40,
        p_read41,
        p_read42,
        p_read43,
        p_read44,
        p_read45,
        p_read46,
        p_read47,
        p_read48,
        p_read49,
        p_read50,
        p_read51,
        p_read52,
        p_read53,
        p_read54,
        p_read55,
        p_read56,
        p_read57,
        p_read58,
        p_read59,
        p_read60,
        p_read61,
        p_read62,
        p_read63,
        p_read64,
        p_read65,
        p_read66,
        p_read67,
        p_read68,
        p_read69,
        p_read70,
        p_read71,
        p_read72,
        p_read73,
        p_read74,
        p_read75,
        p_read76,
        p_read77,
        p_read78,
        p_read79,
        p_read80,
        p_read81,
        p_read82,
        p_read83,
        p_read84,
        p_read85,
        p_read86,
        p_read87,
        p_read88,
        p_read89,
        p_read90,
        p_read91,
        p_read92,
        p_read93,
        p_read94,
        p_read95,
        p_read96,
        p_read97,
        p_read98,
        p_read99,
        p_read100,
        p_read101,
        p_read102,
        p_read103,
        p_read104,
        p_read105,
        p_read106,
        p_read107,
        p_read108,
        p_read109,
        p_read110,
        p_read111,
        p_read112,
        p_read113,
        p_read114,
        p_read115,
        p_read116,
        p_read117,
        p_read118,
        p_read119,
        p_read120,
        p_read121,
        p_read122,
        p_read123,
        p_read124,
        p_read125,
        p_read126,
        p_read127,
        p_read128,
        p_read129,
        p_read130,
        p_read131,
        p_read132,
        p_read133,
        p_read134,
        p_read135,
        p_read136,
        p_read137,
        p_read138,
        ref_patch_with_border_address0,
        ref_patch_with_border_ce0,
        ref_patch_with_border_q0,
        ref_patch_with_border_address1,
        ref_patch_with_border_ce1,
        ref_patch_with_border_q1,
        cur_px_estimate_0_read,
        cur_px_estimate_1_read,
        ap_return_0,
        ap_return_1
);

parameter    ap_ST_fsm_state1 = 147'd1;
parameter    ap_ST_fsm_state2 = 147'd2;
parameter    ap_ST_fsm_state3 = 147'd4;
parameter    ap_ST_fsm_state4 = 147'd8;
parameter    ap_ST_fsm_state5 = 147'd16;
parameter    ap_ST_fsm_state6 = 147'd32;
parameter    ap_ST_fsm_state7 = 147'd64;
parameter    ap_ST_fsm_state8 = 147'd128;
parameter    ap_ST_fsm_state9 = 147'd256;
parameter    ap_ST_fsm_state10 = 147'd512;
parameter    ap_ST_fsm_state11 = 147'd1024;
parameter    ap_ST_fsm_state12 = 147'd2048;
parameter    ap_ST_fsm_state13 = 147'd4096;
parameter    ap_ST_fsm_state14 = 147'd8192;
parameter    ap_ST_fsm_state15 = 147'd16384;
parameter    ap_ST_fsm_state16 = 147'd32768;
parameter    ap_ST_fsm_state17 = 147'd65536;
parameter    ap_ST_fsm_state18 = 147'd131072;
parameter    ap_ST_fsm_state19 = 147'd262144;
parameter    ap_ST_fsm_state20 = 147'd524288;
parameter    ap_ST_fsm_state21 = 147'd1048576;
parameter    ap_ST_fsm_state22 = 147'd2097152;
parameter    ap_ST_fsm_state23 = 147'd4194304;
parameter    ap_ST_fsm_state24 = 147'd8388608;
parameter    ap_ST_fsm_state25 = 147'd16777216;
parameter    ap_ST_fsm_state26 = 147'd33554432;
parameter    ap_ST_fsm_state27 = 147'd67108864;
parameter    ap_ST_fsm_state28 = 147'd134217728;
parameter    ap_ST_fsm_state29 = 147'd268435456;
parameter    ap_ST_fsm_state30 = 147'd536870912;
parameter    ap_ST_fsm_state31 = 147'd1073741824;
parameter    ap_ST_fsm_state32 = 147'd2147483648;
parameter    ap_ST_fsm_state33 = 147'd4294967296;
parameter    ap_ST_fsm_state34 = 147'd8589934592;
parameter    ap_ST_fsm_state35 = 147'd17179869184;
parameter    ap_ST_fsm_state36 = 147'd34359738368;
parameter    ap_ST_fsm_state37 = 147'd68719476736;
parameter    ap_ST_fsm_state38 = 147'd137438953472;
parameter    ap_ST_fsm_state39 = 147'd274877906944;
parameter    ap_ST_fsm_state40 = 147'd549755813888;
parameter    ap_ST_fsm_state41 = 147'd1099511627776;
parameter    ap_ST_fsm_state42 = 147'd2199023255552;
parameter    ap_ST_fsm_state43 = 147'd4398046511104;
parameter    ap_ST_fsm_state44 = 147'd8796093022208;
parameter    ap_ST_fsm_state45 = 147'd17592186044416;
parameter    ap_ST_fsm_state46 = 147'd35184372088832;
parameter    ap_ST_fsm_state47 = 147'd70368744177664;
parameter    ap_ST_fsm_state48 = 147'd140737488355328;
parameter    ap_ST_fsm_state49 = 147'd281474976710656;
parameter    ap_ST_fsm_state50 = 147'd562949953421312;
parameter    ap_ST_fsm_state51 = 147'd1125899906842624;
parameter    ap_ST_fsm_state52 = 147'd2251799813685248;
parameter    ap_ST_fsm_state53 = 147'd4503599627370496;
parameter    ap_ST_fsm_state54 = 147'd9007199254740992;
parameter    ap_ST_fsm_state55 = 147'd18014398509481984;
parameter    ap_ST_fsm_state56 = 147'd36028797018963968;
parameter    ap_ST_fsm_pp0_stage0 = 147'd72057594037927936;
parameter    ap_ST_fsm_pp0_stage1 = 147'd144115188075855872;
parameter    ap_ST_fsm_pp0_stage2 = 147'd288230376151711744;
parameter    ap_ST_fsm_pp0_stage3 = 147'd576460752303423488;
parameter    ap_ST_fsm_pp0_stage4 = 147'd1152921504606846976;
parameter    ap_ST_fsm_pp0_stage5 = 147'd2305843009213693952;
parameter    ap_ST_fsm_pp0_stage6 = 147'd4611686018427387904;
parameter    ap_ST_fsm_pp0_stage7 = 147'd9223372036854775808;
parameter    ap_ST_fsm_pp0_stage8 = 147'd18446744073709551616;
parameter    ap_ST_fsm_pp0_stage9 = 147'd36893488147419103232;
parameter    ap_ST_fsm_pp0_stage10 = 147'd73786976294838206464;
parameter    ap_ST_fsm_pp0_stage11 = 147'd147573952589676412928;
parameter    ap_ST_fsm_pp0_stage12 = 147'd295147905179352825856;
parameter    ap_ST_fsm_pp0_stage13 = 147'd590295810358705651712;
parameter    ap_ST_fsm_pp0_stage14 = 147'd1180591620717411303424;
parameter    ap_ST_fsm_pp0_stage15 = 147'd2361183241434822606848;
parameter    ap_ST_fsm_pp0_stage16 = 147'd4722366482869645213696;
parameter    ap_ST_fsm_pp0_stage17 = 147'd9444732965739290427392;
parameter    ap_ST_fsm_pp0_stage18 = 147'd18889465931478580854784;
parameter    ap_ST_fsm_pp0_stage19 = 147'd37778931862957161709568;
parameter    ap_ST_fsm_pp0_stage20 = 147'd75557863725914323419136;
parameter    ap_ST_fsm_pp0_stage21 = 147'd151115727451828646838272;
parameter    ap_ST_fsm_pp0_stage22 = 147'd302231454903657293676544;
parameter    ap_ST_fsm_pp0_stage23 = 147'd604462909807314587353088;
parameter    ap_ST_fsm_pp0_stage24 = 147'd1208925819614629174706176;
parameter    ap_ST_fsm_pp0_stage25 = 147'd2417851639229258349412352;
parameter    ap_ST_fsm_pp0_stage26 = 147'd4835703278458516698824704;
parameter    ap_ST_fsm_pp0_stage27 = 147'd9671406556917033397649408;
parameter    ap_ST_fsm_pp0_stage28 = 147'd19342813113834066795298816;
parameter    ap_ST_fsm_pp0_stage29 = 147'd38685626227668133590597632;
parameter    ap_ST_fsm_pp0_stage30 = 147'd77371252455336267181195264;
parameter    ap_ST_fsm_pp0_stage31 = 147'd154742504910672534362390528;
parameter    ap_ST_fsm_state144 = 147'd309485009821345068724781056;
parameter    ap_ST_fsm_state145 = 147'd618970019642690137449562112;
parameter    ap_ST_fsm_state146 = 147'd1237940039285380274899124224;
parameter    ap_ST_fsm_state147 = 147'd2475880078570760549798248448;
parameter    ap_ST_fsm_state148 = 147'd4951760157141521099596496896;
parameter    ap_ST_fsm_state149 = 147'd9903520314283042199192993792;
parameter    ap_ST_fsm_state150 = 147'd19807040628566084398385987584;
parameter    ap_ST_fsm_state151 = 147'd39614081257132168796771975168;
parameter    ap_ST_fsm_state152 = 147'd79228162514264337593543950336;
parameter    ap_ST_fsm_state153 = 147'd158456325028528675187087900672;
parameter    ap_ST_fsm_state154 = 147'd316912650057057350374175801344;
parameter    ap_ST_fsm_state155 = 147'd633825300114114700748351602688;
parameter    ap_ST_fsm_state156 = 147'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state157 = 147'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state158 = 147'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state159 = 147'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state160 = 147'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state161 = 147'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state162 = 147'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state163 = 147'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state164 = 147'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state165 = 147'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state166 = 147'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state167 = 147'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state168 = 147'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state169 = 147'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state170 = 147'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state171 = 147'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state172 = 147'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state173 = 147'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state174 = 147'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state175 = 147'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state176 = 147'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state177 = 147'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state178 = 147'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state179 = 147'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state180 = 147'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state181 = 147'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state182 = 147'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state183 = 147'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state184 = 147'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state185 = 147'd680564733841876926926749214863536422912;
parameter    ap_ST_fsm_state186 = 147'd1361129467683753853853498429727072845824;
parameter    ap_ST_fsm_state187 = 147'd2722258935367507707706996859454145691648;
parameter    ap_ST_fsm_state188 = 147'd5444517870735015415413993718908291383296;
parameter    ap_ST_fsm_state189 = 147'd10889035741470030830827987437816582766592;
parameter    ap_ST_fsm_state190 = 147'd21778071482940061661655974875633165533184;
parameter    ap_ST_fsm_state191 = 147'd43556142965880123323311949751266331066368;
parameter    ap_ST_fsm_state192 = 147'd87112285931760246646623899502532662132736;
parameter    ap_ST_fsm_state193 = 147'd174224571863520493293247799005065324265472;
parameter    ap_ST_fsm_state194 = 147'd348449143727040986586495598010130648530944;
parameter    ap_ST_fsm_state195 = 147'd696898287454081973172991196020261297061888;
parameter    ap_ST_fsm_state196 = 147'd1393796574908163946345982392040522594123776;
parameter    ap_ST_fsm_state197 = 147'd2787593149816327892691964784081045188247552;
parameter    ap_ST_fsm_state198 = 147'd5575186299632655785383929568162090376495104;
parameter    ap_ST_fsm_state199 = 147'd11150372599265311570767859136324180752990208;
parameter    ap_ST_fsm_state200 = 147'd22300745198530623141535718272648361505980416;
parameter    ap_ST_fsm_state201 = 147'd44601490397061246283071436545296723011960832;
parameter    ap_ST_fsm_state202 = 147'd89202980794122492566142873090593446023921664;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] pyr_region_data_address0;
output   pyr_region_data_ce0;
input  [7:0] pyr_region_data_q0;
output  [11:0] pyr_region_data_address1;
output   pyr_region_data_ce1;
input  [7:0] pyr_region_data_q1;
input  [7:0] p_read;
input  [7:0] p_read1;
input  [31:0] p_read2;
input  [31:0] p_read3;
input  [31:0] p_read4;
input  [31:0] p_read5;
input  [31:0] p_read6;
input  [31:0] p_read7;
input  [31:0] p_read8;
input  [31:0] p_read9;
input  [31:0] p_read10;
input  [31:0] p_read11;
input  [31:0] p_read12;
input  [31:0] p_read13;
input  [31:0] p_read14;
input  [31:0] p_read15;
input  [31:0] p_read16;
input  [31:0] p_read17;
input  [31:0] p_read18;
input  [31:0] p_read19;
input  [31:0] p_read20;
input  [31:0] p_read21;
input  [31:0] p_read22;
input  [31:0] p_read23;
input  [31:0] p_read24;
input  [31:0] p_read25;
input  [31:0] p_read26;
input  [31:0] p_read27;
input  [31:0] p_read28;
input  [31:0] p_read29;
input  [31:0] p_read30;
input  [31:0] p_read31;
input  [31:0] p_read32;
input  [31:0] p_read33;
input  [31:0] p_read34;
input  [31:0] p_read35;
input  [31:0] p_read36;
input  [31:0] p_read37;
input  [31:0] p_read38;
input  [31:0] p_read39;
input  [31:0] p_read40;
input  [31:0] p_read41;
input  [31:0] p_read42;
input  [31:0] p_read43;
input  [31:0] p_read44;
input  [31:0] p_read45;
input  [31:0] p_read46;
input  [31:0] p_read47;
input  [31:0] p_read48;
input  [31:0] p_read49;
input  [31:0] p_read50;
input  [31:0] p_read51;
input  [31:0] p_read52;
input  [31:0] p_read53;
input  [31:0] p_read54;
input  [31:0] p_read55;
input  [31:0] p_read56;
input  [31:0] p_read57;
input  [31:0] p_read58;
input  [31:0] p_read59;
input  [31:0] p_read60;
input  [31:0] p_read61;
input  [31:0] p_read62;
input  [31:0] p_read63;
input  [31:0] p_read64;
input  [31:0] p_read65;
input  [31:0] p_read66;
input  [31:0] p_read67;
input  [31:0] p_read68;
input  [31:0] p_read69;
input  [31:0] p_read70;
input  [31:0] p_read71;
input  [31:0] p_read72;
input  [31:0] p_read73;
input  [31:0] p_read74;
input  [31:0] p_read75;
input  [31:0] p_read76;
input  [31:0] p_read77;
input  [31:0] p_read78;
input  [31:0] p_read79;
input  [31:0] p_read80;
input  [31:0] p_read81;
input  [31:0] p_read82;
input  [31:0] p_read83;
input  [31:0] p_read84;
input  [31:0] p_read85;
input  [31:0] p_read86;
input  [31:0] p_read87;
input  [31:0] p_read88;
input  [31:0] p_read89;
input  [31:0] p_read90;
input  [31:0] p_read91;
input  [31:0] p_read92;
input  [31:0] p_read93;
input  [31:0] p_read94;
input  [31:0] p_read95;
input  [31:0] p_read96;
input  [31:0] p_read97;
input  [31:0] p_read98;
input  [31:0] p_read99;
input  [31:0] p_read100;
input  [31:0] p_read101;
input  [31:0] p_read102;
input  [31:0] p_read103;
input  [31:0] p_read104;
input  [31:0] p_read105;
input  [31:0] p_read106;
input  [31:0] p_read107;
input  [31:0] p_read108;
input  [31:0] p_read109;
input  [31:0] p_read110;
input  [31:0] p_read111;
input  [31:0] p_read112;
input  [31:0] p_read113;
input  [31:0] p_read114;
input  [31:0] p_read115;
input  [31:0] p_read116;
input  [31:0] p_read117;
input  [31:0] p_read118;
input  [31:0] p_read119;
input  [31:0] p_read120;
input  [31:0] p_read121;
input  [31:0] p_read122;
input  [31:0] p_read123;
input  [31:0] p_read124;
input  [31:0] p_read125;
input  [31:0] p_read126;
input  [31:0] p_read127;
input  [31:0] p_read128;
input  [31:0] p_read129;
input  [31:0] p_read130;
input  [31:0] p_read131;
input  [31:0] p_read132;
input  [31:0] p_read133;
input  [31:0] p_read134;
input  [31:0] p_read135;
input  [31:0] p_read136;
input  [31:0] p_read137;
input  [31:0] p_read138;
output  [6:0] ref_patch_with_border_address0;
output   ref_patch_with_border_ce0;
input  [7:0] ref_patch_with_border_q0;
output  [6:0] ref_patch_with_border_address1;
output   ref_patch_with_border_ce1;
input  [7:0] ref_patch_with_border_q1;
input  [31:0] cur_px_estimate_0_read;
input  [31:0] cur_px_estimate_1_read;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[11:0] pyr_region_data_address0;
reg pyr_region_data_ce0;
reg[11:0] pyr_region_data_address1;
reg pyr_region_data_ce1;
reg[6:0] ref_patch_with_border_address0;
reg ref_patch_with_border_ce0;
reg[6:0] ref_patch_with_border_address1;
reg ref_patch_with_border_ce1;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;

(* fsm_encoding = "none" *) reg   [146:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [4:0] mask_table1_address0;
reg    mask_table1_ce0;
wire   [22:0] mask_table1_q0;
wire   [4:0] mask_table1_address1;
reg    mask_table1_ce1;
wire   [22:0] mask_table1_q1;
reg   [31:0] Jres_2_reg_1684;
reg   [31:0] tmp_38_reg_1696;
reg   [31:0] tmp_39_reg_1708;
reg   [6:0] pos_reg_1720;
reg   [3:0] y_reg_1732;
wire   [31:0] grp_fu_1907_p1;
reg   [31:0] reg_1955;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_pp0_stage6;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state63_pp0_stage6_iter0;
wire    ap_block_state95_pp0_stage6_iter1;
wire    ap_block_state127_pp0_stage6_iter2;
wire    ap_block_pp0_stage6_11001;
reg   [0:0] exitcond2_reg_7013;
wire   [31:0] grp_fu_1910_p1;
reg   [31:0] reg_1961;
wire   [31:0] grp_fu_1854_p2;
reg   [31:0] reg_1967;
wire    ap_CS_fsm_state21;
wire   [31:0] grp_fu_1858_p2;
reg   [31:0] reg_1973;
reg   [31:0] reg_1979;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_state76_pp0_stage19_iter0;
wire    ap_block_state108_pp0_stage19_iter1;
wire    ap_block_state140_pp0_stage19_iter2;
wire    ap_block_pp0_stage19_11001;
wire    ap_CS_fsm_pp0_stage28;
wire    ap_block_state85_pp0_stage28_iter0;
wire    ap_block_state117_pp0_stage28_iter1;
wire    ap_block_pp0_stage28_11001;
wire    ap_CS_fsm_pp0_stage3;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state60_pp0_stage3_iter0;
wire    ap_block_state92_pp0_stage3_iter1;
wire    ap_block_state124_pp0_stage3_iter2;
wire    ap_block_pp0_stage3_11001;
reg   [0:0] exitcond2_reg_7013_pp0_iter1_reg;
wire    ap_CS_fsm_state189;
reg   [31:0] reg_1988;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state62_pp0_stage5_iter0;
wire    ap_block_state94_pp0_stage5_iter1;
wire    ap_block_state126_pp0_stage5_iter2;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state69_pp0_stage12_iter0;
wire    ap_block_state101_pp0_stage12_iter1;
wire    ap_block_state133_pp0_stage12_iter2;
wire    ap_block_pp0_stage12_11001;
wire   [63:0] grp_fu_1922_p1;
reg   [63:0] reg_1997;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state194;
wire   [31:0] grp_fu_1891_p2;
reg   [31:0] reg_2004;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state147;
wire    ap_CS_fsm_state186;
reg   [7:0] reg_2010;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state58_pp0_stage1_iter0;
wire    ap_block_state90_pp0_stage1_iter1;
wire    ap_block_state122_pp0_stage1_iter2;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state59_pp0_stage2_iter0;
wire    ap_block_state91_pp0_stage2_iter1;
wire    ap_block_state123_pp0_stage2_iter2;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state66_pp0_stage9_iter0;
wire    ap_block_state98_pp0_stage9_iter1;
wire    ap_block_state130_pp0_stage9_iter2;
wire    ap_block_pp0_stage9_11001;
reg   [7:0] reg_2014;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state67_pp0_stage10_iter0;
wire    ap_block_state99_pp0_stage10_iter1;
wire    ap_block_state131_pp0_stage10_iter2;
wire    ap_block_pp0_stage10_11001;
reg   [7:0] reg_2019;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state61_pp0_stage4_iter0;
wire    ap_block_state93_pp0_stage4_iter1;
wire    ap_block_state125_pp0_stage4_iter2;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state64_pp0_stage7_iter0;
wire    ap_block_state96_pp0_stage7_iter1;
wire    ap_block_state128_pp0_stage7_iter2;
wire    ap_block_pp0_stage7_11001;
reg   [7:0] reg_2024;
reg   [7:0] reg_2029;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state65_pp0_stage8_iter0;
wire    ap_block_state97_pp0_stage8_iter1;
wire    ap_block_state129_pp0_stage8_iter2;
wire    ap_block_pp0_stage8_11001;
reg   [7:0] reg_2034;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state68_pp0_stage11_iter0;
wire    ap_block_state100_pp0_stage11_iter1;
wire    ap_block_state132_pp0_stage11_iter2;
wire    ap_block_pp0_stage11_11001;
reg   [31:0] reg_2039;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state72_pp0_stage15_iter0;
wire    ap_block_state104_pp0_stage15_iter1;
wire    ap_block_state136_pp0_stage15_iter2;
wire    ap_block_pp0_stage15_11001;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_state80_pp0_stage23_iter0;
wire    ap_block_state112_pp0_stage23_iter1;
wire    ap_block_pp0_stage23_11001;
wire    ap_CS_fsm_pp0_stage27;
wire    ap_block_state84_pp0_stage27_iter0;
wire    ap_block_state116_pp0_stage27_iter1;
wire    ap_block_pp0_stage27_11001;
reg   [31:0] reg_2046;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state73_pp0_stage16_iter0;
wire    ap_block_state105_pp0_stage16_iter1;
wire    ap_block_state137_pp0_stage16_iter2;
wire    ap_block_pp0_stage16_11001;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_state77_pp0_stage20_iter0;
wire    ap_block_state109_pp0_stage20_iter1;
wire    ap_block_state141_pp0_stage20_iter2;
wire    ap_block_pp0_stage20_11001;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_state81_pp0_stage24_iter0;
wire    ap_block_state113_pp0_stage24_iter1;
wire    ap_block_pp0_stage24_11001;
reg   [31:0] reg_2053;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state70_pp0_stage13_iter0;
wire    ap_block_state102_pp0_stage13_iter1;
wire    ap_block_state134_pp0_stage13_iter2;
wire    ap_block_pp0_stage13_11001;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state74_pp0_stage17_iter0;
wire    ap_block_state106_pp0_stage17_iter1;
wire    ap_block_state138_pp0_stage17_iter2;
wire    ap_block_pp0_stage17_11001;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_state78_pp0_stage21_iter0;
wire    ap_block_state110_pp0_stage21_iter1;
wire    ap_block_state142_pp0_stage21_iter2;
wire    ap_block_pp0_stage21_11001;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_state82_pp0_stage25_iter0;
wire    ap_block_state114_pp0_stage25_iter1;
wire    ap_block_pp0_stage25_11001;
wire    ap_CS_fsm_pp0_stage29;
wire    ap_block_state86_pp0_stage29_iter0;
wire    ap_block_state118_pp0_stage29_iter1;
wire    ap_block_pp0_stage29_11001;
reg   [31:0] reg_2059;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state71_pp0_stage14_iter0;
wire    ap_block_state103_pp0_stage14_iter1;
wire    ap_block_state135_pp0_stage14_iter2;
wire    ap_block_pp0_stage14_11001;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state75_pp0_stage18_iter0;
wire    ap_block_state107_pp0_stage18_iter1;
wire    ap_block_state139_pp0_stage18_iter2;
wire    ap_block_pp0_stage18_11001;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_state79_pp0_stage22_iter0;
wire    ap_block_state111_pp0_stage22_iter1;
wire    ap_block_state143_pp0_stage22_iter2;
wire    ap_block_pp0_stage22_11001;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_state83_pp0_stage26_iter0;
wire    ap_block_state115_pp0_stage26_iter1;
wire    ap_block_pp0_stage26_11001;
wire    ap_CS_fsm_pp0_stage30;
wire    ap_block_state87_pp0_stage30_iter0;
wire    ap_block_state119_pp0_stage30_iter1;
wire    ap_block_pp0_stage30_11001;
reg   [31:0] reg_2066;
wire    ap_CS_fsm_state152;
wire    ap_CS_fsm_state164;
wire    ap_CS_fsm_state176;
reg   [31:0] reg_2073;
wire   [31:0] grp_fu_1895_p2;
reg   [31:0] reg_2079;
reg   [31:0] reg_2085;
reg   [31:0] reg_2092;
reg   [31:0] reg_2098;
reg   [31:0] reg_2103;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state57_pp0_stage0_iter0;
wire    ap_block_state89_pp0_stage0_iter1;
wire    ap_block_state121_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_2109;
reg   [31:0] reg_2115;
reg   [31:0] reg_2121;
reg   [31:0] reg_2126;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] exitcond2_reg_7013_pp0_iter2_reg;
reg   [31:0] reg_2133;
reg   [31:0] reg_2139;
reg   [31:0] reg_2145;
reg   [31:0] reg_2151;
wire    ap_CS_fsm_pp0_stage31;
wire    ap_block_state88_pp0_stage31_iter0;
wire    ap_block_state120_pp0_stage31_iter1;
wire    ap_block_pp0_stage31_11001;
reg   [31:0] reg_2157;
wire    ap_CS_fsm_state193;
reg   [31:0] reg_2165;
reg   [31:0] reg_2172;
reg   [31:0] reg_2177;
reg   [31:0] reg_2182;
reg   [31:0] reg_2187;
reg   [31:0] reg_2193;
reg   [31:0] reg_2200;
reg   [31:0] reg_2206;
reg   [31:0] reg_2214;
reg   [31:0] reg_2223;
reg   [31:0] reg_2229;
wire   [31:0] grp_fu_1865_p2;
reg   [31:0] reg_2241;
reg   [31:0] reg_2246;
reg   [31:0] reg_2251;
reg   [31:0] reg_2256;
wire   [31:0] p_Val2_41_fu_2407_p3;
reg   [31:0] p_Val2_41_reg_5189;
wire   [31:0] p_Val2_43_fu_2551_p3;
reg   [31:0] p_Val2_43_reg_5194;
wire   [31:0] tmp_fu_2559_p1;
wire    ap_CS_fsm_state9;
wire   [31:0] tmp_7_fu_2564_p1;
wire    ap_CS_fsm_state22;
wire   [3:0] iter_1_fu_2575_p2;
reg   [3:0] iter_1_reg_6811;
wire    ap_CS_fsm_state23;
reg   [0:0] p_Result_12_reg_6816;
wire   [0:0] tmp_13_fu_2569_p2;
reg   [7:0] tmp_V_4_reg_6825;
wire   [22:0] tmp_V_5_fu_2603_p1;
reg   [22:0] tmp_V_5_reg_6834;
wire   [30:0] tmp_99_fu_2622_p1;
reg   [30:0] tmp_99_reg_6845;
reg   [0:0] p_Result_17_reg_6850;
reg   [7:0] tmp_V_10_reg_6859;
wire   [22:0] tmp_V_11_fu_2648_p1;
reg   [22:0] tmp_V_11_reg_6868;
wire   [30:0] tmp_117_fu_2667_p1;
reg   [30:0] tmp_117_reg_6879;
wire   [0:0] notlhs_i_fu_2804_p2;
reg   [0:0] notlhs_i_reg_6884;
wire    ap_CS_fsm_state24;
reg   [7:0] tmp_V_8_reg_6889;
wire   [22:0] tmp_V_9_fu_2853_p1;
reg   [22:0] tmp_V_9_reg_6895;
wire   [0:0] notlhs_i1_fu_2990_p2;
reg   [0:0] notlhs_i1_reg_6900;
reg   [7:0] tmp_V_14_reg_6905;
wire   [22:0] tmp_V_15_fu_3039_p1;
reg   [22:0] tmp_V_15_reg_6911;
wire   [7:0] val_V_fu_3136_p3;
reg   [7:0] val_V_reg_6916;
wire    ap_CS_fsm_state25;
wire   [7:0] val_V_1_fu_3237_p3;
reg   [7:0] val_V_1_reg_6923;
wire   [31:0] tmp_27_fu_3327_p1;
wire    ap_CS_fsm_state26;
wire   [31:0] tmp_29_fu_3331_p1;
wire   [6:0] tmp_126_fu_3335_p1;
reg   [6:0] tmp_126_reg_6948;
wire   [63:0] tmp_33_fu_1925_p1;
reg   [63:0] tmp_33_reg_6953;
wire   [63:0] grp_fu_1928_p2;
reg   [63:0] tmp_32_reg_6959;
wire    ap_CS_fsm_state47;
wire   [63:0] grp_fu_1933_p2;
reg   [63:0] tmp_34_reg_6965;
wire   [63:0] grp_fu_1938_p2;
reg   [63:0] tmp_35_reg_6971;
wire    ap_CS_fsm_state55;
wire   [63:0] grp_fu_1942_p2;
reg   [63:0] tmp_36_reg_6976;
wire   [63:0] grp_fu_1946_p2;
reg   [63:0] tmp_37_reg_6981;
wire   [31:0] wTL_fu_1913_p1;
reg   [31:0] wTL_reg_6986;
wire    ap_CS_fsm_state56;
wire   [31:0] wTR_fu_1916_p1;
reg   [31:0] wTR_reg_6992;
wire   [31:0] wBL_fu_1919_p1;
reg   [31:0] wBL_reg_6997;
wire   [12:0] tmp_41_cast1_fu_3338_p1;
reg   [12:0] tmp_41_cast1_reg_7003;
wire  signed [12:0] tmp182_cast_fu_3350_p1;
reg  signed [12:0] tmp182_cast_reg_7008;
wire   [0:0] exitcond2_fu_3354_p2;
wire   [3:0] y_1_fu_3360_p2;
reg   [3:0] y_1_reg_7017;
wire   [6:0] tmp_43_fu_3415_p2;
reg   [6:0] tmp_43_reg_7022;
wire  signed [12:0] p_sum2_fu_3421_p2;
reg  signed [12:0] p_sum2_reg_7032;
wire   [31:0] tmp_62_fu_3446_p66;
reg   [31:0] tmp_62_reg_7062;
reg   [31:0] tmp_62_reg_7062_pp0_iter1_reg;
wire   [31:0] tmp_66_fu_3516_p66;
reg   [31:0] tmp_66_reg_7067;
reg   [31:0] tmp_66_reg_7067_pp0_iter1_reg;
wire   [31:0] tmp_73_fu_3603_p66;
reg   [31:0] tmp_73_reg_7077;
reg   [31:0] tmp_73_reg_7077_pp0_iter1_reg;
wire   [31:0] tmp_75_fu_3673_p66;
reg   [31:0] tmp_75_reg_7082;
reg   [31:0] tmp_75_reg_7082_pp0_iter1_reg;
wire   [31:0] tmp_76_fu_3749_p66;
reg   [31:0] tmp_76_reg_7087;
reg   [31:0] tmp_76_reg_7087_pp0_iter1_reg;
wire   [31:0] tmp_84_fu_3819_p66;
reg   [31:0] tmp_84_reg_7092;
reg   [31:0] tmp_84_reg_7092_pp0_iter1_reg;
wire  signed [12:0] it_0_sum_3_fu_3889_p2;
reg  signed [12:0] it_0_sum_3_reg_7097;
wire   [31:0] tmp_85_fu_3905_p66;
reg   [31:0] tmp_85_reg_7109;
reg   [31:0] tmp_85_reg_7109_pp0_iter1_reg;
wire   [31:0] tmp_88_fu_3975_p66;
reg   [31:0] tmp_88_reg_7114;
reg   [31:0] tmp_88_reg_7114_pp0_iter1_reg;
wire   [31:0] tmp_89_fu_4051_p66;
reg   [31:0] tmp_89_reg_7119;
reg   [31:0] tmp_89_reg_7119_pp0_iter1_reg;
wire   [31:0] tmp_91_fu_4121_p66;
reg   [31:0] tmp_91_reg_7124;
reg   [31:0] tmp_91_reg_7124_pp0_iter1_reg;
wire   [31:0] tmp_92_fu_4197_p66;
reg   [31:0] tmp_92_reg_7129;
reg   [31:0] tmp_92_reg_7129_pp0_iter1_reg;
wire   [31:0] tmp_93_fu_4267_p66;
reg   [31:0] tmp_93_reg_7134;
reg   [31:0] tmp_93_reg_7134_pp0_iter1_reg;
wire   [31:0] tmp_94_fu_4343_p66;
reg   [31:0] tmp_94_reg_7139;
reg   [31:0] tmp_94_reg_7139_pp0_iter1_reg;
wire   [31:0] tmp_95_fu_4413_p66;
reg   [31:0] tmp_95_reg_7144;
reg   [31:0] tmp_95_reg_7144_pp0_iter1_reg;
wire   [31:0] tmp_96_fu_4489_p66;
reg   [31:0] tmp_96_reg_7149;
reg   [31:0] tmp_96_reg_7149_pp0_iter1_reg;
wire   [31:0] tmp_97_fu_4559_p66;
reg   [31:0] tmp_97_reg_7154;
reg   [31:0] tmp_97_reg_7154_pp0_iter1_reg;
wire   [31:0] tmp_58_fu_4649_p1;
reg   [7:0] ref_patch_with_borde_27_reg_7174;
wire   [31:0] tmp_44_fu_4674_p1;
reg   [7:0] ref_patch_with_borde_29_reg_7204;
reg   [7:0] ref_patch_with_borde_31_reg_7209;
wire   [31:0] tmp_47_fu_4719_p1;
reg   [7:0] ref_patch_with_borde_33_reg_7239;
reg   [7:0] ref_patch_with_borde_35_reg_7244;
wire   [31:0] tmp_50_fu_4764_p1;
reg   [7:0] ref_patch_with_borde_37_reg_7274;
reg   [7:0] ref_patch_with_borde_39_reg_7279;
wire   [31:0] tmp_53_fu_4789_p1;
wire   [31:0] tmp_91_1_fu_4814_p1;
reg   [7:0] pyr_region_data_load_11_reg_7304;
wire   [31:0] tmp_99_1_fu_4839_p1;
reg   [7:0] pyr_region_data_load_13_reg_7324;
wire   [31:0] tmp_91_2_fu_4864_p1;
reg   [7:0] pyr_region_data_load_15_reg_7344;
wire   [31:0] tmp_99_2_fu_4889_p1;
reg   [7:0] pyr_region_data_load_17_reg_7364;
wire   [31:0] tmp_91_3_fu_4914_p1;
reg   [7:0] pyr_region_data_load_19_reg_7384;
wire   [31:0] tmp_99_3_fu_4929_p1;
wire   [31:0] tmp_91_4_fu_4934_p1;
wire   [31:0] tmp_95_4_fu_4939_p1;
wire   [31:0] tmp_99_4_fu_4943_p1;
wire   [31:0] tmp_88_5_fu_4948_p1;
wire   [31:0] tmp_91_5_fu_4952_p1;
wire   [31:0] tmp_95_5_fu_4957_p1;
wire   [31:0] tmp_99_5_fu_4961_p1;
wire   [31:0] tmp_105_1_fu_4966_p1;
wire   [31:0] tmp_91_6_fu_4970_p1;
wire   [31:0] tmp_99_6_fu_4974_p1;
wire   [31:0] tmp_105_2_fu_4979_p1;
wire   [31:0] tmp_91_7_fu_4983_p1;
wire   [31:0] tmp_99_7_fu_4987_p1;
wire   [31:0] tmp_105_3_fu_4992_p1;
wire   [31:0] tmp_105_4_fu_4996_p1;
wire   [31:0] tmp_105_5_fu_5000_p1;
wire   [31:0] tmp_105_6_fu_5004_p1;
wire   [31:0] tmp_105_7_fu_5008_p1;
wire   [6:0] pos_1_fu_5012_p2;
reg   [6:0] pos_1_reg_7489;
reg   [31:0] tmp_106_4_reg_7494;
reg   [31:0] tmp_106_6_reg_7499;
reg   [31:0] tmp_106_7_reg_7504;
reg   [31:0] res_2_reg_7509;
reg   [31:0] res_3_reg_7515;
reg   [31:0] tmp_107_6_reg_7522;
reg   [31:0] res_5_reg_7527;
reg   [31:0] tmp_109_2_reg_7533;
reg   [31:0] res_6_reg_7538;
reg   [31:0] tmp_109_4_reg_7545;
reg   [31:0] tmp_109_7_reg_7550;
wire   [1:0] j_fu_5024_p2;
reg   [1:0] j_reg_7573;
wire    ap_CS_fsm_state148;
wire   [31:0] tmp_98_fu_5034_p11;
reg   [31:0] tmp_98_reg_7578;
wire   [0:0] exitcond_i_fu_5018_p2;
wire   [31:0] tmp_100_fu_5049_p5;
wire    ap_CS_fsm_state149;
wire    ap_CS_fsm_state159;
wire   [1:0] j_1_fu_5068_p2;
reg   [1:0] j_1_reg_7596;
wire    ap_CS_fsm_state160;
wire   [31:0] tmp_101_fu_5088_p11;
reg   [31:0] tmp_101_reg_7601;
wire   [0:0] exitcond_i_1_fu_5062_p2;
wire   [31:0] tmp_102_fu_5103_p5;
wire    ap_CS_fsm_state161;
wire    ap_CS_fsm_state171;
wire   [1:0] j_2_fu_5122_p2;
reg   [1:0] j_2_reg_7619;
wire    ap_CS_fsm_state172;
wire   [31:0] tmp_103_fu_5138_p11;
reg   [31:0] tmp_103_reg_7624;
wire   [0:0] exitcond_i_2_fu_5116_p2;
wire   [31:0] tmp_104_fu_5153_p5;
reg   [31:0] tmp_104_reg_7629;
wire    ap_CS_fsm_state183;
wire   [31:0] grp_fu_1883_p2;
reg   [31:0] mean_diff_1_reg_7639;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state57;
wire    ap_block_pp0_stage31_subdone;
wire    ap_block_pp0_stage22_subdone;
reg   [31:0] mean_diff_reg_1617;
wire    ap_CS_fsm_state195;
wire   [0:0] tmp_82_fu_1950_p2;
reg   [31:0] x_assign_reg_1629;
reg   [31:0] x_assign_1_reg_1639;
wire   [31:0] ap_phi_mux_dx_phi_fu_1653_p4;
reg   [31:0] dx_reg_1649;
wire   [31:0] ap_phi_mux_dy_phi_fu_1665_p4;
reg   [31:0] dy_reg_1661;
reg   [3:0] iter_reg_1673;
reg   [31:0] ap_phi_mux_Jres_2_phi_fu_1688_p4;
wire    ap_block_pp0_stage11;
reg   [31:0] ap_phi_mux_tmp_38_phi_fu_1700_p4;
wire    ap_block_pp0_stage22;
reg   [31:0] ap_phi_mux_tmp_39_phi_fu_1712_p4;
wire    ap_block_pp0_stage21;
reg   [6:0] ap_phi_mux_pos_phi_fu_1724_p4;
wire    ap_block_pp0_stage0;
reg   [3:0] ap_phi_mux_y_phi_fu_1736_p4;
reg   [31:0] res_assign_load_reg_1743;
reg   [1:0] j_0_i_reg_1755;
reg   [31:0] update_load_reg_1767;
reg   [1:0] j_0_i_1_reg_1779;
reg   [31:0] update_load_1_reg_1791;
reg   [1:0] j_0_i_2_reg_1803;
reg   [31:0] dx_1_reg_1814;
wire   [0:0] or_cond2_fu_3301_p2;
wire   [0:0] tmp_35_demorgan_fu_3312_p2;
wire   [0:0] tmp_37_demorgan_fu_3322_p2;
reg   [31:0] dy_1_reg_1834;
wire   [63:0] tmp_8_i_fu_2617_p1;
wire   [63:0] tmp_8_i1_fu_2662_p1;
wire  signed [63:0] p_sum2_cast_fu_3426_p1;
wire   [63:0] tmp_57_fu_3437_p1;
wire   [63:0] tmp_104_1_fu_3592_p1;
wire  signed [63:0] it_0_sum_3_cast_fu_3894_p1;
wire  signed [63:0] sum9_cast_fu_4634_p1;
wire    ap_block_pp0_stage1;
wire  signed [63:0] sum_cast_fu_4644_p1;
wire   [63:0] tmp_104_2_fu_4659_p1;
wire   [63:0] tmp_104_3_fu_4669_p1;
wire  signed [63:0] sum1_cast_fu_4684_p1;
wire    ap_block_pp0_stage2;
wire  signed [63:0] sum9_1_cast_fu_4694_p1;
wire   [63:0] tmp_104_4_fu_4704_p1;
wire   [63:0] tmp_104_5_fu_4714_p1;
wire  signed [63:0] sum13_1_cast_fu_4729_p1;
wire    ap_block_pp0_stage3;
wire  signed [63:0] sum9_2_cast_fu_4739_p1;
wire   [63:0] tmp_104_6_fu_4749_p1;
wire   [63:0] tmp_104_7_fu_4759_p1;
wire  signed [63:0] sum13_2_cast_fu_4774_p1;
wire    ap_block_pp0_stage4;
wire  signed [63:0] sum13_3_cast_fu_4784_p1;
wire  signed [63:0] sum9_4_cast_fu_4799_p1;
wire    ap_block_pp0_stage5;
wire  signed [63:0] sum11_4_cast_fu_4809_p1;
wire  signed [63:0] sum13_4_cast_fu_4824_p1;
wire    ap_block_pp0_stage6;
wire  signed [63:0] sum_5_cast_fu_4834_p1;
wire  signed [63:0] sum9_5_cast_fu_4849_p1;
wire    ap_block_pp0_stage7;
wire  signed [63:0] sum11_5_cast_fu_4859_p1;
wire  signed [63:0] sum13_5_cast_fu_4874_p1;
wire    ap_block_pp0_stage8;
wire  signed [63:0] sum9_6_cast_fu_4884_p1;
wire  signed [63:0] sum13_6_cast_fu_4899_p1;
wire    ap_block_pp0_stage9;
wire  signed [63:0] sum9_7_cast_fu_4909_p1;
wire  signed [63:0] sum13_7_cast_fu_4924_p1;
wire    ap_block_pp0_stage10;
reg   [31:0] grp_fu_1854_p0;
reg   [31:0] grp_fu_1854_p1;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state32;
wire    ap_block_pp0_stage13;
wire    ap_block_pp0_stage15;
wire    ap_block_pp0_stage16;
wire    ap_block_pp0_stage17;
wire    ap_block_pp0_stage18;
wire    ap_block_pp0_stage19;
wire    ap_block_pp0_stage20;
wire    ap_block_pp0_stage24;
wire    ap_block_pp0_stage26;
wire    ap_block_pp0_stage28;
wire    ap_block_pp0_stage29;
wire    ap_block_pp0_stage30;
wire    ap_block_pp0_stage31;
wire    ap_block_pp0_stage14;
wire    ap_block_pp0_stage23;
wire    ap_CS_fsm_state153;
wire    ap_CS_fsm_state165;
wire    ap_CS_fsm_state177;
wire    ap_CS_fsm_state187;
wire    ap_CS_fsm_state188;
wire    ap_CS_fsm_state196;
reg   [31:0] grp_fu_1858_p0;
reg   [31:0] grp_fu_1858_p1;
reg   [31:0] grp_fu_1865_p0;
reg   [31:0] grp_fu_1865_p1;
wire    ap_block_pp0_stage25;
wire    ap_block_pp0_stage27;
reg   [31:0] grp_fu_1891_p0;
reg   [31:0] grp_fu_1891_p1;
wire    ap_block_pp0_stage12;
wire    ap_CS_fsm_state144;
wire    ap_CS_fsm_state173;
reg   [31:0] grp_fu_1895_p0;
reg   [31:0] grp_fu_1895_p1;
reg   [31:0] grp_fu_1907_p0;
wire    ap_CS_fsm_state2;
reg   [31:0] grp_fu_1910_p0;
reg   [31:0] grp_fu_1922_p0;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state48;
wire   [31:0] p_Val2_s_fu_2271_p1;
wire   [22:0] tmp_V_1_fu_2293_p1;
wire   [24:0] mantissa_V_fu_2297_p4;
wire   [7:0] tmp_V_fu_2283_p4;
wire   [8:0] tmp_i_i_i_i_cast_fu_2311_p1;
wire   [8:0] sh_assign_fu_2315_p2;
wire   [7:0] tmp_i_i_i_fu_2329_p2;
wire   [0:0] isNeg_fu_2321_p3;
wire  signed [8:0] tmp_i_i_i_cast_fu_2335_p1;
wire  signed [8:0] ush_fu_2339_p3;
wire  signed [31:0] sh_assign_2_cast_fu_2347_p1;
wire  signed [24:0] sh_assign_2_cast_cas_fu_2351_p1;
wire   [78:0] mantissa_V_1_cast1_fu_2307_p1;
wire   [78:0] tmp_i_i_i_17_fu_2355_p1;
wire   [24:0] r_V_fu_2359_p2;
wire   [0:0] tmp_20_fu_2371_p3;
wire   [78:0] r_V_1_fu_2365_p2;
wire   [31:0] tmp_6_fu_2379_p1;
wire   [31:0] tmp_14_fu_2383_p4;
wire   [31:0] p_Val2_40_fu_2393_p3;
wire   [0:0] p_Result_s_fu_2275_p3;
wire   [31:0] result_V_1_fu_2401_p2;
wire   [31:0] p_Val2_5_fu_2415_p1;
wire   [22:0] tmp_V_3_fu_2437_p1;
wire   [24:0] mantissa_V_1_fu_2441_p4;
wire   [7:0] tmp_V_2_fu_2427_p4;
wire   [8:0] tmp_i_i_i_i9_cast_fu_2455_p1;
wire   [8:0] sh_assign_3_fu_2459_p2;
wire   [7:0] tmp_i_i_i1_fu_2473_p2;
wire   [0:0] isNeg_1_fu_2465_p3;
wire  signed [8:0] tmp_i_i_i1_cast_fu_2479_p1;
wire  signed [8:0] ush_1_fu_2483_p3;
wire  signed [31:0] sh_assign_5_cast_fu_2491_p1;
wire  signed [24:0] sh_assign_5_cast_cas_fu_2495_p1;
wire   [78:0] mantissa_V_3_cast1_fu_2451_p1;
wire   [78:0] tmp_i_i_i1_18_fu_2499_p1;
wire   [24:0] r_V_2_fu_2503_p2;
wire   [0:0] tmp_87_fu_2515_p3;
wire   [78:0] r_V_3_fu_2509_p2;
wire   [31:0] tmp_17_fu_2523_p1;
wire   [31:0] tmp_19_fu_2527_p4;
wire   [31:0] p_Val2_42_fu_2537_p3;
wire   [0:0] p_Result_11_fu_2419_p3;
wire   [31:0] result_V_3_fu_2545_p2;
wire   [31:0] p_Val2_38_fu_2581_p1;
wire   [4:0] index_V_fu_2607_p4;
wire   [31:0] p_Val2_39_fu_2626_p1;
wire   [4:0] index_V_1_fu_2652_p4;
wire   [31:0] mask_i_cast_fu_2688_p1;
wire   [31:0] p_Result_14_fu_2692_p3;
wire   [31:0] p_Val2_16_fu_2699_p2;
wire   [22:0] tmp_V_7_fu_2723_p1;
wire   [7:0] tmp_V_6_fu_2713_p4;
wire   [0:0] p_Result_15_fu_2705_p3;
wire   [22:0] xs_sig_V_1_fu_2727_p3;
wire   [22:0] tmp_i_19_fu_2744_p2;
wire   [0:0] xs_sign_V_fu_2739_p2;
wire   [7:0] xs_exp_V_9_fu_2733_p3;
wire   [22:0] xs_sig_V_fu_2750_p2;
wire   [0:0] tmp_i_fu_2671_p2;
wire   [0:0] tmp_5_i_fu_2676_p2;
wire   [0:0] sel_tmp2_demorgan_i_fu_2766_p2;
wire   [31:0] p_Result_13_fu_2681_p3;
wire   [31:0] p_Result_16_fu_2756_p4;
wire   [31:0] sel_tmp3_v_i_fu_2772_p3;
wire   [0:0] sel_tmp4_i_fu_2784_p2;
wire   [0:0] sel_tmp5_i_fu_2790_p2;
wire   [31:0] sel_tmp3_i_fu_2780_p1;
wire   [0:0] notrhs_i_fu_2809_p2;
wire   [0:0] sel_tmp8_i_fu_2814_p2;
wire   [0:0] tmp15_fu_2820_p2;
wire   [31:0] sel_tmp6_i_fu_2796_p3;
wire   [0:0] sel_tmp9_i_fu_2825_p2;
wire   [31:0] tmp_16_fu_2831_p1;
wire   [31:0] p_Val2_20_fu_2835_p3;
wire   [31:0] mask_i152_cast_fu_2874_p1;
wire   [31:0] p_Result_19_fu_2878_p3;
wire   [31:0] p_Val2_30_fu_2885_p2;
wire   [22:0] tmp_V_13_fu_2909_p1;
wire   [7:0] tmp_V_12_fu_2899_p4;
wire   [0:0] p_Result_20_fu_2891_p3;
wire   [22:0] xs_sig_V_6_fu_2913_p3;
wire   [22:0] tmp_i1_21_fu_2930_p2;
wire   [0:0] xs_sign_V_10_fu_2925_p2;
wire   [7:0] xs_exp_V_10_fu_2919_p3;
wire   [22:0] xs_sig_V_11_fu_2936_p2;
wire   [0:0] tmp_i1_fu_2857_p2;
wire   [0:0] tmp_5_i1_fu_2862_p2;
wire   [0:0] sel_tmp2_demorgan_i1_fu_2952_p2;
wire   [31:0] p_Result_18_fu_2867_p3;
wire   [31:0] p_Result_21_fu_2942_p4;
wire   [31:0] sel_tmp3_v_i1_fu_2958_p3;
wire   [0:0] sel_tmp4_i1_fu_2970_p2;
wire   [0:0] sel_tmp5_i1_fu_2976_p2;
wire   [31:0] sel_tmp3_i1_fu_2966_p1;
wire   [0:0] notrhs_i1_fu_2995_p2;
wire   [0:0] sel_tmp8_i1_fu_3000_p2;
wire   [0:0] tmp21_fu_3006_p2;
wire   [31:0] sel_tmp6_i1_fu_2982_p3;
wire   [0:0] sel_tmp9_i1_fu_3011_p2;
wire   [31:0] tmp_22_fu_3017_p1;
wire   [31:0] p_Val2_34_fu_3021_p3;
wire   [24:0] mantissa_V_2_fu_3043_p4;
wire   [8:0] tmp_i_i_i_i1_cast_fu_3056_p1;
wire   [8:0] sh_assign_6_fu_3059_p2;
wire   [7:0] tmp_i_i_i2_fu_3073_p2;
wire   [0:0] isNeg_2_fu_3065_p3;
wire  signed [8:0] tmp_i_i_i2_cast_fu_3078_p1;
wire  signed [8:0] ush_2_fu_3082_p3;
wire  signed [31:0] sh_assign_8_cast_fu_3090_p1;
wire  signed [24:0] sh_assign_8_cast_cas_fu_3094_p1;
wire   [54:0] mantissa_V_5_cast1_fu_3052_p1;
wire   [54:0] tmp_i_i_i2_20_fu_3098_p1;
wire   [24:0] r_V_4_fu_3102_p2;
wire   [0:0] tmp_114_fu_3114_p3;
wire   [54:0] r_V_5_fu_3108_p2;
wire   [7:0] tmp_21_fu_3122_p1;
wire   [7:0] tmp_23_fu_3126_p4;
wire   [24:0] mantissa_V_3_fu_3144_p4;
wire   [8:0] tmp_i_i_i_i2_cast_fu_3157_p1;
wire   [8:0] sh_assign_9_fu_3160_p2;
wire   [7:0] tmp_i_i_i3_fu_3174_p2;
wire   [0:0] isNeg_3_fu_3166_p3;
wire  signed [8:0] tmp_i_i_i3_cast_fu_3179_p1;
wire  signed [8:0] ush_3_fu_3183_p3;
wire  signed [31:0] sh_assign_11_cast_fu_3191_p1;
wire  signed [24:0] sh_assign_11_cast_ca_fu_3195_p1;
wire   [54:0] mantissa_V_7_cast1_fu_3153_p1;
wire   [54:0] tmp_i_i_i3_22_fu_3199_p1;
wire   [24:0] r_V_6_fu_3203_p2;
wire   [0:0] tmp_122_fu_3215_p3;
wire   [54:0] r_V_7_fu_3209_p2;
wire   [7:0] tmp_24_fu_3223_p1;
wire   [7:0] tmp_90_fu_3227_p4;
wire   [5:0] tmp_123_fu_3245_p4;
wire   [5:0] tmp_124_fu_3261_p4;
wire   [0:0] icmp_fu_3255_p2;
wire   [0:0] icmp1_fu_3271_p2;
wire   [0:0] tmp_25_fu_3277_p2;
wire   [0:0] tmp_26_fu_3283_p2;
wire   [0:0] tmp26_fu_3295_p2;
wire   [0:0] tmp25_fu_3289_p2;
wire   [0:0] tmp_i_i_fu_3307_p2;
wire   [0:0] tmp_i_i1_fu_3317_p2;
wire   [6:0] tmp_125_fu_3341_p1;
wire   [6:0] tmp27_fu_3344_p2;
wire   [6:0] tmp_4_cast_fu_3366_p1;
wire   [6:0] tmp_40_fu_3370_p2;
wire   [12:0] tmp_41_fu_3375_p3;
wire   [2:0] tmp_127_fu_3389_p1;
wire   [5:0] p_shl_fu_3393_p3;
wire   [3:0] tmp_128_fu_3405_p2;
wire   [6:0] p_shl_cast_fu_3401_p1;
wire   [6:0] p_shl1_cast_fu_3411_p1;
wire   [12:0] tmp_42_fu_3383_p2;
wire   [6:0] tmp_56_fu_3431_p2;
wire   [5:0] tmp_129_fu_3442_p1;
wire   [6:0] tmp_103_1_fu_3586_p2;
wire   [5:0] tmp_9_fu_3597_p2;
wire   [5:0] tmp_12_fu_3743_p2;
wire   [5:0] tmp_15_fu_3899_p2;
wire   [5:0] tmp_18_fu_4045_p2;
wire   [5:0] tmp_61_fu_4191_p2;
wire   [5:0] tmp_64_fu_4337_p2;
wire   [5:0] tmp_67_fu_4483_p2;
wire   [12:0] sum9_fu_4629_p2;
wire   [12:0] sum_fu_4639_p2;
wire   [6:0] tmp_103_2_fu_4654_p2;
wire   [6:0] tmp_103_3_fu_4664_p2;
wire   [12:0] sum1_fu_4679_p2;
wire   [12:0] sum9_1_fu_4689_p2;
wire   [6:0] tmp_103_4_fu_4699_p2;
wire   [6:0] tmp_103_5_fu_4709_p2;
wire   [12:0] sum13_1_fu_4724_p2;
wire   [12:0] sum9_2_fu_4734_p2;
wire   [6:0] tmp_103_6_fu_4744_p2;
wire   [6:0] tmp_103_7_fu_4754_p2;
wire   [12:0] sum13_2_fu_4769_p2;
wire   [12:0] sum13_3_fu_4779_p2;
wire   [12:0] sum9_4_fu_4794_p2;
wire   [12:0] sum11_4_fu_4804_p2;
wire   [12:0] sum13_4_fu_4819_p2;
wire   [12:0] sum_5_fu_4829_p2;
wire   [12:0] sum9_5_fu_4844_p2;
wire   [12:0] sum11_5_fu_4854_p2;
wire   [12:0] sum13_5_fu_4869_p2;
wire   [12:0] sum9_6_fu_4879_p2;
wire   [12:0] sum13_6_fu_4894_p2;
wire   [12:0] sum9_7_fu_4904_p2;
wire   [12:0] sum13_7_fu_4919_p2;
wire   [3:0] tmp_98_fu_5034_p10;
wire   [2:0] tmp_75_cast_fu_5074_p1;
wire   [2:0] sum19_1_t_fu_5078_p2;
wire   [3:0] tmp_101_fu_5088_p10;
wire   [3:0] tmp_83_fu_5128_p1;
wire   [3:0] tmp_103_fu_5138_p10;
wire    ap_CS_fsm_state202;
reg   [1:0] grp_fu_1854_opcode;
wire    ap_block_pp0_stage13_00001;
wire    ap_block_pp0_stage15_00001;
wire    ap_block_pp0_stage16_00001;
wire    ap_block_pp0_stage17_00001;
wire    ap_block_pp0_stage18_00001;
wire    ap_block_pp0_stage19_00001;
wire    ap_block_pp0_stage20_00001;
wire    ap_block_pp0_stage21_00001;
wire    ap_block_pp0_stage22_00001;
wire    ap_block_pp0_stage24_00001;
wire    ap_block_pp0_stage26_00001;
wire    ap_block_pp0_stage28_00001;
wire    ap_block_pp0_stage30_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage6_00001;
wire    ap_block_pp0_stage7_00001;
wire    ap_block_pp0_stage8_00001;
wire    ap_block_pp0_stage9_00001;
wire    ap_block_pp0_stage10_00001;
wire    ap_block_pp0_stage23_00001;
wire    ap_block_pp0_stage29_00001;
wire    ap_block_pp0_stage31_00001;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage14_00001;
reg   [1:0] grp_fu_1858_opcode;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [146:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage19_subdone;
wire    ap_block_pp0_stage20_subdone;
wire    ap_block_pp0_stage21_subdone;
wire    ap_block_pp0_stage23_subdone;
wire    ap_block_pp0_stage24_subdone;
wire    ap_block_pp0_stage25_subdone;
wire    ap_block_pp0_stage26_subdone;
wire    ap_block_pp0_stage27_subdone;
wire    ap_block_pp0_stage28_subdone;
wire    ap_block_pp0_stage29_subdone;
wire    ap_block_pp0_stage30_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 147'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
end

gauss_newton_optim_r_mask_table1 #(
    .DataWidth( 23 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
mask_table1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mask_table1_address0),
    .ce0(mask_table1_ce0),
    .q0(mask_table1_q0),
    .address1(mask_table1_address1),
    .ce1(mask_table1_ce1),
    .q1(mask_table1_q1)
);

batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1854_p0),
    .din1(grp_fu_1854_p1),
    .opcode(grp_fu_1854_opcode),
    .ce(1'b1),
    .dout(grp_fu_1854_p2)
);

batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1858_p0),
    .din1(grp_fu_1858_p1),
    .opcode(grp_fu_1858_opcode),
    .ce(1'b1),
    .dout(grp_fu_1858_p2)
);

batch_align2D_region_fsub_32ns_32ns_32_5_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_fsub_32ns_32ns_32_5_no_dsp_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1865_p0),
    .din1(grp_fu_1865_p1),
    .ce(1'b1),
    .dout(grp_fu_1865_p2)
);

batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_load_1_reg_1791),
    .din1(mean_diff_reg_1617),
    .ce(1'b1),
    .dout(grp_fu_1883_p2)
);

batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1891_p0),
    .din1(grp_fu_1891_p1),
    .ce(1'b1),
    .dout(grp_fu_1891_p2)
);

batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1895_p0),
    .din1(grp_fu_1895_p1),
    .ce(1'b1),
    .dout(grp_fu_1895_p2)
);

batch_align2D_region_sitofp_32ns_32_6_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_sitofp_32ns_32_6_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1907_p0),
    .ce(1'b1),
    .dout(grp_fu_1907_p1)
);

batch_align2D_region_sitofp_32ns_32_6_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_sitofp_32ns_32_6_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1910_p0),
    .ce(1'b1),
    .dout(grp_fu_1910_p1)
);

batch_align2D_region_fptrunc_64ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_fptrunc_64ns_32_1_1_U9(
    .din0(tmp_35_reg_6971),
    .dout(wTL_fu_1913_p1)
);

batch_align2D_region_fptrunc_64ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_fptrunc_64ns_32_1_1_U10(
    .din0(tmp_36_reg_6976),
    .dout(wTR_fu_1916_p1)
);

batch_align2D_region_fptrunc_64ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_fptrunc_64ns_32_1_1_U11(
    .din0(tmp_37_reg_6981),
    .dout(wBL_fu_1919_p1)
);

batch_align2D_region_fpext_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
batch_align2D_region_fpext_32ns_64_1_1_U12(
    .din0(grp_fu_1922_p0),
    .dout(grp_fu_1922_p1)
);

batch_align2D_region_fpext_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
batch_align2D_region_fpext_32ns_64_1_1_U13(
    .din0(reg_1988),
    .dout(tmp_33_fu_1925_p1)
);

batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(64'd4607182418800017408),
    .din1(reg_1997),
    .ce(1'b1),
    .dout(grp_fu_1928_p2)
);

batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(64'd4607182418800017408),
    .din1(tmp_33_reg_6953),
    .ce(1'b1),
    .dout(grp_fu_1933_p2)
);

batch_align2D_region_dmul_64ns_64ns_64_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
batch_align2D_region_dmul_64ns_64ns_64_8_max_dsp_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_32_reg_6959),
    .din1(tmp_34_reg_6965),
    .ce(1'b1),
    .dout(grp_fu_1938_p2)
);

batch_align2D_region_dmul_64ns_64ns_64_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
batch_align2D_region_dmul_64ns_64ns_64_8_max_dsp_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1997),
    .din1(tmp_34_reg_6965),
    .ce(1'b1),
    .dout(grp_fu_1942_p2)
);

batch_align2D_region_dmul_64ns_64ns_64_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
batch_align2D_region_dmul_64ns_64ns_64_8_max_dsp_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_32_reg_6959),
    .din1(tmp_33_reg_6953),
    .ce(1'b1),
    .dout(grp_fu_1946_p2)
);

batch_align2D_region_dcmp_64ns_64ns_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
batch_align2D_region_dcmp_64ns_64ns_1_1_1_U19(
    .din0(reg_1997),
    .din1(64'd4561440258104740754),
    .opcode(5'd4),
    .dout(tmp_82_fu_1950_p2)
);

batch_align2D_region_mux_646_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_mux_646_32_1_1_U20(
    .din0(p_read11),
    .din1(p_read12),
    .din2(p_read13),
    .din3(p_read14),
    .din4(p_read15),
    .din5(p_read16),
    .din6(p_read17),
    .din7(p_read18),
    .din8(p_read19),
    .din9(p_read20),
    .din10(p_read21),
    .din11(p_read22),
    .din12(p_read23),
    .din13(p_read24),
    .din14(p_read25),
    .din15(p_read26),
    .din16(p_read27),
    .din17(p_read28),
    .din18(p_read29),
    .din19(p_read30),
    .din20(p_read31),
    .din21(p_read32),
    .din22(p_read33),
    .din23(p_read34),
    .din24(p_read35),
    .din25(p_read36),
    .din26(p_read37),
    .din27(p_read38),
    .din28(p_read39),
    .din29(p_read40),
    .din30(p_read41),
    .din31(p_read42),
    .din32(p_read43),
    .din33(p_read44),
    .din34(p_read45),
    .din35(p_read46),
    .din36(p_read47),
    .din37(p_read48),
    .din38(p_read49),
    .din39(p_read50),
    .din40(p_read51),
    .din41(p_read52),
    .din42(p_read53),
    .din43(p_read54),
    .din44(p_read55),
    .din45(p_read56),
    .din46(p_read57),
    .din47(p_read58),
    .din48(p_read59),
    .din49(p_read60),
    .din50(p_read61),
    .din51(p_read62),
    .din52(p_read63),
    .din53(p_read64),
    .din54(p_read65),
    .din55(p_read66),
    .din56(p_read67),
    .din57(p_read68),
    .din58(p_read69),
    .din59(p_read70),
    .din60(p_read71),
    .din61(p_read72),
    .din62(p_read73),
    .din63(p_read74),
    .din64(tmp_129_fu_3442_p1),
    .dout(tmp_62_fu_3446_p66)
);

batch_align2D_region_mux_646_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_mux_646_32_1_1_U21(
    .din0(p_read75),
    .din1(p_read76),
    .din2(p_read77),
    .din3(p_read78),
    .din4(p_read79),
    .din5(p_read80),
    .din6(p_read81),
    .din7(p_read82),
    .din8(p_read83),
    .din9(p_read84),
    .din10(p_read85),
    .din11(p_read86),
    .din12(p_read87),
    .din13(p_read88),
    .din14(p_read89),
    .din15(p_read90),
    .din16(p_read91),
    .din17(p_read92),
    .din18(p_read93),
    .din19(p_read94),
    .din20(p_read95),
    .din21(p_read96),
    .din22(p_read97),
    .din23(p_read98),
    .din24(p_read99),
    .din25(p_read100),
    .din26(p_read101),
    .din27(p_read102),
    .din28(p_read103),
    .din29(p_read104),
    .din30(p_read105),
    .din31(p_read106),
    .din32(p_read107),
    .din33(p_read108),
    .din34(p_read109),
    .din35(p_read110),
    .din36(p_read111),
    .din37(p_read112),
    .din38(p_read113),
    .din39(p_read114),
    .din40(p_read115),
    .din41(p_read116),
    .din42(p_read117),
    .din43(p_read118),
    .din44(p_read119),
    .din45(p_read120),
    .din46(p_read121),
    .din47(p_read122),
    .din48(p_read123),
    .din49(p_read124),
    .din50(p_read125),
    .din51(p_read126),
    .din52(p_read127),
    .din53(p_read128),
    .din54(p_read129),
    .din55(p_read130),
    .din56(p_read131),
    .din57(p_read132),
    .din58(p_read133),
    .din59(p_read134),
    .din60(p_read135),
    .din61(p_read136),
    .din62(p_read137),
    .din63(p_read138),
    .din64(tmp_129_fu_3442_p1),
    .dout(tmp_66_fu_3516_p66)
);

batch_align2D_region_mux_646_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_mux_646_32_1_1_U22(
    .din0(p_read11),
    .din1(p_read12),
    .din2(p_read13),
    .din3(p_read14),
    .din4(p_read15),
    .din5(p_read16),
    .din6(p_read17),
    .din7(p_read18),
    .din8(p_read19),
    .din9(p_read20),
    .din10(p_read21),
    .din11(p_read22),
    .din12(p_read23),
    .din13(p_read24),
    .din14(p_read25),
    .din15(p_read26),
    .din16(p_read27),
    .din17(p_read28),
    .din18(p_read29),
    .din19(p_read30),
    .din20(p_read31),
    .din21(p_read32),
    .din22(p_read33),
    .din23(p_read34),
    .din24(p_read35),
    .din25(p_read36),
    .din26(p_read37),
    .din27(p_read38),
    .din28(p_read39),
    .din29(p_read40),
    .din30(p_read41),
    .din31(p_read42),
    .din32(p_read43),
    .din33(p_read44),
    .din34(p_read45),
    .din35(p_read46),
    .din36(p_read47),
    .din37(p_read48),
    .din38(p_read49),
    .din39(p_read50),
    .din40(p_read51),
    .din41(p_read52),
    .din42(p_read53),
    .din43(p_read54),
    .din44(p_read55),
    .din45(p_read56),
    .din46(p_read57),
    .din47(p_read58),
    .din48(p_read59),
    .din49(p_read60),
    .din50(p_read61),
    .din51(p_read62),
    .din52(p_read63),
    .din53(p_read64),
    .din54(p_read65),
    .din55(p_read66),
    .din56(p_read67),
    .din57(p_read68),
    .din58(p_read69),
    .din59(p_read70),
    .din60(p_read71),
    .din61(p_read72),
    .din62(p_read73),
    .din63(p_read74),
    .din64(tmp_9_fu_3597_p2),
    .dout(tmp_73_fu_3603_p66)
);

batch_align2D_region_mux_646_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_mux_646_32_1_1_U23(
    .din0(p_read75),
    .din1(p_read76),
    .din2(p_read77),
    .din3(p_read78),
    .din4(p_read79),
    .din5(p_read80),
    .din6(p_read81),
    .din7(p_read82),
    .din8(p_read83),
    .din9(p_read84),
    .din10(p_read85),
    .din11(p_read86),
    .din12(p_read87),
    .din13(p_read88),
    .din14(p_read89),
    .din15(p_read90),
    .din16(p_read91),
    .din17(p_read92),
    .din18(p_read93),
    .din19(p_read94),
    .din20(p_read95),
    .din21(p_read96),
    .din22(p_read97),
    .din23(p_read98),
    .din24(p_read99),
    .din25(p_read100),
    .din26(p_read101),
    .din27(p_read102),
    .din28(p_read103),
    .din29(p_read104),
    .din30(p_read105),
    .din31(p_read106),
    .din32(p_read107),
    .din33(p_read108),
    .din34(p_read109),
    .din35(p_read110),
    .din36(p_read111),
    .din37(p_read112),
    .din38(p_read113),
    .din39(p_read114),
    .din40(p_read115),
    .din41(p_read116),
    .din42(p_read117),
    .din43(p_read118),
    .din44(p_read119),
    .din45(p_read120),
    .din46(p_read121),
    .din47(p_read122),
    .din48(p_read123),
    .din49(p_read124),
    .din50(p_read125),
    .din51(p_read126),
    .din52(p_read127),
    .din53(p_read128),
    .din54(p_read129),
    .din55(p_read130),
    .din56(p_read131),
    .din57(p_read132),
    .din58(p_read133),
    .din59(p_read134),
    .din60(p_read135),
    .din61(p_read136),
    .din62(p_read137),
    .din63(p_read138),
    .din64(tmp_9_fu_3597_p2),
    .dout(tmp_75_fu_3673_p66)
);

batch_align2D_region_mux_646_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_mux_646_32_1_1_U24(
    .din0(p_read11),
    .din1(p_read12),
    .din2(p_read13),
    .din3(p_read14),
    .din4(p_read15),
    .din5(p_read16),
    .din6(p_read17),
    .din7(p_read18),
    .din8(p_read19),
    .din9(p_read20),
    .din10(p_read21),
    .din11(p_read22),
    .din12(p_read23),
    .din13(p_read24),
    .din14(p_read25),
    .din15(p_read26),
    .din16(p_read27),
    .din17(p_read28),
    .din18(p_read29),
    .din19(p_read30),
    .din20(p_read31),
    .din21(p_read32),
    .din22(p_read33),
    .din23(p_read34),
    .din24(p_read35),
    .din25(p_read36),
    .din26(p_read37),
    .din27(p_read38),
    .din28(p_read39),
    .din29(p_read40),
    .din30(p_read41),
    .din31(p_read42),
    .din32(p_read43),
    .din33(p_read44),
    .din34(p_read45),
    .din35(p_read46),
    .din36(p_read47),
    .din37(p_read48),
    .din38(p_read49),
    .din39(p_read50),
    .din40(p_read51),
    .din41(p_read52),
    .din42(p_read53),
    .din43(p_read54),
    .din44(p_read55),
    .din45(p_read56),
    .din46(p_read57),
    .din47(p_read58),
    .din48(p_read59),
    .din49(p_read60),
    .din50(p_read61),
    .din51(p_read62),
    .din52(p_read63),
    .din53(p_read64),
    .din54(p_read65),
    .din55(p_read66),
    .din56(p_read67),
    .din57(p_read68),
    .din58(p_read69),
    .din59(p_read70),
    .din60(p_read71),
    .din61(p_read72),
    .din62(p_read73),
    .din63(p_read74),
    .din64(tmp_12_fu_3743_p2),
    .dout(tmp_76_fu_3749_p66)
);

batch_align2D_region_mux_646_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_mux_646_32_1_1_U25(
    .din0(p_read75),
    .din1(p_read76),
    .din2(p_read77),
    .din3(p_read78),
    .din4(p_read79),
    .din5(p_read80),
    .din6(p_read81),
    .din7(p_read82),
    .din8(p_read83),
    .din9(p_read84),
    .din10(p_read85),
    .din11(p_read86),
    .din12(p_read87),
    .din13(p_read88),
    .din14(p_read89),
    .din15(p_read90),
    .din16(p_read91),
    .din17(p_read92),
    .din18(p_read93),
    .din19(p_read94),
    .din20(p_read95),
    .din21(p_read96),
    .din22(p_read97),
    .din23(p_read98),
    .din24(p_read99),
    .din25(p_read100),
    .din26(p_read101),
    .din27(p_read102),
    .din28(p_read103),
    .din29(p_read104),
    .din30(p_read105),
    .din31(p_read106),
    .din32(p_read107),
    .din33(p_read108),
    .din34(p_read109),
    .din35(p_read110),
    .din36(p_read111),
    .din37(p_read112),
    .din38(p_read113),
    .din39(p_read114),
    .din40(p_read115),
    .din41(p_read116),
    .din42(p_read117),
    .din43(p_read118),
    .din44(p_read119),
    .din45(p_read120),
    .din46(p_read121),
    .din47(p_read122),
    .din48(p_read123),
    .din49(p_read124),
    .din50(p_read125),
    .din51(p_read126),
    .din52(p_read127),
    .din53(p_read128),
    .din54(p_read129),
    .din55(p_read130),
    .din56(p_read131),
    .din57(p_read132),
    .din58(p_read133),
    .din59(p_read134),
    .din60(p_read135),
    .din61(p_read136),
    .din62(p_read137),
    .din63(p_read138),
    .din64(tmp_12_fu_3743_p2),
    .dout(tmp_84_fu_3819_p66)
);

batch_align2D_region_mux_646_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_mux_646_32_1_1_U26(
    .din0(p_read11),
    .din1(p_read12),
    .din2(p_read13),
    .din3(p_read14),
    .din4(p_read15),
    .din5(p_read16),
    .din6(p_read17),
    .din7(p_read18),
    .din8(p_read19),
    .din9(p_read20),
    .din10(p_read21),
    .din11(p_read22),
    .din12(p_read23),
    .din13(p_read24),
    .din14(p_read25),
    .din15(p_read26),
    .din16(p_read27),
    .din17(p_read28),
    .din18(p_read29),
    .din19(p_read30),
    .din20(p_read31),
    .din21(p_read32),
    .din22(p_read33),
    .din23(p_read34),
    .din24(p_read35),
    .din25(p_read36),
    .din26(p_read37),
    .din27(p_read38),
    .din28(p_read39),
    .din29(p_read40),
    .din30(p_read41),
    .din31(p_read42),
    .din32(p_read43),
    .din33(p_read44),
    .din34(p_read45),
    .din35(p_read46),
    .din36(p_read47),
    .din37(p_read48),
    .din38(p_read49),
    .din39(p_read50),
    .din40(p_read51),
    .din41(p_read52),
    .din42(p_read53),
    .din43(p_read54),
    .din44(p_read55),
    .din45(p_read56),
    .din46(p_read57),
    .din47(p_read58),
    .din48(p_read59),
    .din49(p_read60),
    .din50(p_read61),
    .din51(p_read62),
    .din52(p_read63),
    .din53(p_read64),
    .din54(p_read65),
    .din55(p_read66),
    .din56(p_read67),
    .din57(p_read68),
    .din58(p_read69),
    .din59(p_read70),
    .din60(p_read71),
    .din61(p_read72),
    .din62(p_read73),
    .din63(p_read74),
    .din64(tmp_15_fu_3899_p2),
    .dout(tmp_85_fu_3905_p66)
);

batch_align2D_region_mux_646_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_mux_646_32_1_1_U27(
    .din0(p_read75),
    .din1(p_read76),
    .din2(p_read77),
    .din3(p_read78),
    .din4(p_read79),
    .din5(p_read80),
    .din6(p_read81),
    .din7(p_read82),
    .din8(p_read83),
    .din9(p_read84),
    .din10(p_read85),
    .din11(p_read86),
    .din12(p_read87),
    .din13(p_read88),
    .din14(p_read89),
    .din15(p_read90),
    .din16(p_read91),
    .din17(p_read92),
    .din18(p_read93),
    .din19(p_read94),
    .din20(p_read95),
    .din21(p_read96),
    .din22(p_read97),
    .din23(p_read98),
    .din24(p_read99),
    .din25(p_read100),
    .din26(p_read101),
    .din27(p_read102),
    .din28(p_read103),
    .din29(p_read104),
    .din30(p_read105),
    .din31(p_read106),
    .din32(p_read107),
    .din33(p_read108),
    .din34(p_read109),
    .din35(p_read110),
    .din36(p_read111),
    .din37(p_read112),
    .din38(p_read113),
    .din39(p_read114),
    .din40(p_read115),
    .din41(p_read116),
    .din42(p_read117),
    .din43(p_read118),
    .din44(p_read119),
    .din45(p_read120),
    .din46(p_read121),
    .din47(p_read122),
    .din48(p_read123),
    .din49(p_read124),
    .din50(p_read125),
    .din51(p_read126),
    .din52(p_read127),
    .din53(p_read128),
    .din54(p_read129),
    .din55(p_read130),
    .din56(p_read131),
    .din57(p_read132),
    .din58(p_read133),
    .din59(p_read134),
    .din60(p_read135),
    .din61(p_read136),
    .din62(p_read137),
    .din63(p_read138),
    .din64(tmp_15_fu_3899_p2),
    .dout(tmp_88_fu_3975_p66)
);

batch_align2D_region_mux_646_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_mux_646_32_1_1_U28(
    .din0(p_read11),
    .din1(p_read12),
    .din2(p_read13),
    .din3(p_read14),
    .din4(p_read15),
    .din5(p_read16),
    .din6(p_read17),
    .din7(p_read18),
    .din8(p_read19),
    .din9(p_read20),
    .din10(p_read21),
    .din11(p_read22),
    .din12(p_read23),
    .din13(p_read24),
    .din14(p_read25),
    .din15(p_read26),
    .din16(p_read27),
    .din17(p_read28),
    .din18(p_read29),
    .din19(p_read30),
    .din20(p_read31),
    .din21(p_read32),
    .din22(p_read33),
    .din23(p_read34),
    .din24(p_read35),
    .din25(p_read36),
    .din26(p_read37),
    .din27(p_read38),
    .din28(p_read39),
    .din29(p_read40),
    .din30(p_read41),
    .din31(p_read42),
    .din32(p_read43),
    .din33(p_read44),
    .din34(p_read45),
    .din35(p_read46),
    .din36(p_read47),
    .din37(p_read48),
    .din38(p_read49),
    .din39(p_read50),
    .din40(p_read51),
    .din41(p_read52),
    .din42(p_read53),
    .din43(p_read54),
    .din44(p_read55),
    .din45(p_read56),
    .din46(p_read57),
    .din47(p_read58),
    .din48(p_read59),
    .din49(p_read60),
    .din50(p_read61),
    .din51(p_read62),
    .din52(p_read63),
    .din53(p_read64),
    .din54(p_read65),
    .din55(p_read66),
    .din56(p_read67),
    .din57(p_read68),
    .din58(p_read69),
    .din59(p_read70),
    .din60(p_read71),
    .din61(p_read72),
    .din62(p_read73),
    .din63(p_read74),
    .din64(tmp_18_fu_4045_p2),
    .dout(tmp_89_fu_4051_p66)
);

batch_align2D_region_mux_646_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_mux_646_32_1_1_U29(
    .din0(p_read75),
    .din1(p_read76),
    .din2(p_read77),
    .din3(p_read78),
    .din4(p_read79),
    .din5(p_read80),
    .din6(p_read81),
    .din7(p_read82),
    .din8(p_read83),
    .din9(p_read84),
    .din10(p_read85),
    .din11(p_read86),
    .din12(p_read87),
    .din13(p_read88),
    .din14(p_read89),
    .din15(p_read90),
    .din16(p_read91),
    .din17(p_read92),
    .din18(p_read93),
    .din19(p_read94),
    .din20(p_read95),
    .din21(p_read96),
    .din22(p_read97),
    .din23(p_read98),
    .din24(p_read99),
    .din25(p_read100),
    .din26(p_read101),
    .din27(p_read102),
    .din28(p_read103),
    .din29(p_read104),
    .din30(p_read105),
    .din31(p_read106),
    .din32(p_read107),
    .din33(p_read108),
    .din34(p_read109),
    .din35(p_read110),
    .din36(p_read111),
    .din37(p_read112),
    .din38(p_read113),
    .din39(p_read114),
    .din40(p_read115),
    .din41(p_read116),
    .din42(p_read117),
    .din43(p_read118),
    .din44(p_read119),
    .din45(p_read120),
    .din46(p_read121),
    .din47(p_read122),
    .din48(p_read123),
    .din49(p_read124),
    .din50(p_read125),
    .din51(p_read126),
    .din52(p_read127),
    .din53(p_read128),
    .din54(p_read129),
    .din55(p_read130),
    .din56(p_read131),
    .din57(p_read132),
    .din58(p_read133),
    .din59(p_read134),
    .din60(p_read135),
    .din61(p_read136),
    .din62(p_read137),
    .din63(p_read138),
    .din64(tmp_18_fu_4045_p2),
    .dout(tmp_91_fu_4121_p66)
);

batch_align2D_region_mux_646_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_mux_646_32_1_1_U30(
    .din0(p_read11),
    .din1(p_read12),
    .din2(p_read13),
    .din3(p_read14),
    .din4(p_read15),
    .din5(p_read16),
    .din6(p_read17),
    .din7(p_read18),
    .din8(p_read19),
    .din9(p_read20),
    .din10(p_read21),
    .din11(p_read22),
    .din12(p_read23),
    .din13(p_read24),
    .din14(p_read25),
    .din15(p_read26),
    .din16(p_read27),
    .din17(p_read28),
    .din18(p_read29),
    .din19(p_read30),
    .din20(p_read31),
    .din21(p_read32),
    .din22(p_read33),
    .din23(p_read34),
    .din24(p_read35),
    .din25(p_read36),
    .din26(p_read37),
    .din27(p_read38),
    .din28(p_read39),
    .din29(p_read40),
    .din30(p_read41),
    .din31(p_read42),
    .din32(p_read43),
    .din33(p_read44),
    .din34(p_read45),
    .din35(p_read46),
    .din36(p_read47),
    .din37(p_read48),
    .din38(p_read49),
    .din39(p_read50),
    .din40(p_read51),
    .din41(p_read52),
    .din42(p_read53),
    .din43(p_read54),
    .din44(p_read55),
    .din45(p_read56),
    .din46(p_read57),
    .din47(p_read58),
    .din48(p_read59),
    .din49(p_read60),
    .din50(p_read61),
    .din51(p_read62),
    .din52(p_read63),
    .din53(p_read64),
    .din54(p_read65),
    .din55(p_read66),
    .din56(p_read67),
    .din57(p_read68),
    .din58(p_read69),
    .din59(p_read70),
    .din60(p_read71),
    .din61(p_read72),
    .din62(p_read73),
    .din63(p_read74),
    .din64(tmp_61_fu_4191_p2),
    .dout(tmp_92_fu_4197_p66)
);

batch_align2D_region_mux_646_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_mux_646_32_1_1_U31(
    .din0(p_read75),
    .din1(p_read76),
    .din2(p_read77),
    .din3(p_read78),
    .din4(p_read79),
    .din5(p_read80),
    .din6(p_read81),
    .din7(p_read82),
    .din8(p_read83),
    .din9(p_read84),
    .din10(p_read85),
    .din11(p_read86),
    .din12(p_read87),
    .din13(p_read88),
    .din14(p_read89),
    .din15(p_read90),
    .din16(p_read91),
    .din17(p_read92),
    .din18(p_read93),
    .din19(p_read94),
    .din20(p_read95),
    .din21(p_read96),
    .din22(p_read97),
    .din23(p_read98),
    .din24(p_read99),
    .din25(p_read100),
    .din26(p_read101),
    .din27(p_read102),
    .din28(p_read103),
    .din29(p_read104),
    .din30(p_read105),
    .din31(p_read106),
    .din32(p_read107),
    .din33(p_read108),
    .din34(p_read109),
    .din35(p_read110),
    .din36(p_read111),
    .din37(p_read112),
    .din38(p_read113),
    .din39(p_read114),
    .din40(p_read115),
    .din41(p_read116),
    .din42(p_read117),
    .din43(p_read118),
    .din44(p_read119),
    .din45(p_read120),
    .din46(p_read121),
    .din47(p_read122),
    .din48(p_read123),
    .din49(p_read124),
    .din50(p_read125),
    .din51(p_read126),
    .din52(p_read127),
    .din53(p_read128),
    .din54(p_read129),
    .din55(p_read130),
    .din56(p_read131),
    .din57(p_read132),
    .din58(p_read133),
    .din59(p_read134),
    .din60(p_read135),
    .din61(p_read136),
    .din62(p_read137),
    .din63(p_read138),
    .din64(tmp_61_fu_4191_p2),
    .dout(tmp_93_fu_4267_p66)
);

batch_align2D_region_mux_646_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_mux_646_32_1_1_U32(
    .din0(p_read11),
    .din1(p_read12),
    .din2(p_read13),
    .din3(p_read14),
    .din4(p_read15),
    .din5(p_read16),
    .din6(p_read17),
    .din7(p_read18),
    .din8(p_read19),
    .din9(p_read20),
    .din10(p_read21),
    .din11(p_read22),
    .din12(p_read23),
    .din13(p_read24),
    .din14(p_read25),
    .din15(p_read26),
    .din16(p_read27),
    .din17(p_read28),
    .din18(p_read29),
    .din19(p_read30),
    .din20(p_read31),
    .din21(p_read32),
    .din22(p_read33),
    .din23(p_read34),
    .din24(p_read35),
    .din25(p_read36),
    .din26(p_read37),
    .din27(p_read38),
    .din28(p_read39),
    .din29(p_read40),
    .din30(p_read41),
    .din31(p_read42),
    .din32(p_read43),
    .din33(p_read44),
    .din34(p_read45),
    .din35(p_read46),
    .din36(p_read47),
    .din37(p_read48),
    .din38(p_read49),
    .din39(p_read50),
    .din40(p_read51),
    .din41(p_read52),
    .din42(p_read53),
    .din43(p_read54),
    .din44(p_read55),
    .din45(p_read56),
    .din46(p_read57),
    .din47(p_read58),
    .din48(p_read59),
    .din49(p_read60),
    .din50(p_read61),
    .din51(p_read62),
    .din52(p_read63),
    .din53(p_read64),
    .din54(p_read65),
    .din55(p_read66),
    .din56(p_read67),
    .din57(p_read68),
    .din58(p_read69),
    .din59(p_read70),
    .din60(p_read71),
    .din61(p_read72),
    .din62(p_read73),
    .din63(p_read74),
    .din64(tmp_64_fu_4337_p2),
    .dout(tmp_94_fu_4343_p66)
);

batch_align2D_region_mux_646_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_mux_646_32_1_1_U33(
    .din0(p_read75),
    .din1(p_read76),
    .din2(p_read77),
    .din3(p_read78),
    .din4(p_read79),
    .din5(p_read80),
    .din6(p_read81),
    .din7(p_read82),
    .din8(p_read83),
    .din9(p_read84),
    .din10(p_read85),
    .din11(p_read86),
    .din12(p_read87),
    .din13(p_read88),
    .din14(p_read89),
    .din15(p_read90),
    .din16(p_read91),
    .din17(p_read92),
    .din18(p_read93),
    .din19(p_read94),
    .din20(p_read95),
    .din21(p_read96),
    .din22(p_read97),
    .din23(p_read98),
    .din24(p_read99),
    .din25(p_read100),
    .din26(p_read101),
    .din27(p_read102),
    .din28(p_read103),
    .din29(p_read104),
    .din30(p_read105),
    .din31(p_read106),
    .din32(p_read107),
    .din33(p_read108),
    .din34(p_read109),
    .din35(p_read110),
    .din36(p_read111),
    .din37(p_read112),
    .din38(p_read113),
    .din39(p_read114),
    .din40(p_read115),
    .din41(p_read116),
    .din42(p_read117),
    .din43(p_read118),
    .din44(p_read119),
    .din45(p_read120),
    .din46(p_read121),
    .din47(p_read122),
    .din48(p_read123),
    .din49(p_read124),
    .din50(p_read125),
    .din51(p_read126),
    .din52(p_read127),
    .din53(p_read128),
    .din54(p_read129),
    .din55(p_read130),
    .din56(p_read131),
    .din57(p_read132),
    .din58(p_read133),
    .din59(p_read134),
    .din60(p_read135),
    .din61(p_read136),
    .din62(p_read137),
    .din63(p_read138),
    .din64(tmp_64_fu_4337_p2),
    .dout(tmp_95_fu_4413_p66)
);

batch_align2D_region_mux_646_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_mux_646_32_1_1_U34(
    .din0(p_read11),
    .din1(p_read12),
    .din2(p_read13),
    .din3(p_read14),
    .din4(p_read15),
    .din5(p_read16),
    .din6(p_read17),
    .din7(p_read18),
    .din8(p_read19),
    .din9(p_read20),
    .din10(p_read21),
    .din11(p_read22),
    .din12(p_read23),
    .din13(p_read24),
    .din14(p_read25),
    .din15(p_read26),
    .din16(p_read27),
    .din17(p_read28),
    .din18(p_read29),
    .din19(p_read30),
    .din20(p_read31),
    .din21(p_read32),
    .din22(p_read33),
    .din23(p_read34),
    .din24(p_read35),
    .din25(p_read36),
    .din26(p_read37),
    .din27(p_read38),
    .din28(p_read39),
    .din29(p_read40),
    .din30(p_read41),
    .din31(p_read42),
    .din32(p_read43),
    .din33(p_read44),
    .din34(p_read45),
    .din35(p_read46),
    .din36(p_read47),
    .din37(p_read48),
    .din38(p_read49),
    .din39(p_read50),
    .din40(p_read51),
    .din41(p_read52),
    .din42(p_read53),
    .din43(p_read54),
    .din44(p_read55),
    .din45(p_read56),
    .din46(p_read57),
    .din47(p_read58),
    .din48(p_read59),
    .din49(p_read60),
    .din50(p_read61),
    .din51(p_read62),
    .din52(p_read63),
    .din53(p_read64),
    .din54(p_read65),
    .din55(p_read66),
    .din56(p_read67),
    .din57(p_read68),
    .din58(p_read69),
    .din59(p_read70),
    .din60(p_read71),
    .din61(p_read72),
    .din62(p_read73),
    .din63(p_read74),
    .din64(tmp_67_fu_4483_p2),
    .dout(tmp_96_fu_4489_p66)
);

batch_align2D_region_mux_646_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_mux_646_32_1_1_U35(
    .din0(p_read75),
    .din1(p_read76),
    .din2(p_read77),
    .din3(p_read78),
    .din4(p_read79),
    .din5(p_read80),
    .din6(p_read81),
    .din7(p_read82),
    .din8(p_read83),
    .din9(p_read84),
    .din10(p_read85),
    .din11(p_read86),
    .din12(p_read87),
    .din13(p_read88),
    .din14(p_read89),
    .din15(p_read90),
    .din16(p_read91),
    .din17(p_read92),
    .din18(p_read93),
    .din19(p_read94),
    .din20(p_read95),
    .din21(p_read96),
    .din22(p_read97),
    .din23(p_read98),
    .din24(p_read99),
    .din25(p_read100),
    .din26(p_read101),
    .din27(p_read102),
    .din28(p_read103),
    .din29(p_read104),
    .din30(p_read105),
    .din31(p_read106),
    .din32(p_read107),
    .din33(p_read108),
    .din34(p_read109),
    .din35(p_read110),
    .din36(p_read111),
    .din37(p_read112),
    .din38(p_read113),
    .din39(p_read114),
    .din40(p_read115),
    .din41(p_read116),
    .din42(p_read117),
    .din43(p_read118),
    .din44(p_read119),
    .din45(p_read120),
    .din46(p_read121),
    .din47(p_read122),
    .din48(p_read123),
    .din49(p_read124),
    .din50(p_read125),
    .din51(p_read126),
    .din52(p_read127),
    .din53(p_read128),
    .din54(p_read129),
    .din55(p_read130),
    .din56(p_read131),
    .din57(p_read132),
    .din58(p_read133),
    .din59(p_read134),
    .din60(p_read135),
    .din61(p_read136),
    .din62(p_read137),
    .din63(p_read138),
    .din64(tmp_67_fu_4483_p2),
    .dout(tmp_97_fu_4559_p66)
);

batch_align2D_region_mux_94_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_mux_94_32_1_1_U36(
    .din0(p_read2),
    .din1(p_read3),
    .din2(p_read4),
    .din3(p_read5),
    .din4(p_read6),
    .din5(p_read7),
    .din6(p_read8),
    .din7(p_read9),
    .din8(p_read10),
    .din9(tmp_98_fu_5034_p10),
    .dout(tmp_98_fu_5034_p11)
);

batch_align2D_region_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_mux_32_32_1_1_U37(
    .din0(reg_2004),
    .din1(reg_2079),
    .din2(Jres_2_reg_1684),
    .din3(j_0_i_reg_1755),
    .dout(tmp_100_fu_5049_p5)
);

batch_align2D_region_mux_94_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_mux_94_32_1_1_U38(
    .din0(p_read2),
    .din1(p_read3),
    .din2(p_read4),
    .din3(p_read5),
    .din4(p_read6),
    .din5(p_read7),
    .din6(p_read8),
    .din7(p_read9),
    .din8(p_read10),
    .din9(tmp_101_fu_5088_p10),
    .dout(tmp_101_fu_5088_p11)
);

batch_align2D_region_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_mux_32_32_1_1_U39(
    .din0(reg_2004),
    .din1(reg_2079),
    .din2(Jres_2_reg_1684),
    .din3(j_0_i_1_reg_1779),
    .dout(tmp_102_fu_5103_p5)
);

batch_align2D_region_mux_94_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_mux_94_32_1_1_U40(
    .din0(p_read2),
    .din1(p_read3),
    .din2(p_read4),
    .din3(p_read5),
    .din4(p_read6),
    .din5(p_read7),
    .din6(p_read8),
    .din7(p_read9),
    .din8(p_read10),
    .din9(tmp_103_fu_5138_p10),
    .dout(tmp_103_fu_5138_p11)
);

batch_align2D_region_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_mux_32_32_1_1_U41(
    .din0(reg_2004),
    .din1(reg_2079),
    .din2(Jres_2_reg_1684),
    .din3(j_0_i_2_reg_1803),
    .dout(tmp_104_fu_5153_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state57) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state56)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage31) & (1'b0 == ap_block_pp0_stage31_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage31) & (1'b0 == ap_block_pp0_stage31_subdone)) | ((1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_subdone)))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((1'b1 == ap_CS_fsm_state56)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state202)) begin
            ap_return_0_preg <= grp_fu_1854_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state202)) begin
            ap_return_1_preg <= grp_fu_1858_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (exitcond2_reg_7013_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        Jres_2_reg_1684 <= grp_fu_1865_p2;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        Jres_2_reg_1684 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state195) & (tmp_82_fu_1950_p2 == 1'd1))) begin
        dx_1_reg_1814 <= reg_2157;
    end else if ((((tmp_35_demorgan_fu_3312_p2 == 1'd0) & (or_cond2_fu_3301_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25) & (tmp_37_demorgan_fu_3322_p2 == 1'd1)) | ((or_cond2_fu_3301_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25) & (tmp_35_demorgan_fu_3312_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state25) & (or_cond2_fu_3301_p2 == 1'd1)))) begin
        dx_1_reg_1814 <= dx_reg_1649;
    end else if (((tmp_13_fu_2569_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        dx_1_reg_1814 <= ap_phi_mux_dx_phi_fu_1653_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_82_fu_1950_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state195))) begin
        dx_reg_1649 <= reg_2157;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        dx_reg_1649 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state195) & (tmp_82_fu_1950_p2 == 1'd1))) begin
        dy_1_reg_1834 <= reg_2206;
    end else if ((((tmp_35_demorgan_fu_3312_p2 == 1'd0) & (or_cond2_fu_3301_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25) & (tmp_37_demorgan_fu_3322_p2 == 1'd1)) | ((or_cond2_fu_3301_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25) & (tmp_35_demorgan_fu_3312_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state25) & (or_cond2_fu_3301_p2 == 1'd1)))) begin
        dy_1_reg_1834 <= dy_reg_1661;
    end else if (((tmp_13_fu_2569_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        dy_1_reg_1834 <= ap_phi_mux_dy_phi_fu_1665_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_82_fu_1950_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state195))) begin
        dy_reg_1661 <= reg_2206;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        dy_reg_1661 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_82_fu_1950_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state195))) begin
        iter_reg_1673 <= iter_1_reg_6811;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        iter_reg_1673 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state171)) begin
        j_0_i_1_reg_1779 <= j_1_reg_7596;
    end else if (((1'b1 == ap_CS_fsm_state148) & (exitcond_i_fu_5018_p2 == 1'd1))) begin
        j_0_i_1_reg_1779 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state183)) begin
        j_0_i_2_reg_1803 <= j_2_reg_7619;
    end else if (((1'b1 == ap_CS_fsm_state160) & (exitcond_i_1_fu_5062_p2 == 1'd1))) begin
        j_0_i_2_reg_1803 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state159)) begin
        j_0_i_reg_1755 <= j_reg_7573;
    end else if ((1'b1 == ap_CS_fsm_state147)) begin
        j_0_i_reg_1755 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_82_fu_1950_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state195))) begin
        mean_diff_reg_1617 <= mean_diff_1_reg_7639;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        mean_diff_reg_1617 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        pos_reg_1720 <= pos_1_reg_7489;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        pos_reg_1720 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_7013 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            reg_2014 <= pyr_region_data_q0;
        end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            reg_2014 <= pyr_region_data_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_2019 <= pyr_region_data_q0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        reg_2019 <= pyr_region_data_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_7013 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            reg_2024 <= pyr_region_data_q0;
        end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            reg_2024 <= pyr_region_data_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_7013 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            reg_2029 <= pyr_region_data_q0;
        end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            reg_2029 <= pyr_region_data_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_7013 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            reg_2034 <= pyr_region_data_q0;
        end else if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            reg_2034 <= pyr_region_data_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state159)) begin
        res_assign_load_reg_1743 <= grp_fu_1854_p2;
    end else if ((1'b1 == ap_CS_fsm_state147)) begin
        res_assign_load_reg_1743 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage22_11001) & (exitcond2_reg_7013_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        tmp_38_reg_1696 <= grp_fu_1865_p2;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        tmp_38_reg_1696 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage21_11001) & (exitcond2_reg_7013_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        tmp_39_reg_1708 <= grp_fu_1865_p2;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        tmp_39_reg_1708 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state183)) begin
        update_load_1_reg_1791 <= grp_fu_1854_p2;
    end else if (((1'b1 == ap_CS_fsm_state160) & (exitcond_i_1_fu_5062_p2 == 1'd1))) begin
        update_load_1_reg_1791 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state171)) begin
        update_load_reg_1767 <= grp_fu_1854_p2;
    end else if (((1'b1 == ap_CS_fsm_state148) & (exitcond_i_fu_5018_p2 == 1'd1))) begin
        update_load_reg_1767 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_82_fu_1950_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state195))) begin
        x_assign_1_reg_1639 <= reg_1988;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        x_assign_1_reg_1639 <= reg_1973;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_82_fu_1950_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state195))) begin
        x_assign_reg_1629 <= reg_1979;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        x_assign_reg_1629 <= reg_1967;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        y_reg_1732 <= y_1_reg_7017;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        y_reg_1732 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond2_reg_7013 <= exitcond2_fu_3354_p2;
        exitcond2_reg_7013_pp0_iter1_reg <= exitcond2_reg_7013;
        exitcond2_reg_7013_pp0_iter2_reg <= exitcond2_reg_7013_pp0_iter1_reg;
        tmp_62_reg_7062_pp0_iter1_reg <= tmp_62_reg_7062;
        tmp_66_reg_7067_pp0_iter1_reg <= tmp_66_reg_7067;
        tmp_73_reg_7077_pp0_iter1_reg <= tmp_73_reg_7077;
        tmp_75_reg_7082_pp0_iter1_reg <= tmp_75_reg_7082;
        tmp_76_reg_7087_pp0_iter1_reg <= tmp_76_reg_7087;
        tmp_84_reg_7092_pp0_iter1_reg <= tmp_84_reg_7092;
        tmp_85_reg_7109_pp0_iter1_reg <= tmp_85_reg_7109;
        tmp_88_reg_7114_pp0_iter1_reg <= tmp_88_reg_7114;
        tmp_89_reg_7119_pp0_iter1_reg <= tmp_89_reg_7119;
        tmp_91_reg_7124_pp0_iter1_reg <= tmp_91_reg_7124;
        tmp_92_reg_7129_pp0_iter1_reg <= tmp_92_reg_7129;
        tmp_93_reg_7134_pp0_iter1_reg <= tmp_93_reg_7134;
        tmp_94_reg_7139_pp0_iter1_reg <= tmp_94_reg_7139;
        tmp_95_reg_7144_pp0_iter1_reg <= tmp_95_reg_7144;
        tmp_96_reg_7149_pp0_iter1_reg <= tmp_96_reg_7149;
        tmp_97_reg_7154_pp0_iter1_reg <= tmp_97_reg_7154;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_fu_3354_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        it_0_sum_3_reg_7097 <= it_0_sum_3_fu_3889_p2;
        p_sum2_reg_7032 <= p_sum2_fu_3421_p2;
        tmp_43_reg_7022[6 : 1] <= tmp_43_fu_3415_p2[6 : 1];
        tmp_62_reg_7062 <= tmp_62_fu_3446_p66;
        tmp_66_reg_7067 <= tmp_66_fu_3516_p66;
        tmp_73_reg_7077 <= tmp_73_fu_3603_p66;
        tmp_75_reg_7082 <= tmp_75_fu_3673_p66;
        tmp_76_reg_7087 <= tmp_76_fu_3749_p66;
        tmp_84_reg_7092 <= tmp_84_fu_3819_p66;
        tmp_85_reg_7109 <= tmp_85_fu_3905_p66;
        tmp_88_reg_7114 <= tmp_88_fu_3975_p66;
        tmp_89_reg_7119 <= tmp_89_fu_4051_p66;
        tmp_91_reg_7124 <= tmp_91_fu_4121_p66;
        tmp_92_reg_7129 <= tmp_92_fu_4197_p66;
        tmp_93_reg_7134 <= tmp_93_fu_4267_p66;
        tmp_94_reg_7139 <= tmp_94_fu_4343_p66;
        tmp_95_reg_7144 <= tmp_95_fu_4413_p66;
        tmp_96_reg_7149 <= tmp_96_fu_4489_p66;
        tmp_97_reg_7154 <= tmp_97_fu_4559_p66;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        iter_1_reg_6811 <= iter_1_fu_2575_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        j_1_reg_7596 <= j_1_fu_5068_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state172)) begin
        j_2_reg_7619 <= j_2_fu_5122_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state148)) begin
        j_reg_7573 <= j_fu_5024_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state194)) begin
        mean_diff_1_reg_7639 <= grp_fu_1883_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        notlhs_i1_reg_6900 <= notlhs_i1_fu_2990_p2;
        notlhs_i_reg_6884 <= notlhs_i_fu_2804_p2;
        tmp_V_14_reg_6905 <= {{p_Val2_34_fu_3021_p3[30:23]}};
        tmp_V_15_reg_6911 <= tmp_V_15_fu_3039_p1;
        tmp_V_8_reg_6889 <= {{p_Val2_20_fu_2835_p3[30:23]}};
        tmp_V_9_reg_6895 <= tmp_V_9_fu_2853_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) & (tmp_13_fu_2569_p2 == 1'd1))) begin
        p_Result_12_reg_6816 <= p_Val2_38_fu_2581_p1[32'd31];
        p_Result_17_reg_6850 <= p_Val2_39_fu_2626_p1[32'd31];
        tmp_117_reg_6879 <= tmp_117_fu_2667_p1;
        tmp_99_reg_6845 <= tmp_99_fu_2622_p1;
        tmp_V_10_reg_6859 <= {{p_Val2_39_fu_2626_p1[30:23]}};
        tmp_V_11_reg_6868 <= tmp_V_11_fu_2648_p1;
        tmp_V_4_reg_6825 <= {{p_Val2_38_fu_2581_p1[30:23]}};
        tmp_V_5_reg_6834 <= tmp_V_5_fu_2603_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_Val2_41_reg_5189 <= p_Val2_41_fu_2407_p3;
        p_Val2_43_reg_5194 <= p_Val2_43_fu_2551_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage31_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pos_1_reg_7489 <= pos_1_fu_5012_p2;
        tmp_106_4_reg_7494 <= grp_fu_1907_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_7013 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        pyr_region_data_load_11_reg_7304 <= pyr_region_data_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pyr_region_data_load_13_reg_7324 <= pyr_region_data_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pyr_region_data_load_15_reg_7344 <= pyr_region_data_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pyr_region_data_load_17_reg_7364 <= pyr_region_data_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pyr_region_data_load_19_reg_7384 <= pyr_region_data_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ref_patch_with_borde_27_reg_7174 <= ref_patch_with_border_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ref_patch_with_borde_29_reg_7204 <= ref_patch_with_border_q0;
        ref_patch_with_borde_31_reg_7209 <= ref_patch_with_border_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ref_patch_with_borde_33_reg_7239 <= ref_patch_with_border_q0;
        ref_patch_with_borde_35_reg_7244 <= ref_patch_with_border_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ref_patch_with_borde_37_reg_7274 <= ref_patch_with_border_q0;
        ref_patch_with_borde_39_reg_7279 <= ref_patch_with_border_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state7) | ((exitcond2_reg_7013 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_1955 <= grp_fu_1907_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state7))) begin
        reg_1961 <= grp_fu_1910_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state14))) begin
        reg_1967 <= grp_fu_1854_p2;
        reg_1973 <= grp_fu_1858_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state189) | (1'b1 == ap_CS_fsm_state38) | ((1'b0 == ap_block_pp0_stage3_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage28_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_1979 <= grp_fu_1854_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state189) | (1'b1 == ap_CS_fsm_state38) | ((1'b0 == ap_block_pp0_stage12_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage28_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_1988 <= grp_fu_1858_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state39))) begin
        reg_1997 <= grp_fu_1922_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state186) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state42))) begin
        reg_2004 <= grp_fu_1891_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_2010 <= pyr_region_data_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage27_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage23_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_2039 <= grp_fu_1907_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage24_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_2046 <= grp_fu_1907_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage29_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage25_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage21_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_2053 <= grp_fu_1907_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage30_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage26_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage22_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage14_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_2059 <= grp_fu_1907_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state176) | (1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state152) | ((1'b0 == ap_block_pp0_stage26_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_2066 <= grp_fu_1891_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage20_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage27_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_2073 <= grp_fu_1891_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state186) | (1'b1 == ap_CS_fsm_state147) | ((1'b0 == ap_block_pp0_stage25_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_2079 <= grp_fu_1895_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage29_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage21_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_2085 <= grp_fu_1891_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage30_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage22_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage14_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_2092 <= grp_fu_1891_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage27_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_2098 <= grp_fu_1895_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage23_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_2103 <= grp_fu_1891_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage29_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_2109 <= grp_fu_1895_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage24_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_2115 <= grp_fu_1891_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage30_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_2121 <= grp_fu_1895_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (exitcond2_reg_7013_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage25_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_2126 <= grp_fu_1891_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage26_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_2133 <= grp_fu_1895_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage28_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage18_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_2139 <= grp_fu_1891_p2;
        reg_2145 <= grp_fu_1895_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage31_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_2151 <= grp_fu_1895_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state193) | ((1'b0 == ap_block_pp0_stage13_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage30_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage21_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_2157 <= grp_fu_1854_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage22_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_2165 <= grp_fu_1854_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage23_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_2172 <= grp_fu_1854_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage24_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_2177 <= grp_fu_1854_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage25_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_2182 <= grp_fu_1854_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage26_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_2187 <= grp_fu_1854_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage27_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_2193 <= grp_fu_1854_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage28_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_2200 <= grp_fu_1907_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state194) | ((1'b0 == ap_block_pp0_stage16_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage30_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_2206 <= grp_fu_1858_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        reg_2214 <= grp_fu_1858_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage22_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        reg_2223 <= grp_fu_1858_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage29_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        reg_2229 <= grp_fu_1854_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage20_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        reg_2241 <= grp_fu_1895_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (exitcond2_reg_7013_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage21_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        reg_2246 <= grp_fu_1895_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (exitcond2_reg_7013_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage22_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        reg_2251 <= grp_fu_1895_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage23_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (exitcond2_reg_7013_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_2256 <= grp_fu_1895_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        res_2_reg_7509 <= grp_fu_1854_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        res_3_reg_7515 <= grp_fu_1854_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage23_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        res_5_reg_7527 <= grp_fu_1858_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage27_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        res_6_reg_7538 <= grp_fu_1858_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        tmp182_cast_reg_7008 <= tmp182_cast_fu_3350_p1;
        tmp_41_cast1_reg_7003[7 : 0] <= tmp_41_cast1_fu_3338_p1[7 : 0];
        wBL_reg_6997 <= wBL_fu_1919_p1;
        wTL_reg_6986 <= wTL_fu_1913_p1;
        wTR_reg_6992 <= wTR_fu_1916_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_1_fu_5062_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state160))) begin
        tmp_101_reg_7601 <= tmp_101_fu_5088_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_2_fu_5116_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state172))) begin
        tmp_103_reg_7624 <= tmp_103_fu_5138_p11;
        tmp_104_reg_7629 <= tmp_104_fu_5153_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_106_6_reg_7499 <= grp_fu_1907_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_106_7_reg_7504 <= grp_fu_1907_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_107_6_reg_7522 <= grp_fu_1854_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage24_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_109_2_reg_7533 <= grp_fu_1895_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage31_11001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_109_4_reg_7545 <= grp_fu_1891_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (exitcond2_reg_7013_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_109_7_reg_7550 <= grp_fu_1891_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        tmp_126_reg_6948 <= tmp_126_fu_3335_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        tmp_32_reg_6959 <= grp_fu_1928_p2;
        tmp_34_reg_6965 <= grp_fu_1933_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        tmp_33_reg_6953 <= tmp_33_fu_1925_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        tmp_35_reg_6971 <= grp_fu_1938_p2;
        tmp_36_reg_6976 <= grp_fu_1942_p2;
        tmp_37_reg_6981 <= grp_fu_1946_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_fu_5018_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state148))) begin
        tmp_98_reg_7578 <= tmp_98_fu_5034_p11;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        val_V_1_reg_6923 <= val_V_1_fu_3237_p3;
        val_V_reg_6916 <= val_V_fu_3136_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        y_1_reg_7017 <= y_1_fu_3360_p2;
    end
end

always @ (*) begin
    if ((exitcond2_fu_3354_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state57 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state57 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state202) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond2_reg_7013_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        ap_phi_mux_Jres_2_phi_fu_1688_p4 = grp_fu_1865_p2;
    end else begin
        ap_phi_mux_Jres_2_phi_fu_1688_p4 = Jres_2_reg_1684;
    end
end

always @ (*) begin
    if (((exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_pos_phi_fu_1724_p4 = pos_1_reg_7489;
    end else begin
        ap_phi_mux_pos_phi_fu_1724_p4 = pos_reg_1720;
    end
end

always @ (*) begin
    if (((exitcond2_reg_7013_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22))) begin
        ap_phi_mux_tmp_38_phi_fu_1700_p4 = grp_fu_1865_p2;
    end else begin
        ap_phi_mux_tmp_38_phi_fu_1700_p4 = tmp_38_reg_1696;
    end
end

always @ (*) begin
    if (((exitcond2_reg_7013_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21))) begin
        ap_phi_mux_tmp_39_phi_fu_1712_p4 = grp_fu_1865_p2;
    end else begin
        ap_phi_mux_tmp_39_phi_fu_1712_p4 = tmp_39_reg_1708;
    end
end

always @ (*) begin
    if (((exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_y_phi_fu_1736_p4 = y_1_reg_7017;
    end else begin
        ap_phi_mux_y_phi_fu_1736_p4 = y_reg_1732;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state202)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state202)) begin
        ap_return_0 = grp_fu_1854_p2;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state202)) begin
        ap_return_1 = grp_fu_1858_p2;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state8) | ((1'b0 == ap_block_pp0_stage14_00001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_00001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_00001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage31_00001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage29_00001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_1854_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state188) | (1'b1 == ap_CS_fsm_state187) | (1'b1 == ap_CS_fsm_state177) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state153) | (1'b1 == ap_CS_fsm_state15) | ((1'b0 == ap_block_pp0_stage23_00001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_00001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_00001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_00001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_00001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_00001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_00001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_00001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage30_00001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage26_00001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage22_00001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18_00001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage21_00001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17_00001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13_00001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage24_00001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20_00001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16_00001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15_00001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage28_00001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19_00001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_00001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_CS_fsm_state172) & (exitcond_i_2_fu_5116_p2 == 1'd1)))) begin
        grp_fu_1854_opcode = 2'd0;
    end else begin
        grp_fu_1854_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state196)) begin
        grp_fu_1854_p0 = dx_1_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state187)) begin
        grp_fu_1854_p0 = reg_2004;
    end else if (((1'b1 == ap_CS_fsm_state188) | (1'b1 == ap_CS_fsm_state172))) begin
        grp_fu_1854_p0 = res_assign_load_reg_1743;
    end else if (((1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1854_p0 = reg_2223;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1854_p0 = reg_2187;
    end else if ((((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        grp_fu_1854_p0 = reg_2165;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage29) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_1854_p0 = reg_1979;
    end else if (((1'b0 == ap_block_pp0_stage28) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1854_p0 = reg_2193;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage26) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_1854_p0 = reg_2182;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_1854_p0 = reg_2172;
    end else if ((((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage31) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_1854_p0 = reg_2157;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage21))) begin
        grp_fu_1854_p0 = reg_2145;
    end else if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1854_p0 = reg_2133;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_1854_p0 = reg_2121;
    end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1854_p0 = reg_2109;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_1854_p0 = reg_2098;
    end else if ((((1'b0 == ap_block_pp0_stage30) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_1854_p0 = reg_2079;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1854_p0 = reg_2085;
    end else if (((1'b1 == ap_CS_fsm_state177) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state153) | ((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_1854_p0 = reg_2066;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_fu_1854_p0 = x_assign_reg_1629;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_1854_p0 = reg_1955;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_1854_p0 = cur_px_estimate_0_read;
    end else begin
        grp_fu_1854_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state196)) begin
        grp_fu_1854_p1 = cur_px_estimate_0_read;
    end else if ((1'b1 == ap_CS_fsm_state188)) begin
        grp_fu_1854_p1 = dx_reg_1649;
    end else if ((1'b1 == ap_CS_fsm_state187)) begin
        grp_fu_1854_p1 = reg_2079;
    end else if ((1'b1 == ap_CS_fsm_state177)) begin
        grp_fu_1854_p1 = update_load_1_reg_1791;
    end else if ((1'b1 == ap_CS_fsm_state172)) begin
        grp_fu_1854_p1 = x_assign_reg_1629;
    end else if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_fu_1854_p1 = update_load_reg_1767;
    end else if ((1'b1 == ap_CS_fsm_state153)) begin
        grp_fu_1854_p1 = res_assign_load_reg_1743;
    end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1854_p1 = tmp_106_6_reg_7499;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1854_p1 = reg_2206;
    end else if ((((1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_1854_p1 = mean_diff_reg_1617;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1854_p1 = reg_2059;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1854_p1 = reg_2039;
    end else if (((1'b0 == ap_block_pp0_stage31) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1854_p1 = reg_2046;
    end else if (((1'b0 == ap_block_pp0_stage30) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1854_p1 = reg_2085;
    end else if (((1'b0 == ap_block_pp0_stage28) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1854_p1 = reg_2187;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage26) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_1854_p1 = reg_2177;
    end else if (((1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1854_p1 = reg_2165;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage22))) begin
        grp_fu_1854_p1 = reg_1979;
    end else if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1854_p1 = reg_2066;
    end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1854_p1 = reg_2139;
    end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1854_p1 = reg_2126;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_1854_p1 = reg_2115;
    end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1854_p1 = reg_2103;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_1854_p1 = reg_2092;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_1854_p1 = reg_2073;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_1854_p1 = reg_1967;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state8) | ((1'b0 == ap_block_pp0_stage29) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_1854_p1 = reg_1955;
    end else begin
        grp_fu_1854_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state8) | ((1'b0 == ap_block_pp0_stage16_00001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_00001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_00001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_1858_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state188) | (1'b1 == ap_CS_fsm_state15) | ((1'b0 == ap_block_pp0_stage21_00001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17_00001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13_00001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_00001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_00001) & (exitcond2_reg_7013_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage31_00001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage26_00001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage22_00001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage24_00001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage28_00001) & (exitcond2_reg_7013 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_state172) & (exitcond_i_2_fu_5116_p2 == 1'd1)))) begin
        grp_fu_1858_opcode = 2'd0;
    end else begin
        grp_fu_1858_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state196)) begin
        grp_fu_1858_p0 = dy_1_reg_1834;
    end else if (((1'b1 == ap_CS_fsm_state188) | (1'b1 == ap_CS_fsm_state172))) begin
        grp_fu_1858_p0 = update_load_reg_1767;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage21))) begin
        grp_fu_1858_p0 = tmp_107_6_reg_7522;
    end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1858_p0 = reg_2165;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1858_p0 = reg_2214;
    end else if ((((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_1858_p0 = reg_1988;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1858_p0 = reg_2223;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1858_p0 = reg_2109;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage31) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_1858_p0 = reg_2206;
    end else if (((1'b0 == ap_block_pp0_stage28) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1858_p0 = reg_2066;
    end else if (((1'b0 == ap_block_pp0_stage26) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1858_p0 = reg_2115;
    end else if (((1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1858_p0 = reg_2092;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage22))) begin
        grp_fu_1858_p0 = reg_2151;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_fu_1858_p0 = x_assign_1_reg_1639;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_1858_p0 = reg_1961;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_1858_p0 = cur_px_estimate_1_read;
    end else begin
        grp_fu_1858_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state196)) begin
        grp_fu_1858_p1 = cur_px_estimate_1_read;
    end else if ((1'b1 == ap_CS_fsm_state188)) begin
        grp_fu_1858_p1 = dy_reg_1661;
    end else if ((1'b1 == ap_CS_fsm_state172)) begin
        grp_fu_1858_p1 = x_assign_1_reg_1639;
    end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1858_p1 = tmp_106_7_reg_7504;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        grp_fu_1858_p1 = mean_diff_reg_1617;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1858_p1 = reg_2200;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1858_p1 = tmp_106_4_reg_7494;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1858_p1 = reg_2214;
    end else if (((1'b0 == ap_block_pp0_stage31) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1858_p1 = reg_1988;
    end else if (((1'b0 == ap_block_pp0_stage28) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1858_p1 = reg_2073;
    end else if (((1'b0 == ap_block_pp0_stage26) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1858_p1 = reg_2126;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_1858_p1 = reg_2103;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage22))) begin
        grp_fu_1858_p1 = reg_2085;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_1858_p1 = reg_1973;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state8))) begin
        grp_fu_1858_p1 = reg_1961;
    end else begin
        grp_fu_1858_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage22))) begin
        grp_fu_1865_p0 = ap_phi_mux_tmp_38_phi_fu_1700_p4;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage21))) begin
        grp_fu_1865_p0 = ap_phi_mux_tmp_39_phi_fu_1712_p4;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage31) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage30) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage26) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage29) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage25) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage27) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_1865_p0 = grp_fu_1865_p2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1865_p0 = ap_phi_mux_Jres_2_phi_fu_1688_p4;
    end else begin
        grp_fu_1865_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_1865_p1 = tmp_109_7_reg_7550;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1865_p1 = reg_2126;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1865_p1 = reg_2151;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1865_p1 = tmp_109_4_reg_7545;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1865_p1 = res_6_reg_7538;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1865_p1 = reg_2145;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1865_p1 = reg_2139;
    end else if (((1'b0 == ap_block_pp0_stage31) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1865_p1 = res_5_reg_7527;
    end else if (((1'b0 == ap_block_pp0_stage30) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1865_p1 = reg_2133;
    end else if (((1'b0 == ap_block_pp0_stage29) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1865_p1 = tmp_109_2_reg_7533;
    end else if (((1'b0 == ap_block_pp0_stage27) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1865_p1 = reg_2214;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage26) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        grp_fu_1865_p1 = reg_2256;
    end else if ((((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage25) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        grp_fu_1865_p1 = reg_2251;
    end else if (((1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1865_p1 = res_3_reg_7515;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage22)))) begin
        grp_fu_1865_p1 = reg_2246;
    end else if ((((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage21)))) begin
        grp_fu_1865_p1 = reg_2241;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_1865_p1 = res_2_reg_7509;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        grp_fu_1865_p1 = reg_2229;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1865_p1 = reg_2193;
    end else begin
        grp_fu_1865_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state173)) begin
        grp_fu_1891_p0 = tmp_103_reg_7624;
    end else if ((1'b1 == ap_CS_fsm_state172)) begin
        grp_fu_1891_p0 = res_assign_load_reg_1743;
    end else if ((1'b1 == ap_CS_fsm_state161)) begin
        grp_fu_1891_p0 = tmp_101_reg_7601;
    end else if ((1'b1 == ap_CS_fsm_state149)) begin
        grp_fu_1891_p0 = tmp_98_reg_7578;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_fu_1891_p0 = tmp_39_reg_1708;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1891_p0 = reg_2229;
    end else if (((1'b0 == ap_block_pp0_stage31) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1891_p0 = res_6_reg_7538;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_fu_1891_p0 = reg_2214;
    end else if (((1'b0 == ap_block_pp0_stage25) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1891_p0 = res_3_reg_7515;
    end else if ((((1'b0 == ap_block_pp0_stage30) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage27) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)))) begin
        grp_fu_1891_p0 = reg_2004;
    end else if ((((1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_1891_p0 = wBL_reg_6997;
    end else if ((((1'b0 == ap_block_pp0_stage26) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage29) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_1891_p0 = wTR_reg_6992;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_1891_p0 = wTL_reg_6986;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_fu_1891_p0 = reg_1979;
    end else begin
        grp_fu_1891_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state173)) begin
        grp_fu_1891_p1 = tmp_104_reg_7629;
    end else if ((1'b1 == ap_CS_fsm_state172)) begin
        grp_fu_1891_p1 = res_assign_load_reg_1743;
    end else if ((1'b1 == ap_CS_fsm_state161)) begin
        grp_fu_1891_p1 = tmp_102_fu_5103_p5;
    end else if ((1'b1 == ap_CS_fsm_state149)) begin
        grp_fu_1891_p1 = tmp_100_fu_5049_p5;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_fu_1891_p1 = 32'd1056964608;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1891_p1 = tmp_96_reg_7149_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage31) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1891_p1 = tmp_94_reg_7139_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_fu_1891_p1 = tmp_89_reg_7119_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage25) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1891_p1 = tmp_85_reg_7109_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage29) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1891_p1 = reg_2200;
    end else if ((((1'b0 == ap_block_pp0_stage27) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_1891_p1 = reg_2059;
    end else if ((((1'b0 == ap_block_pp0_stage30) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage26) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_1891_p1 = reg_2053;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_1891_p1 = reg_2046;
    end else if ((((1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_1891_p1 = reg_2039;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_fu_1891_p1 = reg_1988;
    end else begin
        grp_fu_1891_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state172)) begin
        grp_fu_1895_p0 = update_load_reg_1767;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_fu_1895_p0 = tmp_38_reg_1696;
    end else if (((1'b0 == ap_block_pp0_stage31) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1895_p0 = res_6_reg_7538;
    end else if ((((1'b0 == ap_block_pp0_stage30) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage29) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        grp_fu_1895_p0 = res_5_reg_7527;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_fu_1895_p0 = reg_2214;
    end else if (((1'b0 == ap_block_pp0_stage25) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1895_p0 = res_3_reg_7515;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        grp_fu_1895_p0 = res_2_reg_7509;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)))) begin
        grp_fu_1895_p0 = reg_2229;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        grp_fu_1895_p0 = reg_2193;
    end else if ((((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage27) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)))) begin
        grp_fu_1895_p0 = wBL_reg_6997;
    end else if ((((1'b0 == ap_block_pp0_stage26) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_1895_p0 = wTL_reg_6986;
    end else begin
        grp_fu_1895_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state172)) begin
        grp_fu_1895_p1 = update_load_reg_1767;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_fu_1895_p1 = 32'd1056964608;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1895_p1 = tmp_97_reg_7154_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage31) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1895_p1 = tmp_95_reg_7144_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage30) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1895_p1 = tmp_93_reg_7134_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage29) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1895_p1 = tmp_92_reg_7129_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_fu_1895_p1 = tmp_91_reg_7124_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage25) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1895_p1 = tmp_88_reg_7114_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1895_p1 = tmp_84_reg_7092_pp0_iter1_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage21))) begin
        grp_fu_1895_p1 = tmp_76_reg_7087_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1895_p1 = tmp_75_reg_7082_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_1895_p1 = tmp_73_reg_7077_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1895_p1 = tmp_66_reg_7067_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1895_p1 = tmp_62_reg_7062_pp0_iter1_reg;
    end else if ((((1'b0 == ap_block_pp0_stage26) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_1895_p1 = reg_2053;
    end else if ((((1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_1895_p1 = reg_2039;
    end else if ((((1'b0 == ap_block_pp0_stage27) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)))) begin
        grp_fu_1895_p1 = reg_2059;
    end else if ((((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_1895_p1 = reg_2046;
    end else begin
        grp_fu_1895_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage29) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1907_p0 = tmp_105_7_fu_5008_p1;
    end else if (((1'b0 == ap_block_pp0_stage28) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1907_p0 = tmp_105_6_fu_5004_p1;
    end else if (((1'b0 == ap_block_pp0_stage27) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1907_p0 = tmp_105_5_fu_5000_p1;
    end else if (((1'b0 == ap_block_pp0_stage26) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1907_p0 = tmp_105_4_fu_4996_p1;
    end else if (((1'b0 == ap_block_pp0_stage25) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1907_p0 = tmp_105_3_fu_4992_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1907_p0 = tmp_99_7_fu_4987_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1907_p0 = tmp_91_7_fu_4983_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage22))) begin
        grp_fu_1907_p0 = tmp_105_2_fu_4979_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage21))) begin
        grp_fu_1907_p0 = tmp_99_6_fu_4974_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1907_p0 = tmp_91_6_fu_4970_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1907_p0 = tmp_105_1_fu_4966_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1907_p0 = tmp_99_5_fu_4961_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1907_p0 = tmp_95_5_fu_4957_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1907_p0 = tmp_91_5_fu_4952_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1907_p0 = tmp_88_5_fu_4948_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1907_p0 = tmp_99_4_fu_4943_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1907_p0 = tmp_95_4_fu_4939_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1907_p0 = tmp_91_4_fu_4934_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1907_p0 = tmp_99_3_fu_4929_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1907_p0 = tmp_91_3_fu_4914_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1907_p0 = tmp_99_2_fu_4889_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1907_p0 = tmp_91_2_fu_4864_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1907_p0 = tmp_99_1_fu_4839_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1907_p0 = tmp_91_1_fu_4814_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1907_p0 = tmp_53_fu_4789_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1907_p0 = tmp_50_fu_4764_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1907_p0 = tmp_47_fu_4719_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1907_p0 = tmp_44_fu_4674_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1907_p0 = tmp_58_fu_4649_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_1907_p0 = tmp_27_fu_3327_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_1907_p0 = tmp_fu_2559_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1907_p0 = p_Val2_41_reg_5189;
    end else begin
        grp_fu_1907_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_1910_p0 = tmp_29_fu_3331_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_1910_p0 = tmp_7_fu_2564_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1910_p0 = p_Val2_43_reg_5194;
    end else begin
        grp_fu_1910_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state194)) begin
        grp_fu_1922_p0 = reg_2157;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_fu_1922_p0 = reg_1979;
    end else begin
        grp_fu_1922_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        mask_table1_ce0 = 1'b1;
    end else begin
        mask_table1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        mask_table1_ce1 = 1'b1;
    end else begin
        mask_table1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            pyr_region_data_address0 = sum13_7_cast_fu_4924_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            pyr_region_data_address0 = sum13_6_cast_fu_4899_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            pyr_region_data_address0 = sum13_5_cast_fu_4874_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            pyr_region_data_address0 = sum9_5_cast_fu_4849_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            pyr_region_data_address0 = sum13_4_cast_fu_4824_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            pyr_region_data_address0 = sum9_4_cast_fu_4799_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            pyr_region_data_address0 = sum13_2_cast_fu_4774_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            pyr_region_data_address0 = sum13_1_cast_fu_4729_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            pyr_region_data_address0 = sum1_cast_fu_4684_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            pyr_region_data_address0 = sum9_cast_fu_4634_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            pyr_region_data_address0 = p_sum2_cast_fu_3426_p1;
        end else begin
            pyr_region_data_address0 = 'bx;
        end
    end else begin
        pyr_region_data_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            pyr_region_data_address1 = sum9_7_cast_fu_4909_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            pyr_region_data_address1 = sum9_6_cast_fu_4884_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            pyr_region_data_address1 = sum11_5_cast_fu_4859_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            pyr_region_data_address1 = sum_5_cast_fu_4834_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            pyr_region_data_address1 = sum11_4_cast_fu_4809_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            pyr_region_data_address1 = sum13_3_cast_fu_4784_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            pyr_region_data_address1 = sum9_2_cast_fu_4739_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            pyr_region_data_address1 = sum9_1_cast_fu_4694_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            pyr_region_data_address1 = sum_cast_fu_4644_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            pyr_region_data_address1 = it_0_sum_3_cast_fu_3894_p1;
        end else begin
            pyr_region_data_address1 = 'bx;
        end
    end else begin
        pyr_region_data_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        pyr_region_data_ce0 = 1'b1;
    end else begin
        pyr_region_data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        pyr_region_data_ce1 = 1'b1;
    end else begin
        pyr_region_data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ref_patch_with_border_address0 = tmp_104_6_fu_4749_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ref_patch_with_border_address0 = tmp_104_4_fu_4704_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ref_patch_with_border_address0 = tmp_104_2_fu_4659_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            ref_patch_with_border_address0 = tmp_57_fu_3437_p1;
        end else begin
            ref_patch_with_border_address0 = 'bx;
        end
    end else begin
        ref_patch_with_border_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ref_patch_with_border_address1 = tmp_104_7_fu_4759_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ref_patch_with_border_address1 = tmp_104_5_fu_4714_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ref_patch_with_border_address1 = tmp_104_3_fu_4669_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            ref_patch_with_border_address1 = tmp_104_1_fu_3592_p1;
        end else begin
            ref_patch_with_border_address1 = 'bx;
        end
    end else begin
        ref_patch_with_border_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        ref_patch_with_border_ce0 = 1'b1;
    end else begin
        ref_patch_with_border_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        ref_patch_with_border_ce1 = 1'b1;
    end else begin
        ref_patch_with_border_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((tmp_13_fu_2569_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state196;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((tmp_37_demorgan_fu_3322_p2 == 1'd0) & (tmp_35_demorgan_fu_3312_p2 == 1'd0) & (or_cond2_fu_3301_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state196;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (exitcond2_fu_3354_p2 == 1'd1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (exitcond2_fu_3354_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state144;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_subdone)) & (1'b0 == ap_block_pp0_stage22_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state144;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_pp0_stage27 : begin
            if ((1'b0 == ap_block_pp0_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end
        end
        ap_ST_fsm_pp0_stage28 : begin
            if ((1'b0 == ap_block_pp0_stage28_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end
        end
        ap_ST_fsm_pp0_stage29 : begin
            if ((1'b0 == ap_block_pp0_stage29_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end
        end
        ap_ST_fsm_pp0_stage30 : begin
            if ((1'b0 == ap_block_pp0_stage30_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end
        end
        ap_ST_fsm_pp0_stage31 : begin
            if ((1'b0 == ap_block_pp0_stage31_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end
        end
        ap_ST_fsm_state144 : begin
            ap_NS_fsm = ap_ST_fsm_state145;
        end
        ap_ST_fsm_state145 : begin
            ap_NS_fsm = ap_ST_fsm_state146;
        end
        ap_ST_fsm_state146 : begin
            ap_NS_fsm = ap_ST_fsm_state147;
        end
        ap_ST_fsm_state147 : begin
            ap_NS_fsm = ap_ST_fsm_state148;
        end
        ap_ST_fsm_state148 : begin
            if (((1'b1 == ap_CS_fsm_state148) & (exitcond_i_fu_5018_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state160;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state149;
            end
        end
        ap_ST_fsm_state149 : begin
            ap_NS_fsm = ap_ST_fsm_state150;
        end
        ap_ST_fsm_state150 : begin
            ap_NS_fsm = ap_ST_fsm_state151;
        end
        ap_ST_fsm_state151 : begin
            ap_NS_fsm = ap_ST_fsm_state152;
        end
        ap_ST_fsm_state152 : begin
            ap_NS_fsm = ap_ST_fsm_state153;
        end
        ap_ST_fsm_state153 : begin
            ap_NS_fsm = ap_ST_fsm_state154;
        end
        ap_ST_fsm_state154 : begin
            ap_NS_fsm = ap_ST_fsm_state155;
        end
        ap_ST_fsm_state155 : begin
            ap_NS_fsm = ap_ST_fsm_state156;
        end
        ap_ST_fsm_state156 : begin
            ap_NS_fsm = ap_ST_fsm_state157;
        end
        ap_ST_fsm_state157 : begin
            ap_NS_fsm = ap_ST_fsm_state158;
        end
        ap_ST_fsm_state158 : begin
            ap_NS_fsm = ap_ST_fsm_state159;
        end
        ap_ST_fsm_state159 : begin
            ap_NS_fsm = ap_ST_fsm_state148;
        end
        ap_ST_fsm_state160 : begin
            if (((1'b1 == ap_CS_fsm_state160) & (exitcond_i_1_fu_5062_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state172;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state161;
            end
        end
        ap_ST_fsm_state161 : begin
            ap_NS_fsm = ap_ST_fsm_state162;
        end
        ap_ST_fsm_state162 : begin
            ap_NS_fsm = ap_ST_fsm_state163;
        end
        ap_ST_fsm_state163 : begin
            ap_NS_fsm = ap_ST_fsm_state164;
        end
        ap_ST_fsm_state164 : begin
            ap_NS_fsm = ap_ST_fsm_state165;
        end
        ap_ST_fsm_state165 : begin
            ap_NS_fsm = ap_ST_fsm_state166;
        end
        ap_ST_fsm_state166 : begin
            ap_NS_fsm = ap_ST_fsm_state167;
        end
        ap_ST_fsm_state167 : begin
            ap_NS_fsm = ap_ST_fsm_state168;
        end
        ap_ST_fsm_state168 : begin
            ap_NS_fsm = ap_ST_fsm_state169;
        end
        ap_ST_fsm_state169 : begin
            ap_NS_fsm = ap_ST_fsm_state170;
        end
        ap_ST_fsm_state170 : begin
            ap_NS_fsm = ap_ST_fsm_state171;
        end
        ap_ST_fsm_state171 : begin
            ap_NS_fsm = ap_ST_fsm_state160;
        end
        ap_ST_fsm_state172 : begin
            if (((1'b1 == ap_CS_fsm_state172) & (exitcond_i_2_fu_5116_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state184;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state173;
            end
        end
        ap_ST_fsm_state173 : begin
            ap_NS_fsm = ap_ST_fsm_state174;
        end
        ap_ST_fsm_state174 : begin
            ap_NS_fsm = ap_ST_fsm_state175;
        end
        ap_ST_fsm_state175 : begin
            ap_NS_fsm = ap_ST_fsm_state176;
        end
        ap_ST_fsm_state176 : begin
            ap_NS_fsm = ap_ST_fsm_state177;
        end
        ap_ST_fsm_state177 : begin
            ap_NS_fsm = ap_ST_fsm_state178;
        end
        ap_ST_fsm_state178 : begin
            ap_NS_fsm = ap_ST_fsm_state179;
        end
        ap_ST_fsm_state179 : begin
            ap_NS_fsm = ap_ST_fsm_state180;
        end
        ap_ST_fsm_state180 : begin
            ap_NS_fsm = ap_ST_fsm_state181;
        end
        ap_ST_fsm_state181 : begin
            ap_NS_fsm = ap_ST_fsm_state182;
        end
        ap_ST_fsm_state182 : begin
            ap_NS_fsm = ap_ST_fsm_state183;
        end
        ap_ST_fsm_state183 : begin
            ap_NS_fsm = ap_ST_fsm_state172;
        end
        ap_ST_fsm_state184 : begin
            ap_NS_fsm = ap_ST_fsm_state185;
        end
        ap_ST_fsm_state185 : begin
            ap_NS_fsm = ap_ST_fsm_state186;
        end
        ap_ST_fsm_state186 : begin
            ap_NS_fsm = ap_ST_fsm_state187;
        end
        ap_ST_fsm_state187 : begin
            ap_NS_fsm = ap_ST_fsm_state188;
        end
        ap_ST_fsm_state188 : begin
            ap_NS_fsm = ap_ST_fsm_state189;
        end
        ap_ST_fsm_state189 : begin
            ap_NS_fsm = ap_ST_fsm_state190;
        end
        ap_ST_fsm_state190 : begin
            ap_NS_fsm = ap_ST_fsm_state191;
        end
        ap_ST_fsm_state191 : begin
            ap_NS_fsm = ap_ST_fsm_state192;
        end
        ap_ST_fsm_state192 : begin
            ap_NS_fsm = ap_ST_fsm_state193;
        end
        ap_ST_fsm_state193 : begin
            ap_NS_fsm = ap_ST_fsm_state194;
        end
        ap_ST_fsm_state194 : begin
            ap_NS_fsm = ap_ST_fsm_state195;
        end
        ap_ST_fsm_state195 : begin
            if (((tmp_82_fu_1950_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state195))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state196;
            end
        end
        ap_ST_fsm_state196 : begin
            ap_NS_fsm = ap_ST_fsm_state197;
        end
        ap_ST_fsm_state197 : begin
            ap_NS_fsm = ap_ST_fsm_state198;
        end
        ap_ST_fsm_state198 : begin
            ap_NS_fsm = ap_ST_fsm_state199;
        end
        ap_ST_fsm_state199 : begin
            ap_NS_fsm = ap_ST_fsm_state200;
        end
        ap_ST_fsm_state200 : begin
            ap_NS_fsm = ap_ST_fsm_state201;
        end
        ap_ST_fsm_state201 : begin
            ap_NS_fsm = ap_ST_fsm_state202;
        end
        ap_ST_fsm_state202 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_pp0_stage30 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_pp0_stage31 = ap_CS_fsm[32'd87];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state144 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_state147 = ap_CS_fsm[32'd91];

assign ap_CS_fsm_state148 = ap_CS_fsm[32'd92];

assign ap_CS_fsm_state149 = ap_CS_fsm[32'd93];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state152 = ap_CS_fsm[32'd96];

assign ap_CS_fsm_state153 = ap_CS_fsm[32'd97];

assign ap_CS_fsm_state159 = ap_CS_fsm[32'd103];

assign ap_CS_fsm_state160 = ap_CS_fsm[32'd104];

assign ap_CS_fsm_state161 = ap_CS_fsm[32'd105];

assign ap_CS_fsm_state164 = ap_CS_fsm[32'd108];

assign ap_CS_fsm_state165 = ap_CS_fsm[32'd109];

assign ap_CS_fsm_state171 = ap_CS_fsm[32'd115];

assign ap_CS_fsm_state172 = ap_CS_fsm[32'd116];

assign ap_CS_fsm_state173 = ap_CS_fsm[32'd117];

assign ap_CS_fsm_state176 = ap_CS_fsm[32'd120];

assign ap_CS_fsm_state177 = ap_CS_fsm[32'd121];

assign ap_CS_fsm_state183 = ap_CS_fsm[32'd127];

assign ap_CS_fsm_state186 = ap_CS_fsm[32'd130];

assign ap_CS_fsm_state187 = ap_CS_fsm[32'd131];

assign ap_CS_fsm_state188 = ap_CS_fsm[32'd132];

assign ap_CS_fsm_state189 = ap_CS_fsm[32'd133];

assign ap_CS_fsm_state193 = ap_CS_fsm[32'd137];

assign ap_CS_fsm_state194 = ap_CS_fsm[32'd138];

assign ap_CS_fsm_state195 = ap_CS_fsm[32'd139];

assign ap_CS_fsm_state196 = ap_CS_fsm[32'd140];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state202 = ap_CS_fsm[32'd146];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state100_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state102_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state103_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state104_pp0_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state105_pp0_stage16_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state106_pp0_stage17_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state107_pp0_stage18_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state108_pp0_stage19_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state109_pp0_stage20_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state110_pp0_stage21_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state111_pp0_stage22_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state112_pp0_stage23_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state113_pp0_stage24_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state114_pp0_stage25_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state115_pp0_stage26_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state116_pp0_stage27_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state117_pp0_stage28_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state118_pp0_stage29_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state119_pp0_stage30_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state120_pp0_stage31_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state121_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state122_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state123_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state124_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state125_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state126_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state127_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state128_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state129_pp0_stage8_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state130_pp0_stage9_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state131_pp0_stage10_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state132_pp0_stage11_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state133_pp0_stage12_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state134_pp0_stage13_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state135_pp0_stage14_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state136_pp0_stage15_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state137_pp0_stage16_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state138_pp0_stage17_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state139_pp0_stage18_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state140_pp0_stage19_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state141_pp0_stage20_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state142_pp0_stage21_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state143_pp0_stage22_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage22_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage24_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage25_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage26_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage27_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage28_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage29_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage30_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage31_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_mux_dx_phi_fu_1653_p4 = dx_reg_1649;

assign ap_phi_mux_dy_phi_fu_1665_p4 = dy_reg_1661;

assign exitcond2_fu_3354_p2 = ((ap_phi_mux_y_phi_fu_1736_p4 == 4'd8) ? 1'b1 : 1'b0);

assign exitcond_i_1_fu_5062_p2 = ((j_0_i_1_reg_1779 == 2'd3) ? 1'b1 : 1'b0);

assign exitcond_i_2_fu_5116_p2 = ((j_0_i_2_reg_1803 == 2'd3) ? 1'b1 : 1'b0);

assign exitcond_i_fu_5018_p2 = ((j_0_i_reg_1755 == 2'd3) ? 1'b1 : 1'b0);

assign icmp1_fu_3271_p2 = ((tmp_124_fu_3261_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_fu_3255_p2 = ((tmp_123_fu_3245_p4 == 6'd0) ? 1'b1 : 1'b0);

assign index_V_1_fu_2652_p4 = {{p_Val2_39_fu_2626_p1[27:23]}};

assign index_V_fu_2607_p4 = {{p_Val2_38_fu_2581_p1[27:23]}};

assign isNeg_1_fu_2465_p3 = sh_assign_3_fu_2459_p2[32'd8];

assign isNeg_2_fu_3065_p3 = sh_assign_6_fu_3059_p2[32'd8];

assign isNeg_3_fu_3166_p3 = sh_assign_9_fu_3160_p2[32'd8];

assign isNeg_fu_2321_p3 = sh_assign_fu_2315_p2[32'd8];

assign it_0_sum_3_cast_fu_3894_p1 = it_0_sum_3_fu_3889_p2;

assign it_0_sum_3_fu_3889_p2 = (tmp_42_fu_3383_p2 + tmp_41_cast1_reg_7003);

assign iter_1_fu_2575_p2 = (iter_reg_1673 + 4'd1);

assign j_1_fu_5068_p2 = (j_0_i_1_reg_1779 + 2'd1);

assign j_2_fu_5122_p2 = (j_0_i_2_reg_1803 + 2'd1);

assign j_fu_5024_p2 = (j_0_i_reg_1755 + 2'd1);

assign mantissa_V_1_cast1_fu_2307_p1 = mantissa_V_fu_2297_p4;

assign mantissa_V_1_fu_2441_p4 = {{{{1'd1}, {tmp_V_3_fu_2437_p1}}}, {1'd0}};

assign mantissa_V_2_fu_3043_p4 = {{{{1'd1}, {tmp_V_9_reg_6895}}}, {1'd0}};

assign mantissa_V_3_cast1_fu_2451_p1 = mantissa_V_1_fu_2441_p4;

assign mantissa_V_3_fu_3144_p4 = {{{{1'd1}, {tmp_V_15_reg_6911}}}, {1'd0}};

assign mantissa_V_5_cast1_fu_3052_p1 = mantissa_V_2_fu_3043_p4;

assign mantissa_V_7_cast1_fu_3153_p1 = mantissa_V_3_fu_3144_p4;

assign mantissa_V_fu_2297_p4 = {{{{1'd1}, {tmp_V_1_fu_2293_p1}}}, {1'd0}};

assign mask_i152_cast_fu_2874_p1 = mask_table1_q1;

assign mask_i_cast_fu_2688_p1 = mask_table1_q0;

assign mask_table1_address0 = tmp_8_i_fu_2617_p1;

assign mask_table1_address1 = tmp_8_i1_fu_2662_p1;

assign notlhs_i1_fu_2990_p2 = ((tmp_V_11_reg_6868 != 23'd0) ? 1'b1 : 1'b0);

assign notlhs_i_fu_2804_p2 = ((tmp_V_5_reg_6834 != 23'd0) ? 1'b1 : 1'b0);

assign notrhs_i1_fu_2995_p2 = ((tmp_V_10_reg_6859 != 8'd0) ? 1'b1 : 1'b0);

assign notrhs_i_fu_2809_p2 = ((tmp_V_4_reg_6825 != 8'd0) ? 1'b1 : 1'b0);

assign or_cond2_fu_3301_p2 = (tmp26_fu_3295_p2 | tmp25_fu_3289_p2);

assign p_Result_11_fu_2419_p3 = p_Val2_5_fu_2415_p1[32'd31];

assign p_Result_13_fu_2681_p3 = {{p_Result_12_reg_6816}, {31'd0}};

assign p_Result_14_fu_2692_p3 = {{1'd1}, {tmp_99_reg_6845}};

assign p_Result_15_fu_2705_p3 = p_Val2_16_fu_2699_p2[32'd31];

assign p_Result_16_fu_2756_p4 = {{{xs_sign_V_fu_2739_p2}, {xs_exp_V_9_fu_2733_p3}}, {xs_sig_V_fu_2750_p2}};

assign p_Result_18_fu_2867_p3 = {{p_Result_17_reg_6850}, {31'd0}};

assign p_Result_19_fu_2878_p3 = {{1'd1}, {tmp_117_reg_6879}};

assign p_Result_20_fu_2891_p3 = p_Val2_30_fu_2885_p2[32'd31];

assign p_Result_21_fu_2942_p4 = {{{xs_sign_V_10_fu_2925_p2}, {xs_exp_V_10_fu_2919_p3}}, {xs_sig_V_11_fu_2936_p2}};

assign p_Result_s_fu_2275_p3 = p_Val2_s_fu_2271_p1[32'd31];

assign p_Val2_16_fu_2699_p2 = (mask_i_cast_fu_2688_p1 + p_Result_14_fu_2692_p3);

assign p_Val2_20_fu_2835_p3 = ((sel_tmp9_i_fu_2825_p2[0:0] === 1'b1) ? 32'd3212836864 : tmp_16_fu_2831_p1);

assign p_Val2_30_fu_2885_p2 = (mask_i152_cast_fu_2874_p1 + p_Result_19_fu_2878_p3);

assign p_Val2_34_fu_3021_p3 = ((sel_tmp9_i1_fu_3011_p2[0:0] === 1'b1) ? 32'd3212836864 : tmp_22_fu_3017_p1);

assign p_Val2_38_fu_2581_p1 = x_assign_reg_1629;

assign p_Val2_39_fu_2626_p1 = x_assign_1_reg_1639;

assign p_Val2_40_fu_2393_p3 = ((isNeg_fu_2321_p3[0:0] === 1'b1) ? tmp_6_fu_2379_p1 : tmp_14_fu_2383_p4);

assign p_Val2_41_fu_2407_p3 = ((p_Result_s_fu_2275_p3[0:0] === 1'b1) ? result_V_1_fu_2401_p2 : p_Val2_40_fu_2393_p3);

assign p_Val2_42_fu_2537_p3 = ((isNeg_1_fu_2465_p3[0:0] === 1'b1) ? tmp_17_fu_2523_p1 : tmp_19_fu_2527_p4);

assign p_Val2_43_fu_2551_p3 = ((p_Result_11_fu_2419_p3[0:0] === 1'b1) ? result_V_3_fu_2545_p2 : p_Val2_42_fu_2537_p3);

assign p_Val2_5_fu_2415_p1 = cur_px_estimate_1_read;

assign p_Val2_s_fu_2271_p1 = cur_px_estimate_0_read;

assign p_shl1_cast_fu_3411_p1 = tmp_128_fu_3405_p2;

assign p_shl_cast_fu_3401_p1 = p_shl_fu_3393_p3;

assign p_shl_fu_3393_p3 = {{tmp_127_fu_3389_p1}, {3'd0}};

assign p_sum2_cast_fu_3426_p1 = p_sum2_fu_3421_p2;

assign p_sum2_fu_3421_p2 = ($signed(tmp182_cast_reg_7008) + $signed(tmp_42_fu_3383_p2));

assign pos_1_fu_5012_p2 = (7'd8 + pos_reg_1720);

assign r_V_1_fu_2365_p2 = mantissa_V_1_cast1_fu_2307_p1 << tmp_i_i_i_17_fu_2355_p1;

assign r_V_2_fu_2503_p2 = mantissa_V_1_fu_2441_p4 >> sh_assign_5_cast_cas_fu_2495_p1;

assign r_V_3_fu_2509_p2 = mantissa_V_3_cast1_fu_2451_p1 << tmp_i_i_i1_18_fu_2499_p1;

assign r_V_4_fu_3102_p2 = mantissa_V_2_fu_3043_p4 >> sh_assign_8_cast_cas_fu_3094_p1;

assign r_V_5_fu_3108_p2 = mantissa_V_5_cast1_fu_3052_p1 << tmp_i_i_i2_20_fu_3098_p1;

assign r_V_6_fu_3203_p2 = mantissa_V_3_fu_3144_p4 >> sh_assign_11_cast_ca_fu_3195_p1;

assign r_V_7_fu_3209_p2 = mantissa_V_7_cast1_fu_3153_p1 << tmp_i_i_i3_22_fu_3199_p1;

assign r_V_fu_2359_p2 = mantissa_V_fu_2297_p4 >> sh_assign_2_cast_cas_fu_2351_p1;

assign result_V_1_fu_2401_p2 = (32'd0 - p_Val2_40_fu_2393_p3);

assign result_V_3_fu_2545_p2 = (32'd0 - p_Val2_42_fu_2537_p3);

assign sel_tmp2_demorgan_i1_fu_2952_p2 = (tmp_i1_fu_2857_p2 | tmp_5_i1_fu_2862_p2);

assign sel_tmp2_demorgan_i_fu_2766_p2 = (tmp_i_fu_2671_p2 | tmp_5_i_fu_2676_p2);

assign sel_tmp3_i1_fu_2966_p1 = sel_tmp3_v_i1_fu_2958_p3;

assign sel_tmp3_i_fu_2780_p1 = sel_tmp3_v_i_fu_2772_p3;

assign sel_tmp3_v_i1_fu_2958_p3 = ((sel_tmp2_demorgan_i1_fu_2952_p2[0:0] === 1'b1) ? p_Result_18_fu_2867_p3 : p_Result_21_fu_2942_p4);

assign sel_tmp3_v_i_fu_2772_p3 = ((sel_tmp2_demorgan_i_fu_2766_p2[0:0] === 1'b1) ? p_Result_13_fu_2681_p3 : p_Result_16_fu_2756_p4);

assign sel_tmp4_i1_fu_2970_p2 = (tmp_i1_fu_2857_p2 ^ 1'd1);

assign sel_tmp4_i_fu_2784_p2 = (tmp_i_fu_2671_p2 ^ 1'd1);

assign sel_tmp5_i1_fu_2976_p2 = (tmp_5_i1_fu_2862_p2 & sel_tmp4_i1_fu_2970_p2);

assign sel_tmp5_i_fu_2790_p2 = (tmp_5_i_fu_2676_p2 & sel_tmp4_i_fu_2784_p2);

assign sel_tmp6_i1_fu_2982_p3 = ((sel_tmp5_i1_fu_2976_p2[0:0] === 1'b1) ? x_assign_1_reg_1639 : sel_tmp3_i1_fu_2966_p1);

assign sel_tmp6_i_fu_2796_p3 = ((sel_tmp5_i_fu_2790_p2[0:0] === 1'b1) ? x_assign_reg_1629 : sel_tmp3_i_fu_2780_p1);

assign sel_tmp8_i1_fu_3000_p2 = (notrhs_i1_fu_2995_p2 | notlhs_i1_fu_2990_p2);

assign sel_tmp8_i_fu_2814_p2 = (notrhs_i_fu_2809_p2 | notlhs_i_fu_2804_p2);

assign sel_tmp9_i1_fu_3011_p2 = (tmp_i1_fu_2857_p2 & tmp21_fu_3006_p2);

assign sel_tmp9_i_fu_2825_p2 = (tmp_i_fu_2671_p2 & tmp15_fu_2820_p2);

assign sh_assign_11_cast_ca_fu_3195_p1 = ush_3_fu_3183_p3;

assign sh_assign_11_cast_fu_3191_p1 = ush_3_fu_3183_p3;

assign sh_assign_2_cast_cas_fu_2351_p1 = ush_fu_2339_p3;

assign sh_assign_2_cast_fu_2347_p1 = ush_fu_2339_p3;

assign sh_assign_3_fu_2459_p2 = ($signed(9'd385) + $signed(tmp_i_i_i_i9_cast_fu_2455_p1));

assign sh_assign_5_cast_cas_fu_2495_p1 = ush_1_fu_2483_p3;

assign sh_assign_5_cast_fu_2491_p1 = ush_1_fu_2483_p3;

assign sh_assign_6_fu_3059_p2 = ($signed(9'd385) + $signed(tmp_i_i_i_i1_cast_fu_3056_p1));

assign sh_assign_8_cast_cas_fu_3094_p1 = ush_2_fu_3082_p3;

assign sh_assign_8_cast_fu_3090_p1 = ush_2_fu_3082_p3;

assign sh_assign_9_fu_3160_p2 = ($signed(9'd385) + $signed(tmp_i_i_i_i2_cast_fu_3157_p1));

assign sh_assign_fu_2315_p2 = ($signed(9'd385) + $signed(tmp_i_i_i_i_cast_fu_2311_p1));

assign sum11_4_cast_fu_4809_p1 = $signed(sum11_4_fu_4804_p2);

assign sum11_4_fu_4804_p2 = ($signed(13'd64) + $signed(it_0_sum_3_reg_7097));

assign sum11_5_cast_fu_4859_p1 = $signed(sum11_5_fu_4854_p2);

assign sum11_5_fu_4854_p2 = ($signed(13'd69) + $signed(p_sum2_reg_7032));

assign sum13_1_cast_fu_4729_p1 = $signed(sum13_1_fu_4724_p2);

assign sum13_1_fu_4724_p2 = ($signed(13'd66) + $signed(p_sum2_reg_7032));

assign sum13_2_cast_fu_4774_p1 = $signed(sum13_2_fu_4769_p2);

assign sum13_2_fu_4769_p2 = ($signed(13'd67) + $signed(p_sum2_reg_7032));

assign sum13_3_cast_fu_4784_p1 = $signed(sum13_3_fu_4779_p2);

assign sum13_3_fu_4779_p2 = ($signed(13'd68) + $signed(p_sum2_reg_7032));

assign sum13_4_cast_fu_4824_p1 = $signed(sum13_4_fu_4819_p2);

assign sum13_4_fu_4819_p2 = ($signed(13'd65) + $signed(it_0_sum_3_reg_7097));

assign sum13_5_cast_fu_4874_p1 = $signed(sum13_5_fu_4869_p2);

assign sum13_5_fu_4869_p2 = ($signed(13'd70) + $signed(p_sum2_reg_7032));

assign sum13_6_cast_fu_4899_p1 = $signed(sum13_6_fu_4894_p2);

assign sum13_6_fu_4894_p2 = ($signed(13'd71) + $signed(p_sum2_reg_7032));

assign sum13_7_cast_fu_4924_p1 = $signed(sum13_7_fu_4919_p2);

assign sum13_7_fu_4919_p2 = ($signed(13'd72) + $signed(p_sum2_reg_7032));

assign sum19_1_t_fu_5078_p2 = (tmp_75_cast_fu_5074_p1 + 3'd3);

assign sum1_cast_fu_4684_p1 = $signed(sum1_fu_4679_p2);

assign sum1_fu_4679_p2 = ($signed(13'd65) + $signed(p_sum2_reg_7032));

assign sum9_1_cast_fu_4694_p1 = $signed(sum9_1_fu_4689_p2);

assign sum9_1_fu_4689_p2 = ($signed(13'd2) + $signed(p_sum2_reg_7032));

assign sum9_2_cast_fu_4739_p1 = $signed(sum9_2_fu_4734_p2);

assign sum9_2_fu_4734_p2 = ($signed(13'd3) + $signed(p_sum2_reg_7032));

assign sum9_4_cast_fu_4799_p1 = $signed(sum9_4_fu_4794_p2);

assign sum9_4_fu_4794_p2 = ($signed(13'd1) + $signed(it_0_sum_3_reg_7097));

assign sum9_5_cast_fu_4849_p1 = $signed(sum9_5_fu_4844_p2);

assign sum9_5_fu_4844_p2 = ($signed(13'd6) + $signed(p_sum2_reg_7032));

assign sum9_6_cast_fu_4884_p1 = $signed(sum9_6_fu_4879_p2);

assign sum9_6_fu_4879_p2 = ($signed(13'd7) + $signed(p_sum2_reg_7032));

assign sum9_7_cast_fu_4909_p1 = $signed(sum9_7_fu_4904_p2);

assign sum9_7_fu_4904_p2 = ($signed(13'd8) + $signed(p_sum2_reg_7032));

assign sum9_cast_fu_4634_p1 = $signed(sum9_fu_4629_p2);

assign sum9_fu_4629_p2 = ($signed(13'd1) + $signed(p_sum2_reg_7032));

assign sum_5_cast_fu_4834_p1 = $signed(sum_5_fu_4829_p2);

assign sum_5_fu_4829_p2 = ($signed(13'd5) + $signed(p_sum2_reg_7032));

assign sum_cast_fu_4644_p1 = $signed(sum_fu_4639_p2);

assign sum_fu_4639_p2 = ($signed(13'd64) + $signed(p_sum2_reg_7032));

assign tmp15_fu_2820_p2 = (sel_tmp8_i_fu_2814_p2 & p_Result_12_reg_6816);

assign tmp182_cast_fu_3350_p1 = $signed(tmp27_fu_3344_p2);

assign tmp21_fu_3006_p2 = (sel_tmp8_i1_fu_3000_p2 & p_Result_17_reg_6850);

assign tmp25_fu_3289_p2 = (icmp_fu_3255_p2 | icmp1_fu_3271_p2);

assign tmp26_fu_3295_p2 = (tmp_26_fu_3283_p2 | tmp_25_fu_3277_p2);

assign tmp27_fu_3344_p2 = ($signed(7'd124) + $signed(tmp_125_fu_3341_p1));

assign tmp_101_fu_5088_p10 = sum19_1_t_fu_5078_p2;

assign tmp_103_1_fu_3586_p2 = (7'd12 + tmp_43_fu_3415_p2);

assign tmp_103_2_fu_4654_p2 = (7'd13 + tmp_43_reg_7022);

assign tmp_103_3_fu_4664_p2 = (7'd14 + tmp_43_reg_7022);

assign tmp_103_4_fu_4699_p2 = (7'd15 + tmp_43_reg_7022);

assign tmp_103_5_fu_4709_p2 = (7'd16 + tmp_43_reg_7022);

assign tmp_103_6_fu_4744_p2 = (7'd17 + tmp_43_reg_7022);

assign tmp_103_7_fu_4754_p2 = (7'd18 + tmp_43_reg_7022);

assign tmp_103_fu_5138_p10 = (tmp_83_fu_5128_p1 + 4'd6);

assign tmp_104_1_fu_3592_p1 = tmp_103_1_fu_3586_p2;

assign tmp_104_2_fu_4659_p1 = tmp_103_2_fu_4654_p2;

assign tmp_104_3_fu_4669_p1 = tmp_103_3_fu_4664_p2;

assign tmp_104_4_fu_4704_p1 = tmp_103_4_fu_4699_p2;

assign tmp_104_5_fu_4714_p1 = tmp_103_5_fu_4709_p2;

assign tmp_104_6_fu_4749_p1 = tmp_103_6_fu_4744_p2;

assign tmp_104_7_fu_4759_p1 = tmp_103_7_fu_4754_p2;

assign tmp_105_1_fu_4966_p1 = ref_patch_with_borde_27_reg_7174;

assign tmp_105_2_fu_4979_p1 = ref_patch_with_borde_29_reg_7204;

assign tmp_105_3_fu_4992_p1 = ref_patch_with_borde_31_reg_7209;

assign tmp_105_4_fu_4996_p1 = ref_patch_with_borde_33_reg_7239;

assign tmp_105_5_fu_5000_p1 = ref_patch_with_borde_35_reg_7244;

assign tmp_105_6_fu_5004_p1 = ref_patch_with_borde_37_reg_7274;

assign tmp_105_7_fu_5008_p1 = ref_patch_with_borde_39_reg_7279;

assign tmp_114_fu_3114_p3 = r_V_4_fu_3102_p2[32'd24];

assign tmp_117_fu_2667_p1 = p_Val2_39_fu_2626_p1[30:0];

assign tmp_122_fu_3215_p3 = r_V_6_fu_3203_p2[32'd24];

assign tmp_123_fu_3245_p4 = {{val_V_fu_3136_p3[7:2]}};

assign tmp_124_fu_3261_p4 = {{val_V_1_fu_3237_p3[7:2]}};

assign tmp_125_fu_3341_p1 = val_V_reg_6916[6:0];

assign tmp_126_fu_3335_p1 = val_V_1_reg_6923[6:0];

assign tmp_127_fu_3389_p1 = ap_phi_mux_y_phi_fu_1736_p4[2:0];

assign tmp_128_fu_3405_p2 = ap_phi_mux_y_phi_fu_1736_p4 << 4'd1;

assign tmp_129_fu_3442_p1 = ap_phi_mux_pos_phi_fu_1724_p4[5:0];

assign tmp_12_fu_3743_p2 = (6'd1 + tmp_9_fu_3597_p2);

assign tmp_13_fu_2569_p2 = ((iter_reg_1673 < 4'd10) ? 1'b1 : 1'b0);

assign tmp_14_fu_2383_p4 = {{r_V_1_fu_2365_p2[55:24]}};

assign tmp_15_fu_3899_p2 = (tmp_129_fu_3442_p1 | 6'd3);

assign tmp_16_fu_2831_p1 = sel_tmp6_i_fu_2796_p3;

assign tmp_17_fu_2523_p1 = tmp_87_fu_2515_p3;

assign tmp_18_fu_4045_p2 = (6'd1 + tmp_15_fu_3899_p2);

assign tmp_19_fu_2527_p4 = {{r_V_3_fu_2509_p2[55:24]}};

assign tmp_20_fu_2371_p3 = r_V_fu_2359_p2[32'd24];

assign tmp_21_fu_3122_p1 = tmp_114_fu_3114_p3;

assign tmp_22_fu_3017_p1 = sel_tmp6_i1_fu_2982_p3;

assign tmp_23_fu_3126_p4 = {{r_V_5_fu_3108_p2[31:24]}};

assign tmp_24_fu_3223_p1 = tmp_122_fu_3215_p3;

assign tmp_25_fu_3277_p2 = ((val_V_fu_3136_p3 > 8'd59) ? 1'b1 : 1'b0);

assign tmp_26_fu_3283_p2 = ((val_V_1_fu_3237_p3 > 8'd59) ? 1'b1 : 1'b0);

assign tmp_27_fu_3327_p1 = val_V_reg_6916;

assign tmp_29_fu_3331_p1 = val_V_1_reg_6923;

assign tmp_35_demorgan_fu_3312_p2 = (tmp_i_i_fu_3307_p2 & notlhs_i_reg_6884);

assign tmp_37_demorgan_fu_3322_p2 = (tmp_i_i1_fu_3317_p2 & notlhs_i1_reg_6900);

assign tmp_40_fu_3370_p2 = (tmp_4_cast_fu_3366_p1 + tmp_126_reg_6948);

assign tmp_41_cast1_fu_3338_p1 = val_V_reg_6916;

assign tmp_41_fu_3375_p3 = {{tmp_40_fu_3370_p2}, {6'd0}};

assign tmp_42_fu_3383_p2 = ($signed(13'd7936) + $signed(tmp_41_fu_3375_p3));

assign tmp_43_fu_3415_p2 = (p_shl_cast_fu_3401_p1 + p_shl1_cast_fu_3411_p1);

assign tmp_44_fu_4674_p1 = reg_2010;

assign tmp_47_fu_4719_p1 = reg_2010;

assign tmp_4_cast_fu_3366_p1 = ap_phi_mux_y_phi_fu_1736_p4;

assign tmp_50_fu_4764_p1 = reg_2019;

assign tmp_53_fu_4789_p1 = reg_2010;

assign tmp_56_fu_3431_p2 = (7'd11 + tmp_43_fu_3415_p2);

assign tmp_57_fu_3437_p1 = tmp_56_fu_3431_p2;

assign tmp_58_fu_4649_p1 = ref_patch_with_border_q0;

assign tmp_5_i1_fu_2862_p2 = ((tmp_V_10_reg_6859 > 8'd150) ? 1'b1 : 1'b0);

assign tmp_5_i_fu_2676_p2 = ((tmp_V_4_reg_6825 > 8'd150) ? 1'b1 : 1'b0);

assign tmp_61_fu_4191_p2 = (6'd2 + tmp_15_fu_3899_p2);

assign tmp_64_fu_4337_p2 = (6'd3 + tmp_15_fu_3899_p2);

assign tmp_67_fu_4483_p2 = (tmp_129_fu_3442_p1 | 6'd7);

assign tmp_6_fu_2379_p1 = tmp_20_fu_2371_p3;

assign tmp_75_cast_fu_5074_p1 = j_0_i_1_reg_1779;

assign tmp_7_fu_2564_p1 = p_read1;

assign tmp_83_fu_5128_p1 = j_0_i_2_reg_1803;

assign tmp_87_fu_2515_p3 = r_V_2_fu_2503_p2[32'd24];

assign tmp_88_5_fu_4948_p1 = pyr_region_data_load_13_reg_7324;

assign tmp_8_i1_fu_2662_p1 = index_V_1_fu_2652_p4;

assign tmp_8_i_fu_2617_p1 = index_V_fu_2607_p4;

assign tmp_90_fu_3227_p4 = {{r_V_7_fu_3209_p2[31:24]}};

assign tmp_91_1_fu_4814_p1 = reg_2024;

assign tmp_91_2_fu_4864_p1 = reg_2029;

assign tmp_91_3_fu_4914_p1 = reg_2014;

assign tmp_91_4_fu_4934_p1 = reg_2024;

assign tmp_91_5_fu_4952_p1 = reg_2029;

assign tmp_91_6_fu_4970_p1 = pyr_region_data_load_17_reg_7364;

assign tmp_91_7_fu_4983_p1 = pyr_region_data_load_19_reg_7384;

assign tmp_95_4_fu_4939_p1 = pyr_region_data_load_11_reg_7304;

assign tmp_95_5_fu_4957_p1 = pyr_region_data_load_15_reg_7344;

assign tmp_98_fu_5034_p10 = j_0_i_reg_1755;

assign tmp_99_1_fu_4839_p1 = reg_2019;

assign tmp_99_2_fu_4889_p1 = reg_2010;

assign tmp_99_3_fu_4929_p1 = reg_2034;

assign tmp_99_4_fu_4943_p1 = reg_2019;

assign tmp_99_5_fu_4961_p1 = reg_2010;

assign tmp_99_6_fu_4974_p1 = reg_2014;

assign tmp_99_7_fu_4987_p1 = reg_2034;

assign tmp_99_fu_2622_p1 = p_Val2_38_fu_2581_p1[30:0];

assign tmp_9_fu_3597_p2 = (tmp_129_fu_3442_p1 | 6'd1);

assign tmp_V_11_fu_2648_p1 = p_Val2_39_fu_2626_p1[22:0];

assign tmp_V_12_fu_2899_p4 = {{p_Val2_30_fu_2885_p2[30:23]}};

assign tmp_V_13_fu_2909_p1 = p_Val2_30_fu_2885_p2[22:0];

assign tmp_V_15_fu_3039_p1 = p_Val2_34_fu_3021_p3[22:0];

assign tmp_V_1_fu_2293_p1 = p_Val2_s_fu_2271_p1[22:0];

assign tmp_V_2_fu_2427_p4 = {{p_Val2_5_fu_2415_p1[30:23]}};

assign tmp_V_3_fu_2437_p1 = p_Val2_5_fu_2415_p1[22:0];

assign tmp_V_5_fu_2603_p1 = p_Val2_38_fu_2581_p1[22:0];

assign tmp_V_6_fu_2713_p4 = {{p_Val2_16_fu_2699_p2[30:23]}};

assign tmp_V_7_fu_2723_p1 = p_Val2_16_fu_2699_p2[22:0];

assign tmp_V_9_fu_2853_p1 = p_Val2_20_fu_2835_p3[22:0];

assign tmp_V_fu_2283_p4 = {{p_Val2_s_fu_2271_p1[30:23]}};

assign tmp_fu_2559_p1 = p_read;

assign tmp_i1_21_fu_2930_p2 = (mask_table1_q1 ^ 23'd8388607);

assign tmp_i1_fu_2857_p2 = ((tmp_V_10_reg_6859 < 8'd127) ? 1'b1 : 1'b0);

assign tmp_i_19_fu_2744_p2 = (mask_table1_q0 ^ 23'd8388607);

assign tmp_i_fu_2671_p2 = ((tmp_V_4_reg_6825 < 8'd127) ? 1'b1 : 1'b0);

assign tmp_i_i1_fu_3317_p2 = ((tmp_V_10_reg_6859 == 8'd255) ? 1'b1 : 1'b0);

assign tmp_i_i_fu_3307_p2 = ((tmp_V_4_reg_6825 == 8'd255) ? 1'b1 : 1'b0);

assign tmp_i_i_i1_18_fu_2499_p1 = $unsigned(sh_assign_5_cast_fu_2491_p1);

assign tmp_i_i_i1_cast_fu_2479_p1 = $signed(tmp_i_i_i1_fu_2473_p2);

assign tmp_i_i_i1_fu_2473_p2 = (8'd127 - tmp_V_2_fu_2427_p4);

assign tmp_i_i_i2_20_fu_3098_p1 = $unsigned(sh_assign_8_cast_fu_3090_p1);

assign tmp_i_i_i2_cast_fu_3078_p1 = $signed(tmp_i_i_i2_fu_3073_p2);

assign tmp_i_i_i2_fu_3073_p2 = (8'd127 - tmp_V_8_reg_6889);

assign tmp_i_i_i3_22_fu_3199_p1 = $unsigned(sh_assign_11_cast_fu_3191_p1);

assign tmp_i_i_i3_cast_fu_3179_p1 = $signed(tmp_i_i_i3_fu_3174_p2);

assign tmp_i_i_i3_fu_3174_p2 = (8'd127 - tmp_V_14_reg_6905);

assign tmp_i_i_i_17_fu_2355_p1 = $unsigned(sh_assign_2_cast_fu_2347_p1);

assign tmp_i_i_i_cast_fu_2335_p1 = $signed(tmp_i_i_i_fu_2329_p2);

assign tmp_i_i_i_fu_2329_p2 = (8'd127 - tmp_V_fu_2283_p4);

assign tmp_i_i_i_i1_cast_fu_3056_p1 = tmp_V_8_reg_6889;

assign tmp_i_i_i_i2_cast_fu_3157_p1 = tmp_V_14_reg_6905;

assign tmp_i_i_i_i9_cast_fu_2455_p1 = tmp_V_2_fu_2427_p4;

assign tmp_i_i_i_i_cast_fu_2311_p1 = tmp_V_fu_2283_p4;

assign ush_1_fu_2483_p3 = ((isNeg_1_fu_2465_p3[0:0] === 1'b1) ? tmp_i_i_i1_cast_fu_2479_p1 : sh_assign_3_fu_2459_p2);

assign ush_2_fu_3082_p3 = ((isNeg_2_fu_3065_p3[0:0] === 1'b1) ? tmp_i_i_i2_cast_fu_3078_p1 : sh_assign_6_fu_3059_p2);

assign ush_3_fu_3183_p3 = ((isNeg_3_fu_3166_p3[0:0] === 1'b1) ? tmp_i_i_i3_cast_fu_3179_p1 : sh_assign_9_fu_3160_p2);

assign ush_fu_2339_p3 = ((isNeg_fu_2321_p3[0:0] === 1'b1) ? tmp_i_i_i_cast_fu_2335_p1 : sh_assign_fu_2315_p2);

assign val_V_1_fu_3237_p3 = ((isNeg_3_fu_3166_p3[0:0] === 1'b1) ? tmp_24_fu_3223_p1 : tmp_90_fu_3227_p4);

assign val_V_fu_3136_p3 = ((isNeg_2_fu_3065_p3[0:0] === 1'b1) ? tmp_21_fu_3122_p1 : tmp_23_fu_3126_p4);

assign xs_exp_V_10_fu_2919_p3 = ((p_Result_17_reg_6850[0:0] === 1'b1) ? tmp_V_12_fu_2899_p4 : tmp_V_10_reg_6859);

assign xs_exp_V_9_fu_2733_p3 = ((p_Result_12_reg_6816[0:0] === 1'b1) ? tmp_V_6_fu_2713_p4 : tmp_V_4_reg_6825);

assign xs_sig_V_11_fu_2936_p2 = (xs_sig_V_6_fu_2913_p3 & tmp_i1_21_fu_2930_p2);

assign xs_sig_V_1_fu_2727_p3 = ((p_Result_12_reg_6816[0:0] === 1'b1) ? tmp_V_7_fu_2723_p1 : tmp_V_5_reg_6834);

assign xs_sig_V_6_fu_2913_p3 = ((p_Result_17_reg_6850[0:0] === 1'b1) ? tmp_V_13_fu_2909_p1 : tmp_V_11_reg_6868);

assign xs_sig_V_fu_2750_p2 = (xs_sig_V_1_fu_2727_p3 & tmp_i_19_fu_2744_p2);

assign xs_sign_V_10_fu_2925_p2 = (p_Result_20_fu_2891_p3 & p_Result_17_reg_6850);

assign xs_sign_V_fu_2739_p2 = (p_Result_15_fu_2705_p3 & p_Result_12_reg_6816);

assign y_1_fu_3360_p2 = (ap_phi_mux_y_phi_fu_1736_p4 + 4'd1);

always @ (posedge ap_clk) begin
    tmp_41_cast1_reg_7003[12:8] <= 5'b00000;
    tmp_43_reg_7022[0] <= 1'b0;
end

endmodule //gauss_newton_optim_r
