#2020 R2.1   RHEL6 (May 06 00:08:23 2020)
#Report instances with worst voltage_drop/ground_bounce
#inst_vdd #vdd_drop #gnd_bounce #ideal_vdd #pwr_net    #x_y_location         #inst_name
  0.8797    0.0002    0.0001     0.8800     VDD   (     11.963,     27.600)   ctmTdsLR_1_8079
  0.8797    0.0002    0.0001     0.8800     VDD   (     12.407,     27.600)   U4538
  0.8797    0.0002    0.0001     0.8800     VDD   (     12.925,     27.600)   U4537
  0.8797    0.0002    0.0001     0.8800     VDD   (     11.482,     27.600)   U2495
  0.8797    0.0002    0.0001     0.8800     VDD   (     13.554,     27.600)   ctmTdsLR_1_8287
  0.8797    0.0002    0.0001     0.8800     VDD   (     10.816,     27.600)   ctmTdsLR_1_7973
  0.8797    0.0001    0.0002     0.8800     VDD   (     17.809,     30.000)   U4532
  0.8797    0.0002    0.0001     0.8800     VDD   (     14.294,     27.600)   ctmTdsLR_1_8289
  0.8797    0.0001    0.0002     0.8800     VDD   (     17.032,     30.000)   U4426
  0.8797    0.0001    0.0002     0.8800     VDD   (     18.771,     30.000)   U2648
  0.8797    0.0001    0.0002     0.8800     VDD   (     18.475,     30.600)   i_tv80_core_i_reg_RegsL_reg_3__0_
  0.8797    0.0001    0.0002     0.8800     VDD   (     48.593,     19.800)   i_tv80_core_R_reg_5_
  0.8797    0.0001    0.0002     0.8800     VDD   (     50.295,     19.800)   i_tv80_core_A_reg_11_
  0.8797    0.0001    0.0002     0.8800     VDD   (     17.143,     30.600)   U4475
  0.8797    0.0001    0.0002     0.8800     VDD   (     30.685,     21.600)   i_tv80_core_SP_reg_2_
  0.8797    0.0001    0.0002     0.8800     VDD   (     16.514,     30.000)   U4861
  0.8797    0.0001    0.0001     0.8800     VDD   (     16.847,     27.600)   U4441
  0.8797    0.0001    0.0001     0.8800     VDD   (     16.292,     27.600)   U3503
  0.8797    0.0002    0.0001     0.8800     VDD   (     12.407,     27.000)   ctmTdsLR_1_8073
  0.8797    0.0001    0.0002     0.8800     VDD   (     19.955,     30.000)   i_tv80_core_RegBusA_r_reg_3_
  0.8797    0.0001    0.0001     0.8800     VDD   (     17.661,     28.200)   U6156
  0.8797    0.0002    0.0001     0.8800     VDD   (     12.999,     27.000)   U2483
  0.8797    0.0001    0.0002     0.8800     VDD   (     30.759,     22.200)   i_tv80_core_SP_reg_1_
  0.8797    0.0002    0.0001     0.8800     VDD   (     11.852,     27.000)   ctmTdsLR_2_8080
  0.8797    0.0001    0.0001     0.8800     VDD   (     17.439,     28.800)   U4589
  0.8797    0.0001    0.0001     0.8800     VDD   (     18.438,     27.600)   i_tv80_core_RegAddrC_reg_2_
  0.8797    0.0001    0.0001     0.8800     VDD   (     14.812,     27.600)   ctmTdsLR_2_8290
  0.8797    0.0001    0.0001     0.8800     VDD   (     25.653,     16.200)   i_tv80_core_IR_reg_3_
  0.8797    0.0001    0.0002     0.8800     VDD   (     48.741,     19.200)   i_tv80_core_R_reg_2_
  0.8797    0.0001    0.0001     0.8800     VDD   (     16.218,     30.000)   U4866
  0.8797    0.0001    0.0001     0.8800     VDD   (     29.131,     21.600)   i_tv80_core_Arith16_r_reg
  0.8797    0.0001    0.0001     0.8800     VDD   (     29.945,     20.400)   i_tv80_core_SP_reg_0_
  0.8797    0.0001    0.0001     0.8800     VDD   (     16.736,     28.800)   U4398
  0.8797    0.0001    0.0001     0.8800     VDD   (     18.549,     28.200)   U6157
  0.8797    0.0001    0.0001     0.8800     VDD   (     18.697,     28.800)   i_tv80_core_RegAddrB_r_reg_2_
  0.8797    0.0001    0.0002     0.8800     VDD   (     19.770,     30.600)   ctmTdsLR_1_8058
  0.8797    0.0001    0.0002     0.8800     VDD   (     16.218,     30.600)   U4517
  0.8797    0.0001    0.0001     0.8800     VDD   (     17.439,     29.400)   U4428
  0.8797    0.0001    0.0001     0.8800     VDD   (     26.319,     20.400)   i_tv80_core_IR_reg_4_
  0.8797    0.0002    0.0001     0.8800     VDD   (     10.076,     27.600)   U2988
  0.8797    0.0001    0.0001     0.8800     VDD   (     18.253,     29.400)   U6155
  0.8797    0.0001    0.0002     0.8800     VDD   (     29.797,     18.000)   di_reg_reg_4_
  0.8797    0.0001    0.0001     0.8800     VDD   (     15.478,     27.600)   ctmTdsLR_1_1602
  0.8797    0.0001    0.0001     0.8800     VDD   (     15.848,     28.200)   U4397
  0.8797    0.0001    0.0002     0.8800     VDD   (     29.427,     18.600)   di_reg_reg_7_
  0.8797    0.0001    0.0002     0.8800     VDD   (     48.778,     20.400)   ctmTdsLR_1_8489
  0.8797    0.0001    0.0001     0.8800     VDD   (     12.925,     39.600)   U3707
  0.8797    0.0001    0.0001     0.8800     VDD   (     28.613,     20.400)   U5710
  0.8797    0.0002    0.0001     0.8800     VDD   (     13.591,     27.000)   U4549
  0.8797    0.0001    0.0001     0.8800     VDD   (     16.625,     29.400)   U4507
  0.8797    0.0001    0.0001     0.8800     VDD   (     12.407,     39.600)   U3711
  0.8797    0.0001    0.0001     0.8800     VDD   (     29.982,     21.000)   ctmTdsLR_1_8393
  0.8797    0.0001    0.0001     0.8800     VDD   (     14.035,     28.200)   ctmTdsLR_1_7968
  0.8797    0.0001    0.0002     0.8800     VDD   (     46.965,     19.800)   i_tv80_core_I_reg_3_
  0.8797    0.0001    0.0001     0.8800     VDD   (     32.535,     21.600)   i_tv80_core_SP_reg_3_
  0.8797    0.0001    0.0002     0.8800     VDD   (     50.073,     20.400)   i_tv80_core_R_reg_4_
  0.8797    0.0001    0.0001     0.8800     VDD   (     13.554,     28.200)   ctmTdsLR_2_8288
  0.8797    0.0001    0.0001     0.8800     VDD   (     13.517,     39.600)   U4484
  0.8797    0.0001    0.0001     0.8800     VDD   (     26.615,     23.400)   i_tv80_core_IR_reg_5_
  0.8797    0.0002    0.0001     0.8800     VDD   (     10.779,     27.000)   HFSBUF_3602_1500
  0.8797    0.0001    0.0002     0.8800     VDD   (     42.969,     21.000)   i_tv80_core_R_reg_0_
  0.8797    0.0001    0.0001     0.8800     VDD   (     25.431,     23.400)   U3357
  0.8797    0.0001    0.0002     0.8800     VDD   (     48.815,     18.000)   i_tv80_core_R_reg_3_
  0.8797    0.0001    0.0002     0.8800     VDD   (     50.369,     18.000)   i_tv80_core_A_reg_10_
  0.8797    0.0001    0.0001     0.8800     VDD   (     30.500,     18.600)   ctmTdsLR_1_8403
  0.8797    0.0001    0.0001     0.8800     VDD   (     16.218,     28.800)   U4765
  0.8797    0.0001    0.0002     0.8800     VDD   (     41.341,     21.000)   i_tv80_core_SP_reg_11_
  0.8797    0.0001    0.0002     0.8800     VDD   (     47.113,     19.200)   i_tv80_core_I_reg_2_
  0.8797    0.0001    0.0001     0.8800     VDD   (     30.944,     21.000)   ctmTdsLR_2_8394
  0.8797    0.0001    0.0001     0.8800     VDD   (     28.391,     21.000)   di_reg_reg_5_
  0.8797    0.0001    0.0001     0.8800     VDD   (     19.326,     28.200)   U3376
  0.8797    0.0001    0.0001     0.8800     VDD   (     31.018,     20.400)   ctmTdsLR_3_8395
  0.8797    0.0001    0.0001     0.8800     VDD   (     28.909,     16.200)   di_reg_reg_0_
  0.8797    0.0001    0.0001     0.8800     VDD   (     23.470,      6.600)   HFSINV_2490_1494
  0.8797    0.0001    0.0001     0.8800     VDD   (     11.889,     39.600)   U3700
  0.8797    0.0001    0.0001     0.8800     VDD   (     14.738,     28.200)   U4399
  0.8797    0.0001    0.0001     0.8800     VDD   (     25.949,     19.800)   i_tv80_core_tstate_reg_2_
  0.8797    0.0001    0.0001     0.8800     VDD   (     29.131,     19.800)   di_reg_reg_6_
  0.8797    0.0001    0.0001     0.8800     VDD   (     25.875,     22.200)   i_tv80_core_IR_reg_6_
  0.8797    0.0001    0.0002     0.8800     VDD   (     48.075,     21.000)   i_tv80_core_R_reg_6_
  0.8797    0.0001    0.0001     0.8800     VDD   (     24.284,     23.400)   U5778
  0.8797    0.0001    0.0001     0.8800     VDD   (     23.803,     30.600)   ctmTdsLR_2_8310
  0.8797    0.0001    0.0001     0.8800     VDD   (     30.870,     18.000)   U5456
  0.8797    0.0001    0.0001     0.8800     VDD   (     24.247,     30.600)   U3620
  0.8797    0.0001    0.0001     0.8800     VDD   (     32.313,     22.200)   i_tv80_core_SP_reg_9_
  0.8797    0.0001    0.0001     0.8800     VDD   (     19.363,     29.400)   U3604
  0.8797    0.0001    0.0002     0.8800     VDD   (     50.369,     18.600)   i_tv80_core_A_reg_8_
  0.8797    0.0001    0.0001     0.8800     VDD   (     15.441,     30.000)   U4395
  0.8797    0.0001    0.0001     0.8800     VDD   (     31.203,     18.600)   ZCTSBUF_1527_7130
  0.8797    0.0001    0.0001     0.8800     VDD   (     23.285,     30.600)   ctmTdsLR_3_8311
  0.8797    0.0001    0.0001     0.8800     VDD   (     22.101,      6.600)   i_tv80_core_ISet_reg_1_
  0.8797    0.0001    0.0001     0.8800     VDD   (     27.799,     20.400)   U5411
  0.8797    0.0001    0.0001     0.8800     VDD   (     18.623,     24.000)   U2521
  0.8797    0.0001    0.0001     0.8800     VDD   (     19.215,     24.000)   U5856
  0.8797    0.0001    0.0001     0.8800     VDD   (     27.281,     16.200)   i_tv80_core_m1_n_reg
  0.8797    0.0001    0.0001     0.8800     VDD   (     18.142,     24.000)   U5706
  0.8797    0.0001    0.0001     0.8800     VDD   (     15.293,     28.200)   ctmTdsLR_2_7969
  0.8797    0.0001    0.0002     0.8800     VDD   (     43.191,     20.400)   i_tv80_core_I_reg_6_
  0.8797    0.0001    0.0001     0.8800     VDD   (     12.000,     28.200)   ctmTdsLR_1_1533
  0.8797    0.0001    0.0001     0.8800     VDD   (     24.062,     20.400)   U3777
  0.8797    0.0001    0.0001     0.8800     VDD   (     23.988,      6.600)   U3198
  0.8797    0.0001    0.0001     0.8800     VDD   (     22.730,     30.600)   ctmTdsLR_1_8309
  0.8797    0.0001    0.0001     0.8800     VDD   (     27.651,     21.600)   i_tv80_core_PreserveC_r_reg
  0.8797    0.0001    0.0001     0.8800     VDD   (     28.243,     18.000)   di_reg_reg_1_
  0.8797    0.0001    0.0001     0.8800     VDD   (     29.131,     23.400)   i_tv80_core_BusAck_reg
  0.8797    0.0001    0.0001     0.8800     VDD   (     17.661,     24.000)   U2482
  0.8797    0.0001    0.0001     0.8800     VDD   (     24.802,     30.600)   ctmTdsLR_1_1917
  0.8797    0.0001    0.0001     0.8800     VDD   (     25.838,     22.800)   U3625
  0.8797    0.0001    0.0001     0.8800     VDD   (     19.104,     23.400)   U3020
  0.8797    0.0001    0.0001     0.8800     VDD   (     27.244,     20.400)   U5319
  0.8797    0.0001    0.0001     0.8800     VDD   (     24.099,     16.200)   U3061
  0.8797    0.0001    0.0001     0.8800     VDD   (     23.914,     32.400)   U2556
  0.8797    0.0001    0.0001     0.8800     VDD   (     24.321,     22.200)   i_tv80_core_No_BTR_reg
  0.8797    0.0001    0.0002     0.8800     VDD   (     41.341,     20.400)   i_tv80_core_SP_reg_12_
  0.8797    0.0001    0.0001     0.8800     VDD   (     24.913,     22.800)   U3560
  0.8797    0.0001    0.0001     0.8800     VDD   (     26.393,     22.800)   U2961
  0.8797    0.0001    0.0001     0.8800     VDD   (     19.733,     24.000)   U3084
  0.8797    0.0001    0.0001     0.8800     VDD   (     24.395,     19.800)   i_tv80_core_Halt_FF_reg
  0.8797    0.0001    0.0001     0.8800     VDD   (     15.700,     28.800)   U4402
  0.8797    0.0001    0.0001     0.8800     VDD   (     30.500,     19.800)   ctmTdsLR_4_8396
  0.8797    0.0001    0.0001     0.8800     VDD   (     29.057,     22.800)   i_tv80_core_Z16_r_reg
  0.8797    0.0001    0.0001     0.8800     VDD   (     24.506,     32.400)   ctmTdsLR_1_1913
  0.8797    0.0001    0.0001     0.8800     VDD   (     24.469,     22.800)   U3372
  0.8797    0.0001    0.0001     0.8800     VDD   (     18.808,     27.000)   i_tv80_core_RegAddrB_r_reg_0_
  0.8797    0.0001    0.0001     0.8800     VDD   (     24.395,      6.600)   U5914
  0.8797    0.0001    0.0001     0.8800     VDD   (     23.470,     32.400)   ctmTdsLR_1_8320
  0.8797    0.0001    0.0001     0.8800     VDD   (     16.625,     27.000)   i_tv80_core_RegAddrC_reg_0_
  0.8797    0.0001    0.0001     0.8800     VDD   (     17.587,     27.000)   optlc_8510
  0.8797    0.0001    0.0001     0.8800     VDD   (     30.204,     22.800)   U5450
  0.8797    0.0001    0.0001     0.8800     VDD   (     31.795,     21.000)   U4482
  0.8797    0.0001    0.0001     0.8800     VDD   (     43.709,     19.200)   i_tv80_core_I_reg_5_
  0.8797    0.0001    0.0001     0.8800     VDD   (     24.469,     24.000)   i_tv80_core_IntE_FF2_reg
  0.8797    0.0001    0.0001     0.8800     VDD   (     18.290,     23.400)   ctmTdsLR_1_1567
  0.8797    0.0001    0.0002     0.8800     VDD   (     49.703,     21.000)   i_tv80_core_add_380/U1_1_2
  0.8797    0.0001    0.0001     0.8800     VDD   (     31.499,     18.000)   U4569
  0.8797    0.0001    0.0001     0.8800     VDD   (     19.918,     28.200)   U5191
  0.8797    0.0001    0.0001     0.8800     VDD   (      9.373,     27.600)   U4784
  0.8797    0.0001    0.0001     0.8800     VDD   (     24.025,     22.800)   U4406
  0.8797    0.0002    0.0001     0.8800     VDD   (     10.224,     27.000)   U4884
  0.8797    0.0001    0.0001     0.8800     VDD   (     30.648,     22.800)   U3506
  0.8797    0.0001    0.0001     0.8800     VDD   (     14.442,     30.000)   U4526
  0.8797    0.0001    0.0001     0.8800     VDD   (     19.548,     23.400)   U4353
  0.8797    0.0001    0.0001     0.8800     VDD   (     28.169,     18.600)   U5337
  0.8797    0.0001    0.0001     0.8800     VDD   (     43.117,     18.600)   ZCTSBUF_1059_7133
  0.8797    0.0001    0.0001     0.8800     VDD   (     34.089,     21.600)   i_tv80_core_SP_reg_4_
  0.8797    0.0001    0.0001     0.8800     VDD   (     20.325,     28.800)   i_tv80_core_RegAddrB_r_reg_1_
  0.8797    0.0001    0.0001     0.8800     VDD   (     21.435,     30.000)   HFSINV_3426_1496
  0.8797    0.0001    0.0001     0.8800     VDD   (     23.433,     27.600)   clk_gate_i_tv80_core_BusB_reg/latch
  0.8797    0.0001    0.0001     0.8800     VDD   (     42.081,     31.200)   i_tv80_core_do_reg_7_
  0.8797    0.0001    0.0001     0.8800     VDD   (     25.505,     24.000)   U6336
  0.8797    0.0001    0.0001     0.8800     VDD   (     31.203,     19.800)   ZCTSBUF_1336_7131
  0.8797    0.0001    0.0001     0.8800     VDD   (     42.229,     18.600)   U5326
  0.8797    0.0001    0.0001     0.8800     VDD   (     22.360,     30.000)   ctmTdsLR_2_2019
  0.8797    0.0001    0.0001     0.8800     VDD   (     23.174,     30.000)   ctmTdsLR_1_1908
  0.8797    0.0001    0.0001     0.8800     VDD   (     21.287,     30.600)   i_tv80_core_RegBusA_r_reg_2_
  0.8797    0.0001    0.0001     0.8800     VDD   (     22.249,     32.400)   i_tv80_core_RegBusA_r_reg_1_
  0.8797    0.0001    0.0001     0.8800     VDD   (     31.758,     20.400)   ctmTdsLR_3_8413
  0.8797    0.0001    0.0002     0.8800     VDD   (     47.631,     18.000)   U6392
  0.8797    0.0001    0.0001     0.8800     VDD   (     14.331,     39.600)   U6017
  0.8797    0.0001    0.0001     0.8800     VDD   (     35.273,     21.600)   U5666
  0.8797    0.0001    0.0001     0.8800     VDD   (     25.542,     30.600)   ctmTdsLR_1_1915
  0.8797    0.0001    0.0001     0.8800     VDD   (     31.203,     22.800)   ctmTdsLR_1_1943
  0.8797    0.0001    0.0001     0.8800     VDD   (     15.774,     29.400)   U4865
  0.8797    0.0001    0.0001     0.8800     VDD   (     29.723,     10.200)   U3384
  0.8797    0.0001    0.0001     0.8800     VDD   (     25.024,     32.400)   U6314
  0.8797    0.0001    0.0001     0.8800     VDD   (     41.933,     30.600)   i_tv80_core_ALU_Op_r_reg_3_
  0.8797    0.0001    0.0001     0.8800     VDD   (     30.981,     31.800)   i_tv80_core_Save_ALU_r_reg
  0.8797    0.0001    0.0001     0.8800     VDD   (     43.339,     19.800)   i_tv80_core_I_reg_1_
  0.8797    0.0001    0.0001     0.8800     VDD   (     23.877,     28.200)   U2677
  0.8797    0.0001    0.0001     0.8800     VDD   (     27.873,     19.800)   U5316
  0.8797    0.0001    0.0001     0.8800     VDD   (     26.171,     21.600)   i_tv80_core_IR_reg_7_
  0.8797    0.0001    0.0002     0.8800     VDD   (     49.851,     11.400)   i_tv80_core_PC_reg_11_
  0.8797    0.0001    0.0001     0.8800     VDD   (     24.839,     13.200)   i_tv80_core_IR_reg_0_
  0.8797    0.0001    0.0001     0.8800     VDD   (     24.802,      6.600)   ctmTdsLR_1_2016
  0.8797    0.0001    0.0001     0.8800     VDD   (     27.429,     22.200)   i_tv80_core_Read_To_Reg_r_reg_4_
  0.8797    0.0001    0.0001     0.8800     VDD   (     31.203,     10.200)   i_tv80_core_PC_reg_0_
  0.8797    0.0001    0.0001     0.8800     VDD   (     13.665,     39.000)   ZCTSBUF_1098_7128
  0.8797    0.0001    0.0001     0.8800     VDD   (     24.580,     28.200)   U2964
  0.8797    0.0001    0.0001     0.8800     VDD   (     12.925,     39.000)   U4488
  0.8797    0.0001    0.0001     0.8800     VDD   (     26.134,     24.000)   U5742
  0.8797    0.0001    0.0001     0.8800     VDD   (     23.359,     28.200)   U2883
  0.8797    0.0001    0.0001     0.8800     VDD   (     25.024,     27.600)   U2966
  0.8797    0.0001    0.0001     0.8800     VDD   (     23.285,     24.000)   U4942
  0.8798    0.0001    0.0001     0.8800     VDD   (     29.242,     24.000)   U5095
  0.8798    0.0001    0.0001     0.8800     VDD   (     11.149,     28.200)   U4777
  0.8798    0.0001    0.0001     0.8800     VDD   (     17.032,     24.000)   U5445
  0.8798    0.0001    0.0001     0.8800     VDD   (     20.140,     27.600)   U5192
  0.8798    0.0001    0.0002     0.8800     VDD   (     48.519,     10.800)   i_tv80_core_PC_reg_10_
  0.8798    0.0001    0.0001     0.8800     VDD   (     41.193,     18.600)   i_tv80_core_A_reg_7_
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.761,     24.000)   U2568
  0.8798    0.0001    0.0001     0.8800     VDD   (     36.087,     21.600)   U5724
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.433,     16.200)   U4989
  0.8798    0.0001    0.0001     0.8800     VDD   (     15.330,     30.600)   U4427
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.506,     30.000)   ctmTdsLR_1_1916
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.174,     20.400)   U5279
  0.8798    0.0001    0.0001     0.8800     VDD   (     29.427,     31.800)   U5425
  0.8798    0.0001    0.0001     0.8800     VDD   (     29.131,     10.200)   gre_mt_inst_8521
  0.8798    0.0001    0.0001     0.8800     VDD   (     11.112,     39.600)   ctmTdsLR_1_8100
  0.8798    0.0001    0.0001     0.8800     VDD   (     35.902,     21.000)   ctmTdsLR_3_8437
  0.8798    0.0001    0.0001     0.8800     VDD   (     13.628,     30.000)   ctmTdsLR_1_1818
  0.8798    0.0001    0.0001     0.8800     VDD   (     27.096,     19.800)   U5336
  0.8798    0.0001    0.0001     0.8800     VDD   (     41.637,     19.200)   i_tv80_core_I_reg_7_
  0.8798    0.0001    0.0001     0.8800     VDD   (     36.457,     21.000)   U5812
  0.8798    0.0001    0.0001     0.8800     VDD   (     29.575,     24.000)   ctmTdsLR_2_8215
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.175,     27.600)   i_tv80_core_NMI_s_reg
  0.8798    0.0001    0.0002     0.8800     VDD   (     47.113,     18.600)   U6394
  0.8798    0.0001    0.0001     0.8800     VDD   (     17.439,     39.000)   ZCTSBUF_1537_7126
  0.8798    0.0001    0.0001     0.8800     VDD   (     35.273,     21.000)   U5753
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.611,     32.400)   i_tv80_core_do_reg_0_
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.507,     22.800)   ctmTdsLR_3_8266
  0.8798    0.0001    0.0002     0.8800     VDD   (     48.297,     11.400)   U3857
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.396,     22.200)   ctmTdsLR_1_8382
  0.8798    0.0001    0.0001     0.8800     VDD   (     29.686,      8.400)   U4050
  0.8798    0.0001    0.0001     0.8800     VDD   (     32.535,     21.000)   U2957
  0.8798    0.0001    0.0001     0.8800     VDD   (     17.328,     23.400)   ctmTdsLR_2_1568
  0.8798    0.0001    0.0001     0.8800     VDD   (     29.057,     32.400)   i_tv80_core_do_reg_1_
  0.8798    0.0001    0.0001     0.8800     VDD   (      7.375,     27.600)   U3295
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.767,     28.200)   U3375
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.833,      8.400)   i_tv80_core_PC_reg_2_
  0.8798    0.0001    0.0002     0.8800     VDD   (     46.521,     21.000)   i_tv80_core_R_reg_1_
  0.8798    0.0001    0.0001     0.8800     VDD   (     25.505,     32.400)   ctmTdsLR_1_8367
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.025,     31.200)   U2554
  0.8798    0.0001    0.0001     0.8800     VDD   (     37.234,     21.000)   ctmTdsLR_4_8438
  0.8798    0.0001    0.0001     0.8800     VDD   (     20.510,     28.200)   U5193
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.174,     19.800)   U3278
  0.8798    0.0001    0.0001     0.8800     VDD   (     20.362,     24.000)   ctmTdsLR_4_1547
  0.8798    0.0001    0.0001     0.8800     VDD   (     29.279,     19.200)   U5310
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.988,     31.800)   ctmTdsLR_1_1909
  0.8798    0.0001    0.0001     0.8800     VDD   (     29.908,     19.200)   ctmTdsLR_1_8411
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.613,     10.200)   U3298
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.019,     24.000)   U4554
  0.8798    0.0001    0.0001     0.8800     VDD   (     34.385,     22.200)   i_tv80_core_SP_reg_5_
  0.8798    0.0001    0.0001     0.8800     VDD   (     34.533,     21.000)   U4479
  0.8798    0.0001    0.0001     0.8800     VDD   (      8.189,     27.600)   U4791
  0.8798    0.0001    0.0001     0.8800     VDD   (     25.209,     16.800)   U5947
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.060,     16.800)   ctmTdsLR_2_2030
  0.8798    0.0001    0.0001     0.8800     VDD   (     36.753,     21.600)   U5682
  0.8798    0.0001    0.0001     0.8800     VDD   (     15.108,     29.400)   U4396
  0.8798    0.0001    0.0001     0.8800     VDD   (     44.375,     20.400)   U5820
  0.8798    0.0001    0.0001     0.8800     VDD   (     29.131,     16.800)   di_reg_reg_3_
  0.8798    0.0001    0.0001     0.8800     VDD   (     39.639,     21.000)   i_tv80_core_SP_reg_13_
  0.8798    0.0001    0.0001     0.8800     VDD   (     25.246,     12.600)   U5005
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.574,     23.400)   ctmTdsLR_2_8015
  0.8798    0.0001    0.0001     0.8800     VDD   (      6.561,     27.600)   U3352
  0.8798    0.0001    0.0001     0.8800     VDD   (     42.525,     18.000)   U5413
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.356,     21.000)   U5410
  0.8798    0.0001    0.0001     0.8800     VDD   (     31.906,     18.600)   ctmTdsLR_2_8404
  0.8798    0.0001    0.0001     0.8800     VDD   (     29.131,      8.400)   U3391
  0.8798    0.0001    0.0001     0.8800     VDD   (     44.338,     18.600)   ZCTSBUF_892_7132
  0.8798    0.0001    0.0001     0.8800     VDD   (     42.821,     10.800)   i_tv80_core_PC_reg_14_
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.471,     24.000)   U4575
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.206,     24.000)   ctmTdsLR_2_8120
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.687,     31.800)   U5236
  0.8798    0.0001    0.0001     0.8800     VDD   (     14.849,     27.000)   U3362
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.728,     12.600)   U4567
  0.8798    0.0001    0.0001     0.8800     VDD   (      8.781,     27.600)   U2490
  0.8798    0.0001    0.0001     0.8800     VDD   (     16.699,     39.000)   U6054
  0.8798    0.0001    0.0001     0.8800     VDD   (     41.637,     18.000)   U6384
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.247,      9.000)   i_tv80_core_XY_State_reg_1_
  0.8798    0.0001    0.0001     0.8800     VDD   (     18.253,     32.400)   i_tv80_core_i_reg_RegsL_reg_3__5_
  0.8798    0.0001    0.0001     0.8800     VDD   (     27.059,     24.000)   U5100
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.950,     31.800)   ctmTdsLR_1_1912
  0.8798    0.0001    0.0001     0.8800     VDD   (     41.859,     19.800)   U5314
  0.8798    0.0001    0.0001     0.8800     VDD   (     12.925,     30.000)   U4766
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.766,     28.800)   U3542
  0.8798    0.0001    0.0001     0.8800     VDD   (     43.043,     18.000)   U6373
  0.8798    0.0001    0.0001     0.8800     VDD   (     25.801,     12.600)   U5007
  0.8798    0.0001    0.0001     0.8800     VDD   (     25.135,     30.000)   U4563
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.284,     28.800)   U2727
  0.8798    0.0001    0.0001     0.8800     VDD   (     37.974,     21.000)   ctmTdsLR_4_8426
  0.8798    0.0001    0.0001     0.8800     VDD   (     25.727,      9.000)   i_tv80_core_Alternate_reg
  0.8798    0.0001    0.0001     0.8800     VDD   (     27.577,     18.600)   U5094
  0.8798    0.0001    0.0001     0.8800     VDD   (     25.727,      6.600)   i_tv80_core_IStatus_reg_1_
  0.8798    0.0001    0.0001     0.8800     VDD   (     40.379,     30.600)   i_tv80_core_Fp_reg_7_
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.470,     31.200)   ctmTdsLR_2_8321
  0.8798    0.0001    0.0001     0.8800     VDD   (     40.231,     31.200)   i_tv80_core_ALU_Op_r_reg_2_
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.689,     18.000)   i_tv80_core_tstate_reg_0_
  0.8798    0.0001    0.0001     0.8800     VDD   (     45.855,     19.200)   U5417
  0.8798    0.0001    0.0001     0.8800     VDD   (     11.963,     39.000)   U3466
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.948,     13.200)   iorq_n_reg
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.389,     16.200)   U5490
  0.8798    0.0001    0.0001     0.8800     VDD   (     36.383,     10.200)   i_tv80_core_PC_reg_7_
  0.8798    0.0001    0.0001     0.8800     VDD   (     27.688,     22.800)   U3259
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.915,     28.800)   U4546
  0.8798    0.0001    0.0002     0.8800     VDD   (     49.999,     10.800)   U6259
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.833,      9.600)   i_tv80_core_PC_reg_1_
  0.8798    0.0001    0.0001     0.8800     VDD   (     25.024,     31.200)   U5030
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.687,      8.400)   U2564
  0.8798    0.0001    0.0001     0.8800     VDD   (     46.373,     31.200)   i_tv80_core_F_reg_1_
  0.8798    0.0001    0.0001     0.8800     VDD   (     36.013,     22.200)   i_tv80_core_SP_reg_10_
  0.8798    0.0001    0.0001     0.8800     VDD   (     29.686,      9.600)   U3390
  0.8798    0.0001    0.0001     0.8800     VDD   (     47.631,     31.200)   U5318
  0.8798    0.0001    0.0001     0.8800     VDD   (     45.411,     19.800)   i_tv80_core_I_reg_4_
  0.8798    0.0001    0.0001     0.8800     VDD   (     41.008,     18.000)   U6385
  0.8798    0.0001    0.0001     0.8800     VDD   (     16.033,     39.600)   i_tv80_core_i_reg_RegsH_reg_1__0_
  0.8798    0.0001    0.0001     0.8800     VDD   (     12.407,     40.200)   U3699
  0.8798    0.0001    0.0001     0.8800     VDD   (     18.031,     39.600)   U6079
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.989,     22.800)   ctmTdsLR_5_8386
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.944,     23.400)   ctmTdsLR_1_8014
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.948,     21.000)   U5315
  0.8798    0.0001    0.0001     0.8800     VDD   (     36.346,     31.800)   U5407
  0.8798    0.0001    0.0001     0.8800     VDD   (     32.350,     20.400)   ctmTdsLR_1_8439
  0.8798    0.0001    0.0001     0.8800     VDD   (     33.978,     21.000)   U3591
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.208,     12.600)   ctmTdsLR_1_8483
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.286,     20.400)   U5277
  0.8798    0.0001    0.0001     0.8800     VDD   (     37.086,     31.800)   U5633
  0.8798    0.0001    0.0001     0.8800     VDD   (     14.479,     39.000)   U3424
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.802,      8.400)   U4998
  0.8798    0.0001    0.0001     0.8800     VDD   (     19.437,     32.400)   U4802
  0.8798    0.0001    0.0001     0.8800     VDD   (     38.492,     21.000)   ctmTdsLR_3_8401
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.543,     21.600)   U3898
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.722,     24.000)   ctmTdsLR_2_8347
  0.8798    0.0001    0.0001     0.8800     VDD   (     25.690,     27.600)   ctmTdsLR_1_8318
  0.8798    0.0001    0.0001     0.8800     VDD   (     27.762,     24.000)   U2567
  0.8798    0.0001    0.0001     0.8800     VDD   (     35.902,     31.800)   U5368
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.099,      8.400)   ctmTdsLR_2_8452
  0.8798    0.0001    0.0001     0.8800     VDD   (     48.223,     31.200)   U6160
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.138,     23.400)   U5265
  0.8798    0.0001    0.0001     0.8800     VDD   (     37.308,     21.600)   ctmTdsLR_1_8352
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.870,     19.200)   ctmTdsLR_2_8412
  0.8798    0.0001    0.0001     0.8800     VDD   (     44.893,     21.000)   i_tv80_core_I_reg_0_
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.767,     22.200)   ctmTdsLR_2_8265
  0.8798    0.0001    0.0001     0.8800     VDD   (     29.168,      9.000)   U6368
  0.8798    0.0001    0.0001     0.8800     VDD   (     46.706,     18.000)   U2809
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.099,     27.000)   clk_gate_i_tv80_core_BusB_reg/test_or
  0.8798    0.0001    0.0001     0.8800     VDD   (      5.377,     27.600)   i_tv80_core_i_reg_RegsL_reg_6__2_
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.208,     32.400)   ctmTdsLR_1_1911
  0.8798    0.0001    0.0001     0.8800     VDD   (     25.431,     21.000)   U5009
  0.8798    0.0001    0.0002     0.8800     VDD   (     47.261,     10.800)   U3920
  0.8798    0.0001    0.0001     0.8800     VDD   (     25.801,      8.400)   i_tv80_core_XY_State_reg_0_
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.249,     31.200)   i_tv80_core_RegBusA_r_reg_0_
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.062,     12.600)   U6185
  0.8798    0.0001    0.0001     0.8800     VDD   (     37.234,     31.200)   U4051
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.650,     13.200)   U4409
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.693,     27.000)   i_tv80_core_BusReq_s_reg
  0.8798    0.0001    0.0001     0.8800     VDD   (     14.294,     29.400)   ctmTdsLR_1_1531
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.654,     27.000)   U3430
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.426,      9.000)   U2941
  0.8798    0.0001    0.0001     0.8800     VDD   (     41.378,     31.800)   U5829
  0.8798    0.0001    0.0001     0.8800     VDD   (     37.937,     18.000)   i_tv80_core_SP_reg_6_
  0.8798    0.0001    0.0001     0.8800     VDD   (     29.390,     13.200)   ctmTdsLR_2_8380
  0.8798    0.0001    0.0001     0.8800     VDD   (     12.185,     30.000)   U4767
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.134,     18.600)   U4454
  0.8798    0.0001    0.0001     0.8800     VDD   (     21.916,     28.200)   U2736
  0.8798    0.0001    0.0001     0.8800     VDD   (     18.475,     33.000)   U3861
  0.8798    0.0001    0.0001     0.8800     VDD   (     13.369,     40.200)   U3697
  0.8798    0.0001    0.0001     0.8800     VDD   (     13.406,     28.800)   ctmTdsLR_1_1530
  0.8798    0.0001    0.0001     0.8800     VDD   (     35.495,     31.800)   U4536
  0.8798    0.0001    0.0001     0.8800     VDD   (     19.178,     22.800)   U5202
  0.8798    0.0001    0.0001     0.8800     VDD   (     43.191,     30.600)   U6179
  0.8798    0.0001    0.0001     0.8800     VDD   (     25.246,     28.800)   ctmTdsLR_1_1838
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.282,     30.600)   ctmTdsLR_4_1993
  0.8798    0.0001    0.0001     0.8800     VDD   (     34.829,     10.200)   i_tv80_core_PC_reg_4_
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.243,      8.400)   U3381
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.539,     19.200)   U5320
  0.8798    0.0001    0.0001     0.8800     VDD   (     11.815,     40.200)   U3698
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.985,     18.600)   U5687
  0.8798    0.0001    0.0001     0.8800     VDD   (     45.115,     20.400)   U5333
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.432,     16.800)   U2799
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.095,     32.400)   U5996
  0.8798    0.0001    0.0001     0.8800     VDD   (     36.272,     31.200)   U3307
  0.8798    0.0001    0.0001     0.8800     VDD   (     20.880,     24.000)   ctmTdsLR_2_1526
  0.8798    0.0001    0.0001     0.8800     VDD   (     36.272,     18.000)   ctmTdsLR_1_8407
  0.8798    0.0001    0.0001     0.8800     VDD   (     17.735,     33.000)   gre_mt_inst_8524
  0.8798    0.0001    0.0001     0.8800     VDD   (     21.842,     28.800)   i_tv80_core_Oldnmi_n_reg
  0.8798    0.0001    0.0001     0.8800     VDD   (     16.810,     23.400)   U3041
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.026,     31.800)   ctmTdsLR_1_2018
  0.8798    0.0001    0.0001     0.8800     VDD   (     36.864,     30.600)   U5698
  0.8798    0.0001    0.0001     0.8800     VDD   (     18.438,     22.800)   U3821
  0.8798    0.0001    0.0001     0.8800     VDD   (     42.192,     31.800)   U5740
  0.8798    0.0001    0.0001     0.8800     VDD   (     25.135,     15.600)   U5028
  0.8798    0.0001    0.0001     0.8800     VDD   (     41.267,     10.800)   i_tv80_core_TmpAddr_reg_15_
  0.8798    0.0001    0.0001     0.8800     VDD   (     29.834,     13.200)   U2959
  0.8798    0.0001    0.0001     0.8800     VDD   (     25.283,     18.000)   U5939
  0.8798    0.0001    0.0001     0.8800     VDD   (     45.041,     19.200)   U5339
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.058,     31.800)   U2794
  0.8798    0.0001    0.0001     0.8800     VDD   (     25.579,     31.200)   U3854
  0.8798    0.0001    0.0002     0.8800     VDD   (     48.075,     31.800)   i_tv80_core_Fp_reg_5_
  0.8798    0.0001    0.0001     0.8800     VDD   (     41.008,     19.800)   U5313
  0.8798    0.0001    0.0001     0.8800     VDD   (     37.863,     31.200)   U3554
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.618,      8.400)   U5021
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.798,      9.600)   U6191
  0.8798    0.0001    0.0001     0.8800     VDD   (     21.805,     29.400)   i_tv80_core_IncDecZ_reg
  0.8798    0.0001    0.0001     0.8800     VDD   (     13.110,     30.600)   U3677
  0.8798    0.0001    0.0001     0.8800     VDD   (     37.382,     30.600)   U3841
  0.8798    0.0001    0.0001     0.8800     VDD   (     35.680,     18.000)   U3763
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.763,     12.600)   U3661
  0.8798    0.0001    0.0001     0.8800     VDD   (     46.225,     18.600)   U5421
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.687,     12.600)   mreq_n_reg
  0.8798    0.0001    0.0001     0.8800     VDD   (     36.124,     30.600)   U2951
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.840,     29.400)   U5964
  0.8798    0.0001    0.0001     0.8800     VDD   (     25.246,     27.000)   U3163
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.282,     28.200)   U3074
  0.8798    0.0001    0.0001     0.8800     VDD   (     29.982,     28.200)   U2574
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.389,     27.600)   i_tv80_core_F_reg_2_
  0.8798    0.0001    0.0001     0.8800     VDD   (     32.313,     18.000)   U5455
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.391,      9.000)   U2903
  0.8798    0.0001    0.0001     0.8800     VDD   (     20.732,     23.400)   ctmTdsLR_2_1845
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.058,     10.200)   ctmTdsLR_3_8213
  0.8798    0.0001    0.0001     0.8800     VDD   (     32.054,     22.800)   U5635
  0.8798    0.0001    0.0001     0.8800     VDD   (     19.141,     20.400)   U5254
  0.8798    0.0001    0.0001     0.8800     VDD   (     44.079,     18.000)   U6389
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.508,     19.800)   U4991
  0.8798    0.0001    0.0001     0.8800     VDD   (     32.535,     31.800)   i_tv80_core_do_reg_4_
  0.8798    0.0001    0.0001     0.8800     VDD   (     37.678,     31.800)   U2621
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.204,     24.600)   U5356
  0.8798    0.0001    0.0001     0.8800     VDD   (     13.406,     29.400)   ctmTdsLR_1_7997
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.983,     24.600)   i_tv80_core_Read_To_Reg_r_reg_1_
  0.8798    0.0001    0.0002     0.8800     VDD   (     48.889,     31.200)   U6159
  0.8798    0.0001    0.0001     0.8800     VDD   (     25.394,     18.600)   U5938
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.654,      9.600)   ctmTdsLR_1_8451
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.204,     10.800)   ctmTdsLR_1_1920
  0.8798    0.0001    0.0001     0.8800     VDD   (     33.312,     21.000)   U5475
  0.8798    0.0001    0.0001     0.8800     VDD   (     18.586,     20.400)   U4544
  0.8798    0.0001    0.0001     0.8800     VDD   (     19.252,     39.000)   clk_gate_i_tv80_core_BusB_reg/main_gate
  0.8798    0.0001    0.0001     0.8800     VDD   (     40.564,     31.800)   U5711
  0.8798    0.0001    0.0001     0.8800     VDD   (     16.477,     23.400)   U3214
  0.8798    0.0001    0.0001     0.8800     VDD   (     27.281,     12.600)   U3392
  0.8798    0.0001    0.0001     0.8800     VDD   (     25.246,      9.600)   ctmTdsLR_4_8325
  0.8798    0.0001    0.0001     0.8800     VDD   (     36.531,      9.600)   i_tv80_core_PC_reg_5_
  0.8798    0.0001    0.0001     0.8800     VDD   (     46.521,     31.800)   i_tv80_core_F_reg_3_
  0.8798    0.0001    0.0001     0.8800     VDD   (     16.625,     32.400)   i_tv80_core_i_reg_RegsL_reg_0__5_
  0.8798    0.0001    0.0001     0.8800     VDD   (     21.953,     22.800)   i_tv80_core_IntE_FF1_reg
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.428,      9.600)   ctmTdsLR_2_8212
  0.8798    0.0001    0.0001     0.8800     VDD   (     36.679,     20.400)   ctmTdsLR_2_2032
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.691,     29.400)   U4477
  0.8798    0.0001    0.0001     0.8800     VDD   (     19.141,     24.600)   U5857
  0.8798    0.0001    0.0001     0.8800     VDD   (     27.947,     16.800)   U5415
  0.8798    0.0001    0.0001     0.8800     VDD   (     10.520,     28.200)   ctmTdsLR_4_7976
  0.8798    0.0001    0.0001     0.8800     VDD   (     19.807,     20.400)   U5960
  0.8798    0.0001    0.0001     0.8800     VDD   (     21.139,     28.200)   U5194
  0.8798    0.0001    0.0001     0.8800     VDD   (     25.875,     19.200)   i_tv80_core_tstate_reg_1_
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.544,     12.600)   U3334
  0.8798    0.0001    0.0001     0.8800     VDD   (     18.734,     24.600)   U3893
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.097,     31.800)   U6315
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.019,     31.200)   U4555
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.839,     10.200)   i_tv80_core_NMICycle_reg
  0.8798    0.0001    0.0001     0.8800     VDD   (     18.475,     31.200)   U6084
  0.8798    0.0001    0.0001     0.8800     VDD   (     37.678,     30.600)   U5824
  0.8798    0.0001    0.0001     0.8800     VDD   (     32.387,     10.200)   U4135
  0.8798    0.0001    0.0001     0.8800     VDD   (     19.807,     33.000)   i_tv80_core_i_reg_RegsL_reg_5__5_
  0.8798    0.0001    0.0001     0.8800     VDD   (     29.464,     10.800)   U6369
  0.8798    0.0001    0.0001     0.8800     VDD   (     19.178,     39.600)   ctmTdsLR_2_7988
  0.8798    0.0001    0.0001     0.8800     VDD   (     43.043,     31.800)   U6168
  0.8798    0.0001    0.0001     0.8800     VDD   (     35.569,     31.200)   U3308
  0.8798    0.0001    0.0001     0.8800     VDD   (     15.737,     39.000)   U6104
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.870,     31.200)   U6348
  0.8798    0.0001    0.0001     0.8800     VDD   (     27.725,     12.600)   U2960
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.870,     28.200)   U2573
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.914,     16.800)   ctmTdsLR_1_2029
  0.8798    0.0001    0.0001     0.8800     VDD   (     17.920,     22.800)   U5488
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.100,      7.200)   U5920
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.907,     13.200)   i_tv80_core_TmpAddr_reg_1_
  0.8798    0.0001    0.0001     0.8800     VDD   (     35.088,     20.400)   ctmTdsLR_3_8445
  0.8798    0.0001    0.0001     0.8800     VDD   (     44.375,     10.800)   i_tv80_core_PC_reg_15_
  0.8798    0.0001    0.0001     0.8800     VDD   (     37.826,     21.600)   ctmTdsLR_2_8353
  0.8798    0.0001    0.0001     0.8800     VDD   (     19.659,     24.600)   U2823
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.545,      7.200)   U3770
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.617,     21.000)   U5008
  0.8798    0.0001    0.0001     0.8800     VDD   (     20.140,     27.000)   U5190
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.430,     27.600)   U5239
  0.8798    0.0001    0.0001     0.8800     VDD   (     29.131,     28.200)   U3335
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.062,      9.600)   ctmTdsLR_1_8481
  0.8798    0.0001    0.0001     0.8800     VDD   (     17.513,     31.200)   U6122
  0.8798    0.0001    0.0001     0.8800     VDD   (     21.694,     24.000)   ctmTdsLR_1_1544
  0.8798    0.0001    0.0001     0.8800     VDD   (     34.607,     31.800)   U6355
  0.8798    0.0001    0.0001     0.8800     VDD   (     12.592,     30.600)   ctmTdsLR_2_1685
  0.8798    0.0001    0.0001     0.8800     VDD   (     38.270,     31.200)   U5673
  0.8798    0.0001    0.0001     0.8800     VDD   (     39.639,     20.400)   i_tv80_core_SP_reg_8_
  0.8798    0.0001    0.0001     0.8800     VDD   (     35.088,     18.000)   ctmTdsLR_1_8419
  0.8798    0.0001    0.0001     0.8800     VDD   (     18.105,     20.400)   U4966
  0.8798    0.0001    0.0001     0.8800     VDD   (     36.198,     32.400)   U5366
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.691,     12.000)   i_tv80_core_IntCycle_reg
  0.8798    0.0001    0.0001     0.8800     VDD   (     25.986,     28.800)   U3564
  0.8798    0.0001    0.0001     0.8800     VDD   (     48.815,     17.400)   i_tv80_core_A_reg_9_
  0.8798    0.0001    0.0001     0.8800     VDD   (     37.308,     18.600)   clk_gate_i_tv80_core_BusAck_reg/main_gate
  0.8798    0.0001    0.0001     0.8800     VDD   (     29.871,     12.600)   ctmTdsLR_3_8381
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.432,     24.600)   U4987
  0.8798    0.0001    0.0001     0.8800     VDD   (     31.536,     19.200)   ctmTdsLR_4_8414
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.726,     16.800)   U5414
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.393,     10.200)   i_tv80_core_BTR_r_reg
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.951,     24.600)   U4665
  0.8798    0.0001    0.0001     0.8800     VDD   (     39.565,     18.000)   i_tv80_core_SP_reg_14_
  0.8798    0.0001    0.0001     0.8800     VDD   (     37.752,     20.400)   U5774
  0.8798    0.0001    0.0001     0.8800     VDD   (     18.031,     24.600)   U4945
  0.8798    0.0001    0.0001     0.8800     VDD   (     38.159,     31.800)   U5718
  0.8798    0.0001    0.0001     0.8800     VDD   (     12.629,     28.800)   ctmTdsLR_1_1550
  0.8798    0.0001    0.0001     0.8800     VDD   (     27.540,     32.400)   ctmTdsLR_1_8297
  0.8798    0.0001    0.0001     0.8800     VDD   (     20.695,     32.400)   i_tv80_core_i_reg_RegsL_reg_7__5_
  0.8798    0.0001    0.0001     0.8800     VDD   (     47.853,     24.600)   i_tv80_core_ACC_reg_2_
  0.8798    0.0001    0.0001     0.8800     VDD   (     16.995,     33.000)   U3878
  0.8798    0.0001    0.0001     0.8800     VDD   (     31.314,     10.800)   U3473
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.944,     16.800)   U4664
  0.8798    0.0001    0.0001     0.8800     VDD   (     43.820,     31.800)   U6169
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.802,     24.600)   U5888
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.840,      7.200)   U5923
  0.8798    0.0001    0.0001     0.8800     VDD   (     18.364,     22.200)   U4658
  0.8798    0.0001    0.0001     0.8800     VDD   (     20.584,     20.400)   HFSINV_2530_1503
  0.8798    0.0001    0.0001     0.8800     VDD   (     31.499,     24.600)   ctmTdsLR_1_1961
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.543,     18.000)   U5940
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.909,     31.200)   ctmTdsLR_3_8121
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.728,     18.600)   U5941
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.909,     10.800)   U6200
  0.8798    0.0001    0.0001     0.8800     VDD   (     32.165,     32.400)   i_tv80_core_do_reg_3_
  0.8798    0.0001    0.0001     0.8800     VDD   (     21.324,     23.400)   U5259
  0.8798    0.0001    0.0001     0.8800     VDD   (     15.071,     39.000)   ZCTSBUF_1111_7129
  0.8798    0.0001    0.0001     0.8800     VDD   (      9.484,     27.000)   ctmTdsLR_1_7999
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.064,     19.800)   ctmTdsLR_2_8149
  0.8798    0.0001    0.0001     0.8800     VDD   (     36.901,     32.400)   U2945
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.804,     24.600)   i_tv80_core_Auto_Wait_t2_reg
  0.8798    0.0001    0.0001     0.8800     VDD   (     39.972,     18.600)   ctmTdsLR_1_8399
  0.8798    0.0001    0.0001     0.8800     VDD   (     19.363,     31.200)   U4689
  0.8798    0.0001    0.0001     0.8800     VDD   (     46.336,     10.800)   ctmTdsLR_2_1921
  0.8798    0.0001    0.0001     0.8800     VDD   (     17.513,     22.800)   U5483
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.171,      9.600)   U3474
  0.8798    0.0001    0.0001     0.8800     VDD   (     12.555,     29.400)   U4770
  0.8798    0.0001    0.0001     0.8800     VDD   (     34.496,     20.400)   ctmTdsLR_3_8417
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.729,     21.600)   U5010
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.872,     27.600)   U4894
  0.8798    0.0001    0.0001     0.8800     VDD   (     34.459,     30.600)   i_tv80_core_do_reg_5_
  0.8798    0.0001    0.0001     0.8800     VDD   (     29.538,     17.400)   U5491
  0.8798    0.0001    0.0001     0.8800     VDD   (     19.955,     22.800)   ctmTdsLR_2_1897
  0.8798    0.0001    0.0001     0.8800     VDD   (     18.808,     22.200)   U4984
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.500,     30.600)   ctmTdsLR_2_8333
  0.8798    0.0001    0.0001     0.8800     VDD   (     35.828,     18.600)   ctmTdsLR_2_8408
  0.8798    0.0001    0.0001     0.8800     VDD   (     21.768,     20.400)   ctmTdsLR_1_1954
  0.8798    0.0001    0.0001     0.8800     VDD   (     29.501,     30.600)   U5283
  0.8798    0.0001    0.0001     0.8800     VDD   (     38.344,     20.400)   ctmTdsLR_4_2028
  0.8798    0.0001    0.0001     0.8800     VDD   (     45.263,     18.600)   U3812
  0.8798    0.0001    0.0001     0.8800     VDD   (     31.610,     24.000)   ctmTdsLR_1_1967
  0.8798    0.0001    0.0001     0.8800     VDD   (     35.199,     32.400)   U2935
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.358,      7.200)   U5924
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.064,      7.200)   ctmTdsLR_1_8397
  0.8798    0.0001    0.0001     0.8800     VDD   (     27.244,     16.800)   U4561
  0.8798    0.0001    0.0001     0.8800     VDD   (     17.735,     22.200)   U2505
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.136,     19.200)   ctmTdsLR_1_8374
  0.8798    0.0001    0.0001     0.8800     VDD   (     27.614,     19.200)   U5307
  0.8798    0.0001    0.0001     0.8800     VDD   (     42.969,     11.400)   U3896
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.396,     16.800)   U5256
  0.8798    0.0001    0.0001     0.8800     VDD   (     38.270,     30.600)   ctmTdsLR_1_8336
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.469,     13.800)   i_tv80_core_IR_reg_1_
  0.8798    0.0001    0.0001     0.8800     VDD   (     13.073,     33.000)   i_tv80_core_i_reg_RegsL_reg_4__0_
  0.8798    0.0001    0.0001     0.8800     VDD   (     31.980,      9.600)   U3780
  0.8798    0.0001    0.0001     0.8800     VDD   (     18.919,     19.800)   U3848
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.911,     19.200)   U3483
  0.8798    0.0001    0.0001     0.8800     VDD   (     46.299,     11.400)   i_tv80_core_PC_reg_12_
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.241,     17.400)   U5453
  0.8798    0.0001    0.0001     0.8800     VDD   (     32.868,     20.400)   ctmTdsLR_2_8440
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.693,      8.400)   i_tv80_core_ISet_reg_0_
  0.8798    0.0001    0.0001     0.8800     VDD   (     27.022,     30.600)   ctmTdsLR_1_1914
  0.8798    0.0001    0.0001     0.8800     VDD   (     34.866,     31.200)   U6356
  0.8798    0.0001    0.0001     0.8800     VDD   (     37.086,     22.200)   ctmTdsLR_1_2014
  0.8798    0.0001    0.0001     0.8800     VDD   (     25.727,     12.000)   U4662
  0.8798    0.0001    0.0001     0.8800     VDD   (     16.033,     24.000)   U3671
  0.8798    0.0001    0.0001     0.8800     VDD   (     20.177,     24.600)   U3753
  0.8798    0.0001    0.0001     0.8800     VDD   (     20.769,      6.600)   U3055
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.952,     13.200)   ctmTdsLR_1_8389
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.060,     30.000)   U4442
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.352,     12.600)   U5505
  0.8798    0.0001    0.0001     0.8800     VDD   (     43.968,     30.600)   U5835
  0.8798    0.0001    0.0001     0.8800     VDD   (     36.457,     10.800)   U3892
  0.8798    0.0001    0.0001     0.8800     VDD   (     31.240,     30.600)   U6340
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.581,      9.600)   ctmTdsLR_2_8482
  0.8798    0.0001    0.0001     0.8800     VDD   (     44.708,     31.200)   U6180
  0.8798    0.0001    0.0001     0.8800     VDD   (     17.624,     20.400)   U4570
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.613,     30.600)   ctmTdsLR_1_8119
  0.8798    0.0001    0.0001     0.8800     VDD   (     44.597,     11.400)   i_tv80_core_PC_reg_13_
  0.8798    0.0001    0.0001     0.8800     VDD   (     12.999,     34.800)   i_tv80_core_i_reg_RegsL_reg_7__0_
  0.8798    0.0001    0.0001     0.8800     VDD   (     32.609,     22.800)   U3387
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.206,     28.200)   U3718
  0.8798    0.0001    0.0001     0.8800     VDD   (     42.229,     11.400)   U3987
  0.8798    0.0001    0.0001     0.8800     VDD   (      6.117,     33.000)   i_tv80_core_i_reg_RegsL_reg_7__1_
  0.8798    0.0001    0.0001     0.8800     VDD   (     21.916,     22.200)   U3801
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.138,     31.800)   ctmTdsLR_1_8019
  0.8798    0.0001    0.0001     0.8800     VDD   (     38.677,     31.200)   U3260
  0.8798    0.0001    0.0001     0.8800     VDD   (     35.495,     10.800)   U2684
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.983,     15.600)   di_reg_reg_2_
  0.8798    0.0001    0.0001     0.8800     VDD   (     40.268,     19.200)   ctmTdsLR_4_8434
  0.8798    0.0001    0.0001     0.8800     VDD   (     34.940,     18.600)   ctmTdsLR_2_8420
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.726,     31.800)   ctmTdsLR_3_1992
  0.8798    0.0001    0.0001     0.8800     VDD   (     27.688,      8.400)   U2784
  0.8798    0.0001    0.0001     0.8800     VDD   (     27.910,      9.600)   U6199
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.173,     15.600)   wr_n_reg_U3
  0.8798    0.0001    0.0001     0.8800     VDD   (     39.787,     31.800)   ctmTdsLR_1_1932
  0.8798    0.0001    0.0001     0.8800     VDD   (     27.022,     32.400)   U5965
  0.8798    0.0001    0.0001     0.8800     VDD   (     21.324,     20.400)   U5271
  0.8798    0.0001    0.0001     0.8800     VDD   (     20.399,     22.800)   ctmTdsLR_1_1896
  0.8798    0.0001    0.0001     0.8800     VDD   (     18.031,     19.800)   U4437
  0.8798    0.0001    0.0001     0.8800     VDD   (     16.588,     31.200)   ctmTdsLR_2_8059
  0.8798    0.0001    0.0001     0.8800     VDD   (     25.764,     24.600)   U5889
  0.8798    0.0001    0.0001     0.8800     VDD   (     29.316,     28.800)   ctmTdsLR_3_8348
  0.8798    0.0001    0.0001     0.8800     VDD   (     27.466,     10.200)   U3296
  0.8798    0.0001    0.0001     0.8800     VDD   (     11.519,     30.000)   U4773
  0.8798    0.0001    0.0001     0.8800     VDD   (     31.869,     10.800)   U3472
  0.8798    0.0001    0.0001     0.8800     VDD   (     11.889,     33.000)   U6108
  0.8798    0.0001    0.0001     0.8800     VDD   (     36.383,      9.000)   i_tv80_core_PC_reg_6_
  0.8798    0.0001    0.0001     0.8800     VDD   (     47.779,     17.400)   U2814
  0.8798    0.0001    0.0001     0.8800     VDD   (     45.781,     18.000)   U6387
  0.8798    0.0001    0.0001     0.8800     VDD   (     32.905,     10.200)   U2887
  0.8798    0.0001    0.0001     0.8800     VDD   (     17.698,      3.000)   U5147
  0.8798    0.0001    0.0001     0.8800     VDD   (     46.521,     24.600)   ctmTdsLR_1_8473
  0.8798    0.0001    0.0001     0.8800     VDD   (     18.253,      3.000)   U3329
  0.8798    0.0001    0.0001     0.8800     VDD   (     10.964,     40.200)   ctmTdsLR_2_8101
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.724,     28.800)   U2967
  0.8798    0.0001    0.0001     0.8800     VDD   (     12.407,     36.000)   U4489
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.099,     18.600)   ctmTdsLR_2_8375
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.759,     17.400)   U4523
  0.8798    0.0001    0.0001     0.8800     VDD   (     10.150,     39.600)   ctmTdsLR_3_1759
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.354,     10.800)   ctmTdsLR_1_8211
  0.8798    0.0001    0.0001     0.8800     VDD   (     42.525,     24.000)   i_tv80_core_R_reg_7_
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.655,     12.000)   ctmTdsLR_2_8486
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.206,     30.600)   U3266
  0.8798    0.0001    0.0001     0.8800     VDD   (     43.043,     24.600)   ctmTdsLR_1_8453
  0.8798    0.0001    0.0001     0.8800     VDD   (     18.697,      3.000)   U3223
  0.8798    0.0001    0.0001     0.8800     VDD   (     48.075,     30.600)   i_tv80_core_Fp_reg_6_
  0.8798    0.0001    0.0001     0.8800     VDD   (     31.943,     30.600)   ctmTdsLR_1_8332
  0.8798    0.0001    0.0001     0.8800     VDD   (     33.645,     10.200)   U3805
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.874,      9.000)   U3771
  0.8798    0.0001    0.0001     0.8800     VDD   (     42.229,     24.600)   ctmTdsLR_2_8458
  0.8798    0.0001    0.0001     0.8800     VDD   (     49.777,     13.800)   i_tv80_core_A_reg_1_
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.470,     33.000)   ctmTdsLR_1_8368
  0.8798    0.0001    0.0001     0.8800     VDD   (     32.054,     19.200)   ctmTdsLR_4_8406
  0.8798    0.0001    0.0001     0.8800     VDD   (     32.091,     24.600)   U4553
  0.8798    0.0001    0.0001     0.8800     VDD   (     12.037,     35.400)   U3703
  0.8798    0.0001    0.0001     0.8800     VDD   (     19.548,     22.200)   U3170
  0.8798    0.0001    0.0001     0.8800     VDD   (     10.816,     39.000)   ctmTdsLR_1_1599
  0.8798    0.0001    0.0001     0.8800     VDD   (     17.143,     22.200)   ctmTdsLR_1_1579
  0.8798    0.0001    0.0001     0.8800     VDD   (     18.327,     38.400)   i_tv80_core_i_reg_RegsH_reg_3__0_
  0.8798    0.0001    0.0001     0.8800     VDD   (     19.696,      6.600)   ctmTdsLR_2_1810
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.911,      8.400)   U3469
  0.8798    0.0001    0.0001     0.8800     VDD   (     11.149,     34.800)   U2921
  0.8798    0.0001    0.0001     0.8800     VDD   (     27.540,      9.000)   U3487
  0.8798    0.0001    0.0001     0.8800     VDD   (     31.832,      9.000)   U4165
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.434,      9.000)   U5026
  0.8798    0.0001    0.0001     0.8800     VDD   (     12.703,     36.600)   U4485
  0.8798    0.0001    0.0001     0.8800     VDD   (     27.244,     31.800)   U6164
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.136,     33.000)   ctmTdsLR_1_8341
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.833,     12.600)   U3888
  0.8798    0.0001    0.0001     0.8800     VDD   (     38.788,     31.800)   U5347
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.171,     27.000)   U3009
  0.8798    0.0001    0.0001     0.8800     VDD   (     38.344,     21.600)   ctmTdsLR_1_8427
  0.8798    0.0001    0.0001     0.8800     VDD   (     39.195,     31.200)   U3868
  0.8798    0.0001    0.0001     0.8800     VDD   (     48.223,     25.200)   U5659
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.833,     39.600)   i_tv80_core_RegBusA_r_reg_8_
  0.8798    0.0001    0.0001     0.8800     VDD   (     11.519,     35.400)   U3750
  0.8798    0.0001    0.0001     0.8800     VDD   (     36.161,     24.000)   i_tv80_core_SP_reg_15_
  0.8798    0.0001    0.0001     0.8800     VDD   (     41.341,     32.400)   i_tv80_core_ALU_Op_r_reg_0_
  0.8798    0.0001    0.0001     0.8800     VDD   (     33.386,     20.400)   ctmTdsLR_3_8441
  0.8798    0.0001    0.0001     0.8800     VDD   (     32.905,     31.200)   i_tv80_core_do_reg_6_
  0.8798    0.0001    0.0001     0.8800     VDD   (     34.829,      9.000)   i_tv80_core_PC_reg_3_
  0.8798    0.0001    0.0001     0.8800     VDD   (     41.526,     21.600)   U5329
  0.8798    0.0001    0.0001     0.8800     VDD   (     49.185,     24.600)   ctmTdsLR_2_8462
  0.8798    0.0001    0.0001     0.8800     VDD   (     31.425,     16.200)   U3036
  0.8798    0.0001    0.0001     0.8800     VDD   (     14.553,     40.200)   i_tv80_core_i_reg_RegsH_reg_7__0_
  0.8798    0.0001    0.0001     0.8800     VDD   (     38.122,     10.200)   U2918
  0.8798    0.0001    0.0001     0.8800     VDD   (     25.690,     29.400)   U2870
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.915,     33.000)   ctmTdsLR_1_8370
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.463,     28.800)   U4565
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.544,     19.200)   ctmTdsLR_2_1957
  0.8798    0.0001    0.0001     0.8800     VDD   (     42.451,     17.400)   i_tv80_core_A_reg_0_
  0.8798    0.0001    0.0001     0.8800     VDD   (     45.041,     18.000)   U3867
  0.8798    0.0001    0.0001     0.8800     VDD   (     11.112,     36.000)   ctmTdsLR_1_8061
  0.8798    0.0001    0.0001     0.8800     VDD   (     17.402,     19.800)   U2956
  0.8798    0.0001    0.0001     0.8800     VDD   (     16.773,     38.400)   i_tv80_core_i_reg_RegsH_reg_5__0_
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.537,     39.000)   i_tv80_core_RegBusA_r_reg_14_
  0.8798    0.0001    0.0001     0.8800     VDD   (     34.348,     32.400)   U5367
  0.8798    0.0001    0.0001     0.8800     VDD   (     17.809,     40.200)   ZCTSBUF_1551_7127
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.095,     28.800)   U3714
  0.8798    0.0001    0.0001     0.8800     VDD   (     13.147,     32.400)   i_tv80_core_i_reg_RegsL_reg_1__0_
  0.8798    0.0001    0.0001     0.8800     VDD   (     29.316,     27.000)   U5355
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.507,     21.000)   ctmTdsLR_3_8384
  0.8798    0.0001    0.0001     0.8800     VDD   (     11.260,     33.000)   U2897
  0.8798    0.0001    0.0001     0.8800     VDD   (     34.607,     10.800)   U4136
  0.8798    0.0001    0.0001     0.8800     VDD   (     33.682,     31.800)   U6360
  0.8798    0.0001    0.0001     0.8800     VDD   (     12.111,     36.600)   U3743
  0.8798    0.0001    0.0001     0.8800     VDD   (     41.193,     11.400)   i_tv80_core_TmpAddr_reg_14_
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.100,      9.600)   U4410
  0.8798    0.0001    0.0001     0.8800     VDD   (     27.614,     28.200)   U5860
  0.8798    0.0001    0.0001     0.8800     VDD   (     40.786,     21.600)   ctmTdsLR_1_8354
  0.8798    0.0001    0.0001     0.8800     VDD   (     16.292,     33.000)   ctmTdsLR_2_8123
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.095,     17.400)   U5309
  0.8798    0.0001    0.0001     0.8800     VDD   (     20.695,     31.200)   i_tv80_core_i_reg_RegsL_reg_1__5_
  0.8798    0.0001    0.0001     0.8800     VDD   (     18.512,     26.400)   i_tv80_core_RegAddrA_r_reg_0_
  0.8798    0.0001    0.0001     0.8800     VDD   (     27.799,     31.200)   U3478
  0.8798    0.0001    0.0001     0.8800     VDD   (     27.096,     28.200)   U2965
  0.8798    0.0001    0.0001     0.8800     VDD   (     47.224,     17.400)   U6388
  0.8798    0.0001    0.0001     0.8800     VDD   (     27.762,     30.600)   U5365
  0.8798    0.0001    0.0001     0.8800     VDD   (      9.817,     28.200)   U3282
  0.8798    0.0001    0.0001     0.8800     VDD   (      7.671,     33.000)   i_tv80_core_i_reg_RegsL_reg_2__1_
  0.8798    0.0001    0.0001     0.8800     VDD   (     44.671,     24.600)   i_tv80_core_ACC_reg_6_
  0.8798    0.0001    0.0001     0.8800     VDD   (     17.217,     40.200)   U4372
  0.8798    0.0001    0.0001     0.8800     VDD   (     11.186,     30.600)   ctmTdsLR_2_7974
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.761,     27.000)   U5968
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.915,     21.600)   ctmTdsLR_1_8264
  0.8798    0.0001    0.0001     0.8800     VDD   (     44.967,     31.800)   i_tv80_core_F_reg_5_
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.578,     15.600)   U5308
  0.8798    0.0001    0.0001     0.8800     VDD   (     10.853,     35.400)   U3607
  0.8798    0.0001    0.0001     0.8800     VDD   (     37.641,     10.800)   U4552
  0.8798    0.0001    0.0001     0.8800     VDD   (     12.851,     35.400)   U6033
  0.8798    0.0001    0.0001     0.8800     VDD   (     32.350,     30.600)   U5862
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.174,     12.000)   ctmTdsLR_1_8485
  0.8798    0.0001    0.0001     0.8800     VDD   (     39.121,     30.600)   U2691
  0.8798    0.0001    0.0001     0.8800     VDD   (     11.704,     29.400)   ctmTdsLR_1_1532
  0.8798    0.0001    0.0001     0.8800     VDD   (     16.625,     22.800)   ctmTdsLR_2_1537
  0.8798    0.0001    0.0001     0.8800     VDD   (     31.721,     27.600)   U4899
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.618,     18.600)   ctmTdsLR_1_1956
  0.8798    0.0001    0.0001     0.8800     VDD   (     40.897,     24.000)   i_tv80_core_ACC_reg_7_
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.692,     18.000)   U3775
  0.8798    0.0001    0.0001     0.8800     VDD   (     42.377,     21.600)   ctmTdsLR_1_2000
  0.8798    0.0001    0.0001     0.8800     VDD   (     32.387,      8.400)   U4370
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.759,     27.000)   i_tv80_core_do_reg_2_
  0.8798    0.0001    0.0001     0.8800     VDD   (     19.289,      3.000)   U3402
  0.8798    0.0001    0.0001     0.8800     VDD   (     34.089,     31.200)   U6347
  0.8798    0.0001    0.0001     0.8800     VDD   (     47.557,     24.000)   ctmTdsLR_3_8475
  0.8798    0.0001    0.0001     0.8800     VDD   (     36.050,     19.800)   ctmTdsLR_4_8410
  0.8798    0.0001    0.0001     0.8800     VDD   (     35.828,     24.600)   ctmTdsLR_1_1866
  0.8798    0.0001    0.0001     0.8800     VDD   (     36.642,     19.800)   ctmTdsLR_2_8436
  0.8798    0.0001    0.0002     0.8800     VDD   (     50.147,     15.600)   i_tv80_core_A_reg_3_
  0.8798    0.0001    0.0001     0.8800     VDD   (     20.177,     22.200)   U5268
  0.8798    0.0001    0.0001     0.8800     VDD   (     15.885,     23.400)   U2800
  0.8798    0.0001    0.0001     0.8800     VDD   (     17.180,     24.600)   U5446
  0.8798    0.0001    0.0001     0.8800     VDD   (     39.750,     19.200)   ctmTdsLR_1_8431
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.726,     31.200)   U4650
  0.8798    0.0001    0.0001     0.8800     VDD   (     37.160,     19.200)   ctmTdsLR_1_8435
  0.8798    0.0001    0.0001     0.8800     VDD   (     13.369,     36.600)   U3794
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.434,     33.000)   ctmTdsLR_3_2020
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.063,     19.200)   U4990
  0.8798    0.0001    0.0001     0.8800     VDD   (     41.341,     24.600)   ctmTdsLR_1_8457
  0.8798    0.0001    0.0001     0.8800     VDD   (     29.057,     12.000)   U3069
  0.8798    0.0001    0.0001     0.8800     VDD   (     36.272,     24.600)   ctmTdsLR_3_8338
  0.8798    0.0001    0.0001     0.8800     VDD   (     37.308,     19.800)   ctmTdsLR_3_8425
  0.8798    0.0001    0.0001     0.8800     VDD   (     20.658,     24.600)   U3006
  0.8798    0.0001    0.0001     0.8800     VDD   (     16.699,     20.400)   U3115
  0.8798    0.0001    0.0001     0.8800     VDD   (     35.606,     19.800)   ctmTdsLR_4_8422
  0.8798    0.0001    0.0001     0.8800     VDD   (     43.783,     24.000)   ctmTdsLR_2_8454
  0.8798    0.0001    0.0001     0.8800     VDD   (     46.595,     25.200)   i_tv80_core_ACC_reg_3_
  0.8798    0.0001    0.0001     0.8800     VDD   (     40.157,     10.800)   i_tv80_core_add_548/ctmTdsLR_2_8276
  0.8798    0.0001    0.0001     0.8800     VDD   (     21.361,     19.800)   U2698
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.766,     39.600)   U3633
  0.8798    0.0001    0.0001     0.8800     VDD   (     40.416,     21.600)   ctmTdsLR_2_8355
  0.8798    0.0001    0.0001     0.8800     VDD   (     46.299,     30.600)   U5317
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.063,     10.200)   U5950
  0.8798    0.0001    0.0001     0.8800     VDD   (     36.198,     19.200)   ctmTdsLR_3_8409
  0.8798    0.0001    0.0001     0.8800     VDD   (     27.022,      9.600)   U6363
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.280,     27.000)   U5343
  0.8798    0.0001    0.0001     0.8800     VDD   (     32.757,      9.600)   U3778
  0.8798    0.0001    0.0001     0.8800     VDD   (     39.010,     18.600)   ctmTdsLR_3_2033
  0.8798    0.0001    0.0001     0.8800     VDD   (     27.429,     27.600)   U3715
  0.8798    0.0001    0.0001     0.8800     VDD   (     29.982,     12.000)   ctmTdsLR_1_8379
  0.8798    0.0001    0.0001     0.8800     VDD   (     41.156,     17.400)   U4646
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.652,     12.000)   U4495
  0.8798    0.0001    0.0001     0.8800     VDD   (     33.460,     18.600)   U4630
  0.8798    0.0001    0.0001     0.8800     VDD   (     29.538,      7.800)   U2902
  0.8798    0.0001    0.0001     0.8800     VDD   (      7.375,     27.000)   U2653
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.278,      7.800)   U2904
  0.8798    0.0001    0.0001     0.8800     VDD   (     37.604,     22.200)   ctmTdsLR_4_8430
  0.8798    0.0001    0.0001     0.8800     VDD   (     35.199,     24.600)   U5667
  0.8798    0.0001    0.0001     0.8800     VDD   (     18.586,     40.200)   ctmTdsLR_1_1600
  0.8798    0.0001    0.0001     0.8800     VDD   (     39.713,     32.400)   i_tv80_core_ALU_Op_r_reg_1_
  0.8798    0.0001    0.0001     0.8800     VDD   (     41.896,     30.000)   U5741
  0.8798    0.0001    0.0001     0.8800     VDD   (      8.300,     27.000)   ctmTdsLR_1_8000
  0.8798    0.0001    0.0001     0.8800     VDD   (     34.903,      8.400)   U4518
  0.8798    0.0001    0.0001     0.8800     VDD   (     48.297,     24.000)   ctmTdsLR_1_8461
  0.8798    0.0001    0.0001     0.8800     VDD   (     34.940,     24.000)   ctmTdsLR_1_1977
  0.8798    0.0001    0.0001     0.8800     VDD   (     45.781,     24.600)   U5364
  0.8798    0.0001    0.0001     0.8800     VDD   (     35.088,     19.800)   ctmTdsLR_4_8446
  0.8798    0.0001    0.0001     0.8800     VDD   (     25.246,      7.200)   ctmTdsLR_2_2017
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.206,     12.000)   U2884
  0.8798    0.0001    0.0001     0.8800     VDD   (     29.501,     11.400)   U2565
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.574,     25.200)   U5354
  0.8798    0.0001    0.0001     0.8800     VDD   (     37.752,     19.800)   U2943
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.652,     30.000)   U5238
  0.8798    0.0001    0.0001     0.8800     VDD   (     16.884,     19.800)   ctmTdsLR_3_1830
  0.8798    0.0001    0.0001     0.8800     VDD   (     18.438,     31.800)   ctmTdsLR_1_1571
  0.8798    0.0001    0.0001     0.8800     VDD   (     29.982,     30.000)   U4438
  0.8798    0.0001    0.0001     0.8800     VDD   (     21.028,     22.800)   U5275
  0.8798    0.0001    0.0001     0.8800     VDD   (     32.572,     10.800)   U6370
  0.8798    0.0001    0.0001     0.8800     VDD   (     10.668,     33.000)   U2597
  0.8798    0.0001    0.0001     0.8800     VDD   (     36.013,     30.000)   U5807
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.952,     21.000)   ctmTdsLR_2_8383
  0.8798    0.0001    0.0001     0.8800     VDD   (     39.898,     19.800)   ctmTdsLR_2_8400
  0.8798    0.0001    0.0001     0.8800     VDD   (      4.563,     33.000)   i_tv80_core_i_reg_RegsL_reg_3__1_
  0.8798    0.0001    0.0001     0.8800     VDD   (     35.384,     19.200)   ctmTdsLR_3_8421
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.765,     33.000)   U4067
  0.8798    0.0001    0.0001     0.8800     VDD   (     29.427,     30.000)   ctmTdsLR_2_1774
  0.8798    0.0001    0.0001     0.8800     VDD   (     35.236,     30.000)   U2649
  0.8798    0.0001    0.0001     0.8800     VDD   (     10.557,     36.000)   U4794
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.507,     13.800)   ctmTdsLR_2_2035
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.578,     24.600)   U3768
  0.8798    0.0001    0.0001     0.8800     VDD   (     32.498,     24.000)   ctmTdsLR_1_1965
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.803,     39.000)   i_tv80_core_RegBusA_r_reg_7_
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.981,     11.400)   i_tv80_core_TmpAddr_reg_2_
  0.8798    0.0001    0.0001     0.8800     VDD   (     38.085,     19.200)   U5775
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.397,     12.600)   U3631
  0.8798    0.0001    0.0001     0.8800     VDD   (     16.551,     40.200)   U2940
  0.8798    0.0001    0.0001     0.8800     VDD   (     35.680,      8.400)   U4162
  0.8798    0.0001    0.0001     0.8800     VDD   (     16.292,      3.000)   U5111
  0.8798    0.0001    0.0001     0.8800     VDD   (     31.129,     25.200)   U4557
  0.8798    0.0001    0.0001     0.8800     VDD   (     29.427,     39.000)   U2526
  0.8798    0.0001    0.0001     0.8800     VDD   (     29.205,     25.200)   i_tv80_core_Read_To_Reg_r_reg_2_
  0.8798    0.0001    0.0001     0.8800     VDD   (     32.313,     39.600)   i_tv80_core_BusA_reg_7_
  0.8798    0.0001    0.0001     0.8800     VDD   (     36.716,     30.000)   U5805
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.722,     30.000)   U5357
  0.8798    0.0001    0.0001     0.8800     VDD   (     27.762,     10.800)   U2915
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.580,     39.600)   U3667
  0.8798    0.0001    0.0001     0.8800     VDD   (     34.718,     22.800)   ctmTdsLR_1_1973
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.319,     17.400)   HFSBUF_533_1495
  0.8798    0.0001    0.0001     0.8800     VDD   (     37.012,     24.600)   ctmTdsLR_1_1976
  0.8798    0.0001    0.0001     0.8800     VDD   (     11.445,     36.600)   U4685
  0.8798    0.0001    0.0001     0.8800     VDD   (     35.051,     29.400)   i_tv80_core_F_reg_6_
  0.8798    0.0001    0.0001     0.8800     VDD   (     12.925,     34.200)   i_tv80_core_i_reg_RegsL_reg_6__0_
  0.8798    0.0001    0.0001     0.8800     VDD   (     50.369,     13.200)   i_tv80_core_PC_reg_9_
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.060,     13.800)   U5006
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.988,     26.400)   U2693
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.983,     30.000)   U4497
  0.8798    0.0001    0.0001     0.8800     VDD   (     27.281,     31.200)   U3073
  0.8798    0.0001    0.0001     0.8800     VDD   (      3.601,     27.600)   i_tv80_core_i_reg_RegsL_reg_4__3_
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.471,     39.600)   i_tv80_core_i_reg_RegsH_reg_1__6_
  0.8798    0.0001    0.0001     0.8800     VDD   (     42.895,     25.200)   U5821
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.804,     12.000)   U3331
  0.8798    0.0001    0.0001     0.8800     VDD   (     42.451,     32.400)   U4486
  0.8798    0.0001    0.0001     0.8800     VDD   (     25.542,     17.400)   U3446
  0.8798    0.0001    0.0001     0.8800     VDD   (     42.895,     30.000)   U3945
  0.8798    0.0001    0.0001     0.8800     VDD   (      5.525,     30.600)   i_tv80_core_i_reg_RegsL_reg_1__2_
  0.8798    0.0001    0.0002     0.8800     VDD   (     50.369,     16.200)   i_tv80_core_A_reg_4_
  0.8798    0.0001    0.0001     0.8800     VDD   (     11.741,     34.200)   U3748
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.761,     13.800)   rd_n_reg
  0.8798    0.0001    0.0001     0.8800     VDD   (     14.294,     33.000)   U4267
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.985,     28.800)   U2570
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.874,     15.600)   U5327
  0.8798    0.0001    0.0001     0.8800     VDD   (     35.828,     22.800)   U3590
  0.8798    0.0001    0.0001     0.8800     VDD   (     27.577,     28.800)   U3716
  0.8798    0.0001    0.0001     0.8800     VDD   (     27.651,     24.600)   U5286
  0.8798    0.0001    0.0001     0.8800     VDD   (     41.489,     27.600)   U5304
  0.8798    0.0001    0.0001     0.8800     VDD   (     43.561,     21.600)   U5332
  0.8798    0.0001    0.0001     0.8800     VDD   (     41.822,     27.600)   U4465
  0.8798    0.0001    0.0001     0.8800     VDD   (     49.111,     25.200)   U5424
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.100,     18.600)   U3772
  0.8798    0.0001    0.0001     0.8800     VDD   (     15.885,     31.200)   ctmTdsLR_3_8060
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.582,      9.600)   U5022
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.804,     16.800)   U2879
  0.8798    0.0001    0.0001     0.8800     VDD   (     38.196,     19.800)   ctmTdsLR_2_8424
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.983,     11.400)   ctmTdsLR_1_8251
  0.8798    0.0001    0.0001     0.8800     VDD   (     32.683,     30.600)   ctmTdsLR_2_1902
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.248,     15.600)   U6422
  0.8798    0.0001    0.0001     0.8800     VDD   (     16.255,     22.200)   U5482
  0.8798    0.0001    0.0001     0.8800     VDD   (     32.202,     28.200)   U5650
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.508,     19.200)   ctmTdsLR_1_8148
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.765,     26.400)   optlc_8505
  0.8798    0.0001    0.0001     0.8800     VDD   (     31.573,     28.800)   U5700
  0.8798    0.0001    0.0001     0.8800     VDD   (      7.523,     28.200)   ctmTdsLR_1_1734
  0.8798    0.0001    0.0001     0.8800     VDD   (     18.031,     34.800)   i_tv80_core_i_reg_RegsL_reg_3__6_
  0.8798    0.0001    0.0001     0.8800     VDD   (     29.020,     39.600)   U6022
  0.8798    0.0001    0.0001     0.8800     VDD   (     34.015,     10.800)   U3046
  0.8798    0.0001    0.0001     0.8800     VDD   (     42.081,     25.200)   U5823
  0.8798    0.0001    0.0001     0.8800     VDD   (     32.535,     39.000)   i_tv80_core_BusA_reg_1_
  0.8798    0.0001    0.0001     0.8800     VDD   (     46.632,     17.400)   U3460
  0.8798    0.0001    0.0001     0.8800     VDD   (     33.645,     32.400)   U6359
  0.8798    0.0001    0.0001     0.8800     VDD   (      5.451,     27.000)   i_tv80_core_i_reg_RegsL_reg_2__2_
  0.8798    0.0001    0.0001     0.8800     VDD   (     42.229,     27.600)   U3904
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.359,     26.400)   U4560
  0.8798    0.0001    0.0001     0.8800     VDD   (     34.015,     22.800)   U5652
  0.8798    0.0001    0.0001     0.8800     VDD   (     40.971,     27.600)   U5743
  0.8798    0.0001    0.0001     0.8800     VDD   (     46.447,     24.000)   i_tv80_core_ACC_reg_4_
  0.8798    0.0001    0.0001     0.8800     VDD   (     32.572,     19.200)   ctmTdsLR_3_8405
  0.8798    0.0001    0.0001     0.8800     VDD   (     39.861,     21.600)   ctmTdsLR_3_8356
  0.8798    0.0001    0.0001     0.8800     VDD   (     27.355,     12.000)   ctmTdsLR_2_8484
  0.8798    0.0001    0.0001     0.8800     VDD   (     32.757,     24.600)   U5826
  0.8798    0.0001    0.0001     0.8800     VDD   (     20.917,     39.600)   i_tv80_core_i_reg_RegsH_reg_5__6_
  0.8798    0.0001    0.0001     0.8800     VDD   (     21.435,      7.200)   ctmTdsLR_2_8398
  0.8798    0.0001    0.0001     0.8800     VDD   (     31.499,     30.000)   ctmTdsLR_1_8361
  0.8798    0.0001    0.0001     0.8800     VDD   (     25.209,     10.800)   ctmTdsLR_3_8324
  0.8798    0.0001    0.0001     0.8800     VDD   (     32.720,      9.000)   U3751
  0.8798    0.0001    0.0001     0.8800     VDD   (     34.385,     24.600)   U5653
  0.8798    0.0001    0.0001     0.8800     VDD   (      5.636,     31.200)   U3239
  0.8798    0.0001    0.0001     0.8800     VDD   (     16.699,     26.400)   i_tv80_core_RegAddrA_r_reg_1_
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.907,     12.000)   U5506
  0.8798    0.0001    0.0001     0.8800     VDD   (     37.160,     30.000)   U3498
  0.8798    0.0001    0.0001     0.8800     VDD   (     31.795,     25.200)   ctmTdsLR_1_8026
  0.8798    0.0001    0.0001     0.8800     VDD   (     36.457,     17.400)   U5576
  0.8798    0.0001    0.0001     0.8800     VDD   (     29.686,     29.400)   U5796
  0.8798    0.0001    0.0001     0.8800     VDD   (      5.747,     36.000)   i_tv80_core_i_reg_RegsL_reg_2__4_
  0.8798    0.0001    0.0001     0.8800     VDD   (     48.889,     15.600)   U6379
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.985,     27.000)   U5969
  0.8798    0.0001    0.0001     0.8800     VDD   (     10.039,     33.000)   U3674
  0.8798    0.0001    0.0001     0.8800     VDD   (     14.553,     34.800)   i_tv80_core_i_reg_RegsL_reg_2__5_
  0.8798    0.0001    0.0001     0.8800     VDD   (     40.379,     17.400)   U3063
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.654,     10.800)   ctmTdsLR_2_8323
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.470,      6.000)   U3086
  0.8798    0.0001    0.0001     0.8800     VDD   (     33.090,     19.800)   ctmTdsLR_4_8442
  0.8798    0.0001    0.0001     0.8800     VDD   (     31.684,     12.600)   U3759
  0.8798    0.0001    0.0001     0.8800     VDD   (     37.160,     17.400)   U3761
  0.8798    0.0001    0.0001     0.8800     VDD   (     14.109,     36.600)   U3796
  0.8798    0.0001    0.0001     0.8800     VDD   (     44.375,     25.200)   i_tv80_core_ACC_reg_0_
  0.8798    0.0001    0.0001     0.8800     VDD   (     18.734,     25.200)   U3038
  0.8798    0.0001    0.0001     0.8800     VDD   (     25.764,     10.800)   U6192
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.989,      6.000)   ctmTdsLR_1_1836
  0.8798    0.0001    0.0001     0.8800     VDD   (     16.699,     31.800)   i_tv80_core_i_reg_RegsL_reg_0__0_
  0.8798    0.0001    0.0001     0.8800     VDD   (     19.030,     25.200)   U5847
  0.8798    0.0001    0.0001     0.8800     VDD   (     38.085,      9.600)   i_tv80_core_A_reg_15_
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.874,     24.600)   U5651
  0.8798    0.0001    0.0001     0.8800     VDD   (     13.813,     35.400)   U3860
  0.8798    0.0001    0.0001     0.8800     VDD   (     14.738,     32.400)   ctmTdsLR_1_8002
  0.8798    0.0001    0.0001     0.8800     VDD   (     21.361,     27.000)   optlc_8503
  0.8798    0.0001    0.0001     0.8800     VDD   (     21.435,     24.600)   ctmTdsLR_3_1546
  0.8798    0.0001    0.0001     0.8800     VDD   (     34.052,     19.800)   ctmTdsLR_4_8418
  0.8798    0.0001    0.0001     0.8800     VDD   (     41.045,     30.000)   U5727
  0.8798    0.0001    0.0001     0.8800     VDD   (     29.020,     29.400)   U5361
  0.8798    0.0001    0.0001     0.8800     VDD   (     36.716,      8.400)   U4163
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.987,     39.000)   ctmTdsLR_1_1944
  0.8798    0.0001    0.0001     0.8800     VDD   (     48.001,     30.000)   i_tv80_core_Fp_reg_4_
  0.8798    0.0001    0.0001     0.8800     VDD   (      6.746,     28.200)   ctmTdsLR_3_1706
  0.8798    0.0001    0.0001     0.8800     VDD   (     49.111,     24.000)   ctmTdsLR_3_8497
  0.8798    0.0001    0.0001     0.8800     VDD   (     21.583,      8.400)   U5937
  0.8798    0.0001    0.0001     0.8800     VDD   (      6.709,     30.600)   U3835
  0.8798    0.0001    0.0001     0.8800     VDD   (     15.737,     40.200)   U4389
  0.8798    0.0001    0.0001     0.8800     VDD   (     27.429,     15.600)   U5328
  0.8798    0.0001    0.0001     0.8800     VDD   (     35.347,     28.800)   i_tv80_core_F_reg_7_
  0.8798    0.0001    0.0001     0.8800     VDD   (     35.976,     17.400)   U5575
  0.8798    0.0001    0.0001     0.8800     VDD   (     11.149,     32.400)   U3916
  0.8798    0.0001    0.0001     0.8800     VDD   (     34.644,     19.200)   ctmTdsLR_2_8444
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.280,     30.000)   U5344
  0.8798    0.0001    0.0001     0.8800     VDD   (     20.399,     31.800)   U4801
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.285,     38.400)   ctmTdsLR_3_2005
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.537,     29.400)   U4498
  0.8798    0.0001    0.0001     0.8800     VDD   (      1.677,     30.600)   i_tv80_core_i_reg_RegsL_reg_3__2_
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.506,     17.400)   U3052
  0.8798    0.0001    0.0001     0.8800     VDD   (     25.283,     15.000)   i_tv80_core_IR_reg_2_
  0.8798    0.0001    0.0001     0.8800     VDD   (     19.992,      3.000)   U2932
  0.8798    0.0001    0.0001     0.8800     VDD   (     11.038,     28.800)   ctmTdsLR_1_7998
  0.8798    0.0001    0.0001     0.8800     VDD   (     11.667,     33.600)   U3744
  0.8798    0.0001    0.0001     0.8800     VDD   (     33.312,     22.800)   ctmTdsLR_1_1969
  0.8798    0.0001    0.0001     0.8800     VDD   (     40.453,     24.600)   U4463
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.655,     40.200)   i_tv80_core_i_reg_RegsH_reg_7__6_
  0.8798    0.0001    0.0001     0.8800     VDD   (     43.635,     17.400)   U6390
  0.8798    0.0001    0.0001     0.8800     VDD   (     12.629,     33.600)   U6072
  0.8798    0.0001    0.0001     0.8800     VDD   (     27.688,     27.000)   ctmTdsLR_2_8319
  0.8798    0.0001    0.0001     0.8800     VDD   (     33.423,     10.800)   U4137
  0.8798    0.0001    0.0001     0.8800     VDD   (     20.843,     22.200)   U5274
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.950,     11.400)   ctmTdsLR_1_8322
  0.8798    0.0001    0.0001     0.8800     VDD   (      8.337,     28.200)   U3294
  0.8798    0.0001    0.0001     0.8800     VDD   (     47.927,     13.800)   i_tv80_core_TmpAddr_reg_11_
  0.8798    0.0001    0.0001     0.8800     VDD   (     39.084,     21.600)   ctmTdsLR_3_8433
  0.8798    0.0001    0.0001     0.8800     VDD   (     39.787,     27.600)   i_tv80_core_F_reg_0_
  0.8798    0.0001    0.0001     0.8800     VDD   (     16.403,     19.800)   U3057
  0.8798    0.0001    0.0001     0.8800     VDD   (     27.207,      6.600)   i_tv80_core_IStatus_reg_0_
  0.8798    0.0001    0.0001     0.8800     VDD   (      6.820,     36.000)   ctmTdsLR_3_8247
  0.8798    0.0001    0.0001     0.8800     VDD   (     34.348,     30.000)   U5855
  0.8798    0.0001    0.0001     0.8800     VDD   (     27.170,     17.400)   U5004
  0.8798    0.0001    0.0001     0.8800     VDD   (     18.808,     25.800)   ctmTdsLR_1_2044
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.136,     10.800)   U5019
  0.8798    0.0001    0.0001     0.8800     VDD   (     48.815,     16.200)   i_tv80_core_A_reg_5_
  0.8798    0.0001    0.0001     0.8800     VDD   (     25.468,     26.400)   U3118
  0.8798    0.0001    0.0001     0.8800     VDD   (     19.659,     25.200)   ctmTdsLR_2_2045
  0.8798    0.0001    0.0001     0.8800     VDD   (      7.301,     31.200)   i_tv80_core_i_reg_RegsL_reg_2__3_
  0.8798    0.0001    0.0001     0.8800     VDD   (     26.319,     10.800)   U4996
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.767,     26.400)   U3431
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.655,      7.800)   U4578
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.508,      6.000)   ctmTdsLR_2_8344
  0.8798    0.0001    0.0001     0.8800     VDD   (     47.705,     13.200)   ctmTdsLR_1_1997
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.988,     38.400)   ctmTdsLR_2_2004
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.613,      7.800)   U2802
  0.8798    0.0001    0.0001     0.8800     VDD   (     18.105,     25.800)   U4054
  0.8798    0.0001    0.0001     0.8800     VDD   (     13.628,     26.400)   U3205
  0.8798    0.0001    0.0001     0.8800     VDD   (     25.135,     25.200)   clk_gate_i_tv80_core_BusAck_reg/latch
  0.8798    0.0001    0.0001     0.8800     VDD   (     10.113,     35.400)   U3609
  0.8798    0.0001    0.0001     0.8800     VDD   (     21.916,      9.000)   U5936
  0.8798    0.0001    0.0001     0.8800     VDD   (     37.974,     17.400)   U3760
  0.8798    0.0001    0.0001     0.8800     VDD   (     14.627,     36.000)   i_tv80_core_i_reg_RegsL_reg_4__6_
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.506,      7.800)   U5925
  0.8798    0.0001    0.0001     0.8800     VDD   (     44.745,     24.000)   ctmTdsLR_1_8477
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.027,     39.000)   U6098
  0.8798    0.0001    0.0001     0.8800     VDD   (      5.969,     35.400)   U6093
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.285,      3.000)   i_tv80_core_mcycle_reg_2_
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.724,     39.000)   U3023
  0.8798    0.0001    0.0001     0.8800     VDD   (     24.358,     11.400)   U4997
  0.8798    0.0001    0.0001     0.8800     VDD   (     43.635,     30.000)   U5747
  0.8798    0.0001    0.0001     0.8800     VDD   (     15.663,     22.200)   U3374
  0.8798    0.0001    0.0001     0.8800     VDD   (     33.164,     30.600)   ctmTdsLR_1_1901
  0.8798    0.0001    0.0001     0.8800     VDD   (     11.075,     34.200)   U6046
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.397,     12.000)   ctmTdsLR_1_1999
  0.8798    0.0001    0.0001     0.8800     VDD   (     20.843,     39.000)   U6048
  0.8798    0.0001    0.0001     0.8800     VDD   (      7.338,     36.000)   ctmTdsLR_2_8246
  0.8798    0.0001    0.0001     0.8800     VDD   (     35.643,     25.200)   U5800
  0.8798    0.0001    0.0001     0.8800     VDD   (     23.396,     25.200)   U5349
  0.8798    0.0001    0.0001     0.8800     VDD   (     32.609,     28.200)   U2572
  0.8798    0.0001    0.0001     0.8800     VDD   (     28.502,     11.400)   ctmTdsLR_2_8252
  0.8798    0.0001    0.0001     0.8800     VDD   (     36.531,     23.400)   ctmTdsLR_1_1900
  0.8798    0.0001    0.0001     0.8800     VDD   (     30.574,     13.800)   U3756
  0.8798    0.0001    0.0001     0.8800     VDD   (     41.341,     10.200)   U3986
  0.8798    0.0001    0.0001     0.8800     VDD   (     15.996,     22.800)   U5837
  0.8798    0.0001    0.0001     0.8800     VDD   (     35.865,     23.400)   U5776
  0.8798    0.0001    0.0001     0.8800     VDD   (     48.149,     15.600)   U6374
  0.8798    0.0001    0.0001     0.8800     VDD   (     38.862,     19.200)   ctmTdsLR_1_8423
  0.8798    0.0001    0.0001     0.8800     VDD   (     38.122,     24.000)   U5363
  0.8798    0.0001    0.0001     0.8800     VDD   (     20.917,     26.400)   i_tv80_core_INT_s_reg
  0.8798    0.0001    0.0001     0.8800     VDD   (      1.677,     27.600)   i_tv80_core_i_reg_RegsL_reg_0__3_
  0.8798    0.0001    0.0001     0.8800     VDD   (     22.508,     21.000)   ctmTdsLR_4_8385
  0.8798    0.0001    0.0001     0.8800     VDD   (     16.995,     36.600)   i_tv80_core_i_reg_RegsL_reg_0__6_
  0.8798    0.0001    0.0001     0.8800     VDD   (     33.608,     19.800)   ctmTdsLR_2_8416
