Release 14.4 - xst P.49d (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc6slx45-3-fgg484

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\SR_FF.v" into library work
Parsing module <SR_FF>.
Analyzing Verilog file "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\ROM_path.v" into library work
Parsing module <ROM_path>.
Analyzing Verilog file "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\ROM_3_13.v" into library work
Parsing module <ROM_3_13>.
Analyzing Verilog file "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\RAM_X_18.v" into library work
Parsing module <RAM_X_18>.
Analyzing Verilog file "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\ipcore_dir\mult_9_18_18.v" into library work
Parsing module <mult_9_18_18>.
Analyzing Verilog file "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\ipcore_dir\mult_18_18_18_muexp.v" into library work
Parsing module <mult_18_18_18_muexp>.
Analyzing Verilog file "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\ipcore_dir\mult_18_18_18_core.v" into library work
Parsing module <mult_18_18_18_core>.
Analyzing Verilog file "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\ipcore_dir\mult_12_13_18.v" into library work
Parsing module <mult_12_13_18>.
Analyzing Verilog file "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\ipcore_dir\mult_10_18_21.v" into library work
Parsing module <mult_10_18_21>.
Analyzing Verilog file "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\MCCore.v" into library work
Parsing module <MCCore>.
Analyzing Verilog file "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\CalculateExpSigma.v" into library work
Parsing module <CalculateExpSigma>.
Analyzing Verilog file "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\CalculateExpMu.v" into library work
Parsing module <CalculateExpMu>.
Analyzing Verilog file "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\Main.v" into library work
Parsing module <Main>.
Parsing VHDL file "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\flopoco.vhdl" into library work
Parsing entity <Compressor_2_2>.
Parsing architecture <arch> of entity <compressor_2_2>.
Parsing entity <Compressor_3_2>.
Parsing architecture <arch> of entity <compressor_3_2>.
Parsing entity <PolyCoeffTable_8_50>.
Parsing architecture <arch> of entity <polycoefftable_8_50>.
Parsing entity <IntAdder_14_f200_uid20>.
Parsing architecture <arch> of entity <intadder_14_f200_uid20>.
Parsing entity <IntMultiplier_UsingDSP_11_9_9_signed_uid7>.
Parsing architecture <arch> of entity <intmultiplier_usingdsp_11_9_9_signed_uid7>.
Parsing entity <IntAdder_18_f200_uid28>.
Parsing architecture <arch> of entity <intadder_18_f200_uid28>.
Parsing entity <IntAdder_23_f200_uid48>.
Parsing architecture <arch> of entity <intadder_23_f200_uid48>.
Parsing entity <IntMultiplier_UsingDSP_11_18_18_signed_uid35>.
Parsing architecture <arch> of entity <intmultiplier_usingdsp_11_18_18_signed_uid35>.
Parsing entity <IntAdder_25_f200_uid56>.
Parsing architecture <arch> of entity <intadder_25_f200_uid56>.
Parsing entity <PolynomialEvaluator_degree2_uid5>.
Parsing architecture <arch> of entity <polynomialevaluator_degree2_uid5>.
Parsing entity <Exponential>.
Parsing architecture <arch> of entity <exponential>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Main>.

Elaborating module <SR_FF>.
WARNING:HDLCompiler:413 - "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\Main.v" Line 92: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\Main.v" Line 97: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1127 - "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\Main.v" Line 104: Assignment to validaExpSigmaUsed ignored, since the identifier is never used

Elaborating module <CalculateExpMu(t_min=9'b0,t_max=9'b010101010)>.
WARNING:HDLCompiler:413 - "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\CalculateExpMu.v" Line 85: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:1127 - "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\CalculateExpMu.v" Line 82: Assignment to exp_tmu_d1 ignored, since the identifier is never used

Elaborating module <mult_9_18_18>.

Elaborating module <mult_18_18_18_muexp>.

Elaborating module <CalculateExpMu(t_min=9'b010101011,t_max=9'b101010101)>.
WARNING:HDLCompiler:413 - "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\CalculateExpMu.v" Line 85: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:1127 - "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\CalculateExpMu.v" Line 82: Assignment to exp_tmu_d1 ignored, since the identifier is never used

Elaborating module <CalculateExpMu(t_min=9'b101010110,t_max=9'b111111111)>.
WARNING:HDLCompiler:413 - "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\CalculateExpMu.v" Line 85: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:1127 - "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\CalculateExpMu.v" Line 82: Assignment to exp_tmu_d1 ignored, since the identifier is never used

Elaborating module <CalculateExpSigma(x_min=10'b1011001101,x_max=10'b1110010000)>.
WARNING:HDLCompiler:413 - "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\CalculateExpSigma.v" Line 92: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\CalculateExpSigma.v" Line 106: Result of 22-bit expression is truncated to fit in 21-bit target.

Elaborating module <mult_10_18_21>.

Elaborating module <ROM_3_13>.
Reading initialization file \"memory_data/3bit_exp.data\".
WARNING:HDLCompiler:1670 - "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\ROM_3_13.v" Line 20: Signal <ROM> in initial block is partially initialized.
Going to vhdl side to elaborate module Exponential

Elaborating entity <Exponential> (architecture <arch>) from library <work>.

Elaborating entity <PolyCoeffTable_8_50> (architecture <arch>) from library <work>.

Elaborating entity <PolynomialEvaluator_degree2_uid5> (architecture <arch>) from library <work>.

Elaborating entity <IntMultiplier_UsingDSP_11_9_9_signed_uid7> (architecture <arch>) from library <work>.

Elaborating entity <IntAdder_14_f200_uid20> (architecture <arch>) from library <work>.

Elaborating entity <IntAdder_18_f200_uid28> (architecture <arch>) from library <work>.

Elaborating entity <IntMultiplier_UsingDSP_11_18_18_signed_uid35> (architecture <arch>) from library <work>.

Elaborating entity <IntAdder_23_f200_uid48> (architecture <arch>) from library <work>.

Elaborating entity <IntAdder_25_f200_uid56> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration

Elaborating module <mult_12_13_18>.

Elaborating module <CalculateExpSigma(x_min=10'b1110010001,x_max=10'b01010100)>.
WARNING:HDLCompiler:413 - "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\CalculateExpSigma.v" Line 92: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\CalculateExpSigma.v" Line 106: Result of 22-bit expression is truncated to fit in 21-bit target.
Going to vhdl side to elaborate module Exponential

Elaborating entity <Exponential> (architecture <arch>) from library <work>.
WARNING:HDLCompiler:758 - "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\flopoco.vhdl" Line 1140: Replacing existing netlist Exponential(arch)
Back to verilog to continue elaboration

Elaborating module <CalculateExpSigma(x_min=10'b01010101,x_max=10'b0100011000)>.
WARNING:HDLCompiler:413 - "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\CalculateExpSigma.v" Line 92: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\CalculateExpSigma.v" Line 106: Result of 22-bit expression is truncated to fit in 21-bit target.
Going to vhdl side to elaborate module Exponential

Elaborating entity <Exponential> (architecture <arch>) from library <work>.
WARNING:HDLCompiler:758 - "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\flopoco.vhdl" Line 1140: Replacing existing netlist Exponential(arch)
Back to verilog to continue elaboration

Elaborating module <MCCore(N="0")>.
WARNING:HDLCompiler:413 - "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\MCCore.v" Line 90: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <ROM_path(N="0")>.
Reading initialization file \"memory_data/path0.data\".

Elaborating module <RAM_X_18(addr_size=10)>.

Elaborating module <RAM_X_18(addr_size=9)>.

Elaborating module <mult_18_18_18_core>.

Elaborating module <MCCore(N="1")>.
WARNING:HDLCompiler:413 - "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\MCCore.v" Line 90: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <ROM_path(N="1")>.
Reading initialization file \"memory_data/path1.data\".
WARNING:HDLCompiler:1127 - "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\Main.v" Line 220: Assignment to oDone ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\Main.v" Line 221: Assignment to oDone ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Main>.
    Related source file is "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\Main.v".
        T = 512
        logT = 9
        pathWidth = 10
        CoreN = 2
        ExpSigmaN = 3
        ExpMuN = 3
INFO:Xst:3210 - "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\Main.v" line 122: Output port <oDone> of the instance <calcExpMu1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\Main.v" line 133: Output port <oDone> of the instance <calcExpMu2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\Main.v" line 155: Output port <oDone> of the instance <calcExpSigma1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\Main.v" line 165: Output port <oDone> of the instance <calcExpSigma2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\Main.v" line 205: Output port <oDone> of the instance <core1> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <ExpSigmaUsed>.
    Found 2-bit register for signal <ExpMuUsed>.
    Found 1-bit register for signal <Switch>.
    Found 2-bit adder for signal <ExpSigmaUsed[1]_GND_1_o_add_2_OUT> created at line 92.
    Found 2-bit adder for signal <ExpMuUsed[1]_GND_1_o_add_5_OUT> created at line 97.
    Found 10-bit 3-to-1 multiplexer for signal <addrExpSigmaUsed> created at line 102.
    Found 18-bit 3-to-1 multiplexer for signal <dataExpSigmaUsed> created at line 103.
    Found 9-bit 3-to-1 multiplexer for signal <addrExpMuUsed> created at line 106.
    Found 18-bit 3-to-1 multiplexer for signal <dataExpMuUsed> created at line 107.
    Found 1-bit 3-to-1 multiplexer for signal <validExpMuUsed> created at line 108.
    Found 1-bit 3-to-1 multiplexer for signal <ExpSigmaUsed[1]_X_1_o_Mux_15_o> created at line 198.
    Found 2-bit comparator greater for signal <ExpSigmaUsed[1]_PWR_1_o_LessThan_2_o> created at line 91
    Found 2-bit comparator greater for signal <ExpMuUsed[1]_PWR_1_o_LessThan_5_o> created at line 96
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <Main> synthesized.

Synthesizing Unit <SR_FF>.
    Related source file is "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\SR_FF.v".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <SR_FF> synthesized.

Synthesizing Unit <CalculateExpMu_1>.
    Related source file is "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\CalculateExpMu.v".
        t_min = 9'b000000000
        t_max = 9'b010101010
        logT = 9
    Found 9-bit register for signal <t_next0>.
    Found 9-bit register for signal <t_next1>.
    Found 9-bit register for signal <t_d1>.
    Found 9-bit register for signal <t_d2>.
    Found 9-bit register for signal <t_d3>.
    Found 9-bit register for signal <t_d4>.
    Found 9-bit register for signal <t_d5>.
    Found 9-bit register for signal <t_d6>.
    Found 9-bit register for signal <t_d7>.
    Found 9-bit register for signal <t_d8>.
    Found 9-bit register for signal <t_d9>.
    Found 9-bit register for signal <t_d10>.
    Found 9-bit register for signal <t_d11>.
    Found 18-bit register for signal <tmu_d1>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <valid>.
    Found 9-bit register for signal <t>.
    Found 9-bit adder for signal <t[8]_GND_3_o_add_1_OUT> created at line 85.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 146 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <CalculateExpMu_1> synthesized.

Synthesizing Unit <CalculateExpMu_2>.
    Related source file is "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\CalculateExpMu.v".
        t_min = 9'b010101011
        t_max = 9'b101010101
        logT = 9
    Found 9-bit register for signal <t_next0>.
    Found 9-bit register for signal <t_next1>.
    Found 9-bit register for signal <t_d1>.
    Found 9-bit register for signal <t_d2>.
    Found 9-bit register for signal <t_d3>.
    Found 9-bit register for signal <t_d4>.
    Found 9-bit register for signal <t_d5>.
    Found 9-bit register for signal <t_d6>.
    Found 9-bit register for signal <t_d7>.
    Found 9-bit register for signal <t_d8>.
    Found 9-bit register for signal <t_d9>.
    Found 9-bit register for signal <t_d10>.
    Found 9-bit register for signal <t_d11>.
    Found 18-bit register for signal <tmu_d1>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <valid>.
    Found 9-bit register for signal <t>.
    Found 9-bit adder for signal <t[8]_GND_6_o_add_1_OUT> created at line 85.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 146 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
Unit <CalculateExpMu_2> synthesized.

Synthesizing Unit <CalculateExpMu_3>.
    Related source file is "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\CalculateExpMu.v".
        t_min = 9'b101010110
        t_max = 9'b111111111
        logT = 9
    Found 9-bit register for signal <t_next0>.
    Found 9-bit register for signal <t_next1>.
    Found 9-bit register for signal <t_d1>.
    Found 9-bit register for signal <t_d2>.
    Found 9-bit register for signal <t_d3>.
    Found 9-bit register for signal <t_d4>.
    Found 9-bit register for signal <t_d5>.
    Found 9-bit register for signal <t_d6>.
    Found 9-bit register for signal <t_d7>.
    Found 9-bit register for signal <t_d8>.
    Found 9-bit register for signal <t_d9>.
    Found 9-bit register for signal <t_d10>.
    Found 9-bit register for signal <t_d11>.
    Found 18-bit register for signal <tmu_d1>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <valid>.
    Found 9-bit register for signal <t>.
    Found 9-bit adder for signal <t[8]_GND_7_o_add_1_OUT> created at line 85.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 146 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
Unit <CalculateExpMu_3> synthesized.

Synthesizing Unit <CalculateExpSigma_1>.
    Related source file is "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\CalculateExpSigma.v".
        x_min = 10'b1011001101
        x_max = 10'b1110010000
        pathWidth = 10
    Found 10-bit register for signal <x_next>.
    Found 10-bit register for signal <x_d1>.
    Found 10-bit register for signal <x_d2>.
    Found 10-bit register for signal <x_d3>.
    Found 10-bit register for signal <x_d4>.
    Found 10-bit register for signal <x_d5>.
    Found 10-bit register for signal <x_d6>.
    Found 10-bit register for signal <x_d7>.
    Found 10-bit register for signal <x_d8>.
    Found 10-bit register for signal <x_d9>.
    Found 10-bit register for signal <x_d10>.
    Found 10-bit register for signal <x_d11>.
    Found 10-bit register for signal <x_d12>.
    Found 21-bit register for signal <xsigma_shift>.
    Found 18-bit register for signal <xsigma_f>.
    Found 3-bit register for signal <xsigma_i>.
    Found 12-bit register for signal <exp_frac_d1>.
    Found 13-bit register for signal <exp_int_d1>.
    Found 13-bit register for signal <exp_int_d2>.
    Found 13-bit register for signal <exp_int_d3>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <valid>.
    Found 10-bit register for signal <x>.
    Found 11-bit adder for signal <n0087> created at line 92.
    Found 22-bit adder for signal <n0088> created at line 106.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 235 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
Unit <CalculateExpSigma_1> synthesized.

Synthesizing Unit <ROM_3_13>.
    Related source file is "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\ROM_3_13.v".
WARNING:Xst:2999 - Signal 'ROM', unconnected in block 'ROM_3_13', is tied to its initial value.
WARNING:Xst:3015 - Contents of array <ROM> may be accessed with an index that does not cover the full array size or with a negative index. The RAM size is reduced to the index upper access or for only positive index values.
    Found 8x13-bit single-port Read Only RAM <Mram_ROM> for signal <ROM>.
    Found 13-bit register for signal <oData>.
    Summary:
	inferred   1 RAM(s).
	inferred  13 D-type flip-flop(s).
Unit <ROM_3_13> synthesized.

Synthesizing Unit <Exponential>.
    Related source file is "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\flopoco.vhdl".
    Found 18-bit register for signal <X_d1>.
    Found 10-bit register for signal <X_d2<9:0>>.
    Found 50-bit register for signal <Coef_d1>.
    Summary:
	inferred  78 D-type flip-flop(s).
Unit <Exponential> synthesized.

Synthesizing Unit <PolyCoeffTable_8_50>.
    Related source file is "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\flopoco.vhdl".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'rom', unconnected in block 'PolyCoeffTable_8_50', is tied to its initial value.
    Found 512x25-bit dual-port Read Only RAM <Mram_rom> for signal <rom>.
    Found 25-bit register for signal <Y0>.
    Found 25-bit register for signal <Y1>.
    Summary:
	inferred   1 RAM(s).
	inferred  50 D-type flip-flop(s).
Unit <PolyCoeffTable_8_50> synthesized.

Synthesizing Unit <PolynomialEvaluator_degree2_uid5>.
    Related source file is "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\flopoco.vhdl".
    Register <yT1_d1> equivalent to <Y_d1> has been removed
    Found 10-bit register for signal <Y_d1>.
    Found 24-bit register for signal <a0_d1>.
    Found 17-bit register for signal <a1_d1>.
    Found 9-bit register for signal <sigmaP0_d1>.
    WARNING:Xst:2404 -  FFs/Latches <yT1_d1<10:10>> (without init value) have a constant value of 0 in block <PolynomialEvaluator_degree2_uid5>.
    Summary:
	inferred  60 D-type flip-flop(s).
Unit <PolynomialEvaluator_degree2_uid5> synthesized.

Synthesizing Unit <IntMultiplier_UsingDSP_11_9_9_signed_uid7>.
    Related source file is "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\flopoco.vhdl".
    Found 25x18-bit multiplier for signal <DSP_bh9_ch0_0> created at line 733.
    Summary:
	inferred   1 Multiplier(s).
Unit <IntMultiplier_UsingDSP_11_9_9_signed_uid7> synthesized.

Synthesizing Unit <IntAdder_14_f200_uid20>.
    Related source file is "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\flopoco.vhdl".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 14-bit adder for signal <R> created at line 652.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <IntAdder_14_f200_uid20> synthesized.

Synthesizing Unit <IntAdder_18_f200_uid28>.
    Related source file is "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\flopoco.vhdl".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 18-bit adder for signal <n0010> created at line 803.
    Found 18-bit adder for signal <R> created at line 803.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <IntAdder_18_f200_uid28> synthesized.

Synthesizing Unit <IntMultiplier_UsingDSP_11_18_18_signed_uid35>.
    Related source file is "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\flopoco.vhdl".
    Found 25x18-bit multiplier for signal <DSP_bh37_ch0_0> created at line 918.
    Summary:
	inferred   1 Multiplier(s).
Unit <IntMultiplier_UsingDSP_11_18_18_signed_uid35> synthesized.

Synthesizing Unit <IntAdder_23_f200_uid48>.
    Related source file is "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\flopoco.vhdl".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 23-bit adder for signal <R> created at line 828.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <IntAdder_23_f200_uid48> synthesized.

Synthesizing Unit <IntAdder_25_f200_uid56>.
    Related source file is "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\flopoco.vhdl".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 25-bit adder for signal <n0010> created at line 997.
    Found 25-bit adder for signal <R> created at line 997.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <IntAdder_25_f200_uid56> synthesized.

Synthesizing Unit <CalculateExpSigma_2>.
    Related source file is "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\CalculateExpSigma.v".
        x_min = 10'b1110010001
        x_max = 10'b0001010100
        pathWidth = 10
    Found 10-bit register for signal <x_next>.
    Found 10-bit register for signal <x_d1>.
    Found 10-bit register for signal <x_d2>.
    Found 10-bit register for signal <x_d3>.
    Found 10-bit register for signal <x_d4>.
    Found 10-bit register for signal <x_d5>.
    Found 10-bit register for signal <x_d6>.
    Found 10-bit register for signal <x_d7>.
    Found 10-bit register for signal <x_d8>.
    Found 10-bit register for signal <x_d9>.
    Found 10-bit register for signal <x_d10>.
    Found 10-bit register for signal <x_d11>.
    Found 10-bit register for signal <x_d12>.
    Found 21-bit register for signal <xsigma_shift>.
    Found 18-bit register for signal <xsigma_f>.
    Found 3-bit register for signal <xsigma_i>.
    Found 12-bit register for signal <exp_frac_d1>.
    Found 13-bit register for signal <exp_int_d1>.
    Found 13-bit register for signal <exp_int_d2>.
    Found 13-bit register for signal <exp_int_d3>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <valid>.
    Found 10-bit register for signal <x>.
    Found 11-bit adder for signal <n0087> created at line 92.
    Found 22-bit adder for signal <n0088> created at line 106.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 235 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
Unit <CalculateExpSigma_2> synthesized.

Synthesizing Unit <CalculateExpSigma_3>.
    Related source file is "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\CalculateExpSigma.v".
        x_min = 10'b0001010101
        x_max = 10'b0100011000
        pathWidth = 10
    Found 10-bit register for signal <x_next>.
    Found 10-bit register for signal <x_d1>.
    Found 10-bit register for signal <x_d2>.
    Found 10-bit register for signal <x_d3>.
    Found 10-bit register for signal <x_d4>.
    Found 10-bit register for signal <x_d5>.
    Found 10-bit register for signal <x_d6>.
    Found 10-bit register for signal <x_d7>.
    Found 10-bit register for signal <x_d8>.
    Found 10-bit register for signal <x_d9>.
    Found 10-bit register for signal <x_d10>.
    Found 10-bit register for signal <x_d11>.
    Found 10-bit register for signal <x_d12>.
    Found 21-bit register for signal <xsigma_shift>.
    Found 18-bit register for signal <xsigma_f>.
    Found 3-bit register for signal <xsigma_i>.
    Found 12-bit register for signal <exp_frac_d1>.
    Found 13-bit register for signal <exp_int_d1>.
    Found 13-bit register for signal <exp_int_d2>.
    Found 13-bit register for signal <exp_int_d3>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <valid>.
    Found 10-bit register for signal <x>.
    Found 11-bit adder for signal <n0087> created at line 92.
    Found 22-bit adder for signal <n0088> created at line 106.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 235 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
Unit <CalculateExpSigma_3> synthesized.

Synthesizing Unit <MCCore_1>.
    Related source file is "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\MCCore.v".
        N = "0"
        T = 512
        logT = 9
        pathWidth = 10
    Found 9-bit register for signal <t_next>.
    Found 9-bit register for signal <t_d1>.
    Found 9-bit register for signal <t_d2>.
    Found 9-bit register for signal <t_d3>.
    Found 9-bit register for signal <t_d4>.
    Found 9-bit register for signal <t_d5>.
    Found 9-bit register for signal <t_d6>.
    Found 18-bit register for signal <MuReadData_d1>.
    Found 1-bit register for signal <bit_ctr>.
    Found 27-bit register for signal <out>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <validProduct>.
    Found 27-bit register for signal <acc>.
    Found 9-bit register for signal <t>.
    Found 9-bit adder for signal <t[8]_GND_33_o_add_1_OUT> created at line 90.
    Found 27-bit adder for signal <acc[26]_GND_33_o_add_7_OUT> created at line 118.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 147 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <MCCore_1> synthesized.

Synthesizing Unit <ROM_path_1>.
    Related source file is "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\ROM_path.v".
        N = "0"
WARNING:Xst:2999 - Signal 'ROM', unconnected in block 'ROM_path_1', is tied to its initial value.
    Found 512x10-bit single-port Read Only RAM <Mram_ROM> for signal <ROM>.
    Found 10-bit register for signal <oDATA>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <ROM_path_1> synthesized.

Synthesizing Unit <RAM_X_18_1>.
    Related source file is "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\RAM_X_18.v".
        addr_size = 10
    Found 1024x18-bit dual-port RAM <Mram_RAM0> for signal <RAM0>.
    Found 1024x18-bit dual-port RAM <Mram_RAM1> for signal <RAM1>.
    Found 18-bit register for signal <readData>.
    Summary:
	inferred   2 RAM(s).
	inferred  18 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <RAM_X_18_1> synthesized.

Synthesizing Unit <RAM_X_18_2>.
    Related source file is "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\RAM_X_18.v".
        addr_size = 9
    Found 512x18-bit dual-port RAM <Mram_RAM0> for signal <RAM0>.
    Found 512x18-bit dual-port RAM <Mram_RAM1> for signal <RAM1>.
    Found 18-bit register for signal <readData>.
    Summary:
	inferred   2 RAM(s).
	inferred  18 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <RAM_X_18_2> synthesized.

Synthesizing Unit <MCCore_2>.
    Related source file is "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\MCCore.v".
        N = "1"
        T = 512
        logT = 9
        pathWidth = 10
    Found 9-bit register for signal <t_next>.
    Found 9-bit register for signal <t_d1>.
    Found 9-bit register for signal <t_d2>.
    Found 9-bit register for signal <t_d3>.
    Found 9-bit register for signal <t_d4>.
    Found 9-bit register for signal <t_d5>.
    Found 9-bit register for signal <t_d6>.
    Found 18-bit register for signal <MuReadData_d1>.
    Found 1-bit register for signal <bit_ctr>.
    Found 27-bit register for signal <out>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <validProduct>.
    Found 27-bit register for signal <acc>.
    Found 9-bit register for signal <t>.
    Found 9-bit adder for signal <t[8]_GND_38_o_add_1_OUT> created at line 90.
    Found 27-bit adder for signal <acc[26]_GND_38_o_add_7_OUT> created at line 118.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 147 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <MCCore_2> synthesized.

Synthesizing Unit <ROM_path_2>.
    Related source file is "D:\Dropbox\NUS\FYP\RiskCalculationFPGA\ROM_path.v".
        N = "1"
WARNING:Xst:2999 - Signal 'ROM', unconnected in block 'ROM_path_2', is tied to its initial value.
    Found 512x10-bit single-port Read Only RAM <Mram_ROM> for signal <ROM>.
    Found 10-bit register for signal <oDATA>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <ROM_path_2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 16
 1024x18-bit dual-port RAM                             : 4
 512x10-bit single-port Read Only RAM                  : 2
 512x18-bit dual-port RAM                              : 4
 512x25-bit dual-port Read Only RAM                    : 3
 8x13-bit single-port Read Only RAM                    : 3
# Multipliers                                          : 6
 25x18-bit multiplier                                  : 6
# Adders/Subtractors                                   : 33
 11-bit adder                                          : 3
 14-bit adder                                          : 3
 18-bit adder                                          : 6
 2-bit adder                                           : 2
 22-bit adder                                          : 3
 23-bit adder                                          : 3
 25-bit adder                                          : 6
 27-bit adder                                          : 2
 9-bit adder                                           : 5
# Registers                                            : 198
 1-bit register                                        : 33
 10-bit register                                       : 50
 12-bit register                                       : 3
 13-bit register                                       : 12
 17-bit register                                       : 3
 18-bit register                                       : 15
 2-bit register                                        : 2
 21-bit register                                       : 3
 24-bit register                                       : 3
 27-bit register                                       : 4
 3-bit register                                        : 3
 50-bit register                                       : 6
 9-bit register                                        : 61
# Comparators                                          : 2
 2-bit comparator greater                              : 2
# Multiplexers                                         : 121
 1-bit 2-to-1 multiplexer                              : 18
 1-bit 3-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 42
 10-bit 3-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 4
 18-bit 3-to-1 multiplexer                             : 2
 9-bit 2-to-1 multiplexer                              : 51
 9-bit 3-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/mult_9_18_18.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/mult_18_18_18_muexp.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/mult_10_18_21.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/mult_12_13_18.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/mult_18_18_18_core.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <mult_9_18_18> for timing and area information for instance <mult1>.
Loading core <mult_18_18_18_muexp> for timing and area information for instance <mult2>.
Loading core <mult_9_18_18> for timing and area information for instance <mult1>.
Loading core <mult_18_18_18_muexp> for timing and area information for instance <mult2>.
Loading core <mult_9_18_18> for timing and area information for instance <mult1>.
Loading core <mult_18_18_18_muexp> for timing and area information for instance <mult2>.
Loading core <mult_10_18_21> for timing and area information for instance <mult0>.
Loading core <mult_12_13_18> for timing and area information for instance <mult1>.
Loading core <mult_10_18_21> for timing and area information for instance <mult0>.
Loading core <mult_12_13_18> for timing and area information for instance <mult1>.
Loading core <mult_10_18_21> for timing and area information for instance <mult0>.
Loading core <mult_12_13_18> for timing and area information for instance <mult1>.
Loading core <mult_18_18_18_core> for timing and area information for instance <mult>.
Loading core <mult_18_18_18_core> for timing and area information for instance <mult>.
WARNING:Xst:2677 - Node <X_d1_10> of sequential type is unconnected in block <exp_f>.
WARNING:Xst:2677 - Node <X_d1_11> of sequential type is unconnected in block <exp_f>.
WARNING:Xst:2677 - Node <X_d1_12> of sequential type is unconnected in block <exp_f>.
WARNING:Xst:2677 - Node <X_d1_13> of sequential type is unconnected in block <exp_f>.
WARNING:Xst:2677 - Node <X_d1_14> of sequential type is unconnected in block <exp_f>.
WARNING:Xst:2677 - Node <X_d1_15> of sequential type is unconnected in block <exp_f>.
WARNING:Xst:2677 - Node <X_d1_16> of sequential type is unconnected in block <exp_f>.
WARNING:Xst:2677 - Node <X_d1_17> of sequential type is unconnected in block <exp_f>.
WARNING:Xst:2677 - Node <X_d1_10> of sequential type is unconnected in block <exp_f>.
WARNING:Xst:2677 - Node <X_d1_11> of sequential type is unconnected in block <exp_f>.
WARNING:Xst:2677 - Node <X_d1_12> of sequential type is unconnected in block <exp_f>.
WARNING:Xst:2677 - Node <X_d1_13> of sequential type is unconnected in block <exp_f>.
WARNING:Xst:2677 - Node <X_d1_14> of sequential type is unconnected in block <exp_f>.
WARNING:Xst:2677 - Node <X_d1_15> of sequential type is unconnected in block <exp_f>.
WARNING:Xst:2677 - Node <X_d1_16> of sequential type is unconnected in block <exp_f>.
WARNING:Xst:2677 - Node <X_d1_17> of sequential type is unconnected in block <exp_f>.
WARNING:Xst:2677 - Node <X_d1_10> of sequential type is unconnected in block <exp_f>.
WARNING:Xst:2677 - Node <X_d1_11> of sequential type is unconnected in block <exp_f>.
WARNING:Xst:2677 - Node <X_d1_12> of sequential type is unconnected in block <exp_f>.
WARNING:Xst:2677 - Node <X_d1_13> of sequential type is unconnected in block <exp_f>.
WARNING:Xst:2677 - Node <X_d1_14> of sequential type is unconnected in block <exp_f>.
WARNING:Xst:2677 - Node <X_d1_15> of sequential type is unconnected in block <exp_f>.
WARNING:Xst:2677 - Node <X_d1_16> of sequential type is unconnected in block <exp_f>.
WARNING:Xst:2677 - Node <X_d1_17> of sequential type is unconnected in block <exp_f>.

Synthesizing (advanced) Unit <CalculateExpSigma_1>.
INFO:Xst:3226 - The RAM <exp_f/GeneratedTable/Mram_rom> will be implemented as a BLOCK RAM, absorbing the following register(s): <exp_f/GeneratedTable/Y1,Y0_sliced1> <exp_f/GeneratedTable/Y1,Y0_sliced> <exp_f/Coef_d1_sliced1> <exp_f/Coef_d1_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 25-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("0",xsigma_f<17:10>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <exp_f/Coef_d1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 25-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <("1",xsigma_f<17:10>)> |          |
    |     diB            | connected to signal <GND>           |          |
    |     doB            | connected to signal <exp_f/Coef_d1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <CalculateExpSigma_1> synthesized (advanced).

Synthesizing (advanced) Unit <CalculateExpSigma_2>.
INFO:Xst:3226 - The RAM <exp_f/GeneratedTable/Mram_rom> will be implemented as a BLOCK RAM, absorbing the following register(s): <exp_f/GeneratedTable/Y1,Y0_sliced1> <exp_f/GeneratedTable/Y1,Y0_sliced> <exp_f/Coef_d1_sliced1> <exp_f/Coef_d1_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 25-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("0",xsigma_f<17:10>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <exp_f/Coef_d1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 25-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <("1",xsigma_f<17:10>)> |          |
    |     diB            | connected to signal <GND>           |          |
    |     doB            | connected to signal <exp_f/Coef_d1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <CalculateExpSigma_2> synthesized (advanced).

Synthesizing (advanced) Unit <CalculateExpSigma_3>.
INFO:Xst:3226 - The RAM <exp_f/GeneratedTable/Mram_rom> will be implemented as a BLOCK RAM, absorbing the following register(s): <exp_f/GeneratedTable/Y1,Y0_sliced1> <exp_f/GeneratedTable/Y1,Y0_sliced> <exp_f/Coef_d1_sliced1> <exp_f/Coef_d1_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 25-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("0",xsigma_f<17:10>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <exp_f/Coef_d1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 25-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <("1",xsigma_f<17:10>)> |          |
    |     diB            | connected to signal <GND>           |          |
    |     doB            | connected to signal <exp_f/Coef_d1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <CalculateExpSigma_3> synthesized (advanced).

Synthesizing (advanced) Unit <MCCore_1>.
The following registers are absorbed into accumulator <acc>: 1 register on signal <acc>.
INFO:Xst:3226 - The RAM <exp_sigma/Mram_RAM1> will be implemented as a BLOCK RAM, absorbing the following register(s): <path/oDATA>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 18-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <iSigmaWriteAddress> |          |
    |     diA            | connected to signal <iSigmaWriteData> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 18-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     addrB          | connected to signal <path/_n0005>   |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <exp_sigma/Mram_RAM0> will be implemented as a BLOCK RAM, absorbing the following register(s): <path/oDATA>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 18-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <exp_sigma/WE_0> | high     |
    |     addrA          | connected to signal <iSigmaWriteAddress> |          |
    |     diA            | connected to signal <iSigmaWriteData> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 18-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     addrB          | connected to signal <path/_n0005>   |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <exp_mu/Mram_RAM1> will be implemented as a BLOCK RAM, absorbing the following register(s): <t>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 18-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <iMuWriteAddress> |          |
    |     diA            | connected to signal <iMuWriteData>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 18-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     addrB          | connected to signal <t_next>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <exp_mu/Mram_RAM0> will be implemented as a BLOCK RAM, absorbing the following register(s): <t>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 18-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <exp_mu/WE_0>   | high     |
    |     addrA          | connected to signal <iMuWriteAddress> |          |
    |     diA            | connected to signal <iMuWriteData>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 18-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     addrB          | connected to signal <t_next>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <path/Mram_ROM> will be implemented as a BLOCK RAM, absorbing the following register(s): <t>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 10-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <t_next>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <MCCore_1> synthesized (advanced).

Synthesizing (advanced) Unit <MCCore_2>.
The following registers are absorbed into accumulator <acc>: 1 register on signal <acc>.
INFO:Xst:3226 - The RAM <exp_sigma/Mram_RAM1> will be implemented as a BLOCK RAM, absorbing the following register(s): <path/oDATA>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 18-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <iSigmaWriteAddress> |          |
    |     diA            | connected to signal <iSigmaWriteData> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 18-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     addrB          | connected to signal <path/_n0005>   |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <exp_sigma/Mram_RAM0> will be implemented as a BLOCK RAM, absorbing the following register(s): <path/oDATA>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 18-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <exp_sigma/WE_0> | high     |
    |     addrA          | connected to signal <iSigmaWriteAddress> |          |
    |     diA            | connected to signal <iSigmaWriteData> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 18-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     addrB          | connected to signal <path/_n0005>   |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <exp_mu/Mram_RAM1> will be implemented as a BLOCK RAM, absorbing the following register(s): <t>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 18-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <iMuWriteAddress> |          |
    |     diA            | connected to signal <iMuWriteData>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 18-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     addrB          | connected to signal <t_next>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <exp_mu/Mram_RAM0> will be implemented as a BLOCK RAM, absorbing the following register(s): <t>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 18-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <exp_mu/WE_0>   | high     |
    |     addrA          | connected to signal <iMuWriteAddress> |          |
    |     diA            | connected to signal <iMuWriteData>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 18-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     addrB          | connected to signal <t_next>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <path/Mram_ROM> will be implemented as a BLOCK RAM, absorbing the following register(s): <t>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 10-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <t_next>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <MCCore_2> synthesized (advanced).

Synthesizing (advanced) Unit <Main>.
The following registers are absorbed into counter <ExpSigmaUsed>: 1 register on signal <ExpSigmaUsed>.
The following registers are absorbed into counter <ExpMuUsed>: 1 register on signal <ExpMuUsed>.
Unit <Main> synthesized (advanced).

Synthesizing (advanced) Unit <ROM_3_13>.
INFO:Xst:3231 - The small RAM <Mram_ROM> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 13-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <iAddr>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ROM_3_13> synthesized (advanced).
WARNING:Xst:2677 - Node <exp_f/X_d1_10> of sequential type is unconnected in block <CalculateExpSigma_1>.
WARNING:Xst:2677 - Node <exp_f/X_d1_11> of sequential type is unconnected in block <CalculateExpSigma_1>.
WARNING:Xst:2677 - Node <exp_f/X_d1_12> of sequential type is unconnected in block <CalculateExpSigma_1>.
WARNING:Xst:2677 - Node <exp_f/X_d1_13> of sequential type is unconnected in block <CalculateExpSigma_1>.
WARNING:Xst:2677 - Node <exp_f/X_d1_14> of sequential type is unconnected in block <CalculateExpSigma_1>.
WARNING:Xst:2677 - Node <exp_f/X_d1_15> of sequential type is unconnected in block <CalculateExpSigma_1>.
WARNING:Xst:2677 - Node <exp_f/X_d1_16> of sequential type is unconnected in block <CalculateExpSigma_1>.
WARNING:Xst:2677 - Node <exp_f/X_d1_17> of sequential type is unconnected in block <CalculateExpSigma_1>.
WARNING:Xst:2677 - Node <exp_f/X_d1_10> of sequential type is unconnected in block <CalculateExpSigma_2>.
WARNING:Xst:2677 - Node <exp_f/X_d1_11> of sequential type is unconnected in block <CalculateExpSigma_2>.
WARNING:Xst:2677 - Node <exp_f/X_d1_12> of sequential type is unconnected in block <CalculateExpSigma_2>.
WARNING:Xst:2677 - Node <exp_f/X_d1_13> of sequential type is unconnected in block <CalculateExpSigma_2>.
WARNING:Xst:2677 - Node <exp_f/X_d1_14> of sequential type is unconnected in block <CalculateExpSigma_2>.
WARNING:Xst:2677 - Node <exp_f/X_d1_15> of sequential type is unconnected in block <CalculateExpSigma_2>.
WARNING:Xst:2677 - Node <exp_f/X_d1_16> of sequential type is unconnected in block <CalculateExpSigma_2>.
WARNING:Xst:2677 - Node <exp_f/X_d1_17> of sequential type is unconnected in block <CalculateExpSigma_2>.
WARNING:Xst:2677 - Node <exp_f/X_d1_10> of sequential type is unconnected in block <CalculateExpSigma_3>.
WARNING:Xst:2677 - Node <exp_f/X_d1_11> of sequential type is unconnected in block <CalculateExpSigma_3>.
WARNING:Xst:2677 - Node <exp_f/X_d1_12> of sequential type is unconnected in block <CalculateExpSigma_3>.
WARNING:Xst:2677 - Node <exp_f/X_d1_13> of sequential type is unconnected in block <CalculateExpSigma_3>.
WARNING:Xst:2677 - Node <exp_f/X_d1_14> of sequential type is unconnected in block <CalculateExpSigma_3>.
WARNING:Xst:2677 - Node <exp_f/X_d1_15> of sequential type is unconnected in block <CalculateExpSigma_3>.
WARNING:Xst:2677 - Node <exp_f/X_d1_16> of sequential type is unconnected in block <CalculateExpSigma_3>.
WARNING:Xst:2677 - Node <exp_f/X_d1_17> of sequential type is unconnected in block <CalculateExpSigma_3>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 16
 1024x18-bit dual-port block RAM                       : 4
 512x10-bit single-port block Read Only RAM            : 2
 512x18-bit dual-port block RAM                        : 4
 512x25-bit dual-port block Read Only RAM              : 3
 8x13-bit single-port distributed Read Only RAM        : 3
# Multipliers                                          : 6
 25x18-bit multiplier                                  : 6
# Adders/Subtractors                                   : 23
 10-bit adder                                          : 3
 14-bit adder                                          : 3
 18-bit adder carry in                                 : 3
 21-bit adder                                          : 3
 23-bit adder                                          : 3
 25-bit adder carry in                                 : 3
 9-bit adder                                           : 5
# Counters                                             : 2
 2-bit up counter                                      : 2
# Accumulators                                         : 2
 27-bit up accumulator                                 : 2
# Registers                                            : 1749
 Flip-Flops                                            : 1749
# Comparators                                          : 2
 2-bit comparator greater                              : 2
# Multiplexers                                         : 107
 1-bit 2-to-1 multiplexer                              : 4
 1-bit 3-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 42
 10-bit 3-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 4
 18-bit 3-to-1 multiplexer                             : 2
 9-bit 2-to-1 multiplexer                              : 51
 9-bit 3-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <busyExpSigma_control/Q> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <calcExpSigma0/enable_control/Q> 
INFO:Xst:2261 - The FF/Latch <busyCores_control/Q> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core0/enable_control/Q> 
INFO:Xst:2261 - The FF/Latch <calcExpMu0/enable_control/Q> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <busyExpMu_control/Q> 
WARNING:Xst:2677 - Node <calcExpSigma0/exp_f/PolynomialEvaluator/a0_d1_23> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <calcExpSigma1/exp_f/PolynomialEvaluator/a0_d1_23> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <calcExpSigma2/exp_f/PolynomialEvaluator/a0_d1_23> of sequential type is unconnected in block <Main>.
INFO:Xst:2261 - The FF/Latch <calcExpSigma1/exp_i/oData_2> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <calcExpSigma1/exp_i/oData_12> 
INFO:Xst:2261 - The FF/Latch <calcExpSigma2/exp_i/oData_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <calcExpSigma2/exp_i/oData_6> 
INFO:Xst:2261 - The FF/Latch <calcExpSigma2/exp_i/oData_2> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <calcExpSigma2/exp_i/oData_12> 
INFO:Xst:2261 - The FF/Latch <calcExpSigma0/exp_i/oData_12> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <calcExpSigma0/exp_i/oData_2> 
INFO:Xst:2261 - The FF/Latch <calcExpSigma0/exp_i/oData_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <calcExpSigma0/exp_i/oData_5> 
INFO:Xst:2261 - The FF/Latch <calcExpSigma1/exp_i/oData_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <calcExpSigma1/exp_i/oData_6> 
INFO:Xst:2261 - The FF/Latch <calcExpSigma0/exp_int_d1_12> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <calcExpSigma0/exp_int_d1_2> 
INFO:Xst:2261 - The FF/Latch <calcExpSigma1/exp_int_d1_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <calcExpSigma1/exp_int_d1_5> 
INFO:Xst:2261 - The FF/Latch <calcExpSigma0/exp_int_d1_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <calcExpSigma0/exp_int_d1_5> 
INFO:Xst:2261 - The FF/Latch <calcExpSigma2/exp_int_d1_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <calcExpSigma2/exp_int_d1_5> 
INFO:Xst:2261 - The FF/Latch <calcExpSigma1/exp_int_d1_12> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <calcExpSigma1/exp_int_d1_2> 
INFO:Xst:2261 - The FF/Latch <calcExpSigma2/exp_int_d1_12> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <calcExpSigma2/exp_int_d1_2> 
INFO:Xst:2261 - The FF/Latch <calcExpSigma2/exp_int_d2_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <calcExpSigma2/exp_int_d2_5> 
INFO:Xst:2261 - The FF/Latch <calcExpSigma1/exp_int_d2_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <calcExpSigma1/exp_int_d2_5> 
INFO:Xst:2261 - The FF/Latch <calcExpSigma0/exp_int_d2_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <calcExpSigma0/exp_int_d2_5> 
INFO:Xst:2261 - The FF/Latch <calcExpSigma1/exp_int_d2_12> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <calcExpSigma1/exp_int_d2_2> 
INFO:Xst:2261 - The FF/Latch <calcExpSigma2/exp_int_d2_12> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <calcExpSigma2/exp_int_d2_2> 
INFO:Xst:2261 - The FF/Latch <calcExpSigma0/exp_int_d2_12> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <calcExpSigma0/exp_int_d2_2> 
INFO:Xst:2261 - The FF/Latch <calcExpSigma2/exp_int_d3_12> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <calcExpSigma2/exp_int_d3_2> 
INFO:Xst:2261 - The FF/Latch <calcExpSigma1/exp_int_d3_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <calcExpSigma1/exp_int_d3_5> 
INFO:Xst:2261 - The FF/Latch <calcExpSigma0/exp_int_d3_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <calcExpSigma0/exp_int_d3_5> 
INFO:Xst:2261 - The FF/Latch <calcExpSigma0/exp_int_d3_12> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <calcExpSigma0/exp_int_d3_2> 
INFO:Xst:2261 - The FF/Latch <calcExpSigma1/exp_int_d3_12> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <calcExpSigma1/exp_int_d3_2> 
INFO:Xst:2261 - The FF/Latch <calcExpSigma2/exp_int_d3_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <calcExpSigma2/exp_int_d3_5> 

Optimizing unit <Main> ...
INFO:Xst:2261 - The FF/Latch <core0/t_d1_0> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d1_0> 
INFO:Xst:2261 - The FF/Latch <core0/done> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/done> 
INFO:Xst:2261 - The FF/Latch <core0/t_d1_1> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d1_1> 
INFO:Xst:2261 - The FF/Latch <core0/t_d1_2> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d1_2> 
INFO:Xst:2261 - The FF/Latch <core0/t_d1_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d1_3> 
INFO:Xst:2261 - The FF/Latch <core0/t_d1_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d1_4> 
INFO:Xst:2261 - The FF/Latch <core0/t_d1_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d1_5> 
INFO:Xst:2261 - The FF/Latch <core0/t_d1_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d1_6> 
INFO:Xst:2261 - The FF/Latch <core0/t_d1_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d1_7> 
INFO:Xst:2261 - The FF/Latch <core0/t_d1_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d1_8> 
INFO:Xst:2261 - The FF/Latch <core0/t_d2_0> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d2_0> 
INFO:Xst:2261 - The FF/Latch <core0/t_d2_1> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d2_1> 
INFO:Xst:2261 - The FF/Latch <core0/t_d2_2> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d2_2> 
INFO:Xst:2261 - The FF/Latch <core0/t_d2_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d2_3> 
INFO:Xst:2261 - The FF/Latch <core0/t_d2_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d2_4> 
INFO:Xst:2261 - The FF/Latch <core0/t_d2_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d2_5> 
INFO:Xst:2261 - The FF/Latch <core0/t_d2_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d2_6> 
INFO:Xst:2261 - The FF/Latch <core0/t_d2_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d2_7> 
INFO:Xst:2261 - The FF/Latch <core0/t_d2_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d2_8> 
INFO:Xst:2261 - The FF/Latch <core0/validProduct> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/validProduct> 
INFO:Xst:2261 - The FF/Latch <core0/t_d3_0> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d3_0> 
INFO:Xst:2261 - The FF/Latch <core0/t_d3_1> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d3_1> 
INFO:Xst:2261 - The FF/Latch <core0/t_d3_2> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d3_2> 
INFO:Xst:2261 - The FF/Latch <core0/t_d3_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d3_3> 
INFO:Xst:2261 - The FF/Latch <core0/t_d3_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d3_4> 
INFO:Xst:2261 - The FF/Latch <core0/t_d3_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d3_5> 
INFO:Xst:2261 - The FF/Latch <core0/t_d3_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d3_6> 
INFO:Xst:2261 - The FF/Latch <core0/t_d3_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d3_7> 
INFO:Xst:2261 - The FF/Latch <core0/t_d3_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d3_8> 
INFO:Xst:2261 - The FF/Latch <core0/t_0> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_0> 
INFO:Xst:2261 - The FF/Latch <core0/t_1> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_1> 
INFO:Xst:2261 - The FF/Latch <core0/t_2> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_2> 
INFO:Xst:2261 - The FF/Latch <core0/t_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_3> 
INFO:Xst:2261 - The FF/Latch <core0/t_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_4> 
INFO:Xst:2261 - The FF/Latch <core0/t_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_5> 
INFO:Xst:2261 - The FF/Latch <core0/t_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_6> 
INFO:Xst:2261 - The FF/Latch <core0/t_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_7> 
INFO:Xst:2261 - The FF/Latch <core0/t_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_8> 
INFO:Xst:2261 - The FF/Latch <core0/bit_ctr> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/bit_ctr> 
INFO:Xst:2261 - The FF/Latch <core0/t_d4_0> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d4_0> 
INFO:Xst:2261 - The FF/Latch <core0/t_d4_1> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d4_1> 
INFO:Xst:2261 - The FF/Latch <core0/t_d4_2> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d4_2> 
INFO:Xst:2261 - The FF/Latch <core0/t_d4_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d4_3> 
INFO:Xst:2261 - The FF/Latch <core0/t_d4_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d4_4> 
INFO:Xst:2261 - The FF/Latch <core0/t_d4_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d4_5> 
INFO:Xst:2261 - The FF/Latch <core0/t_d4_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d4_6> 
INFO:Xst:2261 - The FF/Latch <core0/t_d4_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d4_7> 
INFO:Xst:2261 - The FF/Latch <core0/t_d4_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d4_8> 
INFO:Xst:2261 - The FF/Latch <core0/t_d5_0> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d5_0> 
INFO:Xst:2261 - The FF/Latch <core0/t_d5_1> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d5_1> 
INFO:Xst:2261 - The FF/Latch <core0/t_d5_2> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d5_2> 
INFO:Xst:2261 - The FF/Latch <core0/t_d5_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d5_3> 
INFO:Xst:2261 - The FF/Latch <core0/t_d5_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d5_4> 
INFO:Xst:2261 - The FF/Latch <core0/t_d5_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d5_5> 
INFO:Xst:2261 - The FF/Latch <core0/t_d5_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d5_6> 
INFO:Xst:2261 - The FF/Latch <core0/t_d5_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d5_7> 
INFO:Xst:2261 - The FF/Latch <core0/t_d5_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d5_8> 
INFO:Xst:2261 - The FF/Latch <core0/t_next_0> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_next_0> 
INFO:Xst:2261 - The FF/Latch <core0/t_next_1> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_next_1> 
INFO:Xst:2261 - The FF/Latch <core0/t_next_2> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_next_2> 
INFO:Xst:2261 - The FF/Latch <core0/t_next_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_next_3> 
INFO:Xst:2261 - The FF/Latch <core0/t_next_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_next_4> 
INFO:Xst:2261 - The FF/Latch <busyCores_control/Q> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/enable_control/Q> 
INFO:Xst:2261 - The FF/Latch <core0/t_next_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_next_5> 
INFO:Xst:2261 - The FF/Latch <core0/t_next_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_next_6> 
INFO:Xst:2261 - The FF/Latch <core0/t_next_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_next_7> 
INFO:Xst:2261 - The FF/Latch <core0/t_next_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_next_8> 
INFO:Xst:2261 - The FF/Latch <core0/t_d6_0> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d6_0> 
INFO:Xst:2261 - The FF/Latch <core0/t_d6_1> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d6_1> 
INFO:Xst:2261 - The FF/Latch <core0/t_d6_2> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d6_2> 
INFO:Xst:2261 - The FF/Latch <core0/t_d6_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d6_3> 
INFO:Xst:2261 - The FF/Latch <core0/t_d6_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d6_4> 
INFO:Xst:2261 - The FF/Latch <core0/t_d6_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d6_5> 
INFO:Xst:2261 - The FF/Latch <core0/t_d6_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d6_6> 
INFO:Xst:2261 - The FF/Latch <core0/t_d6_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d6_7> 
INFO:Xst:2261 - The FF/Latch <core0/t_d6_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/t_d6_8> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2399 - RAMs <core0/exp_mu/Mram_RAM0>, <core1/exp_mu/Mram_RAM0> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <core0/exp_mu/Mram_RAM1>, <core1/exp_mu/Mram_RAM1> are equivalent, second RAM is removed
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 8.
INFO:Xst:2260 - The FF/Latch <core0/exp_mu/readData_16> in Unit <Main> is equivalent to the following FF/Latch : <core1/exp_mu/readData_16> 
INFO:Xst:2260 - The FF/Latch <core0/exp_mu/readData_17> in Unit <Main> is equivalent to the following FF/Latch : <core1/exp_mu/readData_17> 
INFO:Xst:2260 - The FF/Latch <core0/exp_mu/readData_0> in Unit <Main> is equivalent to the following FF/Latch : <core1/exp_mu/readData_0> 
INFO:Xst:2260 - The FF/Latch <core0/exp_mu/readData_1> in Unit <Main> is equivalent to the following FF/Latch : <core1/exp_mu/readData_1> 
INFO:Xst:2260 - The FF/Latch <core0/exp_mu/readData_2> in Unit <Main> is equivalent to the following FF/Latch : <core1/exp_mu/readData_2> 
INFO:Xst:2260 - The FF/Latch <core0/exp_mu/readData_3> in Unit <Main> is equivalent to the following FF/Latch : <core1/exp_mu/readData_3> 
INFO:Xst:2260 - The FF/Latch <core0/exp_mu/readData_4> in Unit <Main> is equivalent to the following FF/Latch : <core1/exp_mu/readData_4> 
INFO:Xst:2260 - The FF/Latch <core0/exp_mu/readData_5> in Unit <Main> is equivalent to the following FF/Latch : <core1/exp_mu/readData_5> 
INFO:Xst:2260 - The FF/Latch <core0/exp_mu/readData_6> in Unit <Main> is equivalent to the following FF/Latch : <core1/exp_mu/readData_6> 
INFO:Xst:2260 - The FF/Latch <core0/exp_mu/readData_7> in Unit <Main> is equivalent to the following FF/Latch : <core1/exp_mu/readData_7> 
INFO:Xst:2260 - The FF/Latch <core0/exp_mu/readData_8> in Unit <Main> is equivalent to the following FF/Latch : <core1/exp_mu/readData_8> 
INFO:Xst:2260 - The FF/Latch <core0/exp_mu/readData_9> in Unit <Main> is equivalent to the following FF/Latch : <core1/exp_mu/readData_9> 
INFO:Xst:2260 - The FF/Latch <core0/exp_mu/readData_10> in Unit <Main> is equivalent to the following FF/Latch : <core1/exp_mu/readData_10> 
INFO:Xst:2260 - The FF/Latch <core0/exp_mu/readData_11> in Unit <Main> is equivalent to the following FF/Latch : <core1/exp_mu/readData_11> 
INFO:Xst:2260 - The FF/Latch <core0/exp_mu/readData_12> in Unit <Main> is equivalent to the following FF/Latch : <core1/exp_mu/readData_12> 
INFO:Xst:2260 - The FF/Latch <core0/exp_mu/readData_13> in Unit <Main> is equivalent to the following FF/Latch : <core1/exp_mu/readData_13> 
INFO:Xst:2260 - The FF/Latch <core0/exp_mu/readData_14> in Unit <Main> is equivalent to the following FF/Latch : <core1/exp_mu/readData_14> 
INFO:Xst:2260 - The FF/Latch <core0/exp_mu/readData_15> in Unit <Main> is equivalent to the following FF/Latch : <core1/exp_mu/readData_15> 
INFO:Xst:2261 - The FF/Latch <core0/exp_mu/readData_16> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/exp_mu/readData_16> 
INFO:Xst:2261 - The FF/Latch <core0/exp_mu/readData_17> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/exp_mu/readData_17> 
INFO:Xst:2261 - The FF/Latch <core0/exp_mu/readData_0> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/exp_mu/readData_0> 
INFO:Xst:2261 - The FF/Latch <core0/exp_mu/readData_1> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/exp_mu/readData_1> 
INFO:Xst:2261 - The FF/Latch <core0/exp_mu/readData_2> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/exp_mu/readData_2> 
INFO:Xst:2261 - The FF/Latch <core0/exp_mu/readData_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/exp_mu/readData_3> 
INFO:Xst:2261 - The FF/Latch <core0/exp_mu/readData_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/exp_mu/readData_4> 
INFO:Xst:2261 - The FF/Latch <core0/exp_mu/readData_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/exp_mu/readData_5> 
INFO:Xst:2261 - The FF/Latch <core0/exp_mu/readData_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/exp_mu/readData_6> 
INFO:Xst:2261 - The FF/Latch <core0/exp_mu/readData_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/exp_mu/readData_7> 
INFO:Xst:2261 - The FF/Latch <core0/exp_mu/readData_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/exp_mu/readData_8> 
INFO:Xst:2261 - The FF/Latch <core0/exp_mu/readData_9> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/exp_mu/readData_9> 
INFO:Xst:2261 - The FF/Latch <core0/exp_mu/readData_10> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/exp_mu/readData_10> 
INFO:Xst:2261 - The FF/Latch <core0/exp_mu/readData_11> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/exp_mu/readData_11> 
INFO:Xst:2261 - The FF/Latch <core0/exp_mu/readData_12> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/exp_mu/readData_12> 
INFO:Xst:2261 - The FF/Latch <core0/exp_mu/readData_13> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/exp_mu/readData_13> 
INFO:Xst:2261 - The FF/Latch <core0/exp_mu/readData_14> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/exp_mu/readData_14> 
INFO:Xst:2261 - The FF/Latch <core0/exp_mu/readData_15> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/exp_mu/readData_15> 
INFO:Xst:2261 - The FF/Latch <core0/MuReadData_d1_0> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/MuReadData_d1_0> 
INFO:Xst:2261 - The FF/Latch <core0/MuReadData_d1_1> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/MuReadData_d1_1> 
INFO:Xst:2261 - The FF/Latch <core0/MuReadData_d1_2> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/MuReadData_d1_2> 
INFO:Xst:2261 - The FF/Latch <core0/MuReadData_d1_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/MuReadData_d1_3> 
INFO:Xst:2261 - The FF/Latch <core0/MuReadData_d1_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/MuReadData_d1_4> 
INFO:Xst:2261 - The FF/Latch <core0/MuReadData_d1_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/MuReadData_d1_5> 
INFO:Xst:2261 - The FF/Latch <core0/MuReadData_d1_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/MuReadData_d1_6> 
INFO:Xst:2261 - The FF/Latch <core0/MuReadData_d1_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/MuReadData_d1_7> 
INFO:Xst:2261 - The FF/Latch <core0/MuReadData_d1_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/MuReadData_d1_8> 
INFO:Xst:2261 - The FF/Latch <core0/MuReadData_d1_9> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/MuReadData_d1_9> 
INFO:Xst:2261 - The FF/Latch <core0/MuReadData_d1_10> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/MuReadData_d1_10> 
INFO:Xst:2261 - The FF/Latch <core0/MuReadData_d1_11> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/MuReadData_d1_11> 
INFO:Xst:2261 - The FF/Latch <core0/MuReadData_d1_12> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/MuReadData_d1_12> 
INFO:Xst:2261 - The FF/Latch <core0/MuReadData_d1_13> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/MuReadData_d1_13> 
INFO:Xst:2261 - The FF/Latch <core0/MuReadData_d1_14> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/MuReadData_d1_14> 
INFO:Xst:2261 - The FF/Latch <core0/MuReadData_d1_15> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/MuReadData_d1_15> 
INFO:Xst:2261 - The FF/Latch <core0/MuReadData_d1_16> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/MuReadData_d1_16> 
INFO:Xst:2261 - The FF/Latch <core0/MuReadData_d1_17> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <core1/MuReadData_d1_17> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1578
 Flip-Flops                                            : 1578

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1768
#      GND                         : 1
#      INV                         : 18
#      LUT1                        : 69
#      LUT2                        : 967
#      LUT3                        : 98
#      LUT4                        : 31
#      LUT5                        : 75
#      LUT6                        : 87
#      MUXCY                       : 223
#      VCC                         : 1
#      XORCY                       : 198
# FlipFlops/Latches                : 1578
#      FD                          : 1073
#      FDE                         : 73
#      FDR                         : 378
#      FDRE                        : 54
# RAMS                             : 11
#      RAMB16BWER                  : 7
#      RAMB8BWER                   : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 109
#      IBUF                        : 55
#      OBUF                        : 54
# DSPs                             : 12
#      DSP48A1                     : 12

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1578  out of  54576     2%  
 Number of Slice LUTs:                 1345  out of  27288     4%  
    Number used as Logic:              1345  out of  27288     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1816
   Number with an unused Flip Flop:     238  out of   1816    13%  
   Number with an unused LUT:           471  out of   1816    25%  
   Number of fully used LUT-FF pairs:  1107  out of   1816    60%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                         110
 Number of bonded IOBs:                 110  out of    316    34%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                9  out of    116     7%  
    Number using Block RAM only:          9
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                     12  out of     58    20%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 1612  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 24.775ns (Maximum Frequency: 40.363MHz)
   Minimum input arrival time before clock: 2.109ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 24.775ns (frequency: 40.363MHz)
  Total number of paths / destination ports: 9367915839 / 2816
-------------------------------------------------------------------------
Delay:               24.775ns (Levels of Logic = 35)
  Source:            calcExpSigma0/exp_f/PolynomialEvaluator/Product_1/Mmult_DSP_bh9_ch0_0 (DSP)
  Destination:       calcExpSigma0/exp_frac_d1_11 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: calcExpSigma0/exp_f/PolynomialEvaluator/Product_1/Mmult_DSP_bh9_ch0_0 to calcExpSigma0/exp_frac_d1_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->P47     18   6.742   1.049  calcExpSigma0/exp_f/PolynomialEvaluator/Product_1/Mmult_DSP_bh9_ch0_0 (calcExpSigma0/exp_f/PolynomialEvaluator/Product_1/Mmult_DSP_bh9_ch0_0_P47_to_calcExpSigma0/exp_f/PolynomialEvaluator/Product_1/Mmult_DSP_bh9_ch0_01)
     DSP48A1:C30->P18      7   2.687   1.021  calcExpSigma0/exp_f/PolynomialEvaluator/Product_1/Mmult_DSP_bh9_ch0_01 (calcExpSigma0/exp_f/PolynomialEvaluator/Product_1/Adder_final9_0/Madd_R_lut<5>)
     LUT4:I0->O            4   0.203   0.684  calcExpSigma0/exp_f/PolynomialEvaluator/piPT1<7>_SW0 (N58)
     LUT6:I5->O            1   0.205   0.000  calcExpSigma0/exp_f/PolynomialEvaluator/Sum1/Madd_R_Madd_lut<7> (calcExpSigma0/exp_f/PolynomialEvaluator/Sum1/Madd_R_Madd_lut<7>)
     MUXCY:S->O            1   0.172   0.000  calcExpSigma0/exp_f/PolynomialEvaluator/Sum1/Madd_R_Madd_cy<7> (calcExpSigma0/exp_f/PolynomialEvaluator/Sum1/Madd_R_Madd_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  calcExpSigma0/exp_f/PolynomialEvaluator/Sum1/Madd_R_Madd_cy<8> (calcExpSigma0/exp_f/PolynomialEvaluator/Sum1/Madd_R_Madd_cy<8>)
     XORCY:CI->O           1   0.180   0.579  calcExpSigma0/exp_f/PolynomialEvaluator/Sum1/Madd_R_Madd_xor<9> (calcExpSigma0/exp_f/PolynomialEvaluator/sigmaP1<9>)
     DSP48A1:A16->P47     18   4.560   1.049  calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Mmult_DSP_bh37_ch0_0 (calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Mmult_DSP_bh37_ch0_0_P47_to_calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Mmult_DSP_bh37_ch0_01)
     DSP48A1:C30->P7       1   2.687   0.579  calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Mmult_DSP_bh37_ch0_01 (calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/DSP_bh37_ch0_0<24>)
     INV:I->O              1   0.206   0.000  calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_lut<3>_INV_0 (calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_lut<3>)
     MUXCY:S->O            1   0.172   0.000  calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<3> (calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<4> (calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<5> (calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<6> (calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<7> (calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<8> (calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<9> (calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<10> (calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<11> (calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<12> (calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<13> (calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<14> (calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<15> (calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<16> (calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<17> (calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<18> (calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<19> (calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<19>)
     MUXCY:CI->O           0   0.019   0.000  calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<20> (calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_cy<20>)
     XORCY:CI->O           6   0.180   0.745  calcExpSigma0/exp_f/PolynomialEvaluator/Product_2/Adder_final37_0/Madd_R_xor<21> (calcExpSigma0/exp_f/PolynomialEvaluator/piP2<17>)
     LUT2:I1->O            1   0.205   0.000  calcExpSigma0/exp_f/PolynomialEvaluator/Sum2/Madd_R_Madd_lut<17> (calcExpSigma0/exp_f/PolynomialEvaluator/Sum2/Madd_R_Madd_lut<17>)
     MUXCY:S->O            1   0.172   0.000  calcExpSigma0/exp_f/PolynomialEvaluator/Sum2/Madd_R_Madd_cy<17> (calcExpSigma0/exp_f/PolynomialEvaluator/Sum2/Madd_R_Madd_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  calcExpSigma0/exp_f/PolynomialEvaluator/Sum2/Madd_R_Madd_cy<18> (calcExpSigma0/exp_f/PolynomialEvaluator/Sum2/Madd_R_Madd_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  calcExpSigma0/exp_f/PolynomialEvaluator/Sum2/Madd_R_Madd_cy<19> (calcExpSigma0/exp_f/PolynomialEvaluator/Sum2/Madd_R_Madd_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  calcExpSigma0/exp_f/PolynomialEvaluator/Sum2/Madd_R_Madd_cy<20> (calcExpSigma0/exp_f/PolynomialEvaluator/Sum2/Madd_R_Madd_cy<20>)
     MUXCY:CI->O           0   0.019   0.000  calcExpSigma0/exp_f/PolynomialEvaluator/Sum2/Madd_R_Madd_cy<21> (calcExpSigma0/exp_f/PolynomialEvaluator/Sum2/Madd_R_Madd_cy<21>)
     XORCY:CI->O           1   0.180   0.000  calcExpSigma0/exp_f/PolynomialEvaluator/Sum2/Madd_R_Madd_xor<22> (calcExpSigma0/exp_frac<19>)
     FDR:D                     0.102          calcExpSigma0/exp_frac_d1_11
    ----------------------------------------
    Total                     24.775ns (19.071ns logic, 5.704ns route)
                                       (77.0% logic, 23.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 163 / 163
-------------------------------------------------------------------------
Offset:              2.109ns (Levels of Logic = 2)
  Source:            iDoneOptionCalc (PAD)
  Destination:       readyOption_control/Q (FF)
  Destination Clock: CLK rising

  Data Path: iDoneOptionCalc to readyOption_control/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.580  iDoneOptionCalc_IBUF (iDoneOptionCalc_IBUF)
     LUT4:I3->O            1   0.205   0.000  readyOption_control/Q_rstpot (readyOption_control/Q_rstpot)
     FD:D                      0.102          readyOption_control/Q
    ----------------------------------------
    Total                      2.109ns (1.529ns logic, 0.580ns route)
                                       (72.5% logic, 27.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 54 / 54
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            core0/out_26 (FF)
  Destination:       oAcc1<26> (PAD)
  Source Clock:      CLK rising

  Data Path: core0/out_26 to oAcc1<26>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.447   0.579  core0/out_26 (core0/out_26)
     OBUF:I->O                 2.571          oAcc1_26_OBUF (oAcc1<26>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   24.775|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 32.00 secs
Total CPU time to Xst completion: 31.71 secs
 
--> 

Total memory usage is 241400 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   88 (   0 filtered)
Number of infos    :  178 (   0 filtered)

