INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Lab4_Task3/Lab4_Task3.srcs/sources_1/new/B_reg_4_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_reg_4_bit2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Lab4_Task3/Lab4_Task3.srcs/sources_1/new/DFF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Lab4_Task3/Lab4_Task3.srcs/sources_1/new/Latch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Latch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Lab4_Task3/Lab4_Task3.srcs/sources_1/new/reg_4_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_4_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Lab4_Task3/Lab4_Task3.srcs/sim_1/new/regs_4_bit_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs_4_bit_tb
