<root><simulation><result_generated_time />2023-05-16 15:01:30<layer><layer_spec />{'B': 1, 'K': 1024, 'C': 512, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />25690112<total_data_size_element />{'W': 524288, 'I': 25088, 'O': 50176}<total_data_reuse />{'W': 49, 'I': 1024.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />9/23</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />840</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [224, 1, 1], 'O': [28, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], []], [[('K', 4)], [('C', 32)]], [], []]<I />[[[('K', 4)], []], [[('OY', 7)], [('C', 32)]], [], []]<O />[[[], [('C', 32)]], [[('OY', 7), ('K', 4)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('C', 2), ('C', 4)], [('K', 256), ('C', 2)], []]<I />[[('OX', 7), ('C', 2), ('C', 4), ('K', 256)], [('C', 2)], []]<O />[[('OX', 7), ('C', 2), ('C', 4)], [('K', 256), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [7.0, 7, 1, 1], 'I': [4.0, 256.0, 1.0, 1.0], 'O': [32.0, 8, 2, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 4194304, 4194304], 'I': [448, 200704, 200704], 'O': [56, 401408, 401408], 'O_partial': [56, 401408, 0], 'O_final': [0, 0, 401408]}<actual_mem_utilization_individual />{'W': [0.12, 0.12, 0.0], 'I': [0.88, 0.01, 0.0], 'O': [0.11, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.14, 0.0], 'I': [0.88, 0.14, 0.0], 'O': [0.11, 0.14, 0.0]}<effective_mem_size_bit />{'W': [32, 16384, 4194304], 'I': [448, 100352, 200704], 'O': [56, 401408, 401408], 'O_partial': [56, 401408, 0], 'O_final': [0, 0, 401408]}<total_unit_count />{'W': [896, 128, 1, 1], 'I': [896, 224, 1, 1], 'O': [896, 28, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [224, 224, 1, 1], 'O': [28, 28, 1, 1]}<duplicate_unit_count />{'W': [7.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[524288, 524288], [524288, 524288], [524288, 0]]<I />[[6422528, 25088], [25088, 25088], [25088, 0]]<O />[[(752640, 802816), (100352, 50176)], [(50176, 100352), (50176, 0)], [(0, 50176), (0, 0)]]<O_partial />[[(752640, 802816), (100352, 50176)], [(50176, 100352), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (50176, 0)], [(0, 50176), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[65536, 65536], [8192, 8192], [2048, 0]]<I />[[802816, 3136], [392, 392], [98, 0]]<O />[[(94080, 100352), (12544, 6272)], [(784, 1568), (784, 0)], [(0, 196), (0, 0)]]<O_partial />[([94080, 100352], [12544, 6272]), ([784, 1568], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [784, 0]), ([0, 196], [0, 0])]</mem_access_count_word><mac_count><active />25690112<idle />3670016</mac_count></basic_info><energy><total_energy />56347608.3<mem_energy_breakdown><W />[45.9, 1623.6, 2727.6]<I />[270.9, 77.7, 130.5]<O />[74.7, 310.8, 261.0]</mem_energy_breakdown><MAC_energy><active_MAC />56158584.8<idle_MAC />183500.8<total />56342085.599999994</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6706<utilization_without_data_loading />0.8707<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.7664<mac_utilize_temporal_without_data_loading />0.9951</mac_array_utilization><latency><latency_cycle_with_data_loading />37412<latency_cycle_without_data_loading />28812<ideal_computing_cycle />28672<data_loading><load_cycle_total />8600<load_cycle_individual />{'W': [16, 8192, 0], 'I': [196, 392, 0]}<load_cycle_combined />{'W': 8192, 'I': 392}</data_loading><mem_stalling><mem_stall_cycle_total />140<mem_stall_cycle_individual />{'W': [[-28671], [-28105, -20440], [-28672, -28672]], 'I': [[-28671], [-49, 140], [-28672, -28672]], 'O': [[-28672], [-28160, -27136], [-27888, -28476]]}<mem_stall_cycle_shared />{'W': [[-28671], [-28105, 140], [0, 0]], 'I': [[-28671], [-49, 140], [0, 0]], 'O': [[-28672], [-28160, -27136], [-27888, -28476]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 4194304, 4194304], 'I': [448, 200704, 200704], 'O': [56, 401408, 401408], 'O_partial': [56, 401408, 0], 'O_final': [0, 0, 401408]}<data_size_each_level_total />{'W': [8192, 4194304, 4194304], 'I': [100352, 200704, 200704], 'O': [1568, 401408, 401408]}<loop_cycles_each_level />{'W': [56, 28672, 28672], 'I': [14336, 28672, 28672], 'O': [56, 28672, 28672]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [256, 1, 1], 'O': [8, 2, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [146.3, 146.3], [146.3, 146.3]], 'I': [[8.0, 0.0], [7.0, 7.0], [7.0, 7.0]], 'O': [[8.0, 1.0], [28.0, 14.0], [14.0, 14.0]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [146.3, 146.3], [146.3, 146.3]], 'I': [[8.0, 8.0], [1792.0, 7.0], [7.0, 7.0]], 'O': [[8.0, 8.0], [224.0, 28.0], [28.0, 14.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [146.3, 146.3], [146.3, 0]], 'I': [[8.0, 8.0], [1792.0, 7.0], [7.0, 0]], 'O': [[8.0, 1.0], [28.0, 14.0], [14.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [1980.3, 181.3], [153.3, 14.0]], 'I': [[8.0, 8.0], [1980.3, 181.3], [153.3, 14.0]], 'O': [[8.0, 1.0], [1980.3, 181.3], [153.3, 14.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 28672], [56, 56, 512], [28672, 28672, 1]], 'I': [[1, 1, 28672], [56, 14336, 2], [28672, 28672, 1]], 'O': [[1, 1, 28672], [56, 56, 512], [28672, 28672, 1]]}<trans_time_real />{'W': [[0, 1, 28672], [[1, 56, 512], [16, 56, 512]], [[8192, 28672, 1], [2048, 28672, 1]]], 'I': [[0, 1, 28672], [[7, 14336, 2], [196, 14336, 2]], [[392, 28672, 1], [98, 28672, 1]]], 'O': [[0, 1, 28672], [[1, 56, 512], [3, 56, 512]], [[784, 28672, 1], [196, 28672, 1]]]}<single_stall_cycle />{'W': [[-1], [-55, -40], [-20480, -26624]], 'I': [[-1], [-49, 140], [-28280, -28574]], 'O': [[-1], [-55, -53], [-27888, -28476]]}<single_stall_count />{'W': [28671, 511, 0], 'I': [28671, 1, 0], 'O': [28672, 512, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [784, 0]}, 1: {'W': [8176, 0], 'I': [56, 0], 'O': [1536, 784]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-28672, -28672], [-27888, -28672]], 1: [[-18904, -28672], [-27136, -27888]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.6<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>