#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon May 16 22:21:01 2022
# Process ID: 14208
# Current directory: F:/ZYNQpractice/FPGApractice/8.ip_fifo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16204 F:\ZYNQpractice\FPGApractice\8.ip_fifo\8.ip_fifo.xpr
# Log file: F:/ZYNQpractice/FPGApractice/8.ip_fifo/vivado.log
# Journal file: F:/ZYNQpractice/FPGApractice/8.ip_fifo\vivado.jou
# Running On: DESKTOP-O59LNIU, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 16483 MB
#-----------------------------------------------------------
start_gui
open_project F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.xpr
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_0
set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Input_Data_Width {8} CONFIG.Input_Depth {256} CONFIG.Output_Data_Width {8} CONFIG.Output_Depth {256} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Almost_Full_Flag {true} CONFIG.Almost_Empty_Flag {true} CONFIG.Data_Count_Width {8} CONFIG.Write_Data_Count {true} CONFIG.Write_Data_Count_Width {8} CONFIG.Read_Data_Count {true} CONFIG.Read_Data_Count_Width {8} CONFIG.Full_Threshold_Assert_Value {253} CONFIG.Full_Threshold_Negate_Value {252} CONFIG.Enable_Safety_Circuit {true}] [get_ips fifo_generator_0]
generate_target {instantiation_template} [get_files f:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.srcs/sources_1/ip/fifo_generator_0_1/fifo_generator_0.xci]
generate_target all [get_files  f:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.srcs/sources_1/ip/fifo_generator_0_1/fifo_generator_0.xci]
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files f:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.srcs/sources_1/ip/fifo_generator_0_1/fifo_generator_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.srcs/sources_1/ip/fifo_generator_0_1/fifo_generator_0.xci]
launch_runs fifo_generator_0_synth_1 -jobs 16
wait_on_run fifo_generator_0_synth_1
export_simulation -of_objects [get_files f:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.srcs/sources_1/ip/fifo_generator_0_1/fifo_generator_0.xci] -directory F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.ip_user_files/sim_scripts -ip_user_files_dir F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.ip_user_files -ipstatic_source_dir F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.cache/compile_simlib/modelsim} {questa=F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.cache/compile_simlib/questa} {riviera=F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.cache/compile_simlib/riviera} {activehdl=F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
place_ports sys_rst_n N16
place_ports sys_clk U18
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_rst_n]]
file mkdir F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.srcs/constrs_1/new
close [ open F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.srcs/constrs_1/new/cons_fifo.xdc w ]
add_files -fileset constrs_1 F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.srcs/constrs_1/new/cons_fifo.xdc
set_property target_constrs_file F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.srcs/constrs_1/new/cons_fifo.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -url localhost:3121 -allow_non_jtag
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210512180081]
set_property PARAM.FREQUENCY 10000000 [get_hw_targets */xilinx_tcf/Digilent/210512180081]
open_hw_target
set_property PROGRAM.FILE {F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.runs/impl_1/ip_fifo.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.runs/impl_1/ip_fifo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0
set_property -dict [list CONFIG.C_PROBE3_WIDTH {8} CONFIG.C_PROBE2_WIDTH {8} CONFIG.C_NUM_OF_PROBES {4}] [get_ips ila_0]
generate_target {instantiation_template} [get_files f:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.srcs/sources_1/ip/ila_0_2/ila_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  f:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.srcs/sources_1/ip/ila_0_2/ila_0.xci]
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files f:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.srcs/sources_1/ip/ila_0_2/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.srcs/sources_1/ip/ila_0_2/ila_0.xci]
launch_runs ila_0_synth_1 -jobs 16
wait_on_run ila_0_synth_1
export_simulation -of_objects [get_files f:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.srcs/sources_1/ip/ila_0_2/ila_0.xci] -directory F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.ip_user_files/sim_scripts -ip_user_files_dir F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.ip_user_files -ipstatic_source_dir F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.cache/compile_simlib/modelsim} {questa=F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.cache/compile_simlib/questa} {riviera=F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.cache/compile_simlib/riviera} {activehdl=F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.runs/impl_1/ip_fifo.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.runs/impl_1/ip_fifo.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.runs/impl_1/ip_fifo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_checker"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_checker"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_checker"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_checker"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_checker"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_checker"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_checker"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.runs/impl_1/ip_fifo.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.runs/impl_1/ip_fifo.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.runs/impl_1/ip_fifo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.runs/impl_1/ip_fifo.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.runs/impl_1/ip_fifo.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.runs/impl_1/ip_fifo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_checker"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_checker"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_checker"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.runs/impl_1/ip_fifo.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.runs/impl_1/ip_fifo.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.runs/impl_1/ip_fifo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_checker"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_checker"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_checker"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_checker"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_checker"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_checker"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.runs/impl_1/ip_fifo.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.runs/impl_1/ip_fifo.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.runs/impl_1/ip_fifo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_checker"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_checker"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_checker"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_run impl_1
set_property PROBES.FILE {F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.runs/impl_1/ip_fifo.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.runs/impl_1/ip_fifo.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.runs/impl_1/ip_fifo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_1"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.runs/impl_1/ip_fifo.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.runs/impl_1/ip_fifo.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.runs/impl_1/ip_fifo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_1"}]]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.runs/impl_1/ip_fifo.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.runs/impl_1/ip_fifo.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.runs/impl_1/ip_fifo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_checker"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_checker"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_checker"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_checker"}]]
save_wave_config {F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
