# VGA_driver
VHDL Module
This project utilizes the Xilinx clocking wizard IP to generate 147.14 MHz from the 100 MHz clock frequency, so this is the only thing
that you have to add to the existing code.  
The module takes the pixel position (X,Y) and the four bit values for RED,GREEN and BLUE.
