<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>HALCoGen TMS570LS12x: generated_launchpad/include/sys_selftest.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">HALCoGen TMS570LS12x
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('sys__selftest_8h.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">sys_selftest.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>System Memory Header File.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="reg__pbist_8h_source.html">reg_pbist.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="reg__stc_8h_source.html">reg_stc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="reg__efc_8h_source.html">reg_efc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="sys__core_8h_source.html">sys_core.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="system_8h_source.html">system.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="sys__vim_8h_source.html">sys_vim.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="adc_8h_source.html">adc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="can_8h_source.html">can.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="mibspi_8h_source.html">mibspi.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="het_8h_source.html">het.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="htu_8h_source.html">htu.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="esm_8h_source.html">esm.h</a>&quot;</code><br />
</div>
<p><a href="sys__selftest_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpbist__config__reg.html">pbist_config_reg</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__config__reg.html">stc_config_reg</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structefc__config__reg.html">efc_config_reg</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structccmr4__config__reg.html">ccmr4_config_reg</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:aca63e6c2a1e88cd66ed1874570d3dc88"><td class="memItemLeft" align="right" valign="top"><a id="aca63e6c2a1e88cd66ed1874570d3dc88"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>flash1bitError</b>&#160;&#160;&#160;(*(volatile uint32 *)(0xF00803F0U))</td></tr>
<tr class="separator:aca63e6c2a1e88cd66ed1874570d3dc88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94b582d0aae923f9095eececd94fefcc"><td class="memItemLeft" align="right" valign="top"><a id="a94b582d0aae923f9095eececd94fefcc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>flash2bitError</b>&#160;&#160;&#160;(*(volatile uint32 *)(0xF00803F8U))</td></tr>
<tr class="separator:a94b582d0aae923f9095eececd94fefcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63619293391b7d9a87ad0a457ecb4c37"><td class="memItemLeft" align="right" valign="top"><a id="a63619293391b7d9a87ad0a457ecb4c37"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>tcramA1bitError</b>&#160;&#160;&#160;(*(volatile uint32 *)(0x08400000U))</td></tr>
<tr class="separator:a63619293391b7d9a87ad0a457ecb4c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4419a755c0c6d378d38e4170dd3d9883"><td class="memItemLeft" align="right" valign="top"><a id="a4419a755c0c6d378d38e4170dd3d9883"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>tcramA2bitError</b>&#160;&#160;&#160;(*(volatile uint32 *)(0x08400010U))</td></tr>
<tr class="separator:a4419a755c0c6d378d38e4170dd3d9883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a5abf507de25aad0565e7f8f67521fe"><td class="memItemLeft" align="right" valign="top"><a id="a8a5abf507de25aad0565e7f8f67521fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>tcramB1bitError</b>&#160;&#160;&#160;(*(volatile uint32 *)(0x08400008U))</td></tr>
<tr class="separator:a8a5abf507de25aad0565e7f8f67521fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4fa2d7af7df2e74b82bc4e23c05b2c3"><td class="memItemLeft" align="right" valign="top"><a id="ad4fa2d7af7df2e74b82bc4e23c05b2c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>tcramB2bitError</b>&#160;&#160;&#160;(*(volatile uint32 *)(0x08400018U))</td></tr>
<tr class="separator:ad4fa2d7af7df2e74b82bc4e23c05b2c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abac2827564ffe6b9720925fa157299bf"><td class="memItemLeft" align="right" valign="top"><a id="abac2827564ffe6b9720925fa157299bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>tcramA1bit</b>&#160;&#160;&#160;(*(volatile uint64 *)(0x08000000U))</td></tr>
<tr class="separator:abac2827564ffe6b9720925fa157299bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a714acf7ec1c1aba28a3240e9a1bde19d"><td class="memItemLeft" align="right" valign="top"><a id="a714acf7ec1c1aba28a3240e9a1bde19d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>tcramA2bit</b>&#160;&#160;&#160;(*(volatile uint64 *)(0x08000010U))</td></tr>
<tr class="separator:a714acf7ec1c1aba28a3240e9a1bde19d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5367b47fa6314d55a55ce16b0b4e51e"><td class="memItemLeft" align="right" valign="top"><a id="aa5367b47fa6314d55a55ce16b0b4e51e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>tcramB1bit</b>&#160;&#160;&#160;(*(volatile uint64 *)(0x08000008U))</td></tr>
<tr class="separator:aa5367b47fa6314d55a55ce16b0b4e51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f6b60d17766150e9be450a830c45610"><td class="memItemLeft" align="right" valign="top"><a id="a3f6b60d17766150e9be450a830c45610"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>tcramB2bit</b>&#160;&#160;&#160;(*(volatile uint64 *)(0x08000018U))</td></tr>
<tr class="separator:a3f6b60d17766150e9be450a830c45610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6914d871cf76625149ae1c80096c2211"><td class="memItemLeft" align="right" valign="top"><a id="a6914d871cf76625149ae1c80096c2211"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>flashBadECC1</b>&#160;&#160;&#160;(*(volatile uint32 *)(0x20000000U))</td></tr>
<tr class="separator:a6914d871cf76625149ae1c80096c2211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e0d1b4917e383dd863c4afb8dad1647"><td class="memItemLeft" align="right" valign="top"><a id="a1e0d1b4917e383dd863c4afb8dad1647"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>flashBadECC2</b>&#160;&#160;&#160;(*(volatile uint32 *)(0x20000010U))</td></tr>
<tr class="separator:a1e0d1b4917e383dd863c4afb8dad1647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4adc5e9ab5822993da28bd0a3b99da2"><td class="memItemLeft" align="right" valign="top"><a id="ae4adc5e9ab5822993da28bd0a3b99da2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CCMSR</b>&#160;&#160;&#160;(*(volatile uint32 *)(0xFFFFF600U))</td></tr>
<tr class="separator:ae4adc5e9ab5822993da28bd0a3b99da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3719b8720a1636d0372f1a4280212e6d"><td class="memItemLeft" align="right" valign="top"><a id="a3719b8720a1636d0372f1a4280212e6d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CCMKEYR</b>&#160;&#160;&#160;(*(volatile uint32 *)(0xFFFFF604U))</td></tr>
<tr class="separator:a3719b8720a1636d0372f1a4280212e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a041c60abaa6ed424ace6fd38f7e6c5e1"><td class="memItemLeft" align="right" valign="top"><a id="a041c60abaa6ed424ace6fd38f7e6c5e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_PARCR</b>&#160;&#160;&#160;(*(volatile uint32 *)(0xFFFFF1A8U))</td></tr>
<tr class="separator:a041c60abaa6ed424ace6fd38f7e6c5e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ef9e0e6b749e5246b45e99a5d1e6403"><td class="memItemLeft" align="right" valign="top"><a id="a2ef9e0e6b749e5246b45e99a5d1e6403"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_PARADDR</b>&#160;&#160;&#160;(*(volatile uint32 *)(0xFFFFF1ACU))</td></tr>
<tr class="separator:a2ef9e0e6b749e5246b45e99a5d1e6403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af25ff089df077d5e88744732adda6b30"><td class="memItemLeft" align="right" valign="top"><a id="af25ff089df077d5e88744732adda6b30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMARAMLOC</b>&#160;&#160;&#160;(*(volatile uint32 *)(0xFFF80000U))</td></tr>
<tr class="separator:af25ff089df077d5e88744732adda6b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32301e7ce6ab2bf8083b2c497d3437a0"><td class="memItemLeft" align="right" valign="top"><a id="a32301e7ce6ab2bf8083b2c497d3437a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMARAMPARLOC</b>&#160;&#160;&#160;(*(volatile uint32 *)(0xFFF80A00U))</td></tr>
<tr class="separator:a32301e7ce6ab2bf8083b2c497d3437a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a2974031aaef2a8b147d586e1cf831"><td class="memItemLeft" align="right" valign="top"><a id="a42a2974031aaef2a8b147d586e1cf831"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MIBSPI1RAMLOC</b>&#160;&#160;&#160;(*(volatile uint32 *)(0xFF0E0000U))</td></tr>
<tr class="separator:a42a2974031aaef2a8b147d586e1cf831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac66a5704cca40f3ab66f0aa28fb2b5bc"><td class="memItemLeft" align="right" valign="top"><a id="ac66a5704cca40f3ab66f0aa28fb2b5bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MIBSPI3RAMLOC</b>&#160;&#160;&#160;(*(volatile uint32 *)(0xFF0C0000U))</td></tr>
<tr class="separator:ac66a5704cca40f3ab66f0aa28fb2b5bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa238f791250277e0067113e1544090be"><td class="memItemLeft" align="right" valign="top"><a id="aa238f791250277e0067113e1544090be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MIBSPI5RAMLOC</b>&#160;&#160;&#160;(*(volatile uint32 *)(0xFF0A0000U))</td></tr>
<tr class="separator:aa238f791250277e0067113e1544090be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56d72c7aeb783deb573cf6368129aec3"><td class="memItemLeft" align="right" valign="top"><a id="a56d72c7aeb783deb573cf6368129aec3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__PBIST_H__</b></td></tr>
<tr class="separator:a56d72c7aeb783deb573cf6368129aec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af96929e92806acd410da3eb0f0fba53c"><td class="memItemLeft" align="right" valign="top"><a id="af96929e92806acd410da3eb0f0fba53c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PBIST_ROM_PBIST_RAM_GROUP</b>&#160;&#160;&#160;1U</td></tr>
<tr class="separator:af96929e92806acd410da3eb0f0fba53c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5589d05b68ae637d4a60323a3d871e80"><td class="memItemLeft" align="right" valign="top"><a id="a5589d05b68ae637d4a60323a3d871e80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STC_ROM_PBIST_RAM_GROUP</b>&#160;&#160;&#160;2U</td></tr>
<tr class="separator:a5589d05b68ae637d4a60323a3d871e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a016bb102f09739bcc9f7523b2eede9c6"><td class="memItemLeft" align="right" valign="top"><a id="a016bb102f09739bcc9f7523b2eede9c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PBIST_RAMT_CONFIGVALUE</b>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:a016bb102f09739bcc9f7523b2eede9c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a620f6570db02a6cb9a50022799de4482"><td class="memItemLeft" align="right" valign="top"><a id="a620f6570db02a6cb9a50022799de4482"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PBIST_DLR_CONFIGVALUE</b>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:a620f6570db02a6cb9a50022799de4482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8e2258ebfc6d6f4bbc243d3792f5225"><td class="memItemLeft" align="right" valign="top"><a id="ae8e2258ebfc6d6f4bbc243d3792f5225"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PBIST_PACT_CONFIGVALUE</b>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:ae8e2258ebfc6d6f4bbc243d3792f5225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1407e3b64164d0917e1c1926b8b60d69"><td class="memItemLeft" align="right" valign="top"><a id="a1407e3b64164d0917e1c1926b8b60d69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PBIST_PBISTID_CONFIGVALUE</b>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:a1407e3b64164d0917e1c1926b8b60d69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67a2c6a2f8eb2de383255fe5de7cbfdc"><td class="memItemLeft" align="right" valign="top"><a id="a67a2c6a2f8eb2de383255fe5de7cbfdc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PBIST_OVER_CONFIGVALUE</b>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:a67a2c6a2f8eb2de383255fe5de7cbfdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2bb7bef0267b1ece0df630beee533b1"><td class="memItemLeft" align="right" valign="top"><a id="ae2bb7bef0267b1ece0df630beee533b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PBIST_FSRDL1_CONFIGVALUE</b>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:ae2bb7bef0267b1ece0df630beee533b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c59f18403964aa42261b2f862518df5"><td class="memItemLeft" align="right" valign="top"><a id="a0c59f18403964aa42261b2f862518df5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PBIST_ROM_CONFIGVALUE</b>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:a0c59f18403964aa42261b2f862518df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a865b27fac663103182676cdcf0aeb017"><td class="memItemLeft" align="right" valign="top"><a id="a865b27fac663103182676cdcf0aeb017"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PBIST_ALGO_CONFIGVALUE</b>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:a865b27fac663103182676cdcf0aeb017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64b5568ebfee5a8d7443a8414ab66e79"><td class="memItemLeft" align="right" valign="top"><a id="a64b5568ebfee5a8d7443a8414ab66e79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PBIST_RINFOL_CONFIGVALUE</b>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:a64b5568ebfee5a8d7443a8414ab66e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5419227328645ee895ee5d3ab0403494"><td class="memItemLeft" align="right" valign="top"><a id="a5419227328645ee895ee5d3ab0403494"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PBIST_RINFOU_CONFIGVALUE</b>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:a5419227328645ee895ee5d3ab0403494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6dbfe137c24938cee4785c2779ccedb"><td class="memItemLeft" align="right" valign="top"><a id="ac6dbfe137c24938cee4785c2779ccedb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__STC_H__</b></td></tr>
<tr class="separator:ac6dbfe137c24938cee4785c2779ccedb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77a1a54daa67c0657bfa9b6100670b76"><td class="memItemLeft" align="right" valign="top"><a id="a77a1a54daa67c0657bfa9b6100670b76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STC_INTERVAL</b>&#160;&#160;&#160;24U</td></tr>
<tr class="separator:a77a1a54daa67c0657bfa9b6100670b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03004e33fb008c2eed2f0739bb4a39f7"><td class="memItemLeft" align="right" valign="top"><a id="a03004e33fb008c2eed2f0739bb4a39f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STC_MAX_TIMEOUT</b>&#160;&#160;&#160;0xFFFFFFFFU</td></tr>
<tr class="separator:a03004e33fb008c2eed2f0739bb4a39f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22bea734601c10966500516b086befe9"><td class="memItemLeft" align="right" valign="top"><a id="a22bea734601c10966500516b086befe9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STC_STCGCR0_CONFIGVALUE</b>&#160;&#160;&#160;0xFFFF0000U</td></tr>
<tr class="separator:a22bea734601c10966500516b086befe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0933bbfe847f972c03187cad4d793029"><td class="memItemLeft" align="right" valign="top"><a id="a0933bbfe847f972c03187cad4d793029"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STC_STCGCR1_CONFIGVALUE</b>&#160;&#160;&#160;0x5U</td></tr>
<tr class="separator:a0933bbfe847f972c03187cad4d793029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a913cae6640515d4117ecfd500ef7f3e9"><td class="memItemLeft" align="right" valign="top"><a id="a913cae6640515d4117ecfd500ef7f3e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STC_STCTPR_CONFIGVALUE</b>&#160;&#160;&#160;0xFFFFFFFFU</td></tr>
<tr class="separator:a913cae6640515d4117ecfd500ef7f3e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0311020e428cc924fc1502999b0a0e5"><td class="memItemLeft" align="right" valign="top"><a id="ae0311020e428cc924fc1502999b0a0e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STC_STCSCSCR_CONFIGVALUE</b>&#160;&#160;&#160;0x5U</td></tr>
<tr class="separator:ae0311020e428cc924fc1502999b0a0e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f010fd98c8c4b44b9fc63c6604253ee"><td class="memItemLeft" align="right" valign="top"><a id="a4f010fd98c8c4b44b9fc63c6604253ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__EFC_H__</b></td></tr>
<tr class="separator:a4f010fd98c8c4b44b9fc63c6604253ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ad4c7f924e24241629dc10ed6b433f9"><td class="memItemLeft" align="right" valign="top"><a id="a6ad4c7f924e24241629dc10ed6b433f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>INPUT_ENABLE</b>&#160;&#160;&#160;0x0000000FU</td></tr>
<tr class="separator:a6ad4c7f924e24241629dc10ed6b433f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40984b9ac260aa5f3467e55a91cfff30"><td class="memItemLeft" align="right" valign="top"><a id="a40984b9ac260aa5f3467e55a91cfff30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>INPUT_DISABLE</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:a40984b9ac260aa5f3467e55a91cfff30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70963ccca5ce8f7dca6a88b752c9a538"><td class="memItemLeft" align="right" valign="top"><a id="a70963ccca5ce8f7dca6a88b752c9a538"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_WS_READ_STATES</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:a70963ccca5ce8f7dca6a88b752c9a538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7baeb8bdab8847f3907a81219ff9df61"><td class="memItemLeft" align="right" valign="top"><a id="a7baeb8bdab8847f3907a81219ff9df61"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_REPAIR_EN_0</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:a7baeb8bdab8847f3907a81219ff9df61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a199d403c843879c806d1b470e9708341"><td class="memItemLeft" align="right" valign="top"><a id="a199d403c843879c806d1b470e9708341"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_REPAIR_EN_3</b>&#160;&#160;&#160;0x00000100U</td></tr>
<tr class="separator:a199d403c843879c806d1b470e9708341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab73629f432272dc96d03a3ca4ce14092"><td class="memItemLeft" align="right" valign="top"><a id="ab73629f432272dc96d03a3ca4ce14092"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_REPAIR_EN_5</b>&#160;&#160;&#160;0x00000200U</td></tr>
<tr class="separator:ab73629f432272dc96d03a3ca4ce14092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a023b6896e0c2430b0162782e92bf0cf2"><td class="memItemLeft" align="right" valign="top"><a id="a023b6896e0c2430b0162782e92bf0cf2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_DEID_AUTOLOAD_EN</b>&#160;&#160;&#160;0x00000400U</td></tr>
<tr class="separator:a023b6896e0c2430b0162782e92bf0cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e86a322a5653fa3b3fe3153fd4d89ab"><td class="memItemLeft" align="right" valign="top"><a id="a5e86a322a5653fa3b3fe3153fd4d89ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EFC_FDI_EN</b>&#160;&#160;&#160;0x00000800U</td></tr>
<tr class="separator:a5e86a322a5653fa3b3fe3153fd4d89ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbff457aff1e7185198add1da6e1a59c"><td class="memItemLeft" align="right" valign="top"><a id="acbff457aff1e7185198add1da6e1a59c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EFC_FDI_DIS</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:acbff457aff1e7185198add1da6e1a59c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8947cdee7e1ece2f0ddf0b4312fa2cc"><td class="memItemLeft" align="right" valign="top"><a id="ae8947cdee7e1ece2f0ddf0b4312fa2cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_ECC_OVERRIDE_EN</b>&#160;&#160;&#160;0x00001000U</td></tr>
<tr class="separator:ae8947cdee7e1ece2f0ddf0b4312fa2cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a761c6c3c551e08703f4046319c092553"><td class="memItemLeft" align="right" valign="top"><a id="a761c6c3c551e08703f4046319c092553"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_ECC_OVERRIDE_DIS</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:a761c6c3c551e08703f4046319c092553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee98d02032ea1d9c25462881906d488f"><td class="memItemLeft" align="right" valign="top"><a id="aee98d02032ea1d9c25462881906d488f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_ECC_SELF_TEST_EN</b>&#160;&#160;&#160;0x00002000U</td></tr>
<tr class="separator:aee98d02032ea1d9c25462881906d488f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84dd968e5c5646e17a635eedfd3d4af6"><td class="memItemLeft" align="right" valign="top"><a id="a84dd968e5c5646e17a635eedfd3d4af6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_ECC_SELF_TEST_DIS</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:a84dd968e5c5646e17a635eedfd3d4af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3986297b99a9f545ec6c28f8b8edbf4"><td class="memItemLeft" align="right" valign="top"><a id="af3986297b99a9f545ec6c28f8b8edbf4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OUTPUT_ENABLE</b>&#160;&#160;&#160;0x0003C000U</td></tr>
<tr class="separator:af3986297b99a9f545ec6c28f8b8edbf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc9eb2479607a79b7af314b985f8d3f0"><td class="memItemLeft" align="right" valign="top"><a id="acc9eb2479607a79b7af314b985f8d3f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OUTPUT_DISABLE</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:acc9eb2479607a79b7af314b985f8d3f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a394b60c80e9f57bd372648cca3077d9b"><td class="memItemLeft" align="right" valign="top"><a id="a394b60c80e9f57bd372648cca3077d9b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EFC_AUTOLOAD_ERROR_EN</b>&#160;&#160;&#160;0x00040000U</td></tr>
<tr class="separator:a394b60c80e9f57bd372648cca3077d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a528d36a8cba2cb7437f24a06766b1300"><td class="memItemLeft" align="right" valign="top"><a id="a528d36a8cba2cb7437f24a06766b1300"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EFC_INSTRUCTION_ERROR_EN</b>&#160;&#160;&#160;0x00080000U</td></tr>
<tr class="separator:a528d36a8cba2cb7437f24a06766b1300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c45ef8a51ac122bce6633946a838e34"><td class="memItemLeft" align="right" valign="top"><a id="a2c45ef8a51ac122bce6633946a838e34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EFC_INSTRUCTION_INFO_EN</b>&#160;&#160;&#160;0x00100000U</td></tr>
<tr class="separator:a2c45ef8a51ac122bce6633946a838e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addc8c1839388d94cfc070bfcc006ba0d"><td class="memItemLeft" align="right" valign="top"><a id="addc8c1839388d94cfc070bfcc006ba0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EFC_SELF_TEST_ERROR_EN</b>&#160;&#160;&#160;0x00200000U</td></tr>
<tr class="separator:addc8c1839388d94cfc070bfcc006ba0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f0c81a7a3b2ff0d60f0ee590b51ae6f"><td class="memItemLeft" align="right" valign="top"><a id="a0f0c81a7a3b2ff0d60f0ee590b51ae6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EFC_AUTOLOAD_ERROR_DIS</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:a0f0c81a7a3b2ff0d60f0ee590b51ae6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7f57325fb8c6ceb487b2a044364d78b"><td class="memItemLeft" align="right" valign="top"><a id="ae7f57325fb8c6ceb487b2a044364d78b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EFC_INSTRUCTION_ERROR_DIS</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ae7f57325fb8c6ceb487b2a044364d78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f4eae529953b90ec7d4afe13616606a"><td class="memItemLeft" align="right" valign="top"><a id="a9f4eae529953b90ec7d4afe13616606a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EFC_INSTRUCTION_INFO_DIS</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:a9f4eae529953b90ec7d4afe13616606a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada6191d891f9f51176801e0776ee7a6a"><td class="memItemLeft" align="right" valign="top"><a id="ada6191d891f9f51176801e0776ee7a6a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EFC_SELF_TEST_ERROR_DIS</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ada6191d891f9f51176801e0776ee7a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af62fab23e0e159851d615cf94022d58a"><td class="memItemLeft" align="right" valign="top"><a id="af62fab23e0e159851d615cf94022d58a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DISABLE_READ_ROW0</b>&#160;&#160;&#160;0x00800000U</td></tr>
<tr class="separator:af62fab23e0e159851d615cf94022d58a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb048a5f37b2970c94621cb4000f198a"><td class="memItemLeft" align="right" valign="top"><a id="abb048a5f37b2970c94621cb4000f198a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_REPAIR_0</b>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="separator:abb048a5f37b2970c94621cb4000f198a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a628da0579dc45b5aff788e8791191bf1"><td class="memItemLeft" align="right" valign="top"><a id="a628da0579dc45b5aff788e8791191bf1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_REPAIR_3</b>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="separator:a628da0579dc45b5aff788e8791191bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab865911e5be4a16e27f447c52335aadb"><td class="memItemLeft" align="right" valign="top"><a id="ab865911e5be4a16e27f447c52335aadb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_REPAIR_5</b>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="separator:ab865911e5be4a16e27f447c52335aadb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad11f1018dc2cf771d3d059b17439d90b"><td class="memItemLeft" align="right" valign="top"><a id="ad11f1018dc2cf771d3d059b17439d90b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_DEID_AUTOLOAD</b>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="separator:ad11f1018dc2cf771d3d059b17439d90b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fdf03c49fd6292a43209e8f1400eb90"><td class="memItemLeft" align="right" valign="top"><a id="a7fdf03c49fd6292a43209e8f1400eb90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_FCLRZ</b>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="separator:a7fdf03c49fd6292a43209e8f1400eb90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98046388c8e057daa293f54df7210b5e"><td class="memItemLeft" align="right" valign="top"><a id="a98046388c8e057daa293f54df7210b5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EFC_READY</b>&#160;&#160;&#160;0x00000100U</td></tr>
<tr class="separator:a98046388c8e057daa293f54df7210b5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae15537ce27ea12fe06103795acf3c68d"><td class="memItemLeft" align="right" valign="top"><a id="ae15537ce27ea12fe06103795acf3c68d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_ECC_OVERRIDE</b>&#160;&#160;&#160;0x00000200U</td></tr>
<tr class="separator:ae15537ce27ea12fe06103795acf3c68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac167daccd10770e318f9e40076611551"><td class="memItemLeft" align="right" valign="top"><a id="ac167daccd10770e318f9e40076611551"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EFC_AUTOLOAD_ERROR</b>&#160;&#160;&#160;0x00000400U</td></tr>
<tr class="separator:ac167daccd10770e318f9e40076611551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a482dc6fc304c6207126886d1e82d9195"><td class="memItemLeft" align="right" valign="top"><a id="a482dc6fc304c6207126886d1e82d9195"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EFC_INSTRUCTION_ERROR</b>&#160;&#160;&#160;0x00000800U</td></tr>
<tr class="separator:a482dc6fc304c6207126886d1e82d9195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6cbfcf78efd7be2bef30d62906dade2"><td class="memItemLeft" align="right" valign="top"><a id="ae6cbfcf78efd7be2bef30d62906dade2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EFC_INSTRUCTION_INFO</b>&#160;&#160;&#160;0x00001000U</td></tr>
<tr class="separator:ae6cbfcf78efd7be2bef30d62906dade2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee231669b49aaec4e6ff7513d5ec196e"><td class="memItemLeft" align="right" valign="top"><a id="aee231669b49aaec4e6ff7513d5ec196e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_ECC_SELF_TEST</b>&#160;&#160;&#160;0x00002000U</td></tr>
<tr class="separator:aee231669b49aaec4e6ff7513d5ec196e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a342fe812e02f07a1776dd7e18b6d2e75"><td class="memItemLeft" align="right" valign="top"><a id="a342fe812e02f07a1776dd7e18b6d2e75"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EFC_SELF_TEST_ERROR</b>&#160;&#160;&#160;0x00004000U</td></tr>
<tr class="separator:a342fe812e02f07a1776dd7e18b6d2e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b907280d18c6b78b94af98053943371"><td class="memItemLeft" align="right" valign="top"><a id="a5b907280d18c6b78b94af98053943371"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EFC_SELF_TEST_DONE</b>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="separator:a5b907280d18c6b78b94af98053943371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a799517031a8334a42807b119bb456c53"><td class="memItemLeft" align="right" valign="top"><a id="a799517031a8334a42807b119bb456c53"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIME_OUT</b>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a799517031a8334a42807b119bb456c53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33345c73e3ecd0308d7dfd4d9d6e5068"><td class="memItemLeft" align="right" valign="top"><a id="a33345c73e3ecd0308d7dfd4d9d6e5068"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUTOLOAD_NO_FUSEROM_DATA</b>&#160;&#160;&#160;0x02U</td></tr>
<tr class="separator:a33345c73e3ecd0308d7dfd4d9d6e5068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab55be881def698e013350d3fdf8158b8"><td class="memItemLeft" align="right" valign="top"><a id="ab55be881def698e013350d3fdf8158b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUTOLOAD_SIGN_FAIL</b>&#160;&#160;&#160;0x03U</td></tr>
<tr class="separator:ab55be881def698e013350d3fdf8158b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a534ffd478954216e76a4230153feeb40"><td class="memItemLeft" align="right" valign="top"><a id="a534ffd478954216e76a4230153feeb40"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUTOLOAD_PROG_INTERRUPT</b>&#160;&#160;&#160;0x04U</td></tr>
<tr class="separator:a534ffd478954216e76a4230153feeb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ace6eabf3670e9134a7622538d1032d"><td class="memItemLeft" align="right" valign="top"><a id="a1ace6eabf3670e9134a7622538d1032d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUTOLOAD_TWO_BIT_ERR</b>&#160;&#160;&#160;0x05U</td></tr>
<tr class="separator:a1ace6eabf3670e9134a7622538d1032d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6776eee94565509c9fc3f154b07e18a"><td class="memItemLeft" align="right" valign="top"><a id="af6776eee94565509c9fc3f154b07e18a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PROGRAME_WR_P_SET</b>&#160;&#160;&#160;0x06U</td></tr>
<tr class="separator:af6776eee94565509c9fc3f154b07e18a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afad097629429c48d85ebb6b2d20e19ce"><td class="memItemLeft" align="right" valign="top"><a id="afad097629429c48d85ebb6b2d20e19ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PROGRAME_MNY_DATA_ITERTN</b>&#160;&#160;&#160;0x07U</td></tr>
<tr class="separator:afad097629429c48d85ebb6b2d20e19ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c107cfa39405533495da56a8dc43487"><td class="memItemLeft" align="right" valign="top"><a id="a3c107cfa39405533495da56a8dc43487"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PROGRAME_MNY_CNTR_ITERTN</b>&#160;&#160;&#160;0x08U</td></tr>
<tr class="separator:a3c107cfa39405533495da56a8dc43487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64126aedd15b0eb23868590eb948f8a6"><td class="memItemLeft" align="right" valign="top"><a id="a64126aedd15b0eb23868590eb948f8a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UN_PROGRAME_BIT_SET</b>&#160;&#160;&#160;0x09U</td></tr>
<tr class="separator:a64126aedd15b0eb23868590eb948f8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f6d9bad83b9e7faecefc0b8ae60abf6"><td class="memItemLeft" align="right" valign="top"><a id="a5f6d9bad83b9e7faecefc0b8ae60abf6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REDUNDANT_REPAIR_ROW</b>&#160;&#160;&#160;0x0AU</td></tr>
<tr class="separator:a5f6d9bad83b9e7faecefc0b8ae60abf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e804301a495082cdd76a8905709a8da"><td class="memItemLeft" align="right" valign="top"><a id="a8e804301a495082cdd76a8905709a8da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PROGRAME_MNY_CRA_ITERTN</b>&#160;&#160;&#160;0x0BU</td></tr>
<tr class="separator:a8e804301a495082cdd76a8905709a8da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9262e67956257e83cb9c0fe890942c5"><td class="memItemLeft" align="right" valign="top"><a id="aa9262e67956257e83cb9c0fe890942c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PROGRAME_SAME_DATA</b>&#160;&#160;&#160;0x0CU</td></tr>
<tr class="separator:aa9262e67956257e83cb9c0fe890942c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a140b24daaa84cf8383025968c613dbf4"><td class="memItemLeft" align="right" valign="top"><a id="a140b24daaa84cf8383025968c613dbf4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PROGRAME_CMP_SKIP</b>&#160;&#160;&#160;0x0DU</td></tr>
<tr class="separator:a140b24daaa84cf8383025968c613dbf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3a076677668a763e357c24c62e69efb"><td class="memItemLeft" align="right" valign="top"><a id="af3a076677668a763e357c24c62e69efb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PROGRAME_ABORT</b>&#160;&#160;&#160;0x0EU</td></tr>
<tr class="separator:af3a076677668a763e357c24c62e69efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8402fbb5ed7be5e13fb449af283bf4ae"><td class="memItemLeft" align="right" valign="top"><a id="a8402fbb5ed7be5e13fb449af283bf4ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PROGRAME_INCORRECT_KEY</b>&#160;&#160;&#160;0x0FU</td></tr>
<tr class="separator:a8402fbb5ed7be5e13fb449af283bf4ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6905b6f6b54fa03628867cf89acefaf7"><td class="memItemLeft" align="right" valign="top"><a id="a6905b6f6b54fa03628867cf89acefaf7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FUSEROM_LASTROW_STUCK</b>&#160;&#160;&#160;0x10U</td></tr>
<tr class="separator:a6905b6f6b54fa03628867cf89acefaf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a232bb3ab81ba618561dbd6cfb2406795"><td class="memItemLeft" align="right" valign="top"><a id="a232bb3ab81ba618561dbd6cfb2406795"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUTOLOAD_SINGLE_BIT_ERR</b>&#160;&#160;&#160;0x15U</td></tr>
<tr class="separator:a232bb3ab81ba618561dbd6cfb2406795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45fbe4bce3f0de28d65b17a6ce0204fc"><td class="memItemLeft" align="right" valign="top"><a id="a45fbe4bce3f0de28d65b17a6ce0204fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DUMPWORD_TWO_BIT_ERR</b>&#160;&#160;&#160;0x16U</td></tr>
<tr class="separator:a45fbe4bce3f0de28d65b17a6ce0204fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75a35d84247bc076e988d08b47837ca8"><td class="memItemLeft" align="right" valign="top"><a id="a75a35d84247bc076e988d08b47837ca8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DUMPWORD_ONE_BIT_ERR</b>&#160;&#160;&#160;0x17U</td></tr>
<tr class="separator:a75a35d84247bc076e988d08b47837ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eb43f8f0ef0e6dff8579e43942f68f5"><td class="memItemLeft" align="right" valign="top"><a id="a1eb43f8f0ef0e6dff8579e43942f68f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SELF_TEST_ERROR</b>&#160;&#160;&#160;0x18U</td></tr>
<tr class="separator:a1eb43f8f0ef0e6dff8579e43942f68f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee29a44e45a315579ec9b6d24bbf30e3"><td class="memItemLeft" align="right" valign="top"><a id="aee29a44e45a315579ec9b6d24bbf30e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>INSTRUCTION_DONE</b>&#160;&#160;&#160;0x20U</td></tr>
<tr class="separator:aee29a44e45a315579ec9b6d24bbf30e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2264464750f063ca528884bd1dfabe0f"><td class="memItemLeft" align="right" valign="top"><a id="a2264464750f063ca528884bd1dfabe0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TEST_UNPROGRAME_ROM</b>&#160;&#160;&#160;0x01000000U</td></tr>
<tr class="separator:a2264464750f063ca528884bd1dfabe0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a360eb47ba2240230ab1decfb31641be6"><td class="memItemLeft" align="right" valign="top"><a id="a360eb47ba2240230ab1decfb31641be6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PROGRAME_CRA</b>&#160;&#160;&#160;0x02000000U</td></tr>
<tr class="separator:a360eb47ba2240230ab1decfb31641be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ea174de0517304b91eb4c1e219a66b9"><td class="memItemLeft" align="right" valign="top"><a id="a4ea174de0517304b91eb4c1e219a66b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DUMP_WORD</b>&#160;&#160;&#160;0x04000000U</td></tr>
<tr class="separator:a4ea174de0517304b91eb4c1e219a66b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89e2d51e6caa9469aadea6e266a3b27f"><td class="memItemLeft" align="right" valign="top"><a id="a89e2d51e6caa9469aadea6e266a3b27f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LOAD_FUSE_SCAN_CHAIN</b>&#160;&#160;&#160;0x05000000U</td></tr>
<tr class="separator:a89e2d51e6caa9469aadea6e266a3b27f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96503442607870a6024e99421ccdafaf"><td class="memItemLeft" align="right" valign="top"><a id="a96503442607870a6024e99421ccdafaf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PROGRAME_DATA</b>&#160;&#160;&#160;0x07000000U</td></tr>
<tr class="separator:a96503442607870a6024e99421ccdafaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a91fc9c2f61dd864c7a0a3efc69e225"><td class="memItemLeft" align="right" valign="top"><a id="a9a91fc9c2f61dd864c7a0a3efc69e225"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RUN_AUTOLOAD_8</b>&#160;&#160;&#160;0x08000000U</td></tr>
<tr class="separator:a9a91fc9c2f61dd864c7a0a3efc69e225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac14c61a814ae08078433ea5cfdb18af4"><td class="memItemLeft" align="right" valign="top"><a id="ac14c61a814ae08078433ea5cfdb18af4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RUN_AUTOLOAD_A</b>&#160;&#160;&#160;0x0A000000U</td></tr>
<tr class="separator:ac14c61a814ae08078433ea5cfdb18af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a288eecf0ec085c36f466df4551b7164a"><td class="memItemLeft" align="right" valign="top"><a id="a288eecf0ec085c36f466df4551b7164a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EFC_BOUNDARY_CONFIGVALUE</b>&#160;&#160;&#160;0x0000200FU</td></tr>
<tr class="separator:a288eecf0ec085c36f466df4551b7164a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e524bdf80ba4e547dd866cc2fe03105"><td class="memItemLeft" align="right" valign="top"><a id="a8e524bdf80ba4e547dd866cc2fe03105"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EFC_PINS_CONFIGVALUE</b>&#160;&#160;&#160;0x000082E0U</td></tr>
<tr class="separator:a8e524bdf80ba4e547dd866cc2fe03105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ba8312d57a3f0aec5c1ed160f1c694a"><td class="memItemLeft" align="right" valign="top"><a id="a7ba8312d57a3f0aec5c1ed160f1c694a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EFC_SELFTESTCYCLES_CONFIGVALUE</b>&#160;&#160;&#160;0x00000258U</td></tr>
<tr class="separator:a7ba8312d57a3f0aec5c1ed160f1c694a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57f9eb7207341c8048067500147a4b5a"><td class="memItemLeft" align="right" valign="top"><a id="a57f9eb7207341c8048067500147a4b5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EFC_SELFTESTSIGN_CONFIGVALUE</b>&#160;&#160;&#160;0x5362F97FU</td></tr>
<tr class="separator:a57f9eb7207341c8048067500147a4b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a4b462491b2c7905b5cba570ecd4ca2"><td class="memItemLeft" align="right" valign="top"><a id="a6a4b462491b2c7905b5cba570ecd4ca2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CCMSELFCHECK_FAIL1</b>&#160;&#160;&#160;1U</td></tr>
<tr class="separator:a6a4b462491b2c7905b5cba570ecd4ca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38de74d4b442f036fb14557d3674351f"><td class="memItemLeft" align="right" valign="top"><a id="a38de74d4b442f036fb14557d3674351f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CCMSELFCHECK_FAIL2</b>&#160;&#160;&#160;2U</td></tr>
<tr class="separator:a38de74d4b442f036fb14557d3674351f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24224cf0e2e92f068a44fb1d37b73cad"><td class="memItemLeft" align="right" valign="top"><a id="a24224cf0e2e92f068a44fb1d37b73cad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CCMSELFCHECK_FAIL3</b>&#160;&#160;&#160;3U</td></tr>
<tr class="separator:a24224cf0e2e92f068a44fb1d37b73cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01fc2a9e922fa7819cae218945564050"><td class="memItemLeft" align="right" valign="top"><a id="a01fc2a9e922fa7819cae218945564050"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CCMSELFCHECK_FAIL4</b>&#160;&#160;&#160;4U</td></tr>
<tr class="separator:a01fc2a9e922fa7819cae218945564050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c715255a484a26947c50634201ddb59"><td class="memItemLeft" align="right" valign="top"><a id="a2c715255a484a26947c50634201ddb59"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PBISTSELFCHECK_FAIL1</b>&#160;&#160;&#160;5U</td></tr>
<tr class="separator:a2c715255a484a26947c50634201ddb59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4cd5422a62d7c975be886444583d320"><td class="memItemLeft" align="right" valign="top"><a id="ad4cd5422a62d7c975be886444583d320"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EFCCHECK_FAIL1</b>&#160;&#160;&#160;6U</td></tr>
<tr class="separator:ad4cd5422a62d7c975be886444583d320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab106d935aef8d0fb46b717126a9d501"><td class="memItemLeft" align="right" valign="top"><a id="aab106d935aef8d0fb46b717126a9d501"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EFCCHECK_FAIL2</b>&#160;&#160;&#160;7U</td></tr>
<tr class="separator:aab106d935aef8d0fb46b717126a9d501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba81c7e85cf7bc8a2b34cbf0f826264a"><td class="memItemLeft" align="right" valign="top"><a id="aba81c7e85cf7bc8a2b34cbf0f826264a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FMCECCCHECK_FAIL1</b>&#160;&#160;&#160;8U</td></tr>
<tr class="separator:aba81c7e85cf7bc8a2b34cbf0f826264a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6108549362abadab5cc3de30c4407797"><td class="memItemLeft" align="right" valign="top"><a id="a6108549362abadab5cc3de30c4407797"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHECKB0RAMECC_FAIL1</b>&#160;&#160;&#160;9U</td></tr>
<tr class="separator:a6108549362abadab5cc3de30c4407797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a651d3db51690b813ac5c6b46a8a7fefd"><td class="memItemLeft" align="right" valign="top"><a id="a651d3db51690b813ac5c6b46a8a7fefd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHECKB1RAMECC_FAIL1</b>&#160;&#160;&#160;10U</td></tr>
<tr class="separator:a651d3db51690b813ac5c6b46a8a7fefd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9c5aa7ced6f67ab9436a1c545fa2891"><td class="memItemLeft" align="right" valign="top"><a id="af9c5aa7ced6f67ab9436a1c545fa2891"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHECKFLASHECC_FAIL1</b>&#160;&#160;&#160;11U</td></tr>
<tr class="separator:af9c5aa7ced6f67ab9436a1c545fa2891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d9357f464c503e3c03c63675e25e3af"><td class="memItemLeft" align="right" valign="top"><a id="a8d9357f464c503e3c03c63675e25e3af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIMPARITYCHECK_FAIL1</b>&#160;&#160;&#160;12U</td></tr>
<tr class="separator:a8d9357f464c503e3c03c63675e25e3af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a329fb87cc87abaad50e23037883b0bad"><td class="memItemLeft" align="right" valign="top"><a id="a329fb87cc87abaad50e23037883b0bad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMAPARITYCHECK_FAIL1</b>&#160;&#160;&#160;13U</td></tr>
<tr class="separator:a329fb87cc87abaad50e23037883b0bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b491ff4392725401c2b0f0fcdbbeb71"><td class="memItemLeft" align="right" valign="top"><a id="a6b491ff4392725401c2b0f0fcdbbeb71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HET1PARITYCHECK_FAIL1</b>&#160;&#160;&#160;14U</td></tr>
<tr class="separator:a6b491ff4392725401c2b0f0fcdbbeb71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adef0d372d5efab7a7050c298926ca599"><td class="memItemLeft" align="right" valign="top"><a id="adef0d372d5efab7a7050c298926ca599"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HTU1PARITYCHECK_FAIL1</b>&#160;&#160;&#160;15U</td></tr>
<tr class="separator:adef0d372d5efab7a7050c298926ca599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71b59f48c8b4cd31855bc8be26799fd5"><td class="memItemLeft" align="right" valign="top"><a id="a71b59f48c8b4cd31855bc8be26799fd5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HET2PARITYCHECK_FAIL1</b>&#160;&#160;&#160;16U</td></tr>
<tr class="separator:a71b59f48c8b4cd31855bc8be26799fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3670fe5135c8d58ca7a14494f8bacd1d"><td class="memItemLeft" align="right" valign="top"><a id="a3670fe5135c8d58ca7a14494f8bacd1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HTU2PARITYCHECK_FAIL1</b>&#160;&#160;&#160;17U</td></tr>
<tr class="separator:a3670fe5135c8d58ca7a14494f8bacd1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa23673ac7744faf671fa938a4b4aa269"><td class="memItemLeft" align="right" valign="top"><a id="aa23673ac7744faf671fa938a4b4aa269"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC1PARITYCHECK_FAIL1</b>&#160;&#160;&#160;18U</td></tr>
<tr class="separator:aa23673ac7744faf671fa938a4b4aa269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaf541dd29cf34228788612913ef30a9"><td class="memItemLeft" align="right" valign="top"><a id="afaf541dd29cf34228788612913ef30a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC2PARITYCHECK_FAIL1</b>&#160;&#160;&#160;19U</td></tr>
<tr class="separator:afaf541dd29cf34228788612913ef30a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a037dbcfb034678b2dee3b9b9eeca0cb2"><td class="memItemLeft" align="right" valign="top"><a id="a037dbcfb034678b2dee3b9b9eeca0cb2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN1PARITYCHECK_FAIL1</b>&#160;&#160;&#160;20U</td></tr>
<tr class="separator:a037dbcfb034678b2dee3b9b9eeca0cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f82c4db94689255f861b821a4f1252c"><td class="memItemLeft" align="right" valign="top"><a id="a6f82c4db94689255f861b821a4f1252c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN2PARITYCHECK_FAIL1</b>&#160;&#160;&#160;21U</td></tr>
<tr class="separator:a6f82c4db94689255f861b821a4f1252c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65e0f1865820cce3f8116aff76010b4a"><td class="memItemLeft" align="right" valign="top"><a id="a65e0f1865820cce3f8116aff76010b4a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN3PARITYCHECK_FAIL1</b>&#160;&#160;&#160;22U</td></tr>
<tr class="separator:a65e0f1865820cce3f8116aff76010b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b267a9a1005ec0f21fece5db4c4a868"><td class="memItemLeft" align="right" valign="top"><a id="a4b267a9a1005ec0f21fece5db4c4a868"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MIBSPI1PARITYCHECK_FAIL1</b>&#160;&#160;&#160;23U</td></tr>
<tr class="separator:a4b267a9a1005ec0f21fece5db4c4a868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7d3f63b7e6d8c2a9936c7d8edd6a10e"><td class="memItemLeft" align="right" valign="top"><a id="ab7d3f63b7e6d8c2a9936c7d8edd6a10e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MIBSPI3PARITYCHECK_FAIL1</b>&#160;&#160;&#160;24U</td></tr>
<tr class="separator:ab7d3f63b7e6d8c2a9936c7d8edd6a10e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae508f304998876bd980e454daddbbfeb"><td class="memItemLeft" align="right" valign="top"><a id="ae508f304998876bd980e454daddbbfeb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MIBSPI5PARITYCHECK_FAIL1</b>&#160;&#160;&#160;25U</td></tr>
<tr class="separator:ae508f304998876bd980e454daddbbfeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9894f581ca5c3693744a405d1bd9139"><td class="memItemLeft" align="right" valign="top"><a id="ae9894f581ca5c3693744a405d1bd9139"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHECKRAMECC_FAIL1</b>&#160;&#160;&#160;26U</td></tr>
<tr class="separator:ae9894f581ca5c3693744a405d1bd9139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31c67cbe6dae94e62e3e7d9c60e81ecd"><td class="memItemLeft" align="right" valign="top"><a id="a31c67cbe6dae94e62e3e7d9c60e81ecd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHECKRAMECC_FAIL2</b>&#160;&#160;&#160;27U</td></tr>
<tr class="separator:a31c67cbe6dae94e62e3e7d9c60e81ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac78720f87a8cc27894655da45c5dce72"><td class="memItemLeft" align="right" valign="top"><a id="ac78720f87a8cc27894655da45c5dce72"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHECKCLOCKMONITOR_FAIL1</b>&#160;&#160;&#160;28U</td></tr>
<tr class="separator:ac78720f87a8cc27894655da45c5dce72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f1d71b18109c9e69133e31bf6b1f816"><td class="memItemLeft" align="right" valign="top"><a id="a4f1d71b18109c9e69133e31bf6b1f816"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHECKFLASHEEPROMECC_FAIL1</b>&#160;&#160;&#160;29U</td></tr>
<tr class="separator:a4f1d71b18109c9e69133e31bf6b1f816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fec5649dfd374b3e1445a3e9f2f6e11"><td class="memItemLeft" align="right" valign="top"><a id="a2fec5649dfd374b3e1445a3e9f2f6e11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHECKFLASHEEPROMECC_FAIL2</b>&#160;&#160;&#160;31U</td></tr>
<tr class="separator:a2fec5649dfd374b3e1445a3e9f2f6e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98b1e3e27d73d1e82e3b0e3e70f6b30a"><td class="memItemLeft" align="right" valign="top"><a id="a98b1e3e27d73d1e82e3b0e3e70f6b30a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHECKFLASHEEPROMECC_FAIL3</b>&#160;&#160;&#160;32U</td></tr>
<tr class="separator:a98b1e3e27d73d1e82e3b0e3e70f6b30a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb27d83424219db43bb0510f0700fa09"><td class="memItemLeft" align="right" valign="top"><a id="abb27d83424219db43bb0510f0700fa09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHECKFLASHEEPROMECC_FAIL4</b>&#160;&#160;&#160;33U</td></tr>
<tr class="separator:abb27d83424219db43bb0510f0700fa09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff5c5a26aae744c0f4f08b377fc1a600"><td class="memItemLeft" align="right" valign="top"><a id="aff5c5a26aae744c0f4f08b377fc1a600"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHECKPLL1SLIP_FAIL1</b>&#160;&#160;&#160;34U</td></tr>
<tr class="separator:aff5c5a26aae744c0f4f08b377fc1a600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e3184d98e0ce9f972ca6d99b4a33b89"><td class="memItemLeft" align="right" valign="top"><a id="a4e3184d98e0ce9f972ca6d99b4a33b89"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHECKRAMADDRPARITY_FAIL1</b>&#160;&#160;&#160;35U</td></tr>
<tr class="separator:a4e3184d98e0ce9f972ca6d99b4a33b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8b7df35ad159115c9c5d9f31180d23e"><td class="memItemLeft" align="right" valign="top"><a id="ad8b7df35ad159115c9c5d9f31180d23e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHECKRAMADDRPARITY_FAIL2</b>&#160;&#160;&#160;36U</td></tr>
<tr class="separator:ad8b7df35ad159115c9c5d9f31180d23e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e6a4641e6e1910d58b6aa5f15ebd30a"><td class="memItemLeft" align="right" valign="top"><a id="a4e6a4641e6e1910d58b6aa5f15ebd30a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHECKRAMUERRTEST_FAIL1</b>&#160;&#160;&#160;37U</td></tr>
<tr class="separator:a4e6a4641e6e1910d58b6aa5f15ebd30a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2058f60f557d121472d78be2a1e0be56"><td class="memItemLeft" align="right" valign="top"><a id="a2058f60f557d121472d78be2a1e0be56"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHECKRAMUERRTEST_FAIL2</b>&#160;&#160;&#160;38U</td></tr>
<tr class="separator:a2058f60f557d121472d78be2a1e0be56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cd0263f8d9e1086d16872a1d161911d"><td class="memItemLeft" align="right" valign="top"><a id="a1cd0263f8d9e1086d16872a1d161911d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FMCBUS1PARITYCHECK_FAIL1</b>&#160;&#160;&#160;39U</td></tr>
<tr class="separator:a1cd0263f8d9e1086d16872a1d161911d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd60ff5ea372fd4b33bc0d0f10a0f0a3"><td class="memItemLeft" align="right" valign="top"><a id="acd60ff5ea372fd4b33bc0d0f10a0f0a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FMCBUS1PARITYCHECK_FAIL2</b>&#160;&#160;&#160;40U</td></tr>
<tr class="separator:acd60ff5ea372fd4b33bc0d0f10a0f0a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0ea1504dee7ed93929e037b28014215"><td class="memItemLeft" align="right" valign="top"><a id="ae0ea1504dee7ed93929e037b28014215"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PBISTSELFCHECK_FAIL2</b>&#160;&#160;&#160;41U</td></tr>
<tr class="separator:ae0ea1504dee7ed93929e037b28014215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c9efe1c93f8f873290e8eb50d58d46"><td class="memItemLeft" align="right" valign="top"><a id="ad5c9efe1c93f8f873290e8eb50d58d46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PBISTSELFCHECK_FAIL3</b>&#160;&#160;&#160;42U</td></tr>
<tr class="separator:ad5c9efe1c93f8f873290e8eb50d58d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4da28ec324d888cbab0ee3630cd8fd14"><td class="memItemLeft" align="right" valign="top"><a id="a4da28ec324d888cbab0ee3630cd8fd14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CCMR4_CCMKEYR_CONFIGVALUE</b>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:a4da28ec324d888cbab0ee3630cd8fd14"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a548b0dd68c450559a31ac21d51191cfc"><td class="memItemLeft" align="right" valign="top"><a id="a548b0dd68c450559a31ac21d51191cfc"></a>
typedef struct <a class="el" href="structpbist__config__reg.html">pbist_config_reg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>pbist_config_reg_t</b></td></tr>
<tr class="separator:a548b0dd68c450559a31ac21d51191cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5610fbb58a6f5e2e7dc9dabf11a69c82"><td class="memItemLeft" align="right" valign="top"><a id="a5610fbb58a6f5e2e7dc9dabf11a69c82"></a>
typedef struct <a class="el" href="structstc__config__reg.html">stc_config_reg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>stc_config_reg_t</b></td></tr>
<tr class="separator:a5610fbb58a6f5e2e7dc9dabf11a69c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0337e3b52f237f6b89048c9fe8c4a210"><td class="memItemLeft" align="right" valign="top"><a id="a0337e3b52f237f6b89048c9fe8c4a210"></a>
typedef struct <a class="el" href="structefc__config__reg.html">efc_config_reg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>efc_config_reg_t</b></td></tr>
<tr class="separator:a0337e3b52f237f6b89048c9fe8c4a210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af698ac3e21b676af198d4a5c00ed1626"><td class="memItemLeft" align="right" valign="top"><a id="af698ac3e21b676af198d4a5c00ed1626"></a>
typedef struct <a class="el" href="structccmr4__config__reg.html">ccmr4_config_reg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ccmr4_config_reg_t</b></td></tr>
<tr class="separator:af698ac3e21b676af198d4a5c00ed1626"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:aedcde68ef8c4640e211695cebd10afa3"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#aedcde68ef8c4640e211695cebd10afa3">pbistPort</a> { <a class="el" href="sys__selftest_8h.html#aedcde68ef8c4640e211695cebd10afa3a2f1ea5882d645e86e9a7e8f809c5f5ea">PBIST_PORT0</a> = 0U, 
<a class="el" href="sys__selftest_8h.html#aedcde68ef8c4640e211695cebd10afa3ac933996e0cb7472c44de4b2f2f18e340">PBIST_PORT1</a> = 1U
 }</td></tr>
<tr class="memdesc:aedcde68ef8c4640e211695cebd10afa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias names for pbist Port number.  <a href="sys__selftest_8h.html#aedcde68ef8c4640e211695cebd10afa3">More...</a><br /></td></tr>
<tr class="separator:aedcde68ef8c4640e211695cebd10afa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfcacf6330b62bf56ff01b0016dc43d0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0">pbistAlgo</a> { <br />
&#160;&#160;<a class="el" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0af4dbf763a322a39325c6fe8ef24512f3">PBIST_TripleReadSlow</a> = 0x00000001U, 
<a class="el" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a3cb6e6cbfa091ed9eb5158e68a2bb573">PBIST_TripleReadFast</a> = 0x00000002U, 
<a class="el" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a145f5abb0d1630f7dc3919cab37af13b">PBIST_March13N_DP</a> = 0x00000004U, 
<a class="el" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a5c6bcc919d0ee3f730d98812346148d8">PBIST_March13N_SP</a> = 0x00000008U, 
<br />
&#160;&#160;<a class="el" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a31c36c35bbfe957b4f6225cf67dd1f58">PBIST_DOWN1a_DP</a> = 0x00000010U, 
<a class="el" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a8702034b17d9db4bb18e08316fcc4b73">PBIST_DOWN1a_SP</a> = 0x00000020U, 
<a class="el" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0ad17fc4abcff110ca8d3e8fd7ce1c252b">PBIST_MapColumn_DP</a> = 0x00000040U, 
<a class="el" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a73e5dcee238f5f5d45e510363979bd8f">PBIST_MapColumn_SP</a> = 0x00000080U, 
<br />
&#160;&#160;<a class="el" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0ad80f8831809b125fcf872eb2d8fa2516">PBIST_Precharge_DP</a> = 0x00000100U, 
<a class="el" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a3b93011b85a66e4b539f3546d9d511a4">PBIST_Precharge_SP</a> = 0x00000200U, 
<a class="el" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a2c1c27da2103ab9b7a079539c19d51b4">PBIST_DTXN2a_DP</a> = 0x00000400U, 
<a class="el" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0ad9f3d4a20607f6b6b9745a1b8461d5fd">PBIST_DTXN2a_SP</a> = 0x00000800U, 
<br />
&#160;&#160;<a class="el" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a2d81c60e8e03c58e685ce600819be3b9">PBIST_PMOSOpen_DP</a> = 0x00001000U, 
<a class="el" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a89088597e412ed375f0fb37dfd075e0c">PBIST_PMOSOpen_SP</a> = 0x00002000U, 
<a class="el" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a2cbd15e057f6952a6ae3e17e419aec79">PBIST_PPMOSOpenSlice1_DP</a> = 0x00004000U, 
<a class="el" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a2d2b586d443245d0b3f19719c8fa595e">PBIST_PPMOSOpenSlice2_DP</a> = 0x00008000U, 
<br />
&#160;&#160;<a class="el" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a54e7e5c71a565a37d275301cbb90492e">PBIST_Flip10_DP</a> = 0x00010000U, 
<a class="el" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a2c8460e84b96f150fe537258ab5bcb8b">PBIST_Flip10_SP</a> = 0x00020000U, 
<a class="el" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a5649232fff072a106f9caadada52bde3">PBIST_IDDQ_DP</a> = 0x00040000U, 
<a class="el" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a312bcd90a80f7e21dbcfd86f36580d6a">PBIST_IDDQ_SP</a> = 0x00080000U, 
<br />
&#160;&#160;<a class="el" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a528b4a83d409a6c38890d84c80b33110">PBIST_Retention_DP</a> = 0x00100000U, 
<a class="el" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a6fb080b84d2de9f1b51ca4a135f5cef5">PBIST_Retention_SP</a> = 0x00200000U, 
<a class="el" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a8ae8831ab9d156185cfe6add75747f11">PBIST_IDDQ2_DP</a> = 0x00400000U, 
<a class="el" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0aaa10af6b1ef6a452d4c5697c90d768bc">PBIST_IDDQ2_SP</a> = 0x00800000U, 
<br />
&#160;&#160;<a class="el" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a2ef8bd1190cd0470504d1fa7a08baba9">PBIST_Retention2_DP</a> = 0x01000000U, 
<a class="el" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a971c53636d2d1a3d7c6548c0c821debd">PBIST_Retention2_SP</a> = 0x02000000U, 
<a class="el" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a5aadd9835f14c322dd264f4c7366353f">PBIST_IDDQRowStripe_DP</a> = 0x04000000U, 
<a class="el" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0abce63d0b00686b76dbf44d2a622df0fe">PBIST_IDDQRowStripe_SP</a> = 0x08000000U, 
<br />
&#160;&#160;<a class="el" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0ad5a55084ac740ad2c5e433167b4b858f">PBIST_IDDQRowStripe2_DP</a> = 0x10000000U, 
<a class="el" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0ae8b5ceba9ae5a71e3b6cf4a9b345d252">PBIST_IDDQRowStripe2_SP</a> = 0x20000000U
<br />
 }</td></tr>
<tr class="memdesc:adfcacf6330b62bf56ff01b0016dc43d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias names for pbist Algorithm.  <a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0">More...</a><br /></td></tr>
<tr class="separator:adfcacf6330b62bf56ff01b0016dc43d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a01f1d76b843e64acb8bb464d79b9cd45"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a01f1d76b843e64acb8bb464d79b9cd45">memoryPort0TestFailNotification</a> (uint32 groupSelect, uint32 dataSelect, uint32 address, uint32 data)</td></tr>
<tr class="memdesc:a01f1d76b843e64acb8bb464d79b9cd45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory Port 0 test fail notification.  <a href="#a01f1d76b843e64acb8bb464d79b9cd45">More...</a><br /></td></tr>
<tr class="separator:a01f1d76b843e64acb8bb464d79b9cd45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27770bcd3ed64bdd085157a5c99a3502"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a27770bcd3ed64bdd085157a5c99a3502">memoryPort1TestFailNotification</a> (uint32 groupSelect, uint32 dataSelect, uint32 address, uint32 data)</td></tr>
<tr class="memdesc:a27770bcd3ed64bdd085157a5c99a3502"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory Port 1 test fail notification.  <a href="#a27770bcd3ed64bdd085157a5c99a3502">More...</a><br /></td></tr>
<tr class="separator:a27770bcd3ed64bdd085157a5c99a3502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1edb8a500b4ad0f3e87b93245856a937"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a1edb8a500b4ad0f3e87b93245856a937">pbistGetConfigValue</a> (<a class="el" href="structpbist__config__reg.html">pbist_config_reg_t</a> *config_reg, <a class="el" href="sys__common_8h.html#a9daf9a5992391b058477d28d107ee5e2">config_value_type_t</a> type)</td></tr>
<tr class="memdesc:a1edb8a500b4ad0f3e87b93245856a937"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the initial or current values of the configuration registers.  <a href="#a1edb8a500b4ad0f3e87b93245856a937">More...</a><br /></td></tr>
<tr class="separator:a1edb8a500b4ad0f3e87b93245856a937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb360fa06ebe94d06978d25371ed2140"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#afb360fa06ebe94d06978d25371ed2140">stcGetConfigValue</a> (<a class="el" href="structstc__config__reg.html">stc_config_reg_t</a> *config_reg, <a class="el" href="sys__common_8h.html#a9daf9a5992391b058477d28d107ee5e2">config_value_type_t</a> type)</td></tr>
<tr class="memdesc:afb360fa06ebe94d06978d25371ed2140"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the initial or current values of the configuration registers.  <a href="#afb360fa06ebe94d06978d25371ed2140">More...</a><br /></td></tr>
<tr class="separator:afb360fa06ebe94d06978d25371ed2140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac76ed167d7b4b27eedea0eb37de6acc2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#ac76ed167d7b4b27eedea0eb37de6acc2">efcGetConfigValue</a> (<a class="el" href="structefc__config__reg.html">efc_config_reg_t</a> *config_reg, <a class="el" href="sys__common_8h.html#a9daf9a5992391b058477d28d107ee5e2">config_value_type_t</a> type)</td></tr>
<tr class="memdesc:ac76ed167d7b4b27eedea0eb37de6acc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the initial or current values of the configuration registers.  <a href="#ac76ed167d7b4b27eedea0eb37de6acc2">More...</a><br /></td></tr>
<tr class="separator:ac76ed167d7b4b27eedea0eb37de6acc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f7aaa1d96319ecb5d7b6cec31c56670"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a2f7aaa1d96319ecb5d7b6cec31c56670">ccmSelfCheck</a> (void)</td></tr>
<tr class="memdesc:a2f7aaa1d96319ecb5d7b6cec31c56670"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCM module self check Driver.  <a href="#a2f7aaa1d96319ecb5d7b6cec31c56670">More...</a><br /></td></tr>
<tr class="separator:a2f7aaa1d96319ecb5d7b6cec31c56670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54f7309e862bab7a63c2c176c4b7cee9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a54f7309e862bab7a63c2c176c4b7cee9">stcSelfCheck</a> (void)</td></tr>
<tr class="memdesc:a54f7309e862bab7a63c2c176c4b7cee9"><td class="mdescLeft">&#160;</td><td class="mdescRight">STC module self check Driver.  <a href="#a54f7309e862bab7a63c2c176c4b7cee9">More...</a><br /></td></tr>
<tr class="separator:a54f7309e862bab7a63c2c176c4b7cee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c1518db428c8ab63a56048cadfb4e6e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a2c1518db428c8ab63a56048cadfb4e6e">stcSelfCheckFail</a> (void)</td></tr>
<tr class="memdesc:a2c1518db428c8ab63a56048cadfb4e6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">STC Self test check fail service routine.  <a href="#a2c1518db428c8ab63a56048cadfb4e6e">More...</a><br /></td></tr>
<tr class="separator:a2c1518db428c8ab63a56048cadfb4e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27cee1191b0027e90cbb9c66983596b9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a27cee1191b0027e90cbb9c66983596b9">cpuSelfTest</a> (uint32 no_of_intervals, uint32 max_timeout, boolean restart_test)</td></tr>
<tr class="memdesc:a27cee1191b0027e90cbb9c66983596b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU self test Driver.  <a href="#a27cee1191b0027e90cbb9c66983596b9">More...</a><br /></td></tr>
<tr class="separator:a27cee1191b0027e90cbb9c66983596b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a932e8fff5749ae8038f0fbbe9029ec44"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a932e8fff5749ae8038f0fbbe9029ec44">cpuSelfTestFail</a> (void)</td></tr>
<tr class="memdesc:a932e8fff5749ae8038f0fbbe9029ec44"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU Self test check fail service routine.  <a href="#a932e8fff5749ae8038f0fbbe9029ec44">More...</a><br /></td></tr>
<tr class="separator:a932e8fff5749ae8038f0fbbe9029ec44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3184dfe0846903e1111348942160dfe7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a3184dfe0846903e1111348942160dfe7">memoryInit</a> (uint32 ram)</td></tr>
<tr class="memdesc:a3184dfe0846903e1111348942160dfe7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory Initialization Driver.  <a href="#a3184dfe0846903e1111348942160dfe7">More...</a><br /></td></tr>
<tr class="separator:a3184dfe0846903e1111348942160dfe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9b7e2d9da2b5166a9ea002d431e54ef"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#ac9b7e2d9da2b5166a9ea002d431e54ef">pbistSelfCheck</a> (void)</td></tr>
<tr class="memdesc:ac9b7e2d9da2b5166a9ea002d431e54ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">PBIST self test Driver.  <a href="#ac9b7e2d9da2b5166a9ea002d431e54ef">More...</a><br /></td></tr>
<tr class="separator:ac9b7e2d9da2b5166a9ea002d431e54ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5fcc064d8d51dda635d83235cf37e3e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#ad5fcc064d8d51dda635d83235cf37e3e">pbistRun</a> (uint32 raminfoL, uint32 algomask)</td></tr>
<tr class="memdesc:ad5fcc064d8d51dda635d83235cf37e3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU self test Driver.  <a href="#ad5fcc064d8d51dda635d83235cf37e3e">More...</a><br /></td></tr>
<tr class="separator:ad5fcc064d8d51dda635d83235cf37e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ea172c81d7549cd8181de098a91b752"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a1ea172c81d7549cd8181de098a91b752">pbistStop</a> (void)</td></tr>
<tr class="memdesc:a1ea172c81d7549cd8181de098a91b752"><td class="mdescLeft">&#160;</td><td class="mdescRight">Routine to stop PBIST test enabled.  <a href="#a1ea172c81d7549cd8181de098a91b752">More...</a><br /></td></tr>
<tr class="separator:a1ea172c81d7549cd8181de098a91b752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2675f441b1c7bbadd9877cfd586bf959"><td class="memItemLeft" align="right" valign="top">boolean&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a2675f441b1c7bbadd9877cfd586bf959">pbistIsTestCompleted</a> (void)</td></tr>
<tr class="memdesc:a2675f441b1c7bbadd9877cfd586bf959"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks to see if the PBIST test is completed.  <a href="#a2675f441b1c7bbadd9877cfd586bf959">More...</a><br /></td></tr>
<tr class="separator:a2675f441b1c7bbadd9877cfd586bf959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a975a794505ddcaf5d1c68e7a229fc8ae"><td class="memItemLeft" align="right" valign="top">boolean&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a975a794505ddcaf5d1c68e7a229fc8ae">pbistIsTestPassed</a> (void)</td></tr>
<tr class="memdesc:a975a794505ddcaf5d1c68e7a229fc8ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks to see if the PBIST test is completed successfully.  <a href="#a975a794505ddcaf5d1c68e7a229fc8ae">More...</a><br /></td></tr>
<tr class="separator:a975a794505ddcaf5d1c68e7a229fc8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3edbda42e27655bb5e9a3d067ab09caf"><td class="memItemLeft" align="right" valign="top">boolean&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a3edbda42e27655bb5e9a3d067ab09caf">pbistPortTestStatus</a> (uint32 port)</td></tr>
<tr class="memdesc:a3edbda42e27655bb5e9a3d067ab09caf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks to see if the PBIST Port test is completed successfully.  <a href="#a3edbda42e27655bb5e9a3d067ab09caf">More...</a><br /></td></tr>
<tr class="separator:a3edbda42e27655bb5e9a3d067ab09caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc8a571e336b788da775b5279597c9f9"><td class="memItemLeft" align="right" valign="top"><a id="adc8a571e336b788da775b5279597c9f9"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>pbistFail</b> (void)</td></tr>
<tr class="separator:adc8a571e336b788da775b5279597c9f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a646eb27315f3ce47edde97c563389f76"><td class="memItemLeft" align="right" valign="top">uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a646eb27315f3ce47edde97c563389f76">efcCheck</a> (void)</td></tr>
<tr class="memdesc:a646eb27315f3ce47edde97c563389f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFUSE module self check Driver.  <a href="#a646eb27315f3ce47edde97c563389f76">More...</a><br /></td></tr>
<tr class="separator:a646eb27315f3ce47edde97c563389f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd6cec31a44e7c8e325a744e9bcbf601"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#afd6cec31a44e7c8e325a744e9bcbf601">efcSelfTest</a> (void)</td></tr>
<tr class="memdesc:afd6cec31a44e7c8e325a744e9bcbf601"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFUSE module self check Driver.  <a href="#afd6cec31a44e7c8e325a744e9bcbf601">More...</a><br /></td></tr>
<tr class="separator:afd6cec31a44e7c8e325a744e9bcbf601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9973f032c29389602b684d30ea390fad"><td class="memItemLeft" align="right" valign="top">boolean&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a9973f032c29389602b684d30ea390fad">efcStuckZeroTest</a> (void)</td></tr>
<tr class="memdesc:a9973f032c29389602b684d30ea390fad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks to see if the EFUSE Stuck at zero test is completed successfully.  <a href="#a9973f032c29389602b684d30ea390fad">More...</a><br /></td></tr>
<tr class="separator:a9973f032c29389602b684d30ea390fad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad44409ae54516ba10303dd5c011f4fa6"><td class="memItemLeft" align="right" valign="top">boolean&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#ad44409ae54516ba10303dd5c011f4fa6">checkefcSelfTest</a> (void)</td></tr>
<tr class="memdesc:ad44409ae54516ba10303dd5c011f4fa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFUSE module self check Driver.  <a href="#ad44409ae54516ba10303dd5c011f4fa6">More...</a><br /></td></tr>
<tr class="separator:ad44409ae54516ba10303dd5c011f4fa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3248a50d5c0516f336b46aa0114ba9be"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a3248a50d5c0516f336b46aa0114ba9be">fmcBus2Check</a> (void)</td></tr>
<tr class="memdesc:a3248a50d5c0516f336b46aa0114ba9be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Self Check Flash Bus2 Interface.  <a href="#a3248a50d5c0516f336b46aa0114ba9be">More...</a><br /></td></tr>
<tr class="separator:a3248a50d5c0516f336b46aa0114ba9be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a183a0d9f1300394cff2f8fe0aa034d4b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a183a0d9f1300394cff2f8fe0aa034d4b">fmcECCcheck</a> (void)</td></tr>
<tr class="memdesc:a183a0d9f1300394cff2f8fe0aa034d4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check Flash ECC Single Bit and multi Bit errors detection logic.  <a href="#a183a0d9f1300394cff2f8fe0aa034d4b">More...</a><br /></td></tr>
<tr class="separator:a183a0d9f1300394cff2f8fe0aa034d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa035d17d1ecb2d6bb095a5c0b44a2143"><td class="memItemLeft" align="right" valign="top"><a id="aa035d17d1ecb2d6bb095a5c0b44a2143"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>fmcBus1ParityCheck</b> (void)</td></tr>
<tr class="separator:aa035d17d1ecb2d6bb095a5c0b44a2143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4cbf907aa7750c1c3601ed191842dd9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#ad4cbf907aa7750c1c3601ed191842dd9">checkB0RAMECC</a> (void)</td></tr>
<tr class="memdesc:ad4cbf907aa7750c1c3601ed191842dd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check TCRAM1 ECC error detection logic.  <a href="#ad4cbf907aa7750c1c3601ed191842dd9">More...</a><br /></td></tr>
<tr class="separator:ad4cbf907aa7750c1c3601ed191842dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5e986484f3be2af5cd3a7595ba346c2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#ab5e986484f3be2af5cd3a7595ba346c2">checkB1RAMECC</a> (void)</td></tr>
<tr class="memdesc:ab5e986484f3be2af5cd3a7595ba346c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check TCRAM2 ECC error detection logic.  <a href="#ab5e986484f3be2af5cd3a7595ba346c2">More...</a><br /></td></tr>
<tr class="separator:ab5e986484f3be2af5cd3a7595ba346c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02bb81fd1b585ba20d4c6e7ed427a4ac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a02bb81fd1b585ba20d4c6e7ed427a4ac">checkFlashECC</a> (void)</td></tr>
<tr class="memdesc:a02bb81fd1b585ba20d4c6e7ed427a4ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check Flash ECC error detection logic.  <a href="#a02bb81fd1b585ba20d4c6e7ed427a4ac">More...</a><br /></td></tr>
<tr class="separator:a02bb81fd1b585ba20d4c6e7ed427a4ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7297818ebd5ffd62488091aa9633bf9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#af7297818ebd5ffd62488091aa9633bf9">vimParityCheck</a> (void)</td></tr>
<tr class="memdesc:af7297818ebd5ffd62488091aa9633bf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Routine to check VIM RAM parity error detection and signaling mechanism.  <a href="#af7297818ebd5ffd62488091aa9633bf9">More...</a><br /></td></tr>
<tr class="separator:af7297818ebd5ffd62488091aa9633bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add4aed7c0b3711f72c9228a92effa518"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#add4aed7c0b3711f72c9228a92effa518">dmaParityCheck</a> (void)</td></tr>
<tr class="memdesc:add4aed7c0b3711f72c9228a92effa518"><td class="mdescLeft">&#160;</td><td class="mdescRight">Routine to check DMA control packet RAM parity error detection and signaling mechanism.  <a href="#add4aed7c0b3711f72c9228a92effa518">More...</a><br /></td></tr>
<tr class="separator:add4aed7c0b3711f72c9228a92effa518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0267c576250cc80c1ffafae379fcd937"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a0267c576250cc80c1ffafae379fcd937">adc1ParityCheck</a> (void)</td></tr>
<tr class="memdesc:a0267c576250cc80c1ffafae379fcd937"><td class="mdescLeft">&#160;</td><td class="mdescRight">Routine to check ADC1 RAM parity error detection and signaling mechanism.  <a href="#a0267c576250cc80c1ffafae379fcd937">More...</a><br /></td></tr>
<tr class="separator:a0267c576250cc80c1ffafae379fcd937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adad16c8dd5c10c57ff43cc705364bbde"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#adad16c8dd5c10c57ff43cc705364bbde">adc2ParityCheck</a> (void)</td></tr>
<tr class="memdesc:adad16c8dd5c10c57ff43cc705364bbde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Routine to check ADC2 RAM parity error detection and signaling mechanism.  <a href="#adad16c8dd5c10c57ff43cc705364bbde">More...</a><br /></td></tr>
<tr class="separator:adad16c8dd5c10c57ff43cc705364bbde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f658578435dc4d3984c76a3d2ed959"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a66f658578435dc4d3984c76a3d2ed959">het1ParityCheck</a> (void)</td></tr>
<tr class="memdesc:a66f658578435dc4d3984c76a3d2ed959"><td class="mdescLeft">&#160;</td><td class="mdescRight">Routine to check HET1 RAM parity error detection and signaling mechanism.  <a href="#a66f658578435dc4d3984c76a3d2ed959">More...</a><br /></td></tr>
<tr class="separator:a66f658578435dc4d3984c76a3d2ed959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f69665c7b7abb003cfb4a314ce1e943"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a5f69665c7b7abb003cfb4a314ce1e943">htu1ParityCheck</a> (void)</td></tr>
<tr class="memdesc:a5f69665c7b7abb003cfb4a314ce1e943"><td class="mdescLeft">&#160;</td><td class="mdescRight">Routine to check HTU1 RAM parity error detection and signaling mechanism.  <a href="#a5f69665c7b7abb003cfb4a314ce1e943">More...</a><br /></td></tr>
<tr class="separator:a5f69665c7b7abb003cfb4a314ce1e943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08473bcd7b0a42d859fe99011c4707b7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a08473bcd7b0a42d859fe99011c4707b7">het2ParityCheck</a> (void)</td></tr>
<tr class="memdesc:a08473bcd7b0a42d859fe99011c4707b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Routine to check HET2 RAM parity error detection and signaling mechanism.  <a href="#a08473bcd7b0a42d859fe99011c4707b7">More...</a><br /></td></tr>
<tr class="separator:a08473bcd7b0a42d859fe99011c4707b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf183a3ffe2ce7257d5fbceb4cca69f0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#aaf183a3ffe2ce7257d5fbceb4cca69f0">htu2ParityCheck</a> (void)</td></tr>
<tr class="memdesc:aaf183a3ffe2ce7257d5fbceb4cca69f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Routine to check HTU2 RAM parity error detection and signaling mechanism.  <a href="#aaf183a3ffe2ce7257d5fbceb4cca69f0">More...</a><br /></td></tr>
<tr class="separator:aaf183a3ffe2ce7257d5fbceb4cca69f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a034e78d72a2a9231d27d78256d3d194e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a034e78d72a2a9231d27d78256d3d194e">can1ParityCheck</a> (void)</td></tr>
<tr class="memdesc:a034e78d72a2a9231d27d78256d3d194e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Routine to check CAN1 RAM parity error detection and signaling mechanism.  <a href="#a034e78d72a2a9231d27d78256d3d194e">More...</a><br /></td></tr>
<tr class="separator:a034e78d72a2a9231d27d78256d3d194e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b4bb222e016b734e702da6a1ec5ab8a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a0b4bb222e016b734e702da6a1ec5ab8a">can2ParityCheck</a> (void)</td></tr>
<tr class="memdesc:a0b4bb222e016b734e702da6a1ec5ab8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Routine to check CAN2 RAM parity error detection and signaling mechanism.  <a href="#a0b4bb222e016b734e702da6a1ec5ab8a">More...</a><br /></td></tr>
<tr class="separator:a0b4bb222e016b734e702da6a1ec5ab8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba201eb114d129fe574af9dd61e6df05"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#aba201eb114d129fe574af9dd61e6df05">can3ParityCheck</a> (void)</td></tr>
<tr class="memdesc:aba201eb114d129fe574af9dd61e6df05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Routine to check CAN3 RAM parity error detection and signaling mechanism.  <a href="#aba201eb114d129fe574af9dd61e6df05">More...</a><br /></td></tr>
<tr class="separator:aba201eb114d129fe574af9dd61e6df05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a050e0c2257b541e651eb35d32f10c98d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a050e0c2257b541e651eb35d32f10c98d">mibspi1ParityCheck</a> (void)</td></tr>
<tr class="memdesc:a050e0c2257b541e651eb35d32f10c98d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Routine to check MIBSPI1 RAM parity error detection and signaling mechanism.  <a href="#a050e0c2257b541e651eb35d32f10c98d">More...</a><br /></td></tr>
<tr class="separator:a050e0c2257b541e651eb35d32f10c98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4c80f3599811e410da64821448b860b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#ae4c80f3599811e410da64821448b860b">mibspi3ParityCheck</a> (void)</td></tr>
<tr class="memdesc:ae4c80f3599811e410da64821448b860b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Routine to check MIBSPI3 RAM parity error detection and signaling mechanism.  <a href="#ae4c80f3599811e410da64821448b860b">More...</a><br /></td></tr>
<tr class="separator:ae4c80f3599811e410da64821448b860b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ce4f5d8f1e282ddab7f65f5c5840e0a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a8ce4f5d8f1e282ddab7f65f5c5840e0a">mibspi5ParityCheck</a> (void)</td></tr>
<tr class="memdesc:a8ce4f5d8f1e282ddab7f65f5c5840e0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Routine to check MIBSPI5 RAM parity error detection and signaling mechanism.  <a href="#a8ce4f5d8f1e282ddab7f65f5c5840e0a">More...</a><br /></td></tr>
<tr class="separator:a8ce4f5d8f1e282ddab7f65f5c5840e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a421594cf13d3b5ca42435c5a5604721c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a421594cf13d3b5ca42435c5a5604721c">checkRAMECC</a> (void)</td></tr>
<tr class="memdesc:a421594cf13d3b5ca42435c5a5604721c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check TCRAM ECC error detection logic.  <a href="#a421594cf13d3b5ca42435c5a5604721c">More...</a><br /></td></tr>
<tr class="separator:a421594cf13d3b5ca42435c5a5604721c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a012696be6fb67f7debf6f1ff6f9e3331"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a012696be6fb67f7debf6f1ff6f9e3331">checkClockMonitor</a> (void)</td></tr>
<tr class="memdesc:a012696be6fb67f7debf6f1ff6f9e3331"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check clock monitor failure detection logic.  <a href="#a012696be6fb67f7debf6f1ff6f9e3331">More...</a><br /></td></tr>
<tr class="separator:a012696be6fb67f7debf6f1ff6f9e3331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a239d7544f8bb38fc73056467dbeb9e7c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a239d7544f8bb38fc73056467dbeb9e7c">checkFlashEEPROMECC</a> (void)</td></tr>
<tr class="memdesc:a239d7544f8bb38fc73056467dbeb9e7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check Flash EEPROM ECC error detection logic.  <a href="#a239d7544f8bb38fc73056467dbeb9e7c">More...</a><br /></td></tr>
<tr class="separator:a239d7544f8bb38fc73056467dbeb9e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08d6355b5f4052d4ef5d2d995032ba22"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a08d6355b5f4052d4ef5d2d995032ba22">checkPLL1Slip</a> (void)</td></tr>
<tr class="memdesc:a08d6355b5f4052d4ef5d2d995032ba22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check PLL1 Slip detection logic.  <a href="#a08d6355b5f4052d4ef5d2d995032ba22">More...</a><br /></td></tr>
<tr class="separator:a08d6355b5f4052d4ef5d2d995032ba22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5cf3a39340edcc591f7a1bd6a3ad021"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#af5cf3a39340edcc591f7a1bd6a3ad021">checkPLL2Slip</a> (void)</td></tr>
<tr class="memdesc:af5cf3a39340edcc591f7a1bd6a3ad021"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check PLL2 Slip detection logic.  <a href="#af5cf3a39340edcc591f7a1bd6a3ad021">More...</a><br /></td></tr>
<tr class="separator:af5cf3a39340edcc591f7a1bd6a3ad021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85eb55d96d4a491e84a930dbea0e89a5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a85eb55d96d4a491e84a930dbea0e89a5">checkRAMAddrParity</a> (void)</td></tr>
<tr class="memdesc:a85eb55d96d4a491e84a930dbea0e89a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check TCRAM Address parity error detection and signaling mechanism.  <a href="#a85eb55d96d4a491e84a930dbea0e89a5">More...</a><br /></td></tr>
<tr class="separator:a85eb55d96d4a491e84a930dbea0e89a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e5bbec947e5db02df2bda4ba2230677"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a7e5bbec947e5db02df2bda4ba2230677">checkRAMUERRTest</a> (void)</td></tr>
<tr class="memdesc:a7e5bbec947e5db02df2bda4ba2230677"><td class="mdescLeft">&#160;</td><td class="mdescRight">Run RAM test.  <a href="#a7e5bbec947e5db02df2bda4ba2230677">More...</a><br /></td></tr>
<tr class="separator:a7e5bbec947e5db02df2bda4ba2230677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9ecd48548d7a3d98d5dcc44d1e7ca51"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#af9ecd48548d7a3d98d5dcc44d1e7ca51">enableParity</a> (void)</td></tr>
<tr class="memdesc:af9ecd48548d7a3d98d5dcc44d1e7ca51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable peripheral RAM parity.  <a href="#af9ecd48548d7a3d98d5dcc44d1e7ca51">More...</a><br /></td></tr>
<tr class="separator:af9ecd48548d7a3d98d5dcc44d1e7ca51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15b66d583493adf7dc0ce8e3a89f00f5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a15b66d583493adf7dc0ce8e3a89f00f5">disableParity</a> (void)</td></tr>
<tr class="memdesc:a15b66d583493adf7dc0ce8e3a89f00f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable peripheral RAM parity.  <a href="#a15b66d583493adf7dc0ce8e3a89f00f5">More...</a><br /></td></tr>
<tr class="separator:a15b66d583493adf7dc0ce8e3a89f00f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58597c65615a9a0f05d48135ad48c0d6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a58597c65615a9a0f05d48135ad48c0d6">custom_dabort</a> (void)</td></tr>
<tr class="memdesc:a58597c65615a9a0f05d48135ad48c0d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Custom Data abort routine for the application.  <a href="#a58597c65615a9a0f05d48135ad48c0d6">More...</a><br /></td></tr>
<tr class="separator:a58597c65615a9a0f05d48135ad48c0d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae96e990763ae7d45bd55ea5a27299a47"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a> (uint32 flag)</td></tr>
<tr class="memdesc:ae96e990763ae7d45bd55ea5a27299a47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Self test fail service routine.  <a href="#ae96e990763ae7d45bd55ea5a27299a47">More...</a><br /></td></tr>
<tr class="separator:ae96e990763ae7d45bd55ea5a27299a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f3b71a00b6347cb5f7f6eb922c36c9e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#a1f3b71a00b6347cb5f7f6eb922c36c9e">errata_PBIST_4</a> (void)</td></tr>
<tr class="memdesc:a1f3b71a00b6347cb5f7f6eb922c36c9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Workaround for the Errata PBIST#4.  <a href="#a1f3b71a00b6347cb5f7f6eb922c36c9e">More...</a><br /></td></tr>
<tr class="separator:a1f3b71a00b6347cb5f7f6eb922c36c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab288da76a8169e1a92586cd06079358f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__selftest_8h.html#ab288da76a8169e1a92586cd06079358f">ccmr4GetConfigValue</a> (<a class="el" href="structccmr4__config__reg.html">ccmr4_config_reg_t</a> *config_reg, <a class="el" href="sys__common_8h.html#a9daf9a5992391b058477d28d107ee5e2">config_value_type_t</a> type)</td></tr>
<tr class="memdesc:ab288da76a8169e1a92586cd06079358f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the initial or current values of the configuration registers.  <a href="#ab288da76a8169e1a92586cd06079358f">More...</a><br /></td></tr>
<tr class="separator:ab288da76a8169e1a92586cd06079358f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>System Memory Header File. </p>
<dl class="section date"><dt>Date</dt><dd>07-July-2017 </dd></dl>
<dl class="section version"><dt>Version</dt><dd>04.07.00</dd></dl>
<p>This file contains:</p><ul>
<li>Efuse Self Test Functions</li>
</ul>
<p>which are relevant for the System driver. </p>

<p class="definition">Definition in file <a class="el" href="sys__selftest_8h_source.html">sys_selftest.h</a>.</p>
</div><h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="adfcacf6330b62bf56ff01b0016dc43d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfcacf6330b62bf56ff01b0016dc43d0">&#9670;&nbsp;</a></span>pbistAlgo</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0">pbistAlgo</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias names for pbist Algorithm. </p>
<p>This enumeration is used to provide alias names for the pbist Algorithm </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="adfcacf6330b62bf56ff01b0016dc43d0af4dbf763a322a39325c6fe8ef24512f3"></a>PBIST_TripleReadSlow&#160;</td><td class="fielddoc"><p>TRIPLE_READ_SLOW_READ for PBIST and STC ROM </p>
</td></tr>
<tr><td class="fieldname"><a id="adfcacf6330b62bf56ff01b0016dc43d0a3cb6e6cbfa091ed9eb5158e68a2bb573"></a>PBIST_TripleReadFast&#160;</td><td class="fielddoc"><p>TRIPLE_READ_SLOW_READ for PBIST and STC ROM </p>
</td></tr>
<tr><td class="fieldname"><a id="adfcacf6330b62bf56ff01b0016dc43d0a145f5abb0d1630f7dc3919cab37af13b"></a>PBIST_March13N_DP&#160;</td><td class="fielddoc"><p>March13 N Algo for 2 Port mem </p>
</td></tr>
<tr><td class="fieldname"><a id="adfcacf6330b62bf56ff01b0016dc43d0a5c6bcc919d0ee3f730d98812346148d8"></a>PBIST_March13N_SP&#160;</td><td class="fielddoc"><p>March13 N Algo for 1 Port mem </p>
</td></tr>
<tr><td class="fieldname"><a id="adfcacf6330b62bf56ff01b0016dc43d0a31c36c35bbfe957b4f6225cf67dd1f58"></a>PBIST_DOWN1a_DP&#160;</td><td class="fielddoc"><p>Down1a Algor forces the switching fo all data bits &amp; most addr bits on consecutive read cycles </p>
</td></tr>
<tr><td class="fieldname"><a id="adfcacf6330b62bf56ff01b0016dc43d0a8702034b17d9db4bb18e08316fcc4b73"></a>PBIST_DOWN1a_SP&#160;</td><td class="fielddoc"><p>Down1a Algor forces the switching fo all data bits &amp; most addr bits on consecutive read cycles </p>
</td></tr>
<tr><td class="fieldname"><a id="adfcacf6330b62bf56ff01b0016dc43d0ad17fc4abcff110ca8d3e8fd7ce1c252b"></a>PBIST_MapColumn_DP&#160;</td><td class="fielddoc"><p>Map Column algo (to identify bit line senstivities) for 2 Port memory </p>
</td></tr>
<tr><td class="fieldname"><a id="adfcacf6330b62bf56ff01b0016dc43d0a73e5dcee238f5f5d45e510363979bd8f"></a>PBIST_MapColumn_SP&#160;</td><td class="fielddoc"><p>Map Column algo (to identify bit line senstivities) for 1 Port memory </p>
</td></tr>
<tr><td class="fieldname"><a id="adfcacf6330b62bf56ff01b0016dc43d0ad80f8831809b125fcf872eb2d8fa2516"></a>PBIST_Precharge_DP&#160;</td><td class="fielddoc"><p>Pre-Charge algo to exercise pre-charge capability for 2 port memory </p>
</td></tr>
<tr><td class="fieldname"><a id="adfcacf6330b62bf56ff01b0016dc43d0a3b93011b85a66e4b539f3546d9d511a4"></a>PBIST_Precharge_SP&#160;</td><td class="fielddoc"><p>Pre-Charge algo to exercise pre-charge capability for 1 port memory </p>
</td></tr>
<tr><td class="fieldname"><a id="adfcacf6330b62bf56ff01b0016dc43d0a2c1c27da2103ab9b7a079539c19d51b4"></a>PBIST_DTXN2a_DP&#160;</td><td class="fielddoc"><p>Global column decode logic algo for 2 Port memories </p>
</td></tr>
<tr><td class="fieldname"><a id="adfcacf6330b62bf56ff01b0016dc43d0ad9f3d4a20607f6b6b9745a1b8461d5fd"></a>PBIST_DTXN2a_SP&#160;</td><td class="fielddoc"><p>Global column decode logic algo for 1 Port memories </p>
</td></tr>
<tr><td class="fieldname"><a id="adfcacf6330b62bf56ff01b0016dc43d0a2d81c60e8e03c58e685ce600819be3b9"></a>PBIST_PMOSOpen_DP&#160;</td><td class="fielddoc"><p>pmos oper algo for 2 port memories </p>
</td></tr>
<tr><td class="fieldname"><a id="adfcacf6330b62bf56ff01b0016dc43d0a89088597e412ed375f0fb37dfd075e0c"></a>PBIST_PMOSOpen_SP&#160;</td><td class="fielddoc"><p>pmos oper algo for 1 port memories </p>
</td></tr>
<tr><td class="fieldname"><a id="adfcacf6330b62bf56ff01b0016dc43d0a2cbd15e057f6952a6ae3e17e419aec79"></a>PBIST_PPMOSOpenSlice1_DP&#160;</td><td class="fielddoc"><p>pmos open slice1 for 2port memories </p>
</td></tr>
<tr><td class="fieldname"><a id="adfcacf6330b62bf56ff01b0016dc43d0a2d2b586d443245d0b3f19719c8fa595e"></a>PBIST_PPMOSOpenSlice2_DP&#160;</td><td class="fielddoc"><p>pmos open slice2 for 2port memories </p>
</td></tr>
<tr><td class="fieldname"><a id="adfcacf6330b62bf56ff01b0016dc43d0a54e7e5c71a565a37d275301cbb90492e"></a>PBIST_Flip10_DP&#160;</td><td class="fielddoc"><p>flip10 algo for 2 port memories </p>
</td></tr>
<tr><td class="fieldname"><a id="adfcacf6330b62bf56ff01b0016dc43d0a2c8460e84b96f150fe537258ab5bcb8b"></a>PBIST_Flip10_SP&#160;</td><td class="fielddoc"><p>flip10 algo for 1 port memories </p>
</td></tr>
<tr><td class="fieldname"><a id="adfcacf6330b62bf56ff01b0016dc43d0a5649232fff072a106f9caadada52bde3"></a>PBIST_IDDQ_DP&#160;</td><td class="fielddoc"><p>iddq algo for 2 port memories </p>
</td></tr>
<tr><td class="fieldname"><a id="adfcacf6330b62bf56ff01b0016dc43d0a312bcd90a80f7e21dbcfd86f36580d6a"></a>PBIST_IDDQ_SP&#160;</td><td class="fielddoc"><p>iddq algo for 1 port memories </p>
</td></tr>
<tr><td class="fieldname"><a id="adfcacf6330b62bf56ff01b0016dc43d0a528b4a83d409a6c38890d84c80b33110"></a>PBIST_Retention_DP&#160;</td><td class="fielddoc"><p>retention algo for 2 port memories </p>
</td></tr>
<tr><td class="fieldname"><a id="adfcacf6330b62bf56ff01b0016dc43d0a6fb080b84d2de9f1b51ca4a135f5cef5"></a>PBIST_Retention_SP&#160;</td><td class="fielddoc"><p>retention algo for 1 port memories </p>
</td></tr>
<tr><td class="fieldname"><a id="adfcacf6330b62bf56ff01b0016dc43d0a8ae8831ab9d156185cfe6add75747f11"></a>PBIST_IDDQ2_DP&#160;</td><td class="fielddoc"><p>iddq2 algo for 2 port memories </p>
</td></tr>
<tr><td class="fieldname"><a id="adfcacf6330b62bf56ff01b0016dc43d0aaa10af6b1ef6a452d4c5697c90d768bc"></a>PBIST_IDDQ2_SP&#160;</td><td class="fielddoc"><p>iddq2 algo for 1 port memories </p>
</td></tr>
<tr><td class="fieldname"><a id="adfcacf6330b62bf56ff01b0016dc43d0a2ef8bd1190cd0470504d1fa7a08baba9"></a>PBIST_Retention2_DP&#160;</td><td class="fielddoc"><p>retention2 algo for 2 port memories </p>
</td></tr>
<tr><td class="fieldname"><a id="adfcacf6330b62bf56ff01b0016dc43d0a971c53636d2d1a3d7c6548c0c821debd"></a>PBIST_Retention2_SP&#160;</td><td class="fielddoc"><p>retention2 algo for 1 port memories </p>
</td></tr>
<tr><td class="fieldname"><a id="adfcacf6330b62bf56ff01b0016dc43d0a5aadd9835f14c322dd264f4c7366353f"></a>PBIST_IDDQRowStripe_DP&#160;</td><td class="fielddoc"><p>iddqwstripe algo for 2 port memories </p>
</td></tr>
<tr><td class="fieldname"><a id="adfcacf6330b62bf56ff01b0016dc43d0abce63d0b00686b76dbf44d2a622df0fe"></a>PBIST_IDDQRowStripe_SP&#160;</td><td class="fielddoc"><p>iddqwstripe algo for 1 port memories </p>
</td></tr>
<tr><td class="fieldname"><a id="adfcacf6330b62bf56ff01b0016dc43d0ad5a55084ac740ad2c5e433167b4b858f"></a>PBIST_IDDQRowStripe2_DP&#160;</td><td class="fielddoc"><p>iddqwstripe2 algo for 2 port memories </p>
</td></tr>
<tr><td class="fieldname"><a id="adfcacf6330b62bf56ff01b0016dc43d0ae8b5ceba9ae5a71e3b6cf4a9b345d252"></a>PBIST_IDDQRowStripe2_SP&#160;</td><td class="fielddoc"><p>iddqwstripe2 algo for 1 port memories </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8h_source.html#l00119">119</a> of file <a class="el" href="sys__selftest_8h_source.html">sys_selftest.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;{</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0af4dbf763a322a39325c6fe8ef24512f3">PBIST_TripleReadSlow</a>     = 0x00000001U,  </div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a3cb6e6cbfa091ed9eb5158e68a2bb573">PBIST_TripleReadFast</a>     = 0x00000002U,  </div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a145f5abb0d1630f7dc3919cab37af13b">PBIST_March13N_DP</a>        = 0x00000004U,  </div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a5c6bcc919d0ee3f730d98812346148d8">PBIST_March13N_SP</a>        = 0x00000008U,  </div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a31c36c35bbfe957b4f6225cf67dd1f58">PBIST_DOWN1a_DP</a>          = 0x00000010U,  </div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a8702034b17d9db4bb18e08316fcc4b73">PBIST_DOWN1a_SP</a>          = 0x00000020U,  </div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0ad17fc4abcff110ca8d3e8fd7ce1c252b">PBIST_MapColumn_DP</a>       = 0x00000040U,  </div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a73e5dcee238f5f5d45e510363979bd8f">PBIST_MapColumn_SP</a>       = 0x00000080U,  </div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0ad80f8831809b125fcf872eb2d8fa2516">PBIST_Precharge_DP</a>       = 0x00000100U,  </div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a3b93011b85a66e4b539f3546d9d511a4">PBIST_Precharge_SP</a>       = 0x00000200U,  </div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a2c1c27da2103ab9b7a079539c19d51b4">PBIST_DTXN2a_DP</a>          = 0x00000400U,  </div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0ad9f3d4a20607f6b6b9745a1b8461d5fd">PBIST_DTXN2a_SP</a>          = 0x00000800U,  </div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a2d81c60e8e03c58e685ce600819be3b9">PBIST_PMOSOpen_DP</a>        = 0x00001000U,  </div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a89088597e412ed375f0fb37dfd075e0c">PBIST_PMOSOpen_SP</a>        = 0x00002000U,  </div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a2cbd15e057f6952a6ae3e17e419aec79">PBIST_PPMOSOpenSlice1_DP</a> = 0x00004000U,  </div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a2d2b586d443245d0b3f19719c8fa595e">PBIST_PPMOSOpenSlice2_DP</a> = 0x00008000U,  </div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a54e7e5c71a565a37d275301cbb90492e">PBIST_Flip10_DP</a>          = 0x00010000U,  </div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a2c8460e84b96f150fe537258ab5bcb8b">PBIST_Flip10_SP</a>          = 0x00020000U,  </div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a5649232fff072a106f9caadada52bde3">PBIST_IDDQ_DP</a>            = 0x00040000U,  </div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a312bcd90a80f7e21dbcfd86f36580d6a">PBIST_IDDQ_SP</a>            = 0x00080000U,  </div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a528b4a83d409a6c38890d84c80b33110">PBIST_Retention_DP</a>       = 0x00100000U,  </div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a6fb080b84d2de9f1b51ca4a135f5cef5">PBIST_Retention_SP</a>       = 0x00200000U,  </div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a8ae8831ab9d156185cfe6add75747f11">PBIST_IDDQ2_DP</a>           = 0x00400000U,  </div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0aaa10af6b1ef6a452d4c5697c90d768bc">PBIST_IDDQ2_SP</a>           = 0x00800000U,  </div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a2ef8bd1190cd0470504d1fa7a08baba9">PBIST_Retention2_DP</a>      = 0x01000000U,  </div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a971c53636d2d1a3d7c6548c0c821debd">PBIST_Retention2_SP</a>      = 0x02000000U,  </div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a5aadd9835f14c322dd264f4c7366353f">PBIST_IDDQRowStripe_DP</a>   = 0x04000000U,  </div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0abce63d0b00686b76dbf44d2a622df0fe">PBIST_IDDQRowStripe_SP</a>   = 0x08000000U,  </div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0ad5a55084ac740ad2c5e433167b4b858f">PBIST_IDDQRowStripe2_DP</a>  = 0x10000000U,  </div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0ae8b5ceba9ae5a71e3b6cf4a9b345d252">PBIST_IDDQRowStripe2_SP</a>  = 0x20000000U   </div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;};</div><div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a2d2b586d443245d0b3f19719c8fa595e"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a2d2b586d443245d0b3f19719c8fa595e">PBIST_PPMOSOpenSlice2_DP</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00136">sys_selftest.h:136</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0ad5a55084ac740ad2c5e433167b4b858f"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0ad5a55084ac740ad2c5e433167b4b858f">PBIST_IDDQRowStripe2_DP</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00149">sys_selftest.h:149</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a2cbd15e057f6952a6ae3e17e419aec79"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a2cbd15e057f6952a6ae3e17e419aec79">PBIST_PPMOSOpenSlice1_DP</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00135">sys_selftest.h:135</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a8ae8831ab9d156185cfe6add75747f11"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a8ae8831ab9d156185cfe6add75747f11">PBIST_IDDQ2_DP</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00143">sys_selftest.h:143</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a2ef8bd1190cd0470504d1fa7a08baba9"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a2ef8bd1190cd0470504d1fa7a08baba9">PBIST_Retention2_DP</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00145">sys_selftest.h:145</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a2d81c60e8e03c58e685ce600819be3b9"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a2d81c60e8e03c58e685ce600819be3b9">PBIST_PMOSOpen_DP</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00133">sys_selftest.h:133</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a5c6bcc919d0ee3f730d98812346148d8"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a5c6bcc919d0ee3f730d98812346148d8">PBIST_March13N_SP</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00124">sys_selftest.h:124</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a73e5dcee238f5f5d45e510363979bd8f"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a73e5dcee238f5f5d45e510363979bd8f">PBIST_MapColumn_SP</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00128">sys_selftest.h:128</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a312bcd90a80f7e21dbcfd86f36580d6a"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a312bcd90a80f7e21dbcfd86f36580d6a">PBIST_IDDQ_SP</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00140">sys_selftest.h:140</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a31c36c35bbfe957b4f6225cf67dd1f58"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a31c36c35bbfe957b4f6225cf67dd1f58">PBIST_DOWN1a_DP</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00125">sys_selftest.h:125</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0af4dbf763a322a39325c6fe8ef24512f3"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0af4dbf763a322a39325c6fe8ef24512f3">PBIST_TripleReadSlow</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00121">sys_selftest.h:121</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a5649232fff072a106f9caadada52bde3"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a5649232fff072a106f9caadada52bde3">PBIST_IDDQ_DP</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00139">sys_selftest.h:139</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0aaa10af6b1ef6a452d4c5697c90d768bc"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0aaa10af6b1ef6a452d4c5697c90d768bc">PBIST_IDDQ2_SP</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00144">sys_selftest.h:144</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a2c1c27da2103ab9b7a079539c19d51b4"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a2c1c27da2103ab9b7a079539c19d51b4">PBIST_DTXN2a_DP</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00131">sys_selftest.h:131</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0ad9f3d4a20607f6b6b9745a1b8461d5fd"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0ad9f3d4a20607f6b6b9745a1b8461d5fd">PBIST_DTXN2a_SP</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00132">sys_selftest.h:132</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a6fb080b84d2de9f1b51ca4a135f5cef5"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a6fb080b84d2de9f1b51ca4a135f5cef5">PBIST_Retention_SP</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00142">sys_selftest.h:142</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a5aadd9835f14c322dd264f4c7366353f"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a5aadd9835f14c322dd264f4c7366353f">PBIST_IDDQRowStripe_DP</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00147">sys_selftest.h:147</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0ae8b5ceba9ae5a71e3b6cf4a9b345d252"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0ae8b5ceba9ae5a71e3b6cf4a9b345d252">PBIST_IDDQRowStripe2_SP</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00150">sys_selftest.h:150</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a971c53636d2d1a3d7c6548c0c821debd"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a971c53636d2d1a3d7c6548c0c821debd">PBIST_Retention2_SP</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00146">sys_selftest.h:146</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a54e7e5c71a565a37d275301cbb90492e"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a54e7e5c71a565a37d275301cbb90492e">PBIST_Flip10_DP</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00137">sys_selftest.h:137</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0ad17fc4abcff110ca8d3e8fd7ce1c252b"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0ad17fc4abcff110ca8d3e8fd7ce1c252b">PBIST_MapColumn_DP</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00127">sys_selftest.h:127</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a89088597e412ed375f0fb37dfd075e0c"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a89088597e412ed375f0fb37dfd075e0c">PBIST_PMOSOpen_SP</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00134">sys_selftest.h:134</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a8702034b17d9db4bb18e08316fcc4b73"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a8702034b17d9db4bb18e08316fcc4b73">PBIST_DOWN1a_SP</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00126">sys_selftest.h:126</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a145f5abb0d1630f7dc3919cab37af13b"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a145f5abb0d1630f7dc3919cab37af13b">PBIST_March13N_DP</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00123">sys_selftest.h:123</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a3cb6e6cbfa091ed9eb5158e68a2bb573"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a3cb6e6cbfa091ed9eb5158e68a2bb573">PBIST_TripleReadFast</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00122">sys_selftest.h:122</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a2c8460e84b96f150fe537258ab5bcb8b"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a2c8460e84b96f150fe537258ab5bcb8b">PBIST_Flip10_SP</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00138">sys_selftest.h:138</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0abce63d0b00686b76dbf44d2a622df0fe"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0abce63d0b00686b76dbf44d2a622df0fe">PBIST_IDDQRowStripe_SP</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00148">sys_selftest.h:148</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a528b4a83d409a6c38890d84c80b33110"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a528b4a83d409a6c38890d84c80b33110">PBIST_Retention_DP</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00141">sys_selftest.h:141</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a3b93011b85a66e4b539f3546d9d511a4"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a3b93011b85a66e4b539f3546d9d511a4">PBIST_Precharge_SP</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00130">sys_selftest.h:130</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0ad80f8831809b125fcf872eb2d8fa2516"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0ad80f8831809b125fcf872eb2d8fa2516">PBIST_Precharge_DP</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00129">sys_selftest.h:129</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="aedcde68ef8c4640e211695cebd10afa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedcde68ef8c4640e211695cebd10afa3">&#9670;&nbsp;</a></span>pbistPort</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="sys__selftest_8h.html#aedcde68ef8c4640e211695cebd10afa3">pbistPort</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias names for pbist Port number. </p>
<p>This enumeration is used to provide alias names for the pbist Port number</p><ul>
<li>PBIST_PORT0</li>
<li>PBIST_PORT1</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Check the datasheet for the port avaiability </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="aedcde68ef8c4640e211695cebd10afa3a2f1ea5882d645e86e9a7e8f809c5f5ea"></a>PBIST_PORT0&#160;</td><td class="fielddoc"><p>Alias for PBIST Port 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="aedcde68ef8c4640e211695cebd10afa3ac933996e0cb7472c44de4b2f2f18e340"></a>PBIST_PORT1&#160;</td><td class="fielddoc"><p>Alias for PBIST Port 1 &lt; Check datasheet for Port 1 availability &gt; </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8h_source.html#l00109">109</a> of file <a class="el" href="sys__selftest_8h_source.html">sys_selftest.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;{</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <a class="code" href="sys__selftest_8h.html#aedcde68ef8c4640e211695cebd10afa3a2f1ea5882d645e86e9a7e8f809c5f5ea">PBIST_PORT0</a> = 0U, </div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <a class="code" href="sys__selftest_8h.html#aedcde68ef8c4640e211695cebd10afa3ac933996e0cb7472c44de4b2f2f18e340">PBIST_PORT1</a> = 1U  </div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;};</div><div class="ttc" id="sys__selftest_8h_html_aedcde68ef8c4640e211695cebd10afa3a2f1ea5882d645e86e9a7e8f809c5f5ea"><div class="ttname"><a href="sys__selftest_8h.html#aedcde68ef8c4640e211695cebd10afa3a2f1ea5882d645e86e9a7e8f809c5f5ea">PBIST_PORT0</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00111">sys_selftest.h:111</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_aedcde68ef8c4640e211695cebd10afa3ac933996e0cb7472c44de4b2f2f18e340"><div class="ttname"><a href="sys__selftest_8h.html#aedcde68ef8c4640e211695cebd10afa3ac933996e0cb7472c44de4b2f2f18e340">PBIST_PORT1</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00112">sys_selftest.h:112</a></div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a0267c576250cc80c1ffafae379fcd937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0267c576250cc80c1ffafae379fcd937">&#9670;&nbsp;</a></span>adc1ParityCheck()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc1ParityCheck </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Routine to check ADC1 RAM parity error detection and signaling mechanism. </p>
<p>Routine to check ADC1 RAM parity error detection and signaling mechanism </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l01526">1526</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>

<p class="reference">References <a class="el" href="reg__adc_8h_source.html#l00234">adcPARRAM1</a>, <a class="el" href="reg__adc_8h_source.html#l00220">adcRAM1</a>, <a class="el" href="reg__adc_8h_source.html#l00206">adcREG1</a>, <a class="el" href="reg__esm_8h_source.html#l00100">esmREG</a>, and <a class="el" href="sys__selftest_8c_source.html#l00058">selftestFailNotification()</a>.</p>
<div class="fragment"><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;{</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;    <span class="keyword">volatile</span> uint32 adcramread = 0U;</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;    uint32 adcparcr_bk = <a class="code" href="reg__adc_8h.html#a3b9540af9f841ba3127f14b1c9208c57">adcREG1</a>-&gt;PARCR;</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="comment">/* USER CODE BEGIN (61) */</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;    <span class="comment">/* Set the TEST bit in the PARCR and enable parity checking */</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;    <a class="code" href="reg__adc_8h.html#a3b9540af9f841ba3127f14b1c9208c57">adcREG1</a>-&gt;PARCR = 0x10AU;</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;    <span class="comment">/* Invert the parity bits inside the ADC1 RAM&#39;s first location */</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;    <a class="code" href="reg__adc_8h.html#ad8b4bb22017e0c1cef058858bbfca32d">adcPARRAM1</a> = ~(<a class="code" href="reg__adc_8h.html#ad8b4bb22017e0c1cef058858bbfca32d">adcPARRAM1</a>);</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;    <span class="comment">/* clear the TEST bit */</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;    <a class="code" href="reg__adc_8h.html#a3b9540af9f841ba3127f14b1c9208c57">adcREG1</a>-&gt;PARCR = 0x00AU;</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;    <span class="comment">/* This read is expected to trigger a parity error */</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;    adcramread = <a class="code" href="reg__adc_8h.html#a2ffc4dd9d6f4d851ae80390db9d66c12">adcRAM1</a>;</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;    <span class="comment">/* Check for ESM group1 channel 19 to be flagged */</span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] &amp; 0x80000U) ==0U)</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;    {</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;        <span class="comment">/* no ADC1 RAM parity error was flagged to ESM */</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;        <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(ADC1PARITYCHECK_FAIL1);</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;    }</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;    {</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;        <span class="comment">/* clear ADC1 RAM parity error flag */</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;        <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] = 0x80000U;</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;        <span class="comment">/* Set the TEST bit in the PARCR and enable parity checking */</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;        <a class="code" href="reg__adc_8h.html#a3b9540af9f841ba3127f14b1c9208c57">adcREG1</a>-&gt;PARCR = 0x10AU;</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;        <span class="comment">/* Revert back the parity bits to correct data */</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;        <a class="code" href="reg__adc_8h.html#ad8b4bb22017e0c1cef058858bbfca32d">adcPARRAM1</a> = ~(<a class="code" href="reg__adc_8h.html#ad8b4bb22017e0c1cef058858bbfca32d">adcPARRAM1</a>);</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;    }</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;    <span class="comment">/* Restore parity control register */</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;    <a class="code" href="reg__adc_8h.html#a3b9540af9f841ba3127f14b1c9208c57">adcREG1</a>-&gt;PARCR = adcparcr_bk;</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="comment">/* USER CODE BEGIN (62) */</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;}</div><div class="ttc" id="reg__adc_8h_html_a3b9540af9f841ba3127f14b1c9208c57"><div class="ttname"><a href="reg__adc_8h.html#a3b9540af9f841ba3127f14b1c9208c57">adcREG1</a></div><div class="ttdeci">#define adcREG1</div><div class="ttdoc">ADC1 Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__adc_8h_source.html#l00206">reg_adc.h:206</a></div></div>
<div class="ttc" id="reg__adc_8h_html_a2ffc4dd9d6f4d851ae80390db9d66c12"><div class="ttname"><a href="reg__adc_8h.html#a2ffc4dd9d6f4d851ae80390db9d66c12">adcRAM1</a></div><div class="ttdeci">#define adcRAM1</div><div class="ttdoc">ADC1 RAM Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__adc_8h_source.html#l00220">reg_adc.h:220</a></div></div>
<div class="ttc" id="reg__adc_8h_html_ad8b4bb22017e0c1cef058858bbfca32d"><div class="ttname"><a href="reg__adc_8h.html#ad8b4bb22017e0c1cef058858bbfca32d">adcPARRAM1</a></div><div class="ttdeci">#define adcPARRAM1</div><div class="ttdoc">ADC1 Parity RAM Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__adc_8h_source.html#l00234">reg_adc.h:234</a></div></div>
<div class="ttc" id="sys__selftest_8c_html_ae96e990763ae7d45bd55ea5a27299a47"><div class="ttname"><a href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a></div><div class="ttdeci">void selftestFailNotification(uint32 flag)</div><div class="ttdoc">Self test fail service routine. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00058">sys_selftest.c:58</a></div></div>
<div class="ttc" id="reg__esm_8h_html_a7c2e779f2973e0c2c9496a4796df10f1"><div class="ttname"><a href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a></div><div class="ttdeci">#define esmREG</div><div class="ttdoc">Esm Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__esm_8h_source.html#l00100">reg_esm.h:100</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="adad16c8dd5c10c57ff43cc705364bbde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adad16c8dd5c10c57ff43cc705364bbde">&#9670;&nbsp;</a></span>adc2ParityCheck()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc2ParityCheck </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Routine to check ADC2 RAM parity error detection and signaling mechanism. </p>
<p>Routine to check ADC2 RAM parity error detection and signaling mechanism </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l01580">1580</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>

<p class="reference">References <a class="el" href="reg__adc_8h_source.html#l00241">adcPARRAM2</a>, <a class="el" href="reg__adc_8h_source.html#l00227">adcRAM2</a>, <a class="el" href="reg__adc_8h_source.html#l00213">adcREG2</a>, <a class="el" href="reg__esm_8h_source.html#l00100">esmREG</a>, and <a class="el" href="sys__selftest_8c_source.html#l00058">selftestFailNotification()</a>.</p>
<div class="fragment"><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;{</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;    <span class="keyword">volatile</span> uint32 adcramread = 0U;</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;    uint32 adcparcr_bk = <a class="code" href="reg__adc_8h.html#a0e365b42d026f7ee8160336379101e86">adcREG2</a>-&gt;PARCR;</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="comment">/* USER CODE BEGIN (63) */</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;    <span class="comment">/* Set the TEST bit in the PARCR and enable parity checking */</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;    <a class="code" href="reg__adc_8h.html#a0e365b42d026f7ee8160336379101e86">adcREG2</a>-&gt;PARCR = 0x10AU;</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;    <span class="comment">/* Invert the parity bits inside the ADC2 RAM&#39;s first location */</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;    <a class="code" href="reg__adc_8h.html#a6b6953f9f51de4244783137ea3343829">adcPARRAM2</a> = ~(<a class="code" href="reg__adc_8h.html#a6b6953f9f51de4244783137ea3343829">adcPARRAM2</a>);</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;    <span class="comment">/* clear the TEST bit */</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;    <a class="code" href="reg__adc_8h.html#a0e365b42d026f7ee8160336379101e86">adcREG2</a>-&gt;PARCR = 0x00AU;</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;    <span class="comment">/* This read is expected to trigger a parity error */</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;    adcramread = <a class="code" href="reg__adc_8h.html#afc05d668ab22b6b181f74d09ef709beb">adcRAM2</a>;</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;    <span class="comment">/* Check for ESM group1 channel 1 to be flagged */</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] &amp; 0x2U) == 0U)</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;    {</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;        <span class="comment">/* no ADC2 RAM parity error was flagged to ESM */</span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;        <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(ADC2PARITYCHECK_FAIL1);</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;    }</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;    {</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;        <span class="comment">/* clear ADC2 RAM parity error flag */</span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;        <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] = 0x2U;</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;        <span class="comment">/* Set the TEST bit in the PARCR and enable parity checking */</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;        <a class="code" href="reg__adc_8h.html#a0e365b42d026f7ee8160336379101e86">adcREG2</a>-&gt;PARCR = 0x10AU;</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;        <span class="comment">/* Revert back the parity bits to correct data */</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;        <a class="code" href="reg__adc_8h.html#a6b6953f9f51de4244783137ea3343829">adcPARRAM2</a> = ~(<a class="code" href="reg__adc_8h.html#a6b6953f9f51de4244783137ea3343829">adcPARRAM2</a>);</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;    }</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;    <span class="comment">/* Restore parity control register*/</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;    <a class="code" href="reg__adc_8h.html#a0e365b42d026f7ee8160336379101e86">adcREG2</a>-&gt;PARCR = adcparcr_bk;</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="comment">/* USER CODE BEGIN (64) */</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;}</div><div class="ttc" id="reg__adc_8h_html_a6b6953f9f51de4244783137ea3343829"><div class="ttname"><a href="reg__adc_8h.html#a6b6953f9f51de4244783137ea3343829">adcPARRAM2</a></div><div class="ttdeci">#define adcPARRAM2</div><div class="ttdoc">ADC2 Parity RAM Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__adc_8h_source.html#l00241">reg_adc.h:241</a></div></div>
<div class="ttc" id="reg__adc_8h_html_afc05d668ab22b6b181f74d09ef709beb"><div class="ttname"><a href="reg__adc_8h.html#afc05d668ab22b6b181f74d09ef709beb">adcRAM2</a></div><div class="ttdeci">#define adcRAM2</div><div class="ttdoc">ADC2 RAM Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__adc_8h_source.html#l00227">reg_adc.h:227</a></div></div>
<div class="ttc" id="sys__selftest_8c_html_ae96e990763ae7d45bd55ea5a27299a47"><div class="ttname"><a href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a></div><div class="ttdeci">void selftestFailNotification(uint32 flag)</div><div class="ttdoc">Self test fail service routine. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00058">sys_selftest.c:58</a></div></div>
<div class="ttc" id="reg__adc_8h_html_a0e365b42d026f7ee8160336379101e86"><div class="ttname"><a href="reg__adc_8h.html#a0e365b42d026f7ee8160336379101e86">adcREG2</a></div><div class="ttdeci">#define adcREG2</div><div class="ttdoc">ADC2 Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__adc_8h_source.html#l00213">reg_adc.h:213</a></div></div>
<div class="ttc" id="reg__esm_8h_html_a7c2e779f2973e0c2c9496a4796df10f1"><div class="ttname"><a href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a></div><div class="ttdeci">#define esmREG</div><div class="ttdoc">Esm Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__esm_8h_source.html#l00100">reg_esm.h:100</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a034e78d72a2a9231d27d78256d3d194e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a034e78d72a2a9231d27d78256d3d194e">&#9670;&nbsp;</a></span>can1ParityCheck()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void can1ParityCheck </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Routine to check CAN1 RAM parity error detection and signaling mechanism. </p>
<p>Routine to check CAN1 RAM parity error detection and signaling mechanism </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l01633">1633</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>

<p class="reference">References <a class="el" href="reg__can_8h_source.html#l00186">canPARRAM1</a>, <a class="el" href="reg__can_8h_source.html#l00164">canRAM1</a>, <a class="el" href="reg__can_8h_source.html#l00143">canREG1</a>, <a class="el" href="reg__esm_8h_source.html#l00100">esmREG</a>, and <a class="el" href="sys__selftest_8c_source.html#l00058">selftestFailNotification()</a>.</p>
<div class="fragment"><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;{</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;    <span class="keyword">volatile</span> uint32 canread = 0U;</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;    <span class="comment">/*SAFETYMCUSW 134 S MR:12.2 &lt;APPROVED&gt; &quot;LDRA Tool issue&quot; */</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;    uint32 canctl_bk =  <a class="code" href="reg__can_8h.html#a7a0d043070590fc91cfa3c0e39379b19">canREG1</a>-&gt;CTL;</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="comment">/* USER CODE BEGIN (65) */</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;    <span class="comment">/* Disable parity, init mode, TEST mode */</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;    <a class="code" href="reg__can_8h.html#a7a0d043070590fc91cfa3c0e39379b19">canREG1</a>-&gt;CTL = 0x00001481U;</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;    <span class="comment">/* Enable RAM Direct Access mode */</span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;    <a class="code" href="reg__can_8h.html#a7a0d043070590fc91cfa3c0e39379b19">canREG1</a>-&gt;TEST = 0x00000200U;</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;    <span class="comment">/* flip the parity bit */</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;    <a class="code" href="reg__can_8h.html#ae6b205060d2fe86acdadc40de178493c">canPARRAM1</a> ^= 0x00001000U;</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;    <span class="comment">/* Enable parity, disable init, still TEST mode */</span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;    <a class="code" href="reg__can_8h.html#a7a0d043070590fc91cfa3c0e39379b19">canREG1</a>-&gt;CTL = 0x00002880U;</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;    <span class="comment">/* Read location with parity error */</span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;    canread = <a class="code" href="reg__can_8h.html#abafb9e8112c19ec9e8e3ac56cbeef409">canRAM1</a>;</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;    <span class="comment">/* check if ESM group1 channel 21 is flagged */</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] &amp; 0x00200000U) == 0U)</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;    {</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;        <span class="comment">/* No DCAN1 RAM parity error was flagged to ESM */</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;        <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(CAN1PARITYCHECK_FAIL1);</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;    }</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;    {</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;        <span class="comment">/* clear ESM group1 channel 21 flag */</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;        <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] = 0x00200000U;</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;        <span class="comment">/* Disable parity, init mode, TEST mode */</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;        <a class="code" href="reg__can_8h.html#a7a0d043070590fc91cfa3c0e39379b19">canREG1</a>-&gt;CTL = 0x00001481U;</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;        <span class="comment">/* Revert back to correct data, flip bit 0 of the parity location */</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;        <a class="code" href="reg__can_8h.html#ae6b205060d2fe86acdadc40de178493c">canPARRAM1</a> ^= 0x00001000U;</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;    }</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;    <span class="comment">/* Disable RAM Direct Access mode */</span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;    <a class="code" href="reg__can_8h.html#a7a0d043070590fc91cfa3c0e39379b19">canREG1</a>-&gt;TEST = 0x00000000U;</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;    <span class="comment">/* Restore CTL register */</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;    <a class="code" href="reg__can_8h.html#a7a0d043070590fc91cfa3c0e39379b19">canREG1</a>-&gt;CTL = canctl_bk;</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;    <span class="comment">/* Read Error and Status register to clear Parity Error bit */</span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;    canread = <a class="code" href="reg__can_8h.html#a7a0d043070590fc91cfa3c0e39379b19">canREG1</a>-&gt;ES;</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="comment">/* USER CODE BEGIN (66) */</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;}</div><div class="ttc" id="reg__can_8h_html_a7a0d043070590fc91cfa3c0e39379b19"><div class="ttname"><a href="reg__can_8h.html#a7a0d043070590fc91cfa3c0e39379b19">canREG1</a></div><div class="ttdeci">#define canREG1</div><div class="ttdoc">CAN1 Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__can_8h_source.html#l00143">reg_can.h:143</a></div></div>
<div class="ttc" id="reg__can_8h_html_abafb9e8112c19ec9e8e3ac56cbeef409"><div class="ttname"><a href="reg__can_8h.html#abafb9e8112c19ec9e8e3ac56cbeef409">canRAM1</a></div><div class="ttdeci">#define canRAM1</div><div class="ttdoc">CAN1 Mailbox RAM Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__can_8h_source.html#l00164">reg_can.h:164</a></div></div>
<div class="ttc" id="sys__selftest_8c_html_ae96e990763ae7d45bd55ea5a27299a47"><div class="ttname"><a href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a></div><div class="ttdeci">void selftestFailNotification(uint32 flag)</div><div class="ttdoc">Self test fail service routine. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00058">sys_selftest.c:58</a></div></div>
<div class="ttc" id="reg__can_8h_html_ae6b205060d2fe86acdadc40de178493c"><div class="ttname"><a href="reg__can_8h.html#ae6b205060d2fe86acdadc40de178493c">canPARRAM1</a></div><div class="ttdeci">#define canPARRAM1</div><div class="ttdoc">CAN1 Mailbox Parity RAM Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__can_8h_source.html#l00186">reg_can.h:186</a></div></div>
<div class="ttc" id="reg__esm_8h_html_a7c2e779f2973e0c2c9496a4796df10f1"><div class="ttname"><a href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a></div><div class="ttdeci">#define esmREG</div><div class="ttdoc">Esm Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__esm_8h_source.html#l00100">reg_esm.h:100</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a0b4bb222e016b734e702da6a1ec5ab8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b4bb222e016b734e702da6a1ec5ab8a">&#9670;&nbsp;</a></span>can2ParityCheck()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void can2ParityCheck </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Routine to check CAN2 RAM parity error detection and signaling mechanism. </p>
<p>Routine to check CAN2 RAM parity error detection and signaling mechanism </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l01697">1697</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>

<p class="reference">References <a class="el" href="reg__can_8h_source.html#l00194">canPARRAM2</a>, <a class="el" href="reg__can_8h_source.html#l00171">canRAM2</a>, <a class="el" href="reg__can_8h_source.html#l00150">canREG2</a>, <a class="el" href="reg__esm_8h_source.html#l00100">esmREG</a>, and <a class="el" href="sys__selftest_8c_source.html#l00058">selftestFailNotification()</a>.</p>
<div class="fragment"><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;{</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;    <span class="keyword">volatile</span> uint32 canread = 0U;</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;    <span class="comment">/*SAFETYMCUSW 134 S MR:12.2 &lt;APPROVED&gt; &quot;LDRA Tool issue&quot; */</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;    uint32 canctl_bk = <a class="code" href="reg__can_8h.html#a6c499bb0c4a06d96ec7d4264e8e943f8">canREG2</a>-&gt;CTL;</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="comment">/* USER CODE BEGIN (67) */</span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;    <span class="comment">/* Disable parity, init mode, TEST mode */</span></div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;    <a class="code" href="reg__can_8h.html#a6c499bb0c4a06d96ec7d4264e8e943f8">canREG2</a>-&gt;CTL = 0x00001481U;</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;    <span class="comment">/* Enable RAM Direct Access mode */</span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;    <a class="code" href="reg__can_8h.html#a6c499bb0c4a06d96ec7d4264e8e943f8">canREG2</a>-&gt;TEST = 0x00000200U;</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;    <span class="comment">/* flip the parity bit */</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;    <a class="code" href="reg__can_8h.html#a371c9079cb797249148aeee08bdcd3f8">canPARRAM2</a> ^= 0x00001000U;</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;    <span class="comment">/* Enable parity, disable init, still TEST mode */</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;    <a class="code" href="reg__can_8h.html#a6c499bb0c4a06d96ec7d4264e8e943f8">canREG2</a>-&gt;CTL = 0x00002880U;</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;    <span class="comment">/* Read location with parity error */</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;    canread = <a class="code" href="reg__can_8h.html#a715cfdf91b3cca750214e1c9c9a5b6e2">canRAM2</a>;</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;    <span class="comment">/* check if ESM group1 channel 23 is flagged */</span></div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] &amp; 0x00800000U) == 0U)</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;    {</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;        <span class="comment">/* No DCAN2 RAM parity error was flagged to ESM */</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;        <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(CAN2PARITYCHECK_FAIL1);</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;    }</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;    {</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;        <span class="comment">/* clear ESM group1 channel 23 flag */</span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;        <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] = 0x00800000U;</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;        <span class="comment">/* Disable parity, init mode, TEST mode */</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;        <a class="code" href="reg__can_8h.html#a6c499bb0c4a06d96ec7d4264e8e943f8">canREG2</a>-&gt;CTL = 0x00001481U;</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;        <span class="comment">/* Revert back to correct data, flip bit 0 of the parity location */</span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;        <a class="code" href="reg__can_8h.html#a371c9079cb797249148aeee08bdcd3f8">canPARRAM2</a> ^= 0x00001000U;</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;    }</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;    <span class="comment">/* Disable RAM Direct Access mode */</span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;    <a class="code" href="reg__can_8h.html#a6c499bb0c4a06d96ec7d4264e8e943f8">canREG2</a>-&gt;TEST = 0x00000000U;</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;    <span class="comment">/* disable TEST mode */</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;    <a class="code" href="reg__can_8h.html#a6c499bb0c4a06d96ec7d4264e8e943f8">canREG2</a>-&gt;CTL = canctl_bk;</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;    <span class="comment">/* Read Error and Status register to clear Parity Error bit */</span></div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;    canread = <a class="code" href="reg__can_8h.html#a6c499bb0c4a06d96ec7d4264e8e943f8">canREG2</a>-&gt;ES;</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="comment">/* USER CODE BEGIN (68) */</span></div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;}</div><div class="ttc" id="reg__can_8h_html_a715cfdf91b3cca750214e1c9c9a5b6e2"><div class="ttname"><a href="reg__can_8h.html#a715cfdf91b3cca750214e1c9c9a5b6e2">canRAM2</a></div><div class="ttdeci">#define canRAM2</div><div class="ttdoc">CAN2 Mailbox RAM Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__can_8h_source.html#l00171">reg_can.h:171</a></div></div>
<div class="ttc" id="reg__can_8h_html_a6c499bb0c4a06d96ec7d4264e8e943f8"><div class="ttname"><a href="reg__can_8h.html#a6c499bb0c4a06d96ec7d4264e8e943f8">canREG2</a></div><div class="ttdeci">#define canREG2</div><div class="ttdoc">CAN2 Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__can_8h_source.html#l00150">reg_can.h:150</a></div></div>
<div class="ttc" id="sys__selftest_8c_html_ae96e990763ae7d45bd55ea5a27299a47"><div class="ttname"><a href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a></div><div class="ttdeci">void selftestFailNotification(uint32 flag)</div><div class="ttdoc">Self test fail service routine. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00058">sys_selftest.c:58</a></div></div>
<div class="ttc" id="reg__esm_8h_html_a7c2e779f2973e0c2c9496a4796df10f1"><div class="ttname"><a href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a></div><div class="ttdeci">#define esmREG</div><div class="ttdoc">Esm Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__esm_8h_source.html#l00100">reg_esm.h:100</a></div></div>
<div class="ttc" id="reg__can_8h_html_a371c9079cb797249148aeee08bdcd3f8"><div class="ttname"><a href="reg__can_8h.html#a371c9079cb797249148aeee08bdcd3f8">canPARRAM2</a></div><div class="ttdeci">#define canPARRAM2</div><div class="ttdoc">CAN2 Mailbox Parity RAM Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__can_8h_source.html#l00194">reg_can.h:194</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="aba201eb114d129fe574af9dd61e6df05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba201eb114d129fe574af9dd61e6df05">&#9670;&nbsp;</a></span>can3ParityCheck()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void can3ParityCheck </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Routine to check CAN3 RAM parity error detection and signaling mechanism. </p>
<p>Routine to check CAN3 RAM parity error detection and signaling mechanism </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l01761">1761</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>

<p class="reference">References <a class="el" href="reg__can_8h_source.html#l00202">canPARRAM3</a>, <a class="el" href="reg__can_8h_source.html#l00178">canRAM3</a>, <a class="el" href="reg__can_8h_source.html#l00157">canREG3</a>, <a class="el" href="reg__esm_8h_source.html#l00100">esmREG</a>, and <a class="el" href="sys__selftest_8c_source.html#l00058">selftestFailNotification()</a>.</p>
<div class="fragment"><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;{</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;    <span class="keyword">volatile</span> uint32 canread = 0U;</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;    <span class="comment">/*SAFETYMCUSW 134 S MR:12.2 &lt;APPROVED&gt; &quot;LDRA Tool issue&quot; */</span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;    uint32 canctl_bk = <a class="code" href="reg__can_8h.html#abf99eb1b78d010fcafc7570446168e94">canREG3</a>-&gt;CTL;</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="comment">/* USER CODE BEGIN (69) */</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;    <span class="comment">/* Disable parity, init mode, TEST mode */</span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;    <a class="code" href="reg__can_8h.html#abf99eb1b78d010fcafc7570446168e94">canREG3</a>-&gt;CTL = 0x00001481U;</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;    <span class="comment">/* Enable RAM Direct Access mode */</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;    <a class="code" href="reg__can_8h.html#abf99eb1b78d010fcafc7570446168e94">canREG3</a>-&gt;TEST = 0x00000200U;</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;    <span class="comment">/* flip the parity bit */</span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;    <a class="code" href="reg__can_8h.html#aa74f6edb7ce3f3c37e6a23c965437c43">canPARRAM3</a> ^= 0x00001000U;</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;    <span class="comment">/* Enable parity, disable init, still TEST mode */</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;    <a class="code" href="reg__can_8h.html#abf99eb1b78d010fcafc7570446168e94">canREG3</a>-&gt;CTL = 0x00002880U;</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;    <span class="comment">/* Read location with parity error */</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;    canread = <a class="code" href="reg__can_8h.html#a16cd5c97c1260a2305d259ed783d1bdc">canRAM3</a>;</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;    <span class="comment">/* check if ESM group1 channel 22 is flagged */</span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] &amp; 0x00400000U) == 0U)</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;    {</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;        <span class="comment">/* No DCAN3 RAM parity error was flagged to ESM */</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;        <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(CAN3PARITYCHECK_FAIL1);</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;    }</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;    {</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;        <span class="comment">/* clear ESM group1 channel 22 flag */</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;        <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] = 0x00400000U;</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;        <span class="comment">/* Disable parity, init mode, TEST mode */</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;        <a class="code" href="reg__can_8h.html#abf99eb1b78d010fcafc7570446168e94">canREG3</a>-&gt;CTL = 0x00001481U;</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;        <span class="comment">/* Revert back to correct data, flip bit 0 of the parity location */</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;        <a class="code" href="reg__can_8h.html#aa74f6edb7ce3f3c37e6a23c965437c43">canPARRAM3</a> ^= 0x00001000U;</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;    }</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;    <span class="comment">/* Disable RAM Direct Access mode */</span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;    <a class="code" href="reg__can_8h.html#abf99eb1b78d010fcafc7570446168e94">canREG3</a>-&gt;TEST = 0x00000000U;</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;    <span class="comment">/* disable TEST mode */</span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;    <a class="code" href="reg__can_8h.html#abf99eb1b78d010fcafc7570446168e94">canREG3</a>-&gt;CTL = canctl_bk;</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;    <span class="comment">/* Read Error and Status register to clear Parity Error bit */</span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;    canread = <a class="code" href="reg__can_8h.html#abf99eb1b78d010fcafc7570446168e94">canREG3</a>-&gt;ES;</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="comment">/* USER CODE BEGIN (70) */</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;}</div><div class="ttc" id="reg__can_8h_html_abf99eb1b78d010fcafc7570446168e94"><div class="ttname"><a href="reg__can_8h.html#abf99eb1b78d010fcafc7570446168e94">canREG3</a></div><div class="ttdeci">#define canREG3</div><div class="ttdoc">CAN3 Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__can_8h_source.html#l00157">reg_can.h:157</a></div></div>
<div class="ttc" id="sys__selftest_8c_html_ae96e990763ae7d45bd55ea5a27299a47"><div class="ttname"><a href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a></div><div class="ttdeci">void selftestFailNotification(uint32 flag)</div><div class="ttdoc">Self test fail service routine. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00058">sys_selftest.c:58</a></div></div>
<div class="ttc" id="reg__can_8h_html_a16cd5c97c1260a2305d259ed783d1bdc"><div class="ttname"><a href="reg__can_8h.html#a16cd5c97c1260a2305d259ed783d1bdc">canRAM3</a></div><div class="ttdeci">#define canRAM3</div><div class="ttdoc">CAN3 Mailbox RAM Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__can_8h_source.html#l00178">reg_can.h:178</a></div></div>
<div class="ttc" id="reg__esm_8h_html_a7c2e779f2973e0c2c9496a4796df10f1"><div class="ttname"><a href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a></div><div class="ttdeci">#define esmREG</div><div class="ttdoc">Esm Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__esm_8h_source.html#l00100">reg_esm.h:100</a></div></div>
<div class="ttc" id="reg__can_8h_html_aa74f6edb7ce3f3c37e6a23c965437c43"><div class="ttname"><a href="reg__can_8h.html#aa74f6edb7ce3f3c37e6a23c965437c43">canPARRAM3</a></div><div class="ttdeci">#define canPARRAM3</div><div class="ttdoc">CAN3 Mailbox Parity RAM Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__can_8h_source.html#l00202">reg_can.h:202</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ab288da76a8169e1a92586cd06079358f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab288da76a8169e1a92586cd06079358f">&#9670;&nbsp;</a></span>ccmr4GetConfigValue()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ccmr4GetConfigValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structccmr4__config__reg.html">ccmr4_config_reg_t</a> *&#160;</td>
          <td class="paramname"><em>config_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="sys__common_8h.html#a9daf9a5992391b058477d28d107ee5e2">config_value_type_t</a>&#160;</td>
          <td class="paramname"><em>type</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the initial or current values of the configuration registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*config_reg</td><td>pointer to the struct to which the initial or current value of the configuration registers need to be stored </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">type</td><td>whether initial or current value of the configuration registers need to be stored<ul>
<li>InitialValue: initial value of the configuration registers will be stored in the struct pointed by config_reg</li>
<li>CurrentValue: initial value of the configuration registers will be stored in the struct pointed by config_reg</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<p>This function will copy the initial or current value (depending on the parameter 'type') of the configuration registers to the struct pointed by config_reg </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l02759">2759</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>
<div class="fragment"><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;{</div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;    <span class="keywordflow">if</span> (type == InitialValue)</div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;    {</div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;        config_reg-&gt;CONFIG_CCMKEYR = CCMR4_CCMKEYR_CONFIGVALUE;</div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;    }</div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;    {</div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;    <span class="comment">/*SAFETYMCUSW 134 S MR:12.2 &lt;APPROVED&gt; &quot;LDRA Tool issue&quot; */</span></div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;        config_reg-&gt;CONFIG_CCMKEYR = CCMKEYR;</div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;    }</div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;}</div></div><!-- fragment -->
</div>
</div>
<a id="a2f7aaa1d96319ecb5d7b6cec31c56670"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f7aaa1d96319ecb5d7b6cec31c56670">&#9670;&nbsp;</a></span>ccmSelfCheck()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ccmSelfCheck </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CCM module self check Driver. </p>
<p>This function self checks the CCM module. </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l00077">77</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;{</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/* USER CODE BEGIN (3) */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="comment">/* Run a diagnostic check on the CCM-R4F module */</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="comment">/* This step ensures that the CCM-R4F can actually indicate an error */</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="comment">/* Configure CCM in self-test mode */</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    CCMKEYR = 0x6U;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="comment">/* Wait for CCM self-test to complete */</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="comment">/*SAFETYMCUSW 28 D MR:NA &lt;APPROVED&gt; &quot;Hardware status bit read check&quot; */</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="keywordflow">while</span> ((CCMSR &amp; 0x100U) != 0x100U)</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    {</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    }<span class="comment">/* Wait */</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/* USER CODE BEGIN (4) */</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="comment">/* Check if there was an error during the self-test */</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordflow">if</span> ((CCMSR &amp; 0x1U) == 0x1U)</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    {</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        <span class="comment">/* STE is set */</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(CCMSELFCHECK_FAIL1);</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    }</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    {</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        <span class="comment">/* Check CCM-R4 self-test error flag by itself (without compare error) */</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        <span class="keywordflow">if</span> ((<a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] &amp; 0x80000000U) == 0x80000000U)</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        {</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;            <span class="comment">/* ESM flag is not set */</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;            <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(CCMSELFCHECK_FAIL2);</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        }</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        {</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;            <span class="comment">/* Configure CCM in error-forcing mode */</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;            CCMKEYR = 0x9U;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;            <span class="comment">/* Wait till error-forcing is completed. */</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;            <span class="comment">/*SAFETYMCUSW 28 D MR:NA &lt;APPROVED&gt; &quot;Hardware status bit read check&quot; */</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;            <span class="keywordflow">while</span> (CCMKEYR != 0U)</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;            {</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;            }<span class="comment">/* Wait */</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;            <span class="comment">/* check if compare error flag is set */</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;            <span class="keywordflow">if</span> ((<a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[1U] &amp; 0x4U) != 0x4U)</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;            {</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                <span class="comment">/* ESM flag is not set */</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(CCMSELFCHECK_FAIL3);</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;            }</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;            {</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                <span class="comment">/* Check FIQIVEC to ESM High Interrupt flag is set */</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                <span class="keywordflow">if</span>((vimREG-&gt;FIQINDEX &amp; 0x000000FFU) != 1U)</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                {</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                   <span class="comment">/* ESM High Interrupt flag is not set in VIM*/</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                   <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(CCMSELFCHECK_FAIL4);</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                }</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                <span class="comment">/* clear ESM group2 channel 2 flag */</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[1U] = 0x4U;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                <span class="comment">/* clear ESM group2 shadow status flag */</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SSR2 = 0x4U;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                <span class="comment">/* ESM self-test error needs to also be cleared */</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] = 0x80000000U;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                <span class="comment">/* The nERROR pin will become inactive once the LTC counter expires */</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;EKR = 0x5U;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                <span class="comment">/* Configure CCM in selftest error-forcing mode */</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;                CCMKEYR = 0xFU;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                <span class="comment">/* Wait till selftest error-forcing is completed. */</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                <span class="comment">/*SAFETYMCUSW 28 D MR:NA &lt;APPROVED&gt; &quot;Hardware status bit read check&quot; */</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                <span class="keywordflow">while</span> (CCMKEYR != 0U)</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                {</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                }<span class="comment">/* Wait */</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                <span class="keywordflow">if</span>((<a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] &amp; 0x80000000U) != 0x80000000U)</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                {</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                    <span class="comment">/* ESM flag not set */</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                    <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(CCMSELFCHECK_FAIL2);</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                }</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                <span class="keywordflow">else</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                {</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                    <span class="comment">/* clear ESM flag */</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                    <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] = 0x80000000U;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                }</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;            }</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        }</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    }</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;}</div><div class="ttc" id="sys__selftest_8c_html_ae96e990763ae7d45bd55ea5a27299a47"><div class="ttname"><a href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a></div><div class="ttdeci">void selftestFailNotification(uint32 flag)</div><div class="ttdoc">Self test fail service routine. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00058">sys_selftest.c:58</a></div></div>
<div class="ttc" id="reg__esm_8h_html_a7c2e779f2973e0c2c9496a4796df10f1"><div class="ttname"><a href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a></div><div class="ttdeci">#define esmREG</div><div class="ttdoc">Esm Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__esm_8h_source.html#l00100">reg_esm.h:100</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ad4cbf907aa7750c1c3601ed191842dd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4cbf907aa7750c1c3601ed191842dd9">&#9670;&nbsp;</a></span>checkB0RAMECC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void checkB0RAMECC </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check TCRAM1 ECC error detection logic. </p>
<p>This function checks TCRAM1 ECC error detection logic. </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l00851">851</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;{</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    <span class="keyword">volatile</span> uint64 ramread = 0U;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    <span class="keyword">volatile</span> uint32 regread = 0U;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    uint32 tcram1ErrStat, tcram2ErrStat = 0U;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;    </div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;    uint64 tcramA1_bk = tcramA1bit;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;    uint64 tcramA2_bk = tcramA2bit;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;    <span class="keyword">volatile</span> uint32 i;</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment">/* USER CODE BEGIN (36) */</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;    <span class="comment">/* enable writes to ECC RAM, enable ECC error response */</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    tcram1REG-&gt;RAMCTRL = 0x0005010AU;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;    tcram2REG-&gt;RAMCTRL = 0x0005010AU;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    <span class="comment">/* the first 1-bit error will cause an error response */</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    tcram1REG-&gt;RAMTHRESHOLD = 0x1U;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;    tcram2REG-&gt;RAMTHRESHOLD = 0x1U;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;    <span class="comment">/* allow SERR to be reported to ESM */</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    tcram1REG-&gt;RAMINTCTRL = 0x1U;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    tcram2REG-&gt;RAMINTCTRL = 0x1U;</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;    <span class="comment">/* cause a 1-bit ECC error */</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;    <a class="code" href="sys__core_8h.html#a099bf5e5169755b08ae68126dec3172e">_coreDisableRamEcc_</a>();</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    tcramA1bitError ^= 0x1U;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;    <a class="code" href="sys__core_8h.html#a058f0ace94e7ff9afbd9590568a3da99">_coreEnableRamEcc_</a>();</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;    <span class="comment">/* disable writes to ECC RAM */</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;    tcram1REG-&gt;RAMCTRL = 0x0005000AU;</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;    tcram2REG-&gt;RAMCTRL = 0x0005000AU;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;    <span class="comment">/* read from location with 1-bit ECC error */</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;    ramread = tcramA1bit;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;    <span class="comment">/* Check for error status */</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    tcram1ErrStat = tcram1REG-&gt;RAMERRSTATUS &amp; 0x1U;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    tcram2ErrStat = tcram2REG-&gt;RAMERRSTATUS &amp; 0x1U;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    <span class="comment">/*SAFETYMCUSW 139 S MR:13.7  &lt;APPROVED&gt; &quot;LDRA Tool issue&quot; */</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;    <span class="comment">/*SAFETYMCUSW 139 S MR:13.7  &lt;APPROVED&gt; &quot;LDRA Tool issue&quot; */</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;    <span class="keywordflow">if</span>((tcram1ErrStat == 0U) &amp;&amp; (tcram2ErrStat == 0U))</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;    {</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;        <span class="comment">/* TCRAM module does not reflect 1-bit error reported by CPU */</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;        <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(CHECKB0RAMECC_FAIL1);</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;    }</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;    {</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;        <span class="comment">/* clear SERR flag */</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;        tcram1REG-&gt;RAMERRSTATUS = 0x1U;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;        tcram2REG-&gt;RAMERRSTATUS = 0x1U;</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;        <span class="comment">/* clear status flags for ESM group1 channels 26 and 28 */</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;        <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] = 0x14000000U;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    }</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    <span class="comment">/* enable writes to ECC RAM, enable ECC error response */</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;    tcram1REG-&gt;RAMCTRL = 0x0005010AU;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;    tcram2REG-&gt;RAMCTRL = 0x0005010AU;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;    <span class="comment">/* cause a 2-bit ECC error */</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;    <a class="code" href="sys__core_8h.html#a099bf5e5169755b08ae68126dec3172e">_coreDisableRamEcc_</a>();</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;    tcramA2bitError ^= 0x3U;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    <a class="code" href="sys__core_8h.html#a058f0ace94e7ff9afbd9590568a3da99">_coreEnableRamEcc_</a>();</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    <span class="comment">/* read from location with 2-bit ECC error this will cause a data abort to be generated */</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;    ramread = tcramA2bit;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;    <span class="comment">/* delay before restoring the ram value */</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;    <span class="comment">/*SAFETYMCUSW 134 S MR:12.2 &lt;APPROVED&gt; &quot;Wait for few clock cycles (Value of i not used)&quot; */</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;    <span class="comment">/*SAFETYMCUSW 134 S MR:12.2 &lt;APPROVED&gt; &quot;Wait for few clock cycles (Value of i not used)&quot; */</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    <span class="keywordflow">for</span>(i=0U;i&lt;10U;i++)</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;    {</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;    }<span class="comment">/* Wait */</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;    regread = tcram1REG-&gt;RAMUERRADDR;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    regread = tcram2REG-&gt;RAMUERRADDR;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;    <span class="comment">/* disable writes to ECC RAM */</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;    tcram1REG-&gt;RAMCTRL = 0x0005000AU;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;    tcram2REG-&gt;RAMCTRL = 0x0005000AU;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;    <span class="comment">/* Compute correct ECC */</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    tcramA1bit = tcramA1_bk;</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    tcramA2bit = tcramA2_bk;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment">/* USER CODE BEGIN (37) */</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;}</div><div class="ttc" id="sys__core_8h_html_a099bf5e5169755b08ae68126dec3172e"><div class="ttname"><a href="sys__core_8h.html#a099bf5e5169755b08ae68126dec3172e">_coreDisableRamEcc_</a></div><div class="ttdeci">void _coreDisableRamEcc_(void)</div><div class="ttdoc">Disable external ecc error for RAM odd and even bank. </div></div>
<div class="ttc" id="sys__core_8h_html_a058f0ace94e7ff9afbd9590568a3da99"><div class="ttname"><a href="sys__core_8h.html#a058f0ace94e7ff9afbd9590568a3da99">_coreEnableRamEcc_</a></div><div class="ttdeci">void _coreEnableRamEcc_(void)</div><div class="ttdoc">Enable external ecc error for RAM odd and even bank. </div></div>
<div class="ttc" id="sys__selftest_8c_html_ae96e990763ae7d45bd55ea5a27299a47"><div class="ttname"><a href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a></div><div class="ttdeci">void selftestFailNotification(uint32 flag)</div><div class="ttdoc">Self test fail service routine. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00058">sys_selftest.c:58</a></div></div>
<div class="ttc" id="reg__esm_8h_html_a7c2e779f2973e0c2c9496a4796df10f1"><div class="ttname"><a href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a></div><div class="ttdeci">#define esmREG</div><div class="ttdoc">Esm Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__esm_8h_source.html#l00100">reg_esm.h:100</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ab5e986484f3be2af5cd3a7595ba346c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5e986484f3be2af5cd3a7595ba346c2">&#9670;&nbsp;</a></span>checkB1RAMECC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void checkB1RAMECC </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check TCRAM2 ECC error detection logic. </p>
<p>This function checks TCRAM2 ECC error detection logic. </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l00949">949</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;{</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;    <span class="keyword">volatile</span> uint64 ramread = 0U;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;    <span class="keyword">volatile</span> uint32 regread = 0U;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;    uint32 tcram1ErrStat, tcram2ErrStat = 0U;</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;    uint64 tcramB1_bk = tcramB1bit;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;    uint64 tcramB2_bk = tcramB2bit;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;    <span class="keyword">volatile</span> uint32 i;</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">/* USER CODE BEGIN (38) */</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;    <span class="comment">/* enable writes to ECC RAM, enable ECC error response */</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;    tcram1REG-&gt;RAMCTRL = 0x0005010AU;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;    tcram2REG-&gt;RAMCTRL = 0x0005010AU;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;    <span class="comment">/* the first 1-bit error will cause an error response */</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;    tcram1REG-&gt;RAMTHRESHOLD = 0x1U;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;    tcram2REG-&gt;RAMTHRESHOLD = 0x1U;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;    <span class="comment">/* allow SERR to be reported to ESM */</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;    tcram1REG-&gt;RAMINTCTRL = 0x1U;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;    tcram2REG-&gt;RAMINTCTRL = 0x1U;</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;    <span class="comment">/* cause a 1-bit ECC error */</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;    <a class="code" href="sys__core_8h.html#a099bf5e5169755b08ae68126dec3172e">_coreDisableRamEcc_</a>();</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    tcramB1bitError ^= 0x1U;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;    <a class="code" href="sys__core_8h.html#a058f0ace94e7ff9afbd9590568a3da99">_coreEnableRamEcc_</a>();</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    <span class="comment">/* disable writes to ECC RAM */</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;    tcram1REG-&gt;RAMCTRL = 0x0005000AU;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;    tcram2REG-&gt;RAMCTRL = 0x0005000AU;</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;    <span class="comment">/* read from location with 1-bit ECC error */</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;    ramread = tcramB1bit;</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;    <span class="comment">/* Check for error status */</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;    tcram1ErrStat = tcram1REG-&gt;RAMERRSTATUS &amp; 0x1U;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;    tcram2ErrStat = tcram2REG-&gt;RAMERRSTATUS &amp; 0x1U;</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;    <span class="comment">/*SAFETYMCUSW 139 S MR:13.7  &lt;APPROVED&gt; &quot;LDRA Tool issue&quot; */</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;    <span class="comment">/*SAFETYMCUSW 139 S MR:13.7  &lt;APPROVED&gt; &quot;LDRA Tool issue&quot; */</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;    <span class="keywordflow">if</span>((tcram1ErrStat == 0U) &amp;&amp; (tcram2ErrStat == 0U))</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;    {</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;        <span class="comment">/* TCRAM module does not reflect 1-bit error reported by CPU */</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;        <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(CHECKB1RAMECC_FAIL1);</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;    }</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;    {</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;        <span class="comment">/* clear SERR flag */</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;        tcram1REG-&gt;RAMERRSTATUS = 0x1U;</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;        tcram2REG-&gt;RAMERRSTATUS = 0x1U;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;        <span class="comment">/* clear status flags for ESM group1 channels 26 and 28 */</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;        <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] = 0x14000000U;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;    }</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    <span class="comment">/* enable writes to ECC RAM, enable ECC error response */</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;    tcram1REG-&gt;RAMCTRL = 0x0005010AU;</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;    tcram2REG-&gt;RAMCTRL = 0x0005010AU;</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;    <span class="comment">/* cause a 2-bit ECC error */</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;    <a class="code" href="sys__core_8h.html#a099bf5e5169755b08ae68126dec3172e">_coreDisableRamEcc_</a>();</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;    tcramB2bitError ^= 0x3U;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;    <a class="code" href="sys__core_8h.html#a058f0ace94e7ff9afbd9590568a3da99">_coreEnableRamEcc_</a>();</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;    <span class="comment">/* read from location with 2-bit ECC error this will cause a data abort to be generated */</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;    ramread = tcramB2bit;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;    <span class="comment">/* delay before restoring the ram value */</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;    <span class="comment">/*SAFETYMCUSW 134 S MR:12.2 &lt;APPROVED&gt; &quot;Wait for few clock cycles (Value of i not used)&quot; */</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;    <span class="comment">/*SAFETYMCUSW 134 S MR:12.2 &lt;APPROVED&gt; &quot;Wait for few clock cycles (Value of i not used)&quot; */</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;    <span class="keywordflow">for</span>(i=0U;i&lt;10U;i++)</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;    {</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;    }<span class="comment">/* Wait */</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;    regread = tcram1REG-&gt;RAMUERRADDR;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;    regread = tcram2REG-&gt;RAMUERRADDR;</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;    <span class="comment">/* disable writes to ECC RAM */</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;    tcram1REG-&gt;RAMCTRL = 0x0005000AU;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;    tcram2REG-&gt;RAMCTRL = 0x0005000AU;</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    <span class="comment">/* Compute correct ECC */</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    tcramB1bit = tcramB1_bk;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;    tcramB2bit = tcramB2_bk;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="comment">/* USER CODE BEGIN (39) */</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;}</div><div class="ttc" id="sys__core_8h_html_a099bf5e5169755b08ae68126dec3172e"><div class="ttname"><a href="sys__core_8h.html#a099bf5e5169755b08ae68126dec3172e">_coreDisableRamEcc_</a></div><div class="ttdeci">void _coreDisableRamEcc_(void)</div><div class="ttdoc">Disable external ecc error for RAM odd and even bank. </div></div>
<div class="ttc" id="sys__core_8h_html_a058f0ace94e7ff9afbd9590568a3da99"><div class="ttname"><a href="sys__core_8h.html#a058f0ace94e7ff9afbd9590568a3da99">_coreEnableRamEcc_</a></div><div class="ttdeci">void _coreEnableRamEcc_(void)</div><div class="ttdoc">Enable external ecc error for RAM odd and even bank. </div></div>
<div class="ttc" id="sys__selftest_8c_html_ae96e990763ae7d45bd55ea5a27299a47"><div class="ttname"><a href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a></div><div class="ttdeci">void selftestFailNotification(uint32 flag)</div><div class="ttdoc">Self test fail service routine. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00058">sys_selftest.c:58</a></div></div>
<div class="ttc" id="reg__esm_8h_html_a7c2e779f2973e0c2c9496a4796df10f1"><div class="ttname"><a href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a></div><div class="ttdeci">#define esmREG</div><div class="ttdoc">Esm Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__esm_8h_source.html#l00100">reg_esm.h:100</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a012696be6fb67f7debf6f1ff6f9e3331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a012696be6fb67f7debf6f1ff6f9e3331">&#9670;&nbsp;</a></span>checkClockMonitor()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void checkClockMonitor </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check clock monitor failure detection logic. </p>
<p>This function checks clock monitor failure detection logic. </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l02114">2114</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>

<p class="reference">References <a class="el" href="reg__esm_8h_source.html#l00100">esmREG</a>, <a class="el" href="sys__selftest_8c_source.html#l00058">selftestFailNotification()</a>, and <a class="el" href="reg__system_8h_source.html#l00139">systemREG1</a>.</p>
<div class="fragment"><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;{</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;    uint32 ghvsrc_bk;</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;    <span class="comment">/* Enable clock monitor range detection circuitry */</span></div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;    <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;CLKTEST |= 0x03000000U;</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;    <span class="comment">/* Backup register GHVSRC */</span></div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;    ghvsrc_bk = <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;GHVSRC;</div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;    <span class="comment">/* Switch all clock domains to HF LPO */</span></div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;    <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;GHVSRC = 0x05050005U;</div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;    <span class="comment">/* Disable oscillator to cause a oscillator fail */</span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;    <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;CSDISSET = 0x1U;</div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;</div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;    <span class="comment">/* Wait till oscillator fail flag is set */</span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;    <span class="comment">/*SAFETYMCUSW 28 D MR:NA &lt;APPROVED&gt; &quot;Hardware status bit read check&quot; */</span></div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;    <span class="keywordflow">while</span>((<a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;GBLSTAT &amp; 0x1U) == 0U)</div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;    {</div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;    } <span class="comment">/* Wait */</span></div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;</div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;    <span class="keywordflow">if</span>((<a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] &amp; 0x800U) != 0x800U)</div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;    {</div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;        <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(CHECKCLOCKMONITOR_FAIL1);</div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;    }</div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;    {</div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;        <span class="comment">/* Clear ESM flag */</span></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;        <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] = 0x800U;</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;        <span class="comment">/* Disable clock monitor range detection circuitry */</span></div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;        <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;CLKTEST &amp;= ~(0x03000000U);</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;        <span class="comment">/* Enable oscillator */</span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;        <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;CSDISCLR = 0x1U;</div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;</div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;        <span class="comment">/* Wait until oscillator is enabled */</span></div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;        <span class="comment">/*SAFETYMCUSW 28 D MR:NA &lt;APPROVED&gt; &quot;Hardware status bit read check&quot; */</span></div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;        <span class="keywordflow">while</span>((<a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;CSVSTAT &amp; 0x3U) == 0U)</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;        {</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;        } <span class="comment">/* Wait */</span></div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;</div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;        <span class="comment">/* Clear oscillator fail flag and PLL slip flag if any*/</span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;        <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;GBLSTAT = 0x301U;</div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;</div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;        <span class="comment">/* Switch back all clock domains */</span></div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;        <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;GHVSRC = ghvsrc_bk;</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;    }</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;}</div><div class="ttc" id="reg__system_8h_html_a8c52b62df956810205e4da7a2fd74efa"><div class="ttname"><a href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a></div><div class="ttdeci">#define systemREG1</div><div class="ttdoc">System Register Frame 1 Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__system_8h_source.html#l00139">reg_system.h:139</a></div></div>
<div class="ttc" id="sys__selftest_8c_html_ae96e990763ae7d45bd55ea5a27299a47"><div class="ttname"><a href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a></div><div class="ttdeci">void selftestFailNotification(uint32 flag)</div><div class="ttdoc">Self test fail service routine. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00058">sys_selftest.c:58</a></div></div>
<div class="ttc" id="reg__esm_8h_html_a7c2e779f2973e0c2c9496a4796df10f1"><div class="ttname"><a href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a></div><div class="ttdeci">#define esmREG</div><div class="ttdoc">Esm Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__esm_8h_source.html#l00100">reg_esm.h:100</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ad44409ae54516ba10303dd5c011f4fa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad44409ae54516ba10303dd5c011f4fa6">&#9670;&nbsp;</a></span>checkefcSelfTest()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">boolean checkefcSelfTest </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EFUSE module self check Driver. </p>
<dl class="section return"><dt>Returns</dt><dd>Returns TRUE if EFC Selftest was a PASS, else FALSE</dd></dl>
<p>This function returns the status of efcSelfTest. Note: This function can be called only after calling efcSelfTest </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l00721">721</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>

<p class="reference">References <a class="el" href="hal__stdtypes_8h_source.html#l00182">FALSE</a>.</p>

<p class="reference">Referenced by <a class="el" href="system_8c_source.html#l00334">systemInit()</a>.</p>
<div class="fragment"><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;{</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">/* USER CODE BEGIN (31) */</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;    <span class="keywordtype">boolean</span> result = <a class="code" href="hal__stdtypes_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a>;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    uint32 EFC_PINS, EFC_ERROR;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    uint32 esmCh40Stat, esmCh41Stat = 0U;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    <span class="comment">/* wait until EFC self-test is done */</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    <span class="comment">/*SAFETYMCUSW 28 D MR:NA &lt;APPROVED&gt; &quot;Hardware status bit read check&quot; */</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    <span class="keywordflow">while</span>((efcREG-&gt;PINS &amp; EFC_SELF_TEST_DONE) == 0U)</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    {</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    }<span class="comment">/* Wait */</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    <span class="comment">/* check if EFC self-test error occurred */</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    EFC_PINS = efcREG-&gt;PINS;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    EFC_ERROR = efcREG-&gt;ERROR;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;    <span class="keywordflow">if</span>(((EFC_PINS &amp; EFC_SELF_TEST_ERROR) == 0U) &amp;&amp; ((EFC_ERROR &amp; 0x1FU) == 0U))</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;    {</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;        <span class="comment">/* check if EFC self-test error is set */</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;        esmCh40Stat = <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR4[0U] &amp; 0x100U;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;        esmCh41Stat = <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR4[0U] &amp; 0x200U;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;        <span class="keywordflow">if</span> ((esmCh40Stat == 0U) &amp;&amp; (esmCh41Stat == 0U))</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;        {</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;            result = <a class="code" href="hal__stdtypes_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a>;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;        }</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    }</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;}</div><div class="ttc" id="hal__stdtypes_8h_html_aa93f0eb578d23995850d61f7d61c55c1"><div class="ttname"><a href="hal__stdtypes_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></div><div class="ttdeci">#define FALSE</div><div class="ttdoc">BOOLEAN definition for FALSE. </div><div class="ttdef"><b>Definition:</b> <a href="hal__stdtypes_8h_source.html#l00182">hal_stdtypes.h:182</a></div></div>
<div class="ttc" id="hal__stdtypes_8h_html_aa8cecfc5c5c054d2875c03e77b7be15d"><div class="ttname"><a href="hal__stdtypes_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></div><div class="ttdeci">#define TRUE</div><div class="ttdoc">definition for TRUE </div><div class="ttdef"><b>Definition:</b> <a href="hal__stdtypes_8h_source.html#l00175">hal_stdtypes.h:175</a></div></div>
<div class="ttc" id="reg__esm_8h_html_a7c2e779f2973e0c2c9496a4796df10f1"><div class="ttname"><a href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a></div><div class="ttdeci">#define esmREG</div><div class="ttdoc">Esm Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__esm_8h_source.html#l00100">reg_esm.h:100</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a02bb81fd1b585ba20d4c6e7ed427a4ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02bb81fd1b585ba20d4c6e7ed427a4ac">&#9670;&nbsp;</a></span>checkFlashECC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void checkFlashECC </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check Flash ECC error detection logic. </p>
<p>This function checks Flash ECC error detection logic. </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l01047">1047</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>

<p class="reference">References <a class="el" href="reg__flash_8h_source.html#l00129">flashWREG</a>.</p>
<div class="fragment"><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;{</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;    <span class="comment">/* Routine to check operation of ECC logic inside CPU for accesses to program flash */</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;    <span class="keyword">volatile</span> uint32 flashread = 0U;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment">/* USER CODE BEGIN (40) */</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;    <span class="comment">/* Flash Module ECC Response enabled */</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;    <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;FEDACCTRL1 = 0x000A060AU;</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;    <span class="comment">/* Enable diagnostic mode and select diag mode 7 */</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;    <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;FDIAGCTRL = 0x00050007U;</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;    <span class="comment">/* Select ECC diagnostic mode, single-bit to be corrupted */</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;    <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;FPAROVR = 0x00005A01U;</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;    <span class="comment">/* Set the trigger for the diagnostic mode */</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;    <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;FDIAGCTRL |= 0x01000000U;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;    <span class="comment">/* read a flash location from the mirrored memory map */</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    flashread = flashBadECC1;</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    <span class="comment">/* disable diagnostic mode */</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;    <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;FDIAGCTRL = 0x000A0007U;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;    <span class="comment">/* this will have caused a single-bit error to be generated and corrected by CPU */</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;    <span class="comment">/* single-bit error not captured in flash module */</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    <span class="comment">/*SAFETYMCUSW 139 S MR:13.7 &lt;APPROVED&gt; &quot;Hardware status bit read check&quot; */</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;FEDACSTATUS &amp; 0x2U) == 0U)</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    {</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;        <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(CHECKFLASHECC_FAIL1);</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;    }</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;    {</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;        <span class="comment">/* clear single-bit error flag */</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;        <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;FEDACSTATUS = 0x2U;</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;        <span class="comment">/* clear ESM flag */</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;        <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] = 0x40U;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;        <span class="comment">/* Enable diagnostic mode and select diag mode 7 */</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;        <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;FDIAGCTRL = 0x00050007U;</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;        <span class="comment">/* Select ECC diagnostic mode, two bits of ECC to be corrupted */</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;        <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;FPAROVR = 0x00005A03U;</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;        <span class="comment">/* Set the trigger for the diagnostic mode */</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;        <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;FDIAGCTRL |= 0x01000000U;</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;        <span class="comment">/* read from flash location from mirrored memory map this will cause a data abort */</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;        flashread = flashBadECC2;</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;        <span class="comment">/* Read FUNCERRADD register */</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;        flashread = <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;FUNCERRADD;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;        <span class="comment">/* disable diagnostic mode */</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;        <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;FDIAGCTRL = 0x000A0007U;</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;    }</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment">/* USER CODE BEGIN (41) */</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;}</div><div class="ttc" id="reg__flash_8h_html_ab65d4f98d84397753c538ff9053582a8"><div class="ttname"><a href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a></div><div class="ttdeci">#define flashWREG</div><div class="ttdoc">Flash Wrapper Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__flash_8h_source.html#l00129">reg_flash.h:129</a></div></div>
<div class="ttc" id="sys__selftest_8c_html_ae96e990763ae7d45bd55ea5a27299a47"><div class="ttname"><a href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a></div><div class="ttdeci">void selftestFailNotification(uint32 flag)</div><div class="ttdoc">Self test fail service routine. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00058">sys_selftest.c:58</a></div></div>
<div class="ttc" id="reg__esm_8h_html_a7c2e779f2973e0c2c9496a4796df10f1"><div class="ttname"><a href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a></div><div class="ttdeci">#define esmREG</div><div class="ttdoc">Esm Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__esm_8h_source.html#l00100">reg_esm.h:100</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a239d7544f8bb38fc73056467dbeb9e7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a239d7544f8bb38fc73056467dbeb9e7c">&#9670;&nbsp;</a></span>checkFlashEEPROMECC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void checkFlashEEPROMECC </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check Flash EEPROM ECC error detection logic. </p>
<p>This function checks Flash EEPROM ECC error detection logic. </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l02173">2173</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>

<p class="reference">References <a class="el" href="reg__flash_8h_source.html#l00129">flashWREG</a>, and <a class="el" href="sys__selftest_8c_source.html#l00058">selftestFailNotification()</a>.</p>
<div class="fragment"><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;{</div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;    uint32 ecc;</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;    <span class="keyword">volatile</span> uint32 regread;</div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;</div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;    <span class="comment">/* Set Single Error Correction Threshold as 1 */</span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;    <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;EECTRL2 |= 1U;</div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;    <span class="comment">/* Enable EEPROM Emulation Error Profiling */</span></div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;    <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;EECTRL1 |= 0x00000100U;</div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;    <span class="comment">/* Load FEMU_XX regs in order to generate ECC */</span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;    <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;FEMUADDR = 0xF0200000U;</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;    <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;FEMUDMSW = 0U;</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;    <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;FEMUDLSW = 0U;</div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;</div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;    <span class="comment">/* ECC for the correct data*/</span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;    ecc = <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;FEMUECC;</div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;    <span class="comment">/* Load data with 1 bit error */</span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;    <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;FEMUDMSW = 0U;</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;    <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;FEMUDLSW = 1U;</div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;    <span class="comment">/* Enable Diagnostic ECC data correction mode and select FEE SECDED for diagnostic testing */</span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;    <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;FDIAGCTRL = 0x00055001U;</div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;</div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;    <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;FEMUECC = ecc;</div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;</div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;    <span class="comment">/* Diagnostic trigger */</span></div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;    <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;FDIAGCTRL |= 0x01000000U;</div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;</div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;    <span class="comment">/*SAFETYMCUSW 139 S MR:13.7 &lt;APPROVED&gt; &quot;Hardware status bit read check&quot; */</span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;    <span class="keywordflow">if</span>((<a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;EESTATUS &amp; 0x1U) != 0x1U)</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;    {</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;        <span class="comment">/* No single bit error was detected */</span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;        <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(CHECKFLASHEEPROMECC_FAIL1);</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;    }</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;    {</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;        <span class="keywordflow">if</span>((<a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR4[0U] &amp; 0x8U) != 0x8U)</div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;        {</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;            <span class="comment">/* EEPROM single bit error not captured in ESM */</span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;            <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(CHECKFLASHEEPROMECC_FAIL2);</div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;        }</div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;        {</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;            <span class="comment">/* Clear single bit error flag in flash wrapper */</span></div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;            <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;EESTATUS = 0xFU;</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;            <span class="comment">/* Clear ESM flag */</span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;            <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR4[0U] = 0x8U;</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;        }</div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;    }</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;    <span class="comment">/* Load data with 2 bit error */</span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;    <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;FEMUDMSW = 0U;</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;    <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;FEMUDLSW = 3U;</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;</div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;    <span class="comment">/* Enable Diagnostic ECC data correction mode and select FEE SECDED for diagnostic testing */</span></div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;    <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;FDIAGCTRL = 0x00055001U;</div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;</div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;    <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;FEMUECC = ecc;</div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;    <span class="comment">/* Diagnostic trigger */</span></div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;    <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;FDIAGCTRL |= 0x01000000U;</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;</div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;    <span class="comment">/*SAFETYMCUSW 139 S MR:13.7 &lt;APPROVED&gt; &quot;Hardware status bit read check&quot; */</span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;    <span class="keywordflow">if</span>((<a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;EESTATUS &amp; 0x100U) != 0x100U)</div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;    {</div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;        <span class="comment">/* No double bit error was detected */</span></div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;        <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(CHECKFLASHEEPROMECC_FAIL3);</div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;    }</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;    {</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;        <span class="keywordflow">if</span>((<a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR4[0U] &amp; 0x10U) != 0x10U)</div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;        {</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;            <span class="comment">/* EEPROM double bit error not captured in ESM */</span></div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;            <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(CHECKFLASHEEPROMECC_FAIL4);</div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;        }</div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;        {</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;            <span class="comment">/* Clear uncorrectable error flag in flash wrapper */</span></div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;            <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;EESTATUS = 0x1100U;</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;            <span class="comment">/* Read EEUNCERRADD register */</span></div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;            regread = <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;EEUNCERRADD;</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;</div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;            <span class="comment">/* Clear ESM flag */</span></div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;            <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR4[0U] = 0x10U;</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;        }</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;    }</div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;}</div><div class="ttc" id="reg__flash_8h_html_ab65d4f98d84397753c538ff9053582a8"><div class="ttname"><a href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a></div><div class="ttdeci">#define flashWREG</div><div class="ttdoc">Flash Wrapper Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__flash_8h_source.html#l00129">reg_flash.h:129</a></div></div>
<div class="ttc" id="sys__selftest_8c_html_ae96e990763ae7d45bd55ea5a27299a47"><div class="ttname"><a href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a></div><div class="ttdeci">void selftestFailNotification(uint32 flag)</div><div class="ttdoc">Self test fail service routine. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00058">sys_selftest.c:58</a></div></div>
<div class="ttc" id="reg__esm_8h_html_a7c2e779f2973e0c2c9496a4796df10f1"><div class="ttname"><a href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a></div><div class="ttdeci">#define esmREG</div><div class="ttdoc">Esm Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__esm_8h_source.html#l00100">reg_esm.h:100</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a08d6355b5f4052d4ef5d2d995032ba22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08d6355b5f4052d4ef5d2d995032ba22">&#9670;&nbsp;</a></span>checkPLL1Slip()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void checkPLL1Slip </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check PLL1 Slip detection logic. </p>
<p>This function checks PLL1 Slip detection logic. </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l02276">2276</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>

<p class="reference">References <a class="el" href="reg__esm_8h_source.html#l00100">esmREG</a>, <a class="el" href="sys__selftest_8c_source.html#l00058">selftestFailNotification()</a>, and <a class="el" href="reg__system_8h_source.html#l00139">systemREG1</a>.</p>
<div class="fragment"><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;{</div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;    uint32 ghvsrc_bk, pllctl1_bk;</div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;</div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;    <span class="comment">/* Back up the the registers GHVSRC and PLLCTRL1 */</span></div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;    ghvsrc_bk = <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;GHVSRC;</div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;    pllctl1_bk = <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;PLLCTL1;</div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;</div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;    <span class="comment">/* Switch all clock domains to oscillator */</span></div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;    <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;GHVSRC = 0x00000000U;</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;    <span class="comment">/* Disable Reset on PLL Slip and enable Bypass on PLL slip */</span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;    <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;PLLCTL1 &amp;= 0x1FFFFFFFU;</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;    <span class="comment">/* Force a PLL Slip */</span></div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;    <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;PLLCTL1 ^= 0x8000U;</div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;</div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;    <span class="comment">/* Wait till PLL slip flag is set */</span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;    <span class="comment">/*SAFETYMCUSW 28 D MR:NA &lt;APPROVED&gt; &quot;Hardware status bit read check&quot; */</span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;    <span class="keywordflow">while</span>((<a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;GBLSTAT &amp; 0x300U) == 0U)</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;    {</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;    } <span class="comment">/* Wait */</span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;</div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;    <span class="keywordflow">if</span>((<a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] &amp; 0x400U) != 0x400U)</div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;    {</div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;        <span class="comment">/* ESM flag not set */</span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;        <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(CHECKPLL1SLIP_FAIL1);</div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;    }</div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;    {</div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;        <span class="comment">/* Disable PLL1 */</span></div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;        <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;CSDISSET = 0x2U;</div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;</div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;        <span class="comment">/* Wait till PLL1 is disabled */</span></div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;        <span class="comment">/*SAFETYMCUSW 28 D MR:NA &lt;APPROVED&gt; &quot;Hardware status bit read check&quot; */</span></div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;        <span class="keywordflow">while</span>((<a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;CSDIS &amp; 0x2U) == 0U)</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;        {</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;        } <span class="comment">/* Wait */</span></div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;</div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;        <span class="comment">/* Restore the PLL multiplier value */</span></div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;        <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;PLLCTL1 ^= 0x8000U;</div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;</div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;        <span class="comment">/* Enable PLL1 */</span></div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;        <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;CSDISCLR = 0x2U;</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;        <span class="comment">/* Wait till PLL1 is disabled */</span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;        <span class="comment">/*SAFETYMCUSW 28 D MR:NA &lt;APPROVED&gt; &quot;Hardware status bit read check&quot; */</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;        <span class="keywordflow">while</span>((<a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;CSDIS &amp; 0x2U) != 0U)</div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;        {</div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;        } <span class="comment">/* Wait */</span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;</div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;        <span class="comment">/* Switch back to the initial clock source */</span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;        <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;GHVSRC = ghvsrc_bk;</div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;</div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;        <span class="comment">/* Clear PLL slip flag */</span></div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;        <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;GBLSTAT = 0x300U;</div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;</div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;        <span class="comment">/* Clear ESM flag */</span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;        <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] = 0x400U;</div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;</div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;        <span class="comment">/* Restore the PLLCTL1 register */</span></div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;        <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;PLLCTL1 = pllctl1_bk;</div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;    }</div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;}</div><div class="ttc" id="reg__system_8h_html_a8c52b62df956810205e4da7a2fd74efa"><div class="ttname"><a href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a></div><div class="ttdeci">#define systemREG1</div><div class="ttdoc">System Register Frame 1 Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__system_8h_source.html#l00139">reg_system.h:139</a></div></div>
<div class="ttc" id="sys__selftest_8c_html_ae96e990763ae7d45bd55ea5a27299a47"><div class="ttname"><a href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a></div><div class="ttdeci">void selftestFailNotification(uint32 flag)</div><div class="ttdoc">Self test fail service routine. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00058">sys_selftest.c:58</a></div></div>
<div class="ttc" id="reg__esm_8h_html_a7c2e779f2973e0c2c9496a4796df10f1"><div class="ttname"><a href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a></div><div class="ttdeci">#define esmREG</div><div class="ttdoc">Esm Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__esm_8h_source.html#l00100">reg_esm.h:100</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="af5cf3a39340edcc591f7a1bd6a3ad021"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5cf3a39340edcc591f7a1bd6a3ad021">&#9670;&nbsp;</a></span>checkPLL2Slip()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void checkPLL2Slip </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check PLL2 Slip detection logic. </p>
<p>This function checks PLL2 Slip detection logic. </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l02349">2349</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>

<p class="reference">References <a class="el" href="reg__esm_8h_source.html#l00100">esmREG</a>, <a class="el" href="reg__system_8h_source.html#l00139">systemREG1</a>, and <a class="el" href="reg__system_8h_source.html#l00188">systemREG2</a>.</p>
<div class="fragment"><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;{</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;    uint32 ghvsrc_bk;</div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;</div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;    <span class="comment">/* Back up the the register GHVSRC */</span></div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;    ghvsrc_bk = <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;GHVSRC;</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;</div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;    <span class="comment">/* Switch all clock domains to oscillator */</span></div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;    <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;GHVSRC = 0x00000000U;</div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;    </div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;    <span class="comment">/* Force a PLL2 Slip */</span></div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;    <a class="code" href="reg__system_8h.html#aa7b03254a6e13afea4c05b2fe8b2186b">systemREG2</a>-&gt;PLLCTL3 ^= 0x8000U;</div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;</div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;    <span class="comment">/*SAFETYMCUSW 28 D MR:NA &lt;APPROVED&gt; &quot;Hardware status bit read check&quot; */</span></div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;    <span class="keywordflow">while</span>((<a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR4[0U] &amp; 0x400U) != 0x400U)</div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;    {</div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;        <span class="comment">/* Wait till ESM flag is set */</span></div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;    }</div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;</div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;    <span class="comment">/* Disable PLL2 */</span></div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;    <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;CSDISSET = 0x40U;</div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;</div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;    <span class="comment">/* Wait till PLL2 is disabled */</span></div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;    <span class="comment">/*SAFETYMCUSW 28 D MR:NA &lt;APPROVED&gt; &quot;Hardware status bit read check&quot; */</span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;    <span class="keywordflow">while</span>((<a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;CSDIS &amp; 0x40U) == 0U)</div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;    {</div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;    } <span class="comment">/* Wait */</span></div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;</div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;    <span class="comment">/* Restore the PLL 2 multiplier value */</span></div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;    <a class="code" href="reg__system_8h.html#aa7b03254a6e13afea4c05b2fe8b2186b">systemREG2</a>-&gt;PLLCTL3 ^= 0x8000U;</div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;</div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;    <span class="comment">/* Enable PLL2 */</span></div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;    <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;CSDISCLR = 0x40U;</div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;</div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;    <span class="comment">/* Wait till PLL2 is disabled */</span></div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;    <span class="comment">/*SAFETYMCUSW 28 D MR:NA &lt;APPROVED&gt; &quot;Hardware status bit read check&quot; */</span></div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;    <span class="keywordflow">while</span>((<a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;CSDIS &amp; 0x40U) != 0U)</div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;    {</div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;    } <span class="comment">/* Wait */</span></div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;</div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;    <span class="comment">/* Switch back to the initial clock source */</span></div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;    <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;GHVSRC = ghvsrc_bk;</div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;</div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;    <span class="comment">/* Clear PLL slip flag */</span></div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;    <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;GBLSTAT = 0x300U;</div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;</div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;    <span class="comment">/* Clear ESM flag */</span></div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;    <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR4[0U] = 0x400U;</div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;}</div><div class="ttc" id="reg__system_8h_html_a8c52b62df956810205e4da7a2fd74efa"><div class="ttname"><a href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a></div><div class="ttdeci">#define systemREG1</div><div class="ttdoc">System Register Frame 1 Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__system_8h_source.html#l00139">reg_system.h:139</a></div></div>
<div class="ttc" id="reg__system_8h_html_aa7b03254a6e13afea4c05b2fe8b2186b"><div class="ttname"><a href="reg__system_8h.html#aa7b03254a6e13afea4c05b2fe8b2186b">systemREG2</a></div><div class="ttdeci">#define systemREG2</div><div class="ttdoc">System Register Frame 2 Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__system_8h_source.html#l00188">reg_system.h:188</a></div></div>
<div class="ttc" id="reg__esm_8h_html_a7c2e779f2973e0c2c9496a4796df10f1"><div class="ttname"><a href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a></div><div class="ttdeci">#define esmREG</div><div class="ttdoc">Esm Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__esm_8h_source.html#l00100">reg_esm.h:100</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a85eb55d96d4a491e84a930dbea0e89a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85eb55d96d4a491e84a930dbea0e89a5">&#9670;&nbsp;</a></span>checkRAMAddrParity()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void checkRAMAddrParity </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check TCRAM Address parity error detection and signaling mechanism. </p>
<p>This function TCRAM Address parity error detection and signaling mechanism. </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l02408">2408</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>
<div class="fragment"><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;{</div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;    <span class="keyword">register</span> uint64 ramread;</div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;    <span class="keyword">volatile</span> uint32 regread;</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;    uint32 tcram1ErrStat, tcram2ErrStat;</div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;    </div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;    <span class="comment">/* Invert Address parity scheme */</span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;    tcram1REG-&gt;RAMCTRL = 0x0D05000AU;</div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;    tcram2REG-&gt;RAMCTRL = 0x0D05000AU;</div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;</div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;    <span class="comment">/* Read from both RAM banks */</span></div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;    ramread = tcramA1bit;</div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;    ramread = ramread | tcramB1bit; <span class="comment">/* XOR-ing with ramread to avoid warnings */</span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;</div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;    <span class="comment">/* Switch back to Address parity scheme */</span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;    tcram1REG-&gt;RAMCTRL = 0x0005000AU;</div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;    tcram2REG-&gt;RAMCTRL = 0x0005000AU;</div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;</div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;    <span class="comment">/* Check for error status */</span></div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;    tcram1ErrStat = tcram1REG-&gt;RAMERRSTATUS &amp; 0x100U;</div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;    tcram2ErrStat = tcram2REG-&gt;RAMERRSTATUS &amp; 0x100U;</div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;    <span class="comment">/*SAFETYMCUSW 139 S MR:13.7  &lt;APPROVED&gt; &quot;LDRA Tool issue&quot; */</span></div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;    <span class="comment">/*SAFETYMCUSW 139 S MR:13.7  &lt;APPROVED&gt; &quot;LDRA Tool issue&quot; */</span></div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;    <span class="keywordflow">if</span>((tcram1ErrStat == 0U) || (tcram2ErrStat == 0U))</div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;    {</div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;        <span class="comment">/* No Address parity error detected */</span></div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;        <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(CHECKRAMADDRPARITY_FAIL1);</div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;    }</div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;    {</div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;        <span class="keywordflow">if</span>((<a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[1U] &amp; 0x1400U) != 0x1400U)</div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;        {</div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;            <span class="comment">/* Address parity error not reported to ESM */</span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;            <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(CHECKRAMADDRPARITY_FAIL2);</div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;        }</div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;        {</div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;            <span class="comment">/* Clear Address parity error flag */</span></div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;            tcram1REG-&gt;RAMERRSTATUS = 0x300U;</div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;            tcram2REG-&gt;RAMERRSTATUS = 0x300U;</div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;</div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;            <span class="comment">/* Clear ESM flag */</span></div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;            <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[1U] = 0x1400U;</div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;</div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;            <span class="comment">/* The nERROR pin will become inactive once the LTC counter expires */</span></div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;            <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;EKR = 0x5U;</div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;</div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;            regread = tcram1REG-&gt;RAMPERADDR;</div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;            regread = tcram2REG-&gt;RAMPERADDR;</div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;        }</div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;    }</div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;}</div><div class="ttc" id="sys__selftest_8c_html_ae96e990763ae7d45bd55ea5a27299a47"><div class="ttname"><a href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a></div><div class="ttdeci">void selftestFailNotification(uint32 flag)</div><div class="ttdoc">Self test fail service routine. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00058">sys_selftest.c:58</a></div></div>
<div class="ttc" id="reg__esm_8h_html_a7c2e779f2973e0c2c9496a4796df10f1"><div class="ttname"><a href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a></div><div class="ttdeci">#define esmREG</div><div class="ttdoc">Esm Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__esm_8h_source.html#l00100">reg_esm.h:100</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a421594cf13d3b5ca42435c5a5604721c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a421594cf13d3b5ca42435c5a5604721c">&#9670;&nbsp;</a></span>checkRAMECC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void checkRAMECC </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check TCRAM ECC error detection logic. </p>
<p>This function checks TCRAM ECC error detection logic. </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l02017">2017</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>
<div class="fragment"><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;{</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;    <span class="keyword">volatile</span> uint64 ramread = 0U;</div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;    <span class="keyword">volatile</span> uint32 regread = 0U;</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;    uint32 tcram1ErrStat, tcram2ErrStat = 0U;</div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;    </div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;    uint64 tcramA1_bk = tcramA1bit;</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;    uint64 tcramB1_bk = tcramB1bit;</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;    uint64 tcramA2_bk = tcramA2bit;</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;    uint64 tcramB2_bk = tcramB2bit;</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;    <span class="comment">/* Clear RAMOCUUR before setting RAMTHRESHOLD register */</span></div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;    tcram1REG-&gt;RAMOCCUR = 0U;</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;    tcram2REG-&gt;RAMOCCUR = 0U;</div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;    <span class="comment">/* Set Single-bit Error Threshold Count as 1 */</span></div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;    tcram1REG-&gt;RAMTHRESHOLD = 1U;</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;    tcram2REG-&gt;RAMTHRESHOLD = 1U;</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;    <span class="comment">/* Enable single bit error generation */</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;    tcram1REG-&gt;RAMINTCTRL = 1U;</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;    tcram2REG-&gt;RAMINTCTRL = 1U;</div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;</div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;    <span class="comment">/* Enable writes to ECC RAM, enable ECC error response */</span></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;    tcram1REG-&gt;RAMCTRL = 0x0005010AU;</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;    tcram2REG-&gt;RAMCTRL = 0x0005010AU;</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;    <span class="comment">/* Force a single bit error in both the banks */</span></div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;    <a class="code" href="sys__core_8h.html#a099bf5e5169755b08ae68126dec3172e">_coreDisableRamEcc_</a>();</div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;    tcramA1bitError ^= 1U;</div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;    tcramB1bitError ^= 1U;</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;    <a class="code" href="sys__core_8h.html#a058f0ace94e7ff9afbd9590568a3da99">_coreEnableRamEcc_</a>();</div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;</div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;    <span class="comment">/* Read the corrupted data to generate single bit error */</span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;    ramread = tcramA1bit;</div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;    ramread = tcramB1bit;</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;    <span class="comment">/* Check for error status */</span></div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;    tcram1ErrStat = tcram1REG-&gt;RAMERRSTATUS &amp; 0x1U;</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;    tcram2ErrStat = tcram2REG-&gt;RAMERRSTATUS &amp; 0x1U;</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;    <span class="comment">/*SAFETYMCUSW 139 S MR:13.7  &lt;APPROVED&gt; &quot;LDRA Tool issue&quot; */</span></div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;    <span class="comment">/*SAFETYMCUSW 139 S MR:13.7  &lt;APPROVED&gt; &quot;LDRA Tool issue&quot; */</span></div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;    <span class="keywordflow">if</span>((tcram1ErrStat == 0U) || (tcram2ErrStat == 0U))</div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;    {</div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;        <span class="comment">/* TCRAM module does not reflect 1-bit error reported by CPU */</span></div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;        <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(CHECKRAMECC_FAIL1);</div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;    }</div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;    {</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;        <span class="keywordflow">if</span>((<a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] &amp; 0x14000000U) != 0x14000000U)</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;        {</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;            <span class="comment">/* TCRAM 1-bit error not flagged in ESM */</span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;            <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(CHECKRAMECC_FAIL2);</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;        }</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;        {</div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;            <span class="comment">/* Clear single bit error flag in TCRAM module */</span></div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;            tcram1REG-&gt;RAMERRSTATUS = 0x1U;</div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;            tcram2REG-&gt;RAMERRSTATUS = 0x1U;</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;            <span class="comment">/* Clear ESM status */</span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;            <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] = 0x14000000U;</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;        }</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;    }</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;    <span class="comment">/* Force a double bit error in both the banks */</span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;    <a class="code" href="sys__core_8h.html#a099bf5e5169755b08ae68126dec3172e">_coreDisableRamEcc_</a>();</div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;    tcramA2bitError ^= 3U;</div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;    tcramB2bitError ^= 3U;</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;    <a class="code" href="sys__core_8h.html#a058f0ace94e7ff9afbd9590568a3da99">_coreEnableRamEcc_</a>();</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;    <span class="comment">/* Read the corrupted data to generate double bit error */</span></div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;    ramread = tcramA2bit;</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;    ramread = tcramB2bit;</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;</div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;    regread = tcram1REG-&gt;RAMUERRADDR;</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;    regread = tcram2REG-&gt;RAMUERRADDR;</div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;</div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;    <span class="comment">/* disable writes to ECC RAM */</span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;    tcram1REG-&gt;RAMCTRL = 0x0005000AU;</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;    tcram2REG-&gt;RAMCTRL = 0x0005000AU;</div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;    <span class="comment">/* Compute correct ECC */</span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;    tcramA1bit = tcramA1_bk;</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;    tcramB1bit = tcramB1_bk;</div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;    tcramA2bit = tcramA2_bk;</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;    tcramB2bit = tcramB2_bk;</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;}</div><div class="ttc" id="sys__core_8h_html_a099bf5e5169755b08ae68126dec3172e"><div class="ttname"><a href="sys__core_8h.html#a099bf5e5169755b08ae68126dec3172e">_coreDisableRamEcc_</a></div><div class="ttdeci">void _coreDisableRamEcc_(void)</div><div class="ttdoc">Disable external ecc error for RAM odd and even bank. </div></div>
<div class="ttc" id="sys__core_8h_html_a058f0ace94e7ff9afbd9590568a3da99"><div class="ttname"><a href="sys__core_8h.html#a058f0ace94e7ff9afbd9590568a3da99">_coreEnableRamEcc_</a></div><div class="ttdeci">void _coreEnableRamEcc_(void)</div><div class="ttdoc">Enable external ecc error for RAM odd and even bank. </div></div>
<div class="ttc" id="sys__selftest_8c_html_ae96e990763ae7d45bd55ea5a27299a47"><div class="ttname"><a href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a></div><div class="ttdeci">void selftestFailNotification(uint32 flag)</div><div class="ttdoc">Self test fail service routine. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00058">sys_selftest.c:58</a></div></div>
<div class="ttc" id="reg__esm_8h_html_a7c2e779f2973e0c2c9496a4796df10f1"><div class="ttname"><a href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a></div><div class="ttdeci">#define esmREG</div><div class="ttdoc">Esm Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__esm_8h_source.html#l00100">reg_esm.h:100</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a7e5bbec947e5db02df2bda4ba2230677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e5bbec947e5db02df2bda4ba2230677">&#9670;&nbsp;</a></span>checkRAMUERRTest()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void checkRAMUERRTest </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Run RAM test. </p>
<p>This function runs RAM test to test the redundant address decode and compare logic. </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l02469">2469</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>
<div class="fragment"><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;{</div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;    uint32 tcram1ErrStat, tcram2ErrStat = 0U;</div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;</div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;    <span class="comment">/* Trigger equality check */</span></div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;    tcram1REG-&gt;RAMTEST = 0x018AU;</div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;    tcram2REG-&gt;RAMTEST = 0x018AU;</div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;</div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;    <span class="comment">/* Wait till test is completed */</span></div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;    <span class="keywordflow">while</span>(tcram1REG-&gt;RAMTEST != 0x008AU)</div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;    {</div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;    } <span class="comment">/* Wait */</span></div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;    <span class="keywordflow">while</span>(tcram2REG-&gt;RAMTEST != 0x008AU)</div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;    {</div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;    } <span class="comment">/* Wait */</span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;</div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;    <span class="comment">/* Check for error status */</span></div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;    tcram1ErrStat = tcram1REG-&gt;RAMERRSTATUS &amp; 0x10U;</div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;    tcram2ErrStat = tcram2REG-&gt;RAMERRSTATUS &amp; 0x10U;</div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;    <span class="keywordflow">if</span>((tcram1ErrStat == 0x10U) || (tcram2ErrStat == 0x10U))</div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;    {</div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;        <span class="comment">/* test failed */</span></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;        <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(CHECKRAMUERRTEST_FAIL1);</div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;    }</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;    <span class="comment">/* Trigger inequality check */</span></div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;    tcram1REG-&gt;RAMTEST = 0x014AU;</div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;    tcram2REG-&gt;RAMTEST = 0x014AU;</div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;</div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;    <span class="comment">/* Wait till test is completed */</span></div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;    <span class="keywordflow">while</span>(tcram1REG-&gt;RAMTEST != 0x004AU)</div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;    {</div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;    }<span class="comment">/* Wait */</span></div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;    <span class="keywordflow">while</span>(tcram2REG-&gt;RAMTEST != 0x004AU)</div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;    {</div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;    }<span class="comment">/* Wait */</span></div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;</div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;    tcram1ErrStat = tcram1REG-&gt;RAMERRSTATUS &amp; 0x10U;</div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;    tcram2ErrStat = tcram2REG-&gt;RAMERRSTATUS &amp; 0x10U;</div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;    <span class="keywordflow">if</span>((tcram1ErrStat == 0x10U) || (tcram2ErrStat == 0x10U))</div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;    {</div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;        <span class="comment">/* test failed */</span></div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;        <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(CHECKRAMUERRTEST_FAIL2);</div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;    }</div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;    {</div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;        tcram1REG-&gt;RAMERRSTATUS = 0x4U;</div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;        tcram2REG-&gt;RAMERRSTATUS = 0x4U;</div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;</div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;        <span class="comment">/* Clear ESM flag */</span></div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;        <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[1U] = 0x140U;</div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;        <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SSR2 = 0x140U;</div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;        <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;EKR = 0x5U;</div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;    }</div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;</div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;    <span class="comment">/* Disable RAM test mode */</span></div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;    tcram1REG-&gt;RAMTEST = 0x5U;</div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;    tcram2REG-&gt;RAMTEST = 0x5U;</div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;}</div><div class="ttc" id="sys__selftest_8c_html_ae96e990763ae7d45bd55ea5a27299a47"><div class="ttname"><a href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a></div><div class="ttdeci">void selftestFailNotification(uint32 flag)</div><div class="ttdoc">Self test fail service routine. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00058">sys_selftest.c:58</a></div></div>
<div class="ttc" id="reg__esm_8h_html_a7c2e779f2973e0c2c9496a4796df10f1"><div class="ttname"><a href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a></div><div class="ttdeci">#define esmREG</div><div class="ttdoc">Esm Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__esm_8h_source.html#l00100">reg_esm.h:100</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a27cee1191b0027e90cbb9c66983596b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27cee1191b0027e90cbb9c66983596b9">&#9670;&nbsp;</a></span>cpuSelfTest()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpuSelfTest </td>
          <td>(</td>
          <td class="paramtype">uint32&#160;</td>
          <td class="paramname"><em>no_of_intervals</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32&#160;</td>
          <td class="paramname"><em>max_timeout</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">boolean&#160;</td>
          <td class="paramname"><em>restart_test</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU self test Driver. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">no_of_intervals</td><td>- Number of Test Intervals to be </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">max_timeout</td><td>- Maximum Timeout to complete selected test Intervals </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">restart_test</td><td>- Restart the test from Interval 0 or Continue from where it stopped.</td></tr>
  </table>
  </dd>
</dl>
<p>This function is called to perform CPU self test using STC module. </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l00266">266</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;{</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="keyword">volatile</span> uint32 i = 0U;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">/* USER CODE BEGIN (11) */</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="comment">/* Run specified no of test intervals starting from interval 0 */</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="comment">/* Start test from interval 0 or continue the test. */</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    stcREG-&gt;STCGCR0 = no_of_intervals &lt;&lt; 16U;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <span class="keywordflow">if</span>(restart_test)</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    {</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        stcREG-&gt;STCGCR0 |= 0x00000001U;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    }</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="comment">/* Configure Maximum time-out period */</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    stcREG-&gt;STCTPR = max_timeout;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="comment">/* wait for 16 VBUS clock cycles at least, based on HCLK to VCLK ratio */</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="comment">/*SAFETYMCUSW 134 S MR:12.2 &lt;APPROVED&gt; &quot;Wait for few clock cycles (Value of i not used)&quot; */</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="comment">/*SAFETYMCUSW 134 S MR:12.2 &lt;APPROVED&gt; &quot;Wait for few clock cycles (Value of i not used)&quot; */</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="keywordflow">for</span> (i=0U; i&lt;(16U + (16U * 1U)); i++){ <span class="comment">/* Wait */</span> }</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="comment">/* Enable self-test */</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    stcREG-&gt;STCGCR1 = 0xAU;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/* USER CODE BEGIN (12) */</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="comment">/* Idle the CPU so that the self-test can start */</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <a class="code" href="sys__core_8h.html#a9ac3ba78e1c8af4d0b6a5381b11858b2">_gotoCPUIdle_</a>();</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;}</div><div class="ttc" id="sys__core_8h_html_a9ac3ba78e1c8af4d0b6a5381b11858b2"><div class="ttname"><a href="sys__core_8h.html#a9ac3ba78e1c8af4d0b6a5381b11858b2">_gotoCPUIdle_</a></div><div class="ttdeci">void _gotoCPUIdle_(void)</div><div class="ttdoc">Take CPU to Idle state. </div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a932e8fff5749ae8038f0fbbe9029ec44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a932e8fff5749ae8038f0fbbe9029ec44">&#9670;&nbsp;</a></span>cpuSelfTestFail()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpuSelfTestFail </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU Self test check fail service routine. </p>
<p>This function is called if CPU Self test check fail. </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l01159">1159</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;{</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="comment">/* USER CODE BEGIN (46) */</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;    <span class="comment">/* CPU self-test has failed.</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="comment">     * CPU operation is not reliable.</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment">/* USER CODE BEGIN (47) */</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;    <span class="comment">/*SAFETYMCUSW 5 C MR:NA &lt;APPROVED&gt; &quot;for(;;) can be removed by adding &quot;# if 0&quot; and &quot;# endif&quot; in the user codes above and below&quot; */</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;    <span class="comment">/*SAFETYMCUSW 26 S MR:NA &lt;APPROVED&gt; &quot;for(;;) can be removed by adding &quot;# if 0&quot; and &quot;# endif&quot; in the user codes above and below&quot; */</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;    <span class="comment">/*SAFETYMCUSW 28 D MR:NA &lt;APPROVED&gt; &quot;for(;;) can be removed by adding &quot;# if 0&quot; and &quot;# endif&quot; in the user codes above and below&quot; */</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;    <span class="keywordflow">for</span>(;;)</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;    {</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;    }<span class="comment">/* Wait */</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="comment">/* USER CODE BEGIN (48) */</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;}</div></div><!-- fragment -->
</div>
</div>
<a id="a58597c65615a9a0f05d48135ad48c0d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58597c65615a9a0f05d48135ad48c0d6">&#9670;&nbsp;</a></span>custom_dabort()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void custom_dabort </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Custom Data abort routine for the application. </p>
<p>Custom Data abort routine for the application. </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l01116">1116</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;{</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;    <span class="comment">/* Need custom data abort handler here.</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="comment">     * This data abort is not caused due to diagnostic checks of flash and TCRAM ECC logic.</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="comment">/* USER CODE BEGIN (42) */</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;}</div></div><!-- fragment -->
</div>
</div>
<a id="a15b66d583493adf7dc0ce8e3a89f00f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15b66d583493adf7dc0ce8e3a89f00f5">&#9670;&nbsp;</a></span>disableParity()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void disableParity </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable peripheral RAM parity. </p>
<p>This function disables RAM parity for all peripherals for which RAM parity check is enabled. This function is called after memoryInit in the startup </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l02972">2972</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>
<div class="fragment"><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;{</div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;    DMA_PARCR = 0x5U;                      <span class="comment">/* Disable DMA RAM parity */</span></div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;    VIM_PARCTL = 0x5U;                     <span class="comment">/* Disable VIM RAM parity */</span></div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;    <a class="code" href="reg__can_8h.html#a7a0d043070590fc91cfa3c0e39379b19">canREG1</a>-&gt;CTL = ((uint32)0x5U &lt;&lt; 10U) | 1U;    <span class="comment">/* Disable CAN1 RAM parity */</span></div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;    <a class="code" href="reg__can_8h.html#a6c499bb0c4a06d96ec7d4264e8e943f8">canREG2</a>-&gt;CTL = ((uint32)0x5U &lt;&lt; 10U) | 1U;    <span class="comment">/* Disable CAN2 RAM parity */</span></div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;    <a class="code" href="reg__can_8h.html#abf99eb1b78d010fcafc7570446168e94">canREG3</a>-&gt;CTL = ((uint32)0x5U &lt;&lt; 10U) | 1U;    <span class="comment">/* Disable CAN3 RAM parity */</span></div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;    <a class="code" href="reg__adc_8h.html#a3b9540af9f841ba3127f14b1c9208c57">adcREG1</a>-&gt;PARCR = 0x5U;                 <span class="comment">/* Disable ADC1 RAM parity */</span></div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;    <a class="code" href="reg__adc_8h.html#a0e365b42d026f7ee8160336379101e86">adcREG2</a>-&gt;PARCR = 0x5U;                 <span class="comment">/* Disable ADC2 RAM parity */</span></div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;    <a class="code" href="reg__het_8h.html#a1fb756f91c591fa0957b44eb250396bf">hetREG1</a>-&gt;PCR = 0x5U;                   <span class="comment">/* Disable HET1 RAM parity */</span></div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;    htuREG1-&gt;PCR = 0x5U;                   <span class="comment">/* Disable HTU1 RAM parity */</span></div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;    <a class="code" href="reg__het_8h.html#aafb44d44d36dc6bc8bbec6acb4f252ca">hetREG2</a>-&gt;PCR = 0x5U;                   <span class="comment">/* Disable HET2 RAM parity */</span></div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;    htuREG2-&gt;PCR = 0x5U;                   <span class="comment">/* Disable HTU2 RAM parity */</span></div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;}</div><div class="ttc" id="reg__can_8h_html_abf99eb1b78d010fcafc7570446168e94"><div class="ttname"><a href="reg__can_8h.html#abf99eb1b78d010fcafc7570446168e94">canREG3</a></div><div class="ttdeci">#define canREG3</div><div class="ttdoc">CAN3 Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__can_8h_source.html#l00157">reg_can.h:157</a></div></div>
<div class="ttc" id="reg__can_8h_html_a7a0d043070590fc91cfa3c0e39379b19"><div class="ttname"><a href="reg__can_8h.html#a7a0d043070590fc91cfa3c0e39379b19">canREG1</a></div><div class="ttdeci">#define canREG1</div><div class="ttdoc">CAN1 Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__can_8h_source.html#l00143">reg_can.h:143</a></div></div>
<div class="ttc" id="reg__het_8h_html_a1fb756f91c591fa0957b44eb250396bf"><div class="ttname"><a href="reg__het_8h.html#a1fb756f91c591fa0957b44eb250396bf">hetREG1</a></div><div class="ttdeci">#define hetREG1</div><div class="ttdoc">HET Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__het_8h_source.html#l00153">reg_het.h:153</a></div></div>
<div class="ttc" id="reg__adc_8h_html_a3b9540af9f841ba3127f14b1c9208c57"><div class="ttname"><a href="reg__adc_8h.html#a3b9540af9f841ba3127f14b1c9208c57">adcREG1</a></div><div class="ttdeci">#define adcREG1</div><div class="ttdoc">ADC1 Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__adc_8h_source.html#l00206">reg_adc.h:206</a></div></div>
<div class="ttc" id="reg__can_8h_html_a6c499bb0c4a06d96ec7d4264e8e943f8"><div class="ttname"><a href="reg__can_8h.html#a6c499bb0c4a06d96ec7d4264e8e943f8">canREG2</a></div><div class="ttdeci">#define canREG2</div><div class="ttdoc">CAN2 Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__can_8h_source.html#l00150">reg_can.h:150</a></div></div>
<div class="ttc" id="reg__het_8h_html_aafb44d44d36dc6bc8bbec6acb4f252ca"><div class="ttname"><a href="reg__het_8h.html#aafb44d44d36dc6bc8bbec6acb4f252ca">hetREG2</a></div><div class="ttdeci">#define hetREG2</div><div class="ttdoc">HET2 Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__het_8h_source.html#l00179">reg_het.h:179</a></div></div>
<div class="ttc" id="reg__adc_8h_html_a0e365b42d026f7ee8160336379101e86"><div class="ttname"><a href="reg__adc_8h.html#a0e365b42d026f7ee8160336379101e86">adcREG2</a></div><div class="ttdeci">#define adcREG2</div><div class="ttdoc">ADC2 Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__adc_8h_source.html#l00213">reg_adc.h:213</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="add4aed7c0b3711f72c9228a92effa518"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add4aed7c0b3711f72c9228a92effa518">&#9670;&nbsp;</a></span>dmaParityCheck()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dmaParityCheck </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Routine to check DMA control packet RAM parity error detection and signaling mechanism. </p>
<p>Routine to check DMA control packet RAM parity error detection and signaling mechanism </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l01244">1244</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;{</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;    <span class="keyword">volatile</span> uint32 dmaread = 0U;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;    uint32 dmaparcr_bk = DMA_PARCR;</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="comment">/* USER CODE BEGIN (51) */</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;    <span class="comment">/* Enable parity checking and parity test mode */</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;    DMA_PARCR = 0x0000010AU;</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;    <span class="comment">/* Flip a bit in DMA RAM parity location */</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;    DMARAMPARLOC ^= 0x1U;</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;    <span class="comment">/* Disable parity test mode */</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;    DMA_PARCR = 0x0000000AU;</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;    <span class="comment">/* Cause parity error */</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;    dmaread = DMARAMLOC;</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;    <span class="comment">/* Check if ESM group1 channel 3 is flagged */</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] &amp; 0x8U) == 0U)</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;    {</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;        <span class="comment">/* DMA RAM parity error was not flagged to ESM. */</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;        <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(DMAPARITYCHECK_FAIL1);</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;    }</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;    {</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;        <span class="comment">/* clear DMA parity error flag in DMA */</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;        DMA_PARADDR = 0x01000000U;</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;        <span class="comment">/* clear ESM group1 channel 3 flag */</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;        <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] = 0x8U;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;        <span class="comment">/* Enable parity checking and parity test mode */</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;        DMA_PARCR = 0x0000010AU;</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;        <span class="comment">/* Revert back to correct data, flip bit 0 of the parity location */</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;        DMARAMPARLOC ^= 0x1U;</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;    }</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;    <span class="comment">/* Restrore Parity Control register */</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;    DMA_PARCR = dmaparcr_bk;</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="comment">/* USER CODE BEGIN (52) */</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;}</div><div class="ttc" id="sys__selftest_8c_html_ae96e990763ae7d45bd55ea5a27299a47"><div class="ttname"><a href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a></div><div class="ttdeci">void selftestFailNotification(uint32 flag)</div><div class="ttdoc">Self test fail service routine. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00058">sys_selftest.c:58</a></div></div>
<div class="ttc" id="reg__esm_8h_html_a7c2e779f2973e0c2c9496a4796df10f1"><div class="ttname"><a href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a></div><div class="ttdeci">#define esmREG</div><div class="ttdoc">Esm Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__esm_8h_source.html#l00100">reg_esm.h:100</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a646eb27315f3ce47edde97c563389f76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a646eb27315f3ce47edde97c563389f76">&#9670;&nbsp;</a></span>efcCheck()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32 efcCheck </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EFUSE module self check Driver. </p>
<dl class="section return"><dt>Returns</dt><dd>Returns 0 if no error was detected during autoload and Stuck At Zero Test passed 1 if no error was detected during autoload but Stuck At Zero Test failed 2 if there was a single-bit error detected during autoload 3 if some other error occurred during autoload</dd></dl>
<p>This function self checks the EFUSE module. </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l00582">582</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="system_8c_source.html#l00334">systemInit()</a>.</p>
<div class="fragment"><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;{</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    uint32 efcStatus = 0U;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    uint32 status;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    </div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">/* USER CODE BEGIN (27) */</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    <span class="comment">/* read the EFC Error Status Register */</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    efcStatus = efcREG-&gt;ERROR;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">/* USER CODE BEGIN (28) */</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    <span class="keywordflow">if</span> (efcStatus == 0x0U)</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    {</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;        <span class="comment">/* run stuck-at-zero test and check if it passed */</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="sys__selftest_8c.html#a9973f032c29389602b684d30ea390fad">efcStuckZeroTest</a>()== <a class="code" href="hal__stdtypes_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a>)</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;        {</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;            <span class="comment">/* start EFC ECC logic self-test */</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;            <a class="code" href="sys__selftest_8c.html#afd6cec31a44e7c8e325a744e9bcbf601">efcSelfTest</a>();</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;            status = 0U;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;        }</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;        {</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;            <span class="comment">/* EFC output is stuck-at-zero, device operation unreliable */</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;            <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(EFCCHECK_FAIL1);</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;            status = 1U;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;        }</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    }</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    <span class="comment">/* EFC Error Register is not zero */</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    {</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;        <span class="comment">/* one-bit error detected during autoload */</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;        <span class="keywordflow">if</span> (efcStatus == 0x15U)</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;        {</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;            <span class="comment">/* start EFC ECC logic self-test */</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;            <a class="code" href="sys__selftest_8c.html#afd6cec31a44e7c8e325a744e9bcbf601">efcSelfTest</a>();</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;            status = 2U;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;        }</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;        {</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;            <span class="comment">/* Some other EFC error was detected */</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;            <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(EFCCHECK_FAIL1);</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;            status = 3U;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;        }</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    }</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    <span class="keywordflow">return</span> status;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;}</div><div class="ttc" id="sys__selftest_8c_html_a9973f032c29389602b684d30ea390fad"><div class="ttname"><a href="sys__selftest_8c.html#a9973f032c29389602b684d30ea390fad">efcStuckZeroTest</a></div><div class="ttdeci">boolean efcStuckZeroTest(void)</div><div class="ttdoc">Checks to see if the EFUSE Stuck at zero test is completed successfully. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00641">sys_selftest.c:641</a></div></div>
<div class="ttc" id="sys__selftest_8c_html_ae96e990763ae7d45bd55ea5a27299a47"><div class="ttname"><a href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a></div><div class="ttdeci">void selftestFailNotification(uint32 flag)</div><div class="ttdoc">Self test fail service routine. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00058">sys_selftest.c:58</a></div></div>
<div class="ttc" id="hal__stdtypes_8h_html_aa8cecfc5c5c054d2875c03e77b7be15d"><div class="ttname"><a href="hal__stdtypes_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></div><div class="ttdeci">#define TRUE</div><div class="ttdoc">definition for TRUE </div><div class="ttdef"><b>Definition:</b> <a href="hal__stdtypes_8h_source.html#l00175">hal_stdtypes.h:175</a></div></div>
<div class="ttc" id="sys__selftest_8c_html_afd6cec31a44e7c8e325a744e9bcbf601"><div class="ttname"><a href="sys__selftest_8c.html#afd6cec31a44e7c8e325a744e9bcbf601">efcSelfTest</a></div><div class="ttdeci">void efcSelfTest(void)</div><div class="ttdoc">EFUSE module self check Driver. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00697">sys_selftest.c:697</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ac76ed167d7b4b27eedea0eb37de6acc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac76ed167d7b4b27eedea0eb37de6acc2">&#9670;&nbsp;</a></span>efcGetConfigValue()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void efcGetConfigValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structefc__config__reg.html">efc_config_reg_t</a> *&#160;</td>
          <td class="paramname"><em>config_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="sys__common_8h.html#a9daf9a5992391b058477d28d107ee5e2">config_value_type_t</a>&#160;</td>
          <td class="paramname"><em>type</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the initial or current values of the configuration registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*config_reg</td><td>pointer to the struct to which the initial or current value of the configuration registers need to be stored </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">type</td><td>whether initial or current value of the configuration registers need to be stored<ul>
<li>InitialValue: initial value of the configuration registers will be stored in the struct pointed by config_reg</li>
<li>CurrentValue: initial value of the configuration registers will be stored in the struct pointed by config_reg</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<p>This function will copy the initial or current value (depending on the parameter 'type') of the configuration registers to the struct pointed by config_reg </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l02725">2725</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>
<div class="fragment"><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;{</div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;    <span class="keywordflow">if</span> (type == InitialValue)</div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;    {</div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;        config_reg-&gt;CONFIG_BOUNDARY = EFC_BOUNDARY_CONFIGVALUE;</div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;        config_reg-&gt;CONFIG_PINS = EFC_PINS_CONFIGVALUE;</div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;        config_reg-&gt;CONFIG_SELFTESTCYCLES = EFC_SELFTESTCYCLES_CONFIGVALUE;</div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;        config_reg-&gt;CONFIG_SELFTESTSIGN = EFC_SELFTESTSIGN_CONFIGVALUE;</div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;    }</div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;    {</div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;    <span class="comment">/*SAFETYMCUSW 134 S MR:12.2 &lt;APPROVED&gt; &quot;LDRA Tool issue&quot; */</span></div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;        config_reg-&gt;CONFIG_BOUNDARY = efcREG-&gt;BOUNDARY;</div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;        config_reg-&gt;CONFIG_PINS = efcREG-&gt;PINS;</div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;        config_reg-&gt;CONFIG_SELFTESTCYCLES = efcREG-&gt;SELF_TEST_CYCLES;</div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;        config_reg-&gt;CONFIG_SELFTESTSIGN = efcREG-&gt;SELF_TEST_SIGN;</div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;    }</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;}</div></div><!-- fragment -->
</div>
</div>
<a id="afd6cec31a44e7c8e325a744e9bcbf601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd6cec31a44e7c8e325a744e9bcbf601">&#9670;&nbsp;</a></span>efcSelfTest()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void efcSelfTest </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EFUSE module self check Driver. </p>
<p>This function self checks the EFSUE module. </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l00697">697</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;{</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">/* USER CODE BEGIN (30) */</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    <span class="comment">/* configure self-test cycles */</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    efcREG-&gt;SELF_TEST_CYCLES = 0x258U;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <span class="comment">/* configure self-test signature */</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    efcREG-&gt;SELF_TEST_SIGN = 0x5362F97FU;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    <span class="comment">/* configure boundary register to start ECC self-test */</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    efcREG-&gt;BOUNDARY = 0x0000200FU;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;}</div></div><!-- fragment -->
</div>
</div>
<a id="a9973f032c29389602b684d30ea390fad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9973f032c29389602b684d30ea390fad">&#9670;&nbsp;</a></span>efcStuckZeroTest()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">boolean efcStuckZeroTest </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks to see if the EFUSE Stuck at zero test is completed successfully. </p>
<dl class="section return"><dt>Returns</dt><dd>1 if EFUSE Stuck at zero test completed, otherwise 0.</dd></dl>
<p>Checks to see if the EFUSE Stuck at zero test is completed successfully. </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l00641">641</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>

<p class="reference">References <a class="el" href="hal__stdtypes_8h_source.html#l00182">FALSE</a>.</p>
<div class="fragment"><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;{</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">/* USER CODE BEGIN (29) */</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    uint32 ESM_ESTATUS4, ESM_ESTATUS1;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    <span class="keywordtype">boolean</span> result = <a class="code" href="hal__stdtypes_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a>;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    uint32 error_checks = EFC_INSTRUCTION_INFO_EN  |</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;                                  EFC_INSTRUCTION_ERROR_EN |</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;                                  EFC_AUTOLOAD_ERROR_EN      |</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;                                  EFC_SELF_TEST_ERROR_EN   ;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    <span class="comment">/* configure the output enable for auto load error , instruction info,</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">         instruction error, and self test error using boundary register</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">         and drive values one across all the errors */</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    efcREG-&gt;BOUNDARY = ((uint32)OUTPUT_ENABLE | error_checks);</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    <span class="comment">/* Read from the pin register. This register holds the current values</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment">         of above errors. This value should be 0x5c00.If not at least one of</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">         the above errors is stuck at 0. */</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    <span class="keywordflow">if</span> ((efcREG-&gt;PINS &amp; 0x5C00U) == 0x5C00U)</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    {</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;        ESM_ESTATUS4 = <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR4[0U];</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;        ESM_ESTATUS1 = <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[2U];</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;        <span class="comment">/* check if the ESM group1 channel 41 is set and group3 channel 1 is set */</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;        <span class="keywordflow">if</span> (((ESM_ESTATUS4 &amp; 0x200U) == 0x200U) &amp;&amp; ((ESM_ESTATUS1 &amp; 0x2U) == 0x2U))</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;        {</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;           <span class="comment">/* stuck-at-zero test passed */</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;           result = <a class="code" href="hal__stdtypes_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a>;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;        }</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    }</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    <span class="comment">/* put the pins back low */</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    efcREG-&gt;BOUNDARY = OUTPUT_ENABLE;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    <span class="comment">/* clear group1 flag */</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR4[0U] = 0x200U;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    <span class="comment">/* clear group3 flag */</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[2U] = 0x2U;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    <span class="comment">/* The nERROR pin will become inactive once the LTC counter expires */</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;EKR = 0x5U;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;}</div><div class="ttc" id="hal__stdtypes_8h_html_aa93f0eb578d23995850d61f7d61c55c1"><div class="ttname"><a href="hal__stdtypes_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></div><div class="ttdeci">#define FALSE</div><div class="ttdoc">BOOLEAN definition for FALSE. </div><div class="ttdef"><b>Definition:</b> <a href="hal__stdtypes_8h_source.html#l00182">hal_stdtypes.h:182</a></div></div>
<div class="ttc" id="hal__stdtypes_8h_html_aa8cecfc5c5c054d2875c03e77b7be15d"><div class="ttname"><a href="hal__stdtypes_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></div><div class="ttdeci">#define TRUE</div><div class="ttdoc">definition for TRUE </div><div class="ttdef"><b>Definition:</b> <a href="hal__stdtypes_8h_source.html#l00175">hal_stdtypes.h:175</a></div></div>
<div class="ttc" id="reg__esm_8h_html_a7c2e779f2973e0c2c9496a4796df10f1"><div class="ttname"><a href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a></div><div class="ttdeci">#define esmREG</div><div class="ttdoc">Esm Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__esm_8h_source.html#l00100">reg_esm.h:100</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="af9ecd48548d7a3d98d5dcc44d1e7ca51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9ecd48548d7a3d98d5dcc44d1e7ca51">&#9670;&nbsp;</a></span>enableParity()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void enableParity </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable peripheral RAM parity. </p>
<p>This function enables RAM parity for all peripherals for which RAM parity check is enabled. This function is called before memoryInit in the startup </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l02949">2949</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>
<div class="fragment"><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;{</div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;    DMA_PARCR = 0xAU;                      <span class="comment">/* Enable DMA RAM parity */</span></div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;    VIM_PARCTL = 0xAU;                     <span class="comment">/* Enable VIM RAM parity */</span></div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;    <a class="code" href="reg__can_8h.html#a7a0d043070590fc91cfa3c0e39379b19">canREG1</a>-&gt;CTL = ((uint32)0xAU &lt;&lt; 10U) | 1U;    <span class="comment">/* Enable CAN1 RAM parity */</span></div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;    <a class="code" href="reg__can_8h.html#a6c499bb0c4a06d96ec7d4264e8e943f8">canREG2</a>-&gt;CTL = ((uint32)0xAU &lt;&lt; 10U) | 1U;    <span class="comment">/* Enable CAN2 RAM parity */</span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;    <a class="code" href="reg__can_8h.html#abf99eb1b78d010fcafc7570446168e94">canREG3</a>-&gt;CTL = ((uint32)0xAU &lt;&lt; 10U) | 1U;    <span class="comment">/* Enable CAN3 RAM parity */</span></div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;    <a class="code" href="reg__adc_8h.html#a3b9540af9f841ba3127f14b1c9208c57">adcREG1</a>-&gt;PARCR = 0xAU;                 <span class="comment">/* Enable ADC1 RAM parity */</span></div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;    <a class="code" href="reg__adc_8h.html#a0e365b42d026f7ee8160336379101e86">adcREG2</a>-&gt;PARCR = 0xAU;                 <span class="comment">/* Enable ADC2 RAM parity */</span></div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;    <a class="code" href="reg__het_8h.html#a1fb756f91c591fa0957b44eb250396bf">hetREG1</a>-&gt;PCR = 0xAU;                   <span class="comment">/* Enable HET1 RAM parity */</span></div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;    htuREG1-&gt;PCR = 0xAU;                   <span class="comment">/* Enable HTU1 RAM parity */</span></div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;    <a class="code" href="reg__het_8h.html#aafb44d44d36dc6bc8bbec6acb4f252ca">hetREG2</a>-&gt;PCR = 0xAU;                   <span class="comment">/* Enable HET2 RAM parity */</span></div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;    htuREG2-&gt;PCR = 0xAU;                   <span class="comment">/* Enable HTU2 RAM parity */</span></div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;}</div><div class="ttc" id="reg__can_8h_html_abf99eb1b78d010fcafc7570446168e94"><div class="ttname"><a href="reg__can_8h.html#abf99eb1b78d010fcafc7570446168e94">canREG3</a></div><div class="ttdeci">#define canREG3</div><div class="ttdoc">CAN3 Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__can_8h_source.html#l00157">reg_can.h:157</a></div></div>
<div class="ttc" id="reg__can_8h_html_a7a0d043070590fc91cfa3c0e39379b19"><div class="ttname"><a href="reg__can_8h.html#a7a0d043070590fc91cfa3c0e39379b19">canREG1</a></div><div class="ttdeci">#define canREG1</div><div class="ttdoc">CAN1 Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__can_8h_source.html#l00143">reg_can.h:143</a></div></div>
<div class="ttc" id="reg__het_8h_html_a1fb756f91c591fa0957b44eb250396bf"><div class="ttname"><a href="reg__het_8h.html#a1fb756f91c591fa0957b44eb250396bf">hetREG1</a></div><div class="ttdeci">#define hetREG1</div><div class="ttdoc">HET Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__het_8h_source.html#l00153">reg_het.h:153</a></div></div>
<div class="ttc" id="reg__adc_8h_html_a3b9540af9f841ba3127f14b1c9208c57"><div class="ttname"><a href="reg__adc_8h.html#a3b9540af9f841ba3127f14b1c9208c57">adcREG1</a></div><div class="ttdeci">#define adcREG1</div><div class="ttdoc">ADC1 Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__adc_8h_source.html#l00206">reg_adc.h:206</a></div></div>
<div class="ttc" id="reg__can_8h_html_a6c499bb0c4a06d96ec7d4264e8e943f8"><div class="ttname"><a href="reg__can_8h.html#a6c499bb0c4a06d96ec7d4264e8e943f8">canREG2</a></div><div class="ttdeci">#define canREG2</div><div class="ttdoc">CAN2 Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__can_8h_source.html#l00150">reg_can.h:150</a></div></div>
<div class="ttc" id="reg__het_8h_html_aafb44d44d36dc6bc8bbec6acb4f252ca"><div class="ttname"><a href="reg__het_8h.html#aafb44d44d36dc6bc8bbec6acb4f252ca">hetREG2</a></div><div class="ttdeci">#define hetREG2</div><div class="ttdoc">HET2 Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__het_8h_source.html#l00179">reg_het.h:179</a></div></div>
<div class="ttc" id="reg__adc_8h_html_a0e365b42d026f7ee8160336379101e86"><div class="ttname"><a href="reg__adc_8h.html#a0e365b42d026f7ee8160336379101e86">adcREG2</a></div><div class="ttdeci">#define adcREG2</div><div class="ttdoc">ADC2 Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__adc_8h_source.html#l00213">reg_adc.h:213</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a1f3b71a00b6347cb5f7f6eb922c36c9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f3b71a00b6347cb5f7f6eb922c36c9e">&#9670;&nbsp;</a></span>errata_PBIST_4()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void errata_PBIST_4 </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Workaround for the Errata PBIST#4. </p>
<p>This function is workaround for Errata PBIST#4. This function is designed to initialize the ROMs using the PBIST controller. The CPU will configure the PBIST controller to test the PBIST ROM and STC ROM. This function should be called at startup after system init before using the ROMs.</p>
<dl class="section note"><dt>Note</dt><dd>: This Function uses register's which are not exposed to users through TRM , to run custom algorithm. User can use this function as Black box. </dd></dl>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l02785">2785</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>

<p class="reference">References <a class="el" href="sys__pmu_8h.html#a6bcb569866117b8d50c05b8d992cb3e0">_pmuEnableCountersGlobal_()</a>, <a class="el" href="sys__pmu_8h.html#afd1c5a6e4a8806b15d4e8f72bd33fa16">_pmuGetCycleCount_()</a>, <a class="el" href="sys__pmu_8h.html#a21f3fc4ef80d58b22d0545a5c08f230e">_pmuResetCounters_()</a>, <a class="el" href="sys__pmu_8h.html#a05119721bf5533e9271717127c18c22c">_pmuStartCounters_()</a>, <a class="el" href="sys__pmu_8h.html#abab4f00952caa5d6596db0e6de0f445c">_pmuStopCounters_()</a>, and <a class="el" href="sys__pmu_8h_source.html#l00093">pmuCYCLE_COUNTER</a>.</p>
<div class="fragment"><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;{</div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;    <span class="keyword">volatile</span> uint32 i = 0U;</div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;    uint8 ROM_count;</div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;    sint32 PBIST_wait_done_loop;</div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;    uint32 pmuCalibration, pmuCount;</div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;</div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;    <span class="comment">/* PMU calibration */</span></div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;    <a class="code" href="sys__pmu_8h.html#a6bcb569866117b8d50c05b8d992cb3e0">_pmuEnableCountersGlobal_</a>();</div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;    <a class="code" href="sys__pmu_8h.html#a21f3fc4ef80d58b22d0545a5c08f230e">_pmuResetCounters_</a>();</div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;    <a class="code" href="sys__pmu_8h.html#a05119721bf5533e9271717127c18c22c">_pmuStartCounters_</a>(<a class="code" href="sys__pmu_8h.html#a6ee477e201310d4686e202a584c00f9e">pmuCYCLE_COUNTER</a>);</div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;    <a class="code" href="sys__pmu_8h.html#abab4f00952caa5d6596db0e6de0f445c">_pmuStopCounters_</a>(<a class="code" href="sys__pmu_8h.html#a6ee477e201310d4686e202a584c00f9e">pmuCYCLE_COUNTER</a>);</div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;    pmuCalibration=<a class="code" href="sys__pmu_8h.html#afd1c5a6e4a8806b15d4e8f72bd33fa16">_pmuGetCycleCount_</a>();</div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;</div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;    <span class="comment">/* ROM_init Setup using special reserved registers as part of errata fix */</span></div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;    <span class="comment">/* (Only to be used in this function) */</span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;    *(<span class="keyword">volatile</span> uint32 *)0xFFFF0400U = 0x0000000AU;</div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;    *(<span class="keyword">volatile</span> uint32 *)0xFFFF040CU = 0x0000EE0AU;</div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;</div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;    <span class="comment">/* Loop for Executing PBIST ROM and STC ROM */</span></div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;    <span class="keywordflow">for</span> (ROM_count = 0U; ROM_count &lt; 2U; ROM_count++)</div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;    {</div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;        PBIST_wait_done_loop = 0;</div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;    </div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;        <span class="comment">/* Disable PBIST clocks and ROM clock */</span></div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;        pbistREG-&gt;PACT = 0x0U;</div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;        </div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;        <span class="comment">/* PBIST Clocks did not disable */</span></div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;        <span class="keywordflow">if</span>(pbistREG-&gt;PACT != 0x0U ) </div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;        {</div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;            <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(PBISTSELFCHECK_FAIL3);</div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;        }</div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;        {</div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;            <span class="comment">/* PBIST ROM clock frequency = HCLK frequency /2 */</span></div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;            <span class="comment">/* Disable memory self controller */</span></div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;            <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;MSTGCR = 0x00000105U;</div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;            </div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;            <span class="comment">/* Disable Memory Initialization controller */</span></div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;            <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;MINITGCR = 0x5U;</div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;</div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;            <span class="comment">/* Enable memory self controller */</span></div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;            <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;MSTGCR = 0x0000010AU;                               </div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;</div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;            <span class="comment">/* Clear PBIST Done */</span></div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;            <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;MSTCGSTAT = 0x1U;</div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;            </div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;            <span class="comment">/* Enable PBIST controller */</span></div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;            <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;MSINENA = 0x1U;</div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;</div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;            <span class="comment">/*SAFETYMCUSW 134 S MR:12.2 &lt;APPROVED&gt; &quot;Wait for few clock cycles (Value of i not used)&quot; */</span></div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;            <span class="comment">/*SAFETYMCUSW 134 S MR:12.2 &lt;APPROVED&gt; &quot;Wait for few clock cycles (Value of i not used)&quot; */</span> </div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;            <span class="comment">/* wait for 32 VBUS clock cycles at least, based on HCLK to VCLK ratio */</span></div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;            <span class="keywordflow">for</span> (i=0U; i&lt;(32U + (32U * 1U)); i++){ <span class="comment">/* Wait */</span> }</div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;</div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;            <span class="comment">/* Enable PBIST clocks and ROM clock */</span></div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;            pbistREG-&gt;PACT = 0x3U;</div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;</div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;            <span class="comment">/* CPU control of PBIST */</span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;            pbistREG-&gt;DLR = 0x10U;</div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;</div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;            <span class="comment">/* Load PBIST ALGO to initialize the ROMs */</span></div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;            *(<span class="keyword">volatile</span> uint32 *)0xFFFFE400U = 0x00000001U;</div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;            *(<span class="keyword">volatile</span> uint32 *)0xFFFFE440U = 0x00000025U;</div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;            *(<span class="keyword">volatile</span> uint32 *)0xFFFFE404U = 0x62400001U;</div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;            *(<span class="keyword">volatile</span> uint32 *)0xFFFFE444U = 0x00000004U;</div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;            *(<span class="keyword">volatile</span> uint32 *)0xFFFFE408U = 0x00068003U;</div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;            *(<span class="keyword">volatile</span> uint32 *)0xFFFFE448U = 0x00000000U;</div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;            *(<span class="keyword">volatile</span> uint32 *)0xFFFFE40CU = 0x00000004U;</div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;            *(<span class="keyword">volatile</span> uint32 *)0xFFFFE44CU = 0x00006860U;</div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;            *(<span class="keyword">volatile</span> uint32 *)0xFFFFE410U = 0x00000000U;</div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;            *(<span class="keyword">volatile</span> uint32 *)0xFFFFE450U = 0x00000001U;</div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;            *(<span class="keyword">volatile</span> uint32 *)0xFFFFE540U = 0x000003E8U;</div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;            *(<span class="keyword">volatile</span> uint32 *)0xFFFFE550U = 0x00000001U;</div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;            *(<span class="keyword">volatile</span> uint32 *)0xFFFFE530U = 0x00000000U;</div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;            </div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;            <span class="comment">/* SELECT ROM */</span></div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;            <span class="keywordflow">if</span> (ROM_count == 1U)</div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;            {   </div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;                <span class="comment">/* SELECT PBIST ROM */</span>          </div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;                *(<span class="keyword">volatile</span> uint32 *)0xFFFFE520U = 0x00000002U;</div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;                *(<span class="keyword">volatile</span> uint32 *)0xFFFFE524U = 0x00000000U;</div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;                pbistREG-&gt;RAMT                  = 0x01002008U;</div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;            } </div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;            {               </div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;                <span class="comment">/* SELECT STC ROM */</span>    </div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;                *(<span class="keyword">volatile</span> uint32 *)0xFFFFE520U = 0xFFF0007CU;</div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;                *(<span class="keyword">volatile</span> uint32 *)0xFFFFE524U = 0x0A63FFFFU;</div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;                pbistREG-&gt;RAMT                  = 0x02002008U;</div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;            }</div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;</div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;            <span class="comment">/*  Setup using special reserved registers as part of errata fix */</span></div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;            <span class="comment">/*      (Only to be used in this function) */</span></div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;            pbistREG-&gt;rsvd1[4U]    = 1U;</div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;            pbistREG-&gt;rsvd1[0U]    = 3U;</div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;</div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;            <span class="comment">/* Start PMU counter */</span></div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;            <a class="code" href="sys__pmu_8h.html#a21f3fc4ef80d58b22d0545a5c08f230e">_pmuResetCounters_</a>();</div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;            <a class="code" href="sys__pmu_8h.html#a05119721bf5533e9271717127c18c22c">_pmuStartCounters_</a>(<a class="code" href="sys__pmu_8h.html#a6ee477e201310d4686e202a584c00f9e">pmuCYCLE_COUNTER</a>);</div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;</div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;            <span class="comment">/* PBIST_RUN */</span></div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;            pbistREG-&gt;rsvd1[1U]    = 1U;</div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;</div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;            <span class="comment">/* wait until memory self-test done is indicated */</span></div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;            <span class="comment">/*SAFETYMCUSW 28 D MR:NA &lt;APPROVED&gt; &quot;Hardware status bit read check&quot; */</span></div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;            <span class="keywordflow">while</span> ((<a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;MSTCGSTAT &amp; 0x1U) != 0x1U) </div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;            {</div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;            }<span class="comment">/* Wait */</span></div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;</div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;            <span class="comment">/* Stop PMU counter */</span></div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;            <a class="code" href="sys__pmu_8h.html#abab4f00952caa5d6596db0e6de0f445c">_pmuStopCounters_</a>(<a class="code" href="sys__pmu_8h.html#a6ee477e201310d4686e202a584c00f9e">pmuCYCLE_COUNTER</a>);</div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;            </div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;            <span class="comment">/* Get CPU cycle count */</span></div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;            pmuCount =<a class="code" href="sys__pmu_8h.html#afd1c5a6e4a8806b15d4e8f72bd33fa16">_pmuGetCycleCount_</a>();</div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;            </div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;            <span class="comment">/* Calculate PBIST test complete time in ROM Clock */</span></div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;            <span class="comment">/* 2 - Divide value ( Default is 2 in HALCoGen) */</span></div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;            <span class="comment">/* 1000 = 0x3E8 - Test Loop count in ROM Algorithm */</span></div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;            pmuCount = pmuCount - pmuCalibration;</div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;            PBIST_wait_done_loop = ((sint32)pmuCount/2) - 1000;</div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;</div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;            <span class="comment">/* Check PBIST status results (Address, Status, Count, etc...) */</span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;            <span class="keywordflow">if</span> ((pbistREG-&gt;FSRA0 | pbistREG-&gt;FSRA1 | pbistREG-&gt;FSRDL0 | pbistREG-&gt;rsvd3 |</div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;                 pbistREG-&gt;FSRDL1 | pbistREG-&gt;rsvd4[0U] | pbistREG-&gt;rsvd4[1U]) != 0U)</div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;            {</div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;                <span class="comment">/* PBIST Failure for the Algorithm chosen above */</span></div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;                <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(PBISTSELFCHECK_FAIL1);</div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;            }</div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;</div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;            <span class="comment">/* Check that the algorithm executed in the expected amount of time. */</span></div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;            <span class="comment">/* This time is dependent on the ROMCLKDIV selected */</span></div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;            <span class="keywordflow">if</span> ((PBIST_wait_done_loop &lt;= 20) || (PBIST_wait_done_loop &gt;= 200) )</div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;            {</div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;                <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(PBISTSELFCHECK_FAIL2);</div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;            }</div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;</div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;            <span class="comment">/* Disable PBIST clocks and ROM clock */</span></div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;            pbistREG-&gt;PACT = 0x0U;</div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;</div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;            <span class="comment">/* Disable PBIST */</span></div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;            <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;MSTGCR &amp;= 0xFFFFFFF0U;</div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;            <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;MSTGCR |= 0x5U;</div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;        }</div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;    } <span class="comment">/* ROM Loop */</span></div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;</div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;    <span class="comment">/* ROM restore default setup */</span></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;    <span class="comment">/* (must be completed before continuing) */</span></div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;    *(<span class="keyword">volatile</span> uint32 *)0xFFFF040CU = 0x0000AA0AU;</div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;    *(<span class="keyword">volatile</span> uint32 *)0xFFFF040CU = 0x0000AA05U;</div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;    *(<span class="keyword">volatile</span> uint32 *)0xFFFF0400U = 0x00000005U;</div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;</div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;    <a class="code" href="sys__pmu_8h.html#a1bdff81dac3f3361f65b97a4197793a2">_pmuDisableCountersGlobal_</a>();</div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;}</div><div class="ttc" id="sys__pmu_8h_html_abab4f00952caa5d6596db0e6de0f445c"><div class="ttname"><a href="sys__pmu_8h.html#abab4f00952caa5d6596db0e6de0f445c">_pmuStopCounters_</a></div><div class="ttdeci">void _pmuStopCounters_(uint32 counters)</div><div class="ttdoc">Stops selected counters. </div></div>
<div class="ttc" id="reg__system_8h_html_a8c52b62df956810205e4da7a2fd74efa"><div class="ttname"><a href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a></div><div class="ttdeci">#define systemREG1</div><div class="ttdoc">System Register Frame 1 Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__system_8h_source.html#l00139">reg_system.h:139</a></div></div>
<div class="ttc" id="sys__pmu_8h_html_a6bcb569866117b8d50c05b8d992cb3e0"><div class="ttname"><a href="sys__pmu_8h.html#a6bcb569866117b8d50c05b8d992cb3e0">_pmuEnableCountersGlobal_</a></div><div class="ttdeci">void _pmuEnableCountersGlobal_(void)</div><div class="ttdoc">Enable and reset cycle counter and all 3 event counters. </div></div>
<div class="ttc" id="sys__selftest_8c_html_ae96e990763ae7d45bd55ea5a27299a47"><div class="ttname"><a href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a></div><div class="ttdeci">void selftestFailNotification(uint32 flag)</div><div class="ttdoc">Self test fail service routine. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00058">sys_selftest.c:58</a></div></div>
<div class="ttc" id="sys__pmu_8h_html_afd1c5a6e4a8806b15d4e8f72bd33fa16"><div class="ttname"><a href="sys__pmu_8h.html#afd1c5a6e4a8806b15d4e8f72bd33fa16">_pmuGetCycleCount_</a></div><div class="ttdeci">uint32 _pmuGetCycleCount_(void)</div><div class="ttdoc">Returns current cycle counter value. </div></div>
<div class="ttc" id="sys__pmu_8h_html_a05119721bf5533e9271717127c18c22c"><div class="ttname"><a href="sys__pmu_8h.html#a05119721bf5533e9271717127c18c22c">_pmuStartCounters_</a></div><div class="ttdeci">void _pmuStartCounters_(uint32 counters)</div><div class="ttdoc">Starts selected counters. </div></div>
<div class="ttc" id="sys__pmu_8h_html_a6ee477e201310d4686e202a584c00f9e"><div class="ttname"><a href="sys__pmu_8h.html#a6ee477e201310d4686e202a584c00f9e">pmuCYCLE_COUNTER</a></div><div class="ttdeci">#define pmuCYCLE_COUNTER</div><div class="ttdoc">pmu cycle counter mask </div><div class="ttdef"><b>Definition:</b> <a href="sys__pmu_8h_source.html#l00093">sys_pmu.h:93</a></div></div>
<div class="ttc" id="sys__pmu_8h_html_a1bdff81dac3f3361f65b97a4197793a2"><div class="ttname"><a href="sys__pmu_8h.html#a1bdff81dac3f3361f65b97a4197793a2">_pmuDisableCountersGlobal_</a></div><div class="ttdeci">void _pmuDisableCountersGlobal_(void)</div><div class="ttdoc">Disable cycle counter and all 3 event counters. </div></div>
<div class="ttc" id="sys__pmu_8h_html_a21f3fc4ef80d58b22d0545a5c08f230e"><div class="ttname"><a href="sys__pmu_8h.html#a21f3fc4ef80d58b22d0545a5c08f230e">_pmuResetCounters_</a></div><div class="ttdeci">void _pmuResetCounters_(void)</div><div class="ttdoc">Reset cycle counter and event counters 0-2. </div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a3248a50d5c0516f336b46aa0114ba9be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3248a50d5c0516f336b46aa0114ba9be">&#9670;&nbsp;</a></span>fmcBus2Check()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void fmcBus2Check </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Self Check Flash Bus2 Interface. </p>
<p>This function self checks Flash Bus2 Interface </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l00760">760</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>

<p class="reference">References <a class="el" href="reg__esm_8h_source.html#l00100">esmREG</a>, <a class="el" href="reg__flash_8h_source.html#l00129">flashWREG</a>, and <a class="el" href="sys__selftest_8c_source.html#l00795">fmcECCcheck()</a>.</p>
<div class="fragment"><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;{</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment">/* USER CODE BEGIN (32) */</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    <span class="comment">/* enable ECC logic inside FMC */</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;    <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;FEDACCTRL1 = 0x000A060AU;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] &amp; 0x40U) == 0x40U)</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;    {</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;        <span class="comment">/* a 1-bit error was detected during flash OTP read by flash module</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">           run a self-check on ECC logic inside FMC */</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;        <span class="comment">/* clear ESM group1 channel 6 flag */</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;        <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] = 0x40U;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;        <a class="code" href="sys__selftest_8c.html#a183a0d9f1300394cff2f8fe0aa034d4b">fmcECCcheck</a>();</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    }</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;    <span class="comment">/* no 2-bit or 1-bit error detected during power-up */</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    {</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;        <a class="code" href="sys__selftest_8c.html#a183a0d9f1300394cff2f8fe0aa034d4b">fmcECCcheck</a>();</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;    }</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">/* USER CODE BEGIN (33) */</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;}</div><div class="ttc" id="reg__flash_8h_html_ab65d4f98d84397753c538ff9053582a8"><div class="ttname"><a href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a></div><div class="ttdeci">#define flashWREG</div><div class="ttdoc">Flash Wrapper Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__flash_8h_source.html#l00129">reg_flash.h:129</a></div></div>
<div class="ttc" id="sys__selftest_8c_html_a183a0d9f1300394cff2f8fe0aa034d4b"><div class="ttname"><a href="sys__selftest_8c.html#a183a0d9f1300394cff2f8fe0aa034d4b">fmcECCcheck</a></div><div class="ttdeci">void fmcECCcheck(void)</div><div class="ttdoc">Check Flash ECC Single Bit and multi Bit errors detection logic. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00795">sys_selftest.c:795</a></div></div>
<div class="ttc" id="reg__esm_8h_html_a7c2e779f2973e0c2c9496a4796df10f1"><div class="ttname"><a href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a></div><div class="ttdeci">#define esmREG</div><div class="ttdoc">Esm Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__esm_8h_source.html#l00100">reg_esm.h:100</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a183a0d9f1300394cff2f8fe0aa034d4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a183a0d9f1300394cff2f8fe0aa034d4b">&#9670;&nbsp;</a></span>fmcECCcheck()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void fmcECCcheck </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check Flash ECC Single Bit and multi Bit errors detection logic. </p>
<p>This function Checks Flash ECC Single Bit and multi Bit errors detection logic. </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l00795">795</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="sys__selftest_8c_source.html#l00760">fmcBus2Check()</a>.</p>
<div class="fragment"><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;{</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    <span class="keyword">volatile</span> uint32 otpread;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    <span class="keyword">volatile</span> uint32 temp;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment">/* USER CODE BEGIN (34) */</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;    <span class="comment">/* read location with deliberate 1-bit error */</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    otpread = flash1bitError;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] &amp; 0x40U) == 0x40U)</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    {</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;        <span class="comment">/* 1-bit failure was indicated and corrected */</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;        <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;FEDACSTATUS = 0x00010006U;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;        <span class="comment">/* clear ESM group1 channel 6 flag */</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;        <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] = 0x40U;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;        <span class="comment">/* read location with deliberate 2-bit error */</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;        otpread = flash2bitError;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;        <span class="keywordflow">if</span> ((<a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[2U] &amp; 0x80U) == 0x80U)</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;        {</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;            <span class="comment">/* 2-bit failure was detected correctly */</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;            temp = <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;FUNCERRADD;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;            <a class="code" href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a>-&gt;FEDACSTATUS = 0x00020100U;</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;            <span class="comment">/* clear ESM group3 channel 7 */</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;            <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[2U] = 0x80U;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;            <span class="comment">/* The nERROR pin will become inactive once the LTC counter expires */</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;            <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;EKR = 0x5U;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;        }</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;        {</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;            <span class="comment">/* ECC logic inside FMC cannot detect 2-bit error */</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;            <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(FMCECCCHECK_FAIL1);</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;        }</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;    }</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    {</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;        <span class="comment">/* ECC logic inside FMC cannot detect 1-bit error */</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;        <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(FMCECCCHECK_FAIL1);</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    }</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">/* USER CODE BEGIN (35) */</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;}</div><div class="ttc" id="reg__flash_8h_html_ab65d4f98d84397753c538ff9053582a8"><div class="ttname"><a href="reg__flash_8h.html#ab65d4f98d84397753c538ff9053582a8">flashWREG</a></div><div class="ttdeci">#define flashWREG</div><div class="ttdoc">Flash Wrapper Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__flash_8h_source.html#l00129">reg_flash.h:129</a></div></div>
<div class="ttc" id="sys__selftest_8c_html_ae96e990763ae7d45bd55ea5a27299a47"><div class="ttname"><a href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a></div><div class="ttdeci">void selftestFailNotification(uint32 flag)</div><div class="ttdoc">Self test fail service routine. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00058">sys_selftest.c:58</a></div></div>
<div class="ttc" id="reg__esm_8h_html_a7c2e779f2973e0c2c9496a4796df10f1"><div class="ttname"><a href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a></div><div class="ttdeci">#define esmREG</div><div class="ttdoc">Esm Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__esm_8h_source.html#l00100">reg_esm.h:100</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a66f658578435dc4d3984c76a3d2ed959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66f658578435dc4d3984c76a3d2ed959">&#9670;&nbsp;</a></span>het1ParityCheck()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void het1ParityCheck </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Routine to check HET1 RAM parity error detection and signaling mechanism. </p>
<p>Routine to check HET1 RAM parity error detection and signaling mechanism </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l01301">1301</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>

<p class="reference">References <a class="el" href="reg__het_8h_source.html#l00153">hetREG1</a>.</p>
<div class="fragment"><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;{</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;    <span class="keyword">volatile</span> uint32 nhetread = 0U;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;    uint32 hetpcr_bk = <a class="code" href="reg__het_8h.html#a1fb756f91c591fa0957b44eb250396bf">hetREG1</a>-&gt;PCR;</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="comment">/* USER CODE BEGIN (53) */</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;    <span class="comment">/* Set TEST mode and enable parity checking */</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;    <a class="code" href="reg__het_8h.html#a1fb756f91c591fa0957b44eb250396bf">hetREG1</a>-&gt;PCR = 0x0000010AU;</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;    <span class="comment">/* flip parity bit */</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;    NHET1RAMPARLOC ^= 0x1U;</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;    <span class="comment">/* Disable TEST mode */</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;    <a class="code" href="reg__het_8h.html#a1fb756f91c591fa0957b44eb250396bf">hetREG1</a>-&gt;PCR = 0x0000000AU;</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;    <span class="comment">/* read to cause parity error */</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;    nhetread = NHET1RAMLOC;</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;    <span class="comment">/* check if ESM group1 channel 7 is flagged */</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] &amp; 0x80U) ==0U)</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;    {</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;        <span class="comment">/* NHET1 RAM parity error was not flagged to ESM. */</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;        <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(HET1PARITYCHECK_FAIL1);</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;    }</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;    {</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;        <span class="comment">/* clear ESM group1 channel 7 flag */</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;        <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] = 0x80U;</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;        <span class="comment">/* Set TEST mode and enable parity checking */</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;        <a class="code" href="reg__het_8h.html#a1fb756f91c591fa0957b44eb250396bf">hetREG1</a>-&gt;PCR = 0x0000010AU;</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;        <span class="comment">/* Revert back to correct data, flip bit 0 of the parity location */</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;        NHET1RAMPARLOC ^= 0x1U;</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;    }</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;    <span class="comment">/* Restore Parity comtrol register */</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;    <a class="code" href="reg__het_8h.html#a1fb756f91c591fa0957b44eb250396bf">hetREG1</a>-&gt;PCR = hetpcr_bk;</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="comment">/* USER CODE BEGIN (54) */</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;}</div><div class="ttc" id="reg__het_8h_html_a1fb756f91c591fa0957b44eb250396bf"><div class="ttname"><a href="reg__het_8h.html#a1fb756f91c591fa0957b44eb250396bf">hetREG1</a></div><div class="ttdeci">#define hetREG1</div><div class="ttdoc">HET Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__het_8h_source.html#l00153">reg_het.h:153</a></div></div>
<div class="ttc" id="sys__selftest_8c_html_ae96e990763ae7d45bd55ea5a27299a47"><div class="ttname"><a href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a></div><div class="ttdeci">void selftestFailNotification(uint32 flag)</div><div class="ttdoc">Self test fail service routine. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00058">sys_selftest.c:58</a></div></div>
<div class="ttc" id="reg__esm_8h_html_a7c2e779f2973e0c2c9496a4796df10f1"><div class="ttname"><a href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a></div><div class="ttdeci">#define esmREG</div><div class="ttdoc">Esm Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__esm_8h_source.html#l00100">reg_esm.h:100</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a08473bcd7b0a42d859fe99011c4707b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08473bcd7b0a42d859fe99011c4707b7">&#9670;&nbsp;</a></span>het2ParityCheck()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void het2ParityCheck </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Routine to check HET2 RAM parity error detection and signaling mechanism. </p>
<p>Routine to check HET2 RAM parity error detection and signaling mechanism </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l01411">1411</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>

<p class="reference">References <a class="el" href="reg__het_8h_source.html#l00179">hetREG2</a>.</p>
<div class="fragment"><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;{</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;    <span class="keyword">volatile</span> uint32 nhetread = 0U;</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;    uint32 hetpcr_bk = <a class="code" href="reg__het_8h.html#aafb44d44d36dc6bc8bbec6acb4f252ca">hetREG2</a>-&gt;PCR;</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;    uint32 esmCh7Stat, esmCh34Stat = 0U;</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;    </div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="comment">/* USER CODE BEGIN (57) */</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;    <span class="comment">/* Set TEST mode and enable parity checking */</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;    <a class="code" href="reg__het_8h.html#aafb44d44d36dc6bc8bbec6acb4f252ca">hetREG2</a>-&gt;PCR = 0x0000010AU;</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;    <span class="comment">/* flip parity bit */</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;    NHET2RAMPARLOC ^= 0x1U;</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;    <span class="comment">/* Disable TEST mode */</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;    <a class="code" href="reg__het_8h.html#aafb44d44d36dc6bc8bbec6acb4f252ca">hetREG2</a>-&gt;PCR = 0x0000000AU;</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;    <span class="comment">/* read to cause parity error */</span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;    nhetread = NHET2RAMLOC;</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;    <span class="comment">/* check if ESM group1 channel 7 or 34 (If not reserved) is flagged */</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;    esmCh7Stat  = <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] &amp; 0x80U;</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;    esmCh34Stat = <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR4[0U] &amp; 0x4U;</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;    <span class="keywordflow">if</span> ((esmCh7Stat == 0U) &amp;&amp; (esmCh34Stat ==0U))</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;    {</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;        <span class="comment">/* NHET2 RAM parity error was not flagged to ESM. */</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;        <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(HET2PARITYCHECK_FAIL1);</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;    }</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;    {</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;        <span class="comment">/* clear ESM group1 channel 7 flag */</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;        <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] = 0x80U;</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;        <span class="comment">/* clear ESM group1 channel 34 flag */</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;        <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR4[0U] = 0x4U;</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;        <span class="comment">/* Set TEST mode and enable parity checking */</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;        <a class="code" href="reg__het_8h.html#aafb44d44d36dc6bc8bbec6acb4f252ca">hetREG2</a>-&gt;PCR = 0x0000010AU;</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;        <span class="comment">/* Revert back to correct data, flip bit 0 of the parity location */</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;        NHET2RAMPARLOC ^= 0x1U;</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;    }</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;    <span class="comment">/* Restore parity control register */</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;    <a class="code" href="reg__het_8h.html#aafb44d44d36dc6bc8bbec6acb4f252ca">hetREG2</a>-&gt;PCR = hetpcr_bk;</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="comment">/* USER CODE BEGIN (58) */</span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;}</div><div class="ttc" id="reg__het_8h_html_aafb44d44d36dc6bc8bbec6acb4f252ca"><div class="ttname"><a href="reg__het_8h.html#aafb44d44d36dc6bc8bbec6acb4f252ca">hetREG2</a></div><div class="ttdeci">#define hetREG2</div><div class="ttdoc">HET2 Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__het_8h_source.html#l00179">reg_het.h:179</a></div></div>
<div class="ttc" id="sys__selftest_8c_html_ae96e990763ae7d45bd55ea5a27299a47"><div class="ttname"><a href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a></div><div class="ttdeci">void selftestFailNotification(uint32 flag)</div><div class="ttdoc">Self test fail service routine. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00058">sys_selftest.c:58</a></div></div>
<div class="ttc" id="reg__esm_8h_html_a7c2e779f2973e0c2c9496a4796df10f1"><div class="ttname"><a href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a></div><div class="ttdeci">#define esmREG</div><div class="ttdoc">Esm Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__esm_8h_source.html#l00100">reg_esm.h:100</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a5f69665c7b7abb003cfb4a314ce1e943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f69665c7b7abb003cfb4a314ce1e943">&#9670;&nbsp;</a></span>htu1ParityCheck()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void htu1ParityCheck </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Routine to check HTU1 RAM parity error detection and signaling mechanism. </p>
<p>Routine to check HTU1 RAM parity error detection and signaling mechanism </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l01355">1355</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;{</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;    <span class="keyword">volatile</span> uint32 hturead = 0U;</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;    uint32 htupcr_bk = htuREG1-&gt;PCR;</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="comment">/* USER CODE BEGIN (55) */</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;    <span class="comment">/* Enable parity and TEST mode */</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;    htuREG1-&gt;PCR = 0x0000010AU;</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;    <span class="comment">/* flip parity bit */</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;    HTU1PARLOC ^= 0x1U;</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;    <span class="comment">/* Disable parity RAM test mode */</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;    htuREG1-&gt;PCR = 0x0000000AU;</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;    <span class="comment">/* read to cause parity error */</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;    hturead = HTU1RAMLOC;</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;    <span class="comment">/* check if ESM group1 channel 8 is flagged */</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] &amp; 0x100U) == 0U)</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;    {</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;        <span class="comment">/* HTU1 RAM parity error was not flagged to ESM. */</span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;        <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(HTU1PARITYCHECK_FAIL1);</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;    }</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;    {</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;        <span class="comment">/* Clear HTU parity error flag */</span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;        htuREG1-&gt;PAR = 0x00010000U;</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;        <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] = 0x100U;</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;        <span class="comment">/* Enable parity and TEST mode */</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;        htuREG1-&gt;PCR = 0x0000010AU;</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;        <span class="comment">/* Revert back to correct data, flip bit 0 of the parity location */</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;        HTU1PARLOC ^= 0x1U;</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;    }</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;    <span class="comment">/* Restore Parity control register */</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;    htuREG1-&gt;PCR = htupcr_bk;</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="comment">/* USER CODE BEGIN (56) */</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;}</div><div class="ttc" id="sys__selftest_8c_html_ae96e990763ae7d45bd55ea5a27299a47"><div class="ttname"><a href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a></div><div class="ttdeci">void selftestFailNotification(uint32 flag)</div><div class="ttdoc">Self test fail service routine. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00058">sys_selftest.c:58</a></div></div>
<div class="ttc" id="reg__esm_8h_html_a7c2e779f2973e0c2c9496a4796df10f1"><div class="ttname"><a href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a></div><div class="ttdeci">#define esmREG</div><div class="ttdoc">Esm Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__esm_8h_source.html#l00100">reg_esm.h:100</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="aaf183a3ffe2ce7257d5fbceb4cca69f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf183a3ffe2ce7257d5fbceb4cca69f0">&#9670;&nbsp;</a></span>htu2ParityCheck()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void htu2ParityCheck </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Routine to check HTU2 RAM parity error detection and signaling mechanism. </p>
<p>Routine to check HTU2 RAM parity error detection and signaling mechanism </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l01471">1471</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;{</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;    <span class="keyword">volatile</span> uint32 hturead = 0U;</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;    uint32 htupcr_bk = htuREG2-&gt;PCR;</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="comment">/* USER CODE BEGIN (59) */</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;    <span class="comment">/* Enable parity and TEST mode */</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;    htuREG2-&gt;PCR = 0x0000010AU;</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;    <span class="comment">/* flip parity bit */</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;    HTU2PARLOC ^= 0x1U;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;    <span class="comment">/* Disable parity RAM test mode */</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;    htuREG2-&gt;PCR = 0x0000000AU;</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;    <span class="comment">/* read to cause parity error */</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;    hturead = HTU2RAMLOC;</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;    <span class="comment">/* check if ESM group1 channel 8 is flagged */</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] &amp; 0x100U) == 0U)</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;    {</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;        <span class="comment">/* HTU2 RAM parity error was not flagged to ESM. */</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;        <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(HTU2PARITYCHECK_FAIL1);</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;    }</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;    {</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;        <span class="comment">/* Clear HTU parity error flag */</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;        htuREG2-&gt;PAR = 0x00010000U;</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;        <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] = 0x100U;</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;        <span class="comment">/* Enable parity and TEST mode */</span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;        htuREG2-&gt;PCR = 0x0000010AU;</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;        <span class="comment">/* Revert back to correct data, flip bit 0 of the parity location */</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;        HTU2PARLOC ^= 0x1U;</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;    }</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;    <span class="comment">/* Restore parity control register*/</span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;    htuREG2-&gt;PCR = htupcr_bk;</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="comment">/* USER CODE BEGIN (60) */</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;}</div><div class="ttc" id="sys__selftest_8c_html_ae96e990763ae7d45bd55ea5a27299a47"><div class="ttname"><a href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a></div><div class="ttdeci">void selftestFailNotification(uint32 flag)</div><div class="ttdoc">Self test fail service routine. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00058">sys_selftest.c:58</a></div></div>
<div class="ttc" id="reg__esm_8h_html_a7c2e779f2973e0c2c9496a4796df10f1"><div class="ttname"><a href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a></div><div class="ttdeci">#define esmREG</div><div class="ttdoc">Esm Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__esm_8h_source.html#l00100">reg_esm.h:100</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a3184dfe0846903e1111348942160dfe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3184dfe0846903e1111348942160dfe7">&#9670;&nbsp;</a></span>memoryInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void memoryInit </td>
          <td>(</td>
          <td class="paramtype">uint32&#160;</td>
          <td class="paramname"><em>ram</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory Initialization Driver. </p>
<p>This function is called to perform Memory initialization of selected RAM's. </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l00184">184</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>

<p class="reference">References <a class="el" href="reg__system_8h_source.html#l00139">systemREG1</a>.</p>
<div class="fragment"><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;{</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">/* USER CODE BEGIN (6) */</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="comment">/* Enable Memory Hardware Initialization */</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;MINITGCR = 0xAU;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="comment">/* Enable Memory Hardware Initialization for selected RAM&#39;s */</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;MSINENA  = ram;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="comment">/* Wait until Memory Hardware Initialization complete */</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="comment">/*SAFETYMCUSW 28 D MR:NA &lt;APPROVED&gt; &quot;Hardware status bit read check&quot; */</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <span class="keywordflow">while</span>((<a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;MSTCGSTAT &amp; 0x00000100U) != 0x00000100U)</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    {</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    }<span class="comment">/* Wait */</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="comment">/* Disable Memory Hardware Initialization */</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;MINITGCR = 0x5U;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">/* USER CODE BEGIN (7) */</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;}</div><div class="ttc" id="reg__system_8h_html_a8c52b62df956810205e4da7a2fd74efa"><div class="ttname"><a href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a></div><div class="ttdeci">#define systemREG1</div><div class="ttdoc">System Register Frame 1 Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__system_8h_source.html#l00139">reg_system.h:139</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a01f1d76b843e64acb8bb464d79b9cd45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01f1d76b843e64acb8bb464d79b9cd45">&#9670;&nbsp;</a></span>memoryPort0TestFailNotification()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void memoryPort0TestFailNotification </td>
          <td>(</td>
          <td class="paramtype">uint32&#160;</td>
          <td class="paramname"><em>groupSelect</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32&#160;</td>
          <td class="paramname"><em>dataSelect</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32&#160;</td>
          <td class="paramname"><em>address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory Port 0 test fail notification. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">groupSelect</td><td>Failing Ram group select: </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dataSelect</td><td>Failing Ram data select: </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>Failing Ram offset: </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>Failing data at address:</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>This function has to be provide by the user. </dd></dl>

<p class="definition">Definition at line <a class="el" href="notification_8c_source.html#l00083">83</a> of file <a class="el" href="notification_8c_source.html">notification.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;{</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/*  enter user code between the USER CODE BEGIN and USER CODE END. */</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/* USER CODE BEGIN (5) */</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;}</div></div><!-- fragment -->
</div>
</div>
<a id="a27770bcd3ed64bdd085157a5c99a3502"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27770bcd3ed64bdd085157a5c99a3502">&#9670;&nbsp;</a></span>memoryPort1TestFailNotification()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void memoryPort1TestFailNotification </td>
          <td>(</td>
          <td class="paramtype">uint32&#160;</td>
          <td class="paramname"><em>groupSelect</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32&#160;</td>
          <td class="paramname"><em>dataSelect</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32&#160;</td>
          <td class="paramname"><em>address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory Port 1 test fail notification. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">groupSelect</td><td>Failing Ram group select: </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dataSelect</td><td>Failing Ram data select: </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>Failing Ram offset: </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>Failing data at address:</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>This function has to be provide by the user. </dd></dl>

<p class="definition">Definition at line <a class="el" href="notification_8c_source.html#l00093">93</a> of file <a class="el" href="notification_8c_source.html">notification.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;{</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/*  enter user code between the USER CODE BEGIN and USER CODE END. */</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/* USER CODE BEGIN (7) */</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;}</div></div><!-- fragment -->
</div>
</div>
<a id="a050e0c2257b541e651eb35d32f10c98d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a050e0c2257b541e651eb35d32f10c98d">&#9670;&nbsp;</a></span>mibspi1ParityCheck()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void mibspi1ParityCheck </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Routine to check MIBSPI1 RAM parity error detection and signaling mechanism. </p>
<p>Routine to check MIBSPI1 RAM parity error detection and signaling mechanism </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l01825">1825</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>

<p class="reference">References <a class="el" href="reg__mibspi_8h_source.html#l00236">mibspiPARRAM1</a>, and <a class="el" href="reg__mibspi_8h_source.html#l00131">mibspiREG1</a>.</p>
<div class="fragment"><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;{</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;    <span class="keyword">volatile</span> uint32 spiread = 0U;</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;    uint32 mibspie_bk = <a class="code" href="reg__mibspi_8h.html#a59785fe30b9ecba3095b820f844910df">mibspiREG1</a>-&gt;MIBSPIE;</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;    uint32 mibspictl_bk = <a class="code" href="reg__mibspi_8h.html#a59785fe30b9ecba3095b820f844910df">mibspiREG1</a>-&gt;UERRCTRL;</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="comment">/* USER CODE BEGIN (71) */</span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;    <span class="comment">/* enable multi-buffered mode */</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;    <a class="code" href="reg__mibspi_8h.html#a59785fe30b9ecba3095b820f844910df">mibspiREG1</a>-&gt;MIBSPIE = 0x1U;</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;    <span class="comment">/* enable parity error detection */</span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;    <a class="code" href="reg__mibspi_8h.html#a59785fe30b9ecba3095b820f844910df">mibspiREG1</a>-&gt;UERRCTRL = (<a class="code" href="reg__mibspi_8h.html#a59785fe30b9ecba3095b820f844910df">mibspiREG1</a>-&gt;UERRCTRL &amp; 0xFFFFFFF0U) | (0xAU);</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;    <span class="comment">/* enable parity test mode */</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;    <a class="code" href="reg__mibspi_8h.html#a59785fe30b9ecba3095b820f844910df">mibspiREG1</a>-&gt;UERRCTRL |= 0x00000100U;</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;    <span class="comment">/* flip bit 0 of the parity location */</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;    <a class="code" href="reg__mibspi_8h.html#a3e70cf83cef67d59bf3c7236dd1e0a19">mibspiPARRAM1</a> ^= 0x1U;</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;    <span class="comment">/* disable parity test mode */</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;    <a class="code" href="reg__mibspi_8h.html#a59785fe30b9ecba3095b820f844910df">mibspiREG1</a>-&gt;UERRCTRL &amp;= 0xFFFFFEFFU;</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;    <span class="comment">/* read from MibSPI1 RAM to cause parity error */</span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;    spiread = MIBSPI1RAMLOC;</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;    <span class="comment">/* check if ESM group1 channel 17 is flagged */</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] &amp; 0x20000U) == 0U)</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;    {</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;        <span class="comment">/* No MibSPI1 RAM parity error was flagged to ESM. */</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;        <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(MIBSPI1PARITYCHECK_FAIL1);</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;    }</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;    {</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;        <span class="comment">/* clear parity error flags */</span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;        <a class="code" href="reg__mibspi_8h.html#a59785fe30b9ecba3095b820f844910df">mibspiREG1</a>-&gt;UERRSTAT = 0x3U;</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;        <span class="comment">/* clear ESM group1 channel 17 flag */</span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;        <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] = 0x20000U;</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;        <span class="comment">/* enable parity test mode */</span></div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;        <a class="code" href="reg__mibspi_8h.html#a59785fe30b9ecba3095b820f844910df">mibspiREG1</a>-&gt;UERRCTRL |= 0x00000100U;</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;        <span class="comment">/* Revert back to correct data, flip bit 0 of the parity location */</span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;        <a class="code" href="reg__mibspi_8h.html#a3e70cf83cef67d59bf3c7236dd1e0a19">mibspiPARRAM1</a> ^= 0x1U;</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;    }</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;    <span class="comment">/* Restore MIBSPI control registers */</span></div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;    <a class="code" href="reg__mibspi_8h.html#a59785fe30b9ecba3095b820f844910df">mibspiREG1</a>-&gt;UERRCTRL = mibspictl_bk;</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;    <a class="code" href="reg__mibspi_8h.html#a59785fe30b9ecba3095b820f844910df">mibspiREG1</a>-&gt;MIBSPIE = mibspie_bk;</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="comment">/* USER CODE BEGIN (72) */</span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;}</div><div class="ttc" id="sys__selftest_8c_html_ae96e990763ae7d45bd55ea5a27299a47"><div class="ttname"><a href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a></div><div class="ttdeci">void selftestFailNotification(uint32 flag)</div><div class="ttdoc">Self test fail service routine. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00058">sys_selftest.c:58</a></div></div>
<div class="ttc" id="reg__esm_8h_html_a7c2e779f2973e0c2c9496a4796df10f1"><div class="ttname"><a href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a></div><div class="ttdeci">#define esmREG</div><div class="ttdoc">Esm Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__esm_8h_source.html#l00100">reg_esm.h:100</a></div></div>
<div class="ttc" id="reg__mibspi_8h_html_a3e70cf83cef67d59bf3c7236dd1e0a19"><div class="ttname"><a href="reg__mibspi_8h.html#a3e70cf83cef67d59bf3c7236dd1e0a19">mibspiPARRAM1</a></div><div class="ttdeci">#define mibspiPARRAM1</div><div class="ttdoc">MIBSPI1 Buffer RAM PARITY Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__mibspi_8h_source.html#l00236">reg_mibspi.h:236</a></div></div>
<div class="ttc" id="reg__mibspi_8h_html_a59785fe30b9ecba3095b820f844910df"><div class="ttname"><a href="reg__mibspi_8h.html#a59785fe30b9ecba3095b820f844910df">mibspiREG1</a></div><div class="ttdeci">#define mibspiREG1</div><div class="ttdoc">MIBSPI1 Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__mibspi_8h_source.html#l00131">reg_mibspi.h:131</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ae4c80f3599811e410da64821448b860b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4c80f3599811e410da64821448b860b">&#9670;&nbsp;</a></span>mibspi3ParityCheck()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void mibspi3ParityCheck </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Routine to check MIBSPI3 RAM parity error detection and signaling mechanism. </p>
<p>Routine to check MIBSPI3 RAM parity error detection and signaling mechanism </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l01889">1889</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>

<p class="reference">References <a class="el" href="reg__mibspi_8h_source.html#l00243">mibspiPARRAM3</a>, and <a class="el" href="reg__mibspi_8h_source.html#l00147">mibspiREG3</a>.</p>
<div class="fragment"><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;{</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;    <span class="keyword">volatile</span> uint32 spiread = 0U;</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;    uint32 mibspie_bk = <a class="code" href="reg__mibspi_8h.html#ac68545bfe7877266ef53a0dd49fd8322">mibspiREG3</a>-&gt;MIBSPIE;</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;    uint32 mibspictl_bk = <a class="code" href="reg__mibspi_8h.html#ac68545bfe7877266ef53a0dd49fd8322">mibspiREG3</a>-&gt;UERRCTRL;</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="comment">/* USER CODE BEGIN (73) */</span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;    <span class="comment">/* enable multi-buffered mode */</span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;    <a class="code" href="reg__mibspi_8h.html#ac68545bfe7877266ef53a0dd49fd8322">mibspiREG3</a>-&gt;MIBSPIE = 0x1U;</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;    <span class="comment">/* enable parity test mode */</span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;    <a class="code" href="reg__mibspi_8h.html#ac68545bfe7877266ef53a0dd49fd8322">mibspiREG3</a>-&gt;UERRCTRL |= 0x00000100U;</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;    <span class="comment">/* flip bit 0 of the parity location */</span></div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;    <a class="code" href="reg__mibspi_8h.html#af440f4d730ee907f7998683662d38a99">mibspiPARRAM3</a> ^= 0x1U;</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;    <span class="comment">/* enable parity error detection */</span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;    <a class="code" href="reg__mibspi_8h.html#ac68545bfe7877266ef53a0dd49fd8322">mibspiREG3</a>-&gt;UERRCTRL = (<a class="code" href="reg__mibspi_8h.html#ac68545bfe7877266ef53a0dd49fd8322">mibspiREG3</a>-&gt;UERRCTRL &amp; 0xFFFFFFF0U) | (0xAU);</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;    <span class="comment">/* disable parity test mode */</span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;    <a class="code" href="reg__mibspi_8h.html#ac68545bfe7877266ef53a0dd49fd8322">mibspiREG3</a>-&gt;UERRCTRL &amp;= 0xFFFFFEFFU;</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;    <span class="comment">/* read from MibSPI3 RAM to cause parity error */</span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;    spiread = MIBSPI3RAMLOC;</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;    <span class="comment">/* check if ESM group1 channel 18 is flagged */</span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] &amp; 0x40000U) == 0U)</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;    {</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;        <span class="comment">/* No MibSPI3 RAM parity error was flagged to ESM. */</span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;        <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(MIBSPI3PARITYCHECK_FAIL1);</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;    }</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;    {</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;        <span class="comment">/* clear parity error flags */</span></div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;        <a class="code" href="reg__mibspi_8h.html#ac68545bfe7877266ef53a0dd49fd8322">mibspiREG3</a>-&gt;UERRSTAT = 0x3U;</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;        <span class="comment">/* clear ESM group1 channel 18 flag */</span></div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;        <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] = 0x40000U;</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;        <span class="comment">/* enable parity test mode */</span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;        <a class="code" href="reg__mibspi_8h.html#ac68545bfe7877266ef53a0dd49fd8322">mibspiREG3</a>-&gt;UERRCTRL |= 0x00000100U;</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;        <span class="comment">/* Revert back to correct data, flip bit 0 of the parity location */</span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;        <a class="code" href="reg__mibspi_8h.html#af440f4d730ee907f7998683662d38a99">mibspiPARRAM3</a> ^= 0x1U;</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;    }</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;    <span class="comment">/* Restore MIBSPI control registers */</span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;    <a class="code" href="reg__mibspi_8h.html#ac68545bfe7877266ef53a0dd49fd8322">mibspiREG3</a>-&gt;UERRCTRL = mibspictl_bk;</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;    <a class="code" href="reg__mibspi_8h.html#ac68545bfe7877266ef53a0dd49fd8322">mibspiREG3</a>-&gt;MIBSPIE = mibspie_bk;</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="comment">/* USER CODE BEGIN (74) */</span></div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;}</div><div class="ttc" id="reg__mibspi_8h_html_ac68545bfe7877266ef53a0dd49fd8322"><div class="ttname"><a href="reg__mibspi_8h.html#ac68545bfe7877266ef53a0dd49fd8322">mibspiREG3</a></div><div class="ttdeci">#define mibspiREG3</div><div class="ttdoc">MIBSPI3 Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__mibspi_8h_source.html#l00147">reg_mibspi.h:147</a></div></div>
<div class="ttc" id="sys__selftest_8c_html_ae96e990763ae7d45bd55ea5a27299a47"><div class="ttname"><a href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a></div><div class="ttdeci">void selftestFailNotification(uint32 flag)</div><div class="ttdoc">Self test fail service routine. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00058">sys_selftest.c:58</a></div></div>
<div class="ttc" id="reg__mibspi_8h_html_af440f4d730ee907f7998683662d38a99"><div class="ttname"><a href="reg__mibspi_8h.html#af440f4d730ee907f7998683662d38a99">mibspiPARRAM3</a></div><div class="ttdeci">#define mibspiPARRAM3</div><div class="ttdoc">MIBSPI3 Buffer RAM PARITY Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__mibspi_8h_source.html#l00243">reg_mibspi.h:243</a></div></div>
<div class="ttc" id="reg__esm_8h_html_a7c2e779f2973e0c2c9496a4796df10f1"><div class="ttname"><a href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a></div><div class="ttdeci">#define esmREG</div><div class="ttdoc">Esm Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__esm_8h_source.html#l00100">reg_esm.h:100</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a8ce4f5d8f1e282ddab7f65f5c5840e0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ce4f5d8f1e282ddab7f65f5c5840e0a">&#9670;&nbsp;</a></span>mibspi5ParityCheck()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void mibspi5ParityCheck </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Routine to check MIBSPI5 RAM parity error detection and signaling mechanism. </p>
<p>Routine to check MIBSPI5 RAM parity error detection and signaling mechanism </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l01953">1953</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>

<p class="reference">References <a class="el" href="reg__mibspi_8h_source.html#l00251">mibspiPARRAM5</a>, and <a class="el" href="reg__mibspi_8h_source.html#l00163">mibspiREG5</a>.</p>
<div class="fragment"><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;{</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;    <span class="keyword">volatile</span> uint32 spiread = 0U;</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;    uint32 mibspie_bk = <a class="code" href="reg__mibspi_8h.html#af010584e2232f2dfbf59da41599d0e41">mibspiREG5</a>-&gt;MIBSPIE;</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;    uint32 mibspictl_bk = <a class="code" href="reg__mibspi_8h.html#af010584e2232f2dfbf59da41599d0e41">mibspiREG5</a>-&gt;UERRCTRL;</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="comment">/* USER CODE BEGIN (75) */</span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;</div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;    <span class="comment">/* enable multi-buffered mode */</span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;    <a class="code" href="reg__mibspi_8h.html#af010584e2232f2dfbf59da41599d0e41">mibspiREG5</a>-&gt;MIBSPIE = 0x1U;</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;    <span class="comment">/* enable parity test mode */</span></div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;    <a class="code" href="reg__mibspi_8h.html#af010584e2232f2dfbf59da41599d0e41">mibspiREG5</a>-&gt;UERRCTRL |= 0x00000100U;</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;    <span class="comment">/* flip bit 0 of the parity location */</span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;    <a class="code" href="reg__mibspi_8h.html#a1443f050f83a68a49c7eed4c0084a511">mibspiPARRAM5</a> ^= 0x1U;</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;    <span class="comment">/* enable parity error detection */</span></div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;    <a class="code" href="reg__mibspi_8h.html#af010584e2232f2dfbf59da41599d0e41">mibspiREG5</a>-&gt;UERRCTRL = (<a class="code" href="reg__mibspi_8h.html#af010584e2232f2dfbf59da41599d0e41">mibspiREG5</a>-&gt;UERRCTRL &amp; 0xFFFFFFF0U) | (0xAU);</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;    <span class="comment">/* disable parity test mode */</span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;    <a class="code" href="reg__mibspi_8h.html#af010584e2232f2dfbf59da41599d0e41">mibspiREG5</a>-&gt;UERRCTRL &amp;= 0xFFFFFEFFU;</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;    <span class="comment">/* read from MibSPI5 RAM to cause parity error */</span></div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;    spiread = MIBSPI5RAMLOC;</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;    <span class="comment">/* check if ESM group1 channel 24 is flagged */</span></div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] &amp; 0x01000000U) == 0U)</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;    {</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;        <span class="comment">/* No MibSPI5 RAM parity error was flagged to ESM. */</span></div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;        <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(MIBSPI5PARITYCHECK_FAIL1);</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;    }</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;    {</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;        <span class="comment">/* clear parity error flags */</span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;        <a class="code" href="reg__mibspi_8h.html#af010584e2232f2dfbf59da41599d0e41">mibspiREG5</a>-&gt;UERRSTAT = 0x3U;</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;        <span class="comment">/* clear ESM group1 channel 24 flag */</span></div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;        <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] = 0x01000000U;</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;        <span class="comment">/* enable parity test mode */</span></div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;        <a class="code" href="reg__mibspi_8h.html#af010584e2232f2dfbf59da41599d0e41">mibspiREG5</a>-&gt;UERRCTRL |= 0x00000100U;</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;        <span class="comment">/* Revert back to correct data, flip bit 0 of the parity location */</span></div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;        <a class="code" href="reg__mibspi_8h.html#a1443f050f83a68a49c7eed4c0084a511">mibspiPARRAM5</a> ^= 0x1U;</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;    }</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;    <span class="comment">/* Restore MIBSPI control registers */</span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;    <a class="code" href="reg__mibspi_8h.html#af010584e2232f2dfbf59da41599d0e41">mibspiREG5</a>-&gt;UERRCTRL = mibspictl_bk;</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;    <a class="code" href="reg__mibspi_8h.html#af010584e2232f2dfbf59da41599d0e41">mibspiREG5</a>-&gt;MIBSPIE = mibspie_bk;</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="comment">/* USER CODE BEGIN (76) */</span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;}</div><div class="ttc" id="reg__mibspi_8h_html_af010584e2232f2dfbf59da41599d0e41"><div class="ttname"><a href="reg__mibspi_8h.html#af010584e2232f2dfbf59da41599d0e41">mibspiREG5</a></div><div class="ttdeci">#define mibspiREG5</div><div class="ttdoc">MIBSPI5 Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__mibspi_8h_source.html#l00163">reg_mibspi.h:163</a></div></div>
<div class="ttc" id="reg__mibspi_8h_html_a1443f050f83a68a49c7eed4c0084a511"><div class="ttname"><a href="reg__mibspi_8h.html#a1443f050f83a68a49c7eed4c0084a511">mibspiPARRAM5</a></div><div class="ttdeci">#define mibspiPARRAM5</div><div class="ttdoc">MIBSPI5 Buffer RAM PARITY Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__mibspi_8h_source.html#l00251">reg_mibspi.h:251</a></div></div>
<div class="ttc" id="sys__selftest_8c_html_ae96e990763ae7d45bd55ea5a27299a47"><div class="ttname"><a href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a></div><div class="ttdeci">void selftestFailNotification(uint32 flag)</div><div class="ttdoc">Self test fail service routine. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00058">sys_selftest.c:58</a></div></div>
<div class="ttc" id="reg__esm_8h_html_a7c2e779f2973e0c2c9496a4796df10f1"><div class="ttname"><a href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a></div><div class="ttdeci">#define esmREG</div><div class="ttdoc">Esm Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__esm_8h_source.html#l00100">reg_esm.h:100</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a1edb8a500b4ad0f3e87b93245856a937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1edb8a500b4ad0f3e87b93245856a937">&#9670;&nbsp;</a></span>pbistGetConfigValue()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void pbistGetConfigValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structpbist__config__reg.html">pbist_config_reg_t</a> *&#160;</td>
          <td class="paramname"><em>config_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="sys__common_8h.html#a9daf9a5992391b058477d28d107ee5e2">config_value_type_t</a>&#160;</td>
          <td class="paramname"><em>type</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the initial or current values of the configuration registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*config_reg</td><td>pointer to the struct to which the initial or current value of the configuration registers need to be stored </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">type</td><td>whether initial or current value of the configuration registers need to be stored<ul>
<li>InitialValue: initial value of the configuration registers will be stored in the struct pointed by config_reg</li>
<li>CurrentValue: initial value of the configuration registers will be stored in the struct pointed by config_reg</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<p>This function will copy the initial or current value (depending on the parameter 'type') of the configuration registers to the struct pointed by config_reg </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l02646">2646</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>
<div class="fragment"><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;{</div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;    <span class="keywordflow">if</span> (type == InitialValue)</div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;    {</div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;        config_reg-&gt;CONFIG_RAMT = PBIST_RAMT_CONFIGVALUE;</div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;        config_reg-&gt;CONFIG_DLR = PBIST_DLR_CONFIGVALUE;</div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;        config_reg-&gt;CONFIG_PACT = PBIST_PACT_CONFIGVALUE;</div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;        config_reg-&gt;CONFIG_PBISTID = PBIST_PBISTID_CONFIGVALUE;</div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;        config_reg-&gt;CONFIG_OVER = PBIST_OVER_CONFIGVALUE;</div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;        config_reg-&gt;CONFIG_FSRDL1 = PBIST_FSRDL1_CONFIGVALUE;</div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;        config_reg-&gt;CONFIG_ROM = PBIST_ROM_CONFIGVALUE;</div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;        config_reg-&gt;CONFIG_ALGO = PBIST_ALGO_CONFIGVALUE;</div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;        config_reg-&gt;CONFIG_RINFOL = PBIST_RINFOL_CONFIGVALUE;</div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;        config_reg-&gt;CONFIG_RINFOU = PBIST_RINFOU_CONFIGVALUE;</div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;    }</div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;    {</div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;    <span class="comment">/*SAFETYMCUSW 134 S MR:12.2 &lt;APPROVED&gt; &quot;LDRA Tool issue&quot; */</span></div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;        config_reg-&gt;CONFIG_RAMT = pbistREG-&gt;RAMT;</div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;        config_reg-&gt;CONFIG_DLR = pbistREG-&gt;DLR;</div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;        config_reg-&gt;CONFIG_PACT = pbistREG-&gt;PACT;</div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;        config_reg-&gt;CONFIG_PBISTID = pbistREG-&gt;PBISTID;</div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;        config_reg-&gt;CONFIG_OVER = pbistREG-&gt;OVER;</div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;        config_reg-&gt;CONFIG_FSRDL1 = pbistREG-&gt;FSRDL1;</div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;        config_reg-&gt;CONFIG_ROM = pbistREG-&gt;ROM;</div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;        config_reg-&gt;CONFIG_ALGO = pbistREG-&gt;ALGO;</div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;        config_reg-&gt;CONFIG_RINFOL = pbistREG-&gt;RINFOL;</div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;        config_reg-&gt;CONFIG_RINFOU = pbistREG-&gt;RINFOU;</div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;    }</div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;}</div></div><!-- fragment -->
</div>
</div>
<a id="a2675f441b1c7bbadd9877cfd586bf959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2675f441b1c7bbadd9877cfd586bf959">&#9670;&nbsp;</a></span>pbistIsTestCompleted()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">boolean pbistIsTestCompleted </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks to see if the PBIST test is completed. </p>
<dl class="section return"><dt>Returns</dt><dd>1 if PBIST test completed, otherwise 0.</dd></dl>
<p>Checks to see if the PBIST test is completed. </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l00503">503</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>

<p class="reference">References <a class="el" href="reg__system_8h_source.html#l00139">systemREG1</a>.</p>
<div class="fragment"><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;{</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">/* USER CODE BEGIN (22) */</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    <span class="keywordflow">return</span> ((<a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;MSTCGSTAT &amp; 0x1U) != 0U);</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">/* USER CODE BEGIN (23) */</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;}</div><div class="ttc" id="reg__system_8h_html_a8c52b62df956810205e4da7a2fd74efa"><div class="ttname"><a href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a></div><div class="ttdeci">#define systemREG1</div><div class="ttdoc">System Register Frame 1 Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__system_8h_source.html#l00139">reg_system.h:139</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a975a794505ddcaf5d1c68e7a229fc8ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a975a794505ddcaf5d1c68e7a229fc8ae">&#9670;&nbsp;</a></span>pbistIsTestPassed()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">boolean pbistIsTestPassed </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks to see if the PBIST test is completed successfully. </p>
<dl class="section return"><dt>Returns</dt><dd>1 if PBIST test passed, otherwise 0.</dd></dl>
<p>Checks to see if the PBIST test is completed successfully. </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l00522">522</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;{</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">/* USER CODE BEGIN (24) */</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    <span class="keywordtype">boolean</span> status;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    <span class="keywordflow">if</span> (pbistREG-&gt;FSRF0 == 0U)</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    {</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        status = <a class="code" href="hal__stdtypes_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a>;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    }</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    {</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;        status = <a class="code" href="hal__stdtypes_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a>;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    }</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">/* USER CODE BEGIN (25) */</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <span class="keywordflow">return</span> status;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;}</div><div class="ttc" id="hal__stdtypes_8h_html_aa93f0eb578d23995850d61f7d61c55c1"><div class="ttname"><a href="hal__stdtypes_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></div><div class="ttdeci">#define FALSE</div><div class="ttdoc">BOOLEAN definition for FALSE. </div><div class="ttdef"><b>Definition:</b> <a href="hal__stdtypes_8h_source.html#l00182">hal_stdtypes.h:182</a></div></div>
<div class="ttc" id="hal__stdtypes_8h_html_aa8cecfc5c5c054d2875c03e77b7be15d"><div class="ttname"><a href="hal__stdtypes_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></div><div class="ttdeci">#define TRUE</div><div class="ttdoc">definition for TRUE </div><div class="ttdef"><b>Definition:</b> <a href="hal__stdtypes_8h_source.html#l00175">hal_stdtypes.h:175</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a3edbda42e27655bb5e9a3d067ab09caf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3edbda42e27655bb5e9a3d067ab09caf">&#9670;&nbsp;</a></span>pbistPortTestStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">boolean pbistPortTestStatus </td>
          <td>(</td>
          <td class="paramtype">uint32&#160;</td>
          <td class="paramname"><em>port</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks to see if the PBIST Port test is completed successfully. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">port</td><td>- Select the port to get the status. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>1 if PBIST Port test completed successfully, otherwise 0.</dd></dl>
<p>Checks to see if the selected PBIST Port test is completed successfully. </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l00551">551</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>

<p class="reference">References <a class="el" href="sys__selftest_8h_source.html#l00111">PBIST_PORT0</a>.</p>
<div class="fragment"><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;{</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <span class="keywordtype">boolean</span> status;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">/* USER CODE BEGIN (26) */</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    <span class="keywordflow">if</span>(port == (uint32)<a class="code" href="sys__selftest_8h.html#aedcde68ef8c4640e211695cebd10afa3a2f1ea5882d645e86e9a7e8f809c5f5ea">PBIST_PORT0</a>)</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    {</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;      status =  (pbistREG-&gt;FSRF0 == 0U);</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    }</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    {</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;      <span class="comment">/* Invalid Input */</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;      status =  <a class="code" href="hal__stdtypes_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a>;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    }</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    <span class="keywordflow">return</span>  status;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;}</div><div class="ttc" id="hal__stdtypes_8h_html_aa93f0eb578d23995850d61f7d61c55c1"><div class="ttname"><a href="hal__stdtypes_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></div><div class="ttdeci">#define FALSE</div><div class="ttdoc">BOOLEAN definition for FALSE. </div><div class="ttdef"><b>Definition:</b> <a href="hal__stdtypes_8h_source.html#l00182">hal_stdtypes.h:182</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_aedcde68ef8c4640e211695cebd10afa3a2f1ea5882d645e86e9a7e8f809c5f5ea"><div class="ttname"><a href="sys__selftest_8h.html#aedcde68ef8c4640e211695cebd10afa3a2f1ea5882d645e86e9a7e8f809c5f5ea">PBIST_PORT0</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00111">sys_selftest.h:111</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ad5fcc064d8d51dda635d83235cf37e3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5fcc064d8d51dda635d83235cf37e3e">&#9670;&nbsp;</a></span>pbistRun()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void pbistRun </td>
          <td>(</td>
          <td class="paramtype">uint32&#160;</td>
          <td class="paramname"><em>raminfoL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32&#160;</td>
          <td class="paramname"><em>algomask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU self test Driver. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">raminfoL</td><td>- Select the list of RAM to be tested. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">algomask</td><td>- Select the list of Algorithm to be run.</td></tr>
  </table>
  </dd>
</dl>
<p>This function performs Memory Built-in Self test using PBIST module. </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l00421">421</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>

<p class="reference">References <a class="el" href="reg__system_8h_source.html#l00139">systemREG1</a>.</p>
<div class="fragment"><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;{</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="keyword">volatile</span> uint32 i = 0U;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">/* USER CODE BEGIN (17) */</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    <span class="comment">/* PBIST ROM clock frequency = HCLK frequency /2 */</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    <span class="comment">/* Disable memory self controller */</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;MSTGCR = 0x00000105U;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    <span class="comment">/* Disable Memory Initialization controller */</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;MINITGCR = 0x5U;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <span class="comment">/* Enable PBIST controller */</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;MSINENA = 0x1U;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    <span class="comment">/* Enable memory self controller */</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;MSTGCR = 0x0000010AU;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    <span class="comment">/* wait for 32 VBUS clock cycles at least, based on HCLK to VCLK ratio */</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    <span class="comment">/*SAFETYMCUSW 134 S MR:12.2 &lt;APPROVED&gt; &quot;Wait for few clock cycles (Value of i not used)&quot; */</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <span class="comment">/*SAFETYMCUSW 134 S MR:12.2 &lt;APPROVED&gt; &quot;Wait for few clock cycles (Value of i not used)&quot; */</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    <span class="keywordflow">for</span> (i=0U; i&lt;(32U + (32U * 1U)); i++){ <span class="comment">/* Wait */</span> }</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">/* USER CODE BEGIN (18) */</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <span class="comment">/* Enable PBIST clocks and ROM clock */</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    pbistREG-&gt;PACT = 0x3U;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    <span class="comment">/* Select all algorithms to be tested */</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    pbistREG-&gt;ALGO = algomask;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <span class="comment">/* Select RAM groups */</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    pbistREG-&gt;RINFOL = raminfoL;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <span class="comment">/* Select all RAM groups */</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    pbistREG-&gt;RINFOU = 0x00000000U;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <span class="comment">/* ROM contents will not override RINFOx settings */</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    pbistREG-&gt;OVER = 0x0U;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    <span class="comment">/* Algorithm code is loaded from ROM */</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    pbistREG-&gt;ROM = 0x3U;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <span class="comment">/* Start PBIST */</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    pbistREG-&gt;DLR = 0x14U;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">/* USER CODE BEGIN (19) */</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;}</div><div class="ttc" id="reg__system_8h_html_a8c52b62df956810205e4da7a2fd74efa"><div class="ttname"><a href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a></div><div class="ttdeci">#define systemREG1</div><div class="ttdoc">System Register Frame 1 Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__system_8h_source.html#l00139">reg_system.h:139</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ac9b7e2d9da2b5166a9ea002d431e54ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9b7e2d9da2b5166a9ea002d431e54ef">&#9670;&nbsp;</a></span>pbistSelfCheck()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void pbistSelfCheck </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PBIST self test Driver. </p>
<p>This function is called to perform PBIST self test.</p>
<dl class="section note"><dt>Note</dt><dd>This Function uses register's which are not exposed to users through TRM , to run custom algorithm to make PBIST Fail. Users can use this function as Black box. </dd></dl>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l00312">312</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;{</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <span class="keyword">volatile</span> uint32 i = 0U;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    uint32 PBIST_wait_done_loop = 0U;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">/* USER CODE BEGIN (13) */</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <span class="comment">/* Run a diagnostic check on the memory self-test controller */</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <span class="comment">/* First set up the PBIST ROM clock as this clock frequency is limited to 90MHz */</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="comment">/* Disable PBIST clocks and ROM clock */</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    pbistREG-&gt;PACT = 0x0U;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    </div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="comment">/* PBIST ROM clock frequency = HCLK frequency /2 */</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="comment">/* Disable memory self controller */</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;MSTGCR = 0x00000105U;                </div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    </div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="comment">/* Disable Memory Initialization controller */</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;MINITGCR = 0x5U;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <span class="comment">/* Enable memory self controller */</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;MSTGCR = 0x0000010AU;                               </div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <span class="comment">/* Clear PBIST Done */</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;MSTCGSTAT = 0x1U;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    </div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    <span class="comment">/* Enable PBIST controller */</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;MSINENA = 0x1U;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <span class="comment">/* wait for 32 VBUS clock cycles at least, based on HCLK to VCLK ratio */</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <span class="comment">/*SAFETYMCUSW 134 S MR:12.2 &lt;APPROVED&gt; &quot;Wait for few clock cycles (Value of i not used)&quot; */</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <span class="comment">/*SAFETYMCUSW 134 S MR:12.2 &lt;APPROVED&gt; &quot;Wait for few clock cycles (Value of i not used)&quot; */</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="keywordflow">for</span> (i=0U; i&lt;(32U + (32U * 1U)); i++){ <span class="comment">/* Wait */</span> }</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">/* USER CODE BEGIN (14) */</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <span class="comment">/* Enable PBIST clocks and ROM clock */</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    pbistREG-&gt;PACT = 0x3U;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="comment">/* CPU control of PBIST */</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    pbistREG-&gt;DLR = 0x10U;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <span class="comment">/* Custom always fail algo, this will not use the ROM and just set a fail */</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    pbistREG-&gt;RAMT         = 0x00002000U;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    *(<span class="keyword">volatile</span> uint32 *)0xFFFFE400U = 0x4C000001U;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    *(<span class="keyword">volatile</span> uint32 *)0xFFFFE440U = 0x00000075U;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    *(<span class="keyword">volatile</span> uint32 *)0xFFFFE404U = 0x4C000002U;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    *(<span class="keyword">volatile</span> uint32 *)0xFFFFE444U = 0x00000075U;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    *(<span class="keyword">volatile</span> uint32 *)0xFFFFE408U = 0x4C000003U;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    *(<span class="keyword">volatile</span> uint32 *)0xFFFFE448U = 0x00000075U;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    *(<span class="keyword">volatile</span> uint32 *)0xFFFFE40CU = 0x4C000004U;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    *(<span class="keyword">volatile</span> uint32 *)0xFFFFE44CU = 0x00000075U;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    *(<span class="keyword">volatile</span> uint32 *)0xFFFFE410U = 0x4C000005U;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    *(<span class="keyword">volatile</span> uint32 *)0xFFFFE450U = 0x00000075U;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    *(<span class="keyword">volatile</span> uint32 *)0xFFFFE414U = 0x4C000006U;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    *(<span class="keyword">volatile</span> uint32 *)0xFFFFE454U = 0x00000075U;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    *(<span class="keyword">volatile</span> uint32 *)0xFFFFE418U = 0x00000000U;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    *(<span class="keyword">volatile</span> uint32 *)0xFFFFE458U = 0x00000001U;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <span class="comment">/* PBIST_RUN */</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    pbistREG-&gt;rsvd1[1U]    = 1U;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <span class="comment">/* wait until memory self-test done is indicated */</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <span class="comment">/*SAFETYMCUSW 28 D MR:NA &lt;APPROVED&gt; &quot;Hardware status bit read check&quot; */</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <span class="keywordflow">while</span> ((<a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;MSTCGSTAT &amp; 0x1U) != 0x1U) </div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    {</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        PBIST_wait_done_loop++;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    }<span class="comment">/* Wait */</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <span class="comment">/* Check for the failure */</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <span class="keywordflow">if</span> ((pbistREG-&gt;FSRF0 &amp; 0x1U) != 0x1U)</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    {</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        <span class="comment">/* No failure was indicated even if the always fail algorithm was run*/</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;        <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(PBISTSELFCHECK_FAIL1);</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">/* USER CODE BEGIN (15) */</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    }</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    {</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        <span class="comment">/* Check that the algorithm executed in the expected amount of time. */</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;        <span class="comment">/* This time is dependent on the ROMCLKDIV selected above            */</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;        <span class="keywordflow">if</span> (PBIST_wait_done_loop &gt;= 2U)</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;        {</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;            <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(PBISTSELFCHECK_FAIL2);</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;        }</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        </div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        <span class="comment">/* Disable PBIST clocks and ROM clock */</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;        pbistREG-&gt;PACT = 0x0U;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;        <span class="comment">/* Disable PBIST */</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;        <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;MSTGCR &amp;= 0xFFFFFFF0U;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;MSTGCR |= 0x5U;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">/* USER CODE BEGIN (16) */</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    }</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;}</div><div class="ttc" id="reg__system_8h_html_a8c52b62df956810205e4da7a2fd74efa"><div class="ttname"><a href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a></div><div class="ttdeci">#define systemREG1</div><div class="ttdoc">System Register Frame 1 Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__system_8h_source.html#l00139">reg_system.h:139</a></div></div>
<div class="ttc" id="sys__selftest_8c_html_ae96e990763ae7d45bd55ea5a27299a47"><div class="ttname"><a href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a></div><div class="ttdeci">void selftestFailNotification(uint32 flag)</div><div class="ttdoc">Self test fail service routine. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00058">sys_selftest.c:58</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a1ea172c81d7549cd8181de098a91b752"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ea172c81d7549cd8181de098a91b752">&#9670;&nbsp;</a></span>pbistStop()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void pbistStop </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Routine to stop PBIST test enabled. </p>
<p>This function is called to stop PBIST after test is performed. </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l00482">482</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;{</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">/* USER CODE BEGIN (20) */</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="comment">/* disable pbist clocks and ROM clock */</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    pbistREG-&gt;PACT = 0x0U;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;MSTGCR &amp;= 0xFFFFFFF0U;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    <a class="code" href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a>-&gt;MSTGCR |= 0x5U;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">/* USER CODE BEGIN (21) */</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;}</div><div class="ttc" id="reg__system_8h_html_a8c52b62df956810205e4da7a2fd74efa"><div class="ttname"><a href="reg__system_8h.html#a8c52b62df956810205e4da7a2fd74efa">systemREG1</a></div><div class="ttdeci">#define systemREG1</div><div class="ttdoc">System Register Frame 1 Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__system_8h_source.html#l00139">reg_system.h:139</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ae96e990763ae7d45bd55ea5a27299a47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae96e990763ae7d45bd55ea5a27299a47">&#9670;&nbsp;</a></span>selftestFailNotification()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void selftestFailNotification </td>
          <td>(</td>
          <td class="paramtype">uint32&#160;</td>
          <td class="paramname"><em>flag</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Self test fail service routine. </p>
<p>This function is called if there is a self test fail with appropriate flag </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l00058">58</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="sys__selftest_8c_source.html#l01526">adc1ParityCheck()</a>, <a class="el" href="sys__selftest_8c_source.html#l01580">adc2ParityCheck()</a>, <a class="el" href="sys__selftest_8c_source.html#l01633">can1ParityCheck()</a>, <a class="el" href="sys__selftest_8c_source.html#l01697">can2ParityCheck()</a>, <a class="el" href="sys__selftest_8c_source.html#l01761">can3ParityCheck()</a>, <a class="el" href="sys__selftest_8c_source.html#l02114">checkClockMonitor()</a>, <a class="el" href="sys__selftest_8c_source.html#l02173">checkFlashEEPROMECC()</a>, <a class="el" href="sys__selftest_8c_source.html#l02276">checkPLL1Slip()</a>, and <a class="el" href="system_8c_source.html#l00334">systemInit()</a>.</p>
<div class="fragment"><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;{</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/* USER CODE BEGIN (1) */</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;}</div></div><!-- fragment -->
</div>
</div>
<a id="afb360fa06ebe94d06978d25371ed2140"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb360fa06ebe94d06978d25371ed2140">&#9670;&nbsp;</a></span>stcGetConfigValue()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void stcGetConfigValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstc__config__reg.html">stc_config_reg_t</a> *&#160;</td>
          <td class="paramname"><em>config_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="sys__common_8h.html#a9daf9a5992391b058477d28d107ee5e2">config_value_type_t</a>&#160;</td>
          <td class="paramname"><em>type</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the initial or current values of the configuration registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*config_reg</td><td>pointer to the struct to which the initial or current value of the configuration registers need to be stored </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">type</td><td>whether initial or current value of the configuration registers need to be stored<ul>
<li>InitialValue: initial value of the configuration registers will be stored in the struct pointed by config_reg</li>
<li>CurrentValue: initial value of the configuration registers will be stored in the struct pointed by config_reg</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<p>This function will copy the initial or current value (depending on the parameter 'type') of the configuration registers to the struct pointed by config_reg </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l02691">2691</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>
<div class="fragment"><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;{</div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;    <span class="keywordflow">if</span> (type == InitialValue)</div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;    {</div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;        config_reg-&gt;CONFIG_STCGCR0 = STC_STCGCR0_CONFIGVALUE;</div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;        config_reg-&gt;CONFIG_STCGCR1 = STC_STCGCR1_CONFIGVALUE;</div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;        config_reg-&gt;CONFIG_STCTPR = STC_STCTPR_CONFIGVALUE;</div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;        config_reg-&gt;CONFIG_STCSCSCR = STC_STCSCSCR_CONFIGVALUE;</div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;    }</div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;    {</div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;    <span class="comment">/*SAFETYMCUSW 134 S MR:12.2 &lt;APPROVED&gt; &quot;LDRA Tool issue&quot; */</span></div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;        config_reg-&gt;CONFIG_STCGCR0 = stcREG-&gt;STCGCR0;</div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;        config_reg-&gt;CONFIG_STCGCR1 = stcREG-&gt;STCGCR1;</div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;        config_reg-&gt;CONFIG_STCTPR = stcREG-&gt;STCTPR;</div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;        config_reg-&gt;CONFIG_STCSCSCR = stcREG-&gt;STCSCSCR;</div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;    }</div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;}</div></div><!-- fragment -->
</div>
</div>
<a id="a54f7309e862bab7a63c2c176c4b7cee9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54f7309e862bab7a63c2c176c4b7cee9">&#9670;&nbsp;</a></span>stcSelfCheck()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void stcSelfCheck </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>STC module self check Driver. </p>
<p>This function is called to perform STC module self check. </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l00216">216</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>

<p class="reference">References <a class="el" href="reg__system_8h_source.html#l00188">systemREG2</a>.</p>
<div class="fragment"><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;{</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">/* USER CODE BEGIN (8) */</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="keyword">volatile</span> uint32 i = 0U;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="comment">/* Run a diagnostic check on the CPU self-test controller */</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="comment">/* First set up the STC clock divider as STC is only supported up to 90MHz */</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="comment">/* STC clock is now normal mode CPU clock frequency/2 = 180MHz/2 */</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <a class="code" href="reg__system_8h.html#aa7b03254a6e13afea4c05b2fe8b2186b">systemREG2</a>-&gt;STCCLKDIV = 0x01000000U;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="comment">/* Select one test interval, restart self-test next time, 0x00010001 */</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    stcREG-&gt;STCGCR0 = 0x00010001U;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="comment">/* Enable comparator self-check and stuck-at-0 fault insertion in CPU, 0x1A */</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    stcREG-&gt;STCSCSCR = 0x1AU;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="comment">/* Maximum time-out period */</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    stcREG-&gt;STCTPR = 0xFFFFFFFFU;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="comment">/* wait for 16 VBUS clock cycles at least, based on HCLK to VCLK ratio */</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <span class="comment">/*SAFETYMCUSW 134 S MR:12.2 &lt;APPROVED&gt; &quot;Wait for few clock cycles (Value of i not used)&quot; */</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="comment">/*SAFETYMCUSW 134 S MR:12.2 &lt;APPROVED&gt; &quot;Wait for few clock cycles (Value of i not used)&quot; */</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="keywordflow">for</span> (i=0U; i&lt;(16U + (16U * 1U)); i++){ <span class="comment">/* Wait */</span> }</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="comment">/* Enable self-test */</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    stcREG-&gt;STCGCR1 = 0xAU;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/* USER CODE BEGIN (9) */</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <span class="comment">/* Idle the CPU so that the self-test can start */</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <a class="code" href="sys__core_8h.html#a9ac3ba78e1c8af4d0b6a5381b11858b2">_gotoCPUIdle_</a>();</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">/* USER CODE BEGIN (10) */</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;}</div><div class="ttc" id="sys__core_8h_html_a9ac3ba78e1c8af4d0b6a5381b11858b2"><div class="ttname"><a href="sys__core_8h.html#a9ac3ba78e1c8af4d0b6a5381b11858b2">_gotoCPUIdle_</a></div><div class="ttdeci">void _gotoCPUIdle_(void)</div><div class="ttdoc">Take CPU to Idle state. </div></div>
<div class="ttc" id="reg__system_8h_html_aa7b03254a6e13afea4c05b2fe8b2186b"><div class="ttname"><a href="reg__system_8h.html#aa7b03254a6e13afea4c05b2fe8b2186b">systemREG2</a></div><div class="ttdeci">#define systemREG2</div><div class="ttdoc">System Register Frame 2 Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__system_8h_source.html#l00188">reg_system.h:188</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a2c1518db428c8ab63a56048cadfb4e6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c1518db428c8ab63a56048cadfb4e6e">&#9670;&nbsp;</a></span>stcSelfCheckFail()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void stcSelfCheckFail </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>STC Self test check fail service routine. </p>
<p>This function is called if STC Self test check fail. </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l01130">1130</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;{</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="comment">/* USER CODE BEGIN (43) */</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    <span class="comment">/* CPU self-test controller&#39;s own self-test failed.</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="comment">     * It is not possible to verify that STC is capable of indicating a CPU self-test error.</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment">     * It is not recommended to continue operation.</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;    <span class="comment">/* User can add small piece of code to take system to Safe state using user code section.</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="comment">     * Note: Just removing the for(;;) will take the system to unknown state under ST failure,</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="comment">     * since it is not handled by HALCoGen driver */</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="comment">/* USER CODE BEGIN (44) */</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    <span class="comment">/*SAFETYMCUSW 5 C MR:NA &lt;APPROVED&gt; &quot;for(;;) can be removed by adding &quot;# if 0&quot; and &quot;# endif&quot; in the user codes above and below&quot; */</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;    <span class="comment">/*SAFETYMCUSW 26 S MR:NA &lt;APPROVED&gt; &quot;for(;;) can be removed by adding &quot;# if 0&quot; and &quot;# endif&quot; in the user codes above and below&quot; */</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;    <span class="comment">/*SAFETYMCUSW 28 D MR:NA &lt;APPROVED&gt; &quot;for(;;) can be removed by adding &quot;# if 0&quot; and &quot;# endif&quot; in the user codes above and below&quot; */</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;    <span class="keywordflow">for</span>(;;)</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;    {</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;    }<span class="comment">/* Wait */</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="comment">/* USER CODE BEGIN (45) */</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;}</div></div><!-- fragment -->
</div>
</div>
<a id="af7297818ebd5ffd62488091aa9633bf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7297818ebd5ffd62488091aa9633bf9">&#9670;&nbsp;</a></span>vimParityCheck()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void vimParityCheck </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Routine to check VIM RAM parity error detection and signaling mechanism. </p>
<p>Routine to check VIM RAM parity error detection and signaling mechanism </p>

<p class="definition">Definition at line <a class="el" href="sys__selftest_8c_source.html#l01187">1187</a> of file <a class="el" href="sys__selftest_8c_source.html">sys_selftest.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;{</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;    <span class="keyword">volatile</span> uint32 vimramread = 0U;</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;    uint32 vimparctl_bk = VIM_PARCTL;</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="comment">/* USER CODE BEGIN (49) */</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;    <span class="comment">/* Enable parity checking and parity test mode */</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;    VIM_PARCTL = 0x0000010AU;</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;    <span class="comment">/* flip a bit in the VIM RAM parity location */</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;    VIMRAMPARLOC ^= 0x1U;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;    <span class="comment">/* disable parity test mode */</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;    VIM_PARCTL = 0x0000000AU;</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;    <span class="comment">/* cause parity error */</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;    vimramread = VIMRAMLOC;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;    <span class="comment">/* check if ESM group1 channel 15 is flagged */</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] &amp; 0x8000U) ==0U)</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;    {</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;        <span class="comment">/* VIM RAM parity error was not flagged to ESM. */</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;        <a class="code" href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a>(VIMPARITYCHECK_FAIL1);</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;    }</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;    {</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;        <span class="comment">/* clear VIM RAM parity error flag in VIM */</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;        VIM_PARFLG = 0x1U;</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;        <span class="comment">/* clear ESM group1 channel 15 flag */</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;        <a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[0U] = 0x8000U;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;        <span class="comment">/* Enable parity checking and parity test mode */</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;        VIM_PARCTL = 0x0000010AU;</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;        <span class="comment">/* Revert back to correct data, flip bit 0 of the parity location */</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;        VIMRAMPARLOC ^= 0x1U;</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;    }</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;    <span class="comment">/* Restore Parity Control register */</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;    VIM_PARCTL = vimparctl_bk;</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="comment">/* USER CODE BEGIN (50) */</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;}</div><div class="ttc" id="sys__selftest_8c_html_ae96e990763ae7d45bd55ea5a27299a47"><div class="ttname"><a href="sys__selftest_8c.html#ae96e990763ae7d45bd55ea5a27299a47">selftestFailNotification</a></div><div class="ttdeci">void selftestFailNotification(uint32 flag)</div><div class="ttdoc">Self test fail service routine. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00058">sys_selftest.c:58</a></div></div>
<div class="ttc" id="reg__esm_8h_html_a7c2e779f2973e0c2c9496a4796df10f1"><div class="ttname"><a href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a></div><div class="ttdeci">#define esmREG</div><div class="ttdoc">Esm Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__esm_8h_source.html#l00100">reg_esm.h:100</a></div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_3430a47058fd6ee03bd31270d620505a.html">generated_launchpad</a></li><li class="navelem"><a class="el" href="dir_65742af5713a45c26eff379706b6389d.html">include</a></li><li class="navelem"><a class="el" href="sys__selftest_8h.html">sys_selftest.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.14 </li>
  </ul>
</div>
</body>
</html>
