<module name="CBASS_AC_NONSAFE0_QOS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="QOS_REGS_Idmpac_top_main_0_data_mst_map0" acronym="QOS_REGS_Idmpac_top_main_0_data_mst_map0" offset="0x100" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idmpac_top_main_0_data_mst_map1" acronym="QOS_REGS_Idmpac_top_main_0_data_mst_map1" offset="0x104" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idmpac_top_main_0_data_mst_map2" acronym="QOS_REGS_Idmpac_top_main_0_data_mst_map2" offset="0x108" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idmpac_top_main_0_data_mst_map3" acronym="QOS_REGS_Idmpac_top_main_0_data_mst_map3" offset="0x10C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idmpac_top_main_0_data_mst_map4" acronym="QOS_REGS_Idmpac_top_main_0_data_mst_map4" offset="0x110" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idmpac_top_main_0_data_mst_map5" acronym="QOS_REGS_Idmpac_top_main_0_data_mst_map5" offset="0x114" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idmpac_top_main_0_data_mst_map6" acronym="QOS_REGS_Idmpac_top_main_0_data_mst_map6" offset="0x118" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idmpac_top_main_0_data_mst_map7" acronym="QOS_REGS_Idmpac_top_main_0_data_mst_map7" offset="0x11C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idmpac_top_main_0_data_mst_map8" acronym="QOS_REGS_Idmpac_top_main_0_data_mst_map8" offset="0x120" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idmpac_top_main_0_data_mst_map9" acronym="QOS_REGS_Idmpac_top_main_0_data_mst_map9" offset="0x124" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idmpac_top_main_0_data_mst_map10" acronym="QOS_REGS_Idmpac_top_main_0_data_mst_map10" offset="0x128" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idmpac_top_main_0_data_mst_map11" acronym="QOS_REGS_Idmpac_top_main_0_data_mst_map11" offset="0x12C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idmpac_top_main_0_data_mst_map12" acronym="QOS_REGS_Idmpac_top_main_0_data_mst_map12" offset="0x130" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idmpac_top_main_0_data_mst_map13" acronym="QOS_REGS_Idmpac_top_main_0_data_mst_map13" offset="0x134" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idmpac_top_main_0_data_mst_map14" acronym="QOS_REGS_Idmpac_top_main_0_data_mst_map14" offset="0x138" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idmpac_top_main_0_data_mst_map15" acronym="QOS_REGS_Idmpac_top_main_0_data_mst_map15" offset="0x13C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idmpac_top_main_0_data_mst_map16" acronym="QOS_REGS_Idmpac_top_main_0_data_mst_map16" offset="0x140" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idmpac_top_main_0_data_mst_map17" acronym="QOS_REGS_Idmpac_top_main_0_data_mst_map17" offset="0x144" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idmpac_top_main_0_data_mst_map18" acronym="QOS_REGS_Idmpac_top_main_0_data_mst_map18" offset="0x148" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idmpac_top_main_0_data_mst_map19" acronym="QOS_REGS_Idmpac_top_main_0_data_mst_map19" offset="0x14C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idmpac_top_main_0_data_mst_map20" acronym="QOS_REGS_Idmpac_top_main_0_data_mst_map20" offset="0x150" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idmpac_top_main_0_data_mst_map21" acronym="QOS_REGS_Idmpac_top_main_0_data_mst_map21" offset="0x154" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idmpac_top_main_0_data_mst_map22" acronym="QOS_REGS_Idmpac_top_main_0_data_mst_map22" offset="0x158" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idmpac_top_main_0_data_mst_map23" acronym="QOS_REGS_Idmpac_top_main_0_data_mst_map23" offset="0x15C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idmpac_top_main_0_data_mst_map24" acronym="QOS_REGS_Idmpac_top_main_0_data_mst_map24" offset="0x160" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idmpac_top_main_0_data_mst_map25" acronym="QOS_REGS_Idmpac_top_main_0_data_mst_map25" offset="0x164" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idmpac_top_main_0_data_mst_map26" acronym="QOS_REGS_Idmpac_top_main_0_data_mst_map26" offset="0x168" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idmpac_top_main_0_data_mst_map27" acronym="QOS_REGS_Idmpac_top_main_0_data_mst_map27" offset="0x16C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idmpac_top_main_0_data_mst_map28" acronym="QOS_REGS_Idmpac_top_main_0_data_mst_map28" offset="0x170" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idmpac_top_main_0_data_mst_map29" acronym="QOS_REGS_Idmpac_top_main_0_data_mst_map29" offset="0x174" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idmpac_top_main_0_data_mst_map30" acronym="QOS_REGS_Idmpac_top_main_0_data_mst_map30" offset="0x178" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idmpac_top_main_0_data_mst_map31" acronym="QOS_REGS_Idmpac_top_main_0_data_mst_map31" offset="0x17C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_slv_linkgrp_0_grp_map1" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_slv_linkgrp_0_grp_map1" offset="0xC00" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_slv_linkgrp_0_grp_map2" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_slv_linkgrp_0_grp_map2" offset="0xC04" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_map0" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_map0" offset="0xD00" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_slv_linkgrp_0_grp_map1" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_slv_linkgrp_0_grp_map1" offset="0x1000" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_slv_linkgrp_0_grp_map2" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_slv_linkgrp_0_grp_map2" offset="0x1004" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_map0" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_map0" offset="0x1100" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_0_map0" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_0_map0" offset="0x1500" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_0_map1" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_0_map1" offset="0x1504" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_0_map2" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_0_map2" offset="0x1508" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_0_map3" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_0_map3" offset="0x150C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_0_map4" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_0_map4" offset="0x1510" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_0_map5" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_0_map5" offset="0x1514" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_0_map6" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_0_map6" offset="0x1518" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_0_map7" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_0_map7" offset="0x151C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_0_map8" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_0_map8" offset="0x1520" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_0_map9" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_0_map9" offset="0x1524" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_0_map10" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_0_map10" offset="0x1528" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_0_map11" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_0_map11" offset="0x152C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_0_map12" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_0_map12" offset="0x1530" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_0_map13" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_0_map13" offset="0x1534" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_0_map14" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_0_map14" offset="0x1538" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_0_map15" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_0_map15" offset="0x153C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_0_map16" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_0_map16" offset="0x1540" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_0_map17" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_0_map17" offset="0x1544" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_0_map18" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_0_map18" offset="0x1548" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_0_map19" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_0_map19" offset="0x154C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_0_map20" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_0_map20" offset="0x1550" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_0_map21" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_0_map21" offset="0x1554" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_0_map22" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_0_map22" offset="0x1558" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_0_map23" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_0_map23" offset="0x155C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_0_map24" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_0_map24" offset="0x1560" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_0_map25" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_0_map25" offset="0x1564" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_0_map26" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_0_map26" offset="0x1568" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_0_map27" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_0_map27" offset="0x156C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_0_map28" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_0_map28" offset="0x1570" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_0_map29" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_0_map29" offset="0x1574" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_0_map30" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_0_map30" offset="0x1578" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_0_map31" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_0_map31" offset="0x157C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map0" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map0" offset="0x1900" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map1" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map1" offset="0x1904" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map2" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map2" offset="0x1908" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map3" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map3" offset="0x190C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map4" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map4" offset="0x1910" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map5" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map5" offset="0x1914" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map6" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map6" offset="0x1918" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map7" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map7" offset="0x191C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map8" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map8" offset="0x1920" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map9" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map9" offset="0x1924" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map10" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map10" offset="0x1928" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map11" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map11" offset="0x192C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map12" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map12" offset="0x1930" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map13" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map13" offset="0x1934" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map14" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map14" offset="0x1938" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map15" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map15" offset="0x193C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map16" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map16" offset="0x1940" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map17" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map17" offset="0x1944" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map18" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map18" offset="0x1948" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map19" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map19" offset="0x194C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map20" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map20" offset="0x1950" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map21" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map21" offset="0x1954" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map22" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map22" offset="0x1958" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map23" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map23" offset="0x195C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map24" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map24" offset="0x1960" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map25" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map25" offset="0x1964" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map26" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map26" offset="0x1968" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map27" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map27" offset="0x196C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map28" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map28" offset="0x1970" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map29" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map29" offset="0x1974" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map30" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map30" offset="0x1978" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map31" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map31" offset="0x197C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map32" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map32" offset="0x1980" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map33" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map33" offset="0x1984" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map34" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map34" offset="0x1988" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map35" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map35" offset="0x198C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map36" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map36" offset="0x1990" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map37" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map37" offset="0x1994" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map38" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map38" offset="0x1998" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map39" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map39" offset="0x199C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map40" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map40" offset="0x19A0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map41" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map41" offset="0x19A4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map42" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map42" offset="0x19A8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map43" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map43" offset="0x19AC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map44" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map44" offset="0x19B0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map45" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map45" offset="0x19B4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map46" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map46" offset="0x19B8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map47" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map47" offset="0x19BC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map48" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map48" offset="0x19C0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map49" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map49" offset="0x19C4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map50" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map50" offset="0x19C8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map51" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map51" offset="0x19CC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map52" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map52" offset="0x19D0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map53" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map53" offset="0x19D4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map54" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map54" offset="0x19D8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map55" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map55" offset="0x19DC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map56" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map56" offset="0x19E0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map57" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map57" offset="0x19E4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map58" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map58" offset="0x19E8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map59" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map59" offset="0x19EC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map60" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map60" offset="0x19F0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map61" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map61" offset="0x19F4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map62" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map62" offset="0x19F8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_data_mst_1_map63" acronym="QOS_REGS_Ivpac_top_main_0_data_mst_1_map63" offset="0x19FC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_ldc0_m_mst_slv_linkgrp_1_grp_map1" acronym="QOS_REGS_Ivpac_top_main_0_ldc0_m_mst_slv_linkgrp_1_grp_map1" offset="0x1C00" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_ldc0_m_mst_slv_linkgrp_1_grp_map2" acronym="QOS_REGS_Ivpac_top_main_0_ldc0_m_mst_slv_linkgrp_1_grp_map2" offset="0x1C04" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_ldc0_m_mst_map0" acronym="QOS_REGS_Ivpac_top_main_0_ldc0_m_mst_map0" offset="0x1D00" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_ldc0_m_mst_map1" acronym="QOS_REGS_Ivpac_top_main_0_ldc0_m_mst_map1" offset="0x1D04" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_0_ldc0_m_mst_map2" acronym="QOS_REGS_Ivpac_top_main_0_ldc0_m_mst_map2" offset="0x1D08" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_slv_linkgrp_1_grp_map1" acronym="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_slv_linkgrp_1_grp_map1" offset="0x2000" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_slv_linkgrp_1_grp_map2" acronym="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_slv_linkgrp_1_grp_map2" offset="0x2004" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_map0" acronym="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_map0" offset="0x2100" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_map1" acronym="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_map1" offset="0x2104" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_map2" acronym="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_map2" offset="0x2108" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_map3" acronym="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_map3" offset="0x210C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_map4" acronym="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_map4" offset="0x2110" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_map5" acronym="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_map5" offset="0x2114" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_map6" acronym="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_map6" offset="0x2118" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_map7" acronym="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_map7" offset="0x211C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_map8" acronym="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_map8" offset="0x2120" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_map9" acronym="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_map9" offset="0x2124" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_slv_linkgrp_1_grp_map1" acronym="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_slv_linkgrp_1_grp_map1" offset="0x2400" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_slv_linkgrp_1_grp_map2" acronym="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_slv_linkgrp_1_grp_map2" offset="0x2404" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_map0" acronym="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_map0" offset="0x2500" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_map1" acronym="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_map1" offset="0x2504" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_map2" acronym="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_map2" offset="0x2508" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_map3" acronym="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_map3" offset="0x250C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_map4" acronym="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_map4" offset="0x2510" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_map5" acronym="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_map5" offset="0x2514" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_map6" acronym="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_map6" offset="0x2518" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_map7" acronym="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_map7" offset="0x251C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_map8" acronym="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_map8" offset="0x2520" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_map9" acronym="QOS_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_map9" offset="0x2524" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_ldc0_m_mst_slv_linkgrp_1_grp_map1" acronym="QOS_REGS_Ivpac_top_main_1_ldc0_m_mst_slv_linkgrp_1_grp_map1" offset="0x2800" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_ldc0_m_mst_slv_linkgrp_1_grp_map2" acronym="QOS_REGS_Ivpac_top_main_1_ldc0_m_mst_slv_linkgrp_1_grp_map2" offset="0x2804" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_ldc0_m_mst_map0" acronym="QOS_REGS_Ivpac_top_main_1_ldc0_m_mst_map0" offset="0x2900" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_ldc0_m_mst_map1" acronym="QOS_REGS_Ivpac_top_main_1_ldc0_m_mst_map1" offset="0x2904" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_ldc0_m_mst_map2" acronym="QOS_REGS_Ivpac_top_main_1_ldc0_m_mst_map2" offset="0x2908" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_0_map0" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_0_map0" offset="0x2D00" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_0_map1" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_0_map1" offset="0x2D04" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_0_map2" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_0_map2" offset="0x2D08" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_0_map3" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_0_map3" offset="0x2D0C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_0_map4" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_0_map4" offset="0x2D10" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_0_map5" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_0_map5" offset="0x2D14" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_0_map6" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_0_map6" offset="0x2D18" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_0_map7" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_0_map7" offset="0x2D1C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_0_map8" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_0_map8" offset="0x2D20" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_0_map9" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_0_map9" offset="0x2D24" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_0_map10" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_0_map10" offset="0x2D28" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_0_map11" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_0_map11" offset="0x2D2C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_0_map12" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_0_map12" offset="0x2D30" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_0_map13" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_0_map13" offset="0x2D34" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_0_map14" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_0_map14" offset="0x2D38" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_0_map15" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_0_map15" offset="0x2D3C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_0_map16" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_0_map16" offset="0x2D40" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_0_map17" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_0_map17" offset="0x2D44" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_0_map18" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_0_map18" offset="0x2D48" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_0_map19" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_0_map19" offset="0x2D4C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_0_map20" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_0_map20" offset="0x2D50" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_0_map21" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_0_map21" offset="0x2D54" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_0_map22" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_0_map22" offset="0x2D58" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_0_map23" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_0_map23" offset="0x2D5C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_0_map24" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_0_map24" offset="0x2D60" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_0_map25" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_0_map25" offset="0x2D64" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_0_map26" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_0_map26" offset="0x2D68" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_0_map27" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_0_map27" offset="0x2D6C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_0_map28" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_0_map28" offset="0x2D70" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_0_map29" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_0_map29" offset="0x2D74" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_0_map30" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_0_map30" offset="0x2D78" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_0_map31" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_0_map31" offset="0x2D7C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map0" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map0" offset="0x3100" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map1" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map1" offset="0x3104" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map2" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map2" offset="0x3108" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map3" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map3" offset="0x310C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map4" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map4" offset="0x3110" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map5" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map5" offset="0x3114" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map6" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map6" offset="0x3118" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map7" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map7" offset="0x311C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map8" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map8" offset="0x3120" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map9" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map9" offset="0x3124" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map10" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map10" offset="0x3128" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map11" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map11" offset="0x312C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map12" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map12" offset="0x3130" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map13" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map13" offset="0x3134" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map14" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map14" offset="0x3138" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map15" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map15" offset="0x313C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map16" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map16" offset="0x3140" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map17" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map17" offset="0x3144" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map18" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map18" offset="0x3148" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map19" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map19" offset="0x314C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map20" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map20" offset="0x3150" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map21" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map21" offset="0x3154" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map22" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map22" offset="0x3158" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map23" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map23" offset="0x315C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map24" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map24" offset="0x3160" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map25" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map25" offset="0x3164" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map26" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map26" offset="0x3168" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map27" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map27" offset="0x316C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map28" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map28" offset="0x3170" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map29" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map29" offset="0x3174" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map30" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map30" offset="0x3178" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map31" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map31" offset="0x317C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map32" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map32" offset="0x3180" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map33" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map33" offset="0x3184" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map34" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map34" offset="0x3188" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map35" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map35" offset="0x318C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map36" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map36" offset="0x3190" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map37" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map37" offset="0x3194" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map38" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map38" offset="0x3198" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map39" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map39" offset="0x319C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map40" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map40" offset="0x31A0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map41" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map41" offset="0x31A4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map42" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map42" offset="0x31A8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map43" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map43" offset="0x31AC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map44" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map44" offset="0x31B0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map45" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map45" offset="0x31B4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map46" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map46" offset="0x31B8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map47" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map47" offset="0x31BC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map48" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map48" offset="0x31C0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map49" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map49" offset="0x31C4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map50" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map50" offset="0x31C8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map51" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map51" offset="0x31CC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map52" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map52" offset="0x31D0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map53" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map53" offset="0x31D4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map54" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map54" offset="0x31D8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map55" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map55" offset="0x31DC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map56" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map56" offset="0x31E0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map57" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map57" offset="0x31E4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map58" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map58" offset="0x31E8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map59" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map59" offset="0x31EC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map60" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map60" offset="0x31F0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map61" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map61" offset="0x31F4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map62" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map62" offset="0x31F8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ivpac_top_main_1_data_mst_1_map63" acronym="QOS_REGS_Ivpac_top_main_1_data_mst_1_map63" offset="0x31FC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_slv_linkgrp_0_grp_map1" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_slv_linkgrp_0_grp_map1" offset="0x3400" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_slv_linkgrp_0_grp_map2" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_slv_linkgrp_0_grp_map2" offset="0x3404" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_map0" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_map0" offset="0x3500" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_map1" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_map1" offset="0x3504" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_map2" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_map2" offset="0x3508" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_map3" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_map3" offset="0x350C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_map4" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_map4" offset="0x3510" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_slv_linkgrp_0_grp_map1" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_slv_linkgrp_0_grp_map1" offset="0x3800" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_slv_linkgrp_0_grp_map2" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_slv_linkgrp_0_grp_map2" offset="0x3804" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_map0" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_map0" offset="0x3900" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_map1" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_map1" offset="0x3904" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_map2" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_map2" offset="0x3908" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_map3" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_map3" offset="0x390C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_map4" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_map4" offset="0x3910" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_slv_linkgrp_0_grp_map1" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_slv_linkgrp_0_grp_map1" offset="0x3C00" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_slv_linkgrp_0_grp_map2" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_slv_linkgrp_0_grp_map2" offset="0x3C04" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_map0" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_map0" offset="0x3D00" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_slv_linkgrp_0_grp_map1" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_slv_linkgrp_0_grp_map1" offset="0x4000" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_slv_linkgrp_0_grp_map2" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_slv_linkgrp_0_grp_map2" offset="0x4004" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_map0" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_map0" offset="0x4100" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_slv_linkgrp_0_grp_map1" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_slv_linkgrp_0_grp_map1" offset="0x4400" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_slv_linkgrp_0_grp_map2" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_slv_linkgrp_0_grp_map2" offset="0x4404" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_map0" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_map0" offset="0x4500" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_map1" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_map1" offset="0x4504" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_map2" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_map2" offset="0x4508" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_map3" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_map3" offset="0x450C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_map4" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_map4" offset="0x4510" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_slv_linkgrp_0_grp_map1" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_slv_linkgrp_0_grp_map1" offset="0x4800" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_slv_linkgrp_0_grp_map2" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_slv_linkgrp_0_grp_map2" offset="0x4804" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_map0" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_map0" offset="0x4900" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_map1" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_map1" offset="0x4904" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_map2" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_map2" offset="0x4908" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_map3" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_map3" offset="0x490C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_map4" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_map4" offset="0x4910" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_slv_linkgrp_0_grp_map1" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_slv_linkgrp_0_grp_map1" offset="0x5000" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_slv_linkgrp_0_grp_map2" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_slv_linkgrp_0_grp_map2" offset="0x5004" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map0" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map0" offset="0x5100" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map1" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map1" offset="0x5104" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map2" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map2" offset="0x5108" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map3" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map3" offset="0x510C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map4" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map4" offset="0x5110" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map5" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map5" offset="0x5114" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map6" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map6" offset="0x5118" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map7" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map7" offset="0x511C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map8" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map8" offset="0x5120" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map9" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map9" offset="0x5124" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map10" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map10" offset="0x5128" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map11" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map11" offset="0x512C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map12" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map12" offset="0x5130" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map13" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map13" offset="0x5134" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map14" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map14" offset="0x5138" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map15" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map15" offset="0x513C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map16" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map16" offset="0x5140" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map17" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map17" offset="0x5144" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map18" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map18" offset="0x5148" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map19" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map19" offset="0x514C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map20" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map20" offset="0x5150" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map21" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map21" offset="0x5154" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map22" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map22" offset="0x5158" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map23" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map23" offset="0x515C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map24" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map24" offset="0x5160" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map25" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map25" offset="0x5164" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map26" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map26" offset="0x5168" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map27" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map27" offset="0x516C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map28" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map28" offset="0x5170" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map29" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map29" offset="0x5174" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map30" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map30" offset="0x5178" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map31" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map31" offset="0x517C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map32" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map32" offset="0x5180" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map33" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map33" offset="0x5184" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map34" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map34" offset="0x5188" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map35" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map35" offset="0x518C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map36" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map36" offset="0x5190" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map37" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map37" offset="0x5194" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map38" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map38" offset="0x5198" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map39" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map39" offset="0x519C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map40" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map40" offset="0x51A0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map41" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map41" offset="0x51A4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map42" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map42" offset="0x51A8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map43" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map43" offset="0x51AC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map44" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map44" offset="0x51B0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map45" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map45" offset="0x51B4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map46" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map46" offset="0x51B8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map47" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map47" offset="0x51BC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map48" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map48" offset="0x51C0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map49" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map49" offset="0x51C4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map50" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map50" offset="0x51C8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map51" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map51" offset="0x51CC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map52" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map52" offset="0x51D0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map53" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map53" offset="0x51D4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map54" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map54" offset="0x51D8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map55" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map55" offset="0x51DC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map56" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map56" offset="0x51E0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map57" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map57" offset="0x51E4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map58" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map58" offset="0x51E8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map59" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map59" offset="0x51EC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map60" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map60" offset="0x51F0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map61" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map61" offset="0x51F4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map62" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map62" offset="0x51F8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map63" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map63" offset="0x51FC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map64" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map64" offset="0x5200" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map65" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map65" offset="0x5204" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map66" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map66" offset="0x5208" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map67" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map67" offset="0x520C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map68" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map68" offset="0x5210" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map69" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map69" offset="0x5214" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map70" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map70" offset="0x5218" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map71" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map71" offset="0x521C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map72" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map72" offset="0x5220" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map73" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map73" offset="0x5224" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map74" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map74" offset="0x5228" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map75" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map75" offset="0x522C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map76" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map76" offset="0x5230" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map77" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map77" offset="0x5234" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map78" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map78" offset="0x5238" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map79" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map79" offset="0x523C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map80" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map80" offset="0x5240" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map81" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map81" offset="0x5244" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map82" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map82" offset="0x5248" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map83" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map83" offset="0x524C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map84" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map84" offset="0x5250" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map85" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map85" offset="0x5254" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map86" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map86" offset="0x5258" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map87" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map87" offset="0x525C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map88" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map88" offset="0x5260" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map89" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map89" offset="0x5264" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map90" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map90" offset="0x5268" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map91" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map91" offset="0x526C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map92" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map92" offset="0x5270" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map93" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map93" offset="0x5274" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map94" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map94" offset="0x5278" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map95" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map95" offset="0x527C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map96" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map96" offset="0x5280" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map97" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map97" offset="0x5284" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map98" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map98" offset="0x5288" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map99" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map99" offset="0x528C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map100" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map100" offset="0x5290" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map101" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map101" offset="0x5294" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map102" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map102" offset="0x5298" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map103" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map103" offset="0x529C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map104" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map104" offset="0x52A0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map105" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map105" offset="0x52A4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map106" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map106" offset="0x52A8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map107" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map107" offset="0x52AC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map108" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map108" offset="0x52B0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map109" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map109" offset="0x52B4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map110" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map110" offset="0x52B8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map111" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map111" offset="0x52BC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map112" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map112" offset="0x52C0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map113" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map113" offset="0x52C4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map114" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map114" offset="0x52C8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map115" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map115" offset="0x52CC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map116" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map116" offset="0x52D0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map117" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map117" offset="0x52D4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map118" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map118" offset="0x52D8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map119" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map119" offset="0x52DC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map120" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map120" offset="0x52E0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map121" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map121" offset="0x52E4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map122" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map122" offset="0x52E8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map123" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map123" offset="0x52EC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map124" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map124" offset="0x52F0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map125" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map125" offset="0x52F4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map126" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map126" offset="0x52F8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map127" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map127" offset="0x52FC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map128" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map128" offset="0x5300" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map129" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map129" offset="0x5304" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map130" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map130" offset="0x5308" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map131" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map131" offset="0x530C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map132" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map132" offset="0x5310" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map133" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map133" offset="0x5314" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map134" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map134" offset="0x5318" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map135" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map135" offset="0x531C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map136" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map136" offset="0x5320" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map137" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map137" offset="0x5324" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map138" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map138" offset="0x5328" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map139" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map139" offset="0x532C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map140" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map140" offset="0x5330" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map141" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map141" offset="0x5334" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map142" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map142" offset="0x5338" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map143" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map143" offset="0x533C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map144" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map144" offset="0x5340" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map145" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map145" offset="0x5344" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map146" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map146" offset="0x5348" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map147" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map147" offset="0x534C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map148" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map148" offset="0x5350" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map149" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map149" offset="0x5354" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map150" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map150" offset="0x5358" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map151" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map151" offset="0x535C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map152" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map152" offset="0x5360" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map153" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map153" offset="0x5364" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map154" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map154" offset="0x5368" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map155" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map155" offset="0x536C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map156" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map156" offset="0x5370" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map157" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map157" offset="0x5374" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map158" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map158" offset="0x5378" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map159" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_map159" offset="0x537C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_slv_linkgrp_0_grp_map1" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_slv_linkgrp_0_grp_map1" offset="0x5800" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_slv_linkgrp_0_grp_map2" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_slv_linkgrp_0_grp_map2" offset="0x5804" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map0" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map0" offset="0x5900" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map1" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map1" offset="0x5904" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map2" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map2" offset="0x5908" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map3" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map3" offset="0x590C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map4" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map4" offset="0x5910" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map5" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map5" offset="0x5914" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map6" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map6" offset="0x5918" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map7" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map7" offset="0x591C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map8" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map8" offset="0x5920" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map9" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map9" offset="0x5924" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map10" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map10" offset="0x5928" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map11" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map11" offset="0x592C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map12" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map12" offset="0x5930" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map13" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map13" offset="0x5934" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map14" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map14" offset="0x5938" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map15" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map15" offset="0x593C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map16" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map16" offset="0x5940" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map17" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map17" offset="0x5944" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map18" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map18" offset="0x5948" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map19" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map19" offset="0x594C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map20" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map20" offset="0x5950" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map21" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map21" offset="0x5954" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map22" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map22" offset="0x5958" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map23" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map23" offset="0x595C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map24" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map24" offset="0x5960" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map25" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map25" offset="0x5964" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map26" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map26" offset="0x5968" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map27" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map27" offset="0x596C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map28" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map28" offset="0x5970" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map29" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map29" offset="0x5974" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map30" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map30" offset="0x5978" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map31" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map31" offset="0x597C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map32" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map32" offset="0x5980" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map33" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map33" offset="0x5984" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map34" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map34" offset="0x5988" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map35" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map35" offset="0x598C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map36" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map36" offset="0x5990" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map37" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map37" offset="0x5994" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map38" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map38" offset="0x5998" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map39" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map39" offset="0x599C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map40" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map40" offset="0x59A0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map41" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map41" offset="0x59A4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map42" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map42" offset="0x59A8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map43" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map43" offset="0x59AC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map44" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map44" offset="0x59B0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map45" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map45" offset="0x59B4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map46" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map46" offset="0x59B8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map47" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map47" offset="0x59BC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map48" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map48" offset="0x59C0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map49" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map49" offset="0x59C4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map50" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map50" offset="0x59C8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map51" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map51" offset="0x59CC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map52" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map52" offset="0x59D0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map53" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map53" offset="0x59D4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map54" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map54" offset="0x59D8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map55" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map55" offset="0x59DC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map56" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map56" offset="0x59E0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map57" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map57" offset="0x59E4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map58" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map58" offset="0x59E8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map59" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map59" offset="0x59EC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map60" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map60" offset="0x59F0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map61" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map61" offset="0x59F4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map62" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map62" offset="0x59F8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map63" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map63" offset="0x59FC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map64" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map64" offset="0x5A00" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map65" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map65" offset="0x5A04" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map66" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map66" offset="0x5A08" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map67" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map67" offset="0x5A0C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map68" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map68" offset="0x5A10" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map69" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map69" offset="0x5A14" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map70" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map70" offset="0x5A18" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map71" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map71" offset="0x5A1C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map72" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map72" offset="0x5A20" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map73" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map73" offset="0x5A24" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map74" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map74" offset="0x5A28" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map75" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map75" offset="0x5A2C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map76" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map76" offset="0x5A30" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map77" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map77" offset="0x5A34" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map78" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map78" offset="0x5A38" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map79" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map79" offset="0x5A3C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map80" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map80" offset="0x5A40" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map81" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map81" offset="0x5A44" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map82" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map82" offset="0x5A48" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map83" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map83" offset="0x5A4C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map84" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map84" offset="0x5A50" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map85" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map85" offset="0x5A54" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map86" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map86" offset="0x5A58" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map87" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map87" offset="0x5A5C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map88" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map88" offset="0x5A60" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map89" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map89" offset="0x5A64" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map90" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map90" offset="0x5A68" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map91" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map91" offset="0x5A6C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map92" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map92" offset="0x5A70" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map93" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map93" offset="0x5A74" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map94" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map94" offset="0x5A78" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map95" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map95" offset="0x5A7C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map96" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map96" offset="0x5A80" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map97" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map97" offset="0x5A84" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map98" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map98" offset="0x5A88" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map99" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map99" offset="0x5A8C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map100" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map100" offset="0x5A90" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map101" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map101" offset="0x5A94" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map102" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map102" offset="0x5A98" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map103" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map103" offset="0x5A9C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map104" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map104" offset="0x5AA0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map105" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map105" offset="0x5AA4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map106" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map106" offset="0x5AA8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map107" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map107" offset="0x5AAC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map108" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map108" offset="0x5AB0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map109" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map109" offset="0x5AB4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map110" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map110" offset="0x5AB8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map111" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map111" offset="0x5ABC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map112" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map112" offset="0x5AC0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map113" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map113" offset="0x5AC4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map114" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map114" offset="0x5AC8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map115" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map115" offset="0x5ACC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map116" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map116" offset="0x5AD0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map117" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map117" offset="0x5AD4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map118" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map118" offset="0x5AD8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map119" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map119" offset="0x5ADC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map120" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map120" offset="0x5AE0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map121" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map121" offset="0x5AE4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map122" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map122" offset="0x5AE8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map123" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map123" offset="0x5AEC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map124" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map124" offset="0x5AF0" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map125" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map125" offset="0x5AF4" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map126" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map126" offset="0x5AF8" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map127" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map127" offset="0x5AFC" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map128" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map128" offset="0x5B00" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map129" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map129" offset="0x5B04" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map130" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map130" offset="0x5B08" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map131" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map131" offset="0x5B0C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map132" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map132" offset="0x5B10" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map133" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map133" offset="0x5B14" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map134" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map134" offset="0x5B18" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map135" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map135" offset="0x5B1C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map136" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map136" offset="0x5B20" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map137" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map137" offset="0x5B24" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map138" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map138" offset="0x5B28" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map139" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map139" offset="0x5B2C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map140" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map140" offset="0x5B30" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map141" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map141" offset="0x5B34" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map142" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map142" offset="0x5B38" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map143" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map143" offset="0x5B3C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map144" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map144" offset="0x5B40" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map145" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map145" offset="0x5B44" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map146" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map146" offset="0x5B48" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map147" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map147" offset="0x5B4C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map148" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map148" offset="0x5B50" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map149" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map149" offset="0x5B54" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map150" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map150" offset="0x5B58" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map151" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map151" offset="0x5B5C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map152" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map152" offset="0x5B60" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map153" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map153" offset="0x5B64" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map154" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map154" offset="0x5B68" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map155" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map155" offset="0x5B6C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map156" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map156" offset="0x5B70" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map157" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map157" offset="0x5B74" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map158" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map158" offset="0x5B78" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map159" acronym="QOS_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_map159" offset="0x5B7C" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
</module>