// Seed: 4230464480
module module_0;
  wire id_2;
  assign id_2 = id_1;
  assign id_2 = id_1;
  wire id_3;
  assign id_1 = id_1;
  id_4(
      .id_0(1), .id_1(id_3), .id_2(id_3), .id_3(1'b0), .id_4(1), .id_5(1)
  );
endmodule
module module_1 (
    output tri1 id_0
    , id_15,
    input tri id_1,
    input wire id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wire id_5,
    input wire id_6,
    output wire id_7,
    input wire id_8,
    input tri1 id_9,
    input tri id_10,
    input tri0 id_11,
    input tri id_12,
    input supply1 id_13
    , id_16
);
  wire id_17;
  module_0();
endmodule : id_18
