// Seed: 635268874
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6 = id_4;
  wire id_7;
  tri0 id_8;
  assign id_8 = 1;
  assign id_3 = id_4;
  wire id_9;
  logic id_10, id_11, id_12, id_13, id_14;
endmodule
module module_1 #(
    parameter id_0 = 32'd52,
    parameter id_1 = 32'd56
) (
    output tri   _id_0,
    output uwire _id_1,
    input  tri0  id_2,
    input  wand  id_3
);
  logic [id_1  ==  1 : id_0] id_5 = -1'h0, id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5
  );
endmodule
