Analysis & Elaboration report for circuito_desafio_exp5
Wed Feb 15 11:26:06 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: fluxo_dados:fluxo_dadosFD|registrador_n:registrador
  5. Parameter Settings for User Entity Instance: fluxo_dados:fluxo_dadosFD|contador_m:contador_timeout
  6. Analysis & Elaboration Settings
  7. Port Connectivity Checks: "fluxo_dados:fluxo_dadosFD|contador_m:contador_timeout"
  8. Port Connectivity Checks: "fluxo_dados:fluxo_dadosFD|ram_16x4:memoria"
  9. Port Connectivity Checks: "fluxo_dados:fluxo_dadosFD|comparador_85:comparador_rodada_endereco"
 10. Port Connectivity Checks: "fluxo_dados:fluxo_dadosFD|comparador_85:comparador_Chaves_Memoria"
 11. Port Connectivity Checks: "fluxo_dados:fluxo_dadosFD|contador_163:contador_Rodada"
 12. Port Connectivity Checks: "fluxo_dados:fluxo_dadosFD|contador_163:contador_Endereco_Memoria"
 13. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                 ;
+-------------------------------+------------------------------------------------+
; Analysis & Elaboration Status ; Successful - Wed Feb 15 11:26:06 2023          ;
; Quartus Prime Version         ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                 ; circuito_desafio_exp5                          ;
; Top-level Entity Name         ; circuito_desafio_exp5                          ;
; Family                        ; Cyclone V                                      ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                      ;
; Total registers               ; N/A until Partition Merge                      ;
; Total pins                    ; N/A until Partition Merge                      ;
; Total virtual pins            ; N/A until Partition Merge                      ;
; Total block memory bits       ; N/A until Partition Merge                      ;
; Total PLLs                    ; N/A until Partition Merge                      ;
; Total DLLs                    ; N/A until Partition Merge                      ;
+-------------------------------+------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:fluxo_dadosFD|registrador_n:registrador ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:fluxo_dadosFD|contador_m:contador_timeout ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; m              ; 5000  ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                                 ;
+---------------------------------------------------------------------------------+-----------------------+-----------------------+
; Option                                                                          ; Setting               ; Default Value         ;
+---------------------------------------------------------------------------------+-----------------------+-----------------------+
; Device                                                                          ; 5CEBA4F23C7           ;                       ;
; Top-level entity name                                                           ; circuito_desafio_exp5 ; circuito_desafio_exp5 ;
; Family name                                                                     ; Cyclone V             ; Cyclone V             ;
; Use smart compilation                                                           ; Off                   ; Off                   ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                    ; On                    ;
; Enable compact report table                                                     ; Off                   ; Off                   ;
; Restructure Multiplexers                                                        ; Auto                  ; Auto                  ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                   ; Off                   ;
; Create Debugging Nodes for IP Cores                                             ; Off                   ; Off                   ;
; Preserve fewer node names                                                       ; On                    ; On                    ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                ; Enable                ;
; Verilog Version                                                                 ; Verilog_2001          ; Verilog_2001          ;
; VHDL Version                                                                    ; VHDL_1993             ; VHDL_1993             ;
; State Machine Processing                                                        ; Auto                  ; Auto                  ;
; Safe State Machine                                                              ; Off                   ; Off                   ;
; Extract Verilog State Machines                                                  ; On                    ; On                    ;
; Extract VHDL State Machines                                                     ; On                    ; On                    ;
; Ignore Verilog initial constructs                                               ; Off                   ; Off                   ;
; Iteration limit for constant Verilog loops                                      ; 5000                  ; 5000                  ;
; Iteration limit for non-constant Verilog loops                                  ; 250                   ; 250                   ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                    ; On                    ;
; Infer RAMs from Raw Logic                                                       ; On                    ; On                    ;
; Parallel Synthesis                                                              ; On                    ; On                    ;
; DSP Block Balancing                                                             ; Auto                  ; Auto                  ;
; NOT Gate Push-Back                                                              ; On                    ; On                    ;
; Power-Up Don't Care                                                             ; On                    ; On                    ;
; Remove Redundant Logic Cells                                                    ; Off                   ; Off                   ;
; Remove Duplicate Registers                                                      ; On                    ; On                    ;
; Ignore CARRY Buffers                                                            ; Off                   ; Off                   ;
; Ignore CASCADE Buffers                                                          ; Off                   ; Off                   ;
; Ignore GLOBAL Buffers                                                           ; Off                   ; Off                   ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                   ; Off                   ;
; Ignore LCELL Buffers                                                            ; Off                   ; Off                   ;
; Ignore SOFT Buffers                                                             ; On                    ; On                    ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                   ; Off                   ;
; Optimization Technique                                                          ; Balanced              ; Balanced              ;
; Carry Chain Length                                                              ; 70                    ; 70                    ;
; Auto Carry Chains                                                               ; On                    ; On                    ;
; Auto Open-Drain Pins                                                            ; On                    ; On                    ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                   ; Off                   ;
; Auto ROM Replacement                                                            ; On                    ; On                    ;
; Auto RAM Replacement                                                            ; On                    ; On                    ;
; Auto DSP Block Replacement                                                      ; On                    ; On                    ;
; Auto Shift Register Replacement                                                 ; Auto                  ; Auto                  ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                  ; Auto                  ;
; Auto Clock Enable Replacement                                                   ; On                    ; On                    ;
; Strict RAM Replacement                                                          ; Off                   ; Off                   ;
; Allow Synchronous Control Signals                                               ; On                    ; On                    ;
; Force Use of Synchronous Clear Signals                                          ; Off                   ; Off                   ;
; Auto Resource Sharing                                                           ; Off                   ; Off                   ;
; Allow Any RAM Size For Recognition                                              ; Off                   ; Off                   ;
; Allow Any ROM Size For Recognition                                              ; Off                   ; Off                   ;
; Allow Any Shift Register Size For Recognition                                   ; Off                   ; Off                   ;
; Use LogicLock Constraints during Resource Balancing                             ; On                    ; On                    ;
; Ignore translate_off and synthesis_off directives                               ; Off                   ; Off                   ;
; Timing-Driven Synthesis                                                         ; On                    ; On                    ;
; Report Parameter Settings                                                       ; On                    ; On                    ;
; Report Source Assignments                                                       ; On                    ; On                    ;
; Report Connectivity Checks                                                      ; On                    ; On                    ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                   ; Off                   ;
; Synchronization Register Chain Length                                           ; 3                     ; 3                     ;
; Power Optimization During Synthesis                                             ; Normal compilation    ; Normal compilation    ;
; HDL message level                                                               ; Level2                ; Level2                ;
; Suppress Register Optimization Related Messages                                 ; Off                   ; Off                   ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                  ; 5000                  ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                  ; 5000                  ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                   ; 100                   ;
; Clock MUX Protection                                                            ; On                    ; On                    ;
; Auto Gated Clock Conversion                                                     ; Off                   ; Off                   ;
; Block Design Naming                                                             ; Auto                  ; Auto                  ;
; SDC constraint protection                                                       ; Off                   ; Off                   ;
; Synthesis Effort                                                                ; Auto                  ; Auto                  ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                    ; On                    ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                   ; Off                   ;
; Analysis & Synthesis Message Level                                              ; Medium                ; Medium                ;
; Disable Register Merging Across Hierarchies                                     ; Auto                  ; Auto                  ;
; Resource Aware Inference For Block RAM                                          ; On                    ; On                    ;
; Automatic Parallel Synthesis                                                    ; On                    ; On                    ;
; Partial Reconfiguration Bitstream ID                                            ; Off                   ; Off                   ;
+---------------------------------------------------------------------------------+-----------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fluxo_dados:fluxo_dadosFD|contador_m:contador_timeout"                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; zera_s ; Input  ; Info     ; Stuck at GND                                                                        ;
; q      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "fluxo_dados:fluxo_dadosFD|ram_16x4:memoria" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; ce   ; Input ; Info     ; Stuck at GND                                 ;
+------+-------+----------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fluxo_dados:fluxo_dadosFD|comparador_85:comparador_rodada_endereco"                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_agtb ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_altb ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_aeqb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_agtb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_altb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fluxo_dados:fluxo_dadosFD|comparador_85:comparador_Chaves_Memoria"                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_agtb ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_altb ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_aeqb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_agtb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_altb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fluxo_dados:fluxo_dadosFD|contador_163:contador_Rodada" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; ld   ; Input ; Info     ; Stuck at VCC                                             ;
; ent  ; Input ; Info     ; Stuck at VCC                                             ;
; d    ; Input ; Info     ; Stuck at GND                                             ;
+------+-------+----------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fluxo_dados:fluxo_dadosFD|contador_163:contador_Endereco_Memoria"                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ld   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ent  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; d    ; Input  ; Info     ; Stuck at GND                                                                        ;
; rco  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file edge_detector.vhd
    Info (12022): Found design unit 1: edge_detector-rtl File: /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/desafio_quartus/edge_detector.vhd Line: 34
    Info (12023): Found entity 1: edge_detector File: /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/desafio_quartus/edge_detector.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file contador_163.vhd
    Info (12022): Found design unit 1: contador_163-comportamental File: /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/desafio_quartus/contador_163.vhd Line: 32
    Info (12023): Found entity 1: contador_163 File: /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/desafio_quartus/contador_163.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file registrador_n.vhd
    Info (12022): Found design unit 1: registrador_n-comportamental File: /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/desafio_quartus/registrador_n.vhd Line: 49
    Info (12023): Found entity 1: registrador_n File: /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/desafio_quartus/registrador_n.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file unidade_controle.vhd
    Info (12022): Found design unit 1: unidade_controle-fsm File: /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/desafio_quartus/unidade_controle.vhd Line: 54
    Info (12023): Found entity 1: unidade_controle File: /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/desafio_quartus/unidade_controle.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file fluxo_dados.vhd
    Info (12022): Found design unit 1: fluxo_dados-estrutural File: /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/desafio_quartus/fluxo_dados.vhd Line: 58
    Info (12023): Found entity 1: fluxo_dados File: /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/desafio_quartus/fluxo_dados.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file circuito_desafio_exp5.vhd
    Info (12022): Found design unit 1: circuito_desafio_exp5-estrutural File: /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/desafio_quartus/circuito_desafio_exp5.vhd Line: 44
    Info (12023): Found entity 1: circuito_desafio_exp5 File: /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/desafio_quartus/circuito_desafio_exp5.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file hexa7seg.vhd
    Info (12022): Found design unit 1: hexa7seg-comportamental File: /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/desafio_quartus/hexa7seg.vhd Line: 31
    Info (12023): Found entity 1: hexa7seg File: /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/desafio_quartus/hexa7seg.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file comparador_85.vhd
    Info (12022): Found design unit 1: comparador_85-dataflow File: /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/desafio_quartus/comparador_85.vhd Line: 37
    Info (12023): Found entity 1: comparador_85 File: /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/desafio_quartus/comparador_85.vhd Line: 18
Info (12021): Found 3 design units, including 1 entities, in source file ram_16x4.vhd
    Info (12022): Found design unit 1: ram_16x4-ram_mif File: /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/desafio_quartus/ram_16x4.vhd Line: 40
    Info (12022): Found design unit 2: ram_16x4-ram_modelsim File: /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/desafio_quartus/ram_16x4.vhd Line: 70
    Info (12023): Found entity 1: ram_16x4 File: /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/desafio_quartus/ram_16x4.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file contador_m.vhd
    Info (12022): Found design unit 1: contador_m-comportamental File: /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/desafio_quartus/contador_m.vhd Line: 48
    Info (12023): Found entity 1: contador_m File: /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/desafio_quartus/contador_m.vhd Line: 33
Info (12127): Elaborating entity "circuito_desafio_exp5" for the top level hierarchy
Info (12128): Elaborating entity "fluxo_dados" for hierarchy "fluxo_dados:fluxo_dadosFD" File: /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/desafio_quartus/circuito_desafio_exp5.vhd Line: 121
Info (12128): Elaborating entity "contador_163" for hierarchy "fluxo_dados:fluxo_dadosFD|contador_163:contador_Endereco_Memoria" File: /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/desafio_quartus/fluxo_dados.vhd Line: 163
Info (12128): Elaborating entity "comparador_85" for hierarchy "fluxo_dados:fluxo_dadosFD|comparador_85:comparador_Chaves_Memoria" File: /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/desafio_quartus/fluxo_dados.vhd Line: 187
Info (12129): Elaborating entity "ram_16x4" using architecture "A:ram_modelsim" for hierarchy "fluxo_dados:fluxo_dadosFD|ram_16x4:memoria" File: /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/desafio_quartus/fluxo_dados.vhd Line: 224
Info (12128): Elaborating entity "registrador_n" for hierarchy "fluxo_dados:fluxo_dadosFD|registrador_n:registrador" File: /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/desafio_quartus/fluxo_dados.vhd Line: 236
Info (12128): Elaborating entity "edge_detector" for hierarchy "fluxo_dados:fluxo_dadosFD|edge_detector:detector_jogada" File: /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/desafio_quartus/fluxo_dados.vhd Line: 247
Info (12128): Elaborating entity "contador_m" for hierarchy "fluxo_dados:fluxo_dadosFD|contador_m:contador_timeout" File: /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/desafio_quartus/fluxo_dados.vhd Line: 257
Info (12128): Elaborating entity "unidade_controle" for hierarchy "unidade_controle:unidade_controleUC" File: /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/desafio_quartus/circuito_desafio_exp5.vhd Line: 149
Info (12128): Elaborating entity "hexa7seg" for hierarchy "hexa7seg:hex7jogada" File: /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/desafio_quartus/circuito_desafio_exp5.vhd Line: 177


