
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.005762                       # Number of seconds simulated
sim_ticks                                  5761550500                       # Number of ticks simulated
final_tick                                 5761550500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  68876                       # Simulator instruction rate (inst/s)
host_op_rate                                    96451                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               40066141                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671056                       # Number of bytes of host memory used
host_seconds                                   143.80                       # Real time elapsed on the host
sim_insts                                     9904383                       # Number of instructions simulated
sim_ops                                      13869776                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   5761550500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           32064                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           54272                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               86336                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        32064                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          32064                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              501                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              848                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1349                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            5565169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            9419687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               14984855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       5565169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           5565169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           5565169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           9419687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              14984855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       501.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       848.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 2745                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         1349                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1349                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   86336                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    86336                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 86                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                161                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                134                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                137                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                134                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                101                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 62                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                31                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                41                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               101                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               105                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                47                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     5761498000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1349                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1078                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      200                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       56                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       13                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          222                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     382.270270                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    240.564887                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    327.692880                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            57     25.68%     25.68% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           54     24.32%     50.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           15      6.76%     56.76% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           19      8.56%     65.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            8      3.60%     68.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            8      3.60%     72.52% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           47     21.17%     93.69% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            1      0.45%     94.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           13      5.86%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           222                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        32064                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        54272                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 5565168.612164381891                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 9419686.593044701964                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          501                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          848                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     17816250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     27936500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     35561.38                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     32943.99                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      20459000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 45752750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     6745000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      15166.05                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33916.05                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         14.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      14.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.12                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.12                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1119                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  82.95                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     4270939.96                       # Average gap between requests
system.mem_ctrl.pageHitRate                     82.95                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    971040                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    504735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  7168560                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          36878400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              18771810                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                992160                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        183258990                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         10584960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        1270309080                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1529439735                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             265.456275                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            5716430500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        918500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       15600000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    5288352500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     27556000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       27203750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    401919750                       # Time in different power states
system.mem_ctrl_1.actEnergy                    671160                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    337755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  2463300                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               4749810                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                228960                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         13897740                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          3626400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        1371100440                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              1400763405                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             243.122646                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            5750524750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        415500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        1560000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    5710617000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN      9444500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        9041000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     30472500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   5761550500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1352218                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1352218                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             74653                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               808906                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  239130                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                653                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          808906                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             636558                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           172348                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1581                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5761550500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4851099                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1443356                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           107                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            29                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   5761550500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   5761550500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1346836                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           119                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      5761550500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         11523102                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              57328                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14341111                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1352218                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             875688                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      11367663                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  149694                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   49                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           992                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           32                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1346758                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   379                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           11500927                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.723275                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.647527                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1260176     10.96%     10.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   662238      5.76%     16.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  9578513     83.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             11500927                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.117348                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.244553                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1023980                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1449228                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   7755816                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1197056                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  74847                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               17595925                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                258555                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  74847                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1808241                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  367203                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1498                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   8100715                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1148423                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               17325185                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                133387                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    93                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 371577                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  24768                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 159166                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               39                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            19192124                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              43912541                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         30741688                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              3946                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              15483055                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  3709069                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 31                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             31                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1562511                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4995669                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1510129                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1438703                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           299511                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   16255165                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 139                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  15553287                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             74860                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2385527                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2487140                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            128                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      11500927                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.352351                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.742224                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1855656     16.13%     16.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3737255     32.50%     48.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             5908016     51.37%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        11500927                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    247      0.01%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     53      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     18      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   119      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  124      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2422804     89.19%     89.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                292965     10.79%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               439      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9203805     59.18%     59.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  125      0.00%     59.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    16      0.00%     59.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  11      0.00%     59.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     59.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     59.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     59.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     59.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.00%     59.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   72      0.00%     59.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     59.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.00%     59.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 224      0.00%     59.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4899430     31.50%     90.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1448009      9.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              62      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            425      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               15553287                       # Type of FU issued
system.cpu.iq.rate                           1.349748                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2716330                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.174647                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           45394173                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          18638938                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     15247436                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                4518                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               2063                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         1965                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               18266639                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    2539                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1708874                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       764943                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          102                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          170                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       104467                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             8                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  74847                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  148973                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3315                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            16255304                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            665936                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4995669                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1510129                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 61                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     25                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3068                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            170                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          41415                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        42166                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                83581                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              15353736                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4851094                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            199551                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6294450                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1010528                       # Number of branches executed
system.cpu.iew.exec_stores                    1443356                       # Number of stores executed
system.cpu.iew.exec_rate                     1.332431                       # Inst execution rate
system.cpu.iew.wb_sent                       15312048                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      15249401                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  12326279                       # num instructions producing a value
system.cpu.iew.wb_consumers                  16138819                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.323376                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.763766                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         3054256                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             74694                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     11278120                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.229795                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.915981                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3733240     33.10%     33.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1219984     10.82%     43.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6324896     56.08%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     11278120                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              9904383                       # Number of instructions committed
system.cpu.commit.committedOps               13869776                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5636388                       # Number of memory references committed
system.cpu.commit.loads                       4230726                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     993446                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       1935                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  13740604                       # Number of committed integer instructions.
system.cpu.commit.function_calls               169177                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          101      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8232189     59.35%     59.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             124      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             10      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         4230674     30.50%     89.86% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1405251     10.13%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           52      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          411      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          13869776                       # Class of committed instruction
system.cpu.commit.bw_lim_events               6324896                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     21877256                       # The number of ROB reads
system.cpu.rob.rob_writes                    34070996                       # The number of ROB writes
system.cpu.timesIdled                             254                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           22175                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     9904383                       # Number of Instructions Simulated
system.cpu.committedOps                      13869776                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.163435                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.163435                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.859524                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.859524                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 26634439                       # number of integer regfile reads
system.cpu.int_regfile_writes                12725875                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3797                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1483                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3387986                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4494300                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 8269167                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5761550500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           503.982884                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4544675                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2930                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1551.083618                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            173000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   503.982884                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984342                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984342                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          36385210                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         36385210                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5761550500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      3136824                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3136824                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1404921                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1404921                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      4541745                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4541745                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4541745                       # number of overall hits
system.cpu.dcache.overall_hits::total         4541745                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5299                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5299                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          741                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          741                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         6040                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6040                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6040                       # number of overall misses
system.cpu.dcache.overall_misses::total          6040                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     71446000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     71446000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     61417500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     61417500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    132863500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    132863500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    132863500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    132863500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3142123                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3142123                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1405662                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1405662                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      4547785                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4547785                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4547785                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4547785                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001686                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001686                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000527                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000527                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001328                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001328                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001328                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001328                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13482.921306                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13482.921306                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82884.615385                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82884.615385                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 21997.268212                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21997.268212                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 21997.268212                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21997.268212                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          295                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.142857                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2348                       # number of writebacks
system.cpu.dcache.writebacks::total              2348                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3110                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3110                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         3110                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3110                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3110                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3110                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2189                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2189                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          741                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          741                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         2930                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2930                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2930                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2930                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     33417000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     33417000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     60676500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     60676500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     94093500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     94093500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     94093500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     94093500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000527                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000527                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000644                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000644                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000644                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000644                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15265.874829                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15265.874829                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81884.615385                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81884.615385                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32113.822526                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32113.822526                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32113.822526                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32113.822526                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2418                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5761550500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           434.921778                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1346600                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               503                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2677.137177                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   434.921778                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.424728                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.424728                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          434                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.484375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5387535                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5387535                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5761550500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1346097                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1346097                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1346097                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1346097                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1346097                       # number of overall hits
system.cpu.icache.overall_hits::total         1346097                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          661                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           661                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          661                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            661                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          661                       # number of overall misses
system.cpu.icache.overall_misses::total           661                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     51366000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     51366000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     51366000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     51366000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     51366000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     51366000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1346758                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1346758                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1346758                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1346758                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1346758                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1346758                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000491                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000491                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000491                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000491                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000491                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000491                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77709.531014                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77709.531014                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77709.531014                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77709.531014                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77709.531014                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77709.531014                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           67                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          156                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          156                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          156                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          156                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          156                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          156                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          505                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          505                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          505                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          505                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          505                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          505                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     42677500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42677500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     42677500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42677500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     42677500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42677500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000375                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000375                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000375                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000375                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000375                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000375                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 84509.900990                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84509.900990                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 84509.900990                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84509.900990                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 84509.900990                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84509.900990                       # average overall mshr miss latency
system.cpu.icache.replacements                      7                       # number of replacements
system.l2bus.snoop_filter.tot_requests           5860                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         2425                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   5761550500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2692                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          2348                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                77                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                741                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               741                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2694                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1013                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         8278                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    9291                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        32064                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       337792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   369856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 2                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               3435                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001164                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.034110                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     3431     99.88%     99.88% # Request fanout histogram
system.l2bus.snoop_fanout::1                        4      0.12%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 3435                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              7626000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1257500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             7325000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   5761550500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1241.815119                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   5779                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1348                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.287092                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   435.917289                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   805.897830                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.053213                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.098376                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.151589                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1348                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1270                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.164551                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                47596                       # Number of tag accesses
system.l2cache.tags.data_accesses               47596                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   5761550500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         2348                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2348                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                4                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst            1                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         2078                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         2079                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst               1                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            2082                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                2083                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              1                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           2082                       # number of overall hits
system.l2cache.overall_hits::total               2083                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          737                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            737                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          502                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          111                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          613                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           502                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           848                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1350                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          502                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          848                       # number of overall misses
system.l2cache.overall_misses::total             1350                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     59519500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     59519500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     41901000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      9309500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     51210500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     41901000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     68829000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    110730000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     41901000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     68829000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    110730000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         2348                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2348                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          741                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          741                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          503                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         2189                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         2692                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          503                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         2930                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            3433                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          503                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         2930                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           3433                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.994602                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.994602                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.998012                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.050708                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.227712                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.998012                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.289420                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.393242                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.998012                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.289420                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.393242                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 80759.158752                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 80759.158752                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 83468.127490                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 83869.369369                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 83540.783034                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 83468.127490                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 81166.273585                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 82022.222222                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 83468.127490                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 81166.273585                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 82022.222222                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          737                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          737                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          502                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          111                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          613                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          502                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          848                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1350                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          502                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          848                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1350                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     58045500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     58045500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     40901000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9087500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     49988500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     40901000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     67133000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    108034000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     40901000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     67133000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    108034000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.994602                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.994602                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.998012                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.050708                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.227712                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.998012                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.289420                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.393242                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.998012                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.289420                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.393242                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 78759.158752                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 78759.158752                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 81476.095618                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81869.369369                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 81547.308320                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 81476.095618                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 79166.273585                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 80025.185185                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 81476.095618                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 79166.273585                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 80025.185185                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests           1350                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   5761550500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 611                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                737                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               737                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            613                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         2698                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        86272                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               1350                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     1350    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 1350                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               675000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             3370000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   5761550500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1241.815821                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   1348                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 1348                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   435.917549                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   805.898272                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.006652                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.012297                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.018949                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         1348                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         1270                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.020569                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                22948                       # Number of tag accesses
system.l3cache.tags.data_accesses               22948                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   5761550500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          737                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            737                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          502                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          111                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          613                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           502                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           848                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              1350                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          502                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          848                       # number of overall misses
system.l3cache.overall_misses::total             1350                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     51412500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     51412500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     36401000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data      8088500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     44489500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     36401000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     59501000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     95902000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     36401000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     59501000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     95902000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          737                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          737                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          502                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          111                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          613                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          502                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          848                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            1350                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          502                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          848                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           1350                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 69759.158752                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 69759.158752                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 72511.952191                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 72869.369369                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 72576.672104                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 72511.952191                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 70166.273585                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 71038.518519                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 72511.952191                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 70166.273585                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 71038.518519                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          737                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          737                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          502                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          111                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          613                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          502                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          848                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         1350                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          502                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          848                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         1350                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     49938500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     49938500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     35401000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7866500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     43267500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     35401000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     57805000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     93206000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     35401000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     57805000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     93206000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67759.158752                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 67759.158752                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 70519.920319                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70869.369369                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 70583.197390                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 70519.920319                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 68166.273585                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 69041.481481                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 70519.920319                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 68166.273585                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 69041.481481                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          1349                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   5761550500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                611                       # Transaction distribution
system.membus.trans_dist::ReadExReq               737                       # Transaction distribution
system.membus.trans_dist::ReadExResp              737                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           612                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         2697                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         2697                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2697                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        86272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        86272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   86272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1349                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1349    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1349                       # Request fanout histogram
system.membus.reqLayer0.occupancy              674500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            3668000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
