0.7
2020.2
May  7 2023
15:10:42
/home/hieu/Workspace/APB_UART/hdl/axi4_lite.sv,1750570480,systemVerilog,,/home/hieu/Workspace/APB_UART/hdl/axi4_uart.sv,,axi4_lite,,axi_vip_v1_1_14;processing_system7_vip_v1_0_16;uvm;xilinx_vip,../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/aed8/hdl;../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/home/hieu/Tools/vivado/Vivado/2023.1/data/xilinx_vip/include,,,,,
/home/hieu/Workspace/APB_UART/hdl/axi4_uart.sv,1750567252,systemVerilog,,/home/hieu/Workspace/APB_UART/hdl/baud_generator.sv,,axi4_uart,,axi_vip_v1_1_14;processing_system7_vip_v1_0_16;uvm;xilinx_vip,../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/aed8/hdl;../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/home/hieu/Tools/vivado/Vivado/2023.1/data/xilinx_vip/include,,,,,
/home/hieu/Workspace/APB_UART/hdl/baud_generator.sv,1750567270,systemVerilog,,/home/hieu/Workspace/APB_UART/hdl/transmitter/ff.sv,,baud_generator,,axi_vip_v1_1_14;processing_system7_vip_v1_0_16;uvm;xilinx_vip,../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/aed8/hdl;../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/home/hieu/Tools/vivado/Vivado/2023.1/data/xilinx_vip/include,,,,,
/home/hieu/Workspace/APB_UART/hdl/fifo/receiver_fifo.sv,1750571766,systemVerilog,,/home/hieu/Workspace/APB_UART/hdl/receiver/shift_register.sv,,receiver_fifo,,axi_vip_v1_1_14;processing_system7_vip_v1_0_16;uvm;xilinx_vip,../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/aed8/hdl;../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/home/hieu/Tools/vivado/Vivado/2023.1/data/xilinx_vip/include,,,,,
/home/hieu/Workspace/APB_UART/hdl/fifo/transmitter_fifo.sv,1749728588,systemVerilog,,/home/hieu/Workspace/APB_UART/hdl/receiver/uart_receiver.sv,,transmitter_fifo,,axi_vip_v1_1_14;processing_system7_vip_v1_0_16;uvm;xilinx_vip,../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/aed8/hdl;../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/home/hieu/Tools/vivado/Vivado/2023.1/data/xilinx_vip/include,,,,,
/home/hieu/Workspace/APB_UART/hdl/receiver/receiver_controller.sv,1750567587,systemVerilog,,/home/hieu/Workspace/APB_UART/hdl/fifo/receiver_fifo.sv,,receiver_controller,,axi_vip_v1_1_14;processing_system7_vip_v1_0_16;uvm;xilinx_vip,../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/aed8/hdl;../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/home/hieu/Tools/vivado/Vivado/2023.1/data/xilinx_vip/include,,,,,
/home/hieu/Workspace/APB_UART/hdl/receiver/shift_register.sv,1750567189,systemVerilog,,/home/hieu/Workspace/APB_UART/hdl/synchronizer.sv,,shift_register,,axi_vip_v1_1_14;processing_system7_vip_v1_0_16;uvm;xilinx_vip,../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/aed8/hdl;../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/home/hieu/Tools/vivado/Vivado/2023.1/data/xilinx_vip/include,,,,,
/home/hieu/Workspace/APB_UART/hdl/receiver/uart_receiver.sv,1750567189,systemVerilog,,/home/hieu/Workspace/APB_UART/hdl/uart_rx_top.sv,,uart_receiver,,axi_vip_v1_1_14;processing_system7_vip_v1_0_16;uvm;xilinx_vip,../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/aed8/hdl;../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/home/hieu/Tools/vivado/Vivado/2023.1/data/xilinx_vip/include,,,,,
/home/hieu/Workspace/APB_UART/hdl/synchronizer.sv,1750567193,systemVerilog,,/home/hieu/Workspace/APB_UART/hdl/transmitter/transmitter_controller.sv,,synchronizer,,axi_vip_v1_1_14;processing_system7_vip_v1_0_16;uvm;xilinx_vip,../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/aed8/hdl;../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/home/hieu/Tools/vivado/Vivado/2023.1/data/xilinx_vip/include,,,,,
/home/hieu/Workspace/APB_UART/hdl/transmitter/ff.sv,1750567189,systemVerilog,,/home/hieu/Workspace/APB_UART/hdl/transmitter/parity.sv,,ff,,axi_vip_v1_1_14;processing_system7_vip_v1_0_16;uvm;xilinx_vip,../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/aed8/hdl;../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/home/hieu/Tools/vivado/Vivado/2023.1/data/xilinx_vip/include,,,,,
/home/hieu/Workspace/APB_UART/hdl/transmitter/parity.sv,1749728598,systemVerilog,,/home/hieu/Workspace/APB_UART/hdl/transmitter/piso.sv,,parity,,axi_vip_v1_1_14;processing_system7_vip_v1_0_16;uvm;xilinx_vip,../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/aed8/hdl;../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/home/hieu/Tools/vivado/Vivado/2023.1/data/xilinx_vip/include,,,,,
/home/hieu/Workspace/APB_UART/hdl/transmitter/piso.sv,1749728600,systemVerilog,,/home/hieu/Workspace/APB_UART/hdl/receiver/receiver_controller.sv,,piso,,axi_vip_v1_1_14;processing_system7_vip_v1_0_16;uvm;xilinx_vip,../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/aed8/hdl;../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/home/hieu/Tools/vivado/Vivado/2023.1/data/xilinx_vip/include,,,,,
/home/hieu/Workspace/APB_UART/hdl/transmitter/transmitter_controller.sv,1750567610,systemVerilog,,/home/hieu/Workspace/APB_UART/hdl/fifo/transmitter_fifo.sv,,transmitter_controller,,axi_vip_v1_1_14;processing_system7_vip_v1_0_16;uvm;xilinx_vip,../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/aed8/hdl;../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/home/hieu/Tools/vivado/Vivado/2023.1/data/xilinx_vip/include,,,,,
/home/hieu/Workspace/APB_UART/hdl/transmitter/uart_transmitter.sv,1750567189,systemVerilog,,/home/hieu/Workspace/APB_UART/hdl/uart_tx_top.sv,,uart_transmitter,,axi_vip_v1_1_14;processing_system7_vip_v1_0_16;uvm;xilinx_vip,../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/aed8/hdl;../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/home/hieu/Tools/vivado/Vivado/2023.1/data/xilinx_vip/include,,,,,
/home/hieu/Workspace/APB_UART/hdl/uart_rx_top.sv,1750567189,systemVerilog,,/home/hieu/Workspace/APB_UART/hdl/transmitter/uart_transmitter.sv,,uart_rx_top,,axi_vip_v1_1_14;processing_system7_vip_v1_0_16;uvm;xilinx_vip,../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/aed8/hdl;../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/home/hieu/Tools/vivado/Vivado/2023.1/data/xilinx_vip/include,,,,,
/home/hieu/Workspace/APB_UART/hdl/uart_tx_top.sv,1750567189,systemVerilog,,/home/hieu/Workspace/APB_UART/sim/src/tb_axi4_uart.sv,,uart_tx_top,,axi_vip_v1_1_14;processing_system7_vip_v1_0_16;uvm;xilinx_vip,../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/aed8/hdl;../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/home/hieu/Tools/vivado/Vivado/2023.1/data/xilinx_vip/include,,,,,
/home/hieu/Workspace/APB_UART/inc/common_pkg.sv,1749720673,systemVerilog,/home/hieu/Workspace/APB_UART/hdl/axi4_lite.sv;/home/hieu/Workspace/APB_UART/hdl/axi4_uart.sv;/home/hieu/Workspace/APB_UART/hdl/baud_generator.sv;/home/hieu/Workspace/APB_UART/hdl/fifo/receiver_fifo.sv;/home/hieu/Workspace/APB_UART/hdl/fifo/transmitter_fifo.sv;/home/hieu/Workspace/APB_UART/hdl/receiver/receiver_controller.sv;/home/hieu/Workspace/APB_UART/hdl/receiver/shift_register.sv;/home/hieu/Workspace/APB_UART/hdl/receiver/uart_receiver.sv;/home/hieu/Workspace/APB_UART/hdl/synchronizer.sv;/home/hieu/Workspace/APB_UART/hdl/transmitter/ff.sv;/home/hieu/Workspace/APB_UART/hdl/transmitter/parity.sv;/home/hieu/Workspace/APB_UART/hdl/transmitter/piso.sv;/home/hieu/Workspace/APB_UART/hdl/transmitter/transmitter_controller.sv;/home/hieu/Workspace/APB_UART/hdl/transmitter/uart_transmitter.sv;/home/hieu/Workspace/APB_UART/hdl/uart_rx_top.sv;/home/hieu/Workspace/APB_UART/hdl/uart_tx_top.sv;/home/hieu/Workspace/APB_UART/sim/src/tb_axi4_uart.sv,/home/hieu/Workspace/APB_UART/hdl/axi4_lite.sv,,$unit_common_pkg_sv_1462966361;common_pkg,,axi_vip_v1_1_14;processing_system7_vip_v1_0_16;uvm;xilinx_vip,../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/aed8/hdl;../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/home/hieu/Tools/vivado/Vivado/2023.1/data/xilinx_vip/include,,,,,
/home/hieu/Workspace/APB_UART/sim/src/tb_axi4_uart.sv,1750568259,systemVerilog,,,,tb_axi4_uart,,axi_vip_v1_1_14;processing_system7_vip_v1_0_16;uvm;xilinx_vip,../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/aed8/hdl;../../../../axi4_uart.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/home/hieu/Tools/vivado/Vivado/2023.1/data/xilinx_vip/include,,,,,
/home/hieu/Workspace/APB_UART/sim/work/axi4_uart/axi4_uart.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,axi_vip_v1_1_14;processing_system7_vip_v1_0_16;uvm;xilinx_vip,,,,,,
