<stg><name>dct_Pipeline_WR_Loop_Row_WR_Loop_Col</name>


<trans_list>

<trans id="52" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten58 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten58"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i7 0, i7 %indvar_flatten58

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %r

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i4 0, i4 %c

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %dct_2d.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
dct_2d.exit.preheader:0 %indvar_flatten58_load = load i7 %indvar_flatten58

]]></Node>
<StgValue><ssdm name="indvar_flatten58_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
dct_2d.exit.preheader:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
dct_2d.exit.preheader:2 %icmp_ln71 = icmp_eq  i7 %indvar_flatten58_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
dct_2d.exit.preheader:3 %add_ln71_1 = add i7 %indvar_flatten58_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln71_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
dct_2d.exit.preheader:4 %br_ln71 = br i1 %icmp_ln71, void %dct_2d.exit, void %write_data.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
dct_2d.exit:0 %c_load = load i4 %c

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
dct_2d.exit:1 %r_load = load i4 %r

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
dct_2d.exit:2 %add_ln71 = add i4 %r_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
dct_2d.exit:5 %icmp_ln73 = icmp_eq  i4 %c_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
dct_2d.exit:6 %select_ln71 = select i1 %icmp_ln73, i4 0, i4 %c_load

]]></Node>
<StgValue><ssdm name="select_ln71"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
dct_2d.exit:7 %select_ln71_1 = select i1 %icmp_ln73, i4 %add_ln71, i4 %r_load

]]></Node>
<StgValue><ssdm name="select_ln71_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="4">
<![CDATA[
dct_2d.exit:8 %trunc_ln74 = trunc i4 %select_ln71_1

]]></Node>
<StgValue><ssdm name="trunc_ln74"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
dct_2d.exit:9 %tmp_40_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln74, i3 0

]]></Node>
<StgValue><ssdm name="tmp_40_cast"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="4">
<![CDATA[
dct_2d.exit:11 %zext_ln74 = zext i4 %select_ln71

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
dct_2d.exit:12 %add_ln74 = add i6 %tmp_40_cast, i6 %zext_ln74

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="6">
<![CDATA[
dct_2d.exit:13 %zext_ln74_1 = zext i6 %add_ln74

]]></Node>
<StgValue><ssdm name="zext_ln74_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
dct_2d.exit:14 %buf_2d_out_addr = getelementptr i16 %buf_2d_out, i64 0, i64 %zext_ln74_1

]]></Node>
<StgValue><ssdm name="buf_2d_out_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="6">
<![CDATA[
dct_2d.exit:16 %buf_2d_out_load = load i6 %buf_2d_out_addr

]]></Node>
<StgValue><ssdm name="buf_2d_out_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
dct_2d.exit:19 %add_ln73 = add i4 %select_ln71, i4 1

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
dct_2d.exit:20 %store_ln71 = store i7 %add_ln71_1, i7 %indvar_flatten58

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
dct_2d.exit:21 %store_ln71 = store i4 %select_ln71_1, i4 %r

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
dct_2d.exit:22 %store_ln73 = store i4 %add_ln73, i4 %c

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0">
<![CDATA[
write_data.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
dct_2d.exit:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WR_Loop_Row_WR_Loop_Col_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
dct_2d.exit:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
dct_2d.exit:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
dct_2d.exit:15 %specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln68"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="6">
<![CDATA[
dct_2d.exit:16 %buf_2d_out_load = load i6 %buf_2d_out_addr

]]></Node>
<StgValue><ssdm name="buf_2d_out_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
dct_2d.exit:17 %output_r_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln74_1

]]></Node>
<StgValue><ssdm name="output_r_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
dct_2d.exit:18 %store_ln74 = store i16 %buf_2d_out_load, i6 %output_r_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
dct_2d.exit:23 %br_ln0 = br void %dct_2d.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="53" name="buf_2d_out" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_2d_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="54" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="56" from="StgValue_55" to="c" fromId="55" toId="5">
</dataflow>
<dataflow id="57" from="StgValue_55" to="r" fromId="55" toId="6">
</dataflow>
<dataflow id="58" from="StgValue_55" to="indvar_flatten58" fromId="55" toId="7">
</dataflow>
<dataflow id="60" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="59" toId="8">
</dataflow>
<dataflow id="61" from="output_r" to="specinterface_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="63" from="empty" to="specinterface_ln0" fromId="62" toId="8">
</dataflow>
<dataflow id="65" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="8">
</dataflow>
<dataflow id="66" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="8">
</dataflow>
<dataflow id="68" from="empty_0" to="specinterface_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="70" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="8">
</dataflow>
<dataflow id="71" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="8">
</dataflow>
<dataflow id="72" from="empty_0" to="specinterface_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="73" from="empty_0" to="specinterface_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="74" from="empty_0" to="specinterface_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="75" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="8">
</dataflow>
<dataflow id="76" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="8">
</dataflow>
<dataflow id="77" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="8">
</dataflow>
<dataflow id="78" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="8">
</dataflow>
<dataflow id="79" from="empty_0" to="specinterface_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="80" from="empty_0" to="specinterface_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="82" from="StgValue_81" to="store_ln0" fromId="81" toId="9">
</dataflow>
<dataflow id="83" from="indvar_flatten58" to="store_ln0" fromId="7" toId="9">
</dataflow>
<dataflow id="85" from="StgValue_84" to="store_ln0" fromId="84" toId="10">
</dataflow>
<dataflow id="86" from="r" to="store_ln0" fromId="6" toId="10">
</dataflow>
<dataflow id="87" from="StgValue_84" to="store_ln0" fromId="84" toId="11">
</dataflow>
<dataflow id="88" from="c" to="store_ln0" fromId="5" toId="11">
</dataflow>
<dataflow id="89" from="indvar_flatten58" to="indvar_flatten58_load" fromId="7" toId="13">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="90" toId="14">
</dataflow>
<dataflow id="92" from="StgValue_69" to="specpipeline_ln0" fromId="69" toId="14">
</dataflow>
<dataflow id="93" from="StgValue_64" to="specpipeline_ln0" fromId="64" toId="14">
</dataflow>
<dataflow id="94" from="StgValue_55" to="specpipeline_ln0" fromId="55" toId="14">
</dataflow>
<dataflow id="95" from="StgValue_64" to="specpipeline_ln0" fromId="64" toId="14">
</dataflow>
<dataflow id="97" from="p_str" to="specpipeline_ln0" fromId="96" toId="14">
</dataflow>
<dataflow id="98" from="indvar_flatten58_load" to="icmp_ln71" fromId="13" toId="15">
</dataflow>
<dataflow id="100" from="StgValue_99" to="icmp_ln71" fromId="99" toId="15">
</dataflow>
<dataflow id="101" from="indvar_flatten58_load" to="add_ln71_1" fromId="13" toId="16">
</dataflow>
<dataflow id="103" from="StgValue_102" to="add_ln71_1" fromId="102" toId="16">
</dataflow>
<dataflow id="104" from="icmp_ln71" to="br_ln71" fromId="15" toId="17">
</dataflow>
<dataflow id="105" from="c" to="c_load" fromId="5" toId="18">
</dataflow>
<dataflow id="106" from="r" to="r_load" fromId="6" toId="19">
</dataflow>
<dataflow id="107" from="r_load" to="add_ln71" fromId="19" toId="20">
</dataflow>
<dataflow id="109" from="StgValue_108" to="add_ln71" fromId="108" toId="20">
</dataflow>
<dataflow id="110" from="c_load" to="icmp_ln73" fromId="18" toId="21">
</dataflow>
<dataflow id="112" from="StgValue_111" to="icmp_ln73" fromId="111" toId="21">
</dataflow>
<dataflow id="113" from="icmp_ln73" to="select_ln71" fromId="21" toId="22">
</dataflow>
<dataflow id="114" from="StgValue_84" to="select_ln71" fromId="84" toId="22">
</dataflow>
<dataflow id="115" from="c_load" to="select_ln71" fromId="18" toId="22">
</dataflow>
<dataflow id="116" from="icmp_ln73" to="select_ln71_1" fromId="21" toId="23">
</dataflow>
<dataflow id="117" from="add_ln71" to="select_ln71_1" fromId="20" toId="23">
</dataflow>
<dataflow id="118" from="r_load" to="select_ln71_1" fromId="19" toId="23">
</dataflow>
<dataflow id="119" from="select_ln71_1" to="trunc_ln74" fromId="23" toId="24">
</dataflow>
<dataflow id="121" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="tmp_40_cast" fromId="120" toId="25">
</dataflow>
<dataflow id="122" from="trunc_ln74" to="tmp_40_cast" fromId="24" toId="25">
</dataflow>
<dataflow id="124" from="StgValue_123" to="tmp_40_cast" fromId="123" toId="25">
</dataflow>
<dataflow id="125" from="select_ln71" to="zext_ln74" fromId="22" toId="26">
</dataflow>
<dataflow id="126" from="tmp_40_cast" to="add_ln74" fromId="25" toId="27">
</dataflow>
<dataflow id="127" from="zext_ln74" to="add_ln74" fromId="26" toId="27">
</dataflow>
<dataflow id="128" from="add_ln74" to="zext_ln74_1" fromId="27" toId="28">
</dataflow>
<dataflow id="129" from="buf_2d_out" to="buf_2d_out_addr" fromId="53" toId="29">
</dataflow>
<dataflow id="131" from="StgValue_130" to="buf_2d_out_addr" fromId="130" toId="29">
</dataflow>
<dataflow id="132" from="zext_ln74_1" to="buf_2d_out_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="133" from="buf_2d_out_addr" to="buf_2d_out_load" fromId="29" toId="30">
</dataflow>
<dataflow id="134" from="select_ln71" to="add_ln73" fromId="22" toId="31">
</dataflow>
<dataflow id="135" from="StgValue_108" to="add_ln73" fromId="108" toId="31">
</dataflow>
<dataflow id="136" from="add_ln71_1" to="store_ln71" fromId="16" toId="32">
</dataflow>
<dataflow id="137" from="indvar_flatten58" to="store_ln71" fromId="7" toId="32">
</dataflow>
<dataflow id="138" from="select_ln71_1" to="store_ln71" fromId="23" toId="33">
</dataflow>
<dataflow id="139" from="r" to="store_ln71" fromId="6" toId="33">
</dataflow>
<dataflow id="140" from="add_ln73" to="store_ln73" fromId="31" toId="34">
</dataflow>
<dataflow id="141" from="c" to="store_ln73" fromId="5" toId="34">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="142" toId="35">
</dataflow>
<dataflow id="145" from="WR_Loop_Row_WR_Loop_Col_str" to="specloopname_ln0" fromId="144" toId="35">
</dataflow>
<dataflow id="147" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="146" toId="36">
</dataflow>
<dataflow id="149" from="StgValue_148" to="empty" fromId="148" toId="36">
</dataflow>
<dataflow id="150" from="StgValue_148" to="empty" fromId="148" toId="36">
</dataflow>
<dataflow id="151" from="StgValue_148" to="empty" fromId="148" toId="36">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="90" toId="37">
</dataflow>
<dataflow id="153" from="StgValue_69" to="specpipeline_ln0" fromId="69" toId="37">
</dataflow>
<dataflow id="154" from="StgValue_64" to="specpipeline_ln0" fromId="64" toId="37">
</dataflow>
<dataflow id="155" from="StgValue_55" to="specpipeline_ln0" fromId="55" toId="37">
</dataflow>
<dataflow id="156" from="StgValue_64" to="specpipeline_ln0" fromId="64" toId="37">
</dataflow>
<dataflow id="157" from="p_str" to="specpipeline_ln0" fromId="96" toId="37">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecLoopName" to="specloopname_ln68" fromId="142" toId="38">
</dataflow>
<dataflow id="160" from="empty_2" to="specloopname_ln68" fromId="159" toId="38">
</dataflow>
<dataflow id="161" from="buf_2d_out_addr" to="buf_2d_out_load" fromId="29" toId="39">
</dataflow>
<dataflow id="162" from="output_r" to="output_r_addr" fromId="54" toId="40">
</dataflow>
<dataflow id="163" from="StgValue_130" to="output_r_addr" fromId="130" toId="40">
</dataflow>
<dataflow id="164" from="zext_ln74_1" to="output_r_addr" fromId="28" toId="40">
</dataflow>
<dataflow id="165" from="buf_2d_out_load" to="store_ln74" fromId="39" toId="41">
</dataflow>
<dataflow id="166" from="output_r_addr" to="store_ln74" fromId="40" toId="41">
</dataflow>
<dataflow id="167" from="icmp_ln71" to="StgValue_2" fromId="15" toId="2">
</dataflow>
</dataflows>


</stg>
