// Seed: 3278499552
`timescale 1ps / 1ps `endcelldefine
module module_0 (
    id_1
);
  inout id_1;
  reg id_1, id_2;
  reg id_3, id_4 = 1, id_5;
  assign id_1 = id_3;
  logic id_6;
  assign id_2 = id_3;
  assign id_3 = id_5;
  logic id_7;
  reg   id_8 = id_2;
  assign id_8 = id_1;
  always begin
    id_4 <= id_8;
    id_1 = 1;
  end
endmodule
