#! /classes/ece2300/install/pkgs/iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/va_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2009.vpi";
S_0x1fff970 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2014140 .scope module, "Top" "Top" 3 9;
 .timescale 0 0;
v0x2038480_0 .net "clk", 0 0, v0x2037530_0;  1 drivers
v0x2038540_0 .var "dut_in0", 7 0;
v0x20385e0_0 .var "dut_in1", 7 0;
v0x20386e0_0 .net "dut_out", 7 0, L_0x203ccf0;  1 drivers
v0x20387b0_0 .var "dut_sel", 0 0;
v0x20388a0_0 .var "out", 7 0;
v0x2038940_0 .var "random_in0", 7 0;
v0x2038a20_0 .var "random_in1", 7 0;
v0x2038b00_0 .var "random_sel", 0 0;
v0x2038bc0_0 .net "reset", 0 0, v0x20378a0_0;  1 drivers
S_0x200cc40 .scope task, "check" "check" 3 46, 3 46 0, S_0x2014140;
 .timescale 0 0;
v0x200f750_0 .var "in0", 7 0;
v0x2006220_0 .var "in1", 7 0;
v0x200d3d0_0 .var "out", 7 0;
v0x2030220_0 .var "sel", 0 0;
TD_Top.check ;
    %load/vec4 v0x20376f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x200f750_0;
    %store/vec4 v0x2038540_0, 0, 8;
    %load/vec4 v0x2006220_0;
    %store/vec4 v0x20385e0_0, 0, 8;
    %load/vec4 v0x2030220_0;
    %store/vec4 v0x20387b0_0, 0, 1;
    %delay 8, 0;
    %load/vec4 v0x20377c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %vpi_call/w 3 62 "$display", "%3d: %b %b %b > %b", v0x2037610_0, v0x2038540_0, v0x20385e0_0, v0x20387b0_0, v0x20386e0_0 {0 0 0};
T_0.2 ;
    %load/vec4 v0x200d3d0_0;
    %load/vec4 v0x200d3d0_0;
    %load/vec4 v0x20386e0_0;
    %xor;
    %load/vec4 v0x200d3d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_0.4, 6;
    %load/vec4 v0x20377c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %vpi_call/w 3 69 "$display", "\012\033[31mERROR\033[0m (cycle=%0d): %s != %s (%b != %b)", v0x2037610_0, "dut_out", "out", v0x20386e0_0, v0x200d3d0_0 {0 0 0};
    %jmp T_0.7;
T_0.6 ;
    %vpi_call/w 3 72 "$write", "\033[31mFAILED\033[0m" {0 0 0};
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20376f0_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x20377c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %vpi_call/w 3 77 "$write", "\033[32m", ".", "\033[0m" {0 0 0};
T_0.8 ;
T_0.5 ;
    %delay 2, 0;
T_0.0 ;
    %end;
S_0x2014330 .scope module, "dut" "Mux2_8b_GL" 3 31, 4 10 0, S_0x2014140;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
v0x20367c0_0 .net "in0", 7 0, v0x2038540_0;  1 drivers
v0x20368c0_0 .net "in1", 7 0, v0x20385e0_0;  1 drivers
v0x20369a0_0 .net "out", 7 0, L_0x203ccf0;  alias, 1 drivers
v0x2036a80_0 .net "sel", 0 0, v0x20387b0_0;  1 drivers
L_0x203ad00 .part v0x2038540_0, 0, 4;
L_0x203adf0 .part v0x20385e0_0, 0, 4;
L_0x203cbb0 .part v0x2038540_0, 4, 4;
L_0x203cc50 .part v0x20385e0_0, 4, 4;
L_0x203ccf0 .concat8 [ 4 4 0 0], L_0x203abc0, L_0x203ca70;
S_0x20303c0 .scope module, "mux0" "Mux2_4b_GL" 4 19, 5 10 0, S_0x2014330;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in0";
    .port_info 1 /INPUT 4 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "out";
v0x20330f0_0 .net "in0", 3 0, L_0x203ad00;  1 drivers
v0x20331f0_0 .net "in1", 3 0, L_0x203adf0;  1 drivers
v0x20332d0_0 .net "out", 3 0, L_0x203abc0;  1 drivers
v0x2033440_0 .net "sel", 0 0, v0x20387b0_0;  alias, 1 drivers
L_0x2039240 .part L_0x203ad00, 0, 1;
L_0x20392e0 .part L_0x203adf0, 0, 1;
L_0x2039920 .part L_0x203ad00, 1, 1;
L_0x2039a10 .part L_0x203adf0, 1, 1;
L_0x203a280 .part L_0x203ad00, 2, 1;
L_0x203a320 .part L_0x203adf0, 2, 1;
L_0x203a910 .part L_0x203ad00, 3, 1;
L_0x203aa40 .part L_0x203adf0, 3, 1;
L_0x203abc0 .concat8 [ 1 1 1 1], L_0x20390f0, L_0x20397d0, L_0x203a130, L_0x203a7c0;
S_0x2030610 .scope module, "mux0" "Mux2_1b_GL" 5 18, 6 8 0, S_0x20303c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x2038c60 .functor AND 1, L_0x2039240, L_0x20392e0, C4<1>, C4<1>;
L_0x2038d60 .functor NOT 1, v0x20387b0_0, C4<0>, C4<0>, C4<0>;
L_0x2038e00 .functor AND 1, L_0x2039240, L_0x2038d60, C4<1>, C4<1>;
L_0x2038ef0 .functor OR 1, L_0x2038c60, L_0x2038e00, C4<0>, C4<0>;
L_0x2039030 .functor AND 1, L_0x20392e0, v0x20387b0_0, C4<1>, C4<1>;
L_0x20390f0 .functor OR 1, L_0x2038ef0, L_0x2039030, C4<0>, C4<0>;
v0x2030880_0 .net *"_ivl_0", 0 0, L_0x2038c60;  1 drivers
v0x2030980_0 .net *"_ivl_2", 0 0, L_0x2038d60;  1 drivers
v0x2030a60_0 .net *"_ivl_4", 0 0, L_0x2038e00;  1 drivers
v0x2030b20_0 .net *"_ivl_6", 0 0, L_0x2038ef0;  1 drivers
v0x2030c00_0 .net *"_ivl_8", 0 0, L_0x2039030;  1 drivers
v0x2030d30_0 .net "in0", 0 0, L_0x2039240;  1 drivers
v0x2030df0_0 .net "in1", 0 0, L_0x20392e0;  1 drivers
v0x2030eb0_0 .net "out", 0 0, L_0x20390f0;  1 drivers
v0x2030f90_0 .net "sel", 0 0, v0x20387b0_0;  alias, 1 drivers
S_0x20310d0 .scope module, "mux1" "Mux2_1b_GL" 5 25, 6 8 0, S_0x20303c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x2039380 .functor AND 1, L_0x2039920, L_0x2039a10, C4<1>, C4<1>;
L_0x20393f0 .functor NOT 1, v0x20387b0_0, C4<0>, C4<0>, C4<0>;
L_0x2039490 .functor AND 1, L_0x2039920, L_0x20393f0, C4<1>, C4<1>;
L_0x20395d0 .functor OR 1, L_0x2039380, L_0x2039490, C4<0>, C4<0>;
L_0x2039710 .functor AND 1, L_0x2039a10, v0x20387b0_0, C4<1>, C4<1>;
L_0x20397d0 .functor OR 1, L_0x20395d0, L_0x2039710, C4<0>, C4<0>;
v0x20312f0_0 .net *"_ivl_0", 0 0, L_0x2039380;  1 drivers
v0x20313d0_0 .net *"_ivl_2", 0 0, L_0x20393f0;  1 drivers
v0x20314b0_0 .net *"_ivl_4", 0 0, L_0x2039490;  1 drivers
v0x2031570_0 .net *"_ivl_6", 0 0, L_0x20395d0;  1 drivers
v0x2031650_0 .net *"_ivl_8", 0 0, L_0x2039710;  1 drivers
v0x2031780_0 .net "in0", 0 0, L_0x2039920;  1 drivers
v0x2031840_0 .net "in1", 0 0, L_0x2039a10;  1 drivers
v0x2031900_0 .net "out", 0 0, L_0x20397d0;  1 drivers
v0x20319e0_0 .net "sel", 0 0, v0x20387b0_0;  alias, 1 drivers
S_0x2031ae0 .scope module, "mux2" "Mux2_1b_GL" 5 32, 6 8 0, S_0x20303c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x2039b30 .functor AND 1, L_0x203a280, L_0x203a320, C4<1>, C4<1>;
L_0x2039ba0 .functor NOT 1, v0x20387b0_0, C4<0>, C4<0>, C4<0>;
L_0x2039e20 .functor AND 1, L_0x203a280, L_0x2039ba0, C4<1>, C4<1>;
L_0x2039f30 .functor OR 1, L_0x2039b30, L_0x2039e20, C4<0>, C4<0>;
L_0x203a070 .functor AND 1, L_0x203a320, v0x20387b0_0, C4<1>, C4<1>;
L_0x203a130 .functor OR 1, L_0x2039f30, L_0x203a070, C4<0>, C4<0>;
v0x2031d10_0 .net *"_ivl_0", 0 0, L_0x2039b30;  1 drivers
v0x2031df0_0 .net *"_ivl_2", 0 0, L_0x2039ba0;  1 drivers
v0x2031ed0_0 .net *"_ivl_4", 0 0, L_0x2039e20;  1 drivers
v0x2031fc0_0 .net *"_ivl_6", 0 0, L_0x2039f30;  1 drivers
v0x20320a0_0 .net *"_ivl_8", 0 0, L_0x203a070;  1 drivers
v0x20321d0_0 .net "in0", 0 0, L_0x203a280;  1 drivers
v0x2032290_0 .net "in1", 0 0, L_0x203a320;  1 drivers
v0x2032350_0 .net "out", 0 0, L_0x203a130;  1 drivers
v0x20324c0_0 .net "sel", 0 0, v0x20387b0_0;  alias, 1 drivers
S_0x20325e0 .scope module, "mux3" "Mux2_1b_GL" 5 39, 6 8 0, S_0x20303c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x203a400 .functor AND 1, L_0x203a910, L_0x203aa40, C4<1>, C4<1>;
L_0x203a470 .functor NOT 1, v0x20387b0_0, C4<0>, C4<0>, C4<0>;
L_0x203a4e0 .functor AND 1, L_0x203a910, L_0x203a470, C4<1>, C4<1>;
L_0x203a5f0 .functor OR 1, L_0x203a400, L_0x203a4e0, C4<0>, C4<0>;
L_0x203a700 .functor AND 1, L_0x203aa40, v0x20387b0_0, C4<1>, C4<1>;
L_0x203a7c0 .functor OR 1, L_0x203a5f0, L_0x203a700, C4<0>, C4<0>;
v0x2032830_0 .net *"_ivl_0", 0 0, L_0x203a400;  1 drivers
v0x2032930_0 .net *"_ivl_2", 0 0, L_0x203a470;  1 drivers
v0x2032a10_0 .net *"_ivl_4", 0 0, L_0x203a4e0;  1 drivers
v0x2032ad0_0 .net *"_ivl_6", 0 0, L_0x203a5f0;  1 drivers
v0x2032bb0_0 .net *"_ivl_8", 0 0, L_0x203a700;  1 drivers
v0x2032ce0_0 .net "in0", 0 0, L_0x203a910;  1 drivers
v0x2032da0_0 .net "in1", 0 0, L_0x203aa40;  1 drivers
v0x2032e60_0 .net "out", 0 0, L_0x203a7c0;  1 drivers
v0x2032fd0_0 .net "sel", 0 0, v0x20387b0_0;  alias, 1 drivers
S_0x2033590 .scope module, "mux1" "Mux2_4b_GL" 4 27, 5 10 0, S_0x2014330;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in0";
    .port_info 1 /INPUT 4 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "out";
v0x20363b0_0 .net "in0", 3 0, L_0x203cbb0;  1 drivers
v0x20364b0_0 .net "in1", 3 0, L_0x203cc50;  1 drivers
v0x2036590_0 .net "out", 3 0, L_0x203ca70;  1 drivers
v0x2036670_0 .net "sel", 0 0, v0x20387b0_0;  alias, 1 drivers
L_0x203b3f0 .part L_0x203cbb0, 0, 1;
L_0x203b490 .part L_0x203cc50, 0, 1;
L_0x203ba40 .part L_0x203cbb0, 1, 1;
L_0x203bb30 .part L_0x203cc50, 1, 1;
L_0x203c130 .part L_0x203cbb0, 2, 1;
L_0x203c1d0 .part L_0x203cc50, 2, 1;
L_0x203c7c0 .part L_0x203cbb0, 3, 1;
L_0x203c8f0 .part L_0x203cc50, 3, 1;
L_0x203ca70 .concat8 [ 1 1 1 1], L_0x203b2a0, L_0x203b8f0, L_0x203bfe0, L_0x203c670;
S_0x20337b0 .scope module, "mux0" "Mux2_1b_GL" 5 18, 6 8 0, S_0x2033590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x203aee0 .functor AND 1, L_0x203b3f0, L_0x203b490, C4<1>, C4<1>;
L_0x203af50 .functor NOT 1, v0x20387b0_0, C4<0>, C4<0>, C4<0>;
L_0x203afc0 .functor AND 1, L_0x203b3f0, L_0x203af50, C4<1>, C4<1>;
L_0x203b0d0 .functor OR 1, L_0x203aee0, L_0x203afc0, C4<0>, C4<0>;
L_0x203b1e0 .functor AND 1, L_0x203b490, v0x20387b0_0, C4<1>, C4<1>;
L_0x203b2a0 .functor OR 1, L_0x203b0d0, L_0x203b1e0, C4<0>, C4<0>;
v0x20339e0_0 .net *"_ivl_0", 0 0, L_0x203aee0;  1 drivers
v0x2033ae0_0 .net *"_ivl_2", 0 0, L_0x203af50;  1 drivers
v0x2033bc0_0 .net *"_ivl_4", 0 0, L_0x203afc0;  1 drivers
v0x2033cb0_0 .net *"_ivl_6", 0 0, L_0x203b0d0;  1 drivers
v0x2033d90_0 .net *"_ivl_8", 0 0, L_0x203b1e0;  1 drivers
v0x2033ec0_0 .net "in0", 0 0, L_0x203b3f0;  1 drivers
v0x2033f80_0 .net "in1", 0 0, L_0x203b490;  1 drivers
v0x2034040_0 .net "out", 0 0, L_0x203b2a0;  1 drivers
v0x20341b0_0 .net "sel", 0 0, v0x20387b0_0;  alias, 1 drivers
S_0x20342d0 .scope module, "mux1" "Mux2_1b_GL" 5 25, 6 8 0, S_0x2033590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x203b530 .functor AND 1, L_0x203ba40, L_0x203bb30, C4<1>, C4<1>;
L_0x203b5a0 .functor NOT 1, v0x20387b0_0, C4<0>, C4<0>, C4<0>;
L_0x203b610 .functor AND 1, L_0x203ba40, L_0x203b5a0, C4<1>, C4<1>;
L_0x203b720 .functor OR 1, L_0x203b530, L_0x203b610, C4<0>, C4<0>;
L_0x203b830 .functor AND 1, L_0x203bb30, v0x20387b0_0, C4<1>, C4<1>;
L_0x203b8f0 .functor OR 1, L_0x203b720, L_0x203b830, C4<0>, C4<0>;
v0x20344f0_0 .net *"_ivl_0", 0 0, L_0x203b530;  1 drivers
v0x20345d0_0 .net *"_ivl_2", 0 0, L_0x203b5a0;  1 drivers
v0x20346b0_0 .net *"_ivl_4", 0 0, L_0x203b610;  1 drivers
v0x20347a0_0 .net *"_ivl_6", 0 0, L_0x203b720;  1 drivers
v0x2034880_0 .net *"_ivl_8", 0 0, L_0x203b830;  1 drivers
v0x20349b0_0 .net "in0", 0 0, L_0x203ba40;  1 drivers
v0x2034a70_0 .net "in1", 0 0, L_0x203bb30;  1 drivers
v0x2034b30_0 .net "out", 0 0, L_0x203b8f0;  1 drivers
v0x2034ca0_0 .net "sel", 0 0, v0x20387b0_0;  alias, 1 drivers
S_0x2034dc0 .scope module, "mux2" "Mux2_1b_GL" 5 32, 6 8 0, S_0x2033590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x203bc20 .functor AND 1, L_0x203c130, L_0x203c1d0, C4<1>, C4<1>;
L_0x203bc90 .functor NOT 1, v0x20387b0_0, C4<0>, C4<0>, C4<0>;
L_0x203bd00 .functor AND 1, L_0x203c130, L_0x203bc90, C4<1>, C4<1>;
L_0x203be10 .functor OR 1, L_0x203bc20, L_0x203bd00, C4<0>, C4<0>;
L_0x203bf20 .functor AND 1, L_0x203c1d0, v0x20387b0_0, C4<1>, C4<1>;
L_0x203bfe0 .functor OR 1, L_0x203be10, L_0x203bf20, C4<0>, C4<0>;
v0x2034ff0_0 .net *"_ivl_0", 0 0, L_0x203bc20;  1 drivers
v0x20350d0_0 .net *"_ivl_2", 0 0, L_0x203bc90;  1 drivers
v0x20351b0_0 .net *"_ivl_4", 0 0, L_0x203bd00;  1 drivers
v0x20352a0_0 .net *"_ivl_6", 0 0, L_0x203be10;  1 drivers
v0x2035380_0 .net *"_ivl_8", 0 0, L_0x203bf20;  1 drivers
v0x20354b0_0 .net "in0", 0 0, L_0x203c130;  1 drivers
v0x2035570_0 .net "in1", 0 0, L_0x203c1d0;  1 drivers
v0x2035630_0 .net "out", 0 0, L_0x203bfe0;  1 drivers
v0x20357a0_0 .net "sel", 0 0, v0x20387b0_0;  alias, 1 drivers
S_0x20358c0 .scope module, "mux3" "Mux2_1b_GL" 5 39, 6 8 0, S_0x2033590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x203c2b0 .functor AND 1, L_0x203c7c0, L_0x203c8f0, C4<1>, C4<1>;
L_0x203c320 .functor NOT 1, v0x20387b0_0, C4<0>, C4<0>, C4<0>;
L_0x203c390 .functor AND 1, L_0x203c7c0, L_0x203c320, C4<1>, C4<1>;
L_0x203c4a0 .functor OR 1, L_0x203c2b0, L_0x203c390, C4<0>, C4<0>;
L_0x203c5b0 .functor AND 1, L_0x203c8f0, v0x20387b0_0, C4<1>, C4<1>;
L_0x203c670 .functor OR 1, L_0x203c4a0, L_0x203c5b0, C4<0>, C4<0>;
v0x2035ac0_0 .net *"_ivl_0", 0 0, L_0x203c2b0;  1 drivers
v0x2035bc0_0 .net *"_ivl_2", 0 0, L_0x203c320;  1 drivers
v0x2035ca0_0 .net *"_ivl_4", 0 0, L_0x203c390;  1 drivers
v0x2035d90_0 .net *"_ivl_6", 0 0, L_0x203c4a0;  1 drivers
v0x2035e70_0 .net *"_ivl_8", 0 0, L_0x203c5b0;  1 drivers
v0x2035fa0_0 .net "in0", 0 0, L_0x203c7c0;  1 drivers
v0x2036060_0 .net "in1", 0 0, L_0x203c8f0;  1 drivers
v0x2036120_0 .net "out", 0 0, L_0x203c670;  1 drivers
v0x2036290_0 .net "sel", 0 0, v0x20387b0_0;  alias, 1 drivers
S_0x2036bd0 .scope module, "t" "ece2300_TestUtils" 3 20, 7 26 0, S_0x2014140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x2037530_0 .var "clk", 0 0;
v0x2037610_0 .var/2s "cycles", 31 0;
v0x20376f0_0 .var "failed", 0 0;
v0x20377c0_0 .var/2s "n", 31 0;
v0x20378a0_0 .var "reset", 0 0;
v0x20379b0_0 .var/2s "seed", 31 0;
v0x2037a90_0 .var/str "vcd_filename";
E_0x1fdcf50 .event posedge, v0x2037530_0;
S_0x2036da0 .scope task, "test_bench_begin" "test_bench_begin" 7 90, 7 90 0, S_0x2036bd0;
 .timescale 0 0;
v0x2036fa0_0 .var/str "filename";
TD_Top.t.test_bench_begin ;
    %pushi/str "\012";
    %load/str v0x2036fa0_0;
    %concat/str;
    %vpi_call/w 7 91 "$write", S<0,str> {0 0 1};
    %delay 1, 0;
    %end;
S_0x2037080 .scope task, "test_bench_end" "test_bench_end" 7 99, 7 99 0, S_0x2036bd0;
 .timescale 0 0;
TD_Top.t.test_bench_end ;
    %vpi_call/w 7 100 "$write", "\012" {0 0 0};
    %load/vec4 v0x20377c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %vpi_call/w 7 102 "$write", "\012" {0 0 0};
T_2.10 ;
    %vpi_call/w 7 103 "$finish" {0 0 0};
    %end;
S_0x2037280 .scope task, "test_case_begin" "test_case_begin" 7 110, 7 110 0, S_0x2036bd0;
 .timescale 0 0;
v0x2037490_0 .var/str "taskname";
TD_Top.t.test_case_begin ;
    %pushi/str "\012";
    %load/str v0x2037490_0;
    %concat/str;
    %concati/str " ";
    %vpi_call/w 7 111 "$write", S<0,str> {0 0 1};
    %load/vec4 v0x20377c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.12, 4;
    %vpi_call/w 7 113 "$write", "\012" {0 0 0};
T_3.12 ;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x20379b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20376f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20378a0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20378a0_0, 0, 1;
    %end;
S_0x2037bb0 .scope task, "test_case_1_basic" "test_case_1_basic" 3 77, 3 77 0, S_0x2014140;
 .timescale 0 0;
TD_Top.test_case_1_basic ;
    %pushi/str "test_case_1_basic";
    %store/str v0x2037490_0;
    %fork TD_Top.t.test_case_begin, S_0x2037280;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x200f750_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x2006220_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2030220_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x200d3d0_0, 0, 8;
    %fork TD_Top.check, S_0x200cc40;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x200f750_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x2006220_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2030220_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x200d3d0_0, 0, 8;
    %fork TD_Top.check, S_0x200cc40;
    %join;
    %end;
S_0x2037d90 .scope task, "test_case_2_directed" "test_case_2_directed" 3 86, 3 86 0, S_0x2014140;
 .timescale 0 0;
TD_Top.test_case_2_directed ;
    %pushi/str "test_case_2_directed";
    %store/str v0x2037490_0;
    %fork TD_Top.t.test_case_begin, S_0x2037280;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x200f750_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x2006220_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2030220_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x200d3d0_0, 0, 8;
    %fork TD_Top.check, S_0x200cc40;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x200f750_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x2006220_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2030220_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x200d3d0_0, 0, 8;
    %fork TD_Top.check, S_0x200cc40;
    %join;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x200f750_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x2006220_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2030220_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x200d3d0_0, 0, 8;
    %fork TD_Top.check, S_0x200cc40;
    %join;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x200f750_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x2006220_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2030220_0, 0, 1;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x200d3d0_0, 0, 8;
    %fork TD_Top.check, S_0x200cc40;
    %join;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x200f750_0, 0, 8;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0x2006220_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2030220_0, 0, 1;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x200d3d0_0, 0, 8;
    %fork TD_Top.check, S_0x200cc40;
    %join;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x200f750_0, 0, 8;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0x2006220_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2030220_0, 0, 1;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0x200d3d0_0, 0, 8;
    %fork TD_Top.check, S_0x200cc40;
    %join;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x200f750_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x2006220_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2030220_0, 0, 1;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x200d3d0_0, 0, 8;
    %fork TD_Top.check, S_0x200cc40;
    %join;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x200f750_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x2006220_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2030220_0, 0, 1;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x200d3d0_0, 0, 8;
    %fork TD_Top.check, S_0x200cc40;
    %join;
    %end;
S_0x2037fc0 .scope task, "test_case_3_random" "test_case_3_random" 3 106, 3 106 0, S_0x2014140;
 .timescale 0 0;
TD_Top.test_case_3_random ;
    %pushi/str "test_case_3_random";
    %store/str v0x2037490_0;
    %fork TD_Top.t.test_case_begin, S_0x2037280;
    %join;
    %fork t_1, S_0x20381a0;
    %jmp t_0;
    .scope S_0x20381a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2038380_0, 0, 32;
T_6.14 ;
    %load/vec4 v0x2038380_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_6.15, 5;
    %vpi_func 3 115 "$urandom" 32, v0x20379b0_0 {0 0 0};
    %pad/u 8;
    %store/vec4 v0x2038940_0, 0, 8;
    %vpi_func 3 116 "$urandom" 32, v0x20379b0_0 {0 0 0};
    %pad/u 8;
    %store/vec4 v0x2038a20_0, 0, 8;
    %vpi_func 3 117 "$urandom" 32, v0x20379b0_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x2038b00_0, 0, 1;
    %load/vec4 v0x2038940_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x2038a20_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x2038b00_0;
    %inv;
    %load/vec4 v0x2038940_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %load/vec4 v0x2038b00_0;
    %load/vec4 v0x2038a20_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0x20388a0_0, 4;
    %load/vec4 v0x2038940_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x2038a20_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x2038b00_0;
    %inv;
    %load/vec4 v0x2038940_0;
    %parti/s 1, 1, 2;
    %and;
    %or;
    %load/vec4 v0x2038b00_0;
    %load/vec4 v0x2038a20_0;
    %parti/s 1, 1, 2;
    %and;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0x20388a0_0, 4;
    %load/vec4 v0x2038940_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x2038a20_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0x2038b00_0;
    %inv;
    %load/vec4 v0x2038940_0;
    %parti/s 1, 2, 3;
    %and;
    %or;
    %load/vec4 v0x2038b00_0;
    %load/vec4 v0x2038a20_0;
    %parti/s 1, 2, 3;
    %and;
    %or;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0x20388a0_0, 4;
    %load/vec4 v0x2038940_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x2038a20_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v0x2038b00_0;
    %inv;
    %load/vec4 v0x2038940_0;
    %parti/s 1, 3, 3;
    %and;
    %or;
    %load/vec4 v0x2038b00_0;
    %load/vec4 v0x2038a20_0;
    %parti/s 1, 3, 3;
    %and;
    %or;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0x20388a0_0, 4;
    %load/vec4 v0x2038940_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x2038a20_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v0x2038b00_0;
    %inv;
    %load/vec4 v0x2038940_0;
    %parti/s 1, 4, 4;
    %and;
    %or;
    %load/vec4 v0x2038b00_0;
    %load/vec4 v0x2038a20_0;
    %parti/s 1, 4, 4;
    %and;
    %or;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0x20388a0_0, 4;
    %load/vec4 v0x2038940_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x2038a20_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v0x2038b00_0;
    %inv;
    %load/vec4 v0x2038940_0;
    %parti/s 1, 5, 4;
    %and;
    %or;
    %load/vec4 v0x2038b00_0;
    %load/vec4 v0x2038a20_0;
    %parti/s 1, 5, 4;
    %and;
    %or;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0x20388a0_0, 4;
    %load/vec4 v0x2038940_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x2038a20_0;
    %parti/s 1, 6, 4;
    %and;
    %load/vec4 v0x2038b00_0;
    %inv;
    %load/vec4 v0x2038940_0;
    %parti/s 1, 6, 4;
    %and;
    %or;
    %load/vec4 v0x2038b00_0;
    %load/vec4 v0x2038a20_0;
    %parti/s 1, 6, 4;
    %and;
    %or;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0x20388a0_0, 4;
    %load/vec4 v0x2038940_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x2038a20_0;
    %parti/s 1, 7, 4;
    %and;
    %load/vec4 v0x2038b00_0;
    %inv;
    %load/vec4 v0x2038940_0;
    %parti/s 1, 7, 4;
    %and;
    %or;
    %load/vec4 v0x2038b00_0;
    %load/vec4 v0x2038a20_0;
    %parti/s 1, 7, 4;
    %and;
    %or;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0x20388a0_0, 4;
    %load/vec4 v0x2038940_0;
    %store/vec4 v0x200f750_0, 0, 8;
    %load/vec4 v0x2038a20_0;
    %store/vec4 v0x2006220_0, 0, 8;
    %load/vec4 v0x2038b00_0;
    %store/vec4 v0x2030220_0, 0, 1;
    %load/vec4 v0x20388a0_0;
    %store/vec4 v0x200d3d0_0, 0, 8;
    %fork TD_Top.check, S_0x200cc40;
    %join;
    %load/vec4 v0x2038380_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x2038380_0, 0, 32;
    %jmp T_6.14;
T_6.15 ;
    %end;
    .scope S_0x2037fc0;
t_0 %join;
    %end;
S_0x20381a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 111, 3 111 0, S_0x2037fc0;
 .timescale 0 0;
v0x2038380_0 .var/2s "i", 31 0;
    .scope S_0x2036bd0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20376f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20377c0_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x20379b0_0, 0, 32;
    %end;
    .thread T_7, $init;
    .scope S_0x2036bd0;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2037530_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x2036bd0;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0x2037530_0;
    %inv;
    %store/vec4 v0x2037530_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x2036bd0;
T_10 ;
    %vpi_func 7 48 "$value$plusargs" 32, "test-case=%d", v0x20377c0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20377c0_0, 0, 32;
T_10.0 ;
    %vpi_func 7 51 "$value$plusargs" 32, "dump-vcd=%s", v0x2037a90_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_call/w 7 52 "$dumpfile", v0x2037a90_0 {0 0 0};
    %vpi_call/w 7 53 "$dumpvars" {0 0 0};
T_10.2 ;
    %end;
    .thread T_10;
    .scope S_0x2036bd0;
T_11 ;
    %wait E_0x1fdcf50;
    %load/vec4 v0x20378a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2037610_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x2037610_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x2037610_0, 0;
T_11.1 ;
    %load/vec4 v0x2037610_0;
    %cmpi/s 10000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_11.2, 5;
    %vpi_call/w 7 77 "$display", "\012ERROR (cycles=%0d): timeout!", v0x2037610_0 {0 0 0};
    %vpi_call/w 7 78 "$finish" {0 0 0};
T_11.2 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x2014140;
T_12 ;
    %pushi/str "../test/Mux2_8b_GL-test.v";
    %store/str v0x2036fa0_0;
    %fork TD_Top.t.test_bench_begin, S_0x2036da0;
    %join;
    %load/vec4 v0x20377c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_12.2, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x20377c0_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_12.2;
    %jmp/0xz  T_12.0, 5;
    %fork TD_Top.test_case_1_basic, S_0x2037bb0;
    %join;
T_12.0 ;
    %load/vec4 v0x20377c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_12.5, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x20377c0_0;
    %cmpi/e 2, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_12.5;
    %jmp/0xz  T_12.3, 5;
    %fork TD_Top.test_case_2_directed, S_0x2037d90;
    %join;
T_12.3 ;
    %load/vec4 v0x20377c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_12.8, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x20377c0_0;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_12.8;
    %jmp/0xz  T_12.6, 5;
    %fork TD_Top.test_case_3_random, S_0x2037fc0;
    %join;
T_12.6 ;
    %fork TD_Top.t.test_bench_end, S_0x2037080;
    %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "../test/Mux2_8b_GL-test.v";
    "../hw/Mux2_8b_GL.v";
    "../hw/Mux2_4b_GL.v";
    "../hw/Mux2_1b_GL.v";
    "../test/ece2300-test.v";
