{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1402169543423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1402169543423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 08 03:32:14 2014 " "Processing started: Sun Jun 08 03:32:14 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1402169543423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1402169543423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off single_cpu -c single_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off single_cpu -c single_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1402169543423 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1402169546533 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "single_cpu.v(267) " "Verilog HDL information at single_cpu.v(267): always construct contains both blocking and non-blocking assignments" {  } { { "single_cpu.v" "" { Text "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.v" 267 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1402169546673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cpu.v 12 12 " "Found 12 design units, including 12 entities, in source file single_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_cpu " "Found entity 1: single_cpu" {  } { { "single_cpu.v" "" { Text "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402169546689 ""} { "Info" "ISGN_ENTITY_NAME" "2 Cpu_control " "Found entity 2: Cpu_control" {  } { { "single_cpu.v" "" { Text "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402169546689 ""} { "Info" "ISGN_ENTITY_NAME" "3 GetIR " "Found entity 3: GetIR" {  } { { "single_cpu.v" "" { Text "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402169546689 ""} { "Info" "ISGN_ENTITY_NAME" "4 PC_counter " "Found entity 4: PC_counter" {  } { { "single_cpu.v" "" { Text "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402169546689 ""} { "Info" "ISGN_ENTITY_NAME" "5 sel_5 " "Found entity 5: sel_5" {  } { { "single_cpu.v" "" { Text "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402169546689 ""} { "Info" "ISGN_ENTITY_NAME" "6 sel_32 " "Found entity 6: sel_32" {  } { { "single_cpu.v" "" { Text "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.v" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402169546689 ""} { "Info" "ISGN_ENTITY_NAME" "7 sel_32_03 " "Found entity 7: sel_32_03" {  } { { "single_cpu.v" "" { Text "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.v" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402169546689 ""} { "Info" "ISGN_ENTITY_NAME" "8 sel_7 " "Found entity 8: sel_7" {  } { { "single_cpu.v" "" { Text "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402169546689 ""} { "Info" "ISGN_ENTITY_NAME" "9 Extend16_32 " "Found entity 9: Extend16_32" {  } { { "single_cpu.v" "" { Text "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402169546689 ""} { "Info" "ISGN_ENTITY_NAME" "10 registers_32 " "Found entity 10: registers_32" {  } { { "single_cpu.v" "" { Text "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.v" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402169546689 ""} { "Info" "ISGN_ENTITY_NAME" "11 shift_reg " "Found entity 11: shift_reg" {  } { { "single_cpu.v" "" { Text "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402169546689 ""} { "Info" "ISGN_ENTITY_NAME" "12 ALU " "Found entity 12: ALU" {  } { { "single_cpu.v" "" { Text "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.v" 329 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402169546689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402169546689 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "single_cpu " "Elaborating entity \"single_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1402169546814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GetIR GetIR:GetIR_1 " "Elaborating entity \"GetIR\" for hierarchy \"GetIR:GetIR_1\"" {  } { { "single_cpu.v" "GetIR_1" { Text "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402169546814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cpu_control Cpu_control:Cpu_1 " "Elaborating entity \"Cpu_control\" for hierarchy \"Cpu_control:Cpu_1\"" {  } { { "single_cpu.v" "Cpu_1" { Text "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402169546830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_5 sel_5:sel_5_1 " "Elaborating entity \"sel_5\" for hierarchy \"sel_5:sel_5_1\"" {  } { { "single_cpu.v" "sel_5_1" { Text "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402169546845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_32 registers_32:reg_32 " "Elaborating entity \"registers_32\" for hierarchy \"registers_32:reg_32\"" {  } { { "single_cpu.v" "reg_32" { Text "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402169546845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend16_32 Extend16_32:Ext_1 " "Elaborating entity \"Extend16_32\" for hierarchy \"Extend16_32:Ext_1\"" {  } { { "single_cpu.v" "Ext_1" { Text "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402169546892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_32_03 sel_32_03:sel_32_03_1 " "Elaborating entity \"sel_32_03\" for hierarchy \"sel_32_03:sel_32_03_1\"" {  } { { "single_cpu.v" "sel_32_03_1" { Text "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402169546892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_1\"" {  } { { "single_cpu.v" "ALU_1" { Text "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402169546892 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j single_cpu.v(346) " "Verilog HDL Always Construct warning at single_cpu.v(346): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "single_cpu.v" "" { Text "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.v" 346 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1402169546908 "|single_cpu|ALU:ALU_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k single_cpu.v(346) " "Verilog HDL Always Construct warning at single_cpu.v(346): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "single_cpu.v" "" { Text "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.v" 346 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1402169546908 "|single_cpu|ALU:ALU_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i single_cpu.v(346) " "Verilog HDL Always Construct warning at single_cpu.v(346): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "single_cpu.v" "" { Text "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.v" 346 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1402169546908 "|single_cpu|ALU:ALU_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg shift_reg:shift_reg_1 " "Elaborating entity \"shift_reg\" for hierarchy \"shift_reg:shift_reg_1\"" {  } { { "single_cpu.v" "shift_reg_1" { Text "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402169546908 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i single_cpu.v(294) " "Verilog HDL Always Construct warning at single_cpu.v(294): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "single_cpu.v" "" { Text "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.v" 294 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1402169546923 "|single_cpu|shift_reg:shift_reg_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_32 sel_32:sel_32_2 " "Elaborating entity \"sel_32\" for hierarchy \"sel_32:sel_32_2\"" {  } { { "single_cpu.v" "sel_32_2" { Text "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402169546923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_7 sel_7:sel_7_1 " "Elaborating entity \"sel_7\" for hierarchy \"sel_7:sel_7_1\"" {  } { { "single_cpu.v" "sel_7_1" { Text "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402169546923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_counter PC_counter:PC_counter_1 " "Elaborating entity \"PC_counter\" for hierarchy \"PC_counter:PC_counter_1\"" {  } { { "single_cpu.v" "PC_counter_1" { Text "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402169546939 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[0\] GND " "Pin \"PC_out\[0\]\" is stuck at GND" {  } { { "single_cpu.v" "" { Text "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402169583184 "|single_cpu|PC_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[1\] GND " "Pin \"PC_out\[1\]\" is stuck at GND" {  } { { "single_cpu.v" "" { Text "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402169583184 "|single_cpu|PC_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[25\] GND " "Pin \"IR\[25\]\" is stuck at GND" {  } { { "single_cpu.v" "" { Text "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402169583184 "|single_cpu|IR[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[31\] GND " "Pin \"IR\[31\]\" is stuck at GND" {  } { { "single_cpu.v" "" { Text "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402169583184 "|single_cpu|IR[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Condition\[2\] GND " "Pin \"Condition\[2\]\" is stuck at GND" {  } { { "single_cpu.v" "" { Text "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402169583184 "|single_cpu|Condition[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1402169583184 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1402169584184 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.map.smsg " "Generated suppressed messages file F:/LAB4_121220307/LAB4_121220307_single_cpu/single_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1402169599301 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1402169600169 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1402169600169 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4040 " "Implemented 4040 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1402169601240 ""} { "Info" "ICUT_CUT_TM_OPINS" "215 " "Implemented 215 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1402169601240 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3824 " "Implemented 3824 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1402169601240 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1402169601240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "351 " "Peak virtual memory: 351 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1402169601416 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 08 03:33:21 2014 " "Processing ended: Sun Jun 08 03:33:21 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1402169601416 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1402169601416 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1402169601416 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1402169601416 ""}
