Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Dec  6 15:19:29 2021
| Host         : DILAB-801-5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file AUDIO_SYSTEM_TOP_timing_summary_routed.rpt -pb AUDIO_SYSTEM_TOP_timing_summary_routed.pb -rpx AUDIO_SYSTEM_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : AUDIO_SYSTEM_TOP
| Device       : 7a100t-csg324
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (110)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (94)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (14)

1. checking no_clock (110)
--------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: INST_AUDIO_PROCESSING/INST_ADD_MULT/STATE_REGISTER_reg[0]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: INST_AUDIO_PROCESSING/INST_ADD_MULT/STATE_REGISTER_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (94)
-------------------------------------------------
 There are 94 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (14)
-----------------------------
 There are 14 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.775        0.000                      0                 6392        0.051        0.000                      0                 6392        4.146        0.000                       0                  2215  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 3.775        0.000                      0                 6392        0.051        0.000                      0                 6392        4.146        0.000                       0                  2215  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        3.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.775ns  (required time - arrival time)
  Source:                 INST_AUDIO_CODEC_COM/SHIFT_IN_REG_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[5]1/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.945ns  (logic 0.433ns (7.283%)  route 5.512ns (92.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 14.389 - 10.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.124    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.355     4.561    INST_AUDIO_CODEC_COM/CLK_IBUF_BUFG
    SLICE_X42Y132        FDRE                                         r  INST_AUDIO_CODEC_COM/SHIFT_IN_REG_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y132        FDRE (Prop_fdre_C_Q)         0.433     4.994 r  INST_AUDIO_CODEC_COM/SHIFT_IN_REG_reg[13]/Q
                         net (fo=47, routed)          5.512    10.506    INST_AUDIO_PROCESSING/INST_FIR_FILTER/A[14]
    DSP48_X0Y54          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[5]1/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.342    11.342 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.970    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.047 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.342    14.389    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    DSP48_X0Y54          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[5]1/CLK
                         clock pessimism              0.225    14.613    
                         clock uncertainty           -0.035    14.578    
    DSP48_X0Y54          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.297    14.281    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[5]1
  -------------------------------------------------------------------
                         required time                         14.281    
                         arrival time                         -10.506    
  -------------------------------------------------------------------
                         slack                                  3.775    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 INST_AUDIO_CODEC_COM/SHIFT_IN_REG_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_CODEC_COM/SHIFT_IN_REG_reg[14]_rep_rep__5/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.904ns  (logic 0.433ns (7.334%)  route 5.471ns (92.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 14.304 - 10.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.124    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.355     4.561    INST_AUDIO_CODEC_COM/CLK_IBUF_BUFG
    SLICE_X42Y132        FDRE                                         r  INST_AUDIO_CODEC_COM/SHIFT_IN_REG_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y132        FDRE (Prop_fdre_C_Q)         0.433     4.994 r  INST_AUDIO_CODEC_COM/SHIFT_IN_REG_reg[13]/Q
                         net (fo=47, routed)          5.471    10.465    INST_AUDIO_CODEC_COM/SHIFT_IN_REG_reg[15]_0[12]
    SLICE_X11Y132        FDRE                                         r  INST_AUDIO_CODEC_COM/SHIFT_IN_REG_reg[14]_rep_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.342    11.342 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.970    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.047 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.257    14.304    INST_AUDIO_CODEC_COM/CLK_IBUF_BUFG
    SLICE_X11Y132        FDRE                                         r  INST_AUDIO_CODEC_COM/SHIFT_IN_REG_reg[14]_rep_rep__5/C
                         clock pessimism              0.225    14.529    
                         clock uncertainty           -0.035    14.493    
    SLICE_X11Y132        FDRE (Setup_fdre_C_D)       -0.047    14.446    INST_AUDIO_CODEC_COM/SHIFT_IN_REG_reg[14]_rep_rep__5
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                         -10.465    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119]1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.780ns  (logic 4.386ns (75.882%)  route 1.394ns (24.118%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 14.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.717ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.124    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.512     4.717    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    DSP48_X2Y53          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119]1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y53          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.375     8.092 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119]1/P[16]
                         net (fo=2, routed)           1.394     9.486    INST_AUDIO_PROCESSING/INST_FIR_FILTER/PROD[119][1]
    SLICE_X60Y133        LUT2 (Prop_lut2_I0_O)        0.105     9.591 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[119][3]_i_4/O
                         net (fo=1, routed)           0.000     9.591    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[119][3]_i_4_n_0
    SLICE_X60Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.035 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][3]_i_1_n_0
    SLICE_X60Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.135 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.135    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][7]_i_1_n_0
    SLICE_X60Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.235 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.235    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][11]_i_1_n_0
    SLICE_X60Y136        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    10.497 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][15]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.497    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][15]_i_1_n_4
    SLICE_X60Y136        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.342    11.342 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.970    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.047 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.243    14.290    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X60Y136        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][15]/C
                         clock pessimism              0.225    14.515    
                         clock uncertainty           -0.035    14.479    
    SLICE_X60Y136        FDRE (Setup_fdre_C_D)        0.101    14.580    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][15]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                         -10.497    
  -------------------------------------------------------------------
                         slack                                  4.083    

Slack (MET) :             4.106ns  (required time - arrival time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87]1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 4.381ns (75.720%)  route 1.405ns (24.280%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 14.453 - 10.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.124    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.612     4.817    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    DSP48_X0Y66          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87]1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      3.375     8.192 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87]1/P[15]
                         net (fo=1, routed)           1.405     9.597    INST_AUDIO_PROCESSING/INST_FIR_FILTER/PROD[87][0]
    SLICE_X35Y163        LUT2 (Prop_lut2_I1_O)        0.105     9.702 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[87][3]_i_5/O
                         net (fo=1, routed)           0.000     9.702    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[87][3]_i_5_n_0
    SLICE_X35Y163        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.142 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.142    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][3]_i_1_n_0
    SLICE_X35Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.240 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.240    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][7]_i_1_n_0
    SLICE_X35Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.338 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][11]_i_1_n_0
    SLICE_X35Y166        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.603 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][15]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.603    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][15]_i_1_n_6
    SLICE_X35Y166        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.342    11.342 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.970    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.047 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.406    14.453    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X35Y166        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][13]/C
                         clock pessimism              0.233    14.686    
                         clock uncertainty           -0.035    14.650    
    SLICE_X35Y166        FDRE (Setup_fdre_C_D)        0.059    14.709    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][13]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                         -10.603    
  -------------------------------------------------------------------
                         slack                                  4.106    

Slack (MET) :             4.111ns  (required time - arrival time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87]1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 4.376ns (75.699%)  route 1.405ns (24.301%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 14.453 - 10.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.124    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.612     4.817    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    DSP48_X0Y66          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87]1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      3.375     8.192 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87]1/P[15]
                         net (fo=1, routed)           1.405     9.597    INST_AUDIO_PROCESSING/INST_FIR_FILTER/PROD[87][0]
    SLICE_X35Y163        LUT2 (Prop_lut2_I1_O)        0.105     9.702 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[87][3]_i_5/O
                         net (fo=1, routed)           0.000     9.702    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[87][3]_i_5_n_0
    SLICE_X35Y163        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.142 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.142    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][3]_i_1_n_0
    SLICE_X35Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.240 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.240    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][7]_i_1_n_0
    SLICE_X35Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.338 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][11]_i_1_n_0
    SLICE_X35Y166        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.598 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][15]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.598    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][15]_i_1_n_4
    SLICE_X35Y166        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.342    11.342 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.970    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.047 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.406    14.453    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X35Y166        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][15]/C
                         clock pessimism              0.233    14.686    
                         clock uncertainty           -0.035    14.650    
    SLICE_X35Y166        FDRE (Setup_fdre_C_D)        0.059    14.709    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][15]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                  4.111    

Slack (MET) :             4.121ns  (required time - arrival time)
  Source:                 INST_AUDIO_CODEC_COM/SHIFT_IN_REG_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[1]1/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 0.433ns (7.738%)  route 5.162ns (92.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 14.385 - 10.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.124    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.355     4.561    INST_AUDIO_CODEC_COM/CLK_IBUF_BUFG
    SLICE_X42Y132        FDRE                                         r  INST_AUDIO_CODEC_COM/SHIFT_IN_REG_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y132        FDRE (Prop_fdre_C_Q)         0.433     4.994 r  INST_AUDIO_CODEC_COM/SHIFT_IN_REG_reg[13]/Q
                         net (fo=47, routed)          5.162    10.156    INST_AUDIO_PROCESSING/INST_FIR_FILTER/A[14]
    DSP48_X0Y52          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[1]1/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.342    11.342 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.970    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.047 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.338    14.385    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    DSP48_X0Y52          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[1]1/CLK
                         clock pessimism              0.225    14.609    
                         clock uncertainty           -0.035    14.574    
    DSP48_X0Y52          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.297    14.277    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[1]1
  -------------------------------------------------------------------
                         required time                         14.277    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  4.121    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119]1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 4.302ns (75.527%)  route 1.394ns (24.473%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 14.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.717ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.124    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.512     4.717    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    DSP48_X2Y53          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119]1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y53          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.375     8.092 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119]1/P[16]
                         net (fo=2, routed)           1.394     9.486    INST_AUDIO_PROCESSING/INST_FIR_FILTER/PROD[119][1]
    SLICE_X60Y133        LUT2 (Prop_lut2_I0_O)        0.105     9.591 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[119][3]_i_4/O
                         net (fo=1, routed)           0.000     9.591    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[119][3]_i_4_n_0
    SLICE_X60Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.035 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][3]_i_1_n_0
    SLICE_X60Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.135 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.135    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][7]_i_1_n_0
    SLICE_X60Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.235 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.235    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][11]_i_1_n_0
    SLICE_X60Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    10.413 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][15]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.413    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][15]_i_1_n_7
    SLICE_X60Y136        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.342    11.342 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.970    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.047 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.243    14.290    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X60Y136        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][12]/C
                         clock pessimism              0.225    14.515    
                         clock uncertainty           -0.035    14.479    
    SLICE_X60Y136        FDRE (Setup_fdre_C_D)        0.101    14.580    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][12]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                         -10.413    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87]1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 4.316ns (75.444%)  route 1.405ns (24.556%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 14.453 - 10.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.124    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.612     4.817    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    DSP48_X0Y66          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87]1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      3.375     8.192 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87]1/P[15]
                         net (fo=1, routed)           1.405     9.597    INST_AUDIO_PROCESSING/INST_FIR_FILTER/PROD[87][0]
    SLICE_X35Y163        LUT2 (Prop_lut2_I1_O)        0.105     9.702 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[87][3]_i_5/O
                         net (fo=1, routed)           0.000     9.702    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[87][3]_i_5_n_0
    SLICE_X35Y163        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.142 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.142    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][3]_i_1_n_0
    SLICE_X35Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.240 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.240    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][7]_i_1_n_0
    SLICE_X35Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.338 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][11]_i_1_n_0
    SLICE_X35Y166        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.538 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][15]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.538    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][15]_i_1_n_5
    SLICE_X35Y166        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.342    11.342 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.970    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.047 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.406    14.453    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X35Y166        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][14]/C
                         clock pessimism              0.233    14.686    
                         clock uncertainty           -0.035    14.650    
    SLICE_X35Y166        FDRE (Setup_fdre_C_D)        0.059    14.709    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[87][14]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                         -10.538    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.182ns  (required time - arrival time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119]1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.680ns  (logic 4.286ns (75.458%)  route 1.394ns (24.542%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 14.289 - 10.000 ) 
    Source Clock Delay      (SCD):    4.717ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.124    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.512     4.717    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    DSP48_X2Y53          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119]1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y53          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.375     8.092 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119]1/P[16]
                         net (fo=2, routed)           1.394     9.486    INST_AUDIO_PROCESSING/INST_FIR_FILTER/PROD[119][1]
    SLICE_X60Y133        LUT2 (Prop_lut2_I0_O)        0.105     9.591 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[119][3]_i_4/O
                         net (fo=1, routed)           0.000     9.591    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[119][3]_i_4_n_0
    SLICE_X60Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.035 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][3]_i_1_n_0
    SLICE_X60Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.135 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.135    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][7]_i_1_n_0
    SLICE_X60Y135        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    10.397 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][11]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.397    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][11]_i_1_n_4
    SLICE_X60Y135        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.342    11.342 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.970    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.047 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.242    14.289    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X60Y135        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][11]/C
                         clock pessimism              0.225    14.514    
                         clock uncertainty           -0.035    14.478    
    SLICE_X60Y135        FDRE (Setup_fdre_C_D)        0.101    14.579    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][11]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                         -10.397    
  -------------------------------------------------------------------
                         slack                                  4.182    

Slack (MET) :             4.187ns  (required time - arrival time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119]1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.675ns  (logic 4.281ns (75.436%)  route 1.394ns (24.564%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 14.289 - 10.000 ) 
    Source Clock Delay      (SCD):    4.717ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.124    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.512     4.717    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    DSP48_X2Y53          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119]1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y53          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.375     8.092 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119]1/P[16]
                         net (fo=2, routed)           1.394     9.486    INST_AUDIO_PROCESSING/INST_FIR_FILTER/PROD[119][1]
    SLICE_X60Y133        LUT2 (Prop_lut2_I0_O)        0.105     9.591 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[119][3]_i_4/O
                         net (fo=1, routed)           0.000     9.591    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[119][3]_i_4_n_0
    SLICE_X60Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.035 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][3]_i_1_n_0
    SLICE_X60Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.135 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.135    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][7]_i_1_n_0
    SLICE_X60Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.392 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][11]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.392    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][11]_i_1_n_6
    SLICE_X60Y135        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.342    11.342 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.970    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.047 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.242    14.289    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X60Y135        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][9]/C
                         clock pessimism              0.225    14.514    
                         clock uncertainty           -0.035    14.478    
    SLICE_X60Y135        FDRE (Setup_fdre_C_D)        0.101    14.579    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[119][9]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                         -10.392    
  -------------------------------------------------------------------
                         slack                                  4.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[65][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[64][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.377%)  route 0.170ns (54.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.889    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.668     1.583    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X79Y150        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[65][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y150        FDRE (Prop_fdre_C_Q)         0.141     1.724 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[65][6]/Q
                         net (fo=1, routed)           0.170     1.894    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[65][6]
    SLICE_X78Y149        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[64][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.868     2.029    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X78Y149        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[64][6]/C
                         clock pessimism             -0.250     1.778    
    SLICE_X78Y149        FDRE (Hold_fdre_C_D)         0.064     1.842    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[64][6]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[64][15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[63][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.290ns (71.799%)  route 0.114ns (28.201%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.889    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.668     1.583    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X79Y150        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[64][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y150        FDRE (Prop_fdre_C_Q)         0.128     1.711 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[64][15]/Q
                         net (fo=1, routed)           0.114     1.825    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[64][15]
    SLICE_X78Y148        LUT2 (Prop_lut2_I0_O)        0.098     1.923 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[63][15]_i_2/O
                         net (fo=1, routed)           0.000     1.923    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[63][15]_i_2_n_0
    SLICE_X78Y148        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.987 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[63][15]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.987    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[63][15]_i_1_n_4
    SLICE_X78Y148        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[63][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.868     2.029    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X78Y148        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[63][15]/C
                         clock pessimism             -0.250     1.778    
    SLICE_X78Y148        FDRE (Hold_fdre_C_D)         0.134     1.912    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[63][15]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[86][5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[85][5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.274ns (59.367%)  route 0.188ns (40.633%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.889    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.639     1.554    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X50Y164        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[86][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y164        FDRE (Prop_fdre_C_Q)         0.164     1.718 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[86][5]/Q
                         net (fo=2, routed)           0.188     1.905    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[86][5]
    SLICE_X55Y164        LUT2 (Prop_lut2_I0_O)        0.045     1.950 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[85][7]_i_4/O
                         net (fo=1, routed)           0.000     1.950    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[85][7]_i_4_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.015 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[85][7]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.015    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[85][7]_i_1_n_6
    SLICE_X55Y164        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[85][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.911     2.071    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X55Y164        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[85][5]/C
                         clock pessimism             -0.255     1.817    
    SLICE_X55Y164        FDRE (Hold_fdre_C_D)         0.105     1.922    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[85][5]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[66][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[65][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.413ns (75.110%)  route 0.137ns (24.890%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.889    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.597     1.511    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X79Y149        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[66][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y149        FDRE (Prop_fdre_C_Q)         0.128     1.639 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[66][0]/Q
                         net (fo=2, routed)           0.136     1.776    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[66][0]
    SLICE_X79Y149        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.231     2.007 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[65][3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.007    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[65][3]_i_1_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.061 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[65][7]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.061    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[65][7]_i_1_n_7
    SLICE_X79Y150        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[65][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.944     2.104    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X79Y150        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[65][4]/C
                         clock pessimism             -0.250     1.854    
    SLICE_X79Y150        FDRE (Hold_fdre_C_D)         0.105     1.959    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[65][4]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[29][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[28][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.057%)  route 0.299ns (67.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.889    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.559     1.473    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X52Y109        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[29][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y109        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[29][2]/Q
                         net (fo=1, routed)           0.299     1.913    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[29][2]
    SLICE_X34Y109        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[28][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.836     1.996    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X34Y109        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[28][2]/C
                         clock pessimism             -0.250     1.745    
    SLICE_X34Y109        FDRE (Hold_fdre_C_D)         0.063     1.808    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[28][2]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[107][8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[106][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.264%)  route 0.296ns (67.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.889    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.561     1.475    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X53Y147        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[107][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y147        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[107][8]/Q
                         net (fo=1, routed)           0.296     1.912    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[107][8]
    SLICE_X42Y148        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[106][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.834     1.995    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X42Y148        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[106][8]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X42Y148        FDRE (Hold_fdre_C_D)         0.063     1.807    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[106][8]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[65][11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[64][11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.744%)  route 0.233ns (62.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.889    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.668     1.583    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X79Y151        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[65][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y151        FDRE (Prop_fdre_C_Q)         0.141     1.724 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[65][11]/Q
                         net (fo=1, routed)           0.233     1.956    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[65][11]
    SLICE_X79Y148        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[64][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.868     2.029    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X79Y148        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[64][11]/C
                         clock pessimism             -0.250     1.778    
    SLICE_X79Y148        FDRE (Hold_fdre_C_D)         0.070     1.848    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[64][11]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[65][7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[64][7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.048%)  route 0.230ns (61.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.889    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.668     1.583    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X79Y150        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[65][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y150        FDRE (Prop_fdre_C_Q)         0.141     1.724 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[65][7]/Q
                         net (fo=1, routed)           0.230     1.953    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[65][7]
    SLICE_X78Y149        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[64][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.868     2.029    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X78Y149        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[64][7]/C
                         clock pessimism             -0.250     1.778    
    SLICE_X78Y149        FDRE (Hold_fdre_C_D)         0.064     1.842    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[64][7]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[66][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[65][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.424ns (75.598%)  route 0.137ns (24.402%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.889    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.597     1.511    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X79Y149        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[66][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y149        FDRE (Prop_fdre_C_Q)         0.128     1.639 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[66][0]/Q
                         net (fo=2, routed)           0.136     1.776    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[66][0]
    SLICE_X79Y149        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.231     2.007 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[65][3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.007    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[65][3]_i_1_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.072 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[65][7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.072    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[65][7]_i_1_n_5
    SLICE_X79Y150        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[65][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.944     2.104    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X79Y150        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[65][6]/C
                         clock pessimism             -0.250     1.854    
    SLICE_X79Y150        FDRE (Hold_fdre_C_D)         0.105     1.959    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[65][6]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[65][10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[64][10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.566%)  route 0.234ns (62.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.889    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.668     1.583    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X79Y151        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[65][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y151        FDRE (Prop_fdre_C_Q)         0.141     1.724 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[65][10]/Q
                         net (fo=1, routed)           0.234     1.958    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[65][10]
    SLICE_X79Y148        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[64][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.868     2.029    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X79Y148        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[64][10]/C
                         clock pessimism             -0.250     1.778    
    SLICE_X79Y148        FDRE (Hold_fdre_C_D)         0.066     1.844    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[64][10]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.816         10.000      8.184      DSP48_X1Y55    INST_AUDIO_PROCESSING/INST_ADD_MULT/COS_LINE0/CLK
Min Period        n/a     BUFG/I       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y146  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[105][0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y148  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[105][10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y148  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[105][11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y149  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[105][12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y149  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[105][13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y149  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[105][14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y149  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[105][15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y146  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[105][1]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X56Y134  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][0]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X56Y134  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][1]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X56Y135  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][3]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X56Y135  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][6]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X56Y136  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][7]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X56Y136  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][8]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X56Y134  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[59][0]_srl28___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_58/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X56Y134  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[59][1]_srl28___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_58/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X56Y135  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[59][3]_srl28___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_58/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X56Y135  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[59][6]_srl28___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_58/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X56Y139  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][10]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X56Y139  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][10]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X56Y137  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][12]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X56Y138  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][13]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X56Y138  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][13]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X56Y133  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][15]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X56Y133  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][2]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X56Y138  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][4]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X56Y138  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][4]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X56Y139  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][5]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK



