
Loading design for application trce from file status_status.ncd.
Design name: TOP
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.2_x64/ispfpga.
Package Status:                     Final          Version 1.41
Performance Hardware Data Status:   Final          Version 25.4
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.2.0.134
Sun Apr 26 22:22:24 2015

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o Status_Status.twr -gui Status_Status.ncd Status_Status.prf 
Design file:     status_status.ncd
Preference file: status_status.prf
Device,speed:    LCMXO2-2000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "SYSCLK_c" 269.469000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 8.406ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/CNT[6]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1/CNT[2]  (to SYSCLK_c +)
                   FF                        SGPIO_INST1/CNT[1]

   Delay:              11.835ns  (28.9% logic, 71.1% route), 7 logic levels.

 Constraint Details:

     11.835ns physical path delay SGPIO_INST1/SLICE_31 to SGPIO_INST1/SLICE_33 exceeds
      3.711ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.429ns) by 8.406ns

 Physical Path Details:

      Data path SGPIO_INST1/SLICE_31 to SGPIO_INST1/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C16D.CLK to     R11C16D.Q1 SGPIO_INST1/SLICE_31 (from SYSCLK_c)
ROUTE         3     1.320     R11C16D.Q1 to     R10C17B.A1 SGPIO_INST1/CNT[6]
CTOF_DEL    ---     0.495     R10C17B.A1 to     R10C17B.F1 SGPIO_INST1/SLICE_321
ROUTE         1     0.436     R10C17B.F1 to     R10C17B.C0 SGPIO_INST1/un5_CNTlto10_1
CTOF_DEL    ---     0.495     R10C17B.C0 to     R10C17B.F0 SGPIO_INST1/SLICE_321
ROUTE         1     1.004     R10C17B.F0 to     R10C17D.B1 SGPIO_INST1/un5_CNTlt14
CTOF_DEL    ---     0.495     R10C17D.B1 to     R10C17D.F1 SGPIO_INST1/SLICE_320
ROUTE         1     0.436     R10C17D.F1 to     R10C17D.C0 SGPIO_INST1/un5_CNTlt15
CTOF_DEL    ---     0.495     R10C17D.C0 to     R10C17D.F0 SGPIO_INST1/SLICE_320
ROUTE         1     1.184     R10C17D.F0 to      R9C15C.D1 SGPIO_INST1/un5_CNTlt22
CTOF_DEL    ---     0.495      R9C15C.D1 to      R9C15C.F1 SGPIO_INST1/SLICE_319
ROUTE         1     0.436      R9C15C.F1 to      R9C15C.C0 SGPIO_INST1/un5_CNTlt23
CTOF_DEL    ---     0.495      R9C15C.C0 to      R9C15C.F0 SGPIO_INST1/SLICE_319
ROUTE        13     3.597      R9C15C.F0 to     R11C16B.CE SGPIO_INST1/un7_CNT_i (to SYSCLK_c)
                  --------
                   11.835   (28.9% logic, 71.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST1/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     2.379      128.PADDI to    R11C16D.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SGPIO_INST1/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     2.379      128.PADDI to    R11C16B.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.406ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/CNT[6]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1/CNT[18]  (to SYSCLK_c +)
                   FF                        SGPIO_INST1/CNT[17]

   Delay:              11.835ns  (28.9% logic, 71.1% route), 7 logic levels.

 Constraint Details:

     11.835ns physical path delay SGPIO_INST1/SLICE_31 to SGPIO_INST1/SLICE_25 exceeds
      3.711ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.429ns) by 8.406ns

 Physical Path Details:

      Data path SGPIO_INST1/SLICE_31 to SGPIO_INST1/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C16D.CLK to     R11C16D.Q1 SGPIO_INST1/SLICE_31 (from SYSCLK_c)
ROUTE         3     1.320     R11C16D.Q1 to     R10C17B.A1 SGPIO_INST1/CNT[6]
CTOF_DEL    ---     0.495     R10C17B.A1 to     R10C17B.F1 SGPIO_INST1/SLICE_321
ROUTE         1     0.436     R10C17B.F1 to     R10C17B.C0 SGPIO_INST1/un5_CNTlto10_1
CTOF_DEL    ---     0.495     R10C17B.C0 to     R10C17B.F0 SGPIO_INST1/SLICE_321
ROUTE         1     1.004     R10C17B.F0 to     R10C17D.B1 SGPIO_INST1/un5_CNTlt14
CTOF_DEL    ---     0.495     R10C17D.B1 to     R10C17D.F1 SGPIO_INST1/SLICE_320
ROUTE         1     0.436     R10C17D.F1 to     R10C17D.C0 SGPIO_INST1/un5_CNTlt15
CTOF_DEL    ---     0.495     R10C17D.C0 to     R10C17D.F0 SGPIO_INST1/SLICE_320
ROUTE         1     1.184     R10C17D.F0 to      R9C15C.D1 SGPIO_INST1/un5_CNTlt22
CTOF_DEL    ---     0.495      R9C15C.D1 to      R9C15C.F1 SGPIO_INST1/SLICE_319
ROUTE         1     0.436      R9C15C.F1 to      R9C15C.C0 SGPIO_INST1/un5_CNTlt23
CTOF_DEL    ---     0.495      R9C15C.C0 to      R9C15C.F0 SGPIO_INST1/SLICE_319
ROUTE        13     3.597      R9C15C.F0 to     R11C18B.CE SGPIO_INST1/un7_CNT_i (to SYSCLK_c)
                  --------
                   11.835   (28.9% logic, 71.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST1/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     2.379      128.PADDI to    R11C16D.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SGPIO_INST1/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     2.379      128.PADDI to    R11C18B.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.406ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/CNT[6]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1/CNT[22]  (to SYSCLK_c +)
                   FF                        SGPIO_INST1/CNT[21]

   Delay:              11.835ns  (28.9% logic, 71.1% route), 7 logic levels.

 Constraint Details:

     11.835ns physical path delay SGPIO_INST1/SLICE_31 to SGPIO_INST1/SLICE_23 exceeds
      3.711ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.429ns) by 8.406ns

 Physical Path Details:

      Data path SGPIO_INST1/SLICE_31 to SGPIO_INST1/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C16D.CLK to     R11C16D.Q1 SGPIO_INST1/SLICE_31 (from SYSCLK_c)
ROUTE         3     1.320     R11C16D.Q1 to     R10C17B.A1 SGPIO_INST1/CNT[6]
CTOF_DEL    ---     0.495     R10C17B.A1 to     R10C17B.F1 SGPIO_INST1/SLICE_321
ROUTE         1     0.436     R10C17B.F1 to     R10C17B.C0 SGPIO_INST1/un5_CNTlto10_1
CTOF_DEL    ---     0.495     R10C17B.C0 to     R10C17B.F0 SGPIO_INST1/SLICE_321
ROUTE         1     1.004     R10C17B.F0 to     R10C17D.B1 SGPIO_INST1/un5_CNTlt14
CTOF_DEL    ---     0.495     R10C17D.B1 to     R10C17D.F1 SGPIO_INST1/SLICE_320
ROUTE         1     0.436     R10C17D.F1 to     R10C17D.C0 SGPIO_INST1/un5_CNTlt15
CTOF_DEL    ---     0.495     R10C17D.C0 to     R10C17D.F0 SGPIO_INST1/SLICE_320
ROUTE         1     1.184     R10C17D.F0 to      R9C15C.D1 SGPIO_INST1/un5_CNTlt22
CTOF_DEL    ---     0.495      R9C15C.D1 to      R9C15C.F1 SGPIO_INST1/SLICE_319
ROUTE         1     0.436      R9C15C.F1 to      R9C15C.C0 SGPIO_INST1/un5_CNTlt23
CTOF_DEL    ---     0.495      R9C15C.C0 to      R9C15C.F0 SGPIO_INST1/SLICE_319
ROUTE        13     3.597      R9C15C.F0 to     R11C18D.CE SGPIO_INST1/un7_CNT_i (to SYSCLK_c)
                  --------
                   11.835   (28.9% logic, 71.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST1/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     2.379      128.PADDI to    R11C16D.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SGPIO_INST1/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     2.379      128.PADDI to    R11C18D.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.406ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/CNT[6]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1/CNT[6]  (to SYSCLK_c +)
                   FF                        SGPIO_INST1/CNT[5]

   Delay:              11.835ns  (28.9% logic, 71.1% route), 7 logic levels.

 Constraint Details:

     11.835ns physical path delay SGPIO_INST1/SLICE_31 to SGPIO_INST1/SLICE_31 exceeds
      3.711ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.429ns) by 8.406ns

 Physical Path Details:

      Data path SGPIO_INST1/SLICE_31 to SGPIO_INST1/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C16D.CLK to     R11C16D.Q1 SGPIO_INST1/SLICE_31 (from SYSCLK_c)
ROUTE         3     1.320     R11C16D.Q1 to     R10C17B.A1 SGPIO_INST1/CNT[6]
CTOF_DEL    ---     0.495     R10C17B.A1 to     R10C17B.F1 SGPIO_INST1/SLICE_321
ROUTE         1     0.436     R10C17B.F1 to     R10C17B.C0 SGPIO_INST1/un5_CNTlto10_1
CTOF_DEL    ---     0.495     R10C17B.C0 to     R10C17B.F0 SGPIO_INST1/SLICE_321
ROUTE         1     1.004     R10C17B.F0 to     R10C17D.B1 SGPIO_INST1/un5_CNTlt14
CTOF_DEL    ---     0.495     R10C17D.B1 to     R10C17D.F1 SGPIO_INST1/SLICE_320
ROUTE         1     0.436     R10C17D.F1 to     R10C17D.C0 SGPIO_INST1/un5_CNTlt15
CTOF_DEL    ---     0.495     R10C17D.C0 to     R10C17D.F0 SGPIO_INST1/SLICE_320
ROUTE         1     1.184     R10C17D.F0 to      R9C15C.D1 SGPIO_INST1/un5_CNTlt22
CTOF_DEL    ---     0.495      R9C15C.D1 to      R9C15C.F1 SGPIO_INST1/SLICE_319
ROUTE         1     0.436      R9C15C.F1 to      R9C15C.C0 SGPIO_INST1/un5_CNTlt23
CTOF_DEL    ---     0.495      R9C15C.C0 to      R9C15C.F0 SGPIO_INST1/SLICE_319
ROUTE        13     3.597      R9C15C.F0 to     R11C16D.CE SGPIO_INST1/un7_CNT_i (to SYSCLK_c)
                  --------
                   11.835   (28.9% logic, 71.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST1/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     2.379      128.PADDI to    R11C16D.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SGPIO_INST1/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     2.379      128.PADDI to    R11C16D.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.406ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/CNT[6]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1/CNT[0]  (to SYSCLK_c +)

   Delay:              11.835ns  (28.9% logic, 71.1% route), 7 logic levels.

 Constraint Details:

     11.835ns physical path delay SGPIO_INST1/SLICE_31 to SGPIO_INST1/SLICE_34 exceeds
      3.711ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.429ns) by 8.406ns

 Physical Path Details:

      Data path SGPIO_INST1/SLICE_31 to SGPIO_INST1/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C16D.CLK to     R11C16D.Q1 SGPIO_INST1/SLICE_31 (from SYSCLK_c)
ROUTE         3     1.320     R11C16D.Q1 to     R10C17B.A1 SGPIO_INST1/CNT[6]
CTOF_DEL    ---     0.495     R10C17B.A1 to     R10C17B.F1 SGPIO_INST1/SLICE_321
ROUTE         1     0.436     R10C17B.F1 to     R10C17B.C0 SGPIO_INST1/un5_CNTlto10_1
CTOF_DEL    ---     0.495     R10C17B.C0 to     R10C17B.F0 SGPIO_INST1/SLICE_321
ROUTE         1     1.004     R10C17B.F0 to     R10C17D.B1 SGPIO_INST1/un5_CNTlt14
CTOF_DEL    ---     0.495     R10C17D.B1 to     R10C17D.F1 SGPIO_INST1/SLICE_320
ROUTE         1     0.436     R10C17D.F1 to     R10C17D.C0 SGPIO_INST1/un5_CNTlt15
CTOF_DEL    ---     0.495     R10C17D.C0 to     R10C17D.F0 SGPIO_INST1/SLICE_320
ROUTE         1     1.184     R10C17D.F0 to      R9C15C.D1 SGPIO_INST1/un5_CNTlt22
CTOF_DEL    ---     0.495      R9C15C.D1 to      R9C15C.F1 SGPIO_INST1/SLICE_319
ROUTE         1     0.436      R9C15C.F1 to      R9C15C.C0 SGPIO_INST1/un5_CNTlt23
CTOF_DEL    ---     0.495      R9C15C.C0 to      R9C15C.F0 SGPIO_INST1/SLICE_319
ROUTE        13     3.597      R9C15C.F0 to     R11C16A.CE SGPIO_INST1/un7_CNT_i (to SYSCLK_c)
                  --------
                   11.835   (28.9% logic, 71.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST1/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     2.379      128.PADDI to    R11C16D.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SGPIO_INST1/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     2.379      128.PADDI to    R11C16A.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.406ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/CNT[6]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1/CNT[8]  (to SYSCLK_c +)
                   FF                        SGPIO_INST1/CNT[7]

   Delay:              11.835ns  (28.9% logic, 71.1% route), 7 logic levels.

 Constraint Details:

     11.835ns physical path delay SGPIO_INST1/SLICE_31 to SGPIO_INST1/SLICE_30 exceeds
      3.711ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.429ns) by 8.406ns

 Physical Path Details:

      Data path SGPIO_INST1/SLICE_31 to SGPIO_INST1/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C16D.CLK to     R11C16D.Q1 SGPIO_INST1/SLICE_31 (from SYSCLK_c)
ROUTE         3     1.320     R11C16D.Q1 to     R10C17B.A1 SGPIO_INST1/CNT[6]
CTOF_DEL    ---     0.495     R10C17B.A1 to     R10C17B.F1 SGPIO_INST1/SLICE_321
ROUTE         1     0.436     R10C17B.F1 to     R10C17B.C0 SGPIO_INST1/un5_CNTlto10_1
CTOF_DEL    ---     0.495     R10C17B.C0 to     R10C17B.F0 SGPIO_INST1/SLICE_321
ROUTE         1     1.004     R10C17B.F0 to     R10C17D.B1 SGPIO_INST1/un5_CNTlt14
CTOF_DEL    ---     0.495     R10C17D.B1 to     R10C17D.F1 SGPIO_INST1/SLICE_320
ROUTE         1     0.436     R10C17D.F1 to     R10C17D.C0 SGPIO_INST1/un5_CNTlt15
CTOF_DEL    ---     0.495     R10C17D.C0 to     R10C17D.F0 SGPIO_INST1/SLICE_320
ROUTE         1     1.184     R10C17D.F0 to      R9C15C.D1 SGPIO_INST1/un5_CNTlt22
CTOF_DEL    ---     0.495      R9C15C.D1 to      R9C15C.F1 SGPIO_INST1/SLICE_319
ROUTE         1     0.436      R9C15C.F1 to      R9C15C.C0 SGPIO_INST1/un5_CNTlt23
CTOF_DEL    ---     0.495      R9C15C.C0 to      R9C15C.F0 SGPIO_INST1/SLICE_319
ROUTE        13     3.597      R9C15C.F0 to     R11C17A.CE SGPIO_INST1/un7_CNT_i (to SYSCLK_c)
                  --------
                   11.835   (28.9% logic, 71.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST1/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     2.379      128.PADDI to    R11C16D.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SGPIO_INST1/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     2.379      128.PADDI to    R11C17A.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.406ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/CNT[6]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1/CNT[20]  (to SYSCLK_c +)
                   FF                        SGPIO_INST1/CNT[19]

   Delay:              11.835ns  (28.9% logic, 71.1% route), 7 logic levels.

 Constraint Details:

     11.835ns physical path delay SGPIO_INST1/SLICE_31 to SGPIO_INST1/SLICE_24 exceeds
      3.711ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.429ns) by 8.406ns

 Physical Path Details:

      Data path SGPIO_INST1/SLICE_31 to SGPIO_INST1/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C16D.CLK to     R11C16D.Q1 SGPIO_INST1/SLICE_31 (from SYSCLK_c)
ROUTE         3     1.320     R11C16D.Q1 to     R10C17B.A1 SGPIO_INST1/CNT[6]
CTOF_DEL    ---     0.495     R10C17B.A1 to     R10C17B.F1 SGPIO_INST1/SLICE_321
ROUTE         1     0.436     R10C17B.F1 to     R10C17B.C0 SGPIO_INST1/un5_CNTlto10_1
CTOF_DEL    ---     0.495     R10C17B.C0 to     R10C17B.F0 SGPIO_INST1/SLICE_321
ROUTE         1     1.004     R10C17B.F0 to     R10C17D.B1 SGPIO_INST1/un5_CNTlt14
CTOF_DEL    ---     0.495     R10C17D.B1 to     R10C17D.F1 SGPIO_INST1/SLICE_320
ROUTE         1     0.436     R10C17D.F1 to     R10C17D.C0 SGPIO_INST1/un5_CNTlt15
CTOF_DEL    ---     0.495     R10C17D.C0 to     R10C17D.F0 SGPIO_INST1/SLICE_320
ROUTE         1     1.184     R10C17D.F0 to      R9C15C.D1 SGPIO_INST1/un5_CNTlt22
CTOF_DEL    ---     0.495      R9C15C.D1 to      R9C15C.F1 SGPIO_INST1/SLICE_319
ROUTE         1     0.436      R9C15C.F1 to      R9C15C.C0 SGPIO_INST1/un5_CNTlt23
CTOF_DEL    ---     0.495      R9C15C.C0 to      R9C15C.F0 SGPIO_INST1/SLICE_319
ROUTE        13     3.597      R9C15C.F0 to     R11C18C.CE SGPIO_INST1/un7_CNT_i (to SYSCLK_c)
                  --------
                   11.835   (28.9% logic, 71.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST1/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     2.379      128.PADDI to    R11C16D.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SGPIO_INST1/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     2.379      128.PADDI to    R11C18C.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.406ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/CNT[6]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1/CNT[12]  (to SYSCLK_c +)
                   FF                        SGPIO_INST1/CNT[11]

   Delay:              11.835ns  (28.9% logic, 71.1% route), 7 logic levels.

 Constraint Details:

     11.835ns physical path delay SGPIO_INST1/SLICE_31 to SGPIO_INST1/SLICE_28 exceeds
      3.711ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.429ns) by 8.406ns

 Physical Path Details:

      Data path SGPIO_INST1/SLICE_31 to SGPIO_INST1/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C16D.CLK to     R11C16D.Q1 SGPIO_INST1/SLICE_31 (from SYSCLK_c)
ROUTE         3     1.320     R11C16D.Q1 to     R10C17B.A1 SGPIO_INST1/CNT[6]
CTOF_DEL    ---     0.495     R10C17B.A1 to     R10C17B.F1 SGPIO_INST1/SLICE_321
ROUTE         1     0.436     R10C17B.F1 to     R10C17B.C0 SGPIO_INST1/un5_CNTlto10_1
CTOF_DEL    ---     0.495     R10C17B.C0 to     R10C17B.F0 SGPIO_INST1/SLICE_321
ROUTE         1     1.004     R10C17B.F0 to     R10C17D.B1 SGPIO_INST1/un5_CNTlt14
CTOF_DEL    ---     0.495     R10C17D.B1 to     R10C17D.F1 SGPIO_INST1/SLICE_320
ROUTE         1     0.436     R10C17D.F1 to     R10C17D.C0 SGPIO_INST1/un5_CNTlt15
CTOF_DEL    ---     0.495     R10C17D.C0 to     R10C17D.F0 SGPIO_INST1/SLICE_320
ROUTE         1     1.184     R10C17D.F0 to      R9C15C.D1 SGPIO_INST1/un5_CNTlt22
CTOF_DEL    ---     0.495      R9C15C.D1 to      R9C15C.F1 SGPIO_INST1/SLICE_319
ROUTE         1     0.436      R9C15C.F1 to      R9C15C.C0 SGPIO_INST1/un5_CNTlt23
CTOF_DEL    ---     0.495      R9C15C.C0 to      R9C15C.F0 SGPIO_INST1/SLICE_319
ROUTE        13     3.597      R9C15C.F0 to     R11C17C.CE SGPIO_INST1/un7_CNT_i (to SYSCLK_c)
                  --------
                   11.835   (28.9% logic, 71.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST1/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     2.379      128.PADDI to    R11C16D.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SGPIO_INST1/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     2.379      128.PADDI to    R11C17C.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.406ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/CNT[6]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1/CNT[4]  (to SYSCLK_c +)
                   FF                        SGPIO_INST1/CNT[3]

   Delay:              11.835ns  (28.9% logic, 71.1% route), 7 logic levels.

 Constraint Details:

     11.835ns physical path delay SGPIO_INST1/SLICE_31 to SGPIO_INST1/SLICE_32 exceeds
      3.711ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.429ns) by 8.406ns

 Physical Path Details:

      Data path SGPIO_INST1/SLICE_31 to SGPIO_INST1/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C16D.CLK to     R11C16D.Q1 SGPIO_INST1/SLICE_31 (from SYSCLK_c)
ROUTE         3     1.320     R11C16D.Q1 to     R10C17B.A1 SGPIO_INST1/CNT[6]
CTOF_DEL    ---     0.495     R10C17B.A1 to     R10C17B.F1 SGPIO_INST1/SLICE_321
ROUTE         1     0.436     R10C17B.F1 to     R10C17B.C0 SGPIO_INST1/un5_CNTlto10_1
CTOF_DEL    ---     0.495     R10C17B.C0 to     R10C17B.F0 SGPIO_INST1/SLICE_321
ROUTE         1     1.004     R10C17B.F0 to     R10C17D.B1 SGPIO_INST1/un5_CNTlt14
CTOF_DEL    ---     0.495     R10C17D.B1 to     R10C17D.F1 SGPIO_INST1/SLICE_320
ROUTE         1     0.436     R10C17D.F1 to     R10C17D.C0 SGPIO_INST1/un5_CNTlt15
CTOF_DEL    ---     0.495     R10C17D.C0 to     R10C17D.F0 SGPIO_INST1/SLICE_320
ROUTE         1     1.184     R10C17D.F0 to      R9C15C.D1 SGPIO_INST1/un5_CNTlt22
CTOF_DEL    ---     0.495      R9C15C.D1 to      R9C15C.F1 SGPIO_INST1/SLICE_319
ROUTE         1     0.436      R9C15C.F1 to      R9C15C.C0 SGPIO_INST1/un5_CNTlt23
CTOF_DEL    ---     0.495      R9C15C.C0 to      R9C15C.F0 SGPIO_INST1/SLICE_319
ROUTE        13     3.597      R9C15C.F0 to     R11C16C.CE SGPIO_INST1/un7_CNT_i (to SYSCLK_c)
                  --------
                   11.835   (28.9% logic, 71.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST1/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     2.379      128.PADDI to    R11C16D.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SGPIO_INST1/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     2.379      128.PADDI to    R11C16C.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.406ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/CNT[6]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1/CNT[16]  (to SYSCLK_c +)
                   FF                        SGPIO_INST1/CNT[15]

   Delay:              11.835ns  (28.9% logic, 71.1% route), 7 logic levels.

 Constraint Details:

     11.835ns physical path delay SGPIO_INST1/SLICE_31 to SGPIO_INST1/SLICE_26 exceeds
      3.711ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.429ns) by 8.406ns

 Physical Path Details:

      Data path SGPIO_INST1/SLICE_31 to SGPIO_INST1/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C16D.CLK to     R11C16D.Q1 SGPIO_INST1/SLICE_31 (from SYSCLK_c)
ROUTE         3     1.320     R11C16D.Q1 to     R10C17B.A1 SGPIO_INST1/CNT[6]
CTOF_DEL    ---     0.495     R10C17B.A1 to     R10C17B.F1 SGPIO_INST1/SLICE_321
ROUTE         1     0.436     R10C17B.F1 to     R10C17B.C0 SGPIO_INST1/un5_CNTlto10_1
CTOF_DEL    ---     0.495     R10C17B.C0 to     R10C17B.F0 SGPIO_INST1/SLICE_321
ROUTE         1     1.004     R10C17B.F0 to     R10C17D.B1 SGPIO_INST1/un5_CNTlt14
CTOF_DEL    ---     0.495     R10C17D.B1 to     R10C17D.F1 SGPIO_INST1/SLICE_320
ROUTE         1     0.436     R10C17D.F1 to     R10C17D.C0 SGPIO_INST1/un5_CNTlt15
CTOF_DEL    ---     0.495     R10C17D.C0 to     R10C17D.F0 SGPIO_INST1/SLICE_320
ROUTE         1     1.184     R10C17D.F0 to      R9C15C.D1 SGPIO_INST1/un5_CNTlt22
CTOF_DEL    ---     0.495      R9C15C.D1 to      R9C15C.F1 SGPIO_INST1/SLICE_319
ROUTE         1     0.436      R9C15C.F1 to      R9C15C.C0 SGPIO_INST1/un5_CNTlt23
CTOF_DEL    ---     0.495      R9C15C.C0 to      R9C15C.F0 SGPIO_INST1/SLICE_319
ROUTE        13     3.597      R9C15C.F0 to     R11C18A.CE SGPIO_INST1/un7_CNT_i (to SYSCLK_c)
                  --------
                   11.835   (28.9% logic, 71.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST1/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     2.379      128.PADDI to    R11C16D.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SGPIO_INST1/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     2.379      128.PADDI to    R11C18A.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  82.529MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SYSCLK_c" 269.469000 MHz |             |             |
;                                       |  269.469 MHz|   82.529 MHz|   7 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

No net is responsible for more than 10% of the timing errors.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: SYSCLK_c   Source: SYSCLK.PAD   Loads: 328
   Covered under: FREQUENCY NET "SYSCLK_c" 269.469000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 4096  Score: 14146724
Cumulative negative slack: 14123977

Constraints cover 7217 paths, 1 nets, and 3233 connections (94.5% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.2.0.134
Sun Apr 26 22:22:25 2015

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o Status_Status.twr -gui Status_Status.ncd Status_Status.prf 
Design file:     status_status.ncd
Preference file: status_status.prf
Device,speed:    LCMXO2-2000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "SYSCLK_c" 269.469000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/ACT_LED_TMP[11]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1_ACT_LEDio[11]  (to SYSCLK_c +)

   Delay:               0.300ns  (43.7% logic, 56.3% route), 1 logic levels.

 Constraint Details:

      0.300ns physical path delay SGPIO_INST1/SLICE_234 to DRV12_ACT_LED_CATH_L_MGIOL meets
     -0.036ns DO_HLD and
      0.000ns delay constraint less
     -0.053ns skew requirement (totaling 0.017ns) by 0.283ns

 Physical Path Details:

      Data path SGPIO_INST1/SLICE_234 to DRV12_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R2C22A.CLK to      R2C22A.Q1 SGPIO_INST1/SLICE_234 (from SYSCLK_c)
ROUTE         2     0.169      R2C22A.Q1 to  IOL_T22A.OPOS SGPIO_INST1.ACT_LED_TMP[11] (to SYSCLK_c)
                  --------
                    0.300   (43.7% logic, 56.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST1/SLICE_234:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.840      128.PADDI to     R2C22A.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to DRV12_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.893      128.PADDI to   IOL_T22A.CLK SYSCLK_c
                  --------
                    0.893   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/ACT_LED_TMP[3]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1_ACT_LEDio[3]  (to SYSCLK_c +)

   Delay:               0.300ns  (43.7% logic, 56.3% route), 1 logic levels.

 Constraint Details:

      0.300ns physical path delay SGPIO_INST1/SLICE_230 to DRV4_ACT_LED_CATH_L_MGIOL meets
     -0.036ns DO_HLD and
      0.000ns delay constraint less
     -0.053ns skew requirement (totaling 0.017ns) by 0.283ns

 Physical Path Details:

      Data path SGPIO_INST1/SLICE_230 to DRV4_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R2C11D.CLK to      R2C11D.Q1 SGPIO_INST1/SLICE_230 (from SYSCLK_c)
ROUTE         2     0.169      R2C11D.Q1 to  IOL_T11A.OPOS SGPIO_INST1.ACT_LED_TMP[3] (to SYSCLK_c)
                  --------
                    0.300   (43.7% logic, 56.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST1/SLICE_230:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.840      128.PADDI to     R2C11D.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to DRV4_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.893      128.PADDI to   IOL_T11A.CLK SYSCLK_c
                  --------
                    0.893   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/ACT_LED_TMP[31]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1_ACT_LEDio[31]  (to SYSCLK_c +)

   Delay:               0.300ns  (43.7% logic, 56.3% route), 1 logic levels.

 Constraint Details:

      0.300ns physical path delay SGPIO_INST1/SLICE_244 to DRV56_ACT_LED_CATH_L_MGIOL meets
     -0.036ns DO_HLD and
      0.000ns delay constraint less
     -0.053ns skew requirement (totaling 0.017ns) by 0.283ns

 Physical Path Details:

      Data path SGPIO_INST1/SLICE_244 to DRV56_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R13C21D.CLK to     R13C21D.Q1 SGPIO_INST1/SLICE_244 (from SYSCLK_c)
ROUTE         2     0.169     R13C21D.Q1 to  IOL_B21A.OPOS SGPIO_INST1.ACT_LED_TMP[31] (to SYSCLK_c)
                  --------
                    0.300   (43.7% logic, 56.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST1/SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.840      128.PADDI to    R13C21D.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to DRV56_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.893      128.PADDI to   IOL_B21A.CLK SYSCLK_c
                  --------
                    0.893   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/ACT_LED_TMP[7]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1_ACT_LEDio[7]  (to SYSCLK_c +)

   Delay:               0.300ns  (43.7% logic, 56.3% route), 1 logic levels.

 Constraint Details:

      0.300ns physical path delay SGPIO_INST1/SLICE_232 to DRV8_ACT_LED_CATH_L_MGIOL meets
     -0.036ns DO_HLD and
      0.000ns delay constraint less
     -0.053ns skew requirement (totaling 0.017ns) by 0.283ns

 Physical Path Details:

      Data path SGPIO_INST1/SLICE_232 to DRV8_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R2C19B.CLK to      R2C19B.Q1 SGPIO_INST1/SLICE_232 (from SYSCLK_c)
ROUTE         2     0.169      R2C19B.Q1 to  IOL_T19A.OPOS SGPIO_INST1.ACT_LED_TMP[7] (to SYSCLK_c)
                  --------
                    0.300   (43.7% logic, 56.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST1/SLICE_232:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.840      128.PADDI to     R2C19B.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to DRV8_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.893      128.PADDI to   IOL_T19A.CLK SYSCLK_c
                  --------
                    0.893   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/ACT_LED_TMP[9]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1_ACT_LEDio[9]  (to SYSCLK_c +)

   Delay:               0.300ns  (43.7% logic, 56.3% route), 1 logic levels.

 Constraint Details:

      0.300ns physical path delay SGPIO_INST1/SLICE_233 to DRV10_ACT_LED_CATH_L_MGIOL meets
     -0.036ns DO_HLD and
      0.000ns delay constraint less
     -0.053ns skew requirement (totaling 0.017ns) by 0.283ns

 Physical Path Details:

      Data path SGPIO_INST1/SLICE_233 to DRV10_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R2C21D.CLK to      R2C21D.Q1 SGPIO_INST1/SLICE_233 (from SYSCLK_c)
ROUTE         2     0.169      R2C21D.Q1 to  IOL_T21A.OPOS SGPIO_INST1.ACT_LED_TMP[9] (to SYSCLK_c)
                  --------
                    0.300   (43.7% logic, 56.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST1/SLICE_233:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.840      128.PADDI to     R2C21D.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to DRV10_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.893      128.PADDI to   IOL_T21A.CLK SYSCLK_c
                  --------
                    0.893   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST2/ACT_LED_TMP[1]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST2_ACT_LEDio[1]  (to SYSCLK_c +)

   Delay:               0.300ns  (43.7% logic, 56.3% route), 1 logic levels.

 Constraint Details:

      0.300ns physical path delay SGPIO_INST2/SLICE_252 to DRV14_ACT_LED_CATH_L_MGIOL meets
     -0.036ns DO_HLD and
      0.000ns delay constraint less
     -0.053ns skew requirement (totaling 0.017ns) by 0.283ns

 Physical Path Details:

      Data path SGPIO_INST2/SLICE_252 to DRV14_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R2C23A.CLK to      R2C23A.Q1 SGPIO_INST2/SLICE_252 (from SYSCLK_c)
ROUTE         2     0.169      R2C23A.Q1 to  IOL_T23A.OPOS SGPIO_INST2.ACT_LED_TMP[1] (to SYSCLK_c)
                  --------
                    0.300   (43.7% logic, 56.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST2/SLICE_252:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.840      128.PADDI to     R2C23A.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to DRV14_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.893      128.PADDI to   IOL_T23A.CLK SYSCLK_c
                  --------
                    0.893   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/ACT_LED_TMP[27]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1_ACT_LEDio[27]  (to SYSCLK_c +)

   Delay:               0.300ns  (43.7% logic, 56.3% route), 1 logic levels.

 Constraint Details:

      0.300ns physical path delay SGPIO_INST1/SLICE_242 to DRV52_ACT_LED_CATH_L_MGIOL meets
     -0.036ns DO_HLD and
      0.000ns delay constraint less
     -0.053ns skew requirement (totaling 0.017ns) by 0.283ns

 Physical Path Details:

      Data path SGPIO_INST1/SLICE_242 to DRV52_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R13C18D.CLK to     R13C18D.Q1 SGPIO_INST1/SLICE_242 (from SYSCLK_c)
ROUTE         2     0.169     R13C18D.Q1 to  IOL_B18A.OPOS SGPIO_INST1.ACT_LED_TMP[27] (to SYSCLK_c)
                  --------
                    0.300   (43.7% logic, 56.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST1/SLICE_242:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.840      128.PADDI to    R13C18D.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to DRV52_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.893      128.PADDI to   IOL_B18A.CLK SYSCLK_c
                  --------
                    0.893   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/ACT_LED_TMP[5]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1_ACT_LEDio[5]  (to SYSCLK_c +)

   Delay:               0.300ns  (43.7% logic, 56.3% route), 1 logic levels.

 Constraint Details:

      0.300ns physical path delay SGPIO_INST1/SLICE_231 to DRV6_ACT_LED_CATH_L_MGIOL meets
     -0.036ns DO_HLD and
      0.000ns delay constraint less
     -0.053ns skew requirement (totaling 0.017ns) by 0.283ns

 Physical Path Details:

      Data path SGPIO_INST1/SLICE_231 to DRV6_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R2C13A.CLK to      R2C13A.Q1 SGPIO_INST1/SLICE_231 (from SYSCLK_c)
ROUTE         2     0.169      R2C13A.Q1 to  IOL_T13A.OPOS SGPIO_INST1.ACT_LED_TMP[5] (to SYSCLK_c)
                  --------
                    0.300   (43.7% logic, 56.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST1/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.840      128.PADDI to     R2C13A.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to DRV6_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.893      128.PADDI to   IOL_T13A.CLK SYSCLK_c
                  --------
                    0.893   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.284ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST2/ACT_LED_TMP[17]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST2_ACT_LEDio[17]  (to SYSCLK_c +)

   Delay:               0.301ns  (43.5% logic, 56.5% route), 1 logic levels.

 Constraint Details:

      0.301ns physical path delay SGPIO_INST2/SLICE_260 to DRV42_ACT_LED_CATH_L_MGIOL meets
     -0.036ns DO_HLD and
      0.000ns delay constraint less
     -0.053ns skew requirement (totaling 0.017ns) by 0.284ns

 Physical Path Details:

      Data path SGPIO_INST2/SLICE_260 to DRV42_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R13C3C.CLK to      R13C3C.Q1 SGPIO_INST2/SLICE_260 (from SYSCLK_c)
ROUTE         2     0.170      R13C3C.Q1 to   IOL_B3A.OPOS SGPIO_INST2.ACT_LED_TMP[17] (to SYSCLK_c)
                  --------
                    0.301   (43.5% logic, 56.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST2/SLICE_260:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.840      128.PADDI to     R13C3C.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to DRV42_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.893      128.PADDI to    IOL_B3A.CLK SYSCLK_c
                  --------
                    0.893   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.284ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/ACT_LED_TMP[34]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1_ACT_LEDio[34]  (to SYSCLK_c +)

   Delay:               0.301ns  (43.5% logic, 56.5% route), 1 logic levels.

 Constraint Details:

      0.301ns physical path delay SGPIO_INST1/SLICE_246 to DRV59_ACT_LED_CATH_L_MGIOL meets
     -0.036ns DO_HLD and
      0.000ns delay constraint less
     -0.053ns skew requirement (totaling 0.017ns) by 0.284ns

 Physical Path Details:

      Data path SGPIO_INST1/SLICE_246 to DRV59_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R13C22C.CLK to     R13C22C.Q0 SGPIO_INST1/SLICE_246 (from SYSCLK_c)
ROUTE         2     0.170     R13C22C.Q0 to  IOL_B22B.OPOS SGPIO_INST1.ACT_LED_TMP[34] (to SYSCLK_c)
                  --------
                    0.301   (43.5% logic, 56.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST1/SLICE_246:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.840      128.PADDI to    R13C22C.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to DRV59_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.893      128.PADDI to   IOL_B22B.CLK SYSCLK_c
                  --------
                    0.893   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SYSCLK_c" 269.469000 MHz |             |             |
;                                       |     0.000 ns|     0.283 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: SYSCLK_c   Source: SYSCLK.PAD   Loads: 328
   Covered under: FREQUENCY NET "SYSCLK_c" 269.469000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 7217 paths, 1 nets, and 3233 connections (94.5% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4096 (setup), 0 (hold)
Score: 14146724 (setup), 0 (hold)
Cumulative negative slack: 14123977 (14123977+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

