#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001699457ad80 .scope module, "tb_instruction_decode" "tb_instruction_decode" 2 11;
 .timescale -9 -9;
v00000169945ed150_0 .net "MemRead", 0 0, L_000001699464a940;  1 drivers
v00000169945ec390_0 .net "MemRead_id_ex", 0 0, v0000016994559110_0;  1 drivers
v00000169945ed650_0 .net "MemWrite", 0 0, L_000001699464a860;  1 drivers
v00000169945eccf0_0 .net "MemWrite_id_ex", 0 0, v0000016994559bb0_0;  1 drivers
v00000169945ec430_0 .net "MemtoReg", 0 0, L_000001699464a240;  1 drivers
v00000169945ec7f0_0 .net "MemtoReg_id_ex", 0 0, v00000169945591b0_0;  1 drivers
v00000169945ec4d0_0 .net "alu_op", 1 0, L_000001699464a320;  1 drivers
v00000169945ed1f0_0 .net "alu_op_id_ex", 1 0, v000001699455a010_0;  1 drivers
v00000169945ecd90_0 .net "alu_src", 0 0, L_000001699464abe0;  1 drivers
v00000169945ec570_0 .net "alu_src_id_ex", 0 0, v0000016994559250_0;  1 drivers
v00000169945ec6b0_0 .var "branch", 0 0;
v00000169945ec750_0 .net "branch_id_ex", 0 0, v0000016994559390_0;  1 drivers
v00000169945ec890_0 .net "branch_out", 0 0, L_000001699464ae10;  1 drivers
v00000169945efc00_0 .var "branch_target", 7 0;
v00000169945ee580_0 .var "clk", 0 0;
v00000169945ef8e0_0 .net "ctrl", 6 0, L_000001699464a710;  1 drivers
v00000169945eebc0_0 .net/s "imm_id_ex", 63 0, v00000169945525b0_0;  1 drivers
v00000169945ee620_0 .net/s "imm_out", 63 0, L_000001699464a470;  1 drivers
v00000169945ee120_0 .net "instruction", 31 0, L_00000169945eff20;  1 drivers
v00000169945ef3e0_0 .net "instruction_out", 31 0, v00000169945e96d0_0;  1 drivers
v00000169945ee8a0_0 .net "instruction_out_id_ex", 31 0, v0000016994552a10_0;  1 drivers
v00000169945ef700_0 .net "next_pc", 7 0, L_0000016994649870;  1 drivers
v00000169945ef0c0_0 .net "pc", 7 0, v00000169945edc90_0;  1 drivers
v00000169945ef2a0_0 .net "pc_out", 7 0, v00000169945e8c30_0;  1 drivers
v00000169945ef020_0 .net "pc_out_id_ex", 7 0, v0000016994551890_0;  1 drivers
v00000169945ee1c0_0 .net "rd", 4 0, L_000001699464a780;  1 drivers
v00000169945ee6c0_0 .net/s "rd_data_id_ex", 63 0, v0000016994552ab0_0;  1 drivers
v00000169945ee300_0 .net/s "rd_data_out", 63 0, L_000001699464a630;  1 drivers
v00000169945effc0_0 .net "rd_id_ex", 4 0, v0000016994552330_0;  1 drivers
v00000169945efca0_0 .net "regwrite", 0 0, L_000001699464ae80;  1 drivers
v00000169945eed00_0 .net "regwrite_id_ex", 0 0, v000001699454eb90_0;  1 drivers
v00000169945ee760_0 .net "rs1", 4 0, L_000001699464af60;  1 drivers
v00000169945eeda0_0 .net/s "rs1_data_id_ex", 63 0, v000001699454ed70_0;  1 drivers
v00000169945ee440_0 .net/s "rs1_data_out", 63 0, L_000001699464a390;  1 drivers
v00000169945ee4e0_0 .net "rs1_id_ex", 4 0, v000001699454e690_0;  1 drivers
v00000169945efd40_0 .net "rs2", 4 0, L_000001699464ab70;  1 drivers
v00000169945ee260_0 .net/s "rs2_data_id_ex", 63 0, v00000169945e8b90_0;  1 drivers
v00000169945ef840_0 .net/s "rs2_data_out", 63 0, L_000001699464aef0;  1 drivers
v00000169945ee3a0_0 .net "rs2_id_ex", 4 0, v00000169945e91d0_0;  1 drivers
v00000169945ee800_0 .var "zero_flag", 0 0;
E_000001699455f0d0 .event negedge, v0000016994559430_0;
S_0000016994562470 .scope module, "control_unit" "control" 2 82, 3 1 0, S_000001699457ad80;
 .timescale -9 -9;
    .port_info 0 /INPUT 7 "ctrl";
    .port_info 1 /OUTPUT 1 "branch";
    .port_info 2 /OUTPUT 1 "RegWrite";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "alu_src";
    .port_info 7 /OUTPUT 2 "alu_op";
L_000001699464ae10 .functor BUFZ 1, v0000016994559890_0, C4<0>, C4<0>, C4<0>;
L_000001699464ae80 .functor BUFZ 1, v000001699455a830_0, C4<0>, C4<0>, C4<0>;
L_000001699464a240 .functor BUFZ 1, v000001699455a330_0, C4<0>, C4<0>, C4<0>;
L_000001699464a940 .functor BUFZ 1, v000001699455a790_0, C4<0>, C4<0>, C4<0>;
L_000001699464a860 .functor BUFZ 1, v0000016994559610_0, C4<0>, C4<0>, C4<0>;
L_000001699464abe0 .functor BUFZ 1, v000001699455ad30_0, C4<0>, C4<0>, C4<0>;
L_000001699464a320 .functor BUFZ 2, v000001699455a470_0, C4<00>, C4<00>, C4<00>;
v0000016994559570_0 .net "MemRead", 0 0, L_000001699464a940;  alias, 1 drivers
v000001699455a790_0 .var "MemRead_reg", 0 0;
v000001699455a970_0 .net "MemWrite", 0 0, L_000001699464a860;  alias, 1 drivers
v0000016994559610_0 .var "MemWrite_reg", 0 0;
v000001699455ac90_0 .net "MemtoReg", 0 0, L_000001699464a240;  alias, 1 drivers
v000001699455a330_0 .var "MemtoReg_reg", 0 0;
v0000016994559750_0 .net "RegWrite", 0 0, L_000001699464ae80;  alias, 1 drivers
v000001699455a830_0 .var "RegWrite_reg", 0 0;
v000001699455aa10_0 .net "alu_op", 1 0, L_000001699464a320;  alias, 1 drivers
v000001699455a470_0 .var "alu_op_reg", 1 0;
v0000016994559a70_0 .net "alu_src", 0 0, L_000001699464abe0;  alias, 1 drivers
v000001699455ad30_0 .var "alu_src_reg", 0 0;
v0000016994559930_0 .net "branch", 0 0, L_000001699464ae10;  alias, 1 drivers
v0000016994559890_0 .var "branch_reg", 0 0;
v000001699455ab50_0 .net "ctrl", 6 0, L_000001699464a710;  alias, 1 drivers
E_000001699455f9d0 .event anyedge, v000001699455ab50_0;
S_0000016994579d20 .scope module, "id_ex_reg" "ID_EX" 2 113, 4 1 0, S_000001699457ad80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 64 "rs1_data";
    .port_info 2 /INPUT 64 "rs2_data";
    .port_info 3 /INPUT 64 "rd_data";
    .port_info 4 /INPUT 64 "imm_gen";
    .port_info 5 /INPUT 8 "pc_in";
    .port_info 6 /INPUT 1 "MemtoReg";
    .port_info 7 /INPUT 1 "regwrite";
    .port_info 8 /INPUT 1 "branch";
    .port_info 9 /INPUT 1 "MemRead";
    .port_info 10 /INPUT 1 "MemWrite";
    .port_info 11 /INPUT 1 "alu_src";
    .port_info 12 /INPUT 2 "alu_op";
    .port_info 13 /INPUT 32 "instruction";
    .port_info 14 /INPUT 5 "IF_ID_rs1";
    .port_info 15 /INPUT 5 "IF_ID_rs2";
    .port_info 16 /INPUT 5 "IF_ID_rd";
    .port_info 17 /OUTPUT 8 "pc_out";
    .port_info 18 /OUTPUT 64 "rs1_data_out";
    .port_info 19 /OUTPUT 64 "rs2_data_out";
    .port_info 20 /OUTPUT 64 "rd_data_out";
    .port_info 21 /OUTPUT 64 "imm_out";
    .port_info 22 /OUTPUT 1 "MemtoReg_out";
    .port_info 23 /OUTPUT 1 "regwrite_out";
    .port_info 24 /OUTPUT 1 "branch_out";
    .port_info 25 /OUTPUT 1 "MemRead_out";
    .port_info 26 /OUTPUT 1 "MemWrite_out";
    .port_info 27 /OUTPUT 1 "alu_src_out";
    .port_info 28 /OUTPUT 2 "alu_op_out";
    .port_info 29 /OUTPUT 32 "instruction_out";
    .port_info 30 /OUTPUT 5 "rs1";
    .port_info 31 /OUTPUT 5 "rs2";
    .port_info 32 /OUTPUT 5 "rd";
v0000016994559070_0 .net "IF_ID_rd", 4 0, L_000001699464a780;  alias, 1 drivers
v000001699455abf0_0 .net "IF_ID_rs1", 4 0, L_000001699464af60;  alias, 1 drivers
v00000169945599d0_0 .net "IF_ID_rs2", 4 0, L_000001699464ab70;  alias, 1 drivers
v0000016994559d90_0 .net "MemRead", 0 0, L_000001699464a940;  alias, 1 drivers
v0000016994559110_0 .var "MemRead_out", 0 0;
v0000016994559b10_0 .net "MemWrite", 0 0, L_000001699464a860;  alias, 1 drivers
v0000016994559bb0_0 .var "MemWrite_out", 0 0;
v000001699455a0b0_0 .net "MemtoReg", 0 0, L_000001699464a240;  alias, 1 drivers
v00000169945591b0_0 .var "MemtoReg_out", 0 0;
v0000016994559cf0_0 .net "alu_op", 1 0, L_000001699464a320;  alias, 1 drivers
v000001699455a010_0 .var "alu_op_out", 1 0;
v000001699455a3d0_0 .net "alu_src", 0 0, L_000001699464abe0;  alias, 1 drivers
v0000016994559250_0 .var "alu_src_out", 0 0;
v00000169945592f0_0 .net "branch", 0 0, L_000001699464ae10;  alias, 1 drivers
v0000016994559390_0 .var "branch_out", 0 0;
v0000016994559430_0 .net "clk", 0 0, v00000169945ee580_0;  1 drivers
v00000169945512f0_0 .net "imm_gen", 63 0, L_000001699464a470;  alias, 1 drivers
v00000169945525b0_0 .var "imm_out", 63 0;
v0000016994552d30_0 .net "instruction", 31 0, v00000169945e96d0_0;  alias, 1 drivers
v0000016994552a10_0 .var "instruction_out", 31 0;
v0000016994551430_0 .net "pc_in", 7 0, v00000169945e8c30_0;  alias, 1 drivers
v0000016994551890_0 .var "pc_out", 7 0;
v0000016994552330_0 .var "rd", 4 0;
v00000169945519d0_0 .net "rd_data", 63 0, L_000001699464a630;  alias, 1 drivers
v0000016994552ab0_0 .var "rd_data_out", 63 0;
v0000016994552dd0_0 .net "regwrite", 0 0, L_000001699464ae80;  alias, 1 drivers
v000001699454eb90_0 .var "regwrite_out", 0 0;
v000001699454e690_0 .var "rs1", 4 0;
v000001699454e730_0 .net "rs1_data", 63 0, L_000001699464a390;  alias, 1 drivers
v000001699454ed70_0 .var "rs1_data_out", 63 0;
v00000169945e91d0_0 .var "rs2", 4 0;
v00000169945e9630_0 .net "rs2_data", 63 0, L_000001699464aef0;  alias, 1 drivers
v00000169945e8b90_0 .var "rs2_data_out", 63 0;
E_000001699455fbd0 .event posedge, v0000016994559430_0;
S_0000016994529aa0 .scope module, "if_id_reg" "IF_ID" 2 69, 5 2 0, S_000001699457ad80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instruction_in";
    .port_info 2 /INPUT 8 "pc_in";
    .port_info 3 /OUTPUT 7 "ctrl";
    .port_info 4 /OUTPUT 5 "rs1";
    .port_info 5 /OUTPUT 5 "rs2";
    .port_info 6 /OUTPUT 5 "rd";
    .port_info 7 /OUTPUT 32 "instruction_out";
    .port_info 8 /OUTPUT 8 "pc_out";
L_000001699464a710 .functor BUFZ 7, v00000169945e84b0_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_000001699464a780 .functor BUFZ 5, v00000169945e8370_0, C4<00000>, C4<00000>, C4<00000>;
L_000001699464af60 .functor BUFZ 5, v00000169945e8af0_0, C4<00000>, C4<00000>, C4<00000>;
L_000001699464ab70 .functor BUFZ 5, v00000169945e8550_0, C4<00000>, C4<00000>, C4<00000>;
v00000169945e9130_0 .net "clk", 0 0, v00000169945ee580_0;  alias, 1 drivers
v00000169945e8690_0 .net "ctrl", 6 0, L_000001699464a710;  alias, 1 drivers
v00000169945e84b0_0 .var "ctrl_reg", 6 0;
v00000169945e9270_0 .net "instruction_in", 31 0, L_00000169945eff20;  alias, 1 drivers
v00000169945e96d0_0 .var "instruction_out", 31 0;
v00000169945e8cd0_0 .net "pc_in", 7 0, v00000169945edc90_0;  alias, 1 drivers
v00000169945e8c30_0 .var "pc_out", 7 0;
v00000169945e82d0_0 .net "rd", 4 0, L_000001699464a780;  alias, 1 drivers
v00000169945e8370_0 .var "rd_reg", 4 0;
v00000169945e94f0_0 .net "rs1", 4 0, L_000001699464af60;  alias, 1 drivers
v00000169945e8af0_0 .var "rs1_reg", 4 0;
v00000169945e9a90_0 .net "rs2", 4 0, L_000001699464ab70;  alias, 1 drivers
v00000169945e8550_0 .var "rs2_reg", 4 0;
E_000001699455fb90 .event anyedge, v0000016994552d30_0;
S_0000016994529c30 .scope module, "imm_generator" "imm_gen" 2 107, 6 1 0, S_000001699457ad80;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 64 "imm";
L_000001699464a470 .functor BUFZ 64, v00000169945e9f90_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v00000169945e9950_0 .var "command", 100 0;
v00000169945e8190_0 .net/s "imm", 63 0, L_000001699464a470;  alias, 1 drivers
v00000169945e9f90_0 .var/s "immediate", 63 0;
v00000169945e9b30_0 .net "instruction", 31 0, v00000169945e96d0_0;  alias, 1 drivers
v00000169945e8910_0 .var "opcode", 6 0;
E_000001699455f110 .event anyedge, v0000016994552d30_0, v00000169945e8910_0;
S_0000016994517660 .scope module, "inst_mem" "insmem" 2 54, 7 3 0, S_000001699457ad80;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "curr_addr";
    .port_info 1 /OUTPUT 32 "instruction";
v00000169945e85f0_0 .net *"_ivl_0", 7 0, L_00000169945eee40;  1 drivers
v00000169945e8d70_0 .net *"_ivl_10", 7 0, L_00000169945ef480;  1 drivers
v00000169945e80f0_0 .net *"_ivl_12", 31 0, L_00000169945ef340;  1 drivers
L_00000169945f0178 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000169945e9bd0_0 .net *"_ivl_15", 23 0, L_00000169945f0178;  1 drivers
L_00000169945f01c0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000169945e8730_0 .net/2u *"_ivl_16", 31 0, L_00000169945f01c0;  1 drivers
v00000169945e9770_0 .net *"_ivl_18", 31 0, L_00000169945ef980;  1 drivers
v00000169945e87d0_0 .net *"_ivl_2", 31 0, L_00000169945ee940;  1 drivers
v00000169945e89b0_0 .net *"_ivl_20", 7 0, L_00000169945efe80;  1 drivers
v00000169945e8ff0_0 .net *"_ivl_22", 31 0, L_00000169945eea80;  1 drivers
L_00000169945f0208 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000169945e8410_0 .net *"_ivl_25", 23 0, L_00000169945f0208;  1 drivers
L_00000169945f0250 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000169945e9e50_0 .net/2u *"_ivl_26", 31 0, L_00000169945f0250;  1 drivers
v00000169945e9ef0_0 .net *"_ivl_28", 31 0, L_00000169945eeb20;  1 drivers
v00000169945e9810_0 .net *"_ivl_30", 7 0, L_00000169945eec60;  1 drivers
v00000169945e98b0_0 .net *"_ivl_32", 9 0, L_00000169945eeee0;  1 drivers
L_00000169945f0298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000169945e8a50_0 .net *"_ivl_35", 1 0, L_00000169945f0298;  1 drivers
L_00000169945f00e8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000169945e9310_0 .net *"_ivl_5", 23 0, L_00000169945f00e8;  1 drivers
L_00000169945f0130 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000169945e9c70_0 .net/2u *"_ivl_6", 31 0, L_00000169945f0130;  1 drivers
v00000169945e9d10_0 .net *"_ivl_8", 31 0, L_00000169945ee9e0;  1 drivers
v00000169945e9db0_0 .net "curr_addr", 7 0, v00000169945edc90_0;  alias, 1 drivers
v00000169945e99f0_0 .net "instruction", 31 0, L_00000169945eff20;  alias, 1 drivers
v00000169945e8230 .array "memory", 255 0, 7 0;
L_00000169945eee40 .array/port v00000169945e8230, L_00000169945ee9e0;
L_00000169945ee940 .concat [ 8 24 0 0], v00000169945edc90_0, L_00000169945f00e8;
L_00000169945ee9e0 .arith/sum 32, L_00000169945ee940, L_00000169945f0130;
L_00000169945ef480 .array/port v00000169945e8230, L_00000169945ef980;
L_00000169945ef340 .concat [ 8 24 0 0], v00000169945edc90_0, L_00000169945f0178;
L_00000169945ef980 .arith/sum 32, L_00000169945ef340, L_00000169945f01c0;
L_00000169945efe80 .array/port v00000169945e8230, L_00000169945eeb20;
L_00000169945eea80 .concat [ 8 24 0 0], v00000169945edc90_0, L_00000169945f0208;
L_00000169945eeb20 .arith/sum 32, L_00000169945eea80, L_00000169945f0250;
L_00000169945eec60 .array/port v00000169945e8230, L_00000169945eeee0;
L_00000169945eeee0 .concat [ 8 2 0 0], v00000169945edc90_0, L_00000169945f0298;
L_00000169945eff20 .concat [ 8 8 8 8], L_00000169945eec60, L_00000169945efe80, L_00000169945ef480, L_00000169945eee40;
S_00000169945177f0 .scope module, "pc_adder" "pc_increment" 2 60, 8 35 0, S_000001699457ad80;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "curr_addr";
    .port_info 1 /INPUT 8 "branch_target";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 1 "zero_flag";
    .port_info 4 /OUTPUT 8 "address_out";
L_000001699464aa20 .functor AND 1, v00000169945ec6b0_0, v00000169945ee800_0, C4<1>, C4<1>;
v00000169945eda10_0 .net "PCsrc", 0 0, L_000001699464aa20;  1 drivers
v00000169945ec610_0 .net "address_out", 7 0, L_0000016994649870;  alias, 1 drivers
v00000169945ed790_0 .net "branch", 0 0, v00000169945ec6b0_0;  1 drivers
v00000169945ec1b0_0 .net/s "branch_target", 7 0, v00000169945efc00_0;  1 drivers
v00000169945ece30_0 .net/s "curr_addr", 7 0, v00000169945edc90_0;  alias, 1 drivers
v00000169945ed970_0 .net "pc_plus_4", 7 0, L_0000016994649730;  1 drivers
v00000169945edf10_0 .net "zero_flag", 0 0, v00000169945ee800_0;  1 drivers
L_0000016994649870 .functor MUXZ 8, L_0000016994649730, v00000169945efc00_0, L_000001699464aa20, C4<>;
S_0000016994503ce0 .scope module, "add_inst" "ADD4" 8 47, 8 15 0, S_00000169945177f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "rs1";
    .port_info 1 /OUTPUT 8 "rd";
L_00000169945f0328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000169945ed290_0 .net/2u *"_ivl_62", 0 0, L_00000169945f0328;  1 drivers
v00000169945edfb0_0 .net "carry", 8 0, L_0000016994649eb0;  1 drivers
v00000169945ec930_0 .net/s "rd", 7 0, L_0000016994649730;  alias, 1 drivers
v00000169945ec9d0_0 .net/s "rs1", 7 0, v00000169945edc90_0;  alias, 1 drivers
L_00000169945f02e0 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v00000169945ed5b0_0 .net "rs2", 7 0, L_00000169945f02e0;  1 drivers
L_00000169945ef660 .part v00000169945edc90_0, 0, 1;
L_00000169945ef5c0 .part L_00000169945f02e0, 0, 1;
L_00000169945eef80 .part L_0000016994649eb0, 0, 1;
L_00000169945ef160 .part v00000169945edc90_0, 1, 1;
L_00000169945ef200 .part L_00000169945f02e0, 1, 1;
L_00000169945ef520 .part L_0000016994649eb0, 1, 1;
L_00000169945ef7a0 .part v00000169945edc90_0, 2, 1;
L_00000169945efa20 .part L_00000169945f02e0, 2, 1;
L_00000169945efac0 .part L_0000016994649eb0, 2, 1;
L_00000169945efb60 .part v00000169945edc90_0, 3, 1;
L_00000169945efde0 .part L_00000169945f02e0, 3, 1;
L_0000016994649c30 .part L_0000016994649eb0, 3, 1;
L_0000016994649690 .part v00000169945edc90_0, 4, 1;
L_0000016994649910 .part L_00000169945f02e0, 4, 1;
L_00000169946497d0 .part L_0000016994649eb0, 4, 1;
L_0000016994649cd0 .part v00000169945edc90_0, 5, 1;
L_0000016994648dd0 .part L_00000169945f02e0, 5, 1;
L_0000016994649d70 .part L_0000016994649eb0, 5, 1;
L_0000016994648830 .part v00000169945edc90_0, 6, 1;
L_0000016994649e10 .part L_00000169945f02e0, 6, 1;
L_0000016994648fb0 .part L_0000016994649eb0, 6, 1;
L_00000169946485b0 .part v00000169945edc90_0, 7, 1;
L_00000169946499b0 .part L_00000169945f02e0, 7, 1;
L_0000016994648bf0 .part L_0000016994649eb0, 7, 1;
LS_0000016994649730_0_0 .concat8 [ 1 1 1 1], L_00000169945773a0, L_0000016994576f40, L_0000016994577020, L_0000016994577410;
LS_0000016994649730_0_4 .concat8 [ 1 1 1 1], L_00000169945771e0, L_0000016994577720, L_000001699452a600, L_000001699464a6a0;
L_0000016994649730 .concat8 [ 4 4 0 0], LS_0000016994649730_0_0, LS_0000016994649730_0_4;
LS_0000016994649eb0_0_0 .concat8 [ 1 1 1 1], L_00000169945f0328, L_00000169945775d0, L_0000016994576fb0, L_0000016994576b50;
LS_0000016994649eb0_0_4 .concat8 [ 1 1 1 1], L_00000169945774f0, L_0000016994576d10, L_000001699454b8d0, L_000001699464a8d0;
LS_0000016994649eb0_0_8 .concat8 [ 1 0 0 0], L_000001699464aa90;
L_0000016994649eb0 .concat8 [ 4 4 1 0], LS_0000016994649eb0_0_0, LS_0000016994649eb0_0_4, LS_0000016994649eb0_0_8;
S_0000016994503e70 .scope generate, "genblk1[0]" "genblk1[0]" 8 28, 8 28 0, S_0000016994503ce0;
 .timescale -9 -9;
P_000001699455f250 .param/l "i" 0 8 28, +C4<00>;
S_000001699450adc0 .scope module, "fa1_inst" "fa1" 8 29, 8 1 0, S_0000016994503e70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_00000169945773a0 .functor XOR 1, L_00000169945ef660, L_00000169945ef5c0, L_00000169945eef80, C4<0>;
L_0000016994576c30 .functor AND 1, L_00000169945ef660, L_00000169945ef5c0, C4<1>, C4<1>;
L_0000016994576a70 .functor AND 1, L_00000169945ef5c0, L_00000169945eef80, C4<1>, C4<1>;
L_00000169945776b0 .functor AND 1, L_00000169945eef80, L_00000169945ef660, C4<1>, C4<1>;
L_00000169945775d0 .functor OR 1, L_0000016994576c30, L_0000016994576a70, L_00000169945776b0, C4<0>;
v00000169945e8870_0 .net/s "a", 0 0, L_00000169945ef660;  1 drivers
v00000169945e8e10_0 .net/s "b", 0 0, L_00000169945ef5c0;  1 drivers
v00000169945e8eb0_0 .net/s "c", 0 0, L_00000169945eef80;  1 drivers
v00000169945e8f50_0 .net/s "carry", 0 0, L_00000169945775d0;  1 drivers
v00000169945e93b0_0 .net "d", 0 0, L_0000016994576c30;  1 drivers
v00000169945e9590_0 .net "e", 0 0, L_0000016994576a70;  1 drivers
v00000169945e9090_0 .net "f", 0 0, L_00000169945776b0;  1 drivers
v00000169945ea100_0 .net/s "sum", 0 0, L_00000169945773a0;  1 drivers
S_000001699450af50 .scope generate, "genblk1[1]" "genblk1[1]" 8 28, 8 28 0, S_0000016994503ce0;
 .timescale -9 -9;
P_0000016994560250 .param/l "i" 0 8 28, +C4<01>;
S_0000016994521030 .scope module, "fa1_inst" "fa1" 8 29, 8 1 0, S_000001699450af50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_0000016994576f40 .functor XOR 1, L_00000169945ef160, L_00000169945ef200, L_00000169945ef520, C4<0>;
L_0000016994577640 .functor AND 1, L_00000169945ef160, L_00000169945ef200, C4<1>, C4<1>;
L_0000016994576df0 .functor AND 1, L_00000169945ef200, L_00000169945ef520, C4<1>, C4<1>;
L_0000016994576a00 .functor AND 1, L_00000169945ef520, L_00000169945ef160, C4<1>, C4<1>;
L_0000016994576fb0 .functor OR 1, L_0000016994577640, L_0000016994576df0, L_0000016994576a00, C4<0>;
v00000169945ebfa0_0 .net/s "a", 0 0, L_00000169945ef160;  1 drivers
v00000169945ebbe0_0 .net/s "b", 0 0, L_00000169945ef200;  1 drivers
v00000169945ea2e0_0 .net/s "c", 0 0, L_00000169945ef520;  1 drivers
v00000169945ebdc0_0 .net/s "carry", 0 0, L_0000016994576fb0;  1 drivers
v00000169945eb5a0_0 .net "d", 0 0, L_0000016994577640;  1 drivers
v00000169945eaba0_0 .net "e", 0 0, L_0000016994576df0;  1 drivers
v00000169945ea7e0_0 .net "f", 0 0, L_0000016994576a00;  1 drivers
v00000169945eba00_0 .net/s "sum", 0 0, L_0000016994576f40;  1 drivers
S_00000169945211c0 .scope generate, "genblk1[2]" "genblk1[2]" 8 28, 8 28 0, S_0000016994503ce0;
 .timescale -9 -9;
P_0000016994560c10 .param/l "i" 0 8 28, +C4<010>;
S_0000016994505b30 .scope module, "fa1_inst" "fa1" 8 29, 8 1 0, S_00000169945211c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_0000016994577020 .functor XOR 1, L_00000169945ef7a0, L_00000169945efa20, L_00000169945efac0, C4<0>;
L_0000016994576ae0 .functor AND 1, L_00000169945ef7a0, L_00000169945efa20, C4<1>, C4<1>;
L_0000016994576990 .functor AND 1, L_00000169945efa20, L_00000169945efac0, C4<1>, C4<1>;
L_0000016994577800 .functor AND 1, L_00000169945efac0, L_00000169945ef7a0, C4<1>, C4<1>;
L_0000016994576b50 .functor OR 1, L_0000016994576ae0, L_0000016994576990, L_0000016994577800, C4<0>;
v00000169945ebe60_0 .net/s "a", 0 0, L_00000169945ef7a0;  1 drivers
v00000169945eb460_0 .net/s "b", 0 0, L_00000169945efa20;  1 drivers
v00000169945eb280_0 .net/s "c", 0 0, L_00000169945efac0;  1 drivers
v00000169945eb960_0 .net/s "carry", 0 0, L_0000016994576b50;  1 drivers
v00000169945eaf60_0 .net "d", 0 0, L_0000016994576ae0;  1 drivers
v00000169945ebaa0_0 .net "e", 0 0, L_0000016994576990;  1 drivers
v00000169945eac40_0 .net "f", 0 0, L_0000016994577800;  1 drivers
v00000169945ebf00_0 .net/s "sum", 0 0, L_0000016994577020;  1 drivers
S_0000016994505cc0 .scope generate, "genblk1[3]" "genblk1[3]" 8 28, 8 28 0, S_0000016994503ce0;
 .timescale -9 -9;
P_0000016994561010 .param/l "i" 0 8 28, +C4<011>;
S_000001699450e4e0 .scope module, "fa1_inst" "fa1" 8 29, 8 1 0, S_0000016994505cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_0000016994577410 .functor XOR 1, L_00000169945efb60, L_00000169945efde0, L_0000016994649c30, C4<0>;
L_0000016994576bc0 .functor AND 1, L_00000169945efb60, L_00000169945efde0, C4<1>, C4<1>;
L_0000016994577480 .functor AND 1, L_00000169945efde0, L_0000016994649c30, C4<1>, C4<1>;
L_0000016994577170 .functor AND 1, L_0000016994649c30, L_00000169945efb60, C4<1>, C4<1>;
L_00000169945774f0 .functor OR 1, L_0000016994576bc0, L_0000016994577480, L_0000016994577170, C4<0>;
v00000169945ebb40_0 .net/s "a", 0 0, L_00000169945efb60;  1 drivers
v00000169945eb6e0_0 .net/s "b", 0 0, L_00000169945efde0;  1 drivers
v00000169945ea1a0_0 .net/s "c", 0 0, L_0000016994649c30;  1 drivers
v00000169945ea240_0 .net/s "carry", 0 0, L_00000169945774f0;  1 drivers
v00000169945ea380_0 .net "d", 0 0, L_0000016994576bc0;  1 drivers
v00000169945ea920_0 .net "e", 0 0, L_0000016994577480;  1 drivers
v00000169945eb0a0_0 .net "f", 0 0, L_0000016994577170;  1 drivers
v00000169945eb140_0 .net/s "sum", 0 0, L_0000016994577410;  1 drivers
S_000001699450e670 .scope generate, "genblk1[4]" "genblk1[4]" 8 28, 8 28 0, S_0000016994503ce0;
 .timescale -9 -9;
P_0000016994560b50 .param/l "i" 0 8 28, +C4<0100>;
S_000001699459e4b0 .scope module, "fa1_inst" "fa1" 8 29, 8 1 0, S_000001699450e670;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_00000169945771e0 .functor XOR 1, L_0000016994649690, L_0000016994649910, L_00000169946497d0, C4<0>;
L_0000016994577250 .functor AND 1, L_0000016994649690, L_0000016994649910, C4<1>, C4<1>;
L_0000016994576ca0 .functor AND 1, L_0000016994649910, L_00000169946497d0, C4<1>, C4<1>;
L_0000016994576920 .functor AND 1, L_00000169946497d0, L_0000016994649690, C4<1>, C4<1>;
L_0000016994576d10 .functor OR 1, L_0000016994577250, L_0000016994576ca0, L_0000016994576920, C4<0>;
v00000169945eb320_0 .net/s "a", 0 0, L_0000016994649690;  1 drivers
v00000169945eb3c0_0 .net/s "b", 0 0, L_0000016994649910;  1 drivers
v00000169945eb500_0 .net/s "c", 0 0, L_00000169946497d0;  1 drivers
v00000169945ea420_0 .net/s "carry", 0 0, L_0000016994576d10;  1 drivers
v00000169945ea600_0 .net "d", 0 0, L_0000016994577250;  1 drivers
v00000169945eace0_0 .net "e", 0 0, L_0000016994576ca0;  1 drivers
v00000169945ea4c0_0 .net "f", 0 0, L_0000016994576920;  1 drivers
v00000169945ea560_0 .net/s "sum", 0 0, L_00000169945771e0;  1 drivers
S_000001699459e640 .scope generate, "genblk1[5]" "genblk1[5]" 8 28, 8 28 0, S_0000016994503ce0;
 .timescale -9 -9;
P_00000169945602d0 .param/l "i" 0 8 28, +C4<0101>;
S_000001699459db50 .scope module, "fa1_inst" "fa1" 8 29, 8 1 0, S_000001699459e640;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_0000016994577720 .functor XOR 1, L_0000016994649cd0, L_0000016994648dd0, L_0000016994649d70, C4<0>;
L_00000169945772c0 .functor AND 1, L_0000016994649cd0, L_0000016994648dd0, C4<1>, C4<1>;
L_0000016994577560 .functor AND 1, L_0000016994648dd0, L_0000016994649d70, C4<1>, C4<1>;
L_000001699454b0f0 .functor AND 1, L_0000016994649d70, L_0000016994649cd0, C4<1>, C4<1>;
L_000001699454b8d0 .functor OR 1, L_00000169945772c0, L_0000016994577560, L_000001699454b0f0, C4<0>;
v00000169945eaec0_0 .net/s "a", 0 0, L_0000016994649cd0;  1 drivers
v00000169945ebc80_0 .net/s "b", 0 0, L_0000016994648dd0;  1 drivers
v00000169945ea6a0_0 .net/s "c", 0 0, L_0000016994649d70;  1 drivers
v00000169945ea740_0 .net/s "carry", 0 0, L_000001699454b8d0;  1 drivers
v00000169945eb780_0 .net "d", 0 0, L_00000169945772c0;  1 drivers
v00000169945eb640_0 .net "e", 0 0, L_0000016994577560;  1 drivers
v00000169945ea880_0 .net "f", 0 0, L_000001699454b0f0;  1 drivers
v00000169945eb820_0 .net/s "sum", 0 0, L_0000016994577720;  1 drivers
S_000001699459dce0 .scope generate, "genblk1[6]" "genblk1[6]" 8 28, 8 28 0, S_0000016994503ce0;
 .timescale -9 -9;
P_0000016994560a10 .param/l "i" 0 8 28, +C4<0110>;
S_000001699459de70 .scope module, "fa1_inst" "fa1" 8 29, 8 1 0, S_000001699459dce0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_000001699452a600 .functor XOR 1, L_0000016994648830, L_0000016994649e10, L_0000016994648fb0, C4<0>;
L_000001699452abb0 .functor AND 1, L_0000016994648830, L_0000016994649e10, C4<1>, C4<1>;
L_000001699464acc0 .functor AND 1, L_0000016994649e10, L_0000016994648fb0, C4<1>, C4<1>;
L_000001699464a2b0 .functor AND 1, L_0000016994648fb0, L_0000016994648830, C4<1>, C4<1>;
L_000001699464a8d0 .functor OR 1, L_000001699452abb0, L_000001699464acc0, L_000001699464a2b0, C4<0>;
v00000169945ead80_0 .net/s "a", 0 0, L_0000016994648830;  1 drivers
v00000169945ebd20_0 .net/s "b", 0 0, L_0000016994649e10;  1 drivers
v00000169945eab00_0 .net/s "c", 0 0, L_0000016994648fb0;  1 drivers
v00000169945eae20_0 .net/s "carry", 0 0, L_000001699464a8d0;  1 drivers
v00000169945ea9c0_0 .net "d", 0 0, L_000001699452abb0;  1 drivers
v00000169945eaa60_0 .net "e", 0 0, L_000001699464acc0;  1 drivers
v00000169945eb000_0 .net "f", 0 0, L_000001699464a2b0;  1 drivers
v00000169945eb1e0_0 .net/s "sum", 0 0, L_000001699452a600;  1 drivers
S_000001699459e000 .scope generate, "genblk1[7]" "genblk1[7]" 8 28, 8 28 0, S_0000016994503ce0;
 .timescale -9 -9;
P_00000169945601d0 .param/l "i" 0 8 28, +C4<0111>;
S_000001699459e190 .scope module, "fa1_inst" "fa1" 8 29, 8 1 0, S_000001699459e000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_000001699464a6a0 .functor XOR 1, L_00000169946485b0, L_00000169946499b0, L_0000016994648bf0, C4<0>;
L_000001699464afd0 .functor AND 1, L_00000169946485b0, L_00000169946499b0, C4<1>, C4<1>;
L_000001699464a9b0 .functor AND 1, L_00000169946499b0, L_0000016994648bf0, C4<1>, C4<1>;
L_000001699464ab00 .functor AND 1, L_0000016994648bf0, L_00000169946485b0, C4<1>, C4<1>;
L_000001699464aa90 .functor OR 1, L_000001699464afd0, L_000001699464a9b0, L_000001699464ab00, C4<0>;
v00000169945eb8c0_0 .net/s "a", 0 0, L_00000169946485b0;  1 drivers
v00000169945edbf0_0 .net/s "b", 0 0, L_00000169946499b0;  1 drivers
v00000169945ede70_0 .net/s "c", 0 0, L_0000016994648bf0;  1 drivers
v00000169945ecf70_0 .net/s "carry", 0 0, L_000001699464aa90;  1 drivers
v00000169945ed6f0_0 .net "d", 0 0, L_000001699464afd0;  1 drivers
v00000169945ec110_0 .net "e", 0 0, L_000001699464a9b0;  1 drivers
v00000169945ed010_0 .net "f", 0 0, L_000001699464ab00;  1 drivers
v00000169945edb50_0 .net/s "sum", 0 0, L_000001699464a6a0;  1 drivers
S_000001699459e7d0 .scope module, "pc_inst" "program_counter" 2 47, 9 1 0, S_000001699457ad80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "next_addr";
    .port_info 2 /OUTPUT 8 "curr_addr";
v00000169945edc90_0 .var/s "PC", 7 0;
v00000169945ecc50_0 .net "clk", 0 0, v00000169945ee580_0;  alias, 1 drivers
v00000169945ecbb0_0 .net "curr_addr", 7 0, v00000169945edc90_0;  alias, 1 drivers
v00000169945ed330_0 .net/s "next_addr", 7 0, L_0000016994649870;  alias, 1 drivers
S_000001699459e960 .scope module, "register_file" "register" 2 94, 10 3 0, S_000001699457ad80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 64 "wrt_data";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 64 "read_data_1";
    .port_info 7 /OUTPUT 64 "read_data_2";
    .port_info 8 /OUTPUT 64 "read_data_rd";
L_000001699464a390 .functor BUFZ 64, v00000169945ed0b0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_000001699464aef0 .functor BUFZ 64, v00000169945eca70_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_000001699464a630 .functor BUFZ 64, v00000169945ed510_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v00000169945edd30_0 .net "RegWrite", 0 0, L_000001699464ae80;  alias, 1 drivers
v00000169945eddd0_0 .net "clk", 0 0, v00000169945ee580_0;  alias, 1 drivers
v00000169945ec250_0 .net "rd", 4 0, L_000001699464a780;  alias, 1 drivers
v00000169945ec2f0_0 .net/s "read_data_1", 63 0, L_000001699464a390;  alias, 1 drivers
v00000169945ed0b0_0 .var/s "read_data_1_reg", 63 0;
v00000169945edab0_0 .net/s "read_data_2", 63 0, L_000001699464aef0;  alias, 1 drivers
v00000169945eca70_0 .var/s "read_data_2_reg", 63 0;
v00000169945ed470_0 .net/s "read_data_rd", 63 0, L_000001699464a630;  alias, 1 drivers
v00000169945ed510_0 .var/s "read_data_rd_reg", 63 0;
v00000169945ed830 .array/s "register", 31 0, 63 0;
v00000169945ed8d0_0 .net "rs1", 4 0, L_000001699464af60;  alias, 1 drivers
v00000169945eced0_0 .net "rs2", 4 0, L_000001699464ab70;  alias, 1 drivers
L_00000169945f0370 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000169945ecb10_0 .net/s "wrt_data", 63 0, L_00000169945f0370;  1 drivers
E_0000016994560810 .event anyedge, v0000016994559750_0, v0000016994559070_0, v00000169945ecb10_0;
E_0000016994560490 .event anyedge, v0000016994559070_0, v00000169945599d0_0, v000001699455abf0_0;
    .scope S_000001699459e7d0;
T_0 ;
    %pushi/vec4 252, 0, 8;
    %store/vec4 v00000169945edc90_0, 0, 8;
    %vpi_call 9 11 "$display", "PC updated to %d", v00000169945edc90_0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001699459e7d0;
T_1 ;
    %wait E_000001699455fbd0;
    %load/vec4 v00000169945ed330_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.0, 5;
    %load/vec4 v00000169945ed330_0;
    %assign/vec4 v00000169945edc90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000169945edc90_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001699459e7d0;
T_2 ;
    %wait E_000001699455fbd0;
    %delay 1, 0;
    %vpi_call 9 25 "$display", "----------------------------------------------------------" {0 0 0};
    %vpi_call 9 26 "$display", "\012 \012PC updated to %d", v00000169945edc90_0 {0 0 0};
    %jmp T_2;
    .thread T_2;
    .scope S_0000016994517660;
T_3 ;
    %vpi_call 7 12 "$readmemh", "../Instructions.mem", v00000169945e8230 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000016994529aa0;
T_4 ;
    %wait E_000001699455fbd0;
    %load/vec4 v00000169945e9270_0;
    %assign/vec4 v00000169945e96d0_0, 0;
    %load/vec4 v00000169945e8cd0_0;
    %assign/vec4 v00000169945e8c30_0, 0;
    %load/vec4 v00000169945e9270_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v00000169945e84b0_0, 0;
    %load/vec4 v00000169945e9270_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v00000169945e8370_0, 0;
    %load/vec4 v00000169945e9270_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v00000169945e8af0_0, 0;
    %load/vec4 v00000169945e9270_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v00000169945e8550_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0000016994529aa0;
T_5 ;
    %wait E_000001699455fb90;
    %load/vec4 v00000169945e84b0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %vpi_call 5 67 "$display", "\012 --> Ins Fetch: Undefined opcode: %b", v00000169945e84b0_0 {0 0 0};
    %jmp T_5.6;
T_5.0 ;
    %vpi_call 5 46 "$display", "\012 --> Ins Fetch: R-format with opcode 0110011" {0 0 0};
    %jmp T_5.6;
T_5.1 ;
    %vpi_call 5 50 "$display", "\012 --> Ins Fetch: I-format with opcode 0010011" {0 0 0};
    %load/vec4 v00000169945e96d0_0;
    %parti/s 12, 20, 6;
    %load/vec4 v00000169945e96d0_0;
    %parti/s 12, 20, 6;
    %vpi_call 5 51 "$display", "adding rs1=%d with imm=%d in rd=%d \011 \011 x%d = x%d + %d", v00000169945e94f0_0, S<1,vec4,s12>, v00000169945e82d0_0, v00000169945e82d0_0, v00000169945e94f0_0, S<0,vec4,s12> {2 0 0};
    %jmp T_5.6;
T_5.2 ;
    %vpi_call 5 54 "$display", "\012 --> Ins Fetch: Load with opcode 0000011" {0 0 0};
    %load/vec4 v00000169945e96d0_0;
    %parti/s 12, 20, 6;
    %vpi_call 5 55 "$display", "loading from 'address in rs1'=%d with offset imm= %d in rd=%d", v00000169945e94f0_0, S<0,vec4,s12>, v00000169945e82d0_0 {1 0 0};
    %jmp T_5.6;
T_5.3 ;
    %vpi_call 5 58 "$display", "\012 --> Ins Fetch: Store with opcode 0100011" {0 0 0};
    %load/vec4 v00000169945e96d0_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v00000169945e96d0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000169945e96d0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 5 59 "$display", "storing to 'address in rs1'=%d with offset imm= %d from rs2=%d", v00000169945e94f0_0, S<0,vec4,s64>, v00000169945e9a90_0 {1 0 0};
    %jmp T_5.6;
T_5.4 ;
    %vpi_call 5 62 "$display", "\012 --> Ins Fetch: Branch with opcode 1100011" {0 0 0};
    %load/vec4 v00000169945e96d0_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v00000169945e96d0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000169945e96d0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000169945e96d0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000169945e96d0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %vpi_call 5 63 "$display", "branching if rs1=%d is equal to rs2=%d to PC = %d + 2*imm= %d", v00000169945e94f0_0, v00000169945e9a90_0, v00000169945e8c30_0, S<0,vec4,s64> {1 0 0};
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000016994529aa0;
T_6 ;
    %wait E_000001699455fbd0;
    %load/vec4 v00000169945e84b0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %vpi_call 5 98 "$display", "\012 --> Ins Decode: Undefined opcode: %b", v00000169945e84b0_0 {0 0 0};
    %jmp T_6.6;
T_6.0 ;
    %vpi_call 5 77 "$display", "\012 --> Ins Decode: R-format with opcode 0110011" {0 0 0};
    %jmp T_6.6;
T_6.1 ;
    %vpi_call 5 81 "$display", "\012 --> Ins Decode: I-format with opcode 0010011" {0 0 0};
    %load/vec4 v00000169945e96d0_0;
    %parti/s 12, 20, 6;
    %load/vec4 v00000169945e96d0_0;
    %parti/s 12, 20, 6;
    %vpi_call 5 82 "$display", "adding rs1=%d with imm=%d in rd=%d \011 \011 x%d = x%d + %d", v00000169945e94f0_0, S<1,vec4,s12>, v00000169945e82d0_0, v00000169945e82d0_0, v00000169945e94f0_0, S<0,vec4,s12> {2 0 0};
    %jmp T_6.6;
T_6.2 ;
    %vpi_call 5 85 "$display", "\012 --> Ins Decode: Load with opcode 0000011" {0 0 0};
    %load/vec4 v00000169945e96d0_0;
    %parti/s 12, 20, 6;
    %vpi_call 5 86 "$display", "loading from 'address in rs1'=%d with offset imm= %d in rd=%d", v00000169945e94f0_0, S<0,vec4,s12>, v00000169945e82d0_0 {1 0 0};
    %jmp T_6.6;
T_6.3 ;
    %vpi_call 5 89 "$display", "\012 --> Ins Decode: Store with opcode 0100011" {0 0 0};
    %load/vec4 v00000169945e96d0_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v00000169945e96d0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000169945e96d0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 5 90 "$display", "storing to 'address in rs1'=%d with offset imm= %d from rs2=%d", v00000169945e94f0_0, S<0,vec4,s64>, v00000169945e9a90_0 {1 0 0};
    %jmp T_6.6;
T_6.4 ;
    %vpi_call 5 93 "$display", "\012 --> Ins Decode: Branch with opcode 1100011" {0 0 0};
    %load/vec4 v00000169945e96d0_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v00000169945e96d0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000169945e96d0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000169945e96d0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000169945e96d0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %vpi_call 5 94 "$display", "branching if rs1=%d is equal to rs2=%d to PC = %d + 2*imm= %d", v00000169945e94f0_0, v00000169945e9a90_0, v00000169945e8c30_0, S<0,vec4,s64> {1 0 0};
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000016994562470;
T_7 ;
    %wait E_000001699455f9d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016994559890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001699455a830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001699455a330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001699455a790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016994559610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001699455ad30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001699455a470_0, 0, 2;
    %load/vec4 v000001699455ab50_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016994559890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001699455a830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001699455a330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001699455a790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016994559610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001699455ad30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001699455a470_0, 0, 2;
    %jmp T_7.6;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001699455ad30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001699455a330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001699455a830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001699455a790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016994559610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016994559890_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001699455a470_0, 0, 2;
    %jmp T_7.6;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001699455ad30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001699455a330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001699455a830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001699455a790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016994559610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016994559890_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001699455a470_0, 0, 2;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001699455ad30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001699455a330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001699455a830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001699455a790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016994559610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016994559890_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001699455a470_0, 0, 2;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001699455ad30_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001699455a330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001699455a830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001699455a790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016994559610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016994559890_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001699455a470_0, 0, 2;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001699455ad30_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001699455a330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001699455a830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001699455a790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016994559610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016994559890_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001699455a470_0, 0, 2;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001699459e960;
T_8 ;
    %vpi_call 10 18 "$readmemh", "../Registerlog.mem", v00000169945ed830 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000001699459e960;
T_9 ;
    %wait E_0000016994560490;
    %load/vec4 v00000169945ed8d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000169945ed830, 4;
    %store/vec4 v00000169945ed0b0_0, 0, 64;
    %load/vec4 v00000169945eced0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000169945ed830, 4;
    %store/vec4 v00000169945eca70_0, 0, 64;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001699459e960;
T_10 ;
    %wait E_0000016994560810;
    %load/vec4 v00000169945edd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000169945ecb10_0;
    %load/vec4 v00000169945ec250_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000169945ed830, 4, 0;
    %load/vec4 v00000169945ec250_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000169945ed830, 4;
    %store/vec4 v00000169945ed510_0, 0, 64;
    %vpi_call 10 36 "$display", "\012 --> Register %d updated to %d", v00000169945ec250_0, v00000169945ecb10_0 {0 0 0};
    %vpi_call 10 37 "$writememh", "Registerlog.mem", v00000169945ed830 {0 0 0};
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000016994529c30;
T_11 ;
    %wait E_000001699455f110;
    %load/vec4 v00000169945e9b30_0;
    %parti/s 7, 0, 2;
    %store/vec4 v00000169945e8910_0, 0, 7;
    %load/vec4 v00000169945e8910_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000169945e9f90_0, 0, 64;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v00000169945e9b30_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v00000169945e9b30_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000169945e9f90_0, 0, 64;
    %pushi/vec4 2455424222, 0, 70;
    %concati/vec4 1919770996, 0, 31;
    %store/vec4 v00000169945e9950_0, 0, 101;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v00000169945e9b30_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v00000169945e9b30_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000169945e9f90_0, 0, 64;
    %pushi/vec4 1282367844, 0, 101;
    %store/vec4 v00000169945e9950_0, 0, 101;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v00000169945e9b30_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v00000169945e9b30_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000169945e9b30_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000169945e9f90_0, 0, 64;
    %pushi/vec4 2800279268, 0, 94;
    %concati/vec4 101, 0, 7;
    %store/vec4 v00000169945e9950_0, 0, 101;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v00000169945e9b30_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v00000169945e9b30_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000169945e9b30_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000169945e9b30_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000169945e9b30_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000169945e9f90_0, 0, 64;
    %pushi/vec4 2229584604, 0, 86;
    %concati/vec4 25448, 0, 15;
    %store/vec4 v00000169945e9950_0, 0, 101;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000016994579d20;
T_12 ;
    %wait E_000001699455fbd0;
    %load/vec4 v000001699454e730_0;
    %assign/vec4 v000001699454ed70_0, 0;
    %load/vec4 v00000169945e9630_0;
    %assign/vec4 v00000169945e8b90_0, 0;
    %load/vec4 v00000169945519d0_0;
    %assign/vec4 v0000016994552ab0_0, 0;
    %load/vec4 v00000169945512f0_0;
    %assign/vec4 v00000169945525b0_0, 0;
    %load/vec4 v0000016994551430_0;
    %assign/vec4 v0000016994551890_0, 0;
    %load/vec4 v000001699455a0b0_0;
    %assign/vec4 v00000169945591b0_0, 0;
    %load/vec4 v0000016994552dd0_0;
    %assign/vec4 v000001699454eb90_0, 0;
    %load/vec4 v00000169945592f0_0;
    %assign/vec4 v0000016994559390_0, 0;
    %load/vec4 v0000016994559d90_0;
    %assign/vec4 v0000016994559110_0, 0;
    %load/vec4 v0000016994559b10_0;
    %assign/vec4 v0000016994559bb0_0, 0;
    %load/vec4 v000001699455a3d0_0;
    %assign/vec4 v0000016994559250_0, 0;
    %load/vec4 v0000016994559cf0_0;
    %assign/vec4 v000001699455a010_0, 0;
    %load/vec4 v0000016994552d30_0;
    %assign/vec4 v0000016994552a10_0, 0;
    %load/vec4 v000001699455abf0_0;
    %assign/vec4 v000001699454e690_0, 0;
    %load/vec4 v00000169945599d0_0;
    %assign/vec4 v00000169945e91d0_0, 0;
    %load/vec4 v0000016994559070_0;
    %assign/vec4 v0000016994552330_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001699457ad80;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000169945ee580_0, 0, 1;
T_13.0 ;
    %delay 5, 0;
    %load/vec4 v00000169945ee580_0;
    %inv;
    %store/vec4 v00000169945ee580_0, 0, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_000001699457ad80;
T_14 ;
    %wait E_000001699455f0d0;
    %vpi_call 2 157 "$display", "%0t\011PC=%d\011Instruction=0x%h\011Next PC=%d", $time, v00000169945ef0c0_0, v00000169945ee120_0, v00000169945ef700_0 {0 0 0};
    %jmp T_14;
    .thread T_14;
    .scope S_000001699457ad80;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000169945ec6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000169945ee800_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000169945efc00_0, 0, 8;
    %vpi_call 2 169 "$dumpfile", "instruction_decode.vcd" {0 0 0};
    %vpi_call 2 170 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001699457ad80 {0 0 0};
    %vpi_call 2 173 "$display", "Time\011PC\011Instruction\011Next PC" {0 0 0};
    %vpi_call 2 174 "$display", "-----------------------------------------" {0 0 0};
    %delay 200, 0;
    %vpi_call 2 180 "$display", "\012IF/ID Register Final State:" {0 0 0};
    %vpi_call 2 181 "$display", "PC_out: %d, Instruction: %h", v00000169945ef2a0_0, v00000169945ef3e0_0 {0 0 0};
    %vpi_call 2 182 "$display", "Control: %b, rd: %d, rs1: %d, rs2: %d", v00000169945ef8e0_0, v00000169945ee1c0_0, v00000169945ee760_0, v00000169945efd40_0 {0 0 0};
    %vpi_call 2 184 "$display", "\012ID/EX Register Final State:" {0 0 0};
    %vpi_call 2 185 "$display", "PC_out: %d, Instruction: %h", v00000169945ef020_0, v00000169945ee8a0_0 {0 0 0};
    %vpi_call 2 186 "$display", "rs1_data: %d, rs2_data: %d, rd_data: %d", v00000169945eeda0_0, v00000169945ee260_0, v00000169945ee6c0_0 {0 0 0};
    %vpi_call 2 187 "$display", "imm_value: %d", v00000169945eebc0_0 {0 0 0};
    %vpi_call 2 188 "$display", "Control signals:" {0 0 0};
    %vpi_call 2 189 "$display", "MemtoReg: %b, RegWrite: %b, Branch: %b", v00000169945ec7f0_0, v00000169945eed00_0, v00000169945ec750_0 {0 0 0};
    %vpi_call 2 190 "$display", "MemRead: %b, MemWrite: %b, ALU_Src: %b, ALU_Op: %b", v00000169945ec390_0, v00000169945eccf0_0, v00000169945ec570_0, v00000169945ed1f0_0 {0 0 0};
    %vpi_call 2 192 "$display", "rd: %d, rs1: %d, rs2: %d", v00000169945effc0_0, v00000169945ee4e0_0, v00000169945ee3a0_0 {0 0 0};
    %vpi_call 2 194 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_000001699457ad80;
T_16 ;
    %vpi_func 2 200 "$fopen" 32, "../Instructions.mem", "r" {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %vpi_call 2 201 "$display", "ERROR: Instructions.mem file not found!" {0 0 0};
    %vpi_call 2 202 "$finish" {0 0 0};
T_16.0 ;
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "insdectb.v";
    "./control.v";
    "./../Registers/ID_EX.v";
    "./../Registers/IF_ID.v";
    "./immgen.v";
    "./../Instruction_Fetch/Instruction_mem.v";
    "./../Instruction_Fetch/pc_increment.v";
    "./../Instruction_Fetch/pc.v";
    "./registers.v";
