

================================================================
== Vivado HLS Report for 'MixColumns'
================================================================
* Date:           Fri May 15 09:39:57 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mqdss_48.prj
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.200 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     624|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       -|    -|
|Register         |        -|      -|       -|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|       0|     624|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|       0|   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |select_ln302_10_fu_646_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln302_11_fu_692_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln302_12_fu_744_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln302_13_fu_790_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln302_14_fu_836_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln302_15_fu_882_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln302_1_fu_220_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln302_2_fu_266_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln302_3_fu_312_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln302_4_fu_364_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln302_5_fu_410_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln302_6_fu_456_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln302_7_fu_502_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln302_8_fu_554_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln302_9_fu_600_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln302_fu_174_p3     |  select  |      0|  0|   5|           1|           5|
    |xor_ln313_10_fu_522_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln313_11_fu_712_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln313_1_fu_148_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln313_2_fu_154_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln313_3_fu_338_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln313_4_fu_344_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln313_5_fu_528_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln313_6_fu_534_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln313_7_fu_718_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln313_8_fu_724_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln313_9_fu_332_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln313_fu_142_p2        |    xor   |      0|  0|   8|           8|           8|
    |xor_ln314_10_fu_758_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln314_11_fu_764_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln314_1_fu_188_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln314_2_fu_194_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln314_3_fu_372_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln314_4_fu_378_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln314_5_fu_384_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln314_6_fu_562_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln314_7_fu_568_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln314_8_fu_574_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln314_9_fu_752_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln314_fu_182_p2        |    xor   |      0|  0|   8|           8|           8|
    |xor_ln315_10_fu_580_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln315_11_fu_620_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln315_12_fu_798_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln315_13_fu_804_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln315_14_fu_770_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln315_15_fu_810_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln315_1_fu_234_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln315_2_fu_200_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln315_3_fu_240_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln315_4_fu_418_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln315_5_fu_424_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln315_6_fu_390_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln315_7_fu_430_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln315_8_fu_608_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln315_9_fu_614_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln315_fu_228_p2        |    xor   |      0|  0|   8|           8|           8|
    |xor_ln316_10_fu_626_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln316_11_fu_666_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln316_12_fu_844_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln316_13_fu_850_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln316_14_fu_816_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln316_15_fu_856_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln316_1_fu_280_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln316_2_fu_246_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln316_3_fu_286_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln316_4_fu_464_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln316_5_fu_470_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln316_6_fu_436_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln316_7_fu_476_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln316_8_fu_654_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln316_9_fu_660_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln316_fu_274_p2        |    xor   |      0|  0|   8|           8|           8|
    |xor_ln317_10_fu_862_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln317_11_fu_896_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln317_1_fu_292_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln317_2_fu_326_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln317_3_fu_510_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln317_4_fu_482_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln317_5_fu_516_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln317_6_fu_700_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln317_7_fu_672_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln317_8_fu_706_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln317_9_fu_890_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln317_fu_320_p2        |    xor   |      0|  0|   8|           8|           8|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 624|         560|         624|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_ready        | out |    1| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_0     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_1     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_2     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_3     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_4     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_5     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_6     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_7     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_8     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_9     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_10    | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_11    | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_12    | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_13    | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_14    | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_15    | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|state_0_0_read  |  in |    8|   ap_none  | state_0_0_read |    scalar    |
|state_0_1_read  |  in |    8|   ap_none  | state_0_1_read |    scalar    |
|state_0_2_read  |  in |    8|   ap_none  | state_0_2_read |    scalar    |
|state_0_3_read  |  in |    8|   ap_none  | state_0_3_read |    scalar    |
|state_1_0_read  |  in |    8|   ap_none  | state_1_0_read |    scalar    |
|state_1_1_read  |  in |    8|   ap_none  | state_1_1_read |    scalar    |
|state_1_2_read  |  in |    8|   ap_none  | state_1_2_read |    scalar    |
|state_1_3_read  |  in |    8|   ap_none  | state_1_3_read |    scalar    |
|state_2_0_read  |  in |    8|   ap_none  | state_2_0_read |    scalar    |
|state_2_1_read  |  in |    8|   ap_none  | state_2_1_read |    scalar    |
|state_2_2_read  |  in |    8|   ap_none  | state_2_2_read |    scalar    |
|state_2_3_read  |  in |    8|   ap_none  | state_2_3_read |    scalar    |
|state_3_0_read  |  in |    8|   ap_none  | state_3_0_read |    scalar    |
|state_3_1_read  |  in |    8|   ap_none  | state_3_1_read |    scalar    |
|state_3_2_read  |  in |    8|   ap_none  | state_3_2_read |    scalar    |
|state_3_3_read  |  in |    8|   ap_none  | state_3_3_read |    scalar    |
+----------------+-----+-----+------------+----------------+--------------+

