module NegFF(D, Clk, Q);
	input D, Clk;
	output reg Q;
	
	always_ff @(negedge clk, posedge reset)
    if      (reset) Q <= 4'b0;
    else if (en)    Q <= D;
endmodule
