{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1658994534947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658994534947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 28 02:48:54 2022 " "Processing started: Thu Jul 28 02:48:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658994534947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1658994534947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rzfpga_pc -c rzfpga_pc " "Command: quartus_sta rzfpga_pc -c rzfpga_pc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1658994534947 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1658994535003 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1658994535113 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1658994535113 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1658994535141 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1658994535141 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "rzfpga_pc.sdc " "Synopsys Design Constraints File file not found: 'rzfpga_pc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1658994535258 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1658994535258 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk50 clk50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk50 clk50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1658994535259 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1658994535259 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 180.00 -duty_cycle 50.00 -name \{seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 180.00 -duty_cycle 50.00 -name \{seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1658994535259 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1658994535259 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1658994535260 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter\[23\] counter\[23\] " "create_clock -period 1.000 -name counter\[23\] counter\[23\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1658994535260 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ram_manager:ram_manager_inst\|rdreq_buffer ram_manager:ram_manager_inst\|rdreq_buffer " "create_clock -period 1.000 -name ram_manager:ram_manager_inst\|rdreq_buffer ram_manager:ram_manager_inst\|rdreq_buffer" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1658994535260 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1658994535260 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1658994535263 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1658994535263 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1658994535264 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1658994535271 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1658994535303 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1658994535303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.558 " "Worst-case setup slack is -16.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.558            -624.607 counter\[23\]  " "  -16.558            -624.607 counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.070            -291.953 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -16.070            -291.953 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.999             -79.929 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.999             -79.929 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.459              -1.459 clk50  " "   -1.459              -1.459 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1658994535304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.340               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.452               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 clk50  " "    0.465               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.761               0.000 counter\[23\]  " "    0.761               0.000 counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1658994535309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.943 " "Worst-case recovery slack is 6.943" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.943               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.943               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1658994535311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.292 " "Worst-case removal slack is 1.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.292               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.292               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1658994535314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -114.828 counter\[23\]  " "   -3.201            -114.828 counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 ram_manager:ram_manager_inst\|rdreq_buffer  " "   -1.487              -1.487 ram_manager:ram_manager_inst\|rdreq_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.703               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.703               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.783               0.000 clk50  " "    9.783               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.718               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 4999.718               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1658994535315 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1658994535406 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1658994535421 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1658994535612 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1658994535665 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1658994535675 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1658994535675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.518 " "Worst-case setup slack is -15.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.518            -585.721 counter\[23\]  " "  -15.518            -585.721 counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.864            -241.948 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -14.864            -241.948 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.511             -66.243 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.511             -66.243 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.333              -1.333 clk50  " "   -1.333              -1.333 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1658994535678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.236 " "Worst-case hold slack is 0.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.236               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.400               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 clk50  " "    0.417               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.709               0.000 counter\[23\]  " "    0.709               0.000 counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1658994535683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.132 " "Worst-case recovery slack is 7.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.132               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.132               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1658994535688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.185 " "Worst-case removal slack is 1.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.185               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.185               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1658994535692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -114.828 counter\[23\]  " "   -3.201            -114.828 counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 ram_manager:ram_manager_inst\|rdreq_buffer  " "   -1.487              -1.487 ram_manager:ram_manager_inst\|rdreq_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.680               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.680               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.774               0.000 clk50  " "    9.774               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.715               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 4999.715               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1658994535695 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1658994535805 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1658994535889 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1658994535893 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1658994535893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.544 " "Worst-case setup slack is -6.544" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.544            -234.641 counter\[23\]  " "   -6.544            -234.641 counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.357             -94.856 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -6.357             -94.856 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.940             -24.413 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.940             -24.413 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.423              -0.423 clk50  " "   -0.423              -0.423 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1658994535897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.124 " "Worst-case hold slack is 0.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.124               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 clk50  " "    0.193               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 counter\[23\]  " "    0.303               0.000 counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1658994535903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.587 " "Worst-case recovery slack is 8.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.587               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    8.587               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1658994535907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.548 " "Worst-case removal slack is 0.548" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.548               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.548               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1658994535912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -68.000 counter\[23\]  " "   -1.000             -68.000 counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 ram_manager:ram_manager_inst\|rdreq_buffer  " "   -1.000              -1.000 ram_manager:ram_manager_inst\|rdreq_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.730               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.730               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.435               0.000 clk50  " "    9.435               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.798               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 4999.798               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658994535918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1658994535918 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1658994536321 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1658994536322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658994536400 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 28 02:48:56 2022 " "Processing ended: Thu Jul 28 02:48:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658994536400 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658994536400 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658994536400 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1658994536400 ""}
