// Seed: 435250360
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  supply1 id_4;
  assign module_1.id_9 = 0;
  wire id_5;
  integer id_6 = ~id_4;
  wire id_7, id_8, id_9, id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_10;
  genvar id_11;
  for (id_12 = "" == -1; id_7; id_7 = -1) begin : LABEL_0
    begin : LABEL_0
      assign id_9 = 1;
    end
  end
  module_0 modCall_1 (
      id_11,
      id_11,
      id_9
  );
endmodule
