Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Nov  8 15:06:53 2016
| Host         : zhang-01.ece.cornell.edu running 64-bit CentOS release 6.8 (Final)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_wrapper_timing_summary_routed.rpt -rpx top_wrapper_timing_summary_routed.rpx
| Design       : top_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 17 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.232        0.000                      0                74688        0.020        0.000                      0                74521        2.083        0.000                       0                 31319  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
clk_fpga_0                           {0.000 5.000}        10.000          100.000         
clk_fpga_1                           {0.000 3.500}        7.000           142.857         
clk_fpga_2                           {0.000 5.000}        10.000          100.000         
clk_fpga_3                           {0.000 3.000}        6.000           166.667         
hdmi_clk                             {0.000 3.367}        6.734           148.500         
system_top_i/clk_wiz_2/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_150mhz                         {0.000 3.333}        6.667           150.000         
  clk_75mhz                          {0.000 6.667}        13.333          75.000          
  clk_mmcm0_feedback                 {0.000 5.000}        10.000          100.000         
video_clk_pin                        {0.000 3.367}        6.734           148.500         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                             7.845        0.000                       0                     1  
clk_fpga_1                                 0.232        0.000                      0                33481        0.031        0.000                      0                33372        2.250        0.000                       0                 13255  
hdmi_clk                                   1.978        0.000                      0                  111        0.120        0.000                      0                   95        2.387        0.000                       0                   110  
system_top_i/clk_wiz_2/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_150mhz                               0.241        0.000                      0                30373        0.020        0.000                      0                30361        2.083        0.000                       0                 13170  
  clk_75mhz                                2.100        0.000                      0                 4376        0.068        0.000                      0                 4376        5.687        0.000                       0                  2376  
  clk_mmcm0_feedback                                                                                                                                                                   7.845        0.000                       0                     3  
video_clk_pin                              0.277        0.000                      0                 4567        0.021        0.000                      0                 4537        2.387        0.000                       0                  2403  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_150mhz         clk_150mhz               3.668        0.000                      0                  509        0.310        0.000                      0                  509  
**async_default**  clk_fpga_1         clk_fpga_1               1.455        0.000                      0                 1271        0.089        0.000                      0                 1271  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y30  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.665ns  (logic 2.617ns (39.265%)  route 4.048ns (60.735%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 9.786 - 7.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.779     3.073    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X96Y86         FDRE                                         r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y86         FDRE (Prop_fdre_C_Q)         0.478     3.551 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[7]/Q
                         net (fo=7, routed)           0.819     4.370    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[7]
    SLICE_X96Y85         LUT4 (Prop_lut4_I0_O)        0.301     4.671 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_9/O
                         net (fo=1, routed)           0.493     5.164    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_9_n_0
    SLICE_X96Y85         LUT5 (Prop_lut5_I4_O)        0.124     5.288 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_6/O
                         net (fo=7, routed)           0.327     5.615    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_6_n_0
    SLICE_X94Y85         LUT3 (Prop_lut3_I2_O)        0.124     5.739 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2/O
                         net (fo=23, routed)          0.365     6.104    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2_n_0
    SLICE_X96Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.228 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_28/O
                         net (fo=1, routed)           0.582     6.810    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_28_n_0
    SLICE_X94Y86         LUT2 (Prop_lut2_I0_O)        0.124     6.934 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_17/O
                         net (fo=1, routed)           0.000     6.934    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_17_n_0
    SLICE_X94Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.467 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.467    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]_i_8_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.624 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]_i_4/CO[1]
                         net (fo=5, routed)           0.628     8.252    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2
    SLICE_X95Y88         LUT3 (Prop_lut3_I1_O)        0.326     8.578 f  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_4/O
                         net (fo=22, routed)          0.834     9.412    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_4_n_0
    SLICE_X97Y91         LUT4 (Prop_lut4_I0_O)        0.326     9.738 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[12]_i_1/O
                         net (fo=1, routed)           0.000     9.738    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[12]_i_1_n_0
    SLICE_X97Y91         FDRE                                         r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.607     9.786    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X97Y91         FDRE                                         r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[12]/C
                         clock pessimism              0.266    10.052    
                         clock uncertainty           -0.111     9.941    
    SLICE_X97Y91         FDRE (Setup_fdre_C_D)        0.029     9.970    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[12]
  -------------------------------------------------------------------
                         required time                          9.970    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.659ns  (logic 2.611ns (39.210%)  route 4.048ns (60.790%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 9.786 - 7.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.779     3.073    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X96Y86         FDRE                                         r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y86         FDRE (Prop_fdre_C_Q)         0.478     3.551 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[7]/Q
                         net (fo=7, routed)           0.819     4.370    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[7]
    SLICE_X96Y85         LUT4 (Prop_lut4_I0_O)        0.301     4.671 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_9/O
                         net (fo=1, routed)           0.493     5.164    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_9_n_0
    SLICE_X96Y85         LUT5 (Prop_lut5_I4_O)        0.124     5.288 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_6/O
                         net (fo=7, routed)           0.327     5.615    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_6_n_0
    SLICE_X94Y85         LUT3 (Prop_lut3_I2_O)        0.124     5.739 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2/O
                         net (fo=23, routed)          0.365     6.104    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2_n_0
    SLICE_X96Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.228 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_28/O
                         net (fo=1, routed)           0.582     6.810    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_28_n_0
    SLICE_X94Y86         LUT2 (Prop_lut2_I0_O)        0.124     6.934 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_17/O
                         net (fo=1, routed)           0.000     6.934    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_17_n_0
    SLICE_X94Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.467 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.467    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]_i_8_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.624 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]_i_4/CO[1]
                         net (fo=5, routed)           0.628     8.252    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2
    SLICE_X95Y88         LUT3 (Prop_lut3_I1_O)        0.326     8.578 f  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_4/O
                         net (fo=22, routed)          0.834     9.412    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_4_n_0
    SLICE_X97Y91         LUT4 (Prop_lut4_I0_O)        0.320     9.732 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[20]_i_1/O
                         net (fo=1, routed)           0.000     9.732    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[20]_i_1_n_0
    SLICE_X97Y91         FDRE                                         r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.607     9.786    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X97Y91         FDRE                                         r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[20]/C
                         clock pessimism              0.266    10.052    
                         clock uncertainty           -0.111     9.941    
    SLICE_X97Y91         FDRE (Setup_fdre_C_D)        0.075    10.016    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[20]
  -------------------------------------------------------------------
                         required time                         10.016    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 3.308ns (50.201%)  route 3.282ns (49.799%))
  Logic Levels:           14  (CARRY4=9 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 9.786 - 7.000 ) 
    Source Clock Delay      (SCD):    3.077ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.783     3.077    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X96Y91         FDRE                                         r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y91         FDRE (Prop_fdre_C_Q)         0.518     3.595 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[2]/Q
                         net (fo=8, routed)           0.832     4.427    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[2]
    SLICE_X96Y90         LUT4 (Prop_lut4_I2_O)        0.124     4.551 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[13]_i_18/O
                         net (fo=1, routed)           0.000     4.551    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[13]_i_18_n_0
    SLICE_X96Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.084 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.084    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[13]_i_9_n_0
    SLICE_X96Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.201 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.201    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[13]_i_4_n_0
    SLICE_X96Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.318 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[13]_i_2/CO[3]
                         net (fo=31, routed)          0.934     6.253    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/CO[0]
    SLICE_X95Y90         LUT3 (Prop_lut3_I2_O)        0.124     6.377 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[3]_i_5/O
                         net (fo=1, routed)           0.000     6.377    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[3]_i_5_n_0
    SLICE_X95Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.927 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.927    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[3]_i_2_n_0
    SLICE_X95Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.041    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[7]_i_2_n_0
    SLICE_X95Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.155 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.155    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[11]_i_2_n_0
    SLICE_X95Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.269 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.269    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15]_i_2_n_0
    SLICE_X95Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.383    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[19]_i_2_n_0
    SLICE_X95Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.605 f  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[22]_i_4/O[0]
                         net (fo=1, routed)           0.461     8.065    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[20]
    SLICE_X98Y94         LUT4 (Prop_lut4_I3_O)        0.299     8.364 f  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[20]_i_1__0/O
                         net (fo=2, routed)           0.479     8.843    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[20]_i_1__0_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.967 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_4/O
                         net (fo=1, routed)           0.575     9.543    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_realign_btt_reg_reg[21]
    SLICE_X97Y92         LUT6 (Prop_lut6_I2_O)        0.124     9.667 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000     9.667    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_1
    SLICE_X97Y92         FDRE                                         r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.607     9.786    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X97Y92         FDRE                                         r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.266    10.052    
                         clock uncertainty           -0.111     9.941    
    SLICE_X97Y92         FDRE (Setup_fdre_C_D)        0.031     9.972    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                          9.972    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 2.617ns (39.991%)  route 3.927ns (60.009%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 9.783 - 7.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.779     3.073    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X96Y86         FDRE                                         r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y86         FDRE (Prop_fdre_C_Q)         0.478     3.551 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[7]/Q
                         net (fo=7, routed)           0.819     4.370    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[7]
    SLICE_X96Y85         LUT4 (Prop_lut4_I0_O)        0.301     4.671 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_9/O
                         net (fo=1, routed)           0.493     5.164    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_9_n_0
    SLICE_X96Y85         LUT5 (Prop_lut5_I4_O)        0.124     5.288 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_6/O
                         net (fo=7, routed)           0.327     5.615    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_6_n_0
    SLICE_X94Y85         LUT3 (Prop_lut3_I2_O)        0.124     5.739 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2/O
                         net (fo=23, routed)          0.365     6.104    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2_n_0
    SLICE_X96Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.228 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_28/O
                         net (fo=1, routed)           0.582     6.810    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_28_n_0
    SLICE_X94Y86         LUT2 (Prop_lut2_I0_O)        0.124     6.934 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_17/O
                         net (fo=1, routed)           0.000     6.934    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_17_n_0
    SLICE_X94Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.467 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.467    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]_i_8_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.624 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]_i_4/CO[1]
                         net (fo=5, routed)           0.628     8.252    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2
    SLICE_X95Y88         LUT3 (Prop_lut3_I1_O)        0.326     8.578 f  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_4/O
                         net (fo=22, routed)          0.713     9.291    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_4_n_0
    SLICE_X97Y87         LUT4 (Prop_lut4_I0_O)        0.326     9.617 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[10]_i_1/O
                         net (fo=1, routed)           0.000     9.617    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[10]_i_1_n_0
    SLICE_X97Y87         FDRE                                         r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.604     9.783    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X97Y87         FDRE                                         r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[10]/C
                         clock pessimism              0.266    10.049    
                         clock uncertainty           -0.111     9.938    
    SLICE_X97Y87         FDRE (Setup_fdre_C_D)        0.029     9.967    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[10]
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -9.617    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.546ns  (logic 2.617ns (39.976%)  route 3.929ns (60.024%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 9.786 - 7.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.779     3.073    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X96Y86         FDRE                                         r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y86         FDRE (Prop_fdre_C_Q)         0.478     3.551 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[7]/Q
                         net (fo=7, routed)           0.819     4.370    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[7]
    SLICE_X96Y85         LUT4 (Prop_lut4_I0_O)        0.301     4.671 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_9/O
                         net (fo=1, routed)           0.493     5.164    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_9_n_0
    SLICE_X96Y85         LUT5 (Prop_lut5_I4_O)        0.124     5.288 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_6/O
                         net (fo=7, routed)           0.327     5.615    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_6_n_0
    SLICE_X94Y85         LUT3 (Prop_lut3_I2_O)        0.124     5.739 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2/O
                         net (fo=23, routed)          0.365     6.104    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2_n_0
    SLICE_X96Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.228 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_28/O
                         net (fo=1, routed)           0.582     6.810    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_28_n_0
    SLICE_X94Y86         LUT2 (Prop_lut2_I0_O)        0.124     6.934 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_17/O
                         net (fo=1, routed)           0.000     6.934    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_17_n_0
    SLICE_X94Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.467 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.467    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]_i_8_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.624 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]_i_4/CO[1]
                         net (fo=5, routed)           0.628     8.252    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2
    SLICE_X95Y88         LUT3 (Prop_lut3_I1_O)        0.326     8.578 f  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_4/O
                         net (fo=22, routed)          0.715     9.293    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_4_n_0
    SLICE_X97Y92         LUT4 (Prop_lut4_I0_O)        0.326     9.619 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[11]_i_1/O
                         net (fo=1, routed)           0.000     9.619    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[11]_i_1_n_0
    SLICE_X97Y92         FDRE                                         r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.607     9.786    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X97Y92         FDRE                                         r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[11]/C
                         clock pessimism              0.266    10.052    
                         clock uncertainty           -0.111     9.941    
    SLICE_X97Y92         FDRE (Setup_fdre_C_D)        0.032     9.973    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[11]
  -------------------------------------------------------------------
                         required time                          9.973    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 2.321ns (37.242%)  route 3.911ns (62.758%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 9.784 - 7.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.779     3.073    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X96Y86         FDRE                                         r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y86         FDRE (Prop_fdre_C_Q)         0.478     3.551 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[7]/Q
                         net (fo=7, routed)           0.819     4.370    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[7]
    SLICE_X96Y85         LUT4 (Prop_lut4_I0_O)        0.301     4.671 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_9/O
                         net (fo=1, routed)           0.493     5.164    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_9_n_0
    SLICE_X96Y85         LUT5 (Prop_lut5_I4_O)        0.124     5.288 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_6/O
                         net (fo=7, routed)           0.327     5.615    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_6_n_0
    SLICE_X94Y85         LUT3 (Prop_lut3_I2_O)        0.124     5.739 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2/O
                         net (fo=23, routed)          0.365     6.104    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2_n_0
    SLICE_X96Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.228 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_28/O
                         net (fo=1, routed)           0.582     6.810    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_28_n_0
    SLICE_X94Y86         LUT2 (Prop_lut2_I0_O)        0.124     6.934 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_17/O
                         net (fo=1, routed)           0.000     6.934    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_17_n_0
    SLICE_X94Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.467 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.467    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]_i_8_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.624 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]_i_4/CO[1]
                         net (fo=5, routed)           0.700     8.325    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2
    SLICE_X96Y88         LUT4 (Prop_lut4_I3_O)        0.356     8.681 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_i_1/O
                         net (fo=1, routed)           0.624     9.305    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg0
    SLICE_X100Y88        FDRE                                         r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.605     9.784    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X100Y88        FDRE                                         r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_reg/C
                         clock pessimism              0.229    10.013    
                         clock uncertainty           -0.111     9.902    
    SLICE_X100Y88        FDRE (Setup_fdre_C_D)       -0.234     9.668    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_reg
  -------------------------------------------------------------------
                         required time                          9.668    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 2.617ns (40.144%)  route 3.902ns (59.856%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 9.785 - 7.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.779     3.073    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X96Y86         FDRE                                         r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y86         FDRE (Prop_fdre_C_Q)         0.478     3.551 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[7]/Q
                         net (fo=7, routed)           0.819     4.370    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[7]
    SLICE_X96Y85         LUT4 (Prop_lut4_I0_O)        0.301     4.671 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_9/O
                         net (fo=1, routed)           0.493     5.164    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_9_n_0
    SLICE_X96Y85         LUT5 (Prop_lut5_I4_O)        0.124     5.288 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_6/O
                         net (fo=7, routed)           0.327     5.615    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_6_n_0
    SLICE_X94Y85         LUT3 (Prop_lut3_I2_O)        0.124     5.739 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2/O
                         net (fo=23, routed)          0.365     6.104    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2_n_0
    SLICE_X96Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.228 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_28/O
                         net (fo=1, routed)           0.582     6.810    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_28_n_0
    SLICE_X94Y86         LUT2 (Prop_lut2_I0_O)        0.124     6.934 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_17/O
                         net (fo=1, routed)           0.000     6.934    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_17_n_0
    SLICE_X94Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.467 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.467    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]_i_8_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.624 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]_i_4/CO[1]
                         net (fo=5, routed)           0.628     8.252    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2
    SLICE_X95Y88         LUT3 (Prop_lut3_I1_O)        0.326     8.578 f  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_4/O
                         net (fo=22, routed)          0.688     9.266    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_4_n_0
    SLICE_X95Y89         LUT4 (Prop_lut4_I0_O)        0.326     9.592 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1/O
                         net (fo=1, routed)           0.000     9.592    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1_n_0
    SLICE_X95Y89         FDRE                                         r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.606     9.785    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X95Y89         FDRE                                         r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[15]/C
                         clock pessimism              0.266    10.051    
                         clock uncertainty           -0.111     9.940    
    SLICE_X95Y89         FDRE (Setup_fdre_C_D)        0.031     9.971    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[15]
  -------------------------------------------------------------------
                         required time                          9.971    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 2.611ns (39.936%)  route 3.927ns (60.064%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 9.783 - 7.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.779     3.073    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X96Y86         FDRE                                         r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y86         FDRE (Prop_fdre_C_Q)         0.478     3.551 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[7]/Q
                         net (fo=7, routed)           0.819     4.370    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[7]
    SLICE_X96Y85         LUT4 (Prop_lut4_I0_O)        0.301     4.671 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_9/O
                         net (fo=1, routed)           0.493     5.164    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_9_n_0
    SLICE_X96Y85         LUT5 (Prop_lut5_I4_O)        0.124     5.288 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_6/O
                         net (fo=7, routed)           0.327     5.615    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_6_n_0
    SLICE_X94Y85         LUT3 (Prop_lut3_I2_O)        0.124     5.739 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2/O
                         net (fo=23, routed)          0.365     6.104    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2_n_0
    SLICE_X96Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.228 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_28/O
                         net (fo=1, routed)           0.582     6.810    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_28_n_0
    SLICE_X94Y86         LUT2 (Prop_lut2_I0_O)        0.124     6.934 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_17/O
                         net (fo=1, routed)           0.000     6.934    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_17_n_0
    SLICE_X94Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.467 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.467    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]_i_8_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.624 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]_i_4/CO[1]
                         net (fo=5, routed)           0.628     8.252    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2
    SLICE_X95Y88         LUT3 (Prop_lut3_I1_O)        0.326     8.578 f  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_4/O
                         net (fo=22, routed)          0.713     9.291    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_4_n_0
    SLICE_X97Y87         LUT4 (Prop_lut4_I0_O)        0.320     9.611 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[21]_i_1/O
                         net (fo=1, routed)           0.000     9.611    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[21]_i_1_n_0
    SLICE_X97Y87         FDRE                                         r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.604     9.783    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X97Y87         FDRE                                         r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[21]/C
                         clock pessimism              0.266    10.049    
                         clock uncertainty           -0.111     9.938    
    SLICE_X97Y87         FDRE (Setup_fdre_C_D)        0.075    10.013    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[21]
  -------------------------------------------------------------------
                         required time                         10.013    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.539ns  (logic 2.610ns (39.911%)  route 3.929ns (60.089%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 9.786 - 7.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.779     3.073    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X96Y86         FDRE                                         r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y86         FDRE (Prop_fdre_C_Q)         0.478     3.551 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[7]/Q
                         net (fo=7, routed)           0.819     4.370    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[7]
    SLICE_X96Y85         LUT4 (Prop_lut4_I0_O)        0.301     4.671 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_9/O
                         net (fo=1, routed)           0.493     5.164    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_9_n_0
    SLICE_X96Y85         LUT5 (Prop_lut5_I4_O)        0.124     5.288 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_6/O
                         net (fo=7, routed)           0.327     5.615    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_6_n_0
    SLICE_X94Y85         LUT3 (Prop_lut3_I2_O)        0.124     5.739 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2/O
                         net (fo=23, routed)          0.365     6.104    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2_n_0
    SLICE_X96Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.228 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_28/O
                         net (fo=1, routed)           0.582     6.810    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_28_n_0
    SLICE_X94Y86         LUT2 (Prop_lut2_I0_O)        0.124     6.934 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_17/O
                         net (fo=1, routed)           0.000     6.934    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_17_n_0
    SLICE_X94Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.467 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.467    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]_i_8_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.624 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]_i_4/CO[1]
                         net (fo=5, routed)           0.628     8.252    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2
    SLICE_X95Y88         LUT3 (Prop_lut3_I1_O)        0.326     8.578 f  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_4/O
                         net (fo=22, routed)          0.715     9.293    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_4_n_0
    SLICE_X97Y92         LUT4 (Prop_lut4_I0_O)        0.319     9.612 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[22]_i_1/O
                         net (fo=1, routed)           0.000     9.612    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[22]_i_1_n_0
    SLICE_X97Y92         FDRE                                         r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.607     9.786    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X97Y92         FDRE                                         r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[22]/C
                         clock pessimism              0.266    10.052    
                         clock uncertainty           -0.111     9.941    
    SLICE_X97Y92         FDRE (Setup_fdre_C_D)        0.075    10.016    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[22]
  -------------------------------------------------------------------
                         required time                         10.016    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 2.613ns (40.107%)  route 3.902ns (59.893%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 9.785 - 7.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.779     3.073    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X96Y86         FDRE                                         r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y86         FDRE (Prop_fdre_C_Q)         0.478     3.551 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[7]/Q
                         net (fo=7, routed)           0.819     4.370    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[7]
    SLICE_X96Y85         LUT4 (Prop_lut4_I0_O)        0.301     4.671 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_9/O
                         net (fo=1, routed)           0.493     5.164    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_9_n_0
    SLICE_X96Y85         LUT5 (Prop_lut5_I4_O)        0.124     5.288 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_6/O
                         net (fo=7, routed)           0.327     5.615    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_6_n_0
    SLICE_X94Y85         LUT3 (Prop_lut3_I2_O)        0.124     5.739 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2/O
                         net (fo=23, routed)          0.365     6.104    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2_n_0
    SLICE_X96Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.228 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_28/O
                         net (fo=1, routed)           0.582     6.810    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_28_n_0
    SLICE_X94Y86         LUT2 (Prop_lut2_I0_O)        0.124     6.934 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_17/O
                         net (fo=1, routed)           0.000     6.934    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_17_n_0
    SLICE_X94Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.467 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.467    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]_i_8_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.624 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]_i_4/CO[1]
                         net (fo=5, routed)           0.628     8.252    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2
    SLICE_X95Y88         LUT3 (Prop_lut3_I1_O)        0.326     8.578 f  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_4/O
                         net (fo=22, routed)          0.688     9.266    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_4_n_0
    SLICE_X95Y89         LUT4 (Prop_lut4_I0_O)        0.322     9.588 r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[16]_i_1/O
                         net (fo=1, routed)           0.000     9.588    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[16]_i_1_n_0
    SLICE_X95Y89         FDRE                                         r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.606     9.785    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X95Y89         FDRE                                         r  system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[16]/C
                         clock pessimism              0.266    10.051    
                         clock uncertainty           -0.111     9.940    
    SLICE_X95Y89         FDRE (Setup_fdre_C_D)        0.075    10.015    system_top_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[16]
  -------------------------------------------------------------------
                         required time                         10.015    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                  0.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.897%)  route 0.185ns (59.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.540     0.876    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X51Y73         FDRE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.128     1.004 r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[37]/Q
                         net (fo=1, routed)           0.185     1.189    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/D[37]
    SLICE_X47Y72         FDRE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.811     1.177    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/s_aclk
    SLICE_X47Y72         FDRE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[37]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X47Y72         FDRE (Hold_fdre_C_D)         0.016     1.158    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_M_AXI_GP1/m01_couplers/m01_regslice/inst/r_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/axi_interconnect_M_AXI_GP1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.536%)  route 0.205ns (52.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.630     0.966    system_top_i/axi_interconnect_M_AXI_GP1/m01_couplers/m01_regslice/inst/r_pipe/aclk
    SLICE_X52Y113        FDRE                                         r  system_top_i/axi_interconnect_M_AXI_GP1/m01_couplers/m01_regslice/inst/r_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  system_top_i/axi_interconnect_M_AXI_GP1/m01_couplers/m01_regslice/inst/r_pipe/m_payload_i_reg[6]/Q
                         net (fo=2, routed)           0.205     1.312    system_top_i/axi_interconnect_M_AXI_GP1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[38]
    SLICE_X49Y113        LUT4 (Prop_lut4_I0_O)        0.045     1.357 r  system_top_i/axi_interconnect_M_AXI_GP1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_1/O
                         net (fo=1, routed)           0.000     1.357    system_top_i/axi_interconnect_M_AXI_GP1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[9]
    SLICE_X49Y113        FDRE                                         r  system_top_i/axi_interconnect_M_AXI_GP1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.905     1.271    system_top_i/axi_interconnect_M_AXI_GP1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X49Y113        FDRE                                         r  system_top_i/axi_interconnect_M_AXI_GP1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X49Y113        FDRE (Hold_fdre_C_D)         0.092     1.324    system_top_i/axi_interconnect_M_AXI_GP1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_S_AXI_HP1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.845%)  route 0.239ns (65.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.552     0.888    system_top_i/axi_interconnect_S_AXI_HP1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X51Y94         FDRE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  system_top_i/axi_interconnect_S_AXI_HP1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[9]/Q
                         net (fo=1, routed)           0.239     1.255    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41/DIA1
    SLICE_X42Y94         RAMD32                                       r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.824     1.190    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41/WCLK
    SLICE_X42Y94         RAMD32                                       r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41/RAMA_D1/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X42Y94         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.222    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.243%)  route 0.228ns (61.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.540     0.876    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X51Y73         FDRE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141     1.017 r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/Q
                         net (fo=1, routed)           0.228     1.244    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/D[21]
    SLICE_X47Y72         FDRE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.811     1.177    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/s_aclk
    SLICE_X47Y72         FDRE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[21]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X47Y72         FDRE (Hold_fdre_C_D)         0.066     1.208    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_S_AXI_HP1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.556     0.892    system_top_i/axi_interconnect_S_AXI_HP1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X47Y94         FDRE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_top_i/axi_interconnect_S_AXI_HP1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[26]/Q
                         net (fo=1, routed)           0.056     1.088    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59/DIA0
    SLICE_X46Y94         RAMD32                                       r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.824     1.190    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59/WCLK
    SLICE_X46Y94         RAMD32                                       r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.285     0.905    
    SLICE_X46Y94         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.052    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_regslice/inst/aw_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.575     0.911    system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_regslice/inst/aw_pipe/aclk
    SLICE_X63Y85         FDRE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_regslice/inst/aw_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_regslice/inst/aw_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.056     1.107    system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/DIA0
    SLICE_X62Y85         RAMD32                                       r  system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.843     1.209    system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/WCLK
    SLICE_X62Y85         RAMD32                                       r  system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/RAMA/CLK
                         clock pessimism             -0.285     0.924    
    SLICE_X62Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.071    system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_M_AXI_GP1/m01_couplers/m01_regslice/inst/ar_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/datamover_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.832%)  route 0.204ns (59.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.625     0.961    system_top_i/axi_interconnect_M_AXI_GP1/m01_couplers/m01_regslice/inst/ar_pipe/aclk
    SLICE_X48Y123        FDRE                                         r  system_top_i/axi_interconnect_M_AXI_GP1/m01_couplers/m01_regslice/inst/ar_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  system_top_i/axi_interconnect_M_AXI_GP1/m01_couplers/m01_regslice/inst/ar_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.204     1.306    system_top_i/datamover_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_araddr[1]
    SLICE_X51Y121        FDRE                                         r  system_top_i/datamover_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.894     1.260    system_top_i/datamover_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X51Y121        FDRE                                         r  system_top_i/datamover_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[1]/C
                         clock pessimism             -0.039     1.221    
    SLICE_X51Y121        FDRE (Hold_fdre_C_D)         0.047     1.268    system_top_i/datamover_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_regslice/inst/w_pipe/skid_buffer_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.350%)  route 0.237ns (62.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.547     0.883    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X53Y66         FDRE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[59]/Q
                         net (fo=2, routed)           0.237     1.260    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_regslice/inst/w_pipe/s_axi_wdata[49]
    SLICE_X47Y67         FDRE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_regslice/inst/w_pipe/skid_buffer_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.816     1.182    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_regslice/inst/w_pipe/aclk
    SLICE_X47Y67         FDRE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_regslice/inst/w_pipe/skid_buffer_reg[49]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X47Y67         FDRE (Hold_fdre_C_D)         0.075     1.222    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_regslice/inst/w_pipe/skid_buffer_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_top_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.715%)  route 0.117ns (45.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.688     1.024    system_top_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_axi_sg_aclk
    SLICE_X91Y106        FDRE                                         r  system_top_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y106        FDRE (Prop_fdre_C_Q)         0.141     1.165 r  system_top_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=22, routed)          0.117     1.282    system_top_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/ADDRD4
    SLICE_X90Y106        RAMD64E                                      r  system_top_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.962     1.328    system_top_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/WCLK
    SLICE_X90Y106        RAMD64E                                      r  system_top_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.291     1.037    
    SLICE_X90Y106        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.237    system_top_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_top_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.715%)  route 0.117ns (45.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.688     1.024    system_top_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_axi_sg_aclk
    SLICE_X91Y106        FDRE                                         r  system_top_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y106        FDRE (Prop_fdre_C_Q)         0.141     1.165 r  system_top_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=22, routed)          0.117     1.282    system_top_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/ADDRD4
    SLICE_X90Y106        RAMD64E                                      r  system_top_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.962     1.328    system_top_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/WCLK
    SLICE_X90Y106        RAMD64E                                      r  system_top_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMB/CLK
                         clock pessimism             -0.291     1.037    
    SLICE_X90Y106        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.237    system_top_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X3Y12   system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         7.000       4.056      RAMB36_X3Y12   system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB18_X3Y28   system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         7.000       4.056      RAMB18_X3Y28   system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X3Y13   system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         7.000       4.056      RAMB36_X3Y13   system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X5Y13   system_top_i/axi_interconnect_S_AXI_HP1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         7.000       4.056      RAMB36_X5Y13   system_top_i/axi_interconnect_S_AXI_HP1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB18_X4Y25   system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         7.000       4.056      RAMB18_X4Y25   system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X58Y73   system_top_i/axi_interconnect_S_AXI_HP1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X58Y73   system_top_i/axi_interconnect_S_AXI_HP1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X58Y73   system_top_i/axi_interconnect_S_AXI_HP1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X58Y73   system_top_i/axi_interconnect_S_AXI_HP1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X58Y73   system_top_i/axi_interconnect_S_AXI_HP1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X58Y73   system_top_i/axi_interconnect_S_AXI_HP1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X58Y73   system_top_i/axi_interconnect_S_AXI_HP1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X58Y73   system_top_i/axi_interconnect_S_AXI_HP1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         3.500       2.250      SLICE_X90Y106  system_top_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         3.500       2.250      SLICE_X90Y106  system_top_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X54Y69   system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X54Y69   system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X42Y85   system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X42Y85   system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X42Y85   system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X42Y85   system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X42Y85   system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X42Y85   system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X42Y85   system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X42Y85   system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_clk
  To Clock:  hdmi_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.978ns  (required time - arrival time)
  Source:                 system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/fmc_imageon_hdmi_in_1/U0/hblank_reg/S
                            (rising edge-triggered cell FDSE clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_clk rise@6.734ns - hdmi_clk rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.945ns (22.991%)  route 3.165ns (77.009%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 11.730 - 6.734 ) 
    Source Clock Delay      (SCD):    5.469ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  hdmi_clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  hdmi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    hdmi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.616 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.852     5.469    system_top_i/fmc_imageon_hdmi_in_1/U0/clk
    ILOGIC_X0Y15         FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y15         FDRE (Prop_fdre_C_Q)         0.517     5.986 r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[4]/Q
                         net (fo=7, routed)           1.797     7.783    system_top_i/fmc_imageon_hdmi_in_1/U0/video_r[4]
    SLICE_X0Y33          LUT6 (Prop_lut6_I1_O)        0.180     7.963 r  system_top_i/fmc_imageon_hdmi_in_1/U0/debug_o[22]_i_11/O
                         net (fo=1, routed)           0.466     8.429    system_top_i/fmc_imageon_hdmi_in_1/U0/debug_o[22]_i_11_n_0
    SLICE_X0Y33          LUT5 (Prop_lut5_I2_O)        0.124     8.553 r  system_top_i/fmc_imageon_hdmi_in_1/U0/debug_o[22]_i_6/O
                         net (fo=2, routed)           0.571     9.124    system_top_i/fmc_imageon_hdmi_in_1/U0/debug_o[22]_i_6_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I4_O)        0.124     9.248 r  system_top_i/fmc_imageon_hdmi_in_1/U0/debug_o[22]_i_1/O
                         net (fo=1, routed)           0.331     9.579    system_top_i/fmc_imageon_hdmi_in_1/U0/active_video0
    SLICE_X0Y35          FDSE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/hblank_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_clk rise edge)
                                                      6.734     6.734 r  
    Y6                                                0.000     6.734 r  hdmi_clk (IN)
                         net (fo=0)                   0.000     6.734    hdmi_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.016 r  hdmi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.988    hdmi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.079 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.651    11.730    system_top_i/fmc_imageon_hdmi_in_1/U0/clk
    SLICE_X0Y35          FDSE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/hblank_reg/C
                         clock pessimism              0.386    12.116    
                         clock uncertainty           -0.035    12.081    
    SLICE_X0Y35          FDSE (Setup_fdse_C_S)       -0.524    11.557    system_top_i/fmc_imageon_hdmi_in_1/U0/hblank_reg
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  1.978    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/fmc_imageon_hdmi_in_1/U0/vblank_reg/D
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_clk rise@6.734ns - hdmi_clk rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 0.945ns (20.473%)  route 3.671ns (79.527%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 11.729 - 6.734 ) 
    Source Clock Delay      (SCD):    5.469ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  hdmi_clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  hdmi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    hdmi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.616 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.852     5.469    system_top_i/fmc_imageon_hdmi_in_1/U0/clk
    ILOGIC_X0Y16         FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y16         FDRE (Prop_fdre_C_Q)         0.517     5.986 r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[5]/Q
                         net (fo=4, routed)           2.127     8.113    system_top_i/fmc_imageon_hdmi_in_1/U0/video_r[5]
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.180     8.293 f  system_top_i/fmc_imageon_hdmi_in_1/U0/debug_o[20]_i_2/O
                         net (fo=1, routed)           0.543     8.836    system_top_i/fmc_imageon_hdmi_in_1/U0/debug_o[20]_i_2_n_0
    SLICE_X3Y34          LUT2 (Prop_lut2_I0_O)        0.124     8.960 f  system_top_i/fmc_imageon_hdmi_in_1/U0/debug_o[20]_i_1/O
                         net (fo=2, routed)           1.001     9.961    system_top_i/fmc_imageon_hdmi_in_1/U0/debug_o[20]_i_1_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124    10.085 r  system_top_i/fmc_imageon_hdmi_in_1/U0/vblank_i_1/O
                         net (fo=1, routed)           0.000    10.085    system_top_i/fmc_imageon_hdmi_in_1/U0/vblank_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/vblank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_clk rise edge)
                                                      6.734     6.734 r  
    Y6                                                0.000     6.734 r  hdmi_clk (IN)
                         net (fo=0)                   0.000     6.734    hdmi_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.016 r  hdmi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.988    hdmi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.079 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.650    11.729    system_top_i/fmc_imageon_hdmi_in_1/U0/clk
    SLICE_X1Y34          FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/vblank_reg/C
                         clock pessimism              0.386    12.115    
                         clock uncertainty           -0.035    12.080    
    SLICE_X1Y34          FDRE (Setup_fdre_C_D)        0.029    12.109    system_top_i/fmc_imageon_hdmi_in_1/U0/vblank_reg
  -------------------------------------------------------------------
                         required time                         12.109    
                         arrival time                         -10.085    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.052ns  (required time - arrival time)
  Source:                 system_top_i/fmc_imageon_hdmi_in_1/U0/hblank_reg/C
                            (rising edge-triggered cell FDSE clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/fmc_imageon_hdmi_in_1/U0/XSVI_16BIT_GEN.xsvi_hblank_o_reg/D
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_clk rise@6.734ns - hdmi_clk rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.518ns (11.616%)  route 3.941ns (88.384%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 11.774 - 6.734 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  hdmi_clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  hdmi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    hdmi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.616 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.830     5.446    system_top_i/fmc_imageon_hdmi_in_1/U0/clk
    SLICE_X0Y35          FDSE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/hblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDSE (Prop_fdse_C_Q)         0.518     5.964 r  system_top_i/fmc_imageon_hdmi_in_1/U0/hblank_reg/Q
                         net (fo=2, routed)           3.941     9.906    system_top_i/fmc_imageon_hdmi_in_1/U0/hblank
    SLICE_X109Y40        FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/XSVI_16BIT_GEN.xsvi_hblank_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_clk rise edge)
                                                      6.734     6.734 r  
    Y6                                                0.000     6.734 r  hdmi_clk (IN)
                         net (fo=0)                   0.000     6.734    hdmi_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.016 r  hdmi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.988    hdmi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.079 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.695    11.774    system_top_i/fmc_imageon_hdmi_in_1/U0/clk
    SLICE_X109Y40        FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/XSVI_16BIT_GEN.xsvi_hblank_o_reg/C
                         clock pessimism              0.286    12.060    
                         clock uncertainty           -0.035    12.025    
    SLICE_X109Y40        FDRE (Setup_fdre_C_D)       -0.067    11.958    system_top_i/fmc_imageon_hdmi_in_1/U0/XSVI_16BIT_GEN.xsvi_hblank_o_reg
  -------------------------------------------------------------------
                         required time                         11.958    
                         arrival time                          -9.906    
  -------------------------------------------------------------------
                         slack                                  2.052    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 io_hdmii_video[12]
                            (input port clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_clk rise@6.734ns - hdmi_clk rise@0.000ns)
  Data Path Delay:        8.801ns  (logic 8.801ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 11.713 - 6.734 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    U11                                               0.000     1.000 r  io_hdmii_video[12] (IN)
                         net (fo=0)                   0.000     1.000    io_hdmii_video[12]
    U11                  IBUF (Prop_ibuf_I_O)         1.484     2.484 r  io_hdmii_video_IBUF[12]_inst/O
                         net (fo=1, routed)           0.000     2.484    system_top_i/fmc_imageon_hdmi_in_1/U0/io_hdmii_video[12]
    ILOGIC_X0Y39         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      7.317     9.801 r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[12]_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     9.801    system_top_i/fmc_imageon_hdmi_in_1/U0/OPT_ZHD_N_video_r_reg[12]
    ILOGIC_X0Y39         FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_clk rise edge)
                                                      6.734     6.734 r  
    Y6                                                0.000     6.734 r  hdmi_clk (IN)
                         net (fo=0)                   0.000     6.734    hdmi_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.016 r  hdmi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.988    hdmi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.079 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.634    11.713    system_top_i/fmc_imageon_hdmi_in_1/U0/clk
    ILOGIC_X0Y39         FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[12]/C
                         clock pessimism              0.000    11.713    
                         clock uncertainty           -0.035    11.677    
    ILOGIC_X0Y39         FDRE (Setup_fdre_C_D)        0.191    11.868    system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[12]
  -------------------------------------------------------------------
                         required time                         11.868    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.074ns  (required time - arrival time)
  Source:                 io_hdmii_video[15]
                            (input port clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_clk rise@6.734ns - hdmi_clk rise@0.000ns)
  Data Path Delay:        8.794ns  (logic 8.794ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 11.713 - 6.734 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    U12                                               0.000     1.000 r  io_hdmii_video[15] (IN)
                         net (fo=0)                   0.000     1.000    io_hdmii_video[15]
    U12                  IBUF (Prop_ibuf_I_O)         1.477     2.477 r  io_hdmii_video_IBUF[15]_inst/O
                         net (fo=1, routed)           0.000     2.477    system_top_i/fmc_imageon_hdmi_in_1/U0/io_hdmii_video[15]
    ILOGIC_X0Y40         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      7.317     9.794 r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[15]_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     9.794    system_top_i/fmc_imageon_hdmi_in_1/U0/OPT_ZHD_N_video_r_reg[15]
    ILOGIC_X0Y40         FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_clk rise edge)
                                                      6.734     6.734 r  
    Y6                                                0.000     6.734 r  hdmi_clk (IN)
                         net (fo=0)                   0.000     6.734    hdmi_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.016 r  hdmi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.988    hdmi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.079 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.634    11.713    system_top_i/fmc_imageon_hdmi_in_1/U0/clk
    ILOGIC_X0Y40         FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[15]/C
                         clock pessimism              0.000    11.713    
                         clock uncertainty           -0.035    11.677    
    ILOGIC_X0Y40         FDRE (Setup_fdre_C_D)        0.191    11.868    system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[15]
  -------------------------------------------------------------------
                         required time                         11.868    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                  2.074    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 io_hdmii_video[10]
                            (input port clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_clk rise@6.734ns - hdmi_clk rise@0.000ns)
  Data Path Delay:        8.742ns  (logic 8.742ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 11.709 - 6.734 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    AB11                                              0.000     1.000 r  io_hdmii_video[10] (IN)
                         net (fo=0)                   0.000     1.000    io_hdmii_video[10]
    AB11                 IBUF (Prop_ibuf_I_O)         1.425     2.425 r  io_hdmii_video_IBUF[10]_inst/O
                         net (fo=1, routed)           0.000     2.425    system_top_i/fmc_imageon_hdmi_in_1/U0/io_hdmii_video[10]
    ILOGIC_X0Y33         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      7.317     9.742 r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[10]_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     9.742    system_top_i/fmc_imageon_hdmi_in_1/U0/OPT_ZHD_N_video_r_reg[10]
    ILOGIC_X0Y33         FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_clk rise edge)
                                                      6.734     6.734 r  
    Y6                                                0.000     6.734 r  hdmi_clk (IN)
                         net (fo=0)                   0.000     6.734    hdmi_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.016 r  hdmi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.988    hdmi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.079 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.630    11.709    system_top_i/fmc_imageon_hdmi_in_1/U0/clk
    ILOGIC_X0Y33         FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[10]/C
                         clock pessimism              0.000    11.709    
                         clock uncertainty           -0.035    11.673    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)        0.191    11.864    system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[10]
  -------------------------------------------------------------------
                         required time                         11.864    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.127ns  (required time - arrival time)
  Source:                 io_hdmii_video[13]
                            (input port clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_clk rise@6.734ns - hdmi_clk rise@0.000ns)
  Data Path Delay:        8.738ns  (logic 8.738ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 11.709 - 6.734 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    AA11                                              0.000     1.000 r  io_hdmii_video[13] (IN)
                         net (fo=0)                   0.000     1.000    io_hdmii_video[13]
    AA11                 IBUF (Prop_ibuf_I_O)         1.421     2.421 r  io_hdmii_video_IBUF[13]_inst/O
                         net (fo=1, routed)           0.000     2.421    system_top_i/fmc_imageon_hdmi_in_1/U0/io_hdmii_video[13]
    ILOGIC_X0Y34         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      7.317     9.738 r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[13]_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     9.738    system_top_i/fmc_imageon_hdmi_in_1/U0/OPT_ZHD_N_video_r_reg[13]
    ILOGIC_X0Y34         FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_clk rise edge)
                                                      6.734     6.734 r  
    Y6                                                0.000     6.734 r  hdmi_clk (IN)
                         net (fo=0)                   0.000     6.734    hdmi_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.016 r  hdmi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.988    hdmi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.079 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.630    11.709    system_top_i/fmc_imageon_hdmi_in_1/U0/clk
    ILOGIC_X0Y34         FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[13]/C
                         clock pessimism              0.000    11.709    
                         clock uncertainty           -0.035    11.673    
    ILOGIC_X0Y34         FDRE (Setup_fdre_C_D)        0.191    11.864    system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[13]
  -------------------------------------------------------------------
                         required time                         11.864    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  2.127    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 io_hdmii_video[3]
                            (input port clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_clk rise@6.734ns - hdmi_clk rise@0.000ns)
  Data Path Delay:        8.724ns  (logic 8.724ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 11.705 - 6.734 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    Y11                                               0.000     1.000 r  io_hdmii_video[3] (IN)
                         net (fo=0)                   0.000     1.000    io_hdmii_video[3]
    Y11                  IBUF (Prop_ibuf_I_O)         1.407     2.407 r  io_hdmii_video_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     2.407    system_top_i/fmc_imageon_hdmi_in_1/U0/io_hdmii_video[3]
    ILOGIC_X0Y30         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      7.317     9.724 r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[3]_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     9.724    system_top_i/fmc_imageon_hdmi_in_1/U0/OPT_ZHD_N_video_r_reg[3]
    ILOGIC_X0Y30         FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_clk rise edge)
                                                      6.734     6.734 r  
    Y6                                                0.000     6.734 r  hdmi_clk (IN)
                         net (fo=0)                   0.000     6.734    hdmi_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.016 r  hdmi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.988    hdmi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.079 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.626    11.705    system_top_i/fmc_imageon_hdmi_in_1/U0/clk
    ILOGIC_X0Y30         FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[3]/C
                         clock pessimism              0.000    11.705    
                         clock uncertainty           -0.035    11.669    
    ILOGIC_X0Y30         FDRE (Setup_fdre_C_D)        0.191    11.860    system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[3]
  -------------------------------------------------------------------
                         required time                         11.860    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.143ns  (required time - arrival time)
  Source:                 io_hdmii_video[7]
                            (input port clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_clk rise@6.734ns - hdmi_clk rise@0.000ns)
  Data Path Delay:        8.720ns  (logic 8.720ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 11.708 - 6.734 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    AB10                                              0.000     1.000 r  io_hdmii_video[7] (IN)
                         net (fo=0)                   0.000     1.000    io_hdmii_video[7]
    AB10                 IBUF (Prop_ibuf_I_O)         1.403     2.403 r  io_hdmii_video_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000     2.403    system_top_i/fmc_imageon_hdmi_in_1/U0/io_hdmii_video[7]
    ILOGIC_X0Y32         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      7.317     9.720 r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[7]_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     9.720    system_top_i/fmc_imageon_hdmi_in_1/U0/OPT_ZHD_N_video_r_reg[7]
    ILOGIC_X0Y32         FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_clk rise edge)
                                                      6.734     6.734 r  
    Y6                                                0.000     6.734 r  hdmi_clk (IN)
                         net (fo=0)                   0.000     6.734    hdmi_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.016 r  hdmi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.988    hdmi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.079 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.629    11.708    system_top_i/fmc_imageon_hdmi_in_1/U0/clk
    ILOGIC_X0Y32         FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[7]/C
                         clock pessimism              0.000    11.708    
                         clock uncertainty           -0.035    11.672    
    ILOGIC_X0Y32         FDRE (Setup_fdre_C_D)        0.191    11.863    system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[7]
  -------------------------------------------------------------------
                         required time                         11.863    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.143ns  (required time - arrival time)
  Source:                 io_hdmii_video[2]
                            (input port clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_clk rise@6.734ns - hdmi_clk rise@0.000ns)
  Data Path Delay:        8.717ns  (logic 8.717ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 11.705 - 6.734 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    Y10                                               0.000     1.000 r  io_hdmii_video[2] (IN)
                         net (fo=0)                   0.000     1.000    io_hdmii_video[2]
    Y10                  IBUF (Prop_ibuf_I_O)         1.400     2.400 r  io_hdmii_video_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     2.400    system_top_i/fmc_imageon_hdmi_in_1/U0/io_hdmii_video[2]
    ILOGIC_X0Y29         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      7.317     9.717 r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[2]_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     9.717    system_top_i/fmc_imageon_hdmi_in_1/U0/OPT_ZHD_N_video_r_reg[2]
    ILOGIC_X0Y29         FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_clk rise edge)
                                                      6.734     6.734 r  
    Y6                                                0.000     6.734 r  hdmi_clk (IN)
                         net (fo=0)                   0.000     6.734    hdmi_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.016 r  hdmi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.988    hdmi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.079 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.626    11.705    system_top_i/fmc_imageon_hdmi_in_1/U0/clk
    ILOGIC_X0Y29         FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[2]/C
                         clock pessimism              0.000    11.705    
                         clock uncertainty           -0.035    11.669    
    ILOGIC_X0Y29         FDRE (Setup_fdre_C_D)        0.191    11.860    system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[2]
  -------------------------------------------------------------------
                         required time                         11.860    
                         arrival time                          -9.717    
  -------------------------------------------------------------------
                         slack                                  2.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 system_top_i/fmc_imageon_hdmi_in_1/U0/sav_va_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/fmc_imageon_hdmi_in_1/U0/sav_va_d3_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_clk rise@0.000ns - hdmi_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  hdmi_clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  hdmi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    hdmi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.110 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.619     1.729    system_top_i/fmc_imageon_hdmi_in_1/U0/clk
    SLICE_X1Y35          FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/sav_va_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.870 r  system_top_i/fmc_imageon_hdmi_in_1/U0/sav_va_d1_reg/Q
                         net (fo=1, routed)           0.110     1.980    system_top_i/fmc_imageon_hdmi_in_1/U0/sav_va_d1
    SLICE_X0Y34          SRL16E                                       r  system_top_i/fmc_imageon_hdmi_in_1/U0/sav_va_d3_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  hdmi_clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  hdmi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    hdmi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.497 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.887     2.384    system_top_i/fmc_imageon_hdmi_in_1/U0/clk
    SLICE_X0Y34          SRL16E                                       r  system_top_i/fmc_imageon_hdmi_in_1/U0/sav_va_d3_reg_srl2/CLK
                         clock pessimism             -0.641     1.743    
    SLICE_X0Y34          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.860    system_top_i/fmc_imageon_hdmi_in_1/U0/sav_va_d3_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_top_i/fmc_imageon_hdmi_in_1/U0/video_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/fmc_imageon_hdmi_in_1/U0/video_d2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_clk rise@0.000ns - hdmi_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  hdmi_clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  hdmi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    hdmi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.110 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.617     1.727    system_top_i/fmc_imageon_hdmi_in_1/U0/clk
    SLICE_X1Y32          FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.868 r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_d1_reg[9]/Q
                         net (fo=2, routed)           0.056     1.924    system_top_i/fmc_imageon_hdmi_in_1/U0/video_d1[9]
    SLICE_X1Y32          FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_d2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  hdmi_clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  hdmi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    hdmi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.497 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.885     2.382    system_top_i/fmc_imageon_hdmi_in_1/U0/clk
    SLICE_X1Y32          FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_d2_reg[9]/C
                         clock pessimism             -0.655     1.727    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.076     1.803    system_top_i/fmc_imageon_hdmi_in_1/U0/video_d2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_top_i/fmc_imageon_hdmi_in_1/U0/sav_vb_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/fmc_imageon_hdmi_in_1/U0/sav_vb_d3_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_clk rise@0.000ns - hdmi_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  hdmi_clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  hdmi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    hdmi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.110 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.619     1.729    system_top_i/fmc_imageon_hdmi_in_1/U0/clk
    SLICE_X1Y35          FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/sav_vb_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.870 r  system_top_i/fmc_imageon_hdmi_in_1/U0/sav_vb_d1_reg/Q
                         net (fo=1, routed)           0.110     1.980    system_top_i/fmc_imageon_hdmi_in_1/U0/sav_vb_d1
    SLICE_X0Y34          SRL16E                                       r  system_top_i/fmc_imageon_hdmi_in_1/U0/sav_vb_d3_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  hdmi_clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  hdmi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    hdmi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.497 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.887     2.384    system_top_i/fmc_imageon_hdmi_in_1/U0/clk
    SLICE_X0Y34          SRL16E                                       r  system_top_i/fmc_imageon_hdmi_in_1/U0/sav_vb_d3_reg_srl2/CLK
                         clock pessimism             -0.641     1.743    
    SLICE_X0Y34          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.858    system_top_i/fmc_imageon_hdmi_in_1/U0/sav_vb_d3_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 system_top_i/fmc_imageon_hdmi_in_1/U0/video_d1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/fmc_imageon_hdmi_in_1/U0/video_d2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_clk rise@0.000ns - hdmi_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  hdmi_clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  hdmi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    hdmi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.110 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.618     1.728    system_top_i/fmc_imageon_hdmi_in_1/U0/clk
    SLICE_X1Y33          FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_d1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.869 r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_d1_reg[15]/Q
                         net (fo=2, routed)           0.056     1.925    system_top_i/fmc_imageon_hdmi_in_1/U0/video_d1[15]
    SLICE_X1Y33          FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_d2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  hdmi_clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  hdmi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    hdmi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.497 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.886     2.383    system_top_i/fmc_imageon_hdmi_in_1/U0/clk
    SLICE_X1Y33          FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_d2_reg[15]/C
                         clock pessimism             -0.655     1.728    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.071     1.799    system_top_i/fmc_imageon_hdmi_in_1/U0/video_d2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 system_top_i/fmc_imageon_hdmi_in_1/U0/video_d1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/fmc_imageon_hdmi_in_1/U0/video_d2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_clk rise@0.000ns - hdmi_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  hdmi_clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  hdmi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    hdmi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.110 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.617     1.727    system_top_i/fmc_imageon_hdmi_in_1/U0/clk
    SLICE_X1Y32          FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_d1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.868 r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_d1_reg[14]/Q
                         net (fo=2, routed)           0.121     1.989    system_top_i/fmc_imageon_hdmi_in_1/U0/video_d1[14]
    SLICE_X1Y33          FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_d2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  hdmi_clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  hdmi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    hdmi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.497 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.886     2.383    system_top_i/fmc_imageon_hdmi_in_1/U0/clk
    SLICE_X1Y33          FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_d2_reg[14]/C
                         clock pessimism             -0.641     1.742    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.075     1.817    system_top_i/fmc_imageon_hdmi_in_1/U0/video_d2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 system_top_i/fmc_imageon_hdmi_in_1/U0/video_d3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/fmc_imageon_hdmi_in_1/U0/video_d4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_clk rise@0.000ns - hdmi_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.228%)  route 0.129ns (47.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  hdmi_clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  hdmi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    hdmi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.110 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.617     1.727    system_top_i/fmc_imageon_hdmi_in_1/U0/clk
    SLICE_X3Y32          FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_d3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     1.868 r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_d3_reg[2]/Q
                         net (fo=2, routed)           0.129     1.997    system_top_i/fmc_imageon_hdmi_in_1/U0/video_d3[2]
    SLICE_X4Y33          FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_d4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  hdmi_clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  hdmi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    hdmi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.497 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.885     2.382    system_top_i/fmc_imageon_hdmi_in_1/U0/clk
    SLICE_X4Y33          FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_d4_reg[2]/C
                         clock pessimism             -0.620     1.762    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.060     1.822    system_top_i/fmc_imageon_hdmi_in_1/U0/video_d4_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 system_top_i/fmc_imageon_hdmi_in_1/U0/video_d4_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/fmc_imageon_hdmi_in_1/U0/XSVI_16BIT_GEN.xsvi_video_data_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_clk rise@0.000ns - hdmi_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.256%)  route 0.108ns (39.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  hdmi_clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  hdmi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    hdmi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.110 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.618     1.728    system_top_i/fmc_imageon_hdmi_in_1/U0/clk
    SLICE_X4Y33          FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_d4_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.164     1.892 r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_d4_reg[11]/Q
                         net (fo=1, routed)           0.108     2.000    system_top_i/fmc_imageon_hdmi_in_1/U0/video_d4[11]
    SLICE_X4Y32          FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/XSVI_16BIT_GEN.xsvi_video_data_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  hdmi_clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  hdmi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    hdmi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.497 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.884     2.381    system_top_i/fmc_imageon_hdmi_in_1/U0/clk
    SLICE_X4Y32          FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/XSVI_16BIT_GEN.xsvi_video_data_o_reg[11]/C
                         clock pessimism             -0.640     1.741    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.076     1.817    system_top_i/fmc_imageon_hdmi_in_1/U0/XSVI_16BIT_GEN.xsvi_video_data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 system_top_i/fmc_imageon_hdmi_in_1/U0/video_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/fmc_imageon_hdmi_in_1/U0/video_d2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_clk rise@0.000ns - hdmi_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.960%)  route 0.110ns (40.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  hdmi_clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  hdmi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    hdmi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.110 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.618     1.728    system_top_i/fmc_imageon_hdmi_in_1/U0/clk
    SLICE_X0Y33          FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.164     1.892 r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_d1_reg[3]/Q
                         net (fo=2, routed)           0.110     2.001    system_top_i/fmc_imageon_hdmi_in_1/U0/video_d1[3]
    SLICE_X2Y32          FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  hdmi_clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  hdmi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    hdmi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.497 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.885     2.382    system_top_i/fmc_imageon_hdmi_in_1/U0/clk
    SLICE_X2Y32          FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_d2_reg[3]/C
                         clock pessimism             -0.641     1.741    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.076     1.817    system_top_i/fmc_imageon_hdmi_in_1/U0/video_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 system_top_i/fmc_imageon_hdmi_in_1/U0/video_d4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/fmc_imageon_hdmi_in_1/U0/XSVI_16BIT_GEN.xsvi_video_data_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_clk rise@0.000ns - hdmi_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  hdmi_clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  hdmi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    hdmi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.110 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.616     1.726    system_top_i/fmc_imageon_hdmi_in_1/U0/clk
    SLICE_X2Y31          FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_d4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.148     1.874 r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_d4_reg[1]/Q
                         net (fo=1, routed)           0.059     1.933    system_top_i/fmc_imageon_hdmi_in_1/U0/video_d4[1]
    SLICE_X2Y31          FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/XSVI_16BIT_GEN.xsvi_video_data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  hdmi_clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  hdmi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    hdmi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.497 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.884     2.381    system_top_i/fmc_imageon_hdmi_in_1/U0/clk
    SLICE_X2Y31          FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/XSVI_16BIT_GEN.xsvi_video_data_o_reg[1]/C
                         clock pessimism             -0.655     1.726    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.022     1.748    system_top_i/fmc_imageon_hdmi_in_1/U0/XSVI_16BIT_GEN.xsvi_video_data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 system_top_i/fmc_imageon_hdmi_in_1/U0/video_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/fmc_imageon_hdmi_in_1/U0/video_d3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_clk rise@0.000ns - hdmi_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  hdmi_clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  hdmi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    hdmi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.110 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.617     1.727    system_top_i/fmc_imageon_hdmi_in_1/U0/clk
    SLICE_X3Y32          FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     1.868 r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_d2_reg[2]/Q
                         net (fo=2, routed)           0.119     1.987    system_top_i/fmc_imageon_hdmi_in_1/U0/video_d2[2]
    SLICE_X3Y32          FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_d3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  hdmi_clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  hdmi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    hdmi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.497 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.885     2.382    system_top_i/fmc_imageon_hdmi_in_1/U0/clk
    SLICE_X3Y32          FDRE                                         r  system_top_i/fmc_imageon_hdmi_in_1/U0/video_d3_reg[2]/C
                         clock pessimism             -0.655     1.727    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.072     1.799    system_top_i/fmc_imageon_hdmi_in_1/U0/video_d3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { hdmi_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         6.734       4.579      BUFGCTRL_X0Y2  hdmi_clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFGCTRL/I1  n/a            2.155         6.734       4.579      BUFGCTRL_X0Y1  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/I1
Min Period        n/a     FDRE/C       n/a            1.474         6.734       5.260      ILOGIC_X0Y13   system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.474         6.734       5.260      ILOGIC_X0Y33   system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.474         6.734       5.260      ILOGIC_X0Y19   system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.474         6.734       5.260      ILOGIC_X0Y39   system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.474         6.734       5.260      ILOGIC_X0Y34   system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.474         6.734       5.260      ILOGIC_X0Y20   system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.474         6.734       5.260      ILOGIC_X0Y40   system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.474         6.734       5.260      ILOGIC_X0Y14   system_top_i/fmc_imageon_hdmi_in_1/U0/video_r_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         3.367       2.387      SLICE_X0Y34    system_top_i/fmc_imageon_hdmi_in_1/U0/sav_va_d3_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         3.367       2.387      SLICE_X0Y34    system_top_i/fmc_imageon_hdmi_in_1/U0/sav_vb_d3_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         3.367       2.387      SLICE_X0Y34    system_top_i/fmc_imageon_hdmi_in_1/U0/sav_va_d3_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         3.367       2.387      SLICE_X0Y34    system_top_i/fmc_imageon_hdmi_in_1/U0/sav_vb_d3_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.367       2.867      SLICE_X35Y36   system_top_i/fmc_imageon_hdmi_in_1/U0/XSVI_16BIT_GEN.xsvi_active_video_o_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.367       2.867      SLICE_X4Y33    system_top_i/fmc_imageon_hdmi_in_1/U0/XSVI_16BIT_GEN.xsvi_video_data_o_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.367       2.867      SLICE_X3Y32    system_top_i/fmc_imageon_hdmi_in_1/U0/XSVI_16BIT_GEN.xsvi_video_data_o_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.367       2.867      SLICE_X4Y33    system_top_i/fmc_imageon_hdmi_in_1/U0/XSVI_16BIT_GEN.xsvi_video_data_o_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.367       2.867      SLICE_X1Y32    system_top_i/fmc_imageon_hdmi_in_1/U0/video_d1_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.367       2.867      SLICE_X1Y32    system_top_i/fmc_imageon_hdmi_in_1/U0/video_d1_reg[4]/C
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         3.367       2.387      SLICE_X0Y34    system_top_i/fmc_imageon_hdmi_in_1/U0/sav_va_d3_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         3.367       2.387      SLICE_X0Y34    system_top_i/fmc_imageon_hdmi_in_1/U0/sav_va_d3_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         3.367       2.387      SLICE_X0Y34    system_top_i/fmc_imageon_hdmi_in_1/U0/sav_vb_d3_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         3.367       2.387      SLICE_X0Y34    system_top_i/fmc_imageon_hdmi_in_1/U0/sav_vb_d3_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C       n/a            0.500         3.367       2.867      SLICE_X4Y32    system_top_i/fmc_imageon_hdmi_in_1/U0/XSVI_16BIT_GEN.xsvi_video_data_o_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         3.367       2.867      SLICE_X4Y32    system_top_i/fmc_imageon_hdmi_in_1/U0/XSVI_16BIT_GEN.xsvi_video_data_o_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         3.367       2.867      SLICE_X4Y32    system_top_i/fmc_imageon_hdmi_in_1/U0/XSVI_16BIT_GEN.xsvi_video_data_o_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         3.367       2.867      SLICE_X4Y32    system_top_i/fmc_imageon_hdmi_in_1/U0/XSVI_16BIT_GEN.xsvi_video_data_o_reg[14]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         3.367       2.867      SLICE_X2Y31    system_top_i/fmc_imageon_hdmi_in_1/U0/XSVI_16BIT_GEN.xsvi_video_data_o_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         3.367       2.867      SLICE_X4Y32    system_top_i/fmc_imageon_hdmi_in_1/U0/XSVI_16BIT_GEN.xsvi_video_data_o_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  system_top_i/clk_wiz_2/inst/clk_in1
  To Clock:  system_top_i/clk_wiz_2/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_top_i/clk_wiz_2/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_top_i/clk_wiz_2/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_150mhz
  To Clock:  clk_150mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsavkgh3wul50pixzht4fdhh2ki5rbveef5ra0t5eiqn5crtt4fepyum05rja/C
                            (rising edge-triggered cell FDRE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsavkgh3x00fd4eg0vdd4s3mtdgv5yum35rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum35rjd4fdg1x4fea/D
                            (rising edge-triggered cell FDRE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150mhz rise@6.667ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 0.792ns (12.172%)  route 5.715ns (87.828%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.367 - 6.667 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.727     1.730    system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsfksap2abczc
    SLICE_X60Y7          FDRE                                         r  system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsavkgh3wul50pixzht4fdhh2ki5rbveef5ra0t5eiqn5crtt4fepyum05rja/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          FDRE (Prop_fdre_C_Q)         0.456     2.186 r  system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsavkgh3wul50pixzht4fdhh2ki5rbveef5ra0t5eiqn5crtt4fepyum05rja/Q
                         net (fo=128, routed)         5.715     7.901    system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsfvkgh3wul50pixzht4fdhh2ki5rbveef5ra0t5eiqn4g5tl35crtt4fepyum05rja
    SLICE_X106Y6         LUT6 (Prop_lut6_I2_O)        0.124     8.025 r  system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsivkgh3x00fd4eg0vdd4s3mtdgv5yum35rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbx2kgo5yur5crtn15cshyr4oa/O
                         net (fo=1, routed)           0.000     8.025    system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsavkgh3x00fd4eg0vdd4s3mtdgv5yum35rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbx2kgo5yur5crtn15cshyr4oprx20
    SLICE_X106Y6         MUXF7 (Prop_muxf7_I0_O)      0.212     8.237 r  system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsnvkgh3x00fd4eg0vdd4s3mtdgv5yum35rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum35rjd4fdg1x4feprd21/O
                         net (fo=1, routed)           0.000     8.237    system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsfvkgh3x00fd4eg0vdd4s3mtdgv5yum35rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum35rjd4fdg1x4feprd215dpzk
    SLICE_X106Y6         FDRE                                         r  system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsavkgh3x00fd4eg0vdd4s3mtdgv5yum35rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum35rjd4fdg1x4fea/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     6.667 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     8.237    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     4.888 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.579    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.670 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.697     8.367    system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsfksap2abczc
    SLICE_X106Y6         FDRE                                         r  system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsavkgh3x00fd4eg0vdd4s3mtdgv5yum35rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum35rjd4fdg1x4fea/C
                         clock pessimism              0.115     8.482    
                         clock uncertainty           -0.068     8.413    
    SLICE_X106Y6         FDRE (Setup_fdre_C_D)        0.064     8.477    system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsavkgh3x00fd4eg0vdd4s3mtdgv5yum35rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum35rjd4fdg1x4fea
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsavkgh3wul50pixzht4fdhh2ki5rbveef5ra0t5eiqn5crtt4fepyum05rja/C
                            (rising edge-triggered cell FDRE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsnvkgh3x00fd4eg0vdd4s3mtdgv5yum55rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum55rjd4fdg1l4fea/D
                            (rising edge-triggered cell FDRE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150mhz rise@6.667ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        6.503ns  (logic 0.792ns (12.180%)  route 5.711ns (87.820%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 8.368 - 6.667 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.727     1.730    system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsfksap2abczc
    SLICE_X60Y7          FDRE                                         r  system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsavkgh3wul50pixzht4fdhh2ki5rbveef5ra0t5eiqn5crtt4fepyum05rja/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          FDRE (Prop_fdre_C_Q)         0.456     2.186 r  system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsavkgh3wul50pixzht4fdhh2ki5rbveef5ra0t5eiqn5crtt4fepyum05rja/Q
                         net (fo=128, routed)         5.711     7.897    system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsfvkgh3wul50pixzht4fdhh2ki5rbveef5ra0t5eiqn4g5tl35crtt4fepyum05rja
    SLICE_X106Y1         LUT6 (Prop_lut6_I2_O)        0.124     8.021 r  system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsnvkgh3x00fd4eg0vdd4s3mtdgv5yum55rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbx2kgp5yur5crtnv5cshyr4oa/O
                         net (fo=1, routed)           0.000     8.021    system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsfvkgh3x00fd4eg0vdd4s3mtdgv5yum55rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbx2kgp5yur5crtnv5cshyr4oprx20
    SLICE_X106Y1         MUXF7 (Prop_muxf7_I0_O)      0.212     8.233 r  system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsavkgh3x00fd4eg0vdd4s3mtdgv5yum55rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum55rjd4fdg1l4feprd21/O
                         net (fo=1, routed)           0.000     8.233    system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsivkgh3x00fd4eg0vdd4s3mtdgv5yum55rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum55rjd4fdg1l4feprd215dpzk
    SLICE_X106Y1         FDRE                                         r  system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsnvkgh3x00fd4eg0vdd4s3mtdgv5yum55rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum55rjd4fdg1l4fea/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     6.667 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     8.237    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     4.888 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.579    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.670 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.698     8.368    system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsfksap2abczc
    SLICE_X106Y1         FDRE                                         r  system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsnvkgh3x00fd4eg0vdd4s3mtdgv5yum55rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum55rjd4fdg1l4fea/C
                         clock pessimism              0.115     8.483    
                         clock uncertainty           -0.068     8.414    
    SLICE_X106Y1         FDRE (Setup_fdre_C_D)        0.064     8.478    system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsnvkgh3x00fd4eg0vdd4s3mtdgv5yum55rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum55rjd4fdg1l4fea
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -8.233    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 system_top_i/logicvc_1/U0/regs_file_inst/output_registers_mclk_gen[0].g_use_size_pos.lh_offset_mclk_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150mhz rise@6.667ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 2.722ns (46.956%)  route 3.075ns (53.044%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 8.278 - 6.667 ) 
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.781     1.784    system_top_i/logicvc_1/U0/regs_file_inst/mclk
    SLICE_X99Y26         FDRE                                         r  system_top_i/logicvc_1/U0/regs_file_inst/output_registers_mclk_gen[0].g_use_size_pos.lh_offset_mclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y26         FDRE (Prop_fdre_C_Q)         0.456     2.240 f  system_top_i/logicvc_1/U0/regs_file_inst/output_registers_mclk_gen[0].g_use_size_pos.lh_offset_mclk_reg[14]/Q
                         net (fo=3, routed)           0.678     2.918    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/lh_offset_mclk[14]
    SLICE_X99Y26         LUT1 (Prop_lut1_I0_O)        0.124     3.042 r  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size[3]_i_36/O
                         net (fo=1, routed)           0.000     3.042    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size[3]_i_36_n_0
    SLICE_X99Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.466 r  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size_reg[3]_i_29/O[1]
                         net (fo=1, routed)           0.512     3.979    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/L[15]
    SLICE_X100Y25        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679     4.658 r  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.658    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size_reg[3]_i_8_n_0
    SLICE_X100Y26        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.877 f  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size_reg[3]_i_9/O[0]
                         net (fo=3, routed)           0.611     5.487    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/virtual_total_pix_num[16]
    SLICE_X101Y26        LUT3 (Prop_lut3_I1_O)        0.295     5.782 r  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size[3]_i_4/O
                         net (fo=1, routed)           0.000     5.782    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size[3]_i_4_n_0
    SLICE_X101Y26        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.183 r  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size_reg[3]_i_2/CO[3]
                         net (fo=6, routed)           0.640     6.823    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/eqOp2_in
    SLICE_X101Y27        LUT4 (Prop_lut4_I1_O)        0.124     6.947 r  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_cnt[5]_i_1/O
                         net (fo=6, routed)           0.634     7.581    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_cnt[5]_i_1_n_0
    SLICE_X100Y27        FDRE                                         r  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     6.667 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     8.237    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     4.888 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.579    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.670 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.608     8.278    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/mclk
    SLICE_X100Y27        FDRE                                         r  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_cnt_reg[0]/C
                         clock pessimism              0.152     8.430    
                         clock uncertainty           -0.068     8.361    
    SLICE_X100Y27        FDRE (Setup_fdre_C_R)       -0.524     7.837    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.837    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 system_top_i/logicvc_1/U0/regs_file_inst/output_registers_mclk_gen[0].g_use_size_pos.lh_offset_mclk_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150mhz rise@6.667ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 2.722ns (46.956%)  route 3.075ns (53.044%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 8.278 - 6.667 ) 
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.781     1.784    system_top_i/logicvc_1/U0/regs_file_inst/mclk
    SLICE_X99Y26         FDRE                                         r  system_top_i/logicvc_1/U0/regs_file_inst/output_registers_mclk_gen[0].g_use_size_pos.lh_offset_mclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y26         FDRE (Prop_fdre_C_Q)         0.456     2.240 f  system_top_i/logicvc_1/U0/regs_file_inst/output_registers_mclk_gen[0].g_use_size_pos.lh_offset_mclk_reg[14]/Q
                         net (fo=3, routed)           0.678     2.918    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/lh_offset_mclk[14]
    SLICE_X99Y26         LUT1 (Prop_lut1_I0_O)        0.124     3.042 r  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size[3]_i_36/O
                         net (fo=1, routed)           0.000     3.042    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size[3]_i_36_n_0
    SLICE_X99Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.466 r  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size_reg[3]_i_29/O[1]
                         net (fo=1, routed)           0.512     3.979    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/L[15]
    SLICE_X100Y25        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679     4.658 r  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.658    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size_reg[3]_i_8_n_0
    SLICE_X100Y26        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.877 f  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size_reg[3]_i_9/O[0]
                         net (fo=3, routed)           0.611     5.487    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/virtual_total_pix_num[16]
    SLICE_X101Y26        LUT3 (Prop_lut3_I1_O)        0.295     5.782 r  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size[3]_i_4/O
                         net (fo=1, routed)           0.000     5.782    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size[3]_i_4_n_0
    SLICE_X101Y26        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.183 r  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size_reg[3]_i_2/CO[3]
                         net (fo=6, routed)           0.640     6.823    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/eqOp2_in
    SLICE_X101Y27        LUT4 (Prop_lut4_I1_O)        0.124     6.947 r  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_cnt[5]_i_1/O
                         net (fo=6, routed)           0.634     7.581    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_cnt[5]_i_1_n_0
    SLICE_X100Y27        FDRE                                         r  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     6.667 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     8.237    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     4.888 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.579    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.670 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.608     8.278    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/mclk
    SLICE_X100Y27        FDRE                                         r  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_cnt_reg[1]/C
                         clock pessimism              0.152     8.430    
                         clock uncertainty           -0.068     8.361    
    SLICE_X100Y27        FDRE (Setup_fdre_C_R)       -0.524     7.837    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.837    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 system_top_i/logicvc_1/U0/regs_file_inst/output_registers_mclk_gen[0].g_use_size_pos.lh_offset_mclk_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150mhz rise@6.667ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 2.722ns (46.956%)  route 3.075ns (53.044%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 8.278 - 6.667 ) 
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.781     1.784    system_top_i/logicvc_1/U0/regs_file_inst/mclk
    SLICE_X99Y26         FDRE                                         r  system_top_i/logicvc_1/U0/regs_file_inst/output_registers_mclk_gen[0].g_use_size_pos.lh_offset_mclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y26         FDRE (Prop_fdre_C_Q)         0.456     2.240 f  system_top_i/logicvc_1/U0/regs_file_inst/output_registers_mclk_gen[0].g_use_size_pos.lh_offset_mclk_reg[14]/Q
                         net (fo=3, routed)           0.678     2.918    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/lh_offset_mclk[14]
    SLICE_X99Y26         LUT1 (Prop_lut1_I0_O)        0.124     3.042 r  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size[3]_i_36/O
                         net (fo=1, routed)           0.000     3.042    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size[3]_i_36_n_0
    SLICE_X99Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.466 r  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size_reg[3]_i_29/O[1]
                         net (fo=1, routed)           0.512     3.979    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/L[15]
    SLICE_X100Y25        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679     4.658 r  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.658    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size_reg[3]_i_8_n_0
    SLICE_X100Y26        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.877 f  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size_reg[3]_i_9/O[0]
                         net (fo=3, routed)           0.611     5.487    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/virtual_total_pix_num[16]
    SLICE_X101Y26        LUT3 (Prop_lut3_I1_O)        0.295     5.782 r  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size[3]_i_4/O
                         net (fo=1, routed)           0.000     5.782    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size[3]_i_4_n_0
    SLICE_X101Y26        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.183 r  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size_reg[3]_i_2/CO[3]
                         net (fo=6, routed)           0.640     6.823    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/eqOp2_in
    SLICE_X101Y27        LUT4 (Prop_lut4_I1_O)        0.124     6.947 r  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_cnt[5]_i_1/O
                         net (fo=6, routed)           0.634     7.581    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_cnt[5]_i_1_n_0
    SLICE_X100Y27        FDRE                                         r  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     6.667 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     8.237    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     4.888 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.579    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.670 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.608     8.278    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/mclk
    SLICE_X100Y27        FDRE                                         r  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_cnt_reg[2]/C
                         clock pessimism              0.152     8.430    
                         clock uncertainty           -0.068     8.361    
    SLICE_X100Y27        FDRE (Setup_fdre_C_R)       -0.524     7.837    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.837    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 system_top_i/logicvc_1/U0/regs_file_inst/output_registers_mclk_gen[0].g_use_size_pos.lh_offset_mclk_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150mhz rise@6.667ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 2.722ns (46.956%)  route 3.075ns (53.044%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 8.278 - 6.667 ) 
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.781     1.784    system_top_i/logicvc_1/U0/regs_file_inst/mclk
    SLICE_X99Y26         FDRE                                         r  system_top_i/logicvc_1/U0/regs_file_inst/output_registers_mclk_gen[0].g_use_size_pos.lh_offset_mclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y26         FDRE (Prop_fdre_C_Q)         0.456     2.240 f  system_top_i/logicvc_1/U0/regs_file_inst/output_registers_mclk_gen[0].g_use_size_pos.lh_offset_mclk_reg[14]/Q
                         net (fo=3, routed)           0.678     2.918    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/lh_offset_mclk[14]
    SLICE_X99Y26         LUT1 (Prop_lut1_I0_O)        0.124     3.042 r  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size[3]_i_36/O
                         net (fo=1, routed)           0.000     3.042    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size[3]_i_36_n_0
    SLICE_X99Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.466 r  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size_reg[3]_i_29/O[1]
                         net (fo=1, routed)           0.512     3.979    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/L[15]
    SLICE_X100Y25        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679     4.658 r  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.658    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size_reg[3]_i_8_n_0
    SLICE_X100Y26        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.877 f  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size_reg[3]_i_9/O[0]
                         net (fo=3, routed)           0.611     5.487    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/virtual_total_pix_num[16]
    SLICE_X101Y26        LUT3 (Prop_lut3_I1_O)        0.295     5.782 r  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size[3]_i_4/O
                         net (fo=1, routed)           0.000     5.782    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size[3]_i_4_n_0
    SLICE_X101Y26        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.183 r  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_size_reg[3]_i_2/CO[3]
                         net (fo=6, routed)           0.640     6.823    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/eqOp2_in
    SLICE_X101Y27        LUT4 (Prop_lut4_I1_O)        0.124     6.947 r  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_cnt[5]_i_1/O
                         net (fo=6, routed)           0.634     7.581    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_cnt[5]_i_1_n_0
    SLICE_X100Y27        FDRE                                         r  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     6.667 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     8.237    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     4.888 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.579    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.670 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.608     8.278    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/mclk
    SLICE_X100Y27        FDRE                                         r  system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_cnt_reg[4]/C
                         clock pessimism              0.152     8.430    
                         clock uncertainty           -0.068     8.361    
    SLICE_X100Y27        FDRE (Setup_fdre_C_R)       -0.524     7.837    system_top_i/logicvc_1/U0/adrcnt_inst/videoaddr_inst/addr_gen_generate[0].addr_gen_gen.u_addr_gen/burst_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.837    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 system_top_i/TPG_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/TPG_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150mhz rise@6.667ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 2.758ns (44.664%)  route 3.417ns (55.336%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 8.152 - 6.667 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.667     1.670    system_top_i/TPG_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X35Y48         FDRE                                         r  system_top_i/TPG_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.456     2.126 r  system_top_i/TPG_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[2]/Q
                         net (fo=5, routed)           0.886     3.012    system_top_i/TPG_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_cntr_reg[15][2]
    SLICE_X37Y48         LUT3 (Prop_lut3_I1_O)        0.124     3.136 r  system_top_i/TPG_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[4]_i_13/O
                         net (fo=1, routed)           0.000     3.136    system_top_i/TPG_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[4]_i_13_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  system_top_i/TPG_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.686    system_top_i/TPG_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[4]_i_4_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  system_top_i/TPG_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[4]_i_2/CO[3]
                         net (fo=23, routed)          0.980     4.780    system_top_i/TPG_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/CO[0]
    SLICE_X36Y48         LUT3 (Prop_lut3_I2_O)        0.124     4.904 r  system_top_i/TPG_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[3]_i_6/O
                         net (fo=1, routed)           0.000     4.904    system_top_i/TPG_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[3]_i_6_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.417 r  system_top_i/TPG_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.417    system_top_i/TPG_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[3]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.740 f  system_top_i/TPG_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.500     6.240    system_top_i/TPG_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[5]
    SLICE_X38Y50         LUT4 (Prop_lut4_I3_O)        0.306     6.546 f  system_top_i/TPG_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[5]_i_1__0/O
                         net (fo=2, routed)           0.567     7.113    system_top_i/TPG_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[5]
    SLICE_X37Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.237 r  system_top_i/TPG_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_4/O
                         net (fo=1, routed)           0.484     7.721    system_top_i/TPG_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_realign_btt_reg_reg[3]
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124     7.845 r  system_top_i/TPG_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000     7.845    system_top_i/TPG_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_1
    SLICE_X37Y51         FDRE                                         r  system_top_i/TPG_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     6.667 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     8.237    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     4.888 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.579    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.670 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.483     8.152    system_top_i/TPG_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X37Y51         FDRE                                         r  system_top_i/TPG_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.000     8.152    
                         clock uncertainty           -0.068     8.084    
    SLICE_X37Y51         FDRE (Setup_fdre_C_D)        0.029     8.113    system_top_i/TPG_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                          8.113    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsavkgh3wul50pixzht4fdhh2ki5rbveef5ra0t5eiqn5crtt4fepyum05rja/C
                            (rising edge-triggered cell FDRE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsavkgh3x00fd4eg0vdd4s3mtdgv5yum55rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum55rjd4fdg1x4fea/D
                            (rising edge-triggered cell FDRE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150mhz rise@6.667ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        6.518ns  (logic 0.789ns (12.106%)  route 5.729ns (87.894%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.367 - 6.667 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.727     1.730    system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsfksap2abczc
    SLICE_X60Y7          FDRE                                         r  system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsavkgh3wul50pixzht4fdhh2ki5rbveef5ra0t5eiqn5crtt4fepyum05rja/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          FDRE (Prop_fdre_C_Q)         0.456     2.186 r  system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsavkgh3wul50pixzht4fdhh2ki5rbveef5ra0t5eiqn5crtt4fepyum05rja/Q
                         net (fo=128, routed)         5.729     7.915    system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsfvkgh3wul50pixzht4fdhh2ki5rbveef5ra0t5eiqn4g5tl35crtt4fepyum05rja
    SLICE_X108Y3         LUT6 (Prop_lut6_I2_O)        0.124     8.039 r  system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsavkgh3x00fd4eg0vdd4s3mtdgv5yum55rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbx2kgp5yur5crtn15cshyr4oa/O
                         net (fo=1, routed)           0.000     8.039    system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsivkgh3x00fd4eg0vdd4s3mtdgv5yum55rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbx2kgp5yur5crtn15cshyr4oprx20
    SLICE_X108Y3         MUXF7 (Prop_muxf7_I0_O)      0.209     8.248 r  system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsnvkgh3x00fd4eg0vdd4s3mtdgv5yum55rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum55rjd4fdg1x4feprd21/O
                         net (fo=1, routed)           0.000     8.248    system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsfvkgh3x00fd4eg0vdd4s3mtdgv5yum55rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum55rjd4fdg1x4feprd215dpzk
    SLICE_X108Y3         FDRE                                         r  system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsavkgh3x00fd4eg0vdd4s3mtdgv5yum55rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum55rjd4fdg1x4fea/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     6.667 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     8.237    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     4.888 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.579    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.670 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.697     8.367    system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsfksap2abczc
    SLICE_X108Y3         FDRE                                         r  system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsavkgh3x00fd4eg0vdd4s3mtdgv5yum55rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum55rjd4fdg1x4fea/C
                         clock pessimism              0.115     8.482    
                         clock uncertainty           -0.068     8.413    
    SLICE_X108Y3         FDRE (Setup_fdre_C_D)        0.113     8.526    system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsavkgh3x00fd4eg0vdd4s3mtdgv5yum55rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum55rjd4fdg1x4fea
  -------------------------------------------------------------------
                         required time                          8.526    
                         arrival time                          -8.248    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsnbqcmb4jgbuf4ira14fdhh2ki5riz045rja/C
                            (rising edge-triggered cell FDRE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsivkgh3x00fd4eg0vdd4s3mtdgv5yunaopyur5cdnkrr5mhdx400fl4egqybga5dsrh4ira12rcbx2kgqhh2ki5rizw35rja/D
                            (rising edge-triggered cell FDRE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150mhz rise@6.667ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        6.359ns  (logic 0.715ns (11.245%)  route 5.644ns (88.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 8.231 - 6.667 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.713     1.716    system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsabczc
    SLICE_X70Y22         FDRE                                         r  system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsnbqcmb4jgbuf4ira14fdhh2ki5riz045rja/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y22         FDRE (Prop_fdre_C_Q)         0.419     2.135 r  system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsnbqcmb4jgbuf4ira14fdhh2ki5riz045rja/Q
                         net (fo=948, routed)         5.644     7.779    system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsahfcp2daeya[0]
    SLICE_X86Y1          LUT3 (Prop_lut3_I2_O)        0.296     8.075 r  system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsnvkgh3x00fd4eg0vdd4s3mtdgv5yunaopyur5cdnkrr5mhdx400fl4egqybga5dsrh4ira14fdidt4fepyum1o5yur4eptd/O
                         net (fo=1, routed)           0.000     8.075    system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsnvkgh3x00fd4eg0vdd4s3mtdgv5yunaopyur5cdnkrr5mhdx400fl4egqybga5dsrh4ira14fdidt4fepyum1o5yur4eptp2n5gc
    SLICE_X86Y1          FDRE                                         r  system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsivkgh3x00fd4eg0vdd4s3mtdgv5yunaopyur5cdnkrr5mhdx400fl4egqybga5dsrh4ira12rcbx2kgqhh2ki5rizw35rja/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     6.667 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     8.237    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     4.888 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.579    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.670 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.561     8.231    system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsfksap2abczc
    SLICE_X86Y1          FDRE                                         r  system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsivkgh3x00fd4eg0vdd4s3mtdgv5yunaopyur5cdnkrr5mhdx400fl4egqybga5dsrh4ira12rcbx2kgqhh2ki5rizw35rja/C
                         clock pessimism              0.115     8.346    
                         clock uncertainty           -0.068     8.277    
    SLICE_X86Y1          FDRE (Setup_fdre_C_D)        0.079     8.356    system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsivkgh3x00fd4eg0vdd4s3mtdgv5yunaopyur5cdnkrr5mhdx400fl4egqybga5dsrh4ira12rcbx2kgqhh2ki5rizw35rja
  -------------------------------------------------------------------
                         required time                          8.356    
                         arrival time                          -8.075    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsnbqcmb4jgbuf4ira14fdhh2ki5riz045rja/C
                            (rising edge-triggered cell FDRE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsfvkgh3x00fd4eg0vdd4s3mtdgv5yum5p5yur5cdnkrr5mhdx400fl4egqybga5dsrh4ira12rcbx2kgpx52ki5rizw05rja/D
                            (rising edge-triggered cell FDRE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150mhz rise@6.667ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 0.715ns (11.274%)  route 5.627ns (88.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 8.230 - 6.667 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.713     1.716    system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsabczc
    SLICE_X70Y22         FDRE                                         r  system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsnbqcmb4jgbuf4ira14fdhh2ki5riz045rja/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y22         FDRE (Prop_fdre_C_Q)         0.419     2.135 r  system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsnbqcmb4jgbuf4ira14fdhh2ki5riz045rja/Q
                         net (fo=948, routed)         5.627     7.762    system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsahfcp2daeya[0]
    SLICE_X82Y1          LUT3 (Prop_lut3_I2_O)        0.296     8.058 r  system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsavkgh3x00fd4eg0vdd4s3mtdgv5yum5p5yur5cdnkrr5mhdx400fl4egqybga5dsrh4ira14fdh154fepyum1npyur4eptd/O
                         net (fo=1, routed)           0.000     8.058    system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsavkgh3x00fd4eg0vdd4s3mtdgv5yum5p5yur5cdnkrr5mhdx400fl4egqybga5dsrh4ira14fdh154fepyum1npyur4eptp2n5gc
    SLICE_X82Y1          FDRE                                         r  system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsfvkgh3x00fd4eg0vdd4s3mtdgv5yum5p5yur5cdnkrr5mhdx400fl4egqybga5dsrh4ira12rcbx2kgpx52ki5rizw05rja/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     6.667 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     8.237    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     4.888 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.579    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.670 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.560     8.230    system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsfksap2abczc
    SLICE_X82Y1          FDRE                                         r  system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsfvkgh3x00fd4eg0vdd4s3mtdgv5yum5p5yur5cdnkrr5mhdx400fl4egqybga5dsrh4ira12rcbx2kgpx52ki5rizw05rja/C
                         clock pessimism              0.115     8.345    
                         clock uncertainty           -0.068     8.276    
    SLICE_X82Y1          FDRE (Setup_fdre_C_D)        0.077     8.353    system_top_i/v_cresample_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na/obsfvkgh3x00fd4eg0vdd4s3mtdgv5yum5p5yur5cdnkrr5mhdx400fl4egqybga5dsrh4ira12rcbx2kgpx52ki5rizw05rja
  -------------------------------------------------------------------
                         required time                          8.353    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  0.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150mhz rise@0.000ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.548     0.550    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y76         FDCE                                         r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDCE (Prop_fdce_C_Q)         0.141     0.691 r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     0.783    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X32Y76         RAMD32                                       r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.812     0.814    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X32Y76         RAMD32                                       r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.251     0.563    
    SLICE_X32Y76         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.763    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150mhz rise@0.000ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.548     0.550    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y76         FDCE                                         r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDCE (Prop_fdce_C_Q)         0.141     0.691 r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     0.783    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X32Y76         RAMD32                                       r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.812     0.814    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X32Y76         RAMD32                                       r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.251     0.563    
    SLICE_X32Y76         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.763    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150mhz rise@0.000ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.548     0.550    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y76         FDCE                                         r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDCE (Prop_fdce_C_Q)         0.141     0.691 r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     0.783    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X32Y76         RAMD32                                       r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.812     0.814    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X32Y76         RAMD32                                       r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.251     0.563    
    SLICE_X32Y76         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.763    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150mhz rise@0.000ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.548     0.550    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y76         FDCE                                         r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDCE (Prop_fdce_C_Q)         0.141     0.691 r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     0.783    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X32Y76         RAMD32                                       r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.812     0.814    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X32Y76         RAMD32                                       r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.251     0.563    
    SLICE_X32Y76         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.763    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150mhz rise@0.000ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.548     0.550    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y76         FDCE                                         r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDCE (Prop_fdce_C_Q)         0.141     0.691 r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     0.783    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X32Y76         RAMD32                                       r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.812     0.814    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X32Y76         RAMD32                                       r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.251     0.563    
    SLICE_X32Y76         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.763    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150mhz rise@0.000ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.548     0.550    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y76         FDCE                                         r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDCE (Prop_fdce_C_Q)         0.141     0.691 r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     0.783    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X32Y76         RAMD32                                       r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.812     0.814    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X32Y76         RAMD32                                       r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.251     0.563    
    SLICE_X32Y76         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.763    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150mhz rise@0.000ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.548     0.550    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y76         FDCE                                         r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDCE (Prop_fdce_C_Q)         0.141     0.691 r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     0.783    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X32Y76         RAMS32                                       r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.812     0.814    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X32Y76         RAMS32                                       r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.251     0.563    
    SLICE_X32Y76         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     0.763    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150mhz rise@0.000ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.548     0.550    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y76         FDCE                                         r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDCE (Prop_fdce_C_Q)         0.141     0.691 r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     0.783    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X32Y76         RAMS32                                       r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.812     0.814    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X32Y76         RAMS32                                       r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
                         clock pessimism             -0.251     0.563    
    SLICE_X32Y76         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     0.763    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_top_i/TPG_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/TPG_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150mhz rise@0.000ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.303%)  route 0.218ns (60.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.555     0.557    system_top_i/TPG_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_s2mm_aclk
    SLICE_X51Y41         FDRE                                         r  system_top_i/TPG_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  system_top_i/TPG_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_reg[6]/Q
                         net (fo=2, routed)           0.218     0.915    system_top_i/TPG_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/reg_module_hsize_reg[15][6]
    SLICE_X48Y40         FDRE                                         r  system_top_i/TPG_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.826     0.828    system_top_i/TPG_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_s2mm_aclk
    SLICE_X48Y40         FDRE                                         r  system_top_i/TPG_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[6]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X48Y40         FDRE (Hold_fdre_C_D)         0.066     0.889    system_top_i/TPG_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 system_top_i/axi4_0/s01_couplers/s01_regslice/inst/aw_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150mhz rise@0.000ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.059%)  route 0.237ns (64.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.554     0.556    system_top_i/axi4_0/s01_couplers/s01_regslice/inst/aw_pipe/aclk
    SLICE_X53Y53         FDRE                                         r  system_top_i/axi4_0/s01_couplers/s01_regslice/inst/aw_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.128     0.684 r  system_top_i/axi4_0/s01_couplers/s01_regslice/inst/aw_pipe/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.237     0.921    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/DIB1
    SLICE_X42Y52         RAMD32                                       r  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.827     0.829    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/WCLK
    SLICE_X42Y52         RAMD32                                       r  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/RAMB_D1/CLK
                         clock pessimism             -0.005     0.824    
    SLICE_X42Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.070     0.894    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_150mhz
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X1Y4       system_top_i/v_tpg_1/U0/tpg_top_inst/intcore/ExtendedBlueNoise_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X0Y2       system_top_i/v_tpg_1/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X0Y4       system_top_i/v_tpg_1/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB36_X1Y6      system_top_i/TPG_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.667       3.723      RAMB36_X1Y6      system_top_i/TPG_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB36_X3Y10     system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.667       3.723      RAMB36_X3Y10     system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB18_X1Y18     system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         6.667       3.723      RAMB18_X1Y18     system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB36_X1Y8      system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.667       206.693    MMCME2_ADV_X0Y0  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X38Y81     system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X38Y81     system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y60     system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y60     system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y60     system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y60     system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y60     system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y60     system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y60     system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y60     system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X30Y43     system_top_i/TPG_VDMA/U0/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X30Y43     system_top_i/TPG_VDMA/U0/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X30Y43     system_top_i/TPG_VDMA/U0/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X30Y43     system_top_i/TPG_VDMA/U0/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X30Y43     system_top_i/TPG_VDMA/U0/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X30Y43     system_top_i/TPG_VDMA/U0/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X30Y43     system_top_i/TPG_VDMA/U0/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X30Y43     system_top_i/TPG_VDMA/U0/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X30Y45     system_top_i/TPG_VDMA/U0/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_9/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X30Y45     system_top_i/TPG_VDMA/U0/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_9/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_75mhz
  To Clock:  clk_75mhz

Setup :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            system_top_i/logicvc_1/U0/regs_file_inst/vsy_r_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75mhz rise@13.333ns - clk_75mhz rise@0.000ns)
  Data Path Delay:        10.692ns  (logic 0.642ns (6.005%)  route 10.050ns (93.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 15.032 - 13.333 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        1.746     1.749    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y33         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.518     2.267 f  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=61, routed)          5.995     8.262    system_top_i/logicvc_1/U0/regs_file_inst/s_axi_aresetn
    SLICE_X84Y19         LUT1 (Prop_lut1_I0_O)        0.124     8.386 r  system_top_i/logicvc_1/U0/regs_file_inst/hsy_fp_r_i[7]_i_1/O
                         net (fo=423, routed)         4.054    12.441    system_top_i/logicvc_1/U0/regs_file_inst/rst
    SLICE_X113Y12        FDRE                                         r  system_top_i/logicvc_1/U0/regs_file_inst/vsy_r_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_75mhz rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y30       BUFG                         0.000    13.333 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    14.904    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.554 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.245    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.336 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        1.695    15.032    system_top_i/logicvc_1/U0/regs_file_inst/s_axi_aclk
    SLICE_X113Y12        FDRE                                         r  system_top_i/logicvc_1/U0/regs_file_inst/vsy_r_i_reg[0]/C
                         clock pessimism              0.014    15.046    
                         clock uncertainty           -0.076    14.970    
    SLICE_X113Y12        FDRE (Setup_fdre_C_R)       -0.429    14.541    system_top_i/logicvc_1/U0/regs_file_inst/vsy_r_i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -12.441    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            system_top_i/logicvc_1/U0/regs_file_inst/vsy_r_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75mhz rise@13.333ns - clk_75mhz rise@0.000ns)
  Data Path Delay:        10.692ns  (logic 0.642ns (6.005%)  route 10.050ns (93.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 15.032 - 13.333 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        1.746     1.749    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y33         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.518     2.267 f  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=61, routed)          5.995     8.262    system_top_i/logicvc_1/U0/regs_file_inst/s_axi_aresetn
    SLICE_X84Y19         LUT1 (Prop_lut1_I0_O)        0.124     8.386 r  system_top_i/logicvc_1/U0/regs_file_inst/hsy_fp_r_i[7]_i_1/O
                         net (fo=423, routed)         4.054    12.441    system_top_i/logicvc_1/U0/regs_file_inst/rst
    SLICE_X113Y12        FDRE                                         r  system_top_i/logicvc_1/U0/regs_file_inst/vsy_r_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_75mhz rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y30       BUFG                         0.000    13.333 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    14.904    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.554 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.245    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.336 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        1.695    15.032    system_top_i/logicvc_1/U0/regs_file_inst/s_axi_aclk
    SLICE_X113Y12        FDRE                                         r  system_top_i/logicvc_1/U0/regs_file_inst/vsy_r_i_reg[1]/C
                         clock pessimism              0.014    15.046    
                         clock uncertainty           -0.076    14.970    
    SLICE_X113Y12        FDRE (Setup_fdre_C_R)       -0.429    14.541    system_top_i/logicvc_1/U0/regs_file_inst/vsy_r_i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -12.441    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            system_top_i/logicvc_1/U0/regs_file_inst/vsy_r_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75mhz rise@13.333ns - clk_75mhz rise@0.000ns)
  Data Path Delay:        10.692ns  (logic 0.642ns (6.005%)  route 10.050ns (93.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 15.032 - 13.333 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        1.746     1.749    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y33         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.518     2.267 f  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=61, routed)          5.995     8.262    system_top_i/logicvc_1/U0/regs_file_inst/s_axi_aresetn
    SLICE_X84Y19         LUT1 (Prop_lut1_I0_O)        0.124     8.386 r  system_top_i/logicvc_1/U0/regs_file_inst/hsy_fp_r_i[7]_i_1/O
                         net (fo=423, routed)         4.054    12.441    system_top_i/logicvc_1/U0/regs_file_inst/rst
    SLICE_X113Y12        FDRE                                         r  system_top_i/logicvc_1/U0/regs_file_inst/vsy_r_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_75mhz rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y30       BUFG                         0.000    13.333 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    14.904    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.554 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.245    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.336 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        1.695    15.032    system_top_i/logicvc_1/U0/regs_file_inst/s_axi_aclk
    SLICE_X113Y12        FDRE                                         r  system_top_i/logicvc_1/U0/regs_file_inst/vsy_r_i_reg[2]/C
                         clock pessimism              0.014    15.046    
                         clock uncertainty           -0.076    14.970    
    SLICE_X113Y12        FDRE (Setup_fdre_C_R)       -0.429    14.541    system_top_i/logicvc_1/U0/regs_file_inst/vsy_r_i_reg[2]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -12.441    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            system_top_i/logicvc_1/U0/regs_file_inst/vsy_r_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75mhz rise@13.333ns - clk_75mhz rise@0.000ns)
  Data Path Delay:        10.692ns  (logic 0.642ns (6.005%)  route 10.050ns (93.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 15.032 - 13.333 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        1.746     1.749    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y33         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.518     2.267 f  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=61, routed)          5.995     8.262    system_top_i/logicvc_1/U0/regs_file_inst/s_axi_aresetn
    SLICE_X84Y19         LUT1 (Prop_lut1_I0_O)        0.124     8.386 r  system_top_i/logicvc_1/U0/regs_file_inst/hsy_fp_r_i[7]_i_1/O
                         net (fo=423, routed)         4.054    12.441    system_top_i/logicvc_1/U0/regs_file_inst/rst
    SLICE_X113Y12        FDRE                                         r  system_top_i/logicvc_1/U0/regs_file_inst/vsy_r_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_75mhz rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y30       BUFG                         0.000    13.333 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    14.904    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.554 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.245    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.336 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        1.695    15.032    system_top_i/logicvc_1/U0/regs_file_inst/s_axi_aclk
    SLICE_X113Y12        FDRE                                         r  system_top_i/logicvc_1/U0/regs_file_inst/vsy_r_i_reg[3]/C
                         clock pessimism              0.014    15.046    
                         clock uncertainty           -0.076    14.970    
    SLICE_X113Y12        FDRE (Setup_fdre_C_R)       -0.429    14.541    system_top_i/logicvc_1/U0/regs_file_inst/vsy_r_i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -12.441    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            system_top_i/logicvc_1/U0/regs_file_inst/vsy_r_i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75mhz rise@13.333ns - clk_75mhz rise@0.000ns)
  Data Path Delay:        10.692ns  (logic 0.642ns (6.005%)  route 10.050ns (93.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 15.032 - 13.333 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        1.746     1.749    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y33         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.518     2.267 f  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=61, routed)          5.995     8.262    system_top_i/logicvc_1/U0/regs_file_inst/s_axi_aresetn
    SLICE_X84Y19         LUT1 (Prop_lut1_I0_O)        0.124     8.386 r  system_top_i/logicvc_1/U0/regs_file_inst/hsy_fp_r_i[7]_i_1/O
                         net (fo=423, routed)         4.054    12.441    system_top_i/logicvc_1/U0/regs_file_inst/rst
    SLICE_X113Y12        FDRE                                         r  system_top_i/logicvc_1/U0/regs_file_inst/vsy_r_i_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_75mhz rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y30       BUFG                         0.000    13.333 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    14.904    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.554 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.245    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.336 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        1.695    15.032    system_top_i/logicvc_1/U0/regs_file_inst/s_axi_aclk
    SLICE_X113Y12        FDRE                                         r  system_top_i/logicvc_1/U0/regs_file_inst/vsy_r_i_reg[4]/C
                         clock pessimism              0.014    15.046    
                         clock uncertainty           -0.076    14.970    
    SLICE_X113Y12        FDRE (Setup_fdre_C_R)       -0.429    14.541    system_top_i/logicvc_1/U0/regs_file_inst/vsy_r_i_reg[4]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -12.441    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            system_top_i/logicvc_1/U0/regs_file_inst/vsy_r_i_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75mhz rise@13.333ns - clk_75mhz rise@0.000ns)
  Data Path Delay:        10.692ns  (logic 0.642ns (6.005%)  route 10.050ns (93.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 15.032 - 13.333 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        1.746     1.749    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y33         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.518     2.267 f  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=61, routed)          5.995     8.262    system_top_i/logicvc_1/U0/regs_file_inst/s_axi_aresetn
    SLICE_X84Y19         LUT1 (Prop_lut1_I0_O)        0.124     8.386 r  system_top_i/logicvc_1/U0/regs_file_inst/hsy_fp_r_i[7]_i_1/O
                         net (fo=423, routed)         4.054    12.441    system_top_i/logicvc_1/U0/regs_file_inst/rst
    SLICE_X113Y12        FDRE                                         r  system_top_i/logicvc_1/U0/regs_file_inst/vsy_r_i_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_75mhz rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y30       BUFG                         0.000    13.333 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    14.904    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.554 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.245    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.336 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        1.695    15.032    system_top_i/logicvc_1/U0/regs_file_inst/s_axi_aclk
    SLICE_X113Y12        FDRE                                         r  system_top_i/logicvc_1/U0/regs_file_inst/vsy_r_i_reg[5]/C
                         clock pessimism              0.014    15.046    
                         clock uncertainty           -0.076    14.970    
    SLICE_X113Y12        FDRE (Setup_fdre_C_R)       -0.429    14.541    system_top_i/logicvc_1/U0/regs_file_inst/vsy_r_i_reg[5]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -12.441    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            system_top_i/logicvc_1/U0/regs_file_inst/vsy_r_i_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75mhz rise@13.333ns - clk_75mhz rise@0.000ns)
  Data Path Delay:        10.692ns  (logic 0.642ns (6.005%)  route 10.050ns (93.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 15.032 - 13.333 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        1.746     1.749    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y33         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.518     2.267 f  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=61, routed)          5.995     8.262    system_top_i/logicvc_1/U0/regs_file_inst/s_axi_aresetn
    SLICE_X84Y19         LUT1 (Prop_lut1_I0_O)        0.124     8.386 r  system_top_i/logicvc_1/U0/regs_file_inst/hsy_fp_r_i[7]_i_1/O
                         net (fo=423, routed)         4.054    12.441    system_top_i/logicvc_1/U0/regs_file_inst/rst
    SLICE_X113Y12        FDRE                                         r  system_top_i/logicvc_1/U0/regs_file_inst/vsy_r_i_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_75mhz rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y30       BUFG                         0.000    13.333 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    14.904    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.554 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.245    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.336 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        1.695    15.032    system_top_i/logicvc_1/U0/regs_file_inst/s_axi_aclk
    SLICE_X113Y12        FDRE                                         r  system_top_i/logicvc_1/U0/regs_file_inst/vsy_r_i_reg[6]/C
                         clock pessimism              0.014    15.046    
                         clock uncertainty           -0.076    14.970    
    SLICE_X113Y12        FDRE (Setup_fdre_C_R)       -0.429    14.541    system_top_i/logicvc_1/U0/regs_file_inst/vsy_r_i_reg[6]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -12.441    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            system_top_i/logicvc_1/U0/regs_file_inst/vsy_r_i_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75mhz rise@13.333ns - clk_75mhz rise@0.000ns)
  Data Path Delay:        10.692ns  (logic 0.642ns (6.005%)  route 10.050ns (93.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 15.032 - 13.333 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        1.746     1.749    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y33         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.518     2.267 f  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=61, routed)          5.995     8.262    system_top_i/logicvc_1/U0/regs_file_inst/s_axi_aresetn
    SLICE_X84Y19         LUT1 (Prop_lut1_I0_O)        0.124     8.386 r  system_top_i/logicvc_1/U0/regs_file_inst/hsy_fp_r_i[7]_i_1/O
                         net (fo=423, routed)         4.054    12.441    system_top_i/logicvc_1/U0/regs_file_inst/rst
    SLICE_X113Y12        FDRE                                         r  system_top_i/logicvc_1/U0/regs_file_inst/vsy_r_i_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_75mhz rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y30       BUFG                         0.000    13.333 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    14.904    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.554 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.245    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.336 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        1.695    15.032    system_top_i/logicvc_1/U0/regs_file_inst/s_axi_aclk
    SLICE_X113Y12        FDRE                                         r  system_top_i/logicvc_1/U0/regs_file_inst/vsy_r_i_reg[7]/C
                         clock pessimism              0.014    15.046    
                         clock uncertainty           -0.076    14.970    
    SLICE_X113Y12        FDRE (Setup_fdre_C_R)       -0.429    14.541    system_top_i/logicvc_1/U0/regs_file_inst/vsy_r_i_reg[7]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -12.441    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.103ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            system_top_i/logicvc_1/U0/regs_file_inst/hsy_fp_r_i_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75mhz rise@13.333ns - clk_75mhz rise@0.000ns)
  Data Path Delay:        10.688ns  (logic 0.642ns (6.007%)  route 10.046ns (93.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 15.031 - 13.333 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        1.746     1.749    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y33         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.518     2.267 f  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=61, routed)          5.995     8.262    system_top_i/logicvc_1/U0/regs_file_inst/s_axi_aresetn
    SLICE_X84Y19         LUT1 (Prop_lut1_I0_O)        0.124     8.386 r  system_top_i/logicvc_1/U0/regs_file_inst/hsy_fp_r_i[7]_i_1/O
                         net (fo=423, routed)         4.050    12.437    system_top_i/logicvc_1/U0/regs_file_inst/rst
    SLICE_X106Y11        FDSE                                         r  system_top_i/logicvc_1/U0/regs_file_inst/hsy_fp_r_i_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_75mhz rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y30       BUFG                         0.000    13.333 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    14.904    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.554 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.245    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.336 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        1.694    15.031    system_top_i/logicvc_1/U0/regs_file_inst/s_axi_aclk
    SLICE_X106Y11        FDSE                                         r  system_top_i/logicvc_1/U0/regs_file_inst/hsy_fp_r_i_reg[3]/C
                         clock pessimism              0.014    15.045    
                         clock uncertainty           -0.076    14.969    
    SLICE_X106Y11        FDSE (Setup_fdse_C_S)       -0.429    14.540    system_top_i/logicvc_1/U0/regs_file_inst/hsy_fp_r_i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                         -12.437    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             2.108ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            system_top_i/logicvc_1/U0/regs_file_inst/hsy_r_i_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75mhz rise@13.333ns - clk_75mhz rise@0.000ns)
  Data Path Delay:        10.683ns  (logic 0.642ns (6.009%)  route 10.041ns (93.991%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 15.031 - 13.333 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        1.746     1.749    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y33         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.518     2.267 f  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=61, routed)          5.995     8.262    system_top_i/logicvc_1/U0/regs_file_inst/s_axi_aresetn
    SLICE_X84Y19         LUT1 (Prop_lut1_I0_O)        0.124     8.386 r  system_top_i/logicvc_1/U0/regs_file_inst/hsy_fp_r_i[7]_i_1/O
                         net (fo=423, routed)         4.046    12.432    system_top_i/logicvc_1/U0/regs_file_inst/rst
    SLICE_X107Y11        FDSE                                         r  system_top_i/logicvc_1/U0/regs_file_inst/hsy_r_i_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_75mhz rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y30       BUFG                         0.000    13.333 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    14.904    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.554 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.245    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.336 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        1.694    15.031    system_top_i/logicvc_1/U0/regs_file_inst/s_axi_aclk
    SLICE_X107Y11        FDSE                                         r  system_top_i/logicvc_1/U0/regs_file_inst/hsy_r_i_reg[3]/C
                         clock pessimism              0.014    15.045    
                         clock uncertainty           -0.076    14.969    
    SLICE_X107Y11        FDSE (Setup_fdse_C_S)       -0.429    14.540    system_top_i/logicvc_1/U0/regs_file_inst/hsy_r_i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                         -12.432    
  -------------------------------------------------------------------
                         slack                                  2.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 system_top_i/v_ycrcb2rgb_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            system_top_i/v_ycrcb2rgb_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75mhz rise@0.000ns - clk_75mhz rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.527%)  route 0.213ns (62.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        0.549     0.551    system_top_i/v_ycrcb2rgb_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/clk
    SLICE_X49Y28         FDRE                                         r  system_top_i/v_ycrcb2rgb_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.128     0.679 r  system_top_i/v_ycrcb2rgb_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][10]/Q
                         net (fo=1, routed)           0.213     0.892    system_top_i/v_ycrcb2rgb_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/data_sync_reg[2][31][10]
    SLICE_X51Y27         FDRE                                         r  system_top_i/v_ycrcb2rgb_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        0.810     0.812    system_top_i/v_ycrcb2rgb_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X51Y27         FDRE                                         r  system_top_i/v_ycrcb2rgb_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
                         clock pessimism             -0.005     0.807    
    SLICE_X51Y27         FDRE (Hold_fdre_C_D)         0.017     0.824    system_top_i/v_ycrcb2rgb_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 system_top_i/v_tpg_1/U0/video_cntrl/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            system_top_i/v_tpg_1/U0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75mhz rise@0.000ns - clk_75mhz rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.945%)  route 0.251ns (64.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        0.552     0.554    system_top_i/v_tpg_1/U0/video_cntrl/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/clk
    SLICE_X41Y30         FDRE                                         r  system_top_i/v_tpg_1/U0/video_cntrl/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  system_top_i/v_tpg_1/U0/video_cntrl/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][31]/Q
                         net (fo=1, routed)           0.251     0.946    system_top_i/v_tpg_1/U0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/data_sync_reg[2][31][31]
    SLICE_X51Y32         FDRE                                         r  system_top_i/v_tpg_1/U0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        0.815     0.817    system_top_i/v_tpg_1/U0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X51Y32         FDRE                                         r  system_top_i/v_tpg_1/U0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X51Y32         FDRE (Hold_fdre_C_D)         0.066     0.878    system_top_i/v_tpg_1/U0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75mhz rise@0.000ns - clk_75mhz rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        0.577     0.579    system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y90         FDRE                                         r  system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.141     0.720 r  system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.154     0.874    system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X30Y90         SRLC32E                                      r  system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        0.845     0.847    system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.252     0.595    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.778    system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 system_top_i/v_tpg_1/U0/video_cntrl/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            system_top_i/v_tpg_1/U0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75mhz rise@0.000ns - clk_75mhz rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.260%)  route 0.246ns (65.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        0.550     0.552    system_top_i/v_tpg_1/U0/video_cntrl/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/clk
    SLICE_X44Y27         FDRE                                         r  system_top_i/v_tpg_1/U0/video_cntrl/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.128     0.680 r  system_top_i/v_tpg_1/U0/video_cntrl/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][13]/Q
                         net (fo=1, routed)           0.246     0.925    system_top_i/v_tpg_1/U0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/data_sync_reg[2][31][13]
    SLICE_X52Y27         FDRE                                         r  system_top_i/v_tpg_1/U0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        0.810     0.812    system_top_i/v_tpg_1/U0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X52Y27         FDRE                                         r  system_top_i/v_tpg_1/U0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
                         clock pessimism             -0.005     0.807    
    SLICE_X52Y27         FDRE (Hold_fdre_C_D)         0.017     0.824    system_top_i/v_tpg_1/U0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_top_i/axi4_lite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            system_top_i/axi4_lite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75mhz rise@0.000ns - clk_75mhz rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        0.581     0.583    system_top_i/axi4_lite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X63Y38         FDRE                                         r  system_top_i/axi4_lite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  system_top_i/axi4_lite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/Q
                         net (fo=1, routed)           0.054     0.778    system_top_i/axi4_lite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[32]
    SLICE_X62Y38         LUT4 (Prop_lut4_I3_O)        0.045     0.823 r  system_top_i/axi4_lite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_1/O
                         net (fo=1, routed)           0.000     0.823    system_top_i/axi4_lite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]
    SLICE_X62Y38         FDRE                                         r  system_top_i/axi4_lite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        0.849     0.851    system_top_i/axi4_lite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X62Y38         FDRE                                         r  system_top_i/axi4_lite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                         clock pessimism             -0.255     0.596    
    SLICE_X62Y38         FDRE (Hold_fdre_C_D)         0.121     0.717    system_top_i/axi4_lite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75mhz rise@0.000ns - clk_75mhz rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        0.557     0.559    system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X35Y87         FDRE                                         r  system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[14]/Q
                         net (fo=1, routed)           0.054     0.754    system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg_n_0_[14]
    SLICE_X34Y87         LUT3 (Prop_lut3_I2_O)        0.045     0.799 r  system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[14]_i_1__1/O
                         net (fo=1, routed)           0.000     0.799    system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[14]_i_1__1_n_0
    SLICE_X34Y87         FDRE                                         r  system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        0.823     0.825    system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X34Y87         FDRE                                         r  system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[14]/C
                         clock pessimism             -0.253     0.572    
    SLICE_X34Y87         FDRE (Hold_fdre_C_D)         0.121     0.693    system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 system_top_i/v_tpg_1/U0/video_cntrl/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            system_top_i/v_tpg_1/U0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75mhz rise@0.000ns - clk_75mhz rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.148ns (38.954%)  route 0.232ns (61.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        0.551     0.553    system_top_i/v_tpg_1/U0/video_cntrl/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/clk
    SLICE_X46Y29         FDRE                                         r  system_top_i/v_tpg_1/U0/video_cntrl/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDRE (Prop_fdre_C_Q)         0.148     0.701 r  system_top_i/v_tpg_1/U0/video_cntrl/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][14]/Q
                         net (fo=1, routed)           0.232     0.933    system_top_i/v_tpg_1/U0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/data_sync_reg[2][31][14]
    SLICE_X52Y29         FDRE                                         r  system_top_i/v_tpg_1/U0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        0.812     0.814    system_top_i/v_tpg_1/U0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X52Y29         FDRE                                         r  system_top_i/v_tpg_1/U0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
                         clock pessimism             -0.005     0.809    
    SLICE_X52Y29         FDRE (Hold_fdre_C_D)         0.016     0.825    system_top_i/v_tpg_1/U0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            system_top_i/processing_system7_1/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75mhz rise@0.000ns - clk_75mhz rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.570%)  route 0.190ns (57.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        0.661     0.663    system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     0.804 r  system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.190     0.994    system_top_i/processing_system7_1/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  system_top_i/processing_system7_1/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_75mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        0.887     0.889    system_top_i/processing_system7_1/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_top_i/processing_system7_1/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.005     0.884    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                      0.000     0.884    system_top_i/processing_system7_1/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            system_top_i/processing_system7_1/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75mhz rise@0.000ns - clk_75mhz rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.472%)  route 0.191ns (57.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        0.661     0.663    system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     0.804 r  system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.191     0.995    system_top_i/processing_system7_1/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  system_top_i/processing_system7_1/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_75mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        0.887     0.889    system_top_i/processing_system7_1/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_top_i/processing_system7_1/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.005     0.884    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                      0.000     0.884    system_top_i/processing_system7_1/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            system_top_i/processing_system7_1/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_75mhz  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75mhz rise@0.000ns - clk_75mhz rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.406%)  route 0.191ns (57.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        0.661     0.663    system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     0.804 r  system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.191     0.996    system_top_i/processing_system7_1/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  system_top_i/processing_system7_1/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_75mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    system_top_i/clk_wiz_2/inst/clk_out1_top_clk_wiz_2_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=2375, routed)        0.887     0.889    system_top_i/processing_system7_1/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_top_i/processing_system7_1/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.005     0.884    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     0.884    system_top_i/processing_system7_1/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_75mhz
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y4    system_top_i/clk_wiz_2/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.333      12.084     MMCME2_ADV_X0Y0  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X58Y37     system_top_i/TPG_VDMA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X54Y35     system_top_i/TPG_VDMA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.arready_out_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X54Y36     system_top_i/TPG_VDMA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X71Y41     system_top_i/TPG_VDMA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X55Y40     system_top_i/TPG_VDMA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X59Y41     system_top_i/TPG_VDMA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X54Y38     system_top_i/TPG_VDMA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X54Y36     system_top_i/TPG_VDMA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X0Y0  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         6.667       5.687      SLICE_X34Y83     system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         6.667       5.687      SLICE_X34Y83     system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         6.667       5.687      SLICE_X34Y82     system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         6.667       5.687      SLICE_X34Y82     system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         6.667       5.687      SLICE_X34Y82     system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         6.667       5.687      SLICE_X34Y82     system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         6.667       5.687      SLICE_X36Y83     system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         6.667       5.687      SLICE_X36Y83     system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         6.667       5.687      SLICE_X34Y83     system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         6.667       5.687      SLICE_X34Y83     system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         6.667       5.687      SLICE_X34Y84     system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         6.667       5.687      SLICE_X36Y84     system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         6.667       5.687      SLICE_X36Y82     system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         6.667       5.687      SLICE_X34Y82     system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         6.667       5.687      SLICE_X32Y82     system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         6.667       5.687      SLICE_X36Y82     system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         6.667       5.687      SLICE_X36Y82     system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         6.667       5.687      SLICE_X34Y81     system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         6.667       5.687      SLICE_X34Y81     system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         6.667       5.687      SLICE_X36Y84     system_top_i/axi4_lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm0_feedback
  To Clock:  clk_mmcm0_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mmcm0_feedback
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    system_top_i/clk_wiz_2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  video_clk_pin
  To Clock:  video_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][16]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             video_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (video_clk_pin rise@6.734ns - video_clk_pin rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 0.715ns (10.936%)  route 5.823ns (89.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 11.627 - 6.734 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.959     0.959 r  ibufgds_0/O
                         net (fo=1, routed)           2.171     3.130    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.232 r  BUFG_INST/O
                         net (fo=1, routed)           0.146     3.378    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     3.479 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        1.719     5.198    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clk
    SLICE_X75Y30         FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDRE (Prop_fdre_C_Q)         0.419     5.617 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]/Q
                         net (fo=403, routed)         5.823    11.440    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/ipif_Addr[3]
    SLICE_X107Y32        LUT5 (Prop_lut5_I2_O)        0.296    11.736 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int[14][16]_i_1/O
                         net (fo=1, routed)           0.000    11.736    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int[14][16]_i_1_n_0
    SLICE_X107Y32        FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_pin rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     6.734    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.916     7.650 r  ibufgds_0/O
                         net (fo=1, routed)           1.972     9.622    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     9.714 r  BUFG_INST/O
                         net (fo=1, routed)           0.133     9.847    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.938 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        1.689    11.627    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X107Y32        FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][16]/C
                         clock pessimism              0.390    12.017    
                         clock uncertainty           -0.035    11.982    
    SLICE_X107Y32        FDRE (Setup_fdre_C_D)        0.031    12.013    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][16]
  -------------------------------------------------------------------
                         required time                         12.013    
                         arrival time                         -11.736    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][5]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             video_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (video_clk_pin rise@6.734ns - video_clk_pin rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 0.715ns (11.000%)  route 5.785ns (89.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 11.631 - 6.734 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.959     0.959 r  ibufgds_0/O
                         net (fo=1, routed)           2.171     3.130    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.232 r  BUFG_INST/O
                         net (fo=1, routed)           0.146     3.378    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     3.479 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        1.719     5.198    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clk
    SLICE_X75Y30         FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDRE (Prop_fdre_C_Q)         0.419     5.617 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]/Q
                         net (fo=403, routed)         5.785    11.403    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/ipif_Addr[3]
    SLICE_X108Y37        LUT5 (Prop_lut5_I2_O)        0.296    11.699 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int[7][5]_i_1/O
                         net (fo=1, routed)           0.000    11.699    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int[7][5]_i_1_n_0
    SLICE_X108Y37        FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_pin rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     6.734    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.916     7.650 r  ibufgds_0/O
                         net (fo=1, routed)           1.972     9.622    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     9.714 r  BUFG_INST/O
                         net (fo=1, routed)           0.133     9.847    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.938 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        1.693    11.631    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X108Y37        FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][5]/C
                         clock pessimism              0.390    12.021    
                         clock uncertainty           -0.035    11.986    
    SLICE_X108Y37        FDRE (Setup_fdre_C_D)        0.081    12.067    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][5]
  -------------------------------------------------------------------
                         required time                         12.067    
                         arrival time                         -11.699    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             video_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (video_clk_pin rise@6.734ns - video_clk_pin rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 0.715ns (11.167%)  route 5.688ns (88.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 11.556 - 6.734 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.959     0.959 r  ibufgds_0/O
                         net (fo=1, routed)           2.171     3.130    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.232 r  BUFG_INST/O
                         net (fo=1, routed)           0.146     3.378    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     3.479 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        1.719     5.198    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clk
    SLICE_X75Y30         FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDRE (Prop_fdre_C_Q)         0.419     5.617 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]/Q
                         net (fo=403, routed)         5.688    11.305    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/ipif_Addr[3]
    SLICE_X104Y36        LUT5 (Prop_lut5_I2_O)        0.296    11.601 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int[0][20]_i_1/O
                         net (fo=1, routed)           0.000    11.601    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int[0][20]_i_1_n_0
    SLICE_X104Y36        FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_pin rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     6.734    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.916     7.650 r  ibufgds_0/O
                         net (fo=1, routed)           1.972     9.622    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     9.714 r  BUFG_INST/O
                         net (fo=1, routed)           0.133     9.847    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.938 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        1.618    11.556    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X104Y36        FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][20]/C
                         clock pessimism              0.390    11.946    
                         clock uncertainty           -0.035    11.911    
    SLICE_X104Y36        FDRE (Setup_fdre_C_D)        0.077    11.988    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][20]
  -------------------------------------------------------------------
                         required time                         11.988    
                         arrival time                         -11.601    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             video_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (video_clk_pin rise@6.734ns - video_clk_pin rise@0.000ns)
  Data Path Delay:        6.433ns  (logic 0.715ns (11.115%)  route 5.718ns (88.885%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 11.629 - 6.734 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.959     0.959 r  ibufgds_0/O
                         net (fo=1, routed)           2.171     3.130    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.232 r  BUFG_INST/O
                         net (fo=1, routed)           0.146     3.378    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     3.479 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        1.719     5.198    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clk
    SLICE_X75Y30         FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDRE (Prop_fdre_C_Q)         0.419     5.617 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]/Q
                         net (fo=403, routed)         5.718    11.335    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/ipif_Addr[3]
    SLICE_X108Y34        LUT5 (Prop_lut5_I2_O)        0.296    11.631 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int[12][17]_i_1/O
                         net (fo=1, routed)           0.000    11.631    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int[12][17]_i_1_n_0
    SLICE_X108Y34        FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_pin rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     6.734    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.916     7.650 r  ibufgds_0/O
                         net (fo=1, routed)           1.972     9.622    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     9.714 r  BUFG_INST/O
                         net (fo=1, routed)           0.133     9.847    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.938 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        1.691    11.629    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X108Y34        FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17]/C
                         clock pessimism              0.390    12.019    
                         clock uncertainty           -0.035    11.984    
    SLICE_X108Y34        FDRE (Setup_fdre_C_D)        0.079    12.063    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17]
  -------------------------------------------------------------------
                         required time                         12.063    
                         arrival time                         -11.631    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][16]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             video_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (video_clk_pin rise@6.734ns - video_clk_pin rise@0.000ns)
  Data Path Delay:        6.434ns  (logic 0.715ns (11.113%)  route 5.719ns (88.887%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 11.629 - 6.734 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.959     0.959 r  ibufgds_0/O
                         net (fo=1, routed)           2.171     3.130    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.232 r  BUFG_INST/O
                         net (fo=1, routed)           0.146     3.378    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     3.479 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        1.719     5.198    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clk
    SLICE_X75Y30         FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDRE (Prop_fdre_C_Q)         0.419     5.617 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]/Q
                         net (fo=403, routed)         5.719    11.336    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/ipif_Addr[3]
    SLICE_X108Y34        LUT5 (Prop_lut5_I2_O)        0.296    11.632 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int[11][16]_i_1/O
                         net (fo=1, routed)           0.000    11.632    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int[11][16]_i_1_n_0
    SLICE_X108Y34        FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_pin rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     6.734    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.916     7.650 r  ibufgds_0/O
                         net (fo=1, routed)           1.972     9.622    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     9.714 r  BUFG_INST/O
                         net (fo=1, routed)           0.133     9.847    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.938 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        1.691    11.629    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X108Y34        FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][16]/C
                         clock pessimism              0.390    12.019    
                         clock uncertainty           -0.035    11.984    
    SLICE_X108Y34        FDRE (Setup_fdre_C_D)        0.081    12.065    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][16]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                         -11.632    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][11]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             video_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (video_clk_pin rise@6.734ns - video_clk_pin rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 0.715ns (11.806%)  route 5.341ns (88.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 11.549 - 6.734 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.959     0.959 r  ibufgds_0/O
                         net (fo=1, routed)           2.171     3.130    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.232 r  BUFG_INST/O
                         net (fo=1, routed)           0.146     3.378    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     3.479 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        1.719     5.198    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clk
    SLICE_X75Y30         FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDRE (Prop_fdre_C_Q)         0.419     5.617 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]/Q
                         net (fo=403, routed)         5.341    10.959    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/ipif_Addr[3]
    SLICE_X98Y52         LUT5 (Prop_lut5_I2_O)        0.296    11.255 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int[2][11]_i_1/O
                         net (fo=1, routed)           0.000    11.255    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int[2][11]_i_1_n_0
    SLICE_X98Y52         FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_pin rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     6.734    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.916     7.650 r  ibufgds_0/O
                         net (fo=1, routed)           1.972     9.622    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     9.714 r  BUFG_INST/O
                         net (fo=1, routed)           0.133     9.847    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.938 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        1.612    11.549    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X98Y52         FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][11]/C
                         clock pessimism              0.276    11.825    
                         clock uncertainty           -0.035    11.790    
    SLICE_X98Y52         FDRE (Setup_fdre_C_D)        0.079    11.869    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][11]
  -------------------------------------------------------------------
                         required time                         11.869    
                         arrival time                         -11.255    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][11]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             video_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (video_clk_pin rise@6.734ns - video_clk_pin rise@0.000ns)
  Data Path Delay:        5.993ns  (logic 0.715ns (11.932%)  route 5.278ns (88.068%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 11.548 - 6.734 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.959     0.959 r  ibufgds_0/O
                         net (fo=1, routed)           2.171     3.130    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.232 r  BUFG_INST/O
                         net (fo=1, routed)           0.146     3.378    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     3.479 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        1.719     5.198    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clk
    SLICE_X75Y30         FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDRE (Prop_fdre_C_Q)         0.419     5.617 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]/Q
                         net (fo=403, routed)         5.278    10.895    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/ipif_Addr[3]
    SLICE_X99Y53         LUT5 (Prop_lut5_I2_O)        0.296    11.191 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int[13][11]_i_1/O
                         net (fo=1, routed)           0.000    11.191    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int[13][11]_i_1_n_0
    SLICE_X99Y53         FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_pin rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     6.734    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.916     7.650 r  ibufgds_0/O
                         net (fo=1, routed)           1.972     9.622    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     9.714 r  BUFG_INST/O
                         net (fo=1, routed)           0.133     9.847    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.938 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        1.611    11.548    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X99Y53         FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][11]/C
                         clock pessimism              0.276    11.824    
                         clock uncertainty           -0.035    11.789    
    SLICE_X99Y53         FDRE (Setup_fdre_C_D)        0.029    11.818    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][11]
  -------------------------------------------------------------------
                         required time                         11.818    
                         arrival time                         -11.191    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][22]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             video_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (video_clk_pin rise@6.734ns - video_clk_pin rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 0.715ns (11.819%)  route 5.334ns (88.181%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 11.624 - 6.734 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.959     0.959 r  ibufgds_0/O
                         net (fo=1, routed)           2.171     3.130    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.232 r  BUFG_INST/O
                         net (fo=1, routed)           0.146     3.378    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     3.479 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        1.719     5.198    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clk
    SLICE_X75Y30         FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDRE (Prop_fdre_C_Q)         0.419     5.617 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]/Q
                         net (fo=403, routed)         5.334    10.952    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/ipif_Addr[3]
    SLICE_X107Y52        LUT5 (Prop_lut5_I2_O)        0.296    11.248 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int[11][22]_i_1/O
                         net (fo=1, routed)           0.000    11.248    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int[11][22]_i_1_n_0
    SLICE_X107Y52        FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_pin rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     6.734    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.916     7.650 r  ibufgds_0/O
                         net (fo=1, routed)           1.972     9.622    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     9.714 r  BUFG_INST/O
                         net (fo=1, routed)           0.133     9.847    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.938 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        1.687    11.624    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X107Y52        FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][22]/C
                         clock pessimism              0.276    11.900    
                         clock uncertainty           -0.035    11.865    
    SLICE_X107Y52        FDRE (Setup_fdre_C_D)        0.029    11.894    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][22]
  -------------------------------------------------------------------
                         required time                         11.894    
                         arrival time                         -11.248    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][22]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             video_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (video_clk_pin rise@6.734ns - video_clk_pin rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 0.715ns (11.816%)  route 5.336ns (88.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 11.624 - 6.734 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.959     0.959 r  ibufgds_0/O
                         net (fo=1, routed)           2.171     3.130    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.232 r  BUFG_INST/O
                         net (fo=1, routed)           0.146     3.378    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     3.479 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        1.719     5.198    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clk
    SLICE_X75Y30         FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDRE (Prop_fdre_C_Q)         0.419     5.617 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]/Q
                         net (fo=403, routed)         5.336    10.954    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/ipif_Addr[3]
    SLICE_X107Y52        LUT5 (Prop_lut5_I2_O)        0.296    11.250 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int[12][22]_i_1/O
                         net (fo=1, routed)           0.000    11.250    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int[12][22]_i_1_n_0
    SLICE_X107Y52        FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_pin rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     6.734    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.916     7.650 r  ibufgds_0/O
                         net (fo=1, routed)           1.972     9.622    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     9.714 r  BUFG_INST/O
                         net (fo=1, routed)           0.133     9.847    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.938 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        1.687    11.624    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X107Y52        FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][22]/C
                         clock pessimism              0.276    11.900    
                         clock uncertainty           -0.035    11.865    
    SLICE_X107Y52        FDRE (Setup_fdre_C_D)        0.031    11.896    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][22]
  -------------------------------------------------------------------
                         required time                         11.896    
                         arrival time                         -11.250    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][22]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             video_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (video_clk_pin rise@6.734ns - video_clk_pin rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 0.715ns (11.868%)  route 5.309ns (88.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 11.623 - 6.734 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.959     0.959 r  ibufgds_0/O
                         net (fo=1, routed)           2.171     3.130    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.232 r  BUFG_INST/O
                         net (fo=1, routed)           0.146     3.378    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     3.479 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        1.719     5.198    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clk
    SLICE_X75Y30         FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDRE (Prop_fdre_C_Q)         0.419     5.617 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]/Q
                         net (fo=403, routed)         5.309    10.927    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/ipif_Addr[3]
    SLICE_X107Y53        LUT5 (Prop_lut5_I2_O)        0.296    11.223 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int[9][22]_i_1/O
                         net (fo=1, routed)           0.000    11.223    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int[9][22]_i_1_n_0
    SLICE_X107Y53        FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_pin rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     6.734    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.916     7.650 r  ibufgds_0/O
                         net (fo=1, routed)           1.972     9.622    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     9.714 r  BUFG_INST/O
                         net (fo=1, routed)           0.133     9.847    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.938 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        1.686    11.623    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X107Y53        FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][22]/C
                         clock pessimism              0.276    11.899    
                         clock uncertainty           -0.035    11.864    
    SLICE_X107Y53        FDRE (Setup_fdre_C_D)        0.031    11.895    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][22]
  -------------------------------------------------------------------
                         required time                         11.895    
                         arrival time                         -11.223    
  -------------------------------------------------------------------
                         slack                                  0.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             video_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_pin rise@0.000ns - video_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.873%)  route 0.195ns (51.127%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.387     0.387 r  ibufgds_0/O
                         net (fo=1, routed)           0.663     1.050    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.077 r  BUFG_INST/O
                         net (fo=1, routed)           0.030     1.107    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.133 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        0.612     1.745    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X97Y49         FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y49         FDRE (Prop_fdre_C_Q)         0.141     1.886 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][11]/Q
                         net (fo=3, routed)           0.195     2.080    system_top_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/genr_control_regs[0][6]
    SLICE_X97Y50         LUT3 (Prop_lut3_I0_O)        0.045     2.125 r  system_top_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.125    system_top_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[3]_i_1_n_0
    SLICE_X97Y50         FDRE                                         r  system_top_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  ibufgds_0/O
                         net (fo=1, routed)           0.719     1.141    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.171 r  BUFG_INST/O
                         net (fo=1, routed)           0.033     1.204    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.233 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        0.880     2.113    system_top_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X97Y50         FDRE                                         r  system_top_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[3]/C
                         clock pessimism             -0.100     2.013    
    SLICE_X97Y50         FDRE (Hold_fdre_C_D)         0.091     2.104    system_top_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             video_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_pin rise@0.000ns - video_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.905%)  route 0.221ns (61.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.387     0.387 r  ibufgds_0/O
                         net (fo=1, routed)           0.663     1.050    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.077 r  BUFG_INST/O
                         net (fo=1, routed)           0.030     1.107    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.133 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        0.613     1.746    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X101Y49        FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDRE (Prop_fdre_C_Q)         0.141     1.887 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][9]/Q
                         net (fo=4, routed)           0.221     2.108    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg_n_0_[1][9]
    SLICE_X101Y50        FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  ibufgds_0/O
                         net (fo=1, routed)           0.719     1.141    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.171 r  BUFG_INST/O
                         net (fo=1, routed)           0.033     1.204    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.233 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        0.881     2.114    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X101Y50        FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[9]/C
                         clock pessimism             -0.100     2.014    
    SLICE_X101Y50        FDRE (Hold_fdre_C_D)         0.070     2.084    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             video_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_pin rise@0.000ns - video_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.251ns (57.337%)  route 0.187ns (42.663%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.387     0.387 r  ibufgds_0/O
                         net (fo=1, routed)           0.663     1.050    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.077 r  BUFG_INST/O
                         net (fo=1, routed)           0.030     1.107    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.133 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        0.610     1.743    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X97Y52         FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y52         FDRE (Prop_fdre_C_Q)         0.141     1.884 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]/Q
                         net (fo=1, routed)           0.187     2.071    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]__0[11]
    SLICE_X95Y49         LUT5 (Prop_lut5_I3_O)        0.045     2.116 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[11]_i_3/O
                         net (fo=1, routed)           0.000     2.116    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/core_data[11]
    SLICE_X95Y49         MUXF7 (Prop_muxf7_I1_O)      0.065     2.181 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     2.181    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0_n_20
    SLICE_X95Y49         FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  ibufgds_0/O
                         net (fo=1, routed)           0.719     1.141    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.171 r  BUFG_INST/O
                         net (fo=1, routed)           0.033     1.204    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.233 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        0.882     2.115    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X95Y49         FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/C
                         clock pessimism             -0.100     2.015    
    SLICE_X95Y49         FDRE (Hold_fdre_C_D)         0.105     2.120    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 system_top_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_hori_last_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             video_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_pin rise@0.000ns - video_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.231%)  route 0.234ns (58.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.387     0.387 r  ibufgds_0/O
                         net (fo=1, routed)           0.663     1.050    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.077 r  BUFG_INST/O
                         net (fo=1, routed)           0.030     1.107    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.133 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        0.613     1.746    system_top_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/clk
    SLICE_X104Y48        FDRE                                         r  system_top_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y48        FDRE (Prop_fdre_C_Q)         0.164     1.910 r  system_top_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[10]/Q
                         net (fo=5, routed)           0.234     2.144    system_top_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int[10]
    SLICE_X104Y50        FDSE                                         r  system_top_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_hori_last_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  ibufgds_0/O
                         net (fo=1, routed)           0.719     1.141    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.171 r  BUFG_INST/O
                         net (fo=1, routed)           0.033     1.204    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.233 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        0.882     2.115    system_top_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/clk
    SLICE_X104Y50        FDSE                                         r  system_top_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_hori_last_reg[10]/C
                         clock pessimism             -0.100     2.015    
    SLICE_X104Y50        FDSE (Hold_fdse_C_D)         0.052     2.067    system_top_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_hori_last_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             video_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_pin rise@0.000ns - video_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.248ns (49.154%)  route 0.257ns (50.846%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.387     0.387 r  ibufgds_0/O
                         net (fo=1, routed)           0.663     1.050    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.077 r  BUFG_INST/O
                         net (fo=1, routed)           0.030     1.107    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.133 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        0.611     1.744    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X91Y49         FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y49         FDRE (Prop_fdre_C_Q)         0.141     1.885 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]/Q
                         net (fo=1, routed)           0.257     2.141    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]__0[22]
    SLICE_X90Y50         LUT5 (Prop_lut5_I3_O)        0.045     2.186 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[22]_i_2/O
                         net (fo=1, routed)           0.000     2.186    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/genr_data[22]
    SLICE_X90Y50         MUXF7 (Prop_muxf7_I0_O)      0.062     2.248 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     2.248    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0_n_9
    SLICE_X90Y50         FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  ibufgds_0/O
                         net (fo=1, routed)           0.719     1.141    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.171 r  BUFG_INST/O
                         net (fo=1, routed)           0.033     1.204    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.233 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        0.879     2.112    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X90Y50         FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/C
                         clock pessimism             -0.100     2.012    
    SLICE_X90Y50         FDRE (Hold_fdre_C_D)         0.134     2.146    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 system_top_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             video_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_pin rise@0.000ns - video_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.387     0.387 r  ibufgds_0/O
                         net (fo=1, routed)           0.663     1.050    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.077 r  BUFG_INST/O
                         net (fo=1, routed)           0.030     1.107    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.133 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        0.608     1.741    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X101Y36        FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y36        FDRE (Prop_fdre_C_Q)         0.141     1.882 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[17]/Q
                         net (fo=1, routed)           0.052     1.934    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/intr_stat_clr_d[17]
    SLICE_X100Y36        LUT4 (Prop_lut4_I2_O)        0.045     1.979 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat[17]_i_1/O
                         net (fo=1, routed)           0.000     1.979    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat[17]_i_1_n_0
    SLICE_X100Y36        FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  ibufgds_0/O
                         net (fo=1, routed)           0.719     1.141    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.171 r  BUFG_INST/O
                         net (fo=1, routed)           0.033     1.204    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.233 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        0.876     2.109    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X100Y36        FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[17]/C
                         clock pessimism             -0.355     1.754    
    SLICE_X100Y36        FDRE (Hold_fdre_C_D)         0.121     1.875    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_top_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             video_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_pin rise@0.000ns - video_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.387     0.387 r  ibufgds_0/O
                         net (fo=1, routed)           0.663     1.050    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.077 r  BUFG_INST/O
                         net (fo=1, routed)           0.030     1.107    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.133 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        0.606     1.739    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X95Y33         FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y33         FDRE (Prop_fdre_C_Q)         0.141     1.880 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[19]/Q
                         net (fo=1, routed)           0.054     1.934    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/intr_stat_clr_d[19]
    SLICE_X94Y33         LUT4 (Prop_lut4_I2_O)        0.045     1.979 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat[19]_i_1/O
                         net (fo=1, routed)           0.000     1.979    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat[19]_i_1_n_0
    SLICE_X94Y33         FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  ibufgds_0/O
                         net (fo=1, routed)           0.719     1.141    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.171 r  BUFG_INST/O
                         net (fo=1, routed)           0.033     1.204    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.233 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        0.874     2.107    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X94Y33         FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[19]/C
                         clock pessimism             -0.355     1.752    
    SLICE_X94Y33         FDRE (Hold_fdre_C_D)         0.121     1.873    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             video_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_pin rise@0.000ns - video_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.250ns (48.496%)  route 0.266ns (51.504%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.387     0.387 r  ibufgds_0/O
                         net (fo=1, routed)           0.663     1.050    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.077 r  BUFG_INST/O
                         net (fo=1, routed)           0.030     1.107    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.133 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        0.610     1.743    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X103Y53        FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y53        FDRE (Prop_fdre_C_Q)         0.141     1.884 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]/Q
                         net (fo=1, routed)           0.266     2.149    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]__0[23]
    SLICE_X94Y49         LUT5 (Prop_lut5_I1_O)        0.045     2.194 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[23]_i_3/O
                         net (fo=1, routed)           0.000     2.194    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/core_data[23]
    SLICE_X94Y49         MUXF7 (Prop_muxf7_I1_O)      0.064     2.258 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     2.258    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0_n_8
    SLICE_X94Y49         FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  ibufgds_0/O
                         net (fo=1, routed)           0.719     1.141    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.171 r  BUFG_INST/O
                         net (fo=1, routed)           0.033     1.204    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.233 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        0.882     2.115    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X94Y49         FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/C
                         clock pessimism             -0.100     2.015    
    SLICE_X94Y49         FDRE (Hold_fdre_C_D)         0.134     2.149    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][7]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             video_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_pin rise@0.000ns - video_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.504%)  route 0.285ns (60.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.387     0.387 r  ibufgds_0/O
                         net (fo=1, routed)           0.663     1.050    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.077 r  BUFG_INST/O
                         net (fo=1, routed)           0.030     1.107    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.133 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        0.586     1.719    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clk
    SLICE_X84Y52         FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y52         FDRE (Prop_fdre_C_Q)         0.141     1.860 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][7]/Q
                         net (fo=27, routed)          0.285     2.145    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_37
    SLICE_X85Y45         LUT4 (Prop_lut4_I2_O)        0.045     2.190 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int[16][7]_i_1/O
                         net (fo=1, routed)           0.000     2.190    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int[16][7]_i_1_n_0
    SLICE_X85Y45         FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  ibufgds_0/O
                         net (fo=1, routed)           0.719     1.141    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.171 r  BUFG_INST/O
                         net (fo=1, routed)           0.033     1.204    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.233 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        0.856     2.089    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X85Y45         FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][7]/C
                         clock pessimism             -0.100     1.989    
    SLICE_X85Y45         FDRE (Hold_fdre_C_D)         0.091     2.080    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][7]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 system_top_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][10]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_pin  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             video_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_pin rise@0.000ns - video_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.209ns (41.307%)  route 0.297ns (58.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.387     0.387 r  ibufgds_0/O
                         net (fo=1, routed)           0.663     1.050    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.077 r  BUFG_INST/O
                         net (fo=1, routed)           0.030     1.107    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.133 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        0.611     1.744    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X98Y50         FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y50         FDRE (Prop_fdre_C_Q)         0.164     1.908 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[10]/Q
                         net (fo=2, routed)           0.297     2.205    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/intr_err[10]
    SLICE_X98Y49         LUT3 (Prop_lut3_I1_O)        0.045     2.250 r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][10]_i_1/O
                         net (fo=1, routed)           0.000     2.250    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][10]_i_1_n_0
    SLICE_X98Y49         FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  VIDEO_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    VIDEO_CLK_P
    Y9                   IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  ibufgds_0/O
                         net (fo=1, routed)           0.719     1.141    VIDEO_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.171 r  BUFG_INST/O
                         net (fo=1, routed)           0.033     1.204    system_top_i/vsrc_sel_1/U0/video_clk_1[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.233 r  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/O
                         net (fo=2401, routed)        0.882     2.115    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X98Y49         FDRE                                         r  system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][10]/C
                         clock pessimism             -0.100     2.015    
    SLICE_X98Y49         FDRE (Hold_fdre_C_D)         0.121     2.136    system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][10]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_clk_pin
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { VIDEO_CLK_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y5    system_top_i/v_vid_in_axi4s_1/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0  BUFG_INST/I
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         6.734       4.579      BUFGCTRL_X0Y1  system_top_i/vsrc_sel_1/U0/VIDEO_SEL_GEN[0].BUFGMUX_INST/I0
Min Period        n/a     FDSE/C              n/a            1.000         6.734       5.734      SLICE_X112Y46  system_top_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.DET_AVIDEO_LOCK.active_video_count_last_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         6.734       5.734      SLICE_X112Y48  system_top_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.DET_AVIDEO_LOCK.active_video_count_last_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         6.734       5.734      SLICE_X112Y48  system_top_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.DET_AVIDEO_LOCK.active_video_count_last_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         6.734       5.734      SLICE_X112Y46  system_top_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.DET_AVIDEO_LOCK.active_video_count_last_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         6.734       5.734      SLICE_X112Y46  system_top_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.DET_AVIDEO_LOCK.active_video_count_last_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         6.734       5.734      SLICE_X111Y47  system_top_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.DET_AVIDEO_LOCK.active_video_count_last_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         6.734       5.734      SLICE_X112Y46  system_top_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.DET_AVIDEO_LOCK.active_video_count_last_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X66Y30   system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X66Y30   system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X66Y30   system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X66Y30   system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X100Y38  system_top_i/v_tc_1/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X100Y38  system_top_i/v_tc_1/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X66Y35   system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X66Y35   system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X66Y35   system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X66Y35   system_top_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X100Y38  system_top_i/v_tc_1/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X100Y38  system_top_i/v_tc_1/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X6Y31    system_top_i/v_vid_in_axi4s_1/inst/vid_in_formatter/data_2_reg[10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X6Y31    system_top_i/v_vid_in_axi4s_1/inst/vid_in_formatter/data_2_reg[11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X6Y31    system_top_i/v_vid_in_axi4s_1/inst/vid_in_formatter/data_2_reg[12]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X6Y31    system_top_i/v_vid_in_axi4s_1/inst/vid_in_formatter/data_2_reg[13]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X6Y31    system_top_i/v_vid_in_axi4s_1/inst/vid_in_formatter/data_2_reg[14]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X6Y31    system_top_i/v_vid_in_axi4s_1/inst/vid_in_formatter/data_2_reg[15]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X6Y31    system_top_i/v_vid_in_axi4s_1/inst/vid_in_formatter/data_2_reg[8]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X6Y31    system_top_i/v_vid_in_axi4s_1/inst/vid_in_formatter/data_2_reg[9]_srl2/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_150mhz
  To Clock:  clk_150mhz

Setup :            0  Failing Endpoints,  Worst Slack        3.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.310ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150mhz rise@6.667ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.642ns (26.450%)  route 1.785ns (73.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 8.248 - 6.667 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.835     1.838    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X6Y49          FDPE                                         r  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDPE (Prop_fdpe_C_Q)         0.518     2.356 f  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.057     3.413    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_asreg
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.124     3.537 f  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.729     4.265    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X16Y49         FDPE                                         f  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     6.667 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     8.237    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     4.888 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.579    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.670 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.578     8.248    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X16Y49         FDPE                                         r  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.115     8.363    
                         clock uncertainty           -0.068     8.294    
    SLICE_X16Y49         FDPE (Recov_fdpe_C_PRE)     -0.361     7.933    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.933    
                         arrival time                          -4.265    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150mhz rise@6.667ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.642ns (26.450%)  route 1.785ns (73.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 8.248 - 6.667 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.835     1.838    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X6Y49          FDPE                                         r  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDPE (Prop_fdpe_C_Q)         0.518     2.356 f  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.057     3.413    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_asreg
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.124     3.537 f  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.729     4.265    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X16Y49         FDPE                                         f  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     6.667 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     8.237    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     4.888 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.579    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.670 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.578     8.248    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X16Y49         FDPE                                         r  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.115     8.363    
                         clock uncertainty           -0.068     8.294    
    SLICE_X16Y49         FDPE (Recov_fdpe_C_PRE)     -0.361     7.933    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.933    
                         arrival time                          -4.265    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150mhz rise@6.667ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.642ns (25.439%)  route 1.882ns (74.561%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 8.196 - 6.667 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.681     1.684    system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X26Y72         FDPE                                         r  system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y72         FDPE (Prop_fdpe_C_Q)         0.518     2.202 f  system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.682     2.884    system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_asreg
    SLICE_X26Y71         LUT2 (Prop_lut2_I0_O)        0.124     3.008 f  system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           1.200     4.208    system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X28Y58         FDPE                                         f  system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     6.667 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     8.237    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     4.888 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.579    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.670 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.527     8.196    system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X28Y58         FDPE                                         r  system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.114     8.311    
                         clock uncertainty           -0.068     8.242    
    SLICE_X28Y58         FDPE (Recov_fdpe_C_PRE)     -0.359     7.883    system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.883    
                         arrival time                          -4.208    
  -------------------------------------------------------------------
                         slack                                  3.676    

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150mhz rise@6.667ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.642ns (25.439%)  route 1.882ns (74.561%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 8.196 - 6.667 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.681     1.684    system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X26Y72         FDPE                                         r  system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y72         FDPE (Prop_fdpe_C_Q)         0.518     2.202 f  system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.682     2.884    system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_asreg
    SLICE_X26Y71         LUT2 (Prop_lut2_I0_O)        0.124     3.008 f  system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           1.200     4.208    system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X28Y58         FDPE                                         f  system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     6.667 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     8.237    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     4.888 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.579    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.670 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.527     8.196    system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X28Y58         FDPE                                         r  system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.114     8.311    
                         clock uncertainty           -0.068     8.242    
    SLICE_X28Y58         FDPE (Recov_fdpe_C_PRE)     -0.359     7.883    system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.883    
                         arrival time                          -4.208    
  -------------------------------------------------------------------
                         slack                                  3.676    

Slack (MET) :             3.765ns  (required time - arrival time)
  Source:                 system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150mhz rise@6.667ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.518ns (24.026%)  route 1.638ns (75.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 8.151 - 6.667 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.754     1.757    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X16Y49         FDPE                                         r  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDPE (Prop_fdpe_C_Q)         0.518     2.275 f  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          1.638     3.913    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X40Y54         FDCE                                         f  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     6.667 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     8.237    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     4.888 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.579    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.670 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.482     8.151    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X40Y54         FDCE                                         r  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.000     8.151    
                         clock uncertainty           -0.068     8.083    
    SLICE_X40Y54         FDCE (Recov_fdce_C_CLR)     -0.405     7.678    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.678    
                         arrival time                          -3.913    
  -------------------------------------------------------------------
                         slack                                  3.765    

Slack (MET) :             3.765ns  (required time - arrival time)
  Source:                 system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150mhz rise@6.667ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.518ns (24.026%)  route 1.638ns (75.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 8.151 - 6.667 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.754     1.757    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X16Y49         FDPE                                         r  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDPE (Prop_fdpe_C_Q)         0.518     2.275 f  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          1.638     3.913    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X40Y54         FDCE                                         f  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     6.667 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     8.237    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     4.888 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.579    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.670 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.482     8.151    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X40Y54         FDCE                                         r  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.000     8.151    
                         clock uncertainty           -0.068     8.083    
    SLICE_X40Y54         FDCE (Recov_fdce_C_CLR)     -0.405     7.678    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.678    
                         arrival time                          -3.913    
  -------------------------------------------------------------------
                         slack                                  3.765    

Slack (MET) :             3.765ns  (required time - arrival time)
  Source:                 system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150mhz rise@6.667ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.518ns (24.026%)  route 1.638ns (75.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 8.151 - 6.667 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.754     1.757    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X16Y49         FDPE                                         r  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDPE (Prop_fdpe_C_Q)         0.518     2.275 f  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          1.638     3.913    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X40Y54         FDCE                                         f  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     6.667 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     8.237    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     4.888 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.579    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.670 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.482     8.151    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X40Y54         FDCE                                         r  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.000     8.151    
                         clock uncertainty           -0.068     8.083    
    SLICE_X40Y54         FDCE (Recov_fdce_C_CLR)     -0.405     7.678    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.678    
                         arrival time                          -3.913    
  -------------------------------------------------------------------
                         slack                                  3.765    

Slack (MET) :             3.765ns  (required time - arrival time)
  Source:                 system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150mhz rise@6.667ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.518ns (24.026%)  route 1.638ns (75.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 8.151 - 6.667 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.754     1.757    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X16Y49         FDPE                                         r  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDPE (Prop_fdpe_C_Q)         0.518     2.275 f  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          1.638     3.913    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X40Y54         FDCE                                         f  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     6.667 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     8.237    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     4.888 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.579    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.670 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.482     8.151    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X40Y54         FDCE                                         r  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.000     8.151    
                         clock uncertainty           -0.068     8.083    
    SLICE_X40Y54         FDCE (Recov_fdce_C_CLR)     -0.405     7.678    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.678    
                         arrival time                          -3.913    
  -------------------------------------------------------------------
                         slack                                  3.765    

Slack (MET) :             3.765ns  (required time - arrival time)
  Source:                 system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150mhz rise@6.667ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.518ns (24.026%)  route 1.638ns (75.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 8.151 - 6.667 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.754     1.757    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X16Y49         FDPE                                         r  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDPE (Prop_fdpe_C_Q)         0.518     2.275 f  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          1.638     3.913    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X40Y54         FDCE                                         f  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     6.667 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     8.237    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     4.888 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.579    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.670 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.482     8.151    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X40Y54         FDCE                                         r  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.000     8.151    
                         clock uncertainty           -0.068     8.083    
    SLICE_X40Y54         FDCE (Recov_fdce_C_CLR)     -0.405     7.678    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.678    
                         arrival time                          -3.913    
  -------------------------------------------------------------------
                         slack                                  3.765    

Slack (MET) :             3.765ns  (required time - arrival time)
  Source:                 system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150mhz rise@6.667ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.518ns (24.026%)  route 1.638ns (75.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 8.151 - 6.667 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.754     1.757    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X16Y49         FDPE                                         r  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDPE (Prop_fdpe_C_Q)         0.518     2.275 f  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          1.638     3.913    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X40Y54         FDCE                                         f  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     6.667 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     8.237    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     4.888 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.579    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.670 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       1.482     8.151    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X40Y54         FDCE                                         r  system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.000     8.151    
                         clock uncertainty           -0.068     8.083    
    SLICE_X40Y54         FDCE (Recov_fdce_C_CLR)     -0.405     7.678    system_top_i/axi4_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.678    
                         arrival time                          -3.913    
  -------------------------------------------------------------------
                         slack                                  3.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150mhz rise@0.000ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.798%)  route 0.293ns (61.202%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.549     0.551    system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X51Y66         FDRE                                         r  system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.105     0.797    system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X51Y67         LUT2 (Prop_lut2_I1_O)        0.045     0.842 f  system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1/O
                         net (fo=2, routed)           0.188     1.030    system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_0
    SLICE_X48Y67         FDPE                                         f  system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.818     0.820    system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X48Y67         FDPE                                         r  system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X48Y67         FDPE (Remov_fdpe_C_PRE)     -0.095     0.720    system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150mhz rise@0.000ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.798%)  route 0.293ns (61.202%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.549     0.551    system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X51Y66         FDRE                                         r  system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.105     0.797    system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X51Y67         LUT2 (Prop_lut2_I1_O)        0.045     0.842 f  system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1/O
                         net (fo=2, routed)           0.188     1.030    system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_0
    SLICE_X48Y67         FDPE                                         f  system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.818     0.820    system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X48Y67         FDPE                                         r  system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X48Y67         FDPE (Remov_fdpe_C_PRE)     -0.095     0.720    system_top_i/axi4_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150mhz rise@0.000ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.976%)  route 0.115ns (45.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.550     0.552    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y80         FDPE                                         r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDPE (Prop_fdpe_C_Q)         0.141     0.693 f  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.115     0.808    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X39Y80         FDCE                                         f  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.816     0.818    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y80         FDCE                                         r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.252     0.566    
    SLICE_X39Y80         FDCE (Remov_fdce_C_CLR)     -0.092     0.474    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.474    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150mhz rise@0.000ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.976%)  route 0.115ns (45.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.550     0.552    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y80         FDPE                                         r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDPE (Prop_fdpe_C_Q)         0.141     0.693 f  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.115     0.808    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X39Y80         FDCE                                         f  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.816     0.818    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y80         FDCE                                         r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.252     0.566    
    SLICE_X39Y80         FDCE (Remov_fdce_C_CLR)     -0.092     0.474    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.474    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150mhz rise@0.000ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.976%)  route 0.115ns (45.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.550     0.552    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y80         FDPE                                         r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDPE (Prop_fdpe_C_Q)         0.141     0.693 f  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.115     0.808    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X39Y80         FDCE                                         f  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.816     0.818    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y80         FDCE                                         r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.252     0.566    
    SLICE_X39Y80         FDCE (Remov_fdce_C_CLR)     -0.092     0.474    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.474    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150mhz rise@0.000ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.976%)  route 0.115ns (45.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.550     0.552    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y80         FDPE                                         r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDPE (Prop_fdpe_C_Q)         0.141     0.693 f  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.115     0.808    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X39Y80         FDCE                                         f  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.816     0.818    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y80         FDCE                                         r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.252     0.566    
    SLICE_X39Y80         FDCE (Remov_fdce_C_CLR)     -0.092     0.474    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.474    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150mhz rise@0.000ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.976%)  route 0.115ns (45.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.550     0.552    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y80         FDPE                                         r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDPE (Prop_fdpe_C_Q)         0.141     0.693 f  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.115     0.808    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X39Y80         FDCE                                         f  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.816     0.818    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y80         FDCE                                         r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.252     0.566    
    SLICE_X39Y80         FDCE (Remov_fdce_C_CLR)     -0.092     0.474    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.474    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150mhz rise@0.000ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.976%)  route 0.115ns (45.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.550     0.552    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y80         FDPE                                         r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDPE (Prop_fdpe_C_Q)         0.141     0.693 f  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.115     0.808    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X39Y80         FDCE                                         f  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.816     0.818    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y80         FDCE                                         r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.252     0.566    
    SLICE_X39Y80         FDCE (Remov_fdce_C_CLR)     -0.092     0.474    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.474    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150mhz rise@0.000ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.976%)  route 0.115ns (45.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.550     0.552    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y80         FDPE                                         r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDPE (Prop_fdpe_C_Q)         0.141     0.693 f  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.115     0.808    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X39Y80         FDCE                                         f  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.816     0.818    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y80         FDCE                                         r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.252     0.566    
    SLICE_X39Y80         FDCE (Remov_fdce_C_CLR)     -0.092     0.474    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.474    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_150mhz  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150mhz rise@0.000ns - clk_150mhz rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.976%)  route 0.115ns (45.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.550     0.552    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y80         FDPE                                         r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDPE (Prop_fdpe_C_Q)         0.141     0.693 f  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.115     0.808    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X39Y80         FDCE                                         f  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    system_top_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  system_top_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    system_top_i/clk_wiz_2/inst/clk_out2_top_clk_wiz_2_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=13169, routed)       0.816     0.818    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y80         FDCE                                         r  system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.252     0.566    
    SLICE_X39Y80         FDCE (Remov_fdce_C_CLR)     -0.092     0.474    system_top_i/axi4_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.474    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.334    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 0.580ns (11.764%)  route 4.350ns (88.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 9.640 - 7.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.720     3.014    system_top_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X85Y92         FDRE                                         r  system_top_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.456     3.470 r  system_top_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          2.161     5.631    system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aresetn
    SLICE_X80Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.755 f  system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=30, routed)          2.190     7.944    system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]
    SLICE_X53Y85         FDPE                                         f  system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.461     9.640    system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X53Y85         FDPE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.229     9.869    
                         clock uncertainty           -0.111     9.758    
    SLICE_X53Y85         FDPE (Recov_fdpe_C_PRE)     -0.359     9.399    system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.399    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 0.580ns (11.764%)  route 4.350ns (88.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 9.640 - 7.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.720     3.014    system_top_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X85Y92         FDRE                                         r  system_top_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.456     3.470 r  system_top_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          2.161     5.631    system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aresetn
    SLICE_X80Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.755 f  system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=30, routed)          2.190     7.944    system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]
    SLICE_X53Y85         FDPE                                         f  system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.461     9.640    system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X53Y85         FDPE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.229     9.869    
                         clock uncertainty           -0.111     9.758    
    SLICE_X53Y85         FDPE (Recov_fdpe_C_PRE)     -0.359     9.399    system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.399    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 0.580ns (11.764%)  route 4.350ns (88.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 9.640 - 7.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.720     3.014    system_top_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X85Y92         FDRE                                         r  system_top_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.456     3.470 r  system_top_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          2.161     5.631    system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aresetn
    SLICE_X80Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.755 f  system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=30, routed)          2.190     7.944    system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/AR[0]
    SLICE_X53Y85         FDPE                                         f  system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.461     9.640    system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X53Y85         FDPE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.229     9.869    
                         clock uncertainty           -0.111     9.758    
    SLICE_X53Y85         FDPE (Recov_fdpe_C_PRE)     -0.359     9.399    system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.399    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 0.580ns (11.764%)  route 4.350ns (88.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 9.640 - 7.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.720     3.014    system_top_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X85Y92         FDRE                                         r  system_top_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.456     3.470 r  system_top_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          2.161     5.631    system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aresetn
    SLICE_X80Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.755 f  system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=30, routed)          2.190     7.944    system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/AR[0]
    SLICE_X53Y85         FDPE                                         f  system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.461     9.640    system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X53Y85         FDPE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.229     9.869    
                         clock uncertainty           -0.111     9.758    
    SLICE_X53Y85         FDPE (Recov_fdpe_C_PRE)     -0.359     9.399    system_top_i/axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.399    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 0.580ns (11.810%)  route 4.331ns (88.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 9.710 - 7.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.720     3.014    system_top_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X85Y92         FDRE                                         r  system_top_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.456     3.470 r  system_top_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          1.869     5.339    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X49Y100        LUT1 (Prop_lut1_I0_O)        0.124     5.463 f  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=60, routed)          2.462     7.925    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0
    SLICE_X57Y65         FDCE                                         f  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.531     9.710    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X57Y65         FDCE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/C
                         clock pessimism              0.229     9.939    
                         clock uncertainty           -0.111     9.828    
    SLICE_X57Y65         FDCE (Recov_fdce_C_CLR)     -0.405     9.423    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg
  -------------------------------------------------------------------
                         required time                          9.423    
                         arrival time                          -7.925    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.532ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 0.609ns (12.919%)  route 4.105ns (87.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 9.704 - 7.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.720     3.014    system_top_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X85Y92         FDRE                                         r  system_top_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.456     3.470 r  system_top_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          1.913     5.383    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X43Y98         LUT1 (Prop_lut1_I0_O)        0.153     5.536 f  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=345, routed)         2.192     7.728    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X59Y71         FDPE                                         f  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.525     9.704    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X59Y71         FDPE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.229     9.933    
                         clock uncertainty           -0.111     9.822    
    SLICE_X59Y71         FDPE (Recov_fdpe_C_PRE)     -0.562     9.260    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.260    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             1.532ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 0.609ns (12.919%)  route 4.105ns (87.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 9.704 - 7.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.720     3.014    system_top_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X85Y92         FDRE                                         r  system_top_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.456     3.470 r  system_top_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          1.913     5.383    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X43Y98         LUT1 (Prop_lut1_I0_O)        0.153     5.536 f  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=345, routed)         2.192     7.728    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X59Y71         FDPE                                         f  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.525     9.704    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X59Y71         FDPE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.229     9.933    
                         clock uncertainty           -0.111     9.822    
    SLICE_X59Y71         FDPE (Recov_fdpe_C_PRE)     -0.562     9.260    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.260    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 0.580ns (11.810%)  route 4.331ns (88.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 9.710 - 7.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.720     3.014    system_top_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X85Y92         FDRE                                         r  system_top_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.456     3.470 r  system_top_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          1.869     5.339    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X49Y100        LUT1 (Prop_lut1_I0_O)        0.124     5.463 f  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=60, routed)          2.462     7.925    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0
    SLICE_X57Y65         FDPE                                         f  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.531     9.710    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X57Y65         FDPE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.229     9.939    
                         clock uncertainty           -0.111     9.828    
    SLICE_X57Y65         FDPE (Recov_fdpe_C_PRE)     -0.359     9.469    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          9.469    
                         arrival time                          -7.925    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 0.580ns (11.810%)  route 4.331ns (88.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 9.710 - 7.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.720     3.014    system_top_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X85Y92         FDRE                                         r  system_top_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.456     3.470 r  system_top_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          1.869     5.339    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X49Y100        LUT1 (Prop_lut1_I0_O)        0.124     5.463 f  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=60, routed)          2.462     7.925    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0
    SLICE_X57Y65         FDPE                                         f  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.531     9.710    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X57Y65         FDPE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.229     9.939    
                         clock uncertainty           -0.111     9.828    
    SLICE_X57Y65         FDPE (Recov_fdpe_C_PRE)     -0.359     9.469    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          9.469    
                         arrival time                          -7.925    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 0.580ns (11.810%)  route 4.331ns (88.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 9.710 - 7.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.720     3.014    system_top_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X85Y92         FDRE                                         r  system_top_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.456     3.470 r  system_top_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          1.869     5.339    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X49Y100        LUT1 (Prop_lut1_I0_O)        0.124     5.463 f  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=60, routed)          2.462     7.925    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0
    SLICE_X57Y65         FDPE                                         f  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       1.531     9.710    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X57Y65         FDPE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.229     9.939    
                         clock uncertainty           -0.111     9.828    
    SLICE_X57Y65         FDPE (Recov_fdpe_C_PRE)     -0.359     9.469    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          9.469    
                         arrival time                          -7.925    
  -------------------------------------------------------------------
                         slack                                  1.544    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_S_AXI_HP1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/axi_interconnect_S_AXI_HP1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.546%)  route 0.188ns (59.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.556     0.892    system_top_i/axi_interconnect_S_AXI_HP1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X49Y99         FDPE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDPE (Prop_fdpe_C_Q)         0.128     1.020 f  system_top_i/axi_interconnect_S_AXI_HP1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.188     1.207    system_top_i/axi_interconnect_S_AXI_HP1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y100        FDPE                                         f  system_top_i/axi_interconnect_S_AXI_HP1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.911     1.277    system_top_i/axi_interconnect_S_AXI_HP1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X46Y100        FDPE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X46Y100        FDPE (Remov_fdpe_C_PRE)     -0.124     1.118    system_top_i/axi_interconnect_S_AXI_HP1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_S_AXI_HP1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/axi_interconnect_S_AXI_HP1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.352%)  route 0.182ns (58.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.556     0.892    system_top_i/axi_interconnect_S_AXI_HP1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X49Y99         FDPE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDPE (Prop_fdpe_C_Q)         0.128     1.020 f  system_top_i/axi_interconnect_S_AXI_HP1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.182     1.201    system_top_i/axi_interconnect_S_AXI_HP1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X49Y100        FDPE                                         f  system_top_i/axi_interconnect_S_AXI_HP1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.911     1.277    system_top_i/axi_interconnect_S_AXI_HP1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X49Y100        FDPE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X49Y100        FDPE (Remov_fdpe_C_PRE)     -0.149     1.093    system_top_i/axi_interconnect_S_AXI_HP1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.617%)  route 0.190ns (57.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.545     0.881    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X48Y77         FDPE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDPE (Prop_fdpe_C_Q)         0.141     1.022 f  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.190     1.211    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X53Y77         FDCE                                         f  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.807     1.173    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X53Y77         FDCE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X53Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.046    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.617%)  route 0.190ns (57.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.545     0.881    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X48Y77         FDPE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDPE (Prop_fdpe_C_Q)         0.141     1.022 f  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.190     1.211    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X53Y77         FDCE                                         f  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.807     1.173    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X53Y77         FDCE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X53Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.046    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.617%)  route 0.190ns (57.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.545     0.881    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X48Y77         FDPE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDPE (Prop_fdpe_C_Q)         0.141     1.022 f  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.190     1.211    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X53Y77         FDCE                                         f  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.807     1.173    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X53Y77         FDCE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X53Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.046    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.212%)  route 0.162ns (55.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.548     0.884    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X51Y85         FDPE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDPE (Prop_fdpe_C_Q)         0.128     1.012 f  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.162     1.173    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X49Y85         FDPE                                         f  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.819     1.185    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X49Y85         FDPE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y85         FDPE (Remov_fdpe_C_PRE)     -0.148     1.002    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.734%)  route 0.243ns (63.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.553     0.889    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X49Y89         FDPE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.030 f  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.243     1.272    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X50Y87         FDCE                                         f  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.816     1.182    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_aclk
    SLICE_X50Y87         FDCE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y87         FDCE (Remov_fdce_C_CLR)     -0.067     1.080    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.734%)  route 0.243ns (63.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.553     0.889    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X49Y89         FDPE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.030 f  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.243     1.272    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X50Y87         FDPE                                         f  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.816     1.182    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_aclk
    SLICE_X50Y87         FDPE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y87         FDPE (Remov_fdpe_C_PRE)     -0.071     1.076    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.734%)  route 0.243ns (63.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.553     0.889    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X49Y89         FDPE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.030 f  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.243     1.272    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X50Y87         FDPE                                         f  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.816     1.182    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_aclk
    SLICE_X50Y87         FDPE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y87         FDPE (Remov_fdpe_C_PRE)     -0.071     1.076    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.762%)  route 0.243ns (63.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.545     0.881    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X51Y81         FDPE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.022 f  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=23, routed)          0.243     1.264    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X49Y79         FDCE                                         f  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13256, routed)       0.813     1.179    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_aclk
    SLICE_X49Y79         FDCE                                         r  system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X49Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.052    system_top_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.212    





