/***************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * This file was automatically generated by headergen, DO NOT EDIT it.
 * headergen version: 2.1.8
 * XML versions: atj213x:1.0
 *
 * Copyright (C) 2015 by Marcin Bukat
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 ****************************************************************************/
#ifndef __HEADERGEN__ATJ213X__PMU__H__
#define __HEADERGEN__ATJ213X__PMU__H__
#include "regs-macro.h"

#define REGS_PMU_BASE (0xb0000000)

#define REGS_PMU_VERSION "1.0"

/**
 * Register: PMU_CTL
 * Address: 0
 * SCT: no
 */
#define PMU_CTL                 (*(volatile unsigned long *)(REGS_PMU_BASE + 0x0))
#define BP_PMU_CTL_LBRM         31
#define BM_PMU_CTL_LBRM         0x80000000
#define BF_PMU_CTL_LBRM(v)      (((v) << 31) & 0x80000000)
#define BP_PMU_CTL_VCVS         28
#define BM_PMU_CTL_VCVS         0x70000000
#define BF_PMU_CTL_VCVS(v)      (((v) << 28) & 0x70000000)
#define BP_PMU_CTL_LBNM         27
#define BM_PMU_CTL_LBNM         0x8000000
#define BF_PMU_CTL_LBNM(v)      (((v) << 27) & 0x8000000)
#define BP_PMU_CTL_VDVS         24
#define BM_PMU_CTL_VDVS         0x7000000
#define BF_PMU_CTL_VDVS(v)      (((v) << 24) & 0x7000000)
#define BP_PMU_CTL_VCDE         23
#define BM_PMU_CTL_VCDE         0x800000
#define BF_PMU_CTL_VCDE(v)      (((v) << 23) & 0x800000)
#define BP_PMU_CTL_VCVD         20
#define BM_PMU_CTL_VCVD         0x700000
#define BF_PMU_CTL_VCVD(v)      (((v) << 20) & 0x700000)
#define BP_PMU_CTL_VDDE         19
#define BM_PMU_CTL_VDDE         0x80000
#define BF_PMU_CTL_VDDE(v)      (((v) << 19) & 0x80000)
#define BP_PMU_CTL_VDVD         16
#define BM_PMU_CTL_VDVD         0x70000
#define BF_PMU_CTL_VDVD(v)      (((v) << 16) & 0x70000)
#define BP_PMU_CTL_BLEN         15
#define BM_PMU_CTL_BLEN         0x8000
#define BF_PMU_CTL_BLEN(v)      (((v) << 15) & 0x8000)
#define BP_PMU_CTL_VCOE         14
#define BM_PMU_CTL_VCOE         0x4000
#define BF_PMU_CTL_VCOE(v)      (((v) << 14) & 0x4000)
#define BP_PMU_CTL_LA6E         13
#define BM_PMU_CTL_LA6E         0x2000
#define BF_PMU_CTL_LA6E(v)      (((v) << 13) & 0x2000)
#define BP_PMU_CTL_LA4E         12
#define BM_PMU_CTL_LA4E         0x1000
#define BF_PMU_CTL_LA4E(v)      (((v) << 12) & 0x1000)
#define BP_PMU_CTL_IBIAS        10
#define BM_PMU_CTL_IBIAS        0xc00
#define BF_PMU_CTL_IBIAS(v)     (((v) << 10) & 0xc00)
#define BP_PMU_CTL_OSCFREQ      8
#define BM_PMU_CTL_OSCFREQ      0x300
#define BF_PMU_CTL_OSCFREQ(v)   (((v) << 8) & 0x300)
#define BP_PMU_CTL_DC1M         7
#define BM_PMU_CTL_DC1M         0x80
#define BF_PMU_CTL_DC1M(v)      (((v) << 7) & 0x80)
#define BP_PMU_CTL_DC2M         6
#define BM_PMU_CTL_DC2M         0x40
#define BF_PMU_CTL_DC2M(v)      (((v) << 6) & 0x40)
#define BP_PMU_CTL_BLVS         3
#define BM_PMU_CTL_BLVS         0x38
#define BF_PMU_CTL_BLVS(v)      (((v) << 3) & 0x38)
#define BP_PMU_CTL_VDV0         2
#define BM_PMU_CTL_VDV0         0x4
#define BF_PMU_CTL_VDV0(v)      (((v) << 2) & 0x4)
#define BP_PMU_CTL_PWRM         0
#define BM_PMU_CTL_PWRM         0x3
#define BF_PMU_CTL_PWRM(v)      (((v) << 0) & 0x3)

/**
 * Register: PMU_LRADC
 * Address: 0x4
 * SCT: no
 */
#define PMU_LRADC                       (*(volatile unsigned long *)(REGS_PMU_BASE + 0x4))
#define BP_PMU_LRADC_RESERVED31_28      28
#define BM_PMU_LRADC_RESERVED31_28      0xf0000000
#define BF_PMU_LRADC_RESERVED31_28(v)   (((v) << 28) & 0xf0000000)
#define BP_PMU_LRADC_REMOADC4           24
#define BM_PMU_LRADC_REMOADC4           0xf000000
#define BF_PMU_LRADC_REMOADC4(v)        (((v) << 24) & 0xf000000)
#define BP_PMU_LRADC_RESERVED23_20      22
#define BM_PMU_LRADC_RESERVED23_20      0xc00000
#define BF_PMU_LRADC_RESERVED23_20(v)   (((v) << 22) & 0xc00000)
#define BP_PMU_LRADC_BATADC6            16
#define BM_PMU_LRADC_BATADC6            0x3f0000
#define BF_PMU_LRADC_BATADC6(v)         (((v) << 16) & 0x3f0000)
#define BP_PMU_LRADC_RESERVED15_14      14
#define BM_PMU_LRADC_RESERVED15_14      0xc000
#define BF_PMU_LRADC_RESERVED15_14(v)   (((v) << 14) & 0xc000)
#define BP_PMU_LRADC_TEMPADC6           8
#define BM_PMU_LRADC_TEMPADC6           0x3f00
#define BF_PMU_LRADC_TEMPADC6(v)        (((v) << 8) & 0x3f00)
#define BP_PMU_LRADC_RESERVED7_0        0
#define BM_PMU_LRADC_RESERVED7_0        0xff
#define BF_PMU_LRADC_RESERVED7_0(v)     (((v) << 0) & 0xff)

/**
 * Register: PMU_CHG
 * Address: 0x8
 * SCT: no
 */
#define PMU_CHG                             (*(volatile unsigned long *)(REGS_PMU_BASE + 0x8))
#define BP_PMU_CHG_EN                       31
#define BM_PMU_CHG_EN                       0x80000000
#define BF_PMU_CHG_EN(v)                    (((v) << 31) & 0x80000000)
#define BP_PMU_CHG_CURRENT                  28
#define BM_PMU_CHG_CURRENT                  0x70000000
#define BV_PMU_CHG_CURRENT__CURRENT_50mA    0x0
#define BV_PMU_CHG_CURRENT__CURRENT_100mA   0x1
#define BV_PMU_CHG_CURRENT__CURRENT_150mA   0x2
#define BV_PMU_CHG_CURRENT__CURRENT_200mA   0x3
#define BV_PMU_CHG_CURRENT__CURRENT_250mA   0x4
#define BV_PMU_CHG_CURRENT__CURRENT_300mA   0x5
#define BV_PMU_CHG_CURRENT__CURRENT_400mA   0x6
#define BV_PMU_CHG_CURRENT__CURRENT_500mA   0x7
#define BF_PMU_CHG_CURRENT(v)               (((v) << 28) & 0x70000000)
#define BF_PMU_CHG_CURRENT_V(v)             ((BV_PMU_CHG_CURRENT__##v << 28) & 0x70000000)
#define BP_PMU_CHG_STAT                     27
#define BM_PMU_CHG_STAT                     0x8000000
#define BV_PMU_CHG_STAT__DISCHARGING        0x0
#define BV_PMU_CHG_STAT__CHARGING           0x1
#define BF_PMU_CHG_STAT(v)                  (((v) << 27) & 0x8000000)
#define BF_PMU_CHG_STAT_V(v)                ((BV_PMU_CHG_STAT__##v << 27) & 0x8000000)
#define BP_PMU_CHG_CHGPHASE                 25
#define BM_PMU_CHG_CHGPHASE                 0x6000000
#define BV_PMU_CHG_CHGPHASE__RESERVED       0x0
#define BV_PMU_CHG_CHGPHASE__PRECHARGE      0x1
#define BV_PMU_CHG_CHGPHASE__CC             0x2
#define BV_PMU_CHG_CHGPHASE__CV             0x3
#define BF_PMU_CHG_CHGPHASE(v)              (((v) << 25) & 0x6000000)
#define BF_PMU_CHG_CHGPHASE_V(v)            ((BV_PMU_CHG_CHGPHASE__##v << 25) & 0x6000000)
#define BP_PMU_CHG_RESERVED24_16            16
#define BM_PMU_CHG_RESERVED24_16            0x1ff0000
#define BF_PMU_CHG_RESERVED24_16(v)         (((v) << 16) & 0x1ff0000)
#define BP_PMU_CHG_PBLS                     15
#define BM_PMU_CHG_PBLS                     0x8000
#define BF_PMU_CHG_PBLS(v)                  (((v) << 15) & 0x8000)
#define BP_PMU_CHG_PPHS                     14
#define BM_PMU_CHG_PPHS                     0x4000
#define BF_PMU_CHG_PPHS(v)                  (((v) << 14) & 0x4000)
#define BP_PMU_CHG_RESERVED13               13
#define BM_PMU_CHG_RESERVED13               0x2000
#define BF_PMU_CHG_RESERVED13(v)            (((v) << 13) & 0x2000)
#define BP_PMU_CHG_PDUT                     8
#define BM_PMU_CHG_PDUT                     0x1f00
#define BF_PMU_CHG_PDUT(v)                  (((v) << 8) & 0x1f00)
#define BP_PMU_CHG_RESERVED7                7
#define BM_PMU_CHG_RESERVED7                0x80
#define BF_PMU_CHG_RESERVED7(v)             (((v) << 7) & 0x80)
#define BP_PMU_CHG_BLV0                     6
#define BM_PMU_CHG_BLV0                     0x40
#define BF_PMU_CHG_BLV0(v)                  (((v) << 6) & 0x40)
#define BP_PMU_CHG_TMPSET                   4
#define BM_PMU_CHG_TMPSET                   0x30
#define BV_PMU_CHG_TMPSET__TEMP_40C         0x0
#define BV_PMU_CHG_TMPSET__TEMP_45C         0x1
#define BV_PMU_CHG_TMPSET__TEMP_50C         0x2
#define BV_PMU_CHG_TMPSET__TEMP_55C         0x3
#define BF_PMU_CHG_TMPSET(v)                (((v) << 4) & 0x30)
#define BF_PMU_CHG_TMPSET_V(v)              ((BV_PMU_CHG_TMPSET__##v << 4) & 0x30)
#define BP_PMU_CHG_LBNMIVS                  2
#define BM_PMU_CHG_LBNMIVS                  0xc
#define BV_PMU_CHG_LBNMIVS__VOLTAGE_2_9     0x0
#define BV_PMU_CHG_LBNMIVS__VOLTAGE_3_1     0x1
#define BV_PMU_CHG_LBNMIVS__VOLTAGE_3_3     0x2
#define BV_PMU_CHG_LBNMIVS__VOLTAGE_3_5     0x3
#define BF_PMU_CHG_LBNMIVS(v)               (((v) << 2) & 0xc)
#define BF_PMU_CHG_LBNMIVS_V(v)             ((BV_PMU_CHG_LBNMIVS__##v << 2) & 0xc)
#define BP_PMU_CHG_LBRVS                    0
#define BM_PMU_CHG_LBRVS                    0x3
#define BV_PMU_CHG_LBRVS__VOLTAGE_2_7       0x0
#define BV_PMU_CHG_LBRVS__VOLTAGE_2_9       0x1
#define BV_PMU_CHG_LBRVS__VOLTAGE_3_1       0x2
#define BV_PMU_CHG_LBRVS__VOLTAGE_3_3       0x3
#define BF_PMU_CHG_LBRVS(v)                 (((v) << 0) & 0x3)
#define BF_PMU_CHG_LBRVS_V(v)               ((BV_PMU_CHG_LBRVS__##v << 0) & 0x3)

#endif /* __HEADERGEN__ATJ213X__PMU__H__ */
