// Seed: 2343573752
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_4 + 1 == (id_4);
  wire  id_5 = id_5;
  logic id_6;
endmodule
module module_1 #(
    parameter id_15 = 32'd78
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  input wire _id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout tri1 id_2;
  output wire id_1;
  supply1 id_22 = 1;
  wire id_23;
  wire id_24;
  wire id_25;
  wire [-1 : id_15] id_26, id_27, id_28;
  module_0 modCall_1 (
      id_22,
      id_12,
      id_27,
      id_12
  );
  assign id_2 = -1;
endmodule
