<h4><strong>Step 1:</strong></h4><div class="answer"> <p>The two devices are designed to have equal lengths.</p> <p>The ratio of the widths of the PMOS and NMOS transistors are,</p> <p> <img src="images/3657-13-39P-i1.png" /> </p> <p>Determine the value of equivalent capacitance <img src="images/3657-13-39P-i2.png" />.<img src="images/3657-13-39P-i3.png" /> </p> <p>The gate drain overlap capacitance per micrometer of gate width is <img src="images/3657-13-39P-i4.png" />. </p> <p> <img src="images/3657-13-39P-i5.png" /> </p> <p> <img src="images/3657-13-39P-i6.png" /> </p> </div><h4><strong>Step 2:</strong></h4><div class="answer"> <p>The effective drain body capacitance per micrometer of gate width is <img src="images/3657-13-39P-i7.png" /></p> <p> <img src="images/3657-13-39P-i8.png" /> </p> <p> <img src="images/3657-13-39P-i9.png" /> </p> <p>Determine the input capacitance of the load inverter.<img src="images/3657-13-39P-i10.png" /></p> </div><h4><strong>Step 3:</strong></h4><div class="answer"> <p>Determine the equivalent capacitance.</p> <p> <img src="images/3657-13-39P-i11.png" /> </p> <p>Determine the factor <img src="images/3657-13-39P-i12.png" />.</p> <p> <img src="images/3657-13-39P-i13.png" /> </p> </div><h4><strong>Step 4:</strong></h4><div class="answer"> <p>Determine the factor <img src="images/3657-13-39P-i14.png" />.</p> <p> <img src="images/3657-13-39P-i15.png" /> </p> <p> </div><h4><strong>Step 5:</strong></h4><div class="answer">Determine the low to high propagation delay.</p> <p> <img src="images/3657-13-39P-i16.png" /> </p> <p>Thus, the low to high propagation delay <img src="images/3657-13-39P-i17.png" /> is <img src="images/3657-13-39P-i18.png" />.</p> </div><h4><strong>Step 6:</strong></h4><div class="answer"> <p>Determine the high to low propagation delay.</p> <p> <img src="images/3657-13-39P-i19.png" /> </p> <p>Thus, the high to low propagation delay <img src="images/3657-13-39P-i20.png" /> is <img src="images/3657-13-39P-i21.png" />.</p> </div><h4><strong>Step 7:</strong></h4><div class="answer"> <p>Determine the propagation delay, <img src="images/3657-13-39P-i22.png" />.</p> <p> <img src="images/3657-13-39P-i23.png" /> </p> <p>Substitute <img src="images/3657-13-39P-i24.png" /> for <img src="images/3657-13-39P-i25.png" /> and <img src="images/3657-13-39P-i26.png" /> for <img src="images/3657-13-39P-i27.png" />.</p> <p> <img src="images/3657-13-39P-i28.png" /> </p> <p>Thus, the propagation delay <img src="images/3657-13-39P-i29.png" /> is <img src="images/3657-13-39P-i30.png" />.</p> </div><h4><strong>Step 8:</strong></h4><div class="answer"> <p>The value of capacitance is proportional to the propagation delay.</p> <p>If the propagation delay increases by <img src="images/3657-13-39P-i31.png" /> then the capacitance also increases by <img src="images/3657-13-39P-i32.png" />.</p> <p>Determine the additional load capacitance.</p> <p> <img src="images/3657-13-39P-i33.png" /> </p> <p>Thus, the additional capacitance load is <img src="images/3657-13-39P-i34.png" />.</p></div>