TimeQuest Timing Analyzer report for Sdram_Tx_Rx
Tue Apr 24 18:55:31 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
 14. Slow 1200mV 85C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
 15. Slow 1200mV 85C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
 16. Slow 1200mV 85C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
 17. Slow 1200mV 85C Model Hold: 'Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_24M'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Output Enable Times
 27. Minimum Output Enable Times
 28. Output Disable Times
 29. Minimum Output Disable Times
 30. Slow 1200mV 85C Model Metastability Report
 31. Slow 1200mV 0C Model Fmax Summary
 32. Slow 1200mV 0C Model Setup Summary
 33. Slow 1200mV 0C Model Hold Summary
 34. Slow 1200mV 0C Model Recovery Summary
 35. Slow 1200mV 0C Model Removal Summary
 36. Slow 1200mV 0C Model Minimum Pulse Width Summary
 37. Slow 1200mV 0C Model Setup: 'Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
 39. Slow 1200mV 0C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
 40. Slow 1200mV 0C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
 41. Slow 1200mV 0C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
 42. Slow 1200mV 0C Model Hold: 'Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_24M'
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Output Enable Times
 52. Minimum Output Enable Times
 53. Output Disable Times
 54. Minimum Output Disable Times
 55. Slow 1200mV 0C Model Metastability Report
 56. Fast 1200mV 0C Model Setup Summary
 57. Fast 1200mV 0C Model Hold Summary
 58. Fast 1200mV 0C Model Recovery Summary
 59. Fast 1200mV 0C Model Removal Summary
 60. Fast 1200mV 0C Model Minimum Pulse Width Summary
 61. Fast 1200mV 0C Model Setup: 'Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 62. Fast 1200mV 0C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
 63. Fast 1200mV 0C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
 64. Fast 1200mV 0C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
 65. Fast 1200mV 0C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
 66. Fast 1200mV 0C Model Hold: 'Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 67. Fast 1200mV 0C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
 68. Fast 1200mV 0C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
 69. Fast 1200mV 0C Model Minimum Pulse Width: 'Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 70. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_24M'
 71. Setup Times
 72. Hold Times
 73. Clock to Output Times
 74. Minimum Clock to Output Times
 75. Output Enable Times
 76. Minimum Output Enable Times
 77. Output Disable Times
 78. Minimum Output Disable Times
 79. Fast 1200mV 0C Model Metastability Report
 80. Multicorner Timing Analysis Summary
 81. Setup Times
 82. Hold Times
 83. Clock to Output Times
 84. Minimum Clock to Output Times
 85. Board Trace Model Assignments
 86. Input Transition Times
 87. Signal Integrity Metrics (Slow 1200mv 0c Model)
 88. Signal Integrity Metrics (Slow 1200mv 85c Model)
 89. Signal Integrity Metrics (Fast 1200mv 0c Model)
 90. Setup Transfers
 91. Hold Transfers
 92. Report TCCS
 93. Report RSKM
 94. Unconstrained Paths
 95. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; Sdram_Tx_Rx                                         ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10E22C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+------------------------------------------------------------------------+
; Clock Name                                                         ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                     ; Targets                                                                ;
+--------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+------------------------------------------------------------------------+
; clk_24M                                                            ; Base      ; 41.666 ; 24.0 MHz   ; 0.000 ; 20.833 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { clk_24M }                                                            ;
; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Generated ; 19.999 ; 50.0 MHz   ; 0.000 ; 9.999  ; 50.00      ; 12        ; 25          ;       ;        ;           ;            ; false    ; clk_24M ; Clk_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] }           ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] }   ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] } ;
+--------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                          ;
+------------+-----------------+--------------------------------------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                         ; Note                    ;
+------------+-----------------+--------------------------------------------------------------------+-------------------------+
; 167.45 MHz ; 167.45 MHz      ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;                         ;
; 306.94 MHz ; 306.94 MHz      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ;                         ;
; 990.1 MHz  ; 511.77 MHz      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; limit due to hold check ;
+------------+-----------------+--------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                         ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; -6.349 ; -305.902      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; -1.233 ; -1.621        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.891 ; -3.808        ;
+--------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                          ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -3.158 ; -9.328        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; -3.031 ; -13.707       ;
; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; -0.217 ; -0.421        ;
+--------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                           ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; 0.250  ; 0.000         ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.260  ; 0.000         ;
; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; 9.699  ; 0.000         ;
; clk_24M                                                            ; 20.767 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                               ; Launch Clock                                                       ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -6.349 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.835     ; 1.466      ;
; -6.348 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.835     ; 1.465      ;
; -6.343 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.835     ; 1.460      ;
; -6.252 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.862     ; 1.342      ;
; -6.236 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.862     ; 1.326      ;
; -6.040 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.823     ; 1.169      ;
; -6.040 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.823     ; 1.169      ;
; -6.033 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.156     ; 1.829      ;
; -6.019 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.862     ; 1.109      ;
; -5.925 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[8]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.352     ; 1.525      ;
; -5.920 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[11]     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.157     ; 1.715      ;
; -5.919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[8]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.157     ; 1.714      ;
; -5.918 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.157     ; 1.713      ;
; -5.915 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.157     ; 1.710      ;
; -5.911 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.157     ; 1.706      ;
; -5.872 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.876     ; 0.948      ;
; -5.869 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.361     ; 1.460      ;
; -5.868 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.361     ; 1.459      ;
; -5.862 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.876     ; 0.938      ;
; -5.858 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.864     ; 0.946      ;
; -5.855 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.823     ; 0.984      ;
; -5.832 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.862     ; 0.922      ;
; -5.797 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.941     ; 1.808      ;
; -5.789 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[9]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.312     ; 1.429      ;
; -5.786 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.312     ; 1.426      ;
; -5.758 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.351     ; 1.359      ;
; -5.618 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.638     ; 0.932      ;
; -5.574 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.876     ; 0.650      ;
; -5.568 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.876     ; 0.644      ;
; -5.566 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.876     ; 0.642      ;
; -5.566 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.876     ; 0.642      ;
; -5.529 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.312     ; 1.169      ;
; -5.504 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.129     ; 1.327      ;
; -5.469 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.402     ; 1.019      ;
; -5.455 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.312     ; 1.095      ;
; -5.450 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.638     ; 0.764      ;
; -5.440 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.680     ; 1.712      ;
; -5.439 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[9]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.680     ; 1.711      ;
; -5.438 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.680     ; 1.710      ;
; -5.433 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.680     ; 1.705      ;
; -5.431 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.680     ; 1.703      ;
; -5.430 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.680     ; 1.702      ;
; -5.428 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.680     ; 1.700      ;
; -5.409 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[7]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.311     ; 1.050      ;
; -5.408 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.311     ; 1.049      ;
; -5.406 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[11]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.311     ; 1.047      ;
; -5.404 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.311     ; 1.045      ;
; -5.354 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[7]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.352     ; 0.954      ;
; -5.354 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.352     ; 0.954      ;
; -5.350 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.352     ; 0.950      ;
; -5.266 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.942     ; 1.276      ;
; -5.202 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.129     ; 1.025      ;
; -5.116 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.941     ; 1.127      ;
; -5.113 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.941     ; 1.124      ;
; -5.103 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.679     ; 1.376      ;
; -5.085 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.402     ; 0.635      ;
; -5.039 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.876     ; 0.115      ;
; -5.037 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.874     ; 0.115      ;
; -5.004 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.129     ; 0.827      ;
; -5.001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.129     ; 0.824      ;
; -4.986 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.823     ; 0.115      ;
; -4.981 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.818     ; 0.115      ;
; -4.939 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.129     ; 0.762      ;
; -4.938 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.129     ; 0.761      ;
; -4.937 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.129     ; 0.760      ;
; -4.929 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.942     ; 0.939      ;
; -4.916 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.333     ; 0.535      ;
; -4.746 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.680     ; 1.018      ;
; -4.746 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.680     ; 1.018      ;
; -4.708 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.465     ; 1.195      ;
; -4.526 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.652     ; 0.826      ;
; -4.524 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.652     ; 0.824      ;
; -4.523 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.652     ; 0.823      ;
; -4.523 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.652     ; 0.823      ;
; -4.522 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.652     ; 0.822      ;
; -4.486 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.680     ; 0.758      ;
; -4.320 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.157     ; 0.115      ;
; -4.319 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.156     ; 0.115      ;
; -4.292 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.129     ; 0.115      ;
; -1.486 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.038     ; 1.661      ;
; -1.436 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.038     ; 1.611      ;
; -1.292 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.038     ; 1.467      ;
; -1.288 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.038     ; 1.463      ;
; -1.269 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.025     ; 1.457      ;
; -1.257 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.025     ; 1.445      ;
; -1.252 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.025     ; 1.440      ;
; -1.242 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.025     ; 1.430      ;
; -1.156 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.026     ; 1.343      ;
; -1.129 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.026     ; 1.316      ;
; -0.966 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.038     ; 1.141      ;
; -0.957 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.038     ; 1.132      ;
; -0.683 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.038     ; 0.858      ;
; -0.670 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.025     ; 0.858      ;
; -0.640 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.038     ; 0.815      ;
; -0.627 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.025     ; 0.815      ;
; 14.027 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[4]             ; Sdram_Top:Sdram_Top_inst|sdram_cmd[1]                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.066     ; 5.907      ;
; 14.095 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[4]             ; Sdram_Top:Sdram_Top_inst|sdram_cmd[2]                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.066     ; 5.839      ;
; 14.118 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                      ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 5.807      ;
; 14.118 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                      ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 5.807      ;
; 14.118 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                      ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 5.807      ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                                  ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -1.233 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.188      ; 2.898      ;
; -1.230 ; Sdram_Top:Sdram_Top_inst|rd_en                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.177      ; 2.884      ;
; -1.214 ; Cmd_Decode:Cmd_Decode_inst|rd_trig                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.177      ; 2.868      ;
; -1.209 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.177      ; 2.863      ;
; -1.129 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 4.565      ; 4.011      ;
; -1.118 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.188      ; 2.783      ;
; -1.031 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.177      ; 2.685      ;
; -0.927 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.177      ; 2.581      ;
; -0.619 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.176      ; 2.272      ;
; -0.581 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 4.565      ; 3.963      ;
; -0.388 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.016      ; 3.305      ;
; -0.284 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 4.393      ; 4.418      ;
; -0.151 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.005      ; 3.057      ;
; -0.023 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.004      ; 2.928      ;
; 0.047  ; Cmd_Decode:Cmd_Decode_inst|rd_trig                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.005      ; 2.859      ;
; 0.098  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 4.393      ; 4.536      ;
; 0.138  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.016      ; 2.779      ;
; 0.264  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.182      ; 2.664      ;
; 0.271  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.182      ; 2.657      ;
; 0.303  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.016      ; 2.614      ;
; 0.339  ; Sdram_Top:Sdram_Top_inst|rd_en                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.182      ; 2.589      ;
; 0.372  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.232      ; 2.538      ;
; 0.372  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.232      ; 2.538      ;
; 0.385  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.005      ; 2.521      ;
; 0.405  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.181      ; 2.522      ;
; 0.414  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 4.570      ; 3.742      ;
; 0.415  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.232      ; 2.495      ;
; 0.465  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.193      ; 2.474      ;
; 0.473  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.232      ; 2.437      ;
; 0.478  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.220      ; 2.420      ;
; 0.482  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.220      ; 2.416      ;
; 0.510  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.193      ; 2.429      ;
; 0.557  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.232      ; 2.353      ;
; 0.580  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.231      ; 2.768      ;
; 0.581  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.193      ; 2.358      ;
; 0.623  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.231      ; 2.725      ;
; 0.678  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.219      ; 2.658      ;
; 0.711  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.231      ; 2.637      ;
; 0.765  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.231      ; 2.583      ;
; 0.837  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.232      ; 2.073      ;
; 0.840  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 4.570      ; 3.816      ;
; 0.846  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.231      ; 2.502      ;
; 0.891  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 4.231      ; 2.457      ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                    ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -0.891 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.358      ; 3.135      ;
; -0.800 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.564      ; 3.128      ;
; -0.789 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.358      ; 3.033      ;
; -0.763 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.538      ; 2.970      ;
; -0.758 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.564      ; 3.184      ;
; -0.739 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.358      ; 2.983      ;
; -0.711 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.538      ; 2.918      ;
; -0.709 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.563      ; 3.036      ;
; -0.706 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.538      ; 2.913      ;
; -0.697 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.565      ; 3.026      ;
; -0.687 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.358      ; 2.931      ;
; -0.683 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.566      ; 3.111      ;
; -0.669 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.358      ; 2.913      ;
; -0.664 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.563      ; 2.991      ;
; -0.660 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.564      ; 3.086      ;
; -0.653 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.370      ; 2.909      ;
; -0.647 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.564      ; 2.975      ;
; -0.623 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.358      ; 2.867      ;
; -0.621 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.564      ; 3.047      ;
; -0.618 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.550      ; 2.837      ;
; -0.600 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.538      ; 2.807      ;
; -0.596 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.733      ; 3.337      ;
; -0.596 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.564      ; 2.924      ;
; -0.594 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.565      ; 3.021      ;
; -0.589 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.538      ; 2.796      ;
; -0.587 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.734      ; 3.329      ;
; -0.561 ; Cmd_Decode:Cmd_Decode_inst|wr_trig                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.566      ; 2.989      ;
; -0.560 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.537      ; 2.766      ;
; -0.555 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.564      ; 2.883      ;
; -0.550 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.577      ; 2.989      ;
; -0.520 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.565      ; 2.947      ;
; -0.520 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.576      ; 2.860      ;
; -0.518 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.733      ; 3.259      ;
; -0.485 ; Cmd_Decode:Cmd_Decode_inst|wr_trig                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.735      ; 3.228      ;
; -0.483 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.538      ; 2.690      ;
; -0.427 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.563      ; 2.754      ;
; -0.394 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.734      ; 3.136      ;
; -0.326 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.746      ; 3.080      ;
; -0.286 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.734      ; 3.028      ;
; -0.005 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 3.965      ; 3.574      ;
; 0.080  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 3.966      ; 3.588      ;
; 0.206  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 4.135      ; 3.777      ;
; 0.526  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 3.965      ; 3.543      ;
; 0.530  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 3.966      ; 3.638      ;
; 0.709  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 4.135      ; 3.774      ;
; 1.070  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.538      ; 1.137      ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                    ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -3.158 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.129      ; 1.041      ;
; -1.732 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.129      ; 2.467      ;
; -1.694 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.128      ; 2.504      ;
; -1.692 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.156      ; 2.534      ;
; -1.678 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.129      ; 2.521      ;
; -1.670 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.129      ; 2.529      ;
; -1.612 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.157      ; 2.615      ;
; -1.599 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.334      ; 2.805      ;
; -1.573 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.169      ; 2.666      ;
; -1.572 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.141      ; 2.639      ;
; -1.539 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.156      ; 2.687      ;
; -1.532 ; Cmd_Decode:Cmd_Decode_inst|wr_trig                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.336      ; 2.874      ;
; -1.529 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.157      ; 2.698      ;
; -1.527 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.170      ; 2.713      ;
; -1.508 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.346      ; 2.908      ;
; -1.503 ; Cmd_Decode:Cmd_Decode_inst|wr_trig                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.160      ; 2.727      ;
; -1.500 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.158      ; 2.728      ;
; -1.496 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.333      ; 2.907      ;
; -1.489 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.129      ; 2.710      ;
; -1.460 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.157      ; 2.767      ;
; -1.458 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.334      ; 2.946      ;
; -1.443 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.157      ; 2.784      ;
; -1.441 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.129      ; 2.758      ;
; -1.432 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.158      ; 2.796      ;
; -1.401 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.129      ; 2.798      ;
; -1.399 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.158      ; 2.829      ;
; -1.352 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.942      ; 2.660      ;
; -1.352 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.157      ; 2.875      ;
; -1.349 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.156      ; 2.877      ;
; -1.331 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.334      ; 3.073      ;
; -1.329 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.159      ; 2.900      ;
; -1.319 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.942      ; 2.693      ;
; -1.279 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.942      ; 2.733      ;
; -1.244 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.157      ; 2.983      ;
; -1.241 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.333      ; 3.162      ;
; -1.236 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.157      ; 2.991      ;
; -1.232 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.954      ; 2.792      ;
; -1.198 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.942      ; 2.814      ;
; -1.147 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.942      ; 2.865      ;
; -1.091 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.942      ; 2.921      ;
; -0.981 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.131      ; 3.411      ;
; -0.939 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.308      ; 3.630      ;
; -0.913 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.132      ; 3.480      ;
; -0.477 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 4.132      ; 3.436      ;
; -0.470 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 4.131      ; 3.442      ;
; -0.451 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 4.308      ; 3.638      ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                                  ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -3.031 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.876      ; 1.915      ;
; -2.910 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.818      ; 1.978      ;
; -2.853 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.864      ; 2.081      ;
; -2.757 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.835      ; 2.148      ;
; -2.745 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.876      ; 2.201      ;
; -2.741 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.876      ; 2.205      ;
; -2.732 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.876      ; 2.214      ;
; -2.646 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.874      ; 2.298      ;
; -2.639 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.835      ; 2.266      ;
; -2.626 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.874      ; 2.318      ;
; -2.616 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.818      ; 2.272      ;
; -2.615 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.864      ; 2.319      ;
; -2.607 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.876      ; 2.339      ;
; -2.594 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.876      ; 2.352      ;
; -2.571 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.835      ; 2.334      ;
; -2.556 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.874      ; 2.388      ;
; -2.547 ; Sdram_Top:Sdram_Top_inst|rd_en                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.823      ; 2.346      ;
; -2.543 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.874      ; 2.401      ;
; -2.506 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.818      ; 2.382      ;
; -2.502 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.823      ; 2.391      ;
; -2.442 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.862      ; 2.490      ;
; -2.438 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.823      ; 2.455      ;
; -2.418 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.874      ; 2.526      ;
; -2.417 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.823      ; 2.476      ;
; -2.405 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.874      ; 2.539      ;
; -2.386 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.818      ; 2.502      ;
; -2.385 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.830      ; 2.515      ;
; -2.363 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.638      ; 2.345      ;
; -2.344 ; Cmd_Decode:Cmd_Decode_inst|rd_trig                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.818      ; 2.544      ;
; -2.344 ; Sdram_Top:Sdram_Top_inst|rd_en                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.818      ; 2.544      ;
; -2.310 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.830      ; 2.590      ;
; -2.262 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.650      ; 2.458      ;
; -2.241 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.638      ; 2.467      ;
; -2.154 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.650      ; 2.566      ;
; -2.090 ; Cmd_Decode:Cmd_Decode_inst|rd_trig                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.638      ; 2.618      ;
; -1.959 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.650      ; 2.761      ;
; -1.947 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.638      ; 2.761      ;
; -1.370 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.785      ; 3.676      ;
; -1.227 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.780      ; 3.814      ;
; -0.963 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 4.785      ; 3.603      ;
; -0.758 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.600      ; 4.103      ;
; -0.698 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 4.780      ; 3.863      ;
; -0.401 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 4.600      ; 3.980      ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                                                        ; Launch Clock                                                       ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.217 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                             ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.758      ;
; -0.204 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.758      ;
; -0.190 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                             ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.785      ;
; -0.177 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.785      ;
; 0.104  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.065      ;
; 0.104  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.065      ;
; 0.284  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]                                                                                                                ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.258      ;
; 0.299  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]                                                                                                                ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.273      ;
; 0.333  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]                                                                                                             ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.308      ;
; 0.347  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]                                                                                                             ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.322      ;
; 0.398  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.360      ;
; 0.407  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]                                                                                                                ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.382      ;
; 0.407  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]                                                                                                                ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.382      ;
; 0.415  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.377      ;
; 0.431  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.432  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.440  ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]  ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.168      ;
; 0.443  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.758      ;
; 0.444  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.758      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[0]                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[0]                                                                                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[1]                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[1]                                                                                                          ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[10]                                                              ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[10]                                                                                                         ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[13]                                                              ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[13]                                                                                                         ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[0]                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[0]                                                                                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[1]                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[1]                                                                                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[2]                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[2]                                                                                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[3]                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[3]                                                                                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[4]                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[4]                                                                                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[5]                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[5]                                                                                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[0]                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[0]                                                                                                                ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][0]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][0]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][1]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][1]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[2]                                                                ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[2]                                                                                                           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[0]                                                                ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[0]                                                                                                           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_flag                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_flag                                                                                                             ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[1]                                                                ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[1]                                                                                                           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                                                             ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[0]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[0]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[1]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[1]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[2]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[2]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[3]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[3]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[4]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[4]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[5]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[5]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]                                                                   ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]                                                                                                              ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag                                                                                                                  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]                                                                                                             ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                                                             ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag                                                                                                                    ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_full      ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                            ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]                                                                                                          ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[2]                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[2]                                                                                                          ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[3]                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[3]                                                                                                          ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[4]                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[4]                                                                                                          ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[5]                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[5]                                                                                                          ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[6]                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[6]                                                                                                          ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[7]                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[7]                                                                                                          ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[8]                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[8]                                                                                                          ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[9]                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[9]                                                                                                          ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[11]                                                              ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[11]                                                                                                         ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[12]                                                              ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[12]                                                                                                         ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|uart_state                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|uart_state                                                                                                                                      ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[0]                                                                                         ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[0]                                                                                                                                    ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[1]                                                                                         ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[1]                                                                                                                                    ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][0]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][0]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][1]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][1]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][0]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][0]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][1]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][1]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][0]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][0]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][1]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][1]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]                                                                                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]                                                                                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_full      ; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty ; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                            ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; Uart_Byte_Tx:Uart_Byte_Tx_inst|send_en                                                                                              ; Uart_Byte_Tx:Uart_Byte_Tx_inst|send_en                                                                                                                                         ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; Uart_Byte_Tx:Uart_Byte_Tx_inst|uart_state                                                                                           ; Uart_Byte_Tx:Uart_Byte_Tx_inst|uart_state                                                                                                                                      ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.457  ; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]  ; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.184      ;
; 0.465  ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[0]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[0]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.484  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.778      ;
; 0.485  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.778      ;
; 0.485  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.778      ;
; 0.490  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.784      ;
; 0.490  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.783      ;
; 0.491  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.785      ;
; 0.491  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.785      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                       ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                            ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ;
; 0.273 ; 0.273        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ;
; 0.277 ; 0.277        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ;
; 0.280 ; 0.280        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl|inclk[0]              ;
; 0.280 ; 0.280        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl|outclk                ;
; 0.285 ; 0.285        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673|datac                ;
; 0.285 ; 0.285        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00111_662|datac                ;
; 0.286 ; 0.286        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ;
; 0.288 ; 0.288        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00001_706|datad                ;
; 0.289 ; 0.289        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ;
; 0.294 ; 0.294        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00011_695|datac                ;
; 0.297 ; 0.297        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00100_684|datac                ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|Selector19~0|combout                      ;
; 0.493 ; 0.493        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector19~0|datab                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|break_cnt[0]|q                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|break_cnt[0]|q                            ;
; 0.507 ; 0.507        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|Selector19~0|combout                      ;
; 0.507 ; 0.507        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector19~0|datab                        ;
; 0.687 ; 0.687        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00100_684|datac                ;
; 0.689 ; 0.689        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00011_695|datac                ;
; 0.695 ; 0.695        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ;
; 0.695 ; 0.695        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00001_706|datad                ;
; 0.697 ; 0.697        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ;
; 0.698 ; 0.698        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673|datac                ;
; 0.698 ; 0.698        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00111_662|datac                ;
; 0.703 ; 0.703        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl|inclk[0]              ;
; 0.703 ; 0.703        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl|outclk                ;
; 0.706 ; 0.706        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ;
; 0.710 ; 0.710        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ;
; 0.732 ; 0.732        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 0.260 ; 0.260        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ;
; 0.298 ; 0.298        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00111_655|datad                 ;
; 0.300 ; 0.300        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ;
; 0.301 ; 0.301        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl|inclk[0]               ;
; 0.301 ; 0.301        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl|outclk                 ;
; 0.308 ; 0.308        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666|datac                 ;
; 0.310 ; 0.310        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ;
; 0.310 ; 0.310        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ;
; 0.318 ; 0.318        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00010_688|datac                 ;
; 0.318 ; 0.318        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00100_677|datac                 ;
; 0.321 ; 0.321        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00001_699|dataa                 ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ;
; 0.416 ; 0.416        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|Selector20~0|combout                       ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector20~0|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|break_cnt[0]|q                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|break_cnt[0]|q                             ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector20~0|datad                         ;
; 0.581 ; 0.581        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|Selector20~0|combout                       ;
; 0.660 ; 0.660        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ;
; 0.673 ; 0.673        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00001_699|dataa                 ;
; 0.676 ; 0.676        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00010_688|datac                 ;
; 0.676 ; 0.676        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00100_677|datac                 ;
; 0.684 ; 0.684        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ;
; 0.684 ; 0.684        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ;
; 0.684 ; 0.684        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666|datac                 ;
; 0.692 ; 0.692        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ;
; 0.692 ; 0.692        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl|inclk[0]               ;
; 0.692 ; 0.692        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl|outclk                 ;
; 0.695 ; 0.695        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00111_655|datad                 ;
; 0.732 ; 0.732        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]                                                                           ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]                                                                           ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[8]                                                                           ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]                                                                         ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]                                                                         ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                         ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                         ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]                                                                        ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]                                                                         ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]                                                                         ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]                                                                         ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]                                                                         ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]                                                                         ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[9]                                                                         ;
; 9.701 ; 9.921        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                           ;
; 9.701 ; 9.921        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                           ;
; 9.701 ; 9.921        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]                                                                          ;
; 9.701 ; 9.921        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[9]                                                                           ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[11]                                                                          ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]                                                                           ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]                                                                           ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[7]                                                                           ;
; 9.714 ; 9.934        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end_flag                                                                          ;
; 9.714 ; 9.934        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end_flag_r                                                                        ;
; 9.714 ; 9.934        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|pre_state.01000                                                                                                 ;
; 9.714 ; 9.934        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|pre_state.10000                                                                                                 ;
; 9.714 ; 9.934        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]       ;
; 9.714 ; 9.934        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]       ;
; 9.714 ; 9.934        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]       ;
; 9.714 ; 9.934        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]       ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                         ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                         ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                         ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                         ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                         ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                         ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[10]                                                                   ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[13]                                                                   ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0] ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1] ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2] ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3] ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Cmd_Decode:Cmd_Decode_inst|wr_cmd[0]                                                                                                     ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Cmd_Decode:Cmd_Decode_inst|wr_cmd[1]                                                                                                     ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Cmd_Decode:Cmd_Decode_inst|wr_cmd[2]                                                                                                     ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Cmd_Decode:Cmd_Decode_inst|wr_cmd[3]                                                                                                     ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Cmd_Decode:Cmd_Decode_inst|wr_cmd[4]                                                                                                     ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Cmd_Decode:Cmd_Decode_inst|wr_cmd[5]                                                                                                     ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Cmd_Decode:Cmd_Decode_inst|wr_cmd[6]                                                                                                     ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Cmd_Decode:Cmd_Decode_inst|wr_cmd[7]                                                                                                     ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                         ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                         ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110                                                                      ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111                                                                      ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]                                                                           ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]                                                                           ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[3]                                                                           ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[1]                                                                            ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end                                                                               ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag                                                                              ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end                                                                              ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[0]                                                                     ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[1]                                                                     ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[2]                                                                     ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_flag                                                                       ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|sdram_cmd[2]                                                                   ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|pre_state.00001                                                                                                 ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|pre_state.00010                                                                                                 ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|pre_state.00100                                                                                                 ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[0]                                                                                              ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[1]                                                                                              ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[2]                                                                                              ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[3]                                                                                              ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[4]                                                                                              ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[5]                                                                                              ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[6]                                                                                              ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[7]                                                                                              ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[0]                                                                           ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[1]                                                                           ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[2]                                                                           ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[3]                                                                           ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[4]                                                                           ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[5]                                                                           ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]                                                                    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[11]                                                                   ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[12]                                                                   ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[2]                                                                    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[3]                                                                    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[4]                                                                    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[5]                                                                    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[6]                                                                    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[7]                                                                    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[8]                                                                    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[9]                                                                    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[0]                                                                         ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[1]                                                                         ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[2]                                                                         ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[3]                                                                         ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[4]                                                                         ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[5]                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_24M'                                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 20.767 ; 20.767       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.767 ; 20.767       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 20.787 ; 20.787       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; clk_24M~input|o                                                    ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; clk_24M~input|i                                                    ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; clk_24M~input|i                                                    ;
; 20.855 ; 20.855       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.879 ; 20.879       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; clk_24M~input|o                                                    ;
; 20.899 ; 20.899       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.899 ; 20.899       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 37.666 ; 41.666       ; 4.000          ; Port Rate        ; clk_24M ; Rise       ; clk_24M                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; rs232_rx       ; clk_24M    ; 5.403 ; 5.697 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rst_n          ; clk_24M    ; 6.583 ; 6.510 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]  ; clk_24M    ; 4.429 ; 4.620 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; 4.146 ; 4.374 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; 4.132 ; 4.368 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; 4.161 ; 4.402 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; 4.379 ; 4.598 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; 4.429 ; 4.620 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; 4.418 ; 4.606 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; 4.184 ; 4.414 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; 4.164 ; 4.394 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; rs232_rx       ; clk_24M    ; -4.593 ; -4.875 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rst_n          ; clk_24M    ; -2.490 ; -2.618 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]  ; clk_24M    ; -3.367 ; -3.590 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; -3.379 ; -3.596 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; -3.367 ; -3.590 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; -3.394 ; -3.623 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; -3.599 ; -3.810 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; -3.647 ; -3.831 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; -3.636 ; -3.818 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; -3.412 ; -3.633 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; -3.393 ; -3.614 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; rs232_tx        ; clk_24M    ; 6.097  ; 5.903  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]   ; clk_24M    ; 6.634  ; 6.651  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk_24M    ; 5.889  ; 5.859  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk_24M    ; 6.044  ; 5.954  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk_24M    ; 6.085  ; 5.896  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk_24M    ; 5.824  ; 5.681  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk_24M    ; 6.232  ; 5.975  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk_24M    ; 5.981  ; 5.772  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk_24M    ; 5.787  ; 5.627  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk_24M    ; 5.602  ; 5.467  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk_24M    ; 6.058  ; 5.854  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk_24M    ; 6.634  ; 6.651  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk_24M    ; 5.737  ; 5.658  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk_24M    ; 5.737  ; 5.587  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk_24M    ; 6.261  ; 6.452  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ; 3.262  ;        ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 10.700 ; 10.348 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 9.622  ; 9.438  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 9.904  ; 9.655  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 9.924  ; 9.682  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 9.855  ; 9.551  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 10.700 ; 10.348 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 10.221 ; 9.862  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 10.267 ; 10.144 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 10.330 ; 10.027 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 6.657  ; 6.862  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 6.657  ; 6.862  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 8.624  ; 8.735  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 7.122  ; 7.341  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 7.228  ; 7.431  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 7.228  ; 7.431  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 7.228  ; 7.431  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 7.155  ; 7.353  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk_24M    ; 9.016  ; 9.099  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk_24M    ; 5.693  ; 5.778  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ;        ; 3.152  ; Fall       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; rs232_tx        ; clk_24M    ; 5.475 ; 5.287 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]   ; clk_24M    ; 4.999 ; 4.868 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk_24M    ; 5.275 ; 5.244 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk_24M    ; 5.424 ; 5.336 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk_24M    ; 5.464 ; 5.280 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk_24M    ; 5.212 ; 5.073 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk_24M    ; 5.605 ; 5.356 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk_24M    ; 5.364 ; 5.161 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk_24M    ; 5.177 ; 5.021 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk_24M    ; 4.999 ; 4.868 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk_24M    ; 5.437 ; 5.239 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk_24M    ; 6.048 ; 6.067 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk_24M    ; 5.130 ; 5.052 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk_24M    ; 5.129 ; 4.983 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk_24M    ; 5.631 ; 5.815 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ; 2.765 ;       ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 6.005 ; 6.203 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 8.869 ; 8.691 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 9.140 ; 8.899 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 9.160 ; 8.925 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 9.099 ; 8.805 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 9.910 ; 9.570 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 9.450 ; 9.103 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 9.494 ; 9.374 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 9.554 ; 9.262 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 6.005 ; 6.203 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 6.005 ; 6.203 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 7.956 ; 8.059 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 6.451 ; 6.663 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 6.557 ; 6.753 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 6.557 ; 6.753 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 6.557 ; 6.753 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 6.487 ; 6.678 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk_24M    ; 8.337 ; 8.415 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk_24M    ; 5.086 ; 5.169 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ;       ; 2.658 ; Fall       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                 ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]  ; clk_24M    ; 6.469 ; 6.371 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; 6.882 ; 6.784 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; 6.469 ; 6.371 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; 6.469 ; 6.371 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; 6.822 ; 6.708 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; 6.822 ; 6.708 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; 6.822 ; 6.708 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; 6.813 ; 6.699 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; 6.813 ; 6.699 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                         ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]  ; clk_24M    ; 5.840 ; 5.742 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; 6.236 ; 6.138 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; 5.840 ; 5.742 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; 5.840 ; 5.742 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; 6.143 ; 6.029 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; 6.143 ; 6.029 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; 6.143 ; 6.029 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; 6.135 ; 6.021 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; 6.135 ; 6.021 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                        ;
+----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]  ; clk_24M    ; 6.251     ; 6.349     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; 6.634     ; 6.732     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; 6.251     ; 6.349     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; 6.251     ; 6.349     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; 6.542     ; 6.656     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; 6.542     ; 6.656     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; 6.542     ; 6.656     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; 6.532     ; 6.646     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; 6.532     ; 6.646     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                ;
+----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]  ; clk_24M    ; 5.626     ; 5.724     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; 5.994     ; 6.092     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; 5.626     ; 5.724     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; 5.626     ; 5.724     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; 5.870     ; 5.984     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; 5.870     ; 5.984     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; 5.870     ; 5.984     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; 5.860     ; 5.974     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; 5.860     ; 5.974     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                           ;
+------------+-----------------+--------------------------------------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                         ; Note                    ;
+------------+-----------------+--------------------------------------------------------------------+-------------------------+
; 179.6 MHz  ; 179.6 MHz       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;                         ;
; 302.66 MHz ; 302.66 MHz      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ;                         ;
; 905.8 MHz  ; 615.76 MHz      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; limit due to hold check ;
+------------+-----------------+--------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                          ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; -5.697 ; -271.146      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; -1.502 ; -2.067        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -1.146 ; -4.833        ;
+--------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                           ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -2.705 ; -7.740        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; -2.609 ; -11.904       ;
; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; -0.336 ; -0.716        ;
+--------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                            ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.116  ; 0.000         ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; 0.157  ; 0.000         ;
; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; 9.667  ; 0.000         ;
; clk_24M                                                            ; 20.776 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                               ; Launch Clock                                                       ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -5.697 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.259     ; 1.391      ;
; -5.696 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.259     ; 1.390      ;
; -5.691 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.259     ; 1.385      ;
; -5.608 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.282     ; 1.279      ;
; -5.579 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.282     ; 1.250      ;
; -5.392 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.596     ; 1.749      ;
; -5.381 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.282     ; 1.052      ;
; -5.369 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.248     ; 1.074      ;
; -5.369 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.248     ; 1.074      ;
; -5.324 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[8]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.806     ; 1.471      ;
; -5.265 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[11]     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.596     ; 1.622      ;
; -5.264 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[8]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.596     ; 1.621      ;
; -5.263 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.596     ; 1.620      ;
; -5.261 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.596     ; 1.618      ;
; -5.256 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.596     ; 1.613      ;
; -5.244 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.812     ; 1.385      ;
; -5.242 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.812     ; 1.383      ;
; -5.226 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.284     ; 0.895      ;
; -5.206 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.282     ; 0.877      ;
; -5.204 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.400     ; 1.757      ;
; -5.198 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.248     ; 0.903      ;
; -5.182 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.295     ; 0.840      ;
; -5.173 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[9]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.765     ; 1.361      ;
; -5.173 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.295     ; 0.831      ;
; -5.169 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.765     ; 1.357      ;
; -5.139 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.799     ; 1.293      ;
; -4.977 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.077     ; 0.853      ;
; -4.926 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.295     ; 0.584      ;
; -4.916 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.295     ; 0.574      ;
; -4.915 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.295     ; 0.573      ;
; -4.914 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.295     ; 0.572      ;
; -4.886 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.765     ; 1.074      ;
; -4.880 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.573     ; 1.260      ;
; -4.853 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.077     ; 0.729      ;
; -4.849 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.765     ; 1.037      ;
; -4.815 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.149     ; 1.619      ;
; -4.814 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[9]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.149     ; 1.618      ;
; -4.813 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.149     ; 1.617      ;
; -4.808 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.149     ; 1.612      ;
; -4.806 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.149     ; 1.610      ;
; -4.805 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.149     ; 1.609      ;
; -4.804 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.848     ; 0.909      ;
; -4.803 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.149     ; 1.607      ;
; -4.797 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[7]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.765     ; 0.985      ;
; -4.796 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.765     ; 0.984      ;
; -4.794 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[11]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.765     ; 0.982      ;
; -4.792 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.765     ; 0.980      ;
; -4.758 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[7]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.801     ; 0.910      ;
; -4.757 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.801     ; 0.909      ;
; -4.753 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.801     ; 0.905      ;
; -4.664 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.401     ; 1.216      ;
; -4.540 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.400     ; 1.093      ;
; -4.537 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.400     ; 1.090      ;
; -4.534 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.572     ; 0.915      ;
; -4.486 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.148     ; 1.291      ;
; -4.461 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.848     ; 0.566      ;
; -4.443 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.295     ; 0.101      ;
; -4.441 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.293     ; 0.101      ;
; -4.396 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.248     ; 0.101      ;
; -4.393 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.245     ; 0.101      ;
; -4.360 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.572     ; 0.741      ;
; -4.358 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.572     ; 0.739      ;
; -4.348 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.573     ; 0.728      ;
; -4.347 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.573     ; 0.727      ;
; -4.345 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.573     ; 0.725      ;
; -4.300 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.401     ; 0.852      ;
; -4.283 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.750     ; 0.486      ;
; -4.149 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.953     ; 1.149      ;
; -4.140 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.148     ; 0.945      ;
; -4.140 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.148     ; 0.945      ;
; -3.919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.149     ; 0.723      ;
; -3.912 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.125     ; 0.740      ;
; -3.910 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.125     ; 0.738      ;
; -3.909 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.125     ; 0.737      ;
; -3.909 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.125     ; 0.737      ;
; -3.908 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.125     ; 0.736      ;
; -3.745 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.597     ; 0.101      ;
; -3.744 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.596     ; 0.101      ;
; -3.720 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.572     ; 0.101      ;
; -1.217 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.098      ; 1.508      ;
; -1.208 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.098      ; 1.499      ;
; -1.083 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.098      ; 1.374      ;
; -1.068 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.109      ; 1.370      ;
; -1.038 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.109      ; 1.340      ;
; -1.027 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.098      ; 1.318      ;
; -0.998 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.109      ; 1.300      ;
; -0.992 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.109      ; 1.294      ;
; -0.966 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.108      ; 1.267      ;
; -0.886 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.108      ; 1.187      ;
; -0.781 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.098      ; 1.072      ;
; -0.737 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.098      ; 1.028      ;
; -0.479 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.098      ; 0.770      ;
; -0.468 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.109      ; 0.770      ;
; -0.445 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.098      ; 0.736      ;
; -0.434 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.109      ; 0.736      ;
; 14.431 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[4]             ; Sdram_Top:Sdram_Top_inst|sdram_cmd[1]                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.061     ; 5.509      ;
; 14.470 ; Sdram_Top:Sdram_Top_inst|wr_en                                             ; Sdram_Top:Sdram_Top_inst|sdram_cmd[1]                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 5.460      ;
; 14.488 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[4]             ; Sdram_Top:Sdram_Top_inst|sdram_cmd[2]                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.061     ; 5.452      ;
; 14.490 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[4]             ; Sdram_Top:Sdram_Top_inst|sdram_addr[6]                                ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.059     ; 5.452      ;
; 14.490 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[4]             ; Sdram_Top:Sdram_Top_inst|sdram_addr[7]                                ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.059     ; 5.452      ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                                  ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -1.502 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.689      ; 2.785      ;
; -1.480 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.678      ; 2.752      ;
; -1.464 ; Cmd_Decode:Cmd_Decode_inst|rd_trig                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.678      ; 2.736      ;
; -1.417 ; Sdram_Top:Sdram_Top_inst|rd_en                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.678      ; 2.689      ;
; -1.388 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.689      ; 2.671      ;
; -1.251 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.678      ; 2.523      ;
; -1.168 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.678      ; 2.440      ;
; -1.152 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 4.151      ; 3.716      ;
; -0.891 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.677      ; 2.162      ;
; -0.637 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 4.151      ; 3.701      ;
; -0.553 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.527      ; 3.072      ;
; -0.322 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.516      ; 2.830      ;
; -0.258 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.515      ; 2.765      ;
; -0.203 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 3.989      ; 4.003      ;
; -0.193 ; Cmd_Decode:Cmd_Decode_inst|rd_trig                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.516      ; 2.701      ;
; -0.119 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.527      ; 2.638      ;
; -0.012 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.681      ; 2.544      ;
; 0.023  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 3.989      ; 4.277      ;
; 0.024  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.527      ; 2.495      ;
; 0.038  ; Sdram_Top:Sdram_Top_inst|rd_en                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.681      ; 2.494      ;
; 0.061  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.681      ; 2.471      ;
; 0.122  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.516      ; 2.386      ;
; 0.177  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.714      ; 2.334      ;
; 0.182  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.692      ; 2.361      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.726      ; 2.336      ;
; 0.190  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.726      ; 2.333      ;
; 0.194  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.680      ; 2.337      ;
; 0.203  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.726      ; 2.320      ;
; 0.211  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.692      ; 2.332      ;
; 0.228  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.714      ; 2.283      ;
; 0.242  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.726      ; 2.281      ;
; 0.335  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.692      ; 2.208      ;
; 0.360  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.726      ; 2.163      ;
; 0.365  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.712      ; 2.520      ;
; 0.380  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.724      ; 2.517      ;
; 0.383  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.724      ; 2.514      ;
; 0.389  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 4.154      ; 3.435      ;
; 0.394  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.724      ; 2.503      ;
; 0.513  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.724      ; 2.384      ;
; 0.516  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.724      ; 2.381      ;
; 0.564  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.724      ; 2.333      ;
; 0.616  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.726      ; 1.907      ;
; 0.745  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 4.154      ; 3.579      ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                    ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -1.146 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.883      ; 3.009      ;
; -1.023 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.884      ; 2.887      ;
; -1.008 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.072      ; 2.946      ;
; -0.976 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.884      ; 2.840      ;
; -0.965 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.076      ; 2.907      ;
; -0.954 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.884      ; 2.818      ;
; -0.930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.884      ; 2.794      ;
; -0.927 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.073      ; 2.866      ;
; -0.923 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.072      ; 2.861      ;
; -0.921 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.073      ; 2.938      ;
; -0.917 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.073      ; 2.934      ;
; -0.897 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.050      ; 2.735      ;
; -0.892 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.894      ; 2.766      ;
; -0.882 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.050      ; 2.720      ;
; -0.881 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.073      ; 2.820      ;
; -0.875 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.072      ; 2.813      ;
; -0.870 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.074      ; 2.888      ;
; -0.866 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.077      ; 2.887      ;
; -0.861 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.221      ; 3.169      ;
; -0.855 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.050      ; 2.693      ;
; -0.853 ; Cmd_Decode:Cmd_Decode_inst|wr_trig                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.078      ; 2.875      ;
; -0.849 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.050      ; 2.687      ;
; -0.820 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.084      ; 2.848      ;
; -0.811 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.073      ; 2.828      ;
; -0.806 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.049      ; 2.643      ;
; -0.801 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.220      ; 3.108      ;
; -0.788 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.884      ; 2.652      ;
; -0.787 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.074      ; 2.805      ;
; -0.784 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.220      ; 3.091      ;
; -0.777 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.060      ; 2.625      ;
; -0.774 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.073      ; 2.713      ;
; -0.761 ; Cmd_Decode:Cmd_Decode_inst|wr_trig                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.225      ; 3.073      ;
; -0.758 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.050      ; 2.596      ;
; -0.737 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.049      ; 2.574      ;
; -0.709 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.083      ; 2.658      ;
; -0.702 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.072      ; 2.640      ;
; -0.661 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.221      ; 2.969      ;
; -0.586 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.231      ; 2.904      ;
; -0.582 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.221      ; 2.890      ;
; -0.052 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 3.557      ; 3.294      ;
; 0.023  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 3.558      ; 3.298      ;
; 0.149  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 3.705      ; 3.462      ;
; 0.439  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 3.557      ; 3.303      ;
; 0.449  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 3.558      ; 3.372      ;
; 0.582  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 3.705      ; 3.529      ;
; 0.789  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.049      ; 1.048      ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                    ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -2.705 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.572      ; 0.937      ;
; -1.430 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.572      ; 2.212      ;
; -1.396 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.572      ; 2.246      ;
; -1.392 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.596      ; 2.274      ;
; -1.372 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.573      ; 2.271      ;
; -1.334 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.597      ; 2.333      ;
; -1.304 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.573      ; 2.339      ;
; -1.296 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.751      ; 2.525      ;
; -1.264 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.596      ; 2.402      ;
; -1.252 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.608      ; 2.426      ;
; -1.252 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.597      ; 2.415      ;
; -1.235 ; Cmd_Decode:Cmd_Decode_inst|wr_trig                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.754      ; 2.589      ;
; -1.235 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.600      ; 2.435      ;
; -1.233 ; Cmd_Decode:Cmd_Decode_inst|wr_trig                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.601      ; 2.438      ;
; -1.204 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.583      ; 2.449      ;
; -1.201 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.750      ; 2.619      ;
; -1.199 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.607      ; 2.478      ;
; -1.197 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.761      ; 2.634      ;
; -1.175 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.597      ; 2.492      ;
; -1.166 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.598      ; 2.502      ;
; -1.150 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.597      ; 2.517      ;
; -1.149 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.751      ; 2.672      ;
; -1.130 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.598      ; 2.538      ;
; -1.123 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.573      ; 2.520      ;
; -1.095 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.401      ; 2.376      ;
; -1.079 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.573      ; 2.564      ;
; -1.059 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.573      ; 2.584      ;
; -1.053 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.751      ; 2.768      ;
; -1.018 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.401      ; 2.453      ;
; -1.009 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.597      ; 2.658      ;
; -1.001 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.601      ; 2.670      ;
; -0.994 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.401      ; 2.477      ;
; -0.981 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.596      ; 2.685      ;
; -0.976 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.411      ; 2.505      ;
; -0.951 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.400      ; 2.519      ;
; -0.913 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.597      ; 2.754      ;
; -0.905 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.596      ; 2.761      ;
; -0.901 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.401      ; 2.570      ;
; -0.887 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.750      ; 2.933      ;
; -0.860 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.401      ; 2.611      ;
; -0.764 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.705      ; 3.181      ;
; -0.720 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.706      ; 3.226      ;
; -0.703 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.859      ; 3.396      ;
; -0.312 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 3.706      ; 3.154      ;
; -0.292 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 3.705      ; 3.173      ;
; -0.286 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 3.859      ; 3.333      ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                                  ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -2.609 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.295      ; 1.756      ;
; -2.552 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.245      ; 1.763      ;
; -2.497 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.284      ; 1.857      ;
; -2.413 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.259      ; 1.916      ;
; -2.394 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.295      ; 1.971      ;
; -2.328 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.295      ; 2.037      ;
; -2.311 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.293      ; 2.052      ;
; -2.294 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.295      ; 2.071      ;
; -2.280 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.293      ; 2.083      ;
; -2.263 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.259      ; 2.066      ;
; -2.246 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.245      ; 2.069      ;
; -2.240 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.259      ; 2.089      ;
; -2.237 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.284      ; 2.117      ;
; -2.228 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.293      ; 2.135      ;
; -2.224 ; Sdram_Top:Sdram_Top_inst|rd_en                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.248      ; 2.094      ;
; -2.180 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.295      ; 2.185      ;
; -2.167 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.295      ; 2.198      ;
; -2.164 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.293      ; 2.199      ;
; -2.145 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.245      ; 2.170      ;
; -2.124 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.248      ; 2.194      ;
; -2.122 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.282      ; 2.230      ;
; -2.105 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.248      ; 2.213      ;
; -2.090 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.245      ; 2.225      ;
; -2.064 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.256      ; 2.262      ;
; -2.051 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.293      ; 2.312      ;
; -2.044 ; Cmd_Decode:Cmd_Decode_inst|rd_trig                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.245      ; 2.271      ;
; -2.043 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.248      ; 2.275      ;
; -2.019 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.077      ; 2.128      ;
; -2.016 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.256      ; 2.310      ;
; -2.014 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.293      ; 2.349      ;
; -1.985 ; Sdram_Top:Sdram_Top_inst|rd_en                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.245      ; 2.330      ;
; -1.953 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.088      ; 2.205      ;
; -1.885 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.077      ; 2.262      ;
; -1.848 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.088      ; 2.310      ;
; -1.782 ; Cmd_Decode:Cmd_Decode_inst|rd_trig                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.077      ; 2.365      ;
; -1.620 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.088      ; 2.538      ;
; -1.586 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.077      ; 2.561      ;
; -1.141 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.346      ; 3.445      ;
; -1.021 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.343      ; 3.562      ;
; -0.799 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 4.346      ; 3.307      ;
; -0.523 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 4.343      ; 3.580      ;
; -0.521 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.175      ; 3.894      ;
; -0.330 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 4.175      ; 3.605      ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                                                        ; Launch Clock                                                       ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.336 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                             ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 0.684      ;
; -0.325 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 0.684      ;
; -0.315 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                             ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 0.705      ;
; -0.304 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 0.705      ;
; -0.055 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 0.953      ;
; -0.007 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.001      ;
; 0.114  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]                                                                                                                ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.133      ;
; 0.166  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]                                                                                                             ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.186      ;
; 0.182  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]                                                                                                                ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.201      ;
; 0.207  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]                                                                                                             ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.227      ;
; 0.222  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]                                                                                                                ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.242      ;
; 0.229  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.238      ;
; 0.271  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.280      ;
; 0.280  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]                                                                                                                ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.300      ;
; 0.374  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.383      ;
; 0.381  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.385  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.394      ;
; 0.396  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.684      ;
; 0.396  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.684      ;
; 0.400  ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[0]                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[0]                                                                                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[0]                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[0]                                                                                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[1]                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[1]                                                                                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[2]                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[2]                                                                                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[3]                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[3]                                                                                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[4]                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[4]                                                                                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[5]                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[5]                                                                                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][0]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][0]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][1]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][1]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                                                             ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag                                                                                                                  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]                                                                                                             ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                                                             ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]                                                                                                          ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[1]                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[1]                                                                                                          ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[2]                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[2]                                                                                                          ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[3]                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[3]                                                                                                          ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[4]                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[4]                                                                                                          ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[5]                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[5]                                                                                                          ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[6]                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[6]                                                                                                          ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[7]                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[7]                                                                                                          ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[8]                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[8]                                                                                                          ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[9]                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[9]                                                                                                          ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[10]                                                              ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[10]                                                                                                         ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[11]                                                              ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[11]                                                                                                         ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[12]                                                              ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[12]                                                                                                         ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[13]                                                              ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[13]                                                                                                         ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[0]                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[0]                                                                                                                ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[0]                                                                                         ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[0]                                                                                                                                    ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[1]                                                                                         ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[1]                                                                                                                                    ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][0]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][0]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][1]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][1]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][0]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][0]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][1]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][1]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][0]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][0]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][1]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][1]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[2]                                                                ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[2]                                                                                                           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[0]                                                                ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[0]                                                                                                           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_flag                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_flag                                                                                                             ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[1]                                                                ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[1]                                                                                                           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[0]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[0]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[1]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[1]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[2]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[2]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[3]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[3]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[4]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[4]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[5]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[5]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]                                                                   ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]                                                                                                              ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag                                                                                                                    ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]                                                                                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]                                                                                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_full      ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                            ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_full      ; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty ; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                            ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Uart_Byte_Tx:Uart_Byte_Tx_inst|send_en                                                                                              ; Uart_Byte_Tx:Uart_Byte_Tx_inst|send_en                                                                                                                                         ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Uart_Byte_Tx:Uart_Byte_Tx_inst|uart_state                                                                                           ; Uart_Byte_Tx:Uart_Byte_Tx_inst|uart_state                                                                                                                                      ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|uart_state                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|uart_state                                                                                                                                      ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416  ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[0]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[0]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.421  ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]  ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.067      ;
; 0.434  ; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]  ; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.082      ;
; 0.449  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.717      ;
; 0.449  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.717      ;
; 0.449  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.717      ;
; 0.453  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.721      ;
; 0.454  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                    ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.722      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                          ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 0.116 ; 0.116        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ;
; 0.154 ; 0.154        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ;
; 0.159 ; 0.159        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ;
; 0.159 ; 0.159        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ;
; 0.162 ; 0.162        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00111_655|datad                 ;
; 0.170 ; 0.170        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00001_699|dataa                 ;
; 0.170 ; 0.170        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666|datac                 ;
; 0.175 ; 0.175        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00010_688|datac                 ;
; 0.175 ; 0.175        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00100_677|datac                 ;
; 0.176 ; 0.176        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ;
; 0.188 ; 0.188        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl|inclk[0]               ;
; 0.188 ; 0.188        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl|outclk                 ;
; 0.436 ; 0.436        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|Selector20~0|combout                       ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector20~0|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|break_cnt[0]|q                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|break_cnt[0]|q                             ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector20~0|datad                         ;
; 0.562 ; 0.562        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|Selector20~0|combout                       ;
; 0.800 ; 0.800        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl|inclk[0]               ;
; 0.800 ; 0.800        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl|outclk                 ;
; 0.812 ; 0.812        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ;
; 0.813 ; 0.813        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00010_688|datac                 ;
; 0.813 ; 0.813        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00100_677|datac                 ;
; 0.818 ; 0.818        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00001_699|dataa                 ;
; 0.818 ; 0.818        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666|datac                 ;
; 0.825 ; 0.825        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00111_655|datad                 ;
; 0.829 ; 0.829        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ;
; 0.829 ; 0.829        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ;
; 0.834 ; 0.834        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ;
; 0.870 ; 0.870        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                            ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; 0.157 ; 0.157        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ;
; 0.171 ; 0.171        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ;
; 0.177 ; 0.177        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ;
; 0.193 ; 0.193        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673|datac                ;
; 0.193 ; 0.193        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00111_662|datac                ;
; 0.194 ; 0.194        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ;
; 0.194 ; 0.194        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ;
; 0.203 ; 0.203        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00001_706|datad                ;
; 0.210 ; 0.210        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00011_695|datac                ;
; 0.210 ; 0.210        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00100_684|datac                ;
; 0.223 ; 0.223        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl|inclk[0]              ;
; 0.223 ; 0.223        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl|outclk                ;
; 0.418 ; 0.418        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|Selector19~0|combout                      ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector19~0|datab                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|break_cnt[0]|q                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|break_cnt[0]|q                            ;
; 0.546 ; 0.546        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector19~0|datab                        ;
; 0.575 ; 0.575        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|Selector19~0|combout                      ;
; 0.756 ; 0.756        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl|inclk[0]              ;
; 0.756 ; 0.756        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl|outclk                ;
; 0.768 ; 0.768        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00011_695|datac                ;
; 0.768 ; 0.768        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00100_684|datac                ;
; 0.775 ; 0.775        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00001_706|datad                ;
; 0.784 ; 0.784        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ;
; 0.784 ; 0.784        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ;
; 0.785 ; 0.785        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673|datac                ;
; 0.785 ; 0.785        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00111_662|datac                ;
; 0.801 ; 0.801        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ;
; 0.805 ; 0.805        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ;
; 0.820 ; 0.820        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------+
; 9.667 ; 9.883        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]         ;
; 9.667 ; 9.883        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]         ;
; 9.667 ; 9.883        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]        ;
; 9.667 ; 9.883        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[11]        ;
; 9.667 ; 9.883        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]         ;
; 9.667 ; 9.883        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]         ;
; 9.667 ; 9.883        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[7]         ;
; 9.667 ; 9.883        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[9]         ;
; 9.668 ; 9.884        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[8]         ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]         ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]         ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]       ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]       ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]       ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]      ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]       ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]       ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]       ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]       ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]       ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[9]       ;
; 9.672 ; 9.888        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]       ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[0]         ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[0]         ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[1]         ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[2]         ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[3]         ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[4]         ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[5]         ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]  ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[11] ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[12] ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[2]  ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[3]  ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[4]  ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[5]  ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[6]  ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[7]  ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[8]  ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[9]  ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end_flag      ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|sdram_addr[0]                                 ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|sdram_addr[10]                                ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|sdram_addr[11]                                ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|sdram_addr[1]                                 ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|sdram_addr[4]                                 ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|sdram_addr[5]                                 ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|sdram_addr[8]                                 ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|sdram_cmd[0]                                  ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[0]       ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1]         ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[2]         ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[3]         ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[4]         ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5]         ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|sdram_cmd[0]       ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|sdram_cmd[1]       ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|sdram_cmd[2]       ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]       ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]       ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110    ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111    ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]         ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]         ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[3]         ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[1]          ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end             ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end_flag        ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end_flag_r      ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag            ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end            ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|pre_state.01000                               ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|pre_state.10000                               ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|sdram_addr[3]                                 ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][0]                       ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][1]                       ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][2]                       ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|s0_rs232_rx                             ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|s1_rs232_rx                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end          ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[0]       ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[1]       ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[2]       ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[3]       ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[4]       ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[5]       ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101  ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]      ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[10]     ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[11]     ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[1]      ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[2]      ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[3]      ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[4]      ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[5]      ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[6]      ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[7]      ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[8]      ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[9]      ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]       ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_24M'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 20.776 ; 20.776       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.776 ; 20.776       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 20.808 ; 20.808       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; clk_24M~input|o                                                    ;
; 20.824 ; 20.824       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; clk_24M~input|i                                                    ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; clk_24M~input|i                                                    ;
; 20.841 ; 20.841       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.858 ; 20.858       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; clk_24M~input|o                                                    ;
; 20.890 ; 20.890       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.890 ; 20.890       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 37.666 ; 41.666       ; 4.000          ; Port Rate        ; clk_24M ; Rise       ; clk_24M                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; rs232_rx       ; clk_24M    ; 4.774 ; 4.894 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rst_n          ; clk_24M    ; 6.026 ; 5.922 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]  ; clk_24M    ; 3.914 ; 3.946 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; 3.629 ; 3.720 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; 3.615 ; 3.719 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; 3.639 ; 3.747 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; 3.868 ; 3.924 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; 3.914 ; 3.946 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; 3.904 ; 3.931 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; 3.668 ; 3.762 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; 3.646 ; 3.742 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; rs232_rx       ; clk_24M    ; -4.054 ; -4.170 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rst_n          ; clk_24M    ; -2.160 ; -2.404 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]  ; clk_24M    ; -2.935 ; -3.031 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; -2.948 ; -3.032 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; -2.935 ; -3.031 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; -2.958 ; -3.059 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; -3.175 ; -3.229 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; -3.219 ; -3.250 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; -3.209 ; -3.236 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; -2.983 ; -3.073 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; -2.962 ; -3.055 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; rs232_tx        ; clk_24M    ; 5.725 ; 5.402 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]   ; clk_24M    ; 6.109 ; 6.012 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk_24M    ; 5.524 ; 5.359 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk_24M    ; 5.689 ; 5.441 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk_24M    ; 5.716 ; 5.390 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk_24M    ; 5.457 ; 5.208 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk_24M    ; 5.888 ; 5.464 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk_24M    ; 5.646 ; 5.280 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk_24M    ; 5.443 ; 5.162 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk_24M    ; 5.266 ; 5.010 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk_24M    ; 5.695 ; 5.370 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk_24M    ; 6.109 ; 6.012 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk_24M    ; 5.378 ; 5.183 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk_24M    ; 5.374 ; 5.122 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk_24M    ; 5.710 ; 6.083 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ; 3.040 ;       ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 9.937 ; 9.417 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 8.910 ; 8.592 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 9.168 ; 8.789 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 9.199 ; 8.808 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 9.128 ; 8.689 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 9.937 ; 9.417 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 9.485 ; 8.964 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 9.519 ; 9.221 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 9.588 ; 9.120 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 6.090 ; 6.442 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 6.090 ; 6.442 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 7.791 ; 8.112 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 6.509 ; 6.900 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 6.595 ; 7.003 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 6.595 ; 7.003 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 6.595 ; 7.003 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 6.528 ; 6.927 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk_24M    ; 8.132 ; 8.492 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk_24M    ; 5.220 ; 5.419 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ;       ; 2.909 ; Fall       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; rs232_tx        ; clk_24M    ; 5.147 ; 4.835 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]   ; clk_24M    ; 4.707 ; 4.460 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk_24M    ; 4.954 ; 4.794 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk_24M    ; 5.113 ; 4.873 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk_24M    ; 5.138 ; 4.824 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk_24M    ; 4.890 ; 4.650 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk_24M    ; 5.304 ; 4.895 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk_24M    ; 5.071 ; 4.719 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk_24M    ; 4.877 ; 4.606 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk_24M    ; 4.707 ; 4.460 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk_24M    ; 5.118 ; 4.804 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk_24M    ; 5.566 ; 5.475 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk_24M    ; 4.814 ; 4.626 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk_24M    ; 4.810 ; 4.566 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk_24M    ; 5.132 ; 5.491 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ; 2.579 ;       ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 5.493 ; 5.832 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 8.219 ; 7.913 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 8.466 ; 8.102 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 8.496 ; 8.120 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 8.432 ; 8.009 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 9.208 ; 8.707 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 8.774 ; 8.272 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 8.806 ; 8.519 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 8.873 ; 8.422 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 5.493 ; 5.832 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 5.493 ; 5.832 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 7.179 ; 7.486 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 5.896 ; 6.272 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 5.982 ; 6.375 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 5.982 ; 6.375 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 5.982 ; 6.375 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 5.918 ; 6.302 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk_24M    ; 7.509 ; 7.854 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk_24M    ; 4.661 ; 4.854 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ;       ; 2.453 ; Fall       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                 ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]  ; clk_24M    ; 6.042 ; 5.967 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; 6.432 ; 6.357 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; 6.042 ; 5.967 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; 6.042 ; 5.967 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; 6.391 ; 6.298 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; 6.391 ; 6.298 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; 6.391 ; 6.298 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; 6.383 ; 6.290 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; 6.383 ; 6.290 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                         ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]  ; clk_24M    ; 5.478 ; 5.403 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; 5.853 ; 5.778 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; 5.478 ; 5.403 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; 5.478 ; 5.403 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; 5.771 ; 5.678 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; 5.771 ; 5.678 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; 5.771 ; 5.678 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; 5.763 ; 5.670 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; 5.763 ; 5.670 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                        ;
+----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]  ; clk_24M    ; 5.697     ; 5.772     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; 6.044     ; 6.119     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; 5.697     ; 5.772     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; 5.697     ; 5.772     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; 5.964     ; 6.057     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; 5.964     ; 6.057     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; 5.964     ; 6.057     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; 5.955     ; 6.048     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; 5.955     ; 6.048     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                ;
+----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]  ; clk_24M    ; 5.144     ; 5.219     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; 5.477     ; 5.552     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; 5.144     ; 5.219     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; 5.144     ; 5.219     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; 5.357     ; 5.450     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; 5.357     ; 5.450     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; 5.357     ; 5.450     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; 5.348     ; 5.441     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; 5.348     ; 5.441     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                          ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; -3.055 ; -149.473      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; -0.361 ; -0.361        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.226 ; -0.573        ;
+--------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                           ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -1.699 ; -5.937        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; -1.647 ; -7.660        ;
; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; -0.046 ; -0.085        ;
+--------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                            ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.391  ; 0.000         ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; 0.436  ; 0.000         ;
; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; 9.735  ; 0.000         ;
; clk_24M                                                            ; 20.427 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                               ; Launch Clock                                                       ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -3.055 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.349     ; 0.644      ;
; -3.055 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.349     ; 0.644      ;
; -3.048 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.349     ; 0.637      ;
; -3.006 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.366     ; 0.578      ;
; -2.993 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.365     ; 0.566      ;
; -2.924 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.365     ; 0.497      ;
; -2.885 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.070     ; 0.753      ;
; -2.878 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.344     ; 0.472      ;
; -2.878 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.344     ; 0.472      ;
; -2.870 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[8]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.071     ; 0.737      ;
; -2.870 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[11]     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.071     ; 0.737      ;
; -2.869 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.071     ; 0.736      ;
; -2.867 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.071     ; 0.734      ;
; -2.863 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.071     ; 0.730      ;
; -2.860 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[8]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.155     ; 0.643      ;
; -2.859 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.157     ; 0.640      ;
; -2.859 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.372     ; 0.425      ;
; -2.857 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.157     ; 0.638      ;
; -2.849 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.372     ; 0.415      ;
; -2.828 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.365     ; 0.401      ;
; -2.821 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.366     ; 0.393      ;
; -2.819 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[9]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.140     ; 0.617      ;
; -2.817 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.162     ; 0.593      ;
; -2.817 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.343     ; 0.412      ;
; -2.815 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.140     ; 0.613      ;
; -2.805 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.981     ; 0.762      ;
; -2.737 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.270     ; 0.405      ;
; -2.722 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.372     ; 0.288      ;
; -2.721 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.372     ; 0.287      ;
; -2.721 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.372     ; 0.287      ;
; -2.717 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.372     ; 0.283      ;
; -2.695 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.180     ; 0.453      ;
; -2.687 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.057     ; 0.568      ;
; -2.686 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.140     ; 0.484      ;
; -2.674 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.140     ; 0.472      ;
; -2.674 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.877     ; 0.735      ;
; -2.673 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[9]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.877     ; 0.734      ;
; -2.672 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.877     ; 0.733      ;
; -2.668 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.877     ; 0.729      ;
; -2.664 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.877     ; 0.725      ;
; -2.663 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.877     ; 0.724      ;
; -2.662 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.139     ; 0.461      ;
; -2.662 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[7]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.139     ; 0.461      ;
; -2.660 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.877     ; 0.721      ;
; -2.659 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[11]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.139     ; 0.458      ;
; -2.657 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.139     ; 0.456      ;
; -2.649 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.271     ; 0.316      ;
; -2.642 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[7]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.162     ; 0.418      ;
; -2.641 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.162     ; 0.417      ;
; -2.636 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.162     ; 0.412      ;
; -2.578 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.057     ; 0.459      ;
; -2.562 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.982     ; 0.518      ;
; -2.521 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.180     ; 0.279      ;
; -2.517 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.981     ; 0.474      ;
; -2.515 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.981     ; 0.472      ;
; -2.513 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.876     ; 0.575      ;
; -2.484 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.372     ; 0.050      ;
; -2.483 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.371     ; 0.050      ;
; -2.482 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.057     ; 0.363      ;
; -2.480 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.057     ; 0.361      ;
; -2.455 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.343     ; 0.050      ;
; -2.454 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.342     ; 0.050      ;
; -2.453 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.982     ; 0.409      ;
; -2.441 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.057     ; 0.322      ;
; -2.440 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.057     ; 0.321      ;
; -2.439 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.057     ; 0.320      ;
; -2.439 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.154     ; 0.223      ;
; -2.353 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.788     ; 0.503      ;
; -2.337 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.877     ; 0.398      ;
; -2.337 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.877     ; 0.398      ;
; -2.287 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.863     ; 0.362      ;
; -2.284 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.863     ; 0.359      ;
; -2.284 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.863     ; 0.359      ;
; -2.283 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.863     ; 0.358      ;
; -2.283 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.863     ; 0.358      ;
; -2.253 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.877     ; 0.314      ;
; -2.183 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.071     ; 0.050      ;
; -2.182 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.070     ; 0.050      ;
; -2.169 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.057     ; 0.050      ;
; -0.803 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.141     ; 0.705      ;
; -0.754 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.141     ; 0.656      ;
; -0.733 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.141     ; 0.635      ;
; -0.718 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.134     ; 0.627      ;
; -0.715 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.134     ; 0.624      ;
; -0.686 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.141     ; 0.588      ;
; -0.667 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.134     ; 0.576      ;
; -0.665 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.135     ; 0.573      ;
; -0.663 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.134     ; 0.572      ;
; -0.623 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.135     ; 0.531      ;
; -0.592 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.142     ; 0.493      ;
; -0.547 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.142     ; 0.448      ;
; -0.457 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.141     ; 0.359      ;
; -0.450 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.134     ; 0.359      ;
; -0.436 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.141     ; 0.338      ;
; -0.429 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.134     ; 0.338      ;
; 17.417 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                      ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.034     ; 2.535      ;
; 17.417 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                      ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.034     ; 2.535      ;
; 17.417 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                      ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.034     ; 2.535      ;
; 17.426 ; Sdram_Top:Sdram_Top_inst|wr_en                                             ; Sdram_Top:Sdram_Top_inst|sdram_cmd[1]                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.036     ; 2.524      ;
; 17.438 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                      ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.039     ; 2.509      ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                                  ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -0.361 ; Cmd_Decode:Cmd_Decode_inst|rd_trig                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.033      ; 1.244      ;
; -0.327 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.038      ; 1.215      ;
; -0.320 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.033      ; 1.203      ;
; -0.313 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.038      ; 1.201      ;
; -0.291 ; Sdram_Top:Sdram_Top_inst|rd_en                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.033      ; 1.174      ;
; -0.208 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.033      ; 1.091      ;
; -0.142 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.033      ; 1.025      ;
; -0.108 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 2.096      ; 1.738      ;
; -0.044 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.032      ; 0.926      ;
; 0.063  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.970      ; 1.379      ;
; 0.131  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.965      ; 1.306      ;
; 0.191  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.964      ; 1.245      ;
; 0.207  ; Cmd_Decode:Cmd_Decode_inst|rd_trig                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.965      ; 1.230      ;
; 0.207  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 2.028      ; 1.977      ;
; 0.246  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.970      ; 1.196      ;
; 0.305  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.035      ; 1.136      ;
; 0.324  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.970      ; 1.118      ;
; 0.334  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.965      ; 1.103      ;
; 0.343  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.035      ; 1.098      ;
; 0.364  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.062      ; 1.072      ;
; 0.364  ; Sdram_Top:Sdram_Top_inst|rd_en                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.035      ; 1.077      ;
; 0.377  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.062      ; 1.059      ;
; 0.382  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.062      ; 1.054      ;
; 0.387  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.040      ; 1.059      ;
; 0.403  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.034      ; 1.037      ;
; 0.405  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.062      ; 1.031      ;
; 0.411  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.056      ; 1.019      ;
; 0.417  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.056      ; 1.013      ;
; 0.428  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.040      ; 1.018      ;
; 0.431  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.061      ; 1.211      ;
; 0.437  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.040      ; 1.009      ;
; 0.449  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.061      ; 1.193      ;
; 0.461  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.062      ; 0.975      ;
; 0.464  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 2.096      ; 1.666      ;
; 0.478  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.055      ; 1.158      ;
; 0.494  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.061      ; 1.148      ;
; 0.528  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.061      ; 1.114      ;
; 0.542  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.061      ; 1.100      ;
; 0.543  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 2.098      ; 1.645      ;
; 0.565  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.061      ; 1.077      ;
; 0.578  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.062      ; 0.858      ;
; 0.840  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 2.028      ; 1.844      ;
; 1.111  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 2.098      ; 1.577      ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                    ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -0.226 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.705      ; 1.392      ;
; -0.176 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.705      ; 1.342      ;
; -0.143 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.705      ; 1.309      ;
; -0.143 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.705      ; 1.309      ;
; -0.135 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.711      ; 1.307      ;
; -0.130 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.791      ; 1.382      ;
; -0.113 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.789      ; 1.313      ;
; -0.112 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.705      ; 1.278      ;
; -0.099 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.790      ; 1.300      ;
; -0.096 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.776      ; 1.235      ;
; -0.096 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.705      ; 1.262      ;
; -0.095 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.789      ; 1.295      ;
; -0.093 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.776      ; 1.232      ;
; -0.092 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.776      ; 1.231      ;
; -0.087 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.790      ; 1.338      ;
; -0.087 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.789      ; 1.287      ;
; -0.079 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.788      ; 1.278      ;
; -0.078 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.775      ; 1.216      ;
; -0.072 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.790      ; 1.323      ;
; -0.067 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.788      ; 1.266      ;
; -0.063 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.776      ; 1.202      ;
; -0.060 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.797      ; 1.318      ;
; -0.055 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.782      ; 1.200      ;
; -0.049 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.791      ; 1.301      ;
; -0.044 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.792      ; 1.297      ;
; -0.023 ; Cmd_Decode:Cmd_Decode_inst|wr_trig                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.793      ; 1.277      ;
; -0.022 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.789      ; 1.222      ;
; -0.016 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.776      ; 1.155      ;
; -0.008 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.869      ; 1.404      ;
; -0.008 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.869      ; 1.404      ;
; -0.008 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.795      ; 1.214      ;
; -0.005 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.790      ; 1.256      ;
; -0.005 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.870      ; 1.402      ;
; 0.000  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.776      ; 1.139      ;
; 0.007  ; Cmd_Decode:Cmd_Decode_inst|wr_trig                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.872      ; 1.392      ;
; 0.027  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.870      ; 1.370      ;
; 0.037  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.788      ; 1.162      ;
; 0.059  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.876      ; 1.344      ;
; 0.080  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.870      ; 1.317      ;
; 0.423  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 1.859      ; 1.531      ;
; 0.468  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 1.861      ; 1.538      ;
; 0.521  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 1.940      ; 1.630      ;
; 0.669  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.776      ; 0.470      ;
; 0.994  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 1.861      ; 1.512      ;
; 1.003  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 1.859      ; 1.451      ;
; 1.123  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 1.940      ; 1.528      ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                    ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -1.699 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.057      ; 0.428      ;
; -1.134 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.070      ; 1.006      ;
; -1.134 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.057      ; 0.993      ;
; -1.104 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.057      ; 1.023      ;
; -1.095 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.056      ; 1.031      ;
; -1.075 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.057      ; 1.052      ;
; -1.074 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.071      ; 1.067      ;
; -1.070 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.070      ; 1.070      ;
; -1.064 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.155      ; 1.161      ;
; -1.059 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.072      ; 1.083      ;
; -1.046 ; Cmd_Decode:Cmd_Decode_inst|wr_trig                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.074      ; 1.098      ;
; -1.042 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.072      ; 1.100      ;
; -1.036 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.161      ; 1.195      ;
; -1.032 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.155      ; 1.193      ;
; -1.031 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.063      ; 1.102      ;
; -1.027 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.077      ; 1.120      ;
; -1.026 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.071      ; 1.115      ;
; -1.021 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.078      ; 1.127      ;
; -1.017 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.057      ; 1.110      ;
; -1.011 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.071      ; 1.130      ;
; -1.008 ; Cmd_Decode:Cmd_Decode_inst|wr_trig                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.157      ; 1.219      ;
; -1.004 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.071      ; 1.137      ;
; -0.995 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.154      ; 1.229      ;
; -0.994 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.982      ; 1.058      ;
; -0.993 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.057      ; 1.134      ;
; -0.986 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.057      ; 1.141      ;
; -0.983 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.155      ; 1.242      ;
; -0.983 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.072      ; 1.159      ;
; -0.961 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.982      ; 1.091      ;
; -0.955 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.070      ; 1.185      ;
; -0.950 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.073      ; 1.193      ;
; -0.950 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.988      ; 1.108      ;
; -0.948 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.071      ; 1.193      ;
; -0.938 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.154      ; 1.286      ;
; -0.936 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.982      ; 1.116      ;
; -0.933 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.982      ; 1.119      ;
; -0.918 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.071      ; 1.223      ;
; -0.912 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.982      ; 1.140      ;
; -0.896 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.982      ; 1.156      ;
; -0.894 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.071      ; 1.247      ;
; -0.654 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.020      ; 1.471      ;
; -0.644 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.936      ; 1.397      ;
; -0.603 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.937      ; 1.439      ;
; -0.087 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 1.936      ; 1.474      ;
; -0.086 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 1.937      ; 1.476      ;
; -0.076 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 2.020      ; 1.569      ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                                  ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -1.647 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.372      ; 0.795      ;
; -1.589 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.366      ; 0.847      ;
; -1.582 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.341      ; 0.829      ;
; -1.554 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.372      ; 0.888      ;
; -1.551 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.372      ; 0.891      ;
; -1.531 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.349      ; 0.888      ;
; -1.529 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.372      ; 0.913      ;
; -1.527 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.371      ; 0.914      ;
; -1.527 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.371      ; 0.914      ;
; -1.513 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.366      ; 0.923      ;
; -1.506 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.349      ; 0.913      ;
; -1.502 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.349      ; 0.917      ;
; -1.497 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.372      ; 0.945      ;
; -1.494 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.371      ; 0.947      ;
; -1.488 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.372      ; 0.954      ;
; -1.480 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.371      ; 0.961      ;
; -1.476 ; Sdram_Top:Sdram_Top_inst|rd_en                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.344      ; 0.938      ;
; -1.456 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.365      ; 0.979      ;
; -1.441 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.344      ; 0.973      ;
; -1.440 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.371      ; 1.001      ;
; -1.431 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.371      ; 1.010      ;
; -1.429 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.342      ; 0.983      ;
; -1.429 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.343      ; 0.984      ;
; -1.417 ; Cmd_Decode:Cmd_Decode_inst|rd_trig                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.342      ; 0.995      ;
; -1.417 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.342      ; 0.995      ;
; -1.407 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.342      ; 1.005      ;
; -1.376 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.344      ; 1.038      ;
; -1.373 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.276      ; 0.973      ;
; -1.368 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.347      ; 1.049      ;
; -1.352 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.271      ; 0.989      ;
; -1.352 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.347      ; 1.065      ;
; -1.341 ; Sdram_Top:Sdram_Top_inst|rd_en                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.342      ; 1.071      ;
; -1.335 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.276      ; 1.011      ;
; -1.315 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.270      ; 1.025      ;
; -1.246 ; Cmd_Decode:Cmd_Decode_inst|rd_trig                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.271      ; 1.095      ;
; -1.228 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.276      ; 1.118      ;
; -1.215 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.271      ; 1.126      ;
; -0.788 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.202      ; 1.519      ;
; -0.700 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.200      ; 1.605      ;
; -0.594 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.129      ; 1.640      ;
; -0.244 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 2.202      ; 1.583      ;
; -0.153 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 2.200      ; 1.672      ;
; 0.030  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 2.129      ; 1.784      ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                                                        ; Launch Clock                                                       ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.046 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                             ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.314      ;
; -0.039 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.314      ;
; -0.037 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                             ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.323      ;
; -0.030 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.323      ;
; 0.067  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.419      ;
; 0.114  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.466      ;
; 0.143  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]                                                                                                                ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.502      ;
; 0.156  ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]       ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.479      ;
; 0.157  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]                                                                                                             ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.517      ;
; 0.161  ; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]       ; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.484      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.184  ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]       ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.507      ;
; 0.185  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185  ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]       ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.508      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[0]                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[0]                                                                                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]                                                                                                          ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[1]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[1]                                                                                                          ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[2]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[2]                                                                                                          ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[3]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[3]                                                                                                          ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[4]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[4]                                                                                                          ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[5]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[5]                                                                                                          ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[6]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[6]                                                                                                          ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[7]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[7]                                                                                                          ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[8]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[8]                                                                                                          ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[9]                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[9]                                                                                                          ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[10]                                                                   ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[10]                                                                                                         ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[11]                                                                   ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[11]                                                                                                         ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[12]                                                                   ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[12]                                                                                                         ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[13]                                                                   ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[13]                                                                                                         ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[0]                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[0]                                                                                                                ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[0]                                                                                              ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[0]                                                                                                                                    ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[1]                                                                                              ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[1]                                                                                                                                    ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][0]                                                                                         ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][0]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][1]                                                                                         ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][1]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                         ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                         ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                         ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                         ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                         ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                         ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[2]                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[2]                                                                                                           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[0]                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[0]                                                                                                           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_flag                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_flag                                                                                                             ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[1]                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[1]                                                                                                           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                                                             ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[0]                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[0]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[1]                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[1]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[2]                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[2]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[3]                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[3]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[4]                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[4]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[5]                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[5]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]                                                                                                              ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag                                                                                                                  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]                                                                                                             ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                                                             ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag                                                                              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag                                                                                                                    ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]                                                                                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]                                                                                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_full           ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty      ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                            ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1] ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.474      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.539      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]                                                                                                                ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.546      ;
; 0.187  ; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_full           ; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty      ; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                            ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Uart_Byte_Tx:Uart_Byte_Tx_inst|send_en                                                                                                   ; Uart_Byte_Tx:Uart_Byte_Tx_inst|send_en                                                                                                                                         ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Uart_Byte_Tx:Uart_Byte_Tx_inst|uart_state                                                                                                ; Uart_Byte_Tx:Uart_Byte_Tx_inst|uart_state                                                                                                                                      ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[0]                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[0]                                                                                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[1]                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[1]                                                                                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[2]                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[2]                                                                                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[3]                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[3]                                                                                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[4]                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[4]                                                                                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[5]                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[5]                                                                                                                 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|uart_state                                                                                                ; Uart_Byte_Rx:Uart_Byte_Rx_inst|uart_state                                                                                                                                      ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][0]                                                                                         ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][0]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][1]                                                                                         ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][1]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][0]                                                                                         ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][0]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][1]                                                                                         ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][1]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                         ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                         ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                         ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                         ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                         ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                         ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][0]                                                                                         ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][0]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][1]                                                                                         ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][1]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.191  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]                                                                                                                ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.550      ;
; 0.193  ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[0]                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[0]                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rfifo_wr_en_r[0]                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rfifo_wr_en_r[1]                                                                                                           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194  ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2] ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.482      ;
; 0.194  ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]       ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.517      ;
; 0.194  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                         ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195  ; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1] ; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.480      ;
; 0.195  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|s0_rs232_rx                                                                                               ; Uart_Byte_Rx:Uart_Byte_Rx_inst|s1_rs232_rx                                                                                                                                     ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                         ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                               ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                          ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 0.391 ; 0.391        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ;
; 0.403 ; 0.403        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00001_699|dataa                 ;
; 0.409 ; 0.409        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ;
; 0.409 ; 0.409        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00010_688|datac                 ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00100_677|datac                 ;
; 0.413 ; 0.413        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ;
; 0.416 ; 0.416        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666|datac                 ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00111_655|datad                 ;
; 0.426 ; 0.426        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ;
; 0.457 ; 0.457        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|Selector20~0|combout                       ;
; 0.461 ; 0.461        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl|inclk[0]               ;
; 0.461 ; 0.461        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl|outclk                 ;
; 0.463 ; 0.463        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector20~0|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|break_cnt[0]|q                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|break_cnt[0]|q                             ;
; 0.536 ; 0.536        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector20~0|datad                         ;
; 0.538 ; 0.538        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl|inclk[0]               ;
; 0.538 ; 0.538        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl|outclk                 ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|Selector20~0|combout                       ;
; 0.573 ; 0.573        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655 ;
; 0.577 ; 0.577        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00111_655|datad                 ;
; 0.581 ; 0.581        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666|datac                 ;
; 0.584 ; 0.584        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666 ;
; 0.584 ; 0.584        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00100_677|datac                 ;
; 0.585 ; 0.585        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00010_688|datac                 ;
; 0.587 ; 0.587        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ;
; 0.588 ; 0.588        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688 ;
; 0.593 ; 0.593        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00001_699|dataa                 ;
; 0.605 ; 0.605        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                            ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; 0.436 ; 0.436        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ;
; 0.437 ; 0.437        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ;
; 0.439 ; 0.439        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|Selector19~0|combout                      ;
; 0.439 ; 0.439        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673|datac                ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00111_662|datac                ;
; 0.441 ; 0.441        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ;
; 0.441 ; 0.441        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00011_695|datac                ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00100_684|datac                ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector19~0|datab                        ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00001_706|datad                ;
; 0.452 ; 0.452        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ;
; 0.488 ; 0.488        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl|inclk[0]              ;
; 0.488 ; 0.488        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl|outclk                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|break_cnt[0]|q                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|break_cnt[0]|q                            ;
; 0.510 ; 0.510        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl|inclk[0]              ;
; 0.510 ; 0.510        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl|outclk                ;
; 0.547 ; 0.547        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706 ;
; 0.552 ; 0.552        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00001_706|datad                ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector19~0|datab                        ;
; 0.556 ; 0.556        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|Selector19~0|combout                      ;
; 0.556 ; 0.556        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00011_695|datac                ;
; 0.556 ; 0.556        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00100_684|datac                ;
; 0.559 ; 0.559        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695 ;
; 0.559 ; 0.559        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684 ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673|datac                ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00111_662|datac                ;
; 0.563 ; 0.563        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673 ;
; 0.563 ; 0.563        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662 ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Uart_Byte_Tx:Uart_Byte_Tx_inst|r_data_byte[0]                                                                                                                                  ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Uart_Byte_Tx:Uart_Byte_Tx_inst|r_data_byte[1]                                                                                                                                  ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Uart_Byte_Tx:Uart_Byte_Tx_inst|r_data_byte[2]                                                                                                                                  ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Uart_Byte_Tx:Uart_Byte_Tx_inst|r_data_byte[3]                                                                                                                                  ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Uart_Byte_Tx:Uart_Byte_Tx_inst|r_data_byte[4]                                                                                                                                  ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Uart_Byte_Tx:Uart_Byte_Tx_inst|r_data_byte[5]                                                                                                                                  ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Uart_Byte_Tx:Uart_Byte_Tx_inst|r_data_byte[6]                                                                                                                                  ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Uart_Byte_Tx:Uart_Byte_Tx_inst|r_data_byte[7]                                                                                                                                  ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 9.737 ; 9.967        ; 0.230          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 9.737 ; 9.967        ; 0.230          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 9.737 ; 9.967        ; 0.230          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 9.771 ; 9.955        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                                 ;
; 9.771 ; 9.955        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                                                                 ;
; 9.771 ; 9.955        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]                                                                                                                ;
; 9.771 ; 9.955        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[9]                                                                                                                 ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[11]                                                                                                                ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]                                                                                                                 ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]                                                                                                                 ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[7]                                                                                                                 ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                               ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                                                               ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]                                                                                                               ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]                                                                                                               ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]                                                                                                              ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]                                                                                                               ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]                                                                                                               ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]                                                                                                               ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]                                                                                                               ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]                                                                                                               ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[9]                                                                                                               ;
; 9.776 ; 9.960        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]                                                                                                                 ;
; 9.776 ; 9.960        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]                                                                                                                 ;
; 9.776 ; 9.960        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[8]                                                                                                                 ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Cmd_Decode:Cmd_Decode_inst|rec_num[0]                                                                                                                                          ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Cmd_Decode:Cmd_Decode_inst|rec_num[1]                                                                                                                                          ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Cmd_Decode:Cmd_Decode_inst|rec_num[2]                                                                                                                                          ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Cmd_Decode:Cmd_Decode_inst|rec_num[3]                                                                                                                                          ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Cmd_Decode:Cmd_Decode_inst|wfifo_wr_en                                                                                                                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Cmd_Decode:Cmd_Decode_inst|wr_trig                                                                                                                                             ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[0]                                                                                                               ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[10]                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[11]                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[12]                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[13]                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[1]                                                                                                               ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[2]                                                                                                               ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[3]                                                                                                               ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[4]                                                                                                               ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[5]                                                                                                               ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[6]                                                                                                               ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[7]                                                                                                               ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[8]                                                                                                               ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[9]                                                                                                               ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[0]                                                                                                                 ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1]                                                                                                                 ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[2]                                                                                                                 ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[3]                                                                                                                 ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[4]                                                                                                                 ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5]                                                                                                                 ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|sdram_cmd[0]                                                                                                               ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|sdram_cmd[1]                                                                                                               ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|sdram_cmd[2]                                                                                                               ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[0]                                                                                                                 ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[1]                                                                                                                 ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[2]                                                                                                                 ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[3]                                                                                                                 ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[4]                                                                                                                 ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[5]                                                                                                                 ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[0]                                                                                                           ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[1]                                                                                                           ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[2]                                                                                                           ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_flag                                                                                                             ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|sdram_cmd[2]                                                                                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end                                                                                                                  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                             ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]                                                                                                             ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[0]                                                                                                               ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[1]                                                                                                               ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[2]                                                                                                               ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[3]                                                                                                               ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[4]                                                                                                               ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[5]                                                                                                               ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001                                                                                                          ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010                                                                                                          ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100                                                                                                          ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101                                                                                                          ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]                                                                                                              ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[10]                                                                                                             ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[11]                                                                                                             ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[1]                                                                                                              ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[2]                                                                                                              ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[3]                                                                                                              ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[4]                                                                                                              ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[5]                                                                                                              ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[6]                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_24M'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 20.427 ; 20.427       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.427 ; 20.427       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 20.453 ; 20.453       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; clk_24M~input|o                                                    ;
; 20.455 ; 20.455       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; clk_24M~input|i                                                    ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; clk_24M~input|i                                                    ;
; 21.211 ; 21.211       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 21.213 ; 21.213       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; clk_24M~input|o                                                    ;
; 21.238 ; 21.238       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 21.238 ; 21.238       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 37.666 ; 41.666       ; 4.000          ; Port Rate        ; clk_24M ; Rise       ; clk_24M                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; rs232_rx       ; clk_24M    ; 2.606 ; 3.253 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rst_n          ; clk_24M    ; 2.997 ; 3.362 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]  ; clk_24M    ; 2.180 ; 2.784 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; 2.050 ; 2.635 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; 2.054 ; 2.640 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; 2.069 ; 2.656 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; 2.152 ; 2.768 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; 2.180 ; 2.784 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; 2.177 ; 2.777 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; 2.088 ; 2.683 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; 2.082 ; 2.672 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; rs232_rx       ; clk_24M    ; -2.235 ; -2.871 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rst_n          ; clk_24M    ; -1.305 ; -1.573 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]  ; clk_24M    ; -1.688 ; -2.266 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; -1.688 ; -2.266 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; -1.692 ; -2.270 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; -1.707 ; -2.286 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; -1.788 ; -2.394 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; -1.815 ; -2.409 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; -1.811 ; -2.402 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; -1.726 ; -2.312 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; -1.721 ; -2.301 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; rs232_tx        ; clk_24M    ; 2.713 ; 2.860 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]   ; clk_24M    ; 3.295 ; 3.446 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk_24M    ; 2.661 ; 2.820 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk_24M    ; 2.714 ; 2.869 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk_24M    ; 2.703 ; 2.841 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk_24M    ; 2.605 ; 2.740 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk_24M    ; 2.765 ; 2.889 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk_24M    ; 2.665 ; 2.788 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk_24M    ; 2.602 ; 2.724 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk_24M    ; 2.506 ; 2.622 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk_24M    ; 2.725 ; 2.850 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk_24M    ; 3.295 ; 3.446 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk_24M    ; 2.583 ; 2.712 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk_24M    ; 2.568 ; 2.692 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk_24M    ; 3.023 ; 2.871 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ; 1.509 ;       ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 4.463 ; 4.626 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 4.006 ; 4.142 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 4.137 ; 4.268 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 4.142 ; 4.285 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 4.090 ; 4.209 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 4.463 ; 4.626 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 4.236 ; 4.368 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 4.334 ; 4.517 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 4.321 ; 4.471 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 3.249 ; 3.059 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 3.249 ; 3.059 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 4.454 ; 4.171 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 3.497 ; 3.267 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 3.571 ; 3.321 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 3.571 ; 3.321 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 3.571 ; 3.321 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 3.533 ; 3.294 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk_24M    ; 4.639 ; 4.344 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk_24M    ; 2.744 ; 2.606 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ;       ; 1.556 ; Fall       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; rs232_tx        ; clk_24M    ; 2.426 ; 2.567 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]   ; clk_24M    ; 2.226 ; 2.338 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk_24M    ; 2.376 ; 2.528 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk_24M    ; 2.427 ; 2.576 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk_24M    ; 2.416 ; 2.548 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk_24M    ; 2.322 ; 2.452 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk_24M    ; 2.477 ; 2.596 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk_24M    ; 2.381 ; 2.498 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk_24M    ; 2.319 ; 2.435 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk_24M    ; 2.226 ; 2.338 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk_24M    ; 2.438 ; 2.557 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk_24M    ; 3.021 ; 3.169 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk_24M    ; 2.302 ; 2.426 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk_24M    ; 2.287 ; 2.405 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk_24M    ; 2.724 ; 2.577 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ; 1.276 ;       ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 2.942 ; 2.760 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 3.636 ; 3.766 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 3.762 ; 3.888 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 3.766 ; 3.903 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 3.715 ; 3.829 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 4.073 ; 4.230 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 3.855 ; 3.982 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 3.949 ; 4.125 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 3.937 ; 4.080 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 2.942 ; 2.760 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 2.942 ; 2.760 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 4.139 ; 3.865 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 3.181 ; 2.960 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 3.255 ; 3.014 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 3.255 ; 3.014 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 3.255 ; 3.014 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 3.218 ; 2.987 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk_24M    ; 4.315 ; 4.029 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk_24M    ; 2.456 ; 2.324 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ;       ; 1.321 ; Fall       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                 ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]  ; clk_24M    ; 2.908 ; 2.895 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; 3.075 ; 3.062 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; 2.908 ; 2.895 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; 2.908 ; 2.895 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; 3.049 ; 3.035 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; 3.049 ; 3.035 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; 3.049 ; 3.035 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; 3.043 ; 3.029 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; 3.043 ; 3.029 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                         ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]  ; clk_24M    ; 2.620 ; 2.607 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; 2.780 ; 2.767 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; 2.620 ; 2.607 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; 2.620 ; 2.607 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; 2.748 ; 2.734 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; 2.748 ; 2.734 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; 2.748 ; 2.734 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; 2.743 ; 2.729 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; 2.743 ; 2.729 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                        ;
+----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]  ; clk_24M    ; 3.056     ; 3.069     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; 3.252     ; 3.265     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; 3.056     ; 3.069     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; 3.056     ; 3.069     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; 3.198     ; 3.212     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; 3.198     ; 3.212     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; 3.198     ; 3.212     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; 3.190     ; 3.204     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; 3.190     ; 3.204     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                ;
+----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]  ; clk_24M    ; 2.762     ; 2.775     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; 2.950     ; 2.963     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; 2.762     ; 2.775     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; 2.762     ; 2.775     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; 2.891     ; 2.905     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; 2.891     ; 2.905     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; 2.891     ; 2.905     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; 2.883     ; 2.897     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; 2.883     ; 2.897     ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                 ;
+---------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                               ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                    ; -6.349   ; -3.158  ; N/A      ; N/A     ; 0.116               ;
;  Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; -6.349   ; -0.336  ; N/A      ; N/A     ; 9.667               ;
;  Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; -1.502   ; -3.031  ; N/A      ; N/A     ; 0.157               ;
;  Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -1.146   ; -3.158  ; N/A      ; N/A     ; 0.116               ;
;  clk_24M                                                            ; N/A      ; N/A     ; N/A      ; N/A     ; 20.427              ;
; Design-wide TNS                                                     ; -311.331 ; -23.456 ; 0.0      ; 0.0     ; 0.0                 ;
;  Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; -305.902 ; -0.716  ; N/A      ; N/A     ; 0.000               ;
;  Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; -2.067   ; -13.707 ; N/A      ; N/A     ; 0.000               ;
;  Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -4.833   ; -9.328  ; N/A      ; N/A     ; 0.000               ;
;  clk_24M                                                            ; N/A      ; N/A     ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; rs232_rx       ; clk_24M    ; 5.403 ; 5.697 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rst_n          ; clk_24M    ; 6.583 ; 6.510 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]  ; clk_24M    ; 4.429 ; 4.620 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; 4.146 ; 4.374 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; 4.132 ; 4.368 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; 4.161 ; 4.402 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; 4.379 ; 4.598 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; 4.429 ; 4.620 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; 4.418 ; 4.606 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; 4.184 ; 4.414 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; 4.164 ; 4.394 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; rs232_rx       ; clk_24M    ; -2.235 ; -2.871 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rst_n          ; clk_24M    ; -1.305 ; -1.573 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]  ; clk_24M    ; -1.688 ; -2.266 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; -1.688 ; -2.266 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; -1.692 ; -2.270 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; -1.707 ; -2.286 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; -1.788 ; -2.394 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; -1.815 ; -2.409 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; -1.811 ; -2.402 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; -1.726 ; -2.312 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; -1.721 ; -2.301 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; rs232_tx        ; clk_24M    ; 6.097  ; 5.903  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]   ; clk_24M    ; 6.634  ; 6.651  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk_24M    ; 5.889  ; 5.859  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk_24M    ; 6.044  ; 5.954  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk_24M    ; 6.085  ; 5.896  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk_24M    ; 5.824  ; 5.681  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk_24M    ; 6.232  ; 5.975  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk_24M    ; 5.981  ; 5.772  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk_24M    ; 5.787  ; 5.627  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk_24M    ; 5.602  ; 5.467  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk_24M    ; 6.058  ; 5.854  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk_24M    ; 6.634  ; 6.651  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk_24M    ; 5.737  ; 5.658  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk_24M    ; 5.737  ; 5.587  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk_24M    ; 6.261  ; 6.452  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ; 3.262  ;        ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 10.700 ; 10.348 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 9.622  ; 9.438  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 9.904  ; 9.655  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 9.924  ; 9.682  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 9.855  ; 9.551  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 10.700 ; 10.348 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 10.221 ; 9.862  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 10.267 ; 10.144 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 10.330 ; 10.027 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 6.657  ; 6.862  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 6.657  ; 6.862  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 8.624  ; 8.735  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 7.122  ; 7.341  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 7.228  ; 7.431  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 7.228  ; 7.431  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 7.228  ; 7.431  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 7.155  ; 7.353  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk_24M    ; 9.016  ; 9.099  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk_24M    ; 5.693  ; 5.778  ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ;        ; 3.152  ; Fall       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; rs232_tx        ; clk_24M    ; 2.426 ; 2.567 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]   ; clk_24M    ; 2.226 ; 2.338 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk_24M    ; 2.376 ; 2.528 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk_24M    ; 2.427 ; 2.576 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk_24M    ; 2.416 ; 2.548 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk_24M    ; 2.322 ; 2.452 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk_24M    ; 2.477 ; 2.596 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk_24M    ; 2.381 ; 2.498 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk_24M    ; 2.319 ; 2.435 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk_24M    ; 2.226 ; 2.338 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk_24M    ; 2.438 ; 2.557 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk_24M    ; 3.021 ; 3.169 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk_24M    ; 2.302 ; 2.426 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk_24M    ; 2.287 ; 2.405 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk_24M    ; 2.724 ; 2.577 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ; 1.276 ;       ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 2.942 ; 2.760 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 3.636 ; 3.766 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 3.762 ; 3.888 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 3.766 ; 3.903 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 3.715 ; 3.829 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 4.073 ; 4.230 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 3.855 ; 3.982 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 3.949 ; 4.125 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 3.937 ; 4.080 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 2.942 ; 2.760 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 2.942 ; 2.760 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 4.139 ; 3.865 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 3.181 ; 2.960 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 3.255 ; 3.014 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 3.255 ; 3.014 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 3.255 ; 3.014 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 3.218 ; 2.987 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk_24M    ; 4.315 ; 4.029 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk_24M    ; 2.456 ; 2.324 ; Rise       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ;       ; 1.321 ; Fall       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; rs232_tx       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_bank[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_bank[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdram_data[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[4]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[5]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[6]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[7]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[8]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[9]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[10]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[11]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[12]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[13]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[14]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[15]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_24M                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rs232_rx                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rs232_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rs232_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rs232_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                     ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; 4366     ; 0        ; 0        ; 0        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; 44       ; 4        ; 0        ; 0        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; 43       ; 4        ; 0        ; 0        ;
; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; 40       ; 0        ; 0        ; 0        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; 4        ; 4        ; 0        ; 0        ;
; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 41       ; 0        ; 0        ; 0        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 3        ; 3        ; 0        ; 0        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; 4366     ; 0        ; 0        ; 0        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; 44       ; 4        ; 0        ; 0        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; 43       ; 4        ; 0        ; 0        ;
; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; 40       ; 0        ; 0        ; 0        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; 4        ; 4        ; 0        ; 0        ;
; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 41       ; 0        ; 0        ; 0        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 3        ; 3        ; 0        ; 0        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 308   ; 308  ;
; Unconstrained Output Ports      ; 33    ; 33   ;
; Unconstrained Output Port Paths ; 41    ; 41   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Tue Apr 24 18:55:29 2018
Info: Command: quartus_sta Sdram_Tx_Rx -c Sdram_Tx_Rx
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Sdram_Tx_Rx.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 41.666 -waveform {0.000 20.833} -name clk_24M clk_24M
    Info (332110): create_generated_clock -source {Clk_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name {Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]
    Info (332105): create_clock -period 1.000 -name Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.349
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.349      -305.902 Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.233        -1.621 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):    -0.891        -3.808 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
Info (332146): Worst-case hold slack is -3.158
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.158        -9.328 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
    Info (332119):    -3.031       -13.707 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):    -0.217        -0.421 Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.250
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.250         0.000 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):     0.260         0.000 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
    Info (332119):     9.699         0.000 Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    20.767         0.000 clk_24M 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.697
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.697      -271.146 Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.502        -2.067 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):    -1.146        -4.833 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
Info (332146): Worst-case hold slack is -2.705
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.705        -7.740 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
    Info (332119):    -2.609       -11.904 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):    -0.336        -0.716 Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.116
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.116         0.000 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
    Info (332119):     0.157         0.000 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):     9.667         0.000 Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    20.776         0.000 clk_24M 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.055
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.055      -149.473 Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.361        -0.361 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):    -0.226        -0.573 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
Info (332146): Worst-case hold slack is -1.699
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.699        -5.937 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
    Info (332119):    -1.647        -7.660 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):    -0.046        -0.085 Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
    Info (332119):     0.436         0.000 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):     9.735         0.000 Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    20.427         0.000 clk_24M 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 557 megabytes
    Info: Processing ended: Tue Apr 24 18:55:31 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


