Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Wed Dec 18 16:54:53 2024
| Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -hierarchical -hierarchical_percentages -file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-2993113-dirty/reports/hierarchical_utilization.txt
| Design       : KC705_top
| Device       : xc7k325tffg900-2
| Speed File   : -2
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+-------------+------------+------------+-------------+----------+----------+------------+
|                                      Instance                                      |                                 Module                                |  Total LUTs |  Logic LUTs |   LUTRAMs  |    SRLs    |     FFs     |  RAMB36  |  RAMB18  | DSP Blocks |
+------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+-------------+------------+------------+-------------+----------+----------+------------+
| KC705_top                                                                          |                                                                 (top) | 4164(2.04%) | 3693(1.81%) | 152(0.24%) | 319(0.50%) | 6647(1.63%) | 2(0.45%) | 0(0.00%) |   0(0.00%) |
|   (KC705_top)                                                                      |                                                                 (top) |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   dbg_hub                                                                          |                                                               dbg_hub |  519(0.25%) |  495(0.24%) |  24(0.04%) |   0(0.00%) |  810(0.20%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (dbg_hub)                                                                      |                                                               dbg_hub |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     inst                                                                           |                                                    xsdbm_v3_0_2_xsdbm |  519(0.25%) |  495(0.24%) |  24(0.04%) |   0(0.00%) |  810(0.20%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       BSCANID.u_xsdbm_id                                                           |                                                 xsdbm_v3_0_2_xsdbm_id |  519(0.25%) |  495(0.24%) |  24(0.04%) |   0(0.00%) |  810(0.20%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (BSCANID.u_xsdbm_id)                                                       |                                                 xsdbm_v3_0_2_xsdbm_id |   35(0.02%) |   35(0.02%) |   0(0.00%) |   0(0.00%) |   34(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         CORE_XSDB.UUT_MASTER                                                       |                                                xsdbm_v3_0_2_icon2xsdb |  343(0.17%) |  319(0.16%) |  24(0.04%) |   0(0.00%) |  623(0.15%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           U_ICON_INTERFACE                                                         |                                                       xsdbm_v3_0_2_if |  187(0.09%) |  163(0.08%) |  24(0.04%) |   0(0.00%) |  486(0.12%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (U_ICON_INTERFACE)                                                     |                                                       xsdbm_v3_0_2_if |    6(0.01%) |    6(0.01%) |   0(0.00%) |   0(0.00%) |   15(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_CMD1                                                                 |                                                  xsdbm_v3_0_2_ctl_reg |    9(0.01%) |    9(0.01%) |   0(0.00%) |   0(0.00%) |   22(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_CMD2                                                                 |                                                 xsdbm_v3_0_2_stat_reg |    5(0.01%) |    5(0.01%) |   0(0.00%) |   0(0.00%) |   22(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_CMD3                                                                 |                                 xsdbm_v3_0_2_stat_reg__parameterized0 |   10(0.01%) |   10(0.01%) |   0(0.00%) |   0(0.00%) |   42(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_CMD4                                                                 |                                  xsdbm_v3_0_2_ctl_reg__parameterized0 |   23(0.01%) |   23(0.01%) |   0(0.00%) |   0(0.00%) |   62(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_CMD5                                                                 |                                  xsdbm_v3_0_2_ctl_reg__parameterized1 |    6(0.01%) |    6(0.01%) |   0(0.00%) |   0(0.00%) |   42(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_CMD6_RD                                                              |                                                    xsdbm_v3_0_2_rdreg |   68(0.03%) |   56(0.03%) |  12(0.02%) |   0(0.00%) |  134(0.03%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (U_CMD6_RD)                                                          |                                                    xsdbm_v3_0_2_rdreg |    2(0.01%) |    2(0.01%) |   0(0.00%) |   0(0.00%) |   20(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_RD_FIFO                                                            |                                                   xsdbm_v3_0_2_rdfifo |   66(0.03%) |   54(0.03%) |  12(0.02%) |   0(0.00%) |  114(0.03%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (U_RD_FIFO)                                                        |                                                   xsdbm_v3_0_2_rdfifo |   19(0.01%) |   19(0.01%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst                              |                                fifo_generator_v13_1_5__parameterized0 |   47(0.02%) |   35(0.02%) |  12(0.02%) |   0(0.00%) |  114(0.03%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst)                          |                                fifo_generator_v13_1_5__parameterized0 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   inst_fifo_gen                                                    |                          fifo_generator_v13_1_5_synth__parameterized0 |   47(0.02%) |   35(0.02%) |  12(0.02%) |   0(0.00%) |  114(0.03%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gconvfifo.rf                                                   |                                    fifo_generator_top__parameterized0 |   47(0.02%) |   35(0.02%) |  12(0.02%) |   0(0.00%) |  114(0.03%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       grf.rf                                                       |                                fifo_generator_ramfifo__parameterized0 |   47(0.02%) |   35(0.02%) |  12(0.02%) |   0(0.00%) |  114(0.03%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gntv_or_sync_fifo.gcx.clkx                                 |                                                         clk_x_pntrs_6 |   12(0.01%) |   12(0.01%) |   0(0.00%) |   0(0.00%) |   32(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           (gntv_or_sync_fifo.gcx.clkx)                             |                                                         clk_x_pntrs_6 |   10(0.01%) |   10(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |                                    synchronizer_ff__parameterized0_18 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |                                    synchronizer_ff__parameterized0_19 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |                                    synchronizer_ff__parameterized0_20 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |                                    synchronizer_ff__parameterized0_21 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gntv_or_sync_fifo.gl0.rd                                   |                                              rd_logic__parameterized0 |   14(0.01%) |   14(0.01%) |   0(0.00%) |   0(0.00%) |   19(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gr1.gr1_int.rfwft                                        |                                                               rd_fwft |    7(0.01%) |    7(0.01%) |   0(0.00%) |   0(0.00%) |    8(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gras.rsts                                                |                                                 rd_status_flags_as_16 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           grhf.rhf                                                 |                                  rd_handshaking_flags__parameterized0 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           rpntr                                                    |                                                        rd_bin_cntr_17 |    7(0.01%) |    7(0.01%) |   0(0.00%) |   0(0.00%) |    8(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gntv_or_sync_fifo.gl0.wr                                   |                                              wr_logic__parameterized0 |    5(0.01%) |    5(0.01%) |   0(0.00%) |   0(0.00%) |   15(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gwas.wsts                                                |                                                 wr_status_flags_as_13 |    2(0.01%) |    2(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gwhf.whf                                                 |                                               wr_handshaking_flags_14 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           wpntr                                                    |                                                        wr_bin_cntr_15 |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   12(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gntv_or_sync_fifo.mem                                      |                                                memory__parameterized0 |   12(0.01%) |    0(0.00%) |  12(0.02%) |   0(0.00%) |   32(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           (gntv_or_sync_fifo.mem)                                  |                                                memory__parameterized0 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gdm.dm_gen.dm                                            |                                                               dmem_12 |   12(0.01%) |    0(0.00%) |  12(0.02%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         rstblk                                                     |                                                   reset_blk_ramfifo_7 |    4(0.01%) |    4(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           (rstblk)                                                 |                                                   reset_blk_ramfifo_7 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |   12(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                                     synchronizer_ff_8 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                                     synchronizer_ff_9 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                                    synchronizer_ff_10 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                                    synchronizer_ff_11 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_CMD6_WR                                                              |                                                    xsdbm_v3_0_2_wrreg |   45(0.02%) |   33(0.02%) |  12(0.02%) |   0(0.00%) |  110(0.03%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (U_CMD6_WR)                                                          |                                                    xsdbm_v3_0_2_wrreg |    2(0.01%) |    2(0.01%) |   0(0.00%) |   0(0.00%) |   20(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_WR_FIFO                                                            |                                                   xsdbm_v3_0_2_wrfifo |   43(0.02%) |   31(0.02%) |  12(0.02%) |   0(0.00%) |   90(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (U_WR_FIFO)                                                        |                                                   xsdbm_v3_0_2_wrfifo |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst                              |                                                fifo_generator_v13_1_5 |   42(0.02%) |   30(0.01%) |  12(0.02%) |   0(0.00%) |   90(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst)                          |                                                fifo_generator_v13_1_5 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   inst_fifo_gen                                                    |                                          fifo_generator_v13_1_5_synth |   42(0.02%) |   30(0.01%) |  12(0.02%) |   0(0.00%) |   90(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gconvfifo.rf                                                   |                                                    fifo_generator_top |   42(0.02%) |   30(0.01%) |  12(0.02%) |   0(0.00%) |   90(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       grf.rf                                                       |                                                fifo_generator_ramfifo |   42(0.02%) |   30(0.01%) |  12(0.02%) |   0(0.00%) |   90(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gntv_or_sync_fifo.gcx.clkx                                 |                                                           clk_x_pntrs |   11(0.01%) |   11(0.01%) |   0(0.00%) |   0(0.00%) |   32(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           (gntv_or_sync_fifo.gcx.clkx)                             |                                                           clk_x_pntrs |    9(0.01%) |    9(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |                                       synchronizer_ff__parameterized0 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |                                     synchronizer_ff__parameterized0_3 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |                                     synchronizer_ff__parameterized0_4 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |                                     synchronizer_ff__parameterized0_5 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gntv_or_sync_fifo.gl0.rd                                   |                                                              rd_logic |   10(0.01%) |   10(0.01%) |   0(0.00%) |   0(0.00%) |   11(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gras.rsts                                                |                                                    rd_status_flags_as |    2(0.01%) |    2(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           grhf.rhf                                                 |                                                  rd_handshaking_flags |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           rpntr                                                    |                                                           rd_bin_cntr |    8(0.01%) |    8(0.01%) |   0(0.00%) |   0(0.00%) |    8(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gntv_or_sync_fifo.gl0.wr                                   |                                                              wr_logic |    5(0.01%) |    5(0.01%) |   0(0.00%) |   0(0.00%) |   15(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gwas.wsts                                                |                                                    wr_status_flags_as |    2(0.01%) |    2(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gwhf.whf                                                 |                                                  wr_handshaking_flags |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           wpntr                                                    |                                                           wr_bin_cntr |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   12(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gntv_or_sync_fifo.mem                                      |                                                                memory |   12(0.01%) |    0(0.00%) |  12(0.02%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gdm.dm_gen.dm                                            |                                                                  dmem |   12(0.01%) |    0(0.00%) |  12(0.02%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         rstblk                                                     |                                                     reset_blk_ramfifo |    4(0.01%) |    4(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           (rstblk)                                                 |                                                     reset_blk_ramfifo |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |   12(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                                       synchronizer_ff |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                                     synchronizer_ff_0 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                                     synchronizer_ff_1 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                                     synchronizer_ff_2 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_CMD7_CTL                                                             |                                  xsdbm_v3_0_2_ctl_reg__parameterized2 |    2(0.01%) |    2(0.01%) |   0(0.00%) |   0(0.00%) |   12(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_CMD7_STAT                                                            |                                 xsdbm_v3_0_2_stat_reg__parameterized1 |    4(0.01%) |    4(0.01%) |   0(0.00%) |   0(0.00%) |   18(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_STATIC_STATUS                                                        |                                         xsdbm_v3_0_2_if_static_status |    9(0.01%) |    9(0.01%) |   0(0.00%) |   0(0.00%) |    7(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           U_XSDB_ADDRESS_CONTROLLER                                                |                                                 xsdbm_v3_0_2_addr_ctl |   17(0.01%) |   17(0.01%) |   0(0.00%) |   0(0.00%) |   19(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                           |                                          xsdbm_v3_0_2_burst_wdlen_ctl |   22(0.01%) |   22(0.01%) |   0(0.00%) |   0(0.00%) |   20(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           U_XSDB_BUS_CONTROLLER                                                    |                                                  xsdbm_v3_0_2_bus_ctl |   82(0.04%) |   82(0.04%) |   0(0.00%) |   0(0.00%) |   81(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (U_XSDB_BUS_CONTROLLER)                                                |                                                  xsdbm_v3_0_2_bus_ctl |   10(0.01%) |   10(0.01%) |   0(0.00%) |   0(0.00%) |   70(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_RD_ABORT_FLAG                                                        |                              xsdbm_v3_0_2_bus_ctl_flg__parameterized0 |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_RD_REQ_FLAG                                                          |                                              xsdbm_v3_0_2_bus_ctl_flg |    5(0.01%) |    5(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_TIMER                                                                |                                              xsdbm_v3_0_2_bus_ctl_cnt |   64(0.03%) |   64(0.03%) |   0(0.00%) |   0(0.00%) |    8(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |                                           xsdbm_v3_0_2_bus_mstr2sl_if |   36(0.02%) |   36(0.02%) |   0(0.00%) |   0(0.00%) |   17(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (U_XSDB_BUS_MSTR2SL_PORT_IFACE)                                        |                                           xsdbm_v3_0_2_bus_mstr2sl_if |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   17(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_RD_DIN_BUS_MUX                                                       |                                              ltlib_v1_0_2_generic_mux |   33(0.02%) |   33(0.02%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         CORE_XSDB.U_ICON                                                           |                                                     xsdbm_v3_0_2_icon |   17(0.01%) |   17(0.01%) |   0(0.00%) |   0(0.00%) |   28(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (CORE_XSDB.U_ICON)                                                       |                                                     xsdbm_v3_0_2_icon |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           U_CMD                                                                    |                                               xsdbm_v3_0_2_cmd_decode |    9(0.01%) |    9(0.01%) |   0(0.00%) |   0(0.00%) |   10(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           U_STAT                                                                   |                                                     xsdbm_v3_0_2_stat |    5(0.01%) |    5(0.01%) |   0(0.00%) |   0(0.00%) |    7(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           U_SYNC                                                                   |                                                     xsdbm_v3_0_2_sync |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |    8(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                              |                                                    ltlib_v1_0_2_bscan |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                            |                                             xsdbm_v3_0_2_bscan_switch |  124(0.06%) |  124(0.06%) |   0(0.00%) |   0(0.00%) |  125(0.03%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   ila_data_inout                                                                   |                                                           ila_data_in | 2659(1.30%) | 2212(1.09%) | 128(0.20%) | 319(0.50%) | 3663(0.90%) | 2(0.45%) | 0(0.00%) |   0(0.00%) |
|     (ila_data_inout)                                                               |                                                           ila_data_in |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     U0                                                                             |                                           ila_data_in_ila_v6_2_15_ila | 2659(1.30%) | 2212(1.09%) | 128(0.20%) | 319(0.50%) | 3663(0.90%) | 2(0.45%) | 0(0.00%) |   0(0.00%) |
|       (U0)                                                                         |                                           ila_data_in_ila_v6_2_15_ila |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       ila_core_inst                                                                |                                      ila_data_in_ila_v6_2_15_ila_core | 2658(1.30%) | 2211(1.08%) | 128(0.20%) | 319(0.50%) | 3657(0.90%) | 2(0.45%) | 0(0.00%) |   0(0.00%) |
|         (ila_core_inst)                                                            |                                      ila_data_in_ila_v6_2_15_ila_core |   32(0.02%) |    0(0.00%) |   0(0.00%) |  32(0.05%) |  107(0.03%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         ADV_TRIG.u_adv_trig                                                        |                     ila_data_in_ila_v6_2_15_ila_adv_trigger_sequencer |  197(0.10%) |   69(0.03%) | 128(0.20%) |   0(0.00%) |   70(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         ADV_TRIG_MEM_READ.u_fsm_memory_read_inst                                   |                           ila_data_in_ila_v6_2_15_ila_fsm_memory_read |    6(0.01%) |    6(0.01%) |   0(0.00%) |   0(0.00%) |   42(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         COUNTER.u_count                                                            |                                   ila_data_in_ila_v6_2_15_ila_counter |   77(0.04%) |   73(0.04%) |   0(0.00%) |   4(0.01%) |  136(0.03%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           G_COUNTER[0].U_COUNTER                                                   |                            ila_data_in_ila_v6_2_15_generic_counter__1 |   20(0.01%) |   19(0.01%) |   0(0.00%) |   1(0.01%) |   34(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           G_COUNTER[1].U_COUNTER                                                   |                            ila_data_in_ila_v6_2_15_generic_counter__2 |   20(0.01%) |   19(0.01%) |   0(0.00%) |   1(0.01%) |   34(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           G_COUNTER[2].U_COUNTER                                                   |                            ila_data_in_ila_v6_2_15_generic_counter__3 |   20(0.01%) |   19(0.01%) |   0(0.00%) |   1(0.01%) |   34(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           G_COUNTER[3].U_COUNTER                                                   |                               ila_data_in_ila_v6_2_15_generic_counter |   20(0.01%) |   19(0.01%) |   0(0.00%) |   1(0.01%) |   34(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         ila_trace_memory_inst                                                      |                              ila_data_in_ila_v6_2_15_ila_trace_memory |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 2(0.45%) | 0(0.00%) |   0(0.00%) |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                 |                                        ila_data_in_blk_mem_gen_v8_4_8 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 2(0.45%) | 0(0.00%) |   0(0.00%) |
|             inst_blk_mem_gen                                                       |                                  ila_data_in_blk_mem_gen_v8_4_8_synth |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 2(0.45%) | 0(0.00%) |   0(0.00%) |
|               gnbram.gnativebmg.native_blk_mem_gen                                 |                        ila_data_in_blk_mem_gen_v8_4_8_blk_mem_gen_top |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 2(0.45%) | 0(0.00%) |   0(0.00%) |
|                 valid.cstr                                                         |               ila_data_in_blk_mem_gen_v8_4_8_blk_mem_gen_generic_cstr |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 2(0.45%) | 0(0.00%) |   0(0.00%) |
|                   ramloop[0].ram.r                                                 |                 ila_data_in_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 1(0.22%) | 0(0.00%) |   0(0.00%) |
|                     prim_noinit.ram                                                |           ila_data_in_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper_148 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 1(0.22%) | 0(0.00%) |   0(0.00%) |
|                   ramloop[1].ram.r                                                 | ila_data_in_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width__parameterized0 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 1(0.22%) | 0(0.00%) |   0(0.00%) |
|                     prim_noinit.ram                                                |               ila_data_in_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 1(0.22%) | 0(0.00%) |   0(0.00%) |
|         u_ila_cap_ctrl                                                             |                           ila_data_in_ila_v6_2_15_ila_cap_ctrl_legacy |   81(0.04%) |   34(0.02%) |   0(0.00%) |  47(0.07%) |  127(0.03%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (u_ila_cap_ctrl)                                                         |                           ila_data_in_ila_v6_2_15_ila_cap_ctrl_legacy |    7(0.01%) |    7(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           U_CDONE                                                                  |                      ila_data_in_ltlib_v1_0_2_cfglut6__parameterized0 |    3(0.01%) |    1(0.01%) |   0(0.00%) |   2(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           U_NS0                                                                    |                                      ila_data_in_ltlib_v1_0_2_cfglut7 |    5(0.01%) |    1(0.01%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           U_NS1                                                                    |                                   ila_data_in_ltlib_v1_0_2_cfglut7__1 |    5(0.01%) |    1(0.01%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           u_cap_addrgen                                                            |                               ila_data_in_ila_v6_2_15_ila_cap_addrgen |   61(0.03%) |   24(0.01%) |   0(0.00%) |  37(0.06%) |  121(0.03%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (u_cap_addrgen)                                                        |                               ila_data_in_ila_v6_2_15_ila_cap_addrgen |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |   68(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_CMPRESET                                                             |                                   ila_data_in_ltlib_v1_0_2_cfglut6__1 |    3(0.01%) |    1(0.01%) |   0(0.00%) |   2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             u_cap_sample_counter                                                   |                        ila_data_in_ila_v6_2_15_ila_cap_sample_counter |   30(0.01%) |   17(0.01%) |   0(0.00%) |  13(0.02%) |   21(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (u_cap_sample_counter)                                               |                        ila_data_in_ila_v6_2_15_ila_cap_sample_counter |   16(0.01%) |   16(0.01%) |   0(0.00%) |   0(0.00%) |   11(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_SCE                                                                |                                   ila_data_in_ltlib_v1_0_2_cfglut4__1 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_SCMPCE                                                             |                                   ila_data_in_ltlib_v1_0_2_cfglut5__1 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_SCRST                                                              |                                      ila_data_in_ltlib_v1_0_2_cfglut6 |    3(0.01%) |    1(0.01%) |   0(0.00%) |   2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               u_scnt_cmp                                                           |                             ila_data_in_ltlib_v1_0_2_match_nodelay__1 |    9(0.01%) |    0(0.00%) |   0(0.00%) |   9(0.01%) |   10(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst            |                       ila_data_in_ltlib_v1_0_2_allx_typeA_nodelay_144 |    9(0.01%) |    0(0.00%) |   0(0.00%) |   9(0.01%) |   10(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)        |                       ila_data_in_ltlib_v1_0_2_allx_typeA_nodelay_144 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |   10(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                              |                ila_data_in_ltlib_v1_0_2_all_typeA__parameterized1_145 |    9(0.01%) |    0(0.00%) |   0(0.00%) |   9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                          |                ila_data_in_ltlib_v1_0_2_all_typeA__parameterized1_145 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |          ila_data_in_ltlib_v1_0_2_all_typeA_slice__parameterized0_146 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |          ila_data_in_ltlib_v1_0_2_all_typeA_slice__parameterized0_147 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             u_cap_window_counter                                                   |                        ila_data_in_ila_v6_2_15_ila_cap_window_counter |   28(0.01%) |    7(0.01%) |   0(0.00%) |  21(0.03%) |   32(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (u_cap_window_counter)                                               |                        ila_data_in_ila_v6_2_15_ila_cap_window_counter |    7(0.01%) |    7(0.01%) |   0(0.00%) |   0(0.00%) |   12(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_WCE                                                                |                                      ila_data_in_ltlib_v1_0_2_cfglut4 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_WHCMPCE                                                            |                                      ila_data_in_ltlib_v1_0_2_cfglut5 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_WLCMPCE                                                            |                                   ila_data_in_ltlib_v1_0_2_cfglut5__2 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               u_wcnt_hcmp                                                          |                                ila_data_in_ltlib_v1_0_2_match_nodelay |    9(0.01%) |    0(0.00%) |   0(0.00%) |   9(0.01%) |   10(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst            |                           ila_data_in_ltlib_v1_0_2_allx_typeA_nodelay |    9(0.01%) |    0(0.00%) |   0(0.00%) |   9(0.01%) |   10(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)        |                           ila_data_in_ltlib_v1_0_2_allx_typeA_nodelay |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |   10(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                              |                    ila_data_in_ltlib_v1_0_2_all_typeA__parameterized1 |    9(0.01%) |    0(0.00%) |   0(0.00%) |   9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                          |                    ila_data_in_ltlib_v1_0_2_all_typeA__parameterized1 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |          ila_data_in_ltlib_v1_0_2_all_typeA_slice__parameterized0_138 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |          ila_data_in_ltlib_v1_0_2_all_typeA_slice__parameterized0_139 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               u_wcnt_lcmp                                                          |                             ila_data_in_ltlib_v1_0_2_match_nodelay__2 |    9(0.01%) |    0(0.00%) |   0(0.00%) |   9(0.01%) |   10(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst            |                       ila_data_in_ltlib_v1_0_2_allx_typeA_nodelay_140 |    9(0.01%) |    0(0.00%) |   0(0.00%) |   9(0.01%) |   10(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)        |                       ila_data_in_ltlib_v1_0_2_allx_typeA_nodelay_140 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |   10(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                              |                ila_data_in_ltlib_v1_0_2_all_typeA__parameterized1_141 |    9(0.01%) |    0(0.00%) |   0(0.00%) |   9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                          |                ila_data_in_ltlib_v1_0_2_all_typeA__parameterized1_141 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |          ila_data_in_ltlib_v1_0_2_all_typeA_slice__parameterized0_142 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |          ila_data_in_ltlib_v1_0_2_all_typeA_slice__parameterized0_143 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         u_ila_regs                                                                 |                                  ila_data_in_ila_v6_2_15_ila_register | 1899(0.93%) | 1898(0.93%) |   0(0.00%) |   1(0.01%) | 2557(0.63%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (u_ila_regs)                                                             |                                  ila_data_in_ila_v6_2_15_ila_register |  483(0.24%) |  482(0.24%) |   0(0.00%) |   1(0.01%) |  195(0.05%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           ADV_TRIG_STREAM.reg_stream_ffc                                           |                   ila_data_in_xsdbs_v1_0_4_reg_stream__parameterized0 |    5(0.01%) |    5(0.01%) |   0(0.00%) |   0(0.00%) |   17(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (ADV_TRIG_STREAM.reg_stream_ffc)                                       |                   ila_data_in_xsdbs_v1_0_4_reg_stream__parameterized0 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             I_EN_CTL_EQ1.U_CTL                                                     |                                  ila_data_in_xsdbs_v1_0_4_reg_ctl_136 |    4(0.01%) |    4(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           ADV_TRIG_STREAM_READBACK.reg_stream_ffb                                  |                                   ila_data_in_xsdbs_v1_0_4_reg_stream |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (ADV_TRIG_STREAM_READBACK.reg_stream_ffb)                              |                                   ila_data_in_xsdbs_v1_0_4_reg_stream |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             I_EN_STAT_EQ1.U_STAT                                                   |                                 ila_data_in_xsdbs_v1_0_4_reg_stat_137 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           CNT.CNT_SRL[0].cnt_srl_reg                                               |                     ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized35 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           CNT.CNT_SRL[1].cnt_srl_reg                                               |                     ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized36 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           CNT.CNT_SRL[2].cnt_srl_reg                                               |                     ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized37 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           CNT.CNT_SRL[3].cnt_srl_reg                                               |                     ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized38 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           MU_SRL[0].mu_srl_reg                                                     |                                      ila_data_in_xsdbs_v1_0_4_reg_p2s |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           MU_SRL[1].mu_srl_reg                                                     |                      ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized0 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           MU_SRL[2].mu_srl_reg                                                     |                      ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized1 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           MU_SRL[3].mu_srl_reg                                                     |                      ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized2 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           STRG_QUAL.qual_strg_srl_reg                                              |                     ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized39 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           TC_SRL[0].tc_srl_reg                                                     |                      ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized3 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           TC_SRL[10].tc_srl_reg                                                    |                     ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized13 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           TC_SRL[11].tc_srl_reg                                                    |                     ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized14 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           TC_SRL[12].tc_srl_reg                                                    |                     ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized15 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           TC_SRL[13].tc_srl_reg                                                    |                     ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized16 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           TC_SRL[14].tc_srl_reg                                                    |                     ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized17 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           TC_SRL[15].tc_srl_reg                                                    |                     ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized18 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           TC_SRL[16].tc_srl_reg                                                    |                     ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized19 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           TC_SRL[17].tc_srl_reg                                                    |                     ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized20 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           TC_SRL[18].tc_srl_reg                                                    |                     ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized21 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           TC_SRL[19].tc_srl_reg                                                    |                     ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized22 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           TC_SRL[1].tc_srl_reg                                                     |                      ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized4 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           TC_SRL[20].tc_srl_reg                                                    |                     ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized23 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           TC_SRL[21].tc_srl_reg                                                    |                     ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized24 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           TC_SRL[22].tc_srl_reg                                                    |                     ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized25 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           TC_SRL[23].tc_srl_reg                                                    |                     ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized26 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           TC_SRL[24].tc_srl_reg                                                    |                     ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized27 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           TC_SRL[25].tc_srl_reg                                                    |                     ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized28 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           TC_SRL[26].tc_srl_reg                                                    |                     ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized29 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           TC_SRL[27].tc_srl_reg                                                    |                     ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized30 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           TC_SRL[28].tc_srl_reg                                                    |                     ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized31 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           TC_SRL[29].tc_srl_reg                                                    |                     ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized32 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           TC_SRL[2].tc_srl_reg                                                     |                      ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized5 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           TC_SRL[30].tc_srl_reg                                                    |                     ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized33 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           TC_SRL[31].tc_srl_reg                                                    |                     ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized34 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           TC_SRL[3].tc_srl_reg                                                     |                      ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized6 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           TC_SRL[4].tc_srl_reg                                                     |                      ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized7 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           TC_SRL[5].tc_srl_reg                                                     |                      ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized8 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           TC_SRL[6].tc_srl_reg                                                     |                      ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized9 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           TC_SRL[7].tc_srl_reg                                                     |                     ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized10 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           TC_SRL[8].tc_srl_reg                                                     |                     ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized11 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           TC_SRL[9].tc_srl_reg                                                     |                     ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized12 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           U_XSDB_SLAVE                                                             |                                        ila_data_in_xsdbs_v1_0_4_xsdbs |   76(0.04%) |   76(0.04%) |   0(0.00%) |   0(0.00%) |  213(0.05%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           reg_15                                                                   |                         ila_data_in_xsdbs_v1_0_4_reg__parameterized30 |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             I_EN_CTL_EQ1.U_CTL                                                     |                                  ila_data_in_xsdbs_v1_0_4_reg_ctl_131 |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           reg_16                                                                   |                         ila_data_in_xsdbs_v1_0_4_reg__parameterized31 |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             I_EN_CTL_EQ1.U_CTL                                                     |                                  ila_data_in_xsdbs_v1_0_4_reg_ctl_130 |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           reg_17                                                                   |                         ila_data_in_xsdbs_v1_0_4_reg__parameterized32 |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             I_EN_CTL_EQ1.U_CTL                                                     |                                  ila_data_in_xsdbs_v1_0_4_reg_ctl_129 |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           reg_18                                                                   |                         ila_data_in_xsdbs_v1_0_4_reg__parameterized33 |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             I_EN_CTL_EQ1.U_CTL                                                     |                                  ila_data_in_xsdbs_v1_0_4_reg_ctl_128 |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           reg_19                                                                   |                         ila_data_in_xsdbs_v1_0_4_reg__parameterized34 |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             I_EN_CTL_EQ1.U_CTL                                                     |                                  ila_data_in_xsdbs_v1_0_4_reg_ctl_127 |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           reg_1a                                                                   |                         ila_data_in_xsdbs_v1_0_4_reg__parameterized35 |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             I_EN_CTL_EQ1.U_CTL                                                     |                      ila_data_in_xsdbs_v1_0_4_reg_ctl__parameterized1 |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           reg_6                                                                    |                         ila_data_in_xsdbs_v1_0_4_reg__parameterized15 |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             I_EN_CTL_EQ1.U_CTL                                                     |                                  ila_data_in_xsdbs_v1_0_4_reg_ctl_135 |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           reg_7                                                                    |                         ila_data_in_xsdbs_v1_0_4_reg__parameterized16 |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             I_EN_CTL_EQ1.U_CTL                                                     |                                  ila_data_in_xsdbs_v1_0_4_reg_ctl_134 |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           reg_8                                                                    |                         ila_data_in_xsdbs_v1_0_4_reg__parameterized17 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             I_EN_STAT_EQ1.U_STAT                                                   |                                 ila_data_in_xsdbs_v1_0_4_reg_stat_133 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           reg_80                                                                   |                         ila_data_in_xsdbs_v1_0_4_reg__parameterized36 |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             I_EN_CTL_EQ1.U_CTL                                                     |                  ila_data_in_xsdbs_v1_0_4_reg_ctl__parameterized2_126 |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           reg_81                                                                   |                         ila_data_in_xsdbs_v1_0_4_reg__parameterized37 |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             I_EN_CTL_EQ1.U_CTL                                                     |                                  ila_data_in_xsdbs_v1_0_4_reg_ctl_125 |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           reg_82                                                                   |                         ila_data_in_xsdbs_v1_0_4_reg__parameterized38 |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             I_EN_CTL_EQ1.U_CTL                                                     |                      ila_data_in_xsdbs_v1_0_4_reg_ctl__parameterized2 |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           reg_83                                                                   |                         ila_data_in_xsdbs_v1_0_4_reg__parameterized39 |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             I_EN_CTL_EQ1.U_CTL                                                     |                                  ila_data_in_xsdbs_v1_0_4_reg_ctl_124 |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           reg_84                                                                   |                         ila_data_in_xsdbs_v1_0_4_reg__parameterized40 |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             I_EN_CTL_EQ1.U_CTL                                                     |                                  ila_data_in_xsdbs_v1_0_4_reg_ctl_123 |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           reg_85                                                                   |                         ila_data_in_xsdbs_v1_0_4_reg__parameterized41 |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             I_EN_CTL_EQ1.U_CTL                                                     |                                  ila_data_in_xsdbs_v1_0_4_reg_ctl_122 |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           reg_887                                                                  |                         ila_data_in_xsdbs_v1_0_4_reg__parameterized43 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             I_EN_STAT_EQ1.U_STAT                                                   |                                 ila_data_in_xsdbs_v1_0_4_reg_stat_121 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           reg_88d                                                                  |                         ila_data_in_xsdbs_v1_0_4_reg__parameterized45 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             I_EN_STAT_EQ1.U_STAT                                                   |                                 ila_data_in_xsdbs_v1_0_4_reg_stat_120 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           reg_88f                                                                  |                         ila_data_in_xsdbs_v1_0_4_reg__parameterized47 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             I_EN_STAT_EQ1.U_STAT                                                   |                                 ila_data_in_xsdbs_v1_0_4_reg_stat_118 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           reg_890                                                                  |                         ila_data_in_xsdbs_v1_0_4_reg__parameterized48 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (reg_890)                                                              |                         ila_data_in_xsdbs_v1_0_4_reg__parameterized48 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             I_EN_STAT_EQ1.U_STAT                                                   |                                 ila_data_in_xsdbs_v1_0_4_reg_stat_117 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           reg_892                                                                  |                         ila_data_in_xsdbs_v1_0_4_reg__parameterized46 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             I_EN_STAT_EQ1.U_STAT                                                   |                                 ila_data_in_xsdbs_v1_0_4_reg_stat_119 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           reg_9                                                                    |                         ila_data_in_xsdbs_v1_0_4_reg__parameterized18 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |   10(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             I_EN_STAT_EQ1.U_STAT                                                   |                                 ila_data_in_xsdbs_v1_0_4_reg_stat_132 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |   10(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           reg_srl_fff                                                              |                     ila_data_in_xsdbs_v1_0_4_reg_p2s__parameterized40 |   32(0.02%) |   32(0.02%) |   0(0.00%) |   0(0.00%) |   43(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           reg_stream_ffd                                                           |                   ila_data_in_xsdbs_v1_0_4_reg_stream__parameterized1 |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             I_EN_CTL_EQ1.U_CTL                                                     |                                      ila_data_in_xsdbs_v1_0_4_reg_ctl |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           reg_stream_ffe                                                           |                   ila_data_in_xsdbs_v1_0_4_reg_stream__parameterized2 |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (reg_stream_ffe)                                                       |                   ila_data_in_xsdbs_v1_0_4_reg_stream__parameterized2 |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             I_EN_STAT_EQ1.U_STAT                                                   |                                     ila_data_in_xsdbs_v1_0_4_reg_stat |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         u_ila_reset_ctrl                                                           |                                ila_data_in_ila_v6_2_15_ila_reset_ctrl |    9(0.01%) |    9(0.01%) |   0(0.00%) |   0(0.00%) |   34(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (u_ila_reset_ctrl)                                                       |                                ila_data_in_ila_v6_2_15_ila_reset_ctrl |    3(0.01%) |    3(0.01%) |   0(0.00%) |   0(0.00%) |    8(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           arm_detection_inst                                                       |                        ila_data_in_ltlib_v1_0_2_rising_edge_detection |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           asyncrounous_transfer.arm_in_transfer_inst                               |                           ila_data_in_ltlib_v1_0_2_async_edge_xfer__2 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           asyncrounous_transfer.arm_out_transfer_inst                              |                           ila_data_in_ltlib_v1_0_2_async_edge_xfer__3 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           asyncrounous_transfer.halt_in_transfer_inst                              |                           ila_data_in_ltlib_v1_0_2_async_edge_xfer__1 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           asyncrounous_transfer.halt_out_transfer_inst                             |                              ila_data_in_ltlib_v1_0_2_async_edge_xfer |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           halt_detection_inst                                                      |                     ila_data_in_ltlib_v1_0_2_rising_edge_detection__1 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         u_trig                                                                     |                                   ila_data_in_ila_v6_2_15_ila_trigger |  289(0.14%) |   56(0.03%) |   0(0.00%) | 233(0.36%) |  496(0.12%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (u_trig)                                                                 |                                   ila_data_in_ila_v6_2_15_ila_trigger |    8(0.01%) |    8(0.01%) |   0(0.00%) |   0(0.00%) |   34(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                           |                                     ila_data_in_ltlib_v1_0_2_match__1 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (N_DDR_TC.N_DDR_TC_INST[0].U_TC)                                       |                                     ila_data_in_ltlib_v1_0_2_match__1 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                               ila_data_in_ltlib_v1_0_2_allx_typeA_114 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                               ila_data_in_ltlib_v1_0_2_allx_typeA_114 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               DUT                                                                  |                                ila_data_in_ltlib_v1_0_2_all_typeA_115 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (DUT)                                                              |                                ila_data_in_ltlib_v1_0_2_all_typeA_115 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                          ila_data_in_ltlib_v1_0_2_all_typeA_slice_116 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           N_DDR_TC.N_DDR_TC_INST[10].U_TC                                          |                                    ila_data_in_ltlib_v1_0_2_match__11 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (N_DDR_TC.N_DDR_TC_INST[10].U_TC)                                      |                                    ila_data_in_ltlib_v1_0_2_match__11 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                                ila_data_in_ltlib_v1_0_2_allx_typeA_84 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                                ila_data_in_ltlib_v1_0_2_allx_typeA_84 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               DUT                                                                  |                                 ila_data_in_ltlib_v1_0_2_all_typeA_85 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (DUT)                                                              |                                 ila_data_in_ltlib_v1_0_2_all_typeA_85 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                           ila_data_in_ltlib_v1_0_2_all_typeA_slice_86 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           N_DDR_TC.N_DDR_TC_INST[11].U_TC                                          |                                    ila_data_in_ltlib_v1_0_2_match__12 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (N_DDR_TC.N_DDR_TC_INST[11].U_TC)                                      |                                    ila_data_in_ltlib_v1_0_2_match__12 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                                ila_data_in_ltlib_v1_0_2_allx_typeA_81 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                                ila_data_in_ltlib_v1_0_2_allx_typeA_81 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               DUT                                                                  |                                 ila_data_in_ltlib_v1_0_2_all_typeA_82 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (DUT)                                                              |                                 ila_data_in_ltlib_v1_0_2_all_typeA_82 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                           ila_data_in_ltlib_v1_0_2_all_typeA_slice_83 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           N_DDR_TC.N_DDR_TC_INST[12].U_TC                                          |                                    ila_data_in_ltlib_v1_0_2_match__13 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (N_DDR_TC.N_DDR_TC_INST[12].U_TC)                                      |                                    ila_data_in_ltlib_v1_0_2_match__13 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                                ila_data_in_ltlib_v1_0_2_allx_typeA_78 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                                ila_data_in_ltlib_v1_0_2_allx_typeA_78 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               DUT                                                                  |                                 ila_data_in_ltlib_v1_0_2_all_typeA_79 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (DUT)                                                              |                                 ila_data_in_ltlib_v1_0_2_all_typeA_79 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                           ila_data_in_ltlib_v1_0_2_all_typeA_slice_80 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           N_DDR_TC.N_DDR_TC_INST[13].U_TC                                          |                                    ila_data_in_ltlib_v1_0_2_match__14 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (N_DDR_TC.N_DDR_TC_INST[13].U_TC)                                      |                                    ila_data_in_ltlib_v1_0_2_match__14 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                                ila_data_in_ltlib_v1_0_2_allx_typeA_75 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                                ila_data_in_ltlib_v1_0_2_allx_typeA_75 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               DUT                                                                  |                                 ila_data_in_ltlib_v1_0_2_all_typeA_76 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (DUT)                                                              |                                 ila_data_in_ltlib_v1_0_2_all_typeA_76 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                           ila_data_in_ltlib_v1_0_2_all_typeA_slice_77 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           N_DDR_TC.N_DDR_TC_INST[14].U_TC                                          |                                    ila_data_in_ltlib_v1_0_2_match__15 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (N_DDR_TC.N_DDR_TC_INST[14].U_TC)                                      |                                    ila_data_in_ltlib_v1_0_2_match__15 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                                ila_data_in_ltlib_v1_0_2_allx_typeA_72 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                                ila_data_in_ltlib_v1_0_2_allx_typeA_72 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               DUT                                                                  |                                 ila_data_in_ltlib_v1_0_2_all_typeA_73 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (DUT)                                                              |                                 ila_data_in_ltlib_v1_0_2_all_typeA_73 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                           ila_data_in_ltlib_v1_0_2_all_typeA_slice_74 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           N_DDR_TC.N_DDR_TC_INST[15].U_TC                                          |                                    ila_data_in_ltlib_v1_0_2_match__16 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (N_DDR_TC.N_DDR_TC_INST[15].U_TC)                                      |                                    ila_data_in_ltlib_v1_0_2_match__16 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                                ila_data_in_ltlib_v1_0_2_allx_typeA_69 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                                ila_data_in_ltlib_v1_0_2_allx_typeA_69 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               DUT                                                                  |                                 ila_data_in_ltlib_v1_0_2_all_typeA_70 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (DUT)                                                              |                                 ila_data_in_ltlib_v1_0_2_all_typeA_70 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                           ila_data_in_ltlib_v1_0_2_all_typeA_slice_71 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           N_DDR_TC.N_DDR_TC_INST[16].U_TC                                          |                                    ila_data_in_ltlib_v1_0_2_match__17 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (N_DDR_TC.N_DDR_TC_INST[16].U_TC)                                      |                                    ila_data_in_ltlib_v1_0_2_match__17 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                                ila_data_in_ltlib_v1_0_2_allx_typeA_66 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                                ila_data_in_ltlib_v1_0_2_allx_typeA_66 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               DUT                                                                  |                                 ila_data_in_ltlib_v1_0_2_all_typeA_67 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (DUT)                                                              |                                 ila_data_in_ltlib_v1_0_2_all_typeA_67 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                           ila_data_in_ltlib_v1_0_2_all_typeA_slice_68 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           N_DDR_TC.N_DDR_TC_INST[17].U_TC                                          |                                    ila_data_in_ltlib_v1_0_2_match__18 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (N_DDR_TC.N_DDR_TC_INST[17].U_TC)                                      |                                    ila_data_in_ltlib_v1_0_2_match__18 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                                ila_data_in_ltlib_v1_0_2_allx_typeA_63 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                                ila_data_in_ltlib_v1_0_2_allx_typeA_63 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               DUT                                                                  |                                 ila_data_in_ltlib_v1_0_2_all_typeA_64 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (DUT)                                                              |                                 ila_data_in_ltlib_v1_0_2_all_typeA_64 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                           ila_data_in_ltlib_v1_0_2_all_typeA_slice_65 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           N_DDR_TC.N_DDR_TC_INST[18].U_TC                                          |                                    ila_data_in_ltlib_v1_0_2_match__19 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (N_DDR_TC.N_DDR_TC_INST[18].U_TC)                                      |                                    ila_data_in_ltlib_v1_0_2_match__19 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                                ila_data_in_ltlib_v1_0_2_allx_typeA_60 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                                ila_data_in_ltlib_v1_0_2_allx_typeA_60 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               DUT                                                                  |                                 ila_data_in_ltlib_v1_0_2_all_typeA_61 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (DUT)                                                              |                                 ila_data_in_ltlib_v1_0_2_all_typeA_61 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                           ila_data_in_ltlib_v1_0_2_all_typeA_slice_62 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           N_DDR_TC.N_DDR_TC_INST[19].U_TC                                          |                                    ila_data_in_ltlib_v1_0_2_match__20 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (N_DDR_TC.N_DDR_TC_INST[19].U_TC)                                      |                                    ila_data_in_ltlib_v1_0_2_match__20 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                                ila_data_in_ltlib_v1_0_2_allx_typeA_57 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                                ila_data_in_ltlib_v1_0_2_allx_typeA_57 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               DUT                                                                  |                                 ila_data_in_ltlib_v1_0_2_all_typeA_58 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (DUT)                                                              |                                 ila_data_in_ltlib_v1_0_2_all_typeA_58 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                           ila_data_in_ltlib_v1_0_2_all_typeA_slice_59 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           N_DDR_TC.N_DDR_TC_INST[1].U_TC                                           |                                     ila_data_in_ltlib_v1_0_2_match__2 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (N_DDR_TC.N_DDR_TC_INST[1].U_TC)                                       |                                     ila_data_in_ltlib_v1_0_2_match__2 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                               ila_data_in_ltlib_v1_0_2_allx_typeA_111 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                               ila_data_in_ltlib_v1_0_2_allx_typeA_111 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               DUT                                                                  |                                ila_data_in_ltlib_v1_0_2_all_typeA_112 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (DUT)                                                              |                                ila_data_in_ltlib_v1_0_2_all_typeA_112 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                          ila_data_in_ltlib_v1_0_2_all_typeA_slice_113 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           N_DDR_TC.N_DDR_TC_INST[20].U_TC                                          |                                    ila_data_in_ltlib_v1_0_2_match__21 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (N_DDR_TC.N_DDR_TC_INST[20].U_TC)                                      |                                    ila_data_in_ltlib_v1_0_2_match__21 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                                ila_data_in_ltlib_v1_0_2_allx_typeA_54 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                                ila_data_in_ltlib_v1_0_2_allx_typeA_54 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               DUT                                                                  |                                 ila_data_in_ltlib_v1_0_2_all_typeA_55 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (DUT)                                                              |                                 ila_data_in_ltlib_v1_0_2_all_typeA_55 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                           ila_data_in_ltlib_v1_0_2_all_typeA_slice_56 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           N_DDR_TC.N_DDR_TC_INST[21].U_TC                                          |                                    ila_data_in_ltlib_v1_0_2_match__22 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (N_DDR_TC.N_DDR_TC_INST[21].U_TC)                                      |                                    ila_data_in_ltlib_v1_0_2_match__22 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                                ila_data_in_ltlib_v1_0_2_allx_typeA_51 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                                ila_data_in_ltlib_v1_0_2_allx_typeA_51 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               DUT                                                                  |                                 ila_data_in_ltlib_v1_0_2_all_typeA_52 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (DUT)                                                              |                                 ila_data_in_ltlib_v1_0_2_all_typeA_52 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                           ila_data_in_ltlib_v1_0_2_all_typeA_slice_53 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           N_DDR_TC.N_DDR_TC_INST[22].U_TC                                          |                                    ila_data_in_ltlib_v1_0_2_match__23 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (N_DDR_TC.N_DDR_TC_INST[22].U_TC)                                      |                                    ila_data_in_ltlib_v1_0_2_match__23 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                                ila_data_in_ltlib_v1_0_2_allx_typeA_48 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                                ila_data_in_ltlib_v1_0_2_allx_typeA_48 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               DUT                                                                  |                                 ila_data_in_ltlib_v1_0_2_all_typeA_49 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (DUT)                                                              |                                 ila_data_in_ltlib_v1_0_2_all_typeA_49 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                           ila_data_in_ltlib_v1_0_2_all_typeA_slice_50 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           N_DDR_TC.N_DDR_TC_INST[23].U_TC                                          |                                    ila_data_in_ltlib_v1_0_2_match__24 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (N_DDR_TC.N_DDR_TC_INST[23].U_TC)                                      |                                    ila_data_in_ltlib_v1_0_2_match__24 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                                ila_data_in_ltlib_v1_0_2_allx_typeA_45 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                                ila_data_in_ltlib_v1_0_2_allx_typeA_45 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               DUT                                                                  |                                 ila_data_in_ltlib_v1_0_2_all_typeA_46 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (DUT)                                                              |                                 ila_data_in_ltlib_v1_0_2_all_typeA_46 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                           ila_data_in_ltlib_v1_0_2_all_typeA_slice_47 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           N_DDR_TC.N_DDR_TC_INST[24].U_TC                                          |                                    ila_data_in_ltlib_v1_0_2_match__25 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (N_DDR_TC.N_DDR_TC_INST[24].U_TC)                                      |                                    ila_data_in_ltlib_v1_0_2_match__25 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                                ila_data_in_ltlib_v1_0_2_allx_typeA_42 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                                ila_data_in_ltlib_v1_0_2_allx_typeA_42 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               DUT                                                                  |                                 ila_data_in_ltlib_v1_0_2_all_typeA_43 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (DUT)                                                              |                                 ila_data_in_ltlib_v1_0_2_all_typeA_43 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                           ila_data_in_ltlib_v1_0_2_all_typeA_slice_44 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           N_DDR_TC.N_DDR_TC_INST[25].U_TC                                          |                                    ila_data_in_ltlib_v1_0_2_match__26 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (N_DDR_TC.N_DDR_TC_INST[25].U_TC)                                      |                                    ila_data_in_ltlib_v1_0_2_match__26 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                                ila_data_in_ltlib_v1_0_2_allx_typeA_39 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                                ila_data_in_ltlib_v1_0_2_allx_typeA_39 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               DUT                                                                  |                                 ila_data_in_ltlib_v1_0_2_all_typeA_40 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (DUT)                                                              |                                 ila_data_in_ltlib_v1_0_2_all_typeA_40 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                           ila_data_in_ltlib_v1_0_2_all_typeA_slice_41 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           N_DDR_TC.N_DDR_TC_INST[26].U_TC                                          |                                    ila_data_in_ltlib_v1_0_2_match__27 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (N_DDR_TC.N_DDR_TC_INST[26].U_TC)                                      |                                    ila_data_in_ltlib_v1_0_2_match__27 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                                ila_data_in_ltlib_v1_0_2_allx_typeA_36 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                                ila_data_in_ltlib_v1_0_2_allx_typeA_36 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               DUT                                                                  |                                 ila_data_in_ltlib_v1_0_2_all_typeA_37 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (DUT)                                                              |                                 ila_data_in_ltlib_v1_0_2_all_typeA_37 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                           ila_data_in_ltlib_v1_0_2_all_typeA_slice_38 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           N_DDR_TC.N_DDR_TC_INST[27].U_TC                                          |                                    ila_data_in_ltlib_v1_0_2_match__28 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (N_DDR_TC.N_DDR_TC_INST[27].U_TC)                                      |                                    ila_data_in_ltlib_v1_0_2_match__28 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                                ila_data_in_ltlib_v1_0_2_allx_typeA_33 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                                ila_data_in_ltlib_v1_0_2_allx_typeA_33 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               DUT                                                                  |                                 ila_data_in_ltlib_v1_0_2_all_typeA_34 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (DUT)                                                              |                                 ila_data_in_ltlib_v1_0_2_all_typeA_34 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                           ila_data_in_ltlib_v1_0_2_all_typeA_slice_35 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           N_DDR_TC.N_DDR_TC_INST[28].U_TC                                          |                                    ila_data_in_ltlib_v1_0_2_match__29 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (N_DDR_TC.N_DDR_TC_INST[28].U_TC)                                      |                                    ila_data_in_ltlib_v1_0_2_match__29 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                                ila_data_in_ltlib_v1_0_2_allx_typeA_30 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                                ila_data_in_ltlib_v1_0_2_allx_typeA_30 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               DUT                                                                  |                                 ila_data_in_ltlib_v1_0_2_all_typeA_31 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (DUT)                                                              |                                 ila_data_in_ltlib_v1_0_2_all_typeA_31 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                           ila_data_in_ltlib_v1_0_2_all_typeA_slice_32 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           N_DDR_TC.N_DDR_TC_INST[29].U_TC                                          |                                    ila_data_in_ltlib_v1_0_2_match__30 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (N_DDR_TC.N_DDR_TC_INST[29].U_TC)                                      |                                    ila_data_in_ltlib_v1_0_2_match__30 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                                ila_data_in_ltlib_v1_0_2_allx_typeA_27 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                                ila_data_in_ltlib_v1_0_2_allx_typeA_27 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               DUT                                                                  |                                 ila_data_in_ltlib_v1_0_2_all_typeA_28 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (DUT)                                                              |                                 ila_data_in_ltlib_v1_0_2_all_typeA_28 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                           ila_data_in_ltlib_v1_0_2_all_typeA_slice_29 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           N_DDR_TC.N_DDR_TC_INST[2].U_TC                                           |                                     ila_data_in_ltlib_v1_0_2_match__3 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (N_DDR_TC.N_DDR_TC_INST[2].U_TC)                                       |                                     ila_data_in_ltlib_v1_0_2_match__3 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                               ila_data_in_ltlib_v1_0_2_allx_typeA_108 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                               ila_data_in_ltlib_v1_0_2_allx_typeA_108 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               DUT                                                                  |                                ila_data_in_ltlib_v1_0_2_all_typeA_109 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (DUT)                                                              |                                ila_data_in_ltlib_v1_0_2_all_typeA_109 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                          ila_data_in_ltlib_v1_0_2_all_typeA_slice_110 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           N_DDR_TC.N_DDR_TC_INST[30].U_TC                                          |                                    ila_data_in_ltlib_v1_0_2_match__31 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (N_DDR_TC.N_DDR_TC_INST[30].U_TC)                                      |                                    ila_data_in_ltlib_v1_0_2_match__31 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                                ila_data_in_ltlib_v1_0_2_allx_typeA_24 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                                ila_data_in_ltlib_v1_0_2_allx_typeA_24 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               DUT                                                                  |                                 ila_data_in_ltlib_v1_0_2_all_typeA_25 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (DUT)                                                              |                                 ila_data_in_ltlib_v1_0_2_all_typeA_25 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                           ila_data_in_ltlib_v1_0_2_all_typeA_slice_26 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           N_DDR_TC.N_DDR_TC_INST[31].U_TC                                          |                                    ila_data_in_ltlib_v1_0_2_match__32 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (N_DDR_TC.N_DDR_TC_INST[31].U_TC)                                      |                                    ila_data_in_ltlib_v1_0_2_match__32 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                                ila_data_in_ltlib_v1_0_2_allx_typeA_21 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                                ila_data_in_ltlib_v1_0_2_allx_typeA_21 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               DUT                                                                  |                                 ila_data_in_ltlib_v1_0_2_all_typeA_22 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (DUT)                                                              |                                 ila_data_in_ltlib_v1_0_2_all_typeA_22 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                           ila_data_in_ltlib_v1_0_2_all_typeA_slice_23 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           N_DDR_TC.N_DDR_TC_INST[3].U_TC                                           |                                     ila_data_in_ltlib_v1_0_2_match__4 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (N_DDR_TC.N_DDR_TC_INST[3].U_TC)                                       |                                     ila_data_in_ltlib_v1_0_2_match__4 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                               ila_data_in_ltlib_v1_0_2_allx_typeA_105 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                               ila_data_in_ltlib_v1_0_2_allx_typeA_105 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               DUT                                                                  |                                ila_data_in_ltlib_v1_0_2_all_typeA_106 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (DUT)                                                              |                                ila_data_in_ltlib_v1_0_2_all_typeA_106 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                          ila_data_in_ltlib_v1_0_2_all_typeA_slice_107 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           N_DDR_TC.N_DDR_TC_INST[4].U_TC                                           |                                     ila_data_in_ltlib_v1_0_2_match__5 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (N_DDR_TC.N_DDR_TC_INST[4].U_TC)                                       |                                     ila_data_in_ltlib_v1_0_2_match__5 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                               ila_data_in_ltlib_v1_0_2_allx_typeA_102 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                               ila_data_in_ltlib_v1_0_2_allx_typeA_102 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               DUT                                                                  |                                ila_data_in_ltlib_v1_0_2_all_typeA_103 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (DUT)                                                              |                                ila_data_in_ltlib_v1_0_2_all_typeA_103 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                          ila_data_in_ltlib_v1_0_2_all_typeA_slice_104 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           N_DDR_TC.N_DDR_TC_INST[5].U_TC                                           |                                     ila_data_in_ltlib_v1_0_2_match__6 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (N_DDR_TC.N_DDR_TC_INST[5].U_TC)                                       |                                     ila_data_in_ltlib_v1_0_2_match__6 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                                ila_data_in_ltlib_v1_0_2_allx_typeA_99 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                                ila_data_in_ltlib_v1_0_2_allx_typeA_99 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               DUT                                                                  |                                ila_data_in_ltlib_v1_0_2_all_typeA_100 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (DUT)                                                              |                                ila_data_in_ltlib_v1_0_2_all_typeA_100 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                          ila_data_in_ltlib_v1_0_2_all_typeA_slice_101 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           N_DDR_TC.N_DDR_TC_INST[6].U_TC                                           |                                     ila_data_in_ltlib_v1_0_2_match__7 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (N_DDR_TC.N_DDR_TC_INST[6].U_TC)                                       |                                     ila_data_in_ltlib_v1_0_2_match__7 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                                ila_data_in_ltlib_v1_0_2_allx_typeA_96 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                                ila_data_in_ltlib_v1_0_2_allx_typeA_96 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               DUT                                                                  |                                 ila_data_in_ltlib_v1_0_2_all_typeA_97 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (DUT)                                                              |                                 ila_data_in_ltlib_v1_0_2_all_typeA_97 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                           ila_data_in_ltlib_v1_0_2_all_typeA_slice_98 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           N_DDR_TC.N_DDR_TC_INST[7].U_TC                                           |                                     ila_data_in_ltlib_v1_0_2_match__8 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (N_DDR_TC.N_DDR_TC_INST[7].U_TC)                                       |                                     ila_data_in_ltlib_v1_0_2_match__8 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                                ila_data_in_ltlib_v1_0_2_allx_typeA_93 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                                ila_data_in_ltlib_v1_0_2_allx_typeA_93 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               DUT                                                                  |                                 ila_data_in_ltlib_v1_0_2_all_typeA_94 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (DUT)                                                              |                                 ila_data_in_ltlib_v1_0_2_all_typeA_94 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                           ila_data_in_ltlib_v1_0_2_all_typeA_slice_95 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           N_DDR_TC.N_DDR_TC_INST[8].U_TC                                           |                                     ila_data_in_ltlib_v1_0_2_match__9 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (N_DDR_TC.N_DDR_TC_INST[8].U_TC)                                       |                                     ila_data_in_ltlib_v1_0_2_match__9 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                                ila_data_in_ltlib_v1_0_2_allx_typeA_90 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                                ila_data_in_ltlib_v1_0_2_allx_typeA_90 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               DUT                                                                  |                                 ila_data_in_ltlib_v1_0_2_all_typeA_91 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (DUT)                                                              |                                 ila_data_in_ltlib_v1_0_2_all_typeA_91 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                           ila_data_in_ltlib_v1_0_2_all_typeA_slice_92 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           N_DDR_TC.N_DDR_TC_INST[9].U_TC                                           |                                    ila_data_in_ltlib_v1_0_2_match__10 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (N_DDR_TC.N_DDR_TC_INST[9].U_TC)                                       |                                    ila_data_in_ltlib_v1_0_2_match__10 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                                ila_data_in_ltlib_v1_0_2_allx_typeA_87 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                                ila_data_in_ltlib_v1_0_2_allx_typeA_87 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               DUT                                                                  |                                 ila_data_in_ltlib_v1_0_2_all_typeA_88 |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (DUT)                                                              |                                 ila_data_in_ltlib_v1_0_2_all_typeA_88 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                           ila_data_in_ltlib_v1_0_2_all_typeA_slice_89 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           STRG_QUAL.U_STRG_QUAL                                                    |                                        ila_data_in_ltlib_v1_0_2_match |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (STRG_QUAL.U_STRG_QUAL)                                                |                                        ila_data_in_ltlib_v1_0_2_match |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                                   ila_data_in_ltlib_v1_0_2_allx_typeA |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                                   ila_data_in_ltlib_v1_0_2_allx_typeA |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               DUT                                                                  |                                    ila_data_in_ltlib_v1_0_2_all_typeA |    5(0.01%) |    0(0.00%) |   0(0.00%) |   5(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (DUT)                                                              |                                    ila_data_in_ltlib_v1_0_2_all_typeA |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                           ila_data_in_ltlib_v1_0_2_all_typeA_slice_20 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           U_TM                                                                     |                                ila_data_in_ila_v6_2_15_ila_trig_match |  116(0.06%) |   48(0.02%) |   0(0.00%) |  68(0.11%) |  264(0.06%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (U_TM)                                                                 |                                ila_data_in_ila_v6_2_15_ila_trig_match |   48(0.02%) |   48(0.02%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             N_DDR_MODE.G_NMU[0].U_M                                                |                     ila_data_in_ltlib_v1_0_2_match__parameterized0__1 |   17(0.01%) |    0(0.00%) |   0(0.00%) |  17(0.03%) |   66(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (N_DDR_MODE.G_NMU[0].U_M)                                            |                     ila_data_in_ltlib_v1_0_2_match__parameterized0__1 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst              |                ila_data_in_ltlib_v1_0_2_allx_typeA__parameterized0_14 |   17(0.01%) |    0(0.00%) |   0(0.00%) |  17(0.03%) |   65(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)          |                ila_data_in_ltlib_v1_0_2_allx_typeA__parameterized0_14 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |   64(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 DUT                                                                |                 ila_data_in_ltlib_v1_0_2_all_typeA__parameterized0_15 |   17(0.01%) |    0(0.00%) |   0(0.00%) |  17(0.03%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (DUT)                                                            |                 ila_data_in_ltlib_v1_0_2_all_typeA__parameterized0_15 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |           ila_data_in_ltlib_v1_0_2_all_typeA_slice__parameterized0_16 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |           ila_data_in_ltlib_v1_0_2_all_typeA_slice__parameterized0_17 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |           ila_data_in_ltlib_v1_0_2_all_typeA_slice__parameterized0_18 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |                           ila_data_in_ltlib_v1_0_2_all_typeA_slice_19 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             N_DDR_MODE.G_NMU[1].U_M                                                |                     ila_data_in_ltlib_v1_0_2_match__parameterized0__2 |   17(0.01%) |    0(0.00%) |   0(0.00%) |  17(0.03%) |   66(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (N_DDR_MODE.G_NMU[1].U_M)                                            |                     ila_data_in_ltlib_v1_0_2_match__parameterized0__2 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst              |                 ila_data_in_ltlib_v1_0_2_allx_typeA__parameterized0_8 |   17(0.01%) |    0(0.00%) |   0(0.00%) |  17(0.03%) |   65(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)          |                 ila_data_in_ltlib_v1_0_2_allx_typeA__parameterized0_8 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |   64(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 DUT                                                                |                  ila_data_in_ltlib_v1_0_2_all_typeA__parameterized0_9 |   17(0.01%) |    0(0.00%) |   0(0.00%) |  17(0.03%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (DUT)                                                            |                  ila_data_in_ltlib_v1_0_2_all_typeA__parameterized0_9 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |           ila_data_in_ltlib_v1_0_2_all_typeA_slice__parameterized0_10 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |           ila_data_in_ltlib_v1_0_2_all_typeA_slice__parameterized0_11 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |           ila_data_in_ltlib_v1_0_2_all_typeA_slice__parameterized0_12 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |                           ila_data_in_ltlib_v1_0_2_all_typeA_slice_13 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             N_DDR_MODE.G_NMU[2].U_M                                                |                     ila_data_in_ltlib_v1_0_2_match__parameterized0__3 |   17(0.01%) |    0(0.00%) |   0(0.00%) |  17(0.03%) |   66(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (N_DDR_MODE.G_NMU[2].U_M)                                            |                     ila_data_in_ltlib_v1_0_2_match__parameterized0__3 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst              |                 ila_data_in_ltlib_v1_0_2_allx_typeA__parameterized0_2 |   17(0.01%) |    0(0.00%) |   0(0.00%) |  17(0.03%) |   65(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)          |                 ila_data_in_ltlib_v1_0_2_allx_typeA__parameterized0_2 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |   64(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 DUT                                                                |                  ila_data_in_ltlib_v1_0_2_all_typeA__parameterized0_3 |   17(0.01%) |    0(0.00%) |   0(0.00%) |  17(0.03%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (DUT)                                                            |                  ila_data_in_ltlib_v1_0_2_all_typeA__parameterized0_3 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |            ila_data_in_ltlib_v1_0_2_all_typeA_slice__parameterized0_4 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |            ila_data_in_ltlib_v1_0_2_all_typeA_slice__parameterized0_5 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |            ila_data_in_ltlib_v1_0_2_all_typeA_slice__parameterized0_6 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |                            ila_data_in_ltlib_v1_0_2_all_typeA_slice_7 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             N_DDR_MODE.G_NMU[3].U_M                                                |                        ila_data_in_ltlib_v1_0_2_match__parameterized0 |   17(0.01%) |    0(0.00%) |   0(0.00%) |  17(0.03%) |   66(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (N_DDR_MODE.G_NMU[3].U_M)                                            |                        ila_data_in_ltlib_v1_0_2_match__parameterized0 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst              |                   ila_data_in_ltlib_v1_0_2_allx_typeA__parameterized0 |   17(0.01%) |    0(0.00%) |   0(0.00%) |  17(0.03%) |   65(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)          |                   ila_data_in_ltlib_v1_0_2_allx_typeA__parameterized0 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |   64(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 DUT                                                                |                    ila_data_in_ltlib_v1_0_2_all_typeA__parameterized0 |   17(0.01%) |    0(0.00%) |   0(0.00%) |  17(0.03%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (DUT)                                                            |                    ila_data_in_ltlib_v1_0_2_all_typeA__parameterized0 |    1(0.01%) |    0(0.00%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |              ila_data_in_ltlib_v1_0_2_all_typeA_slice__parameterized0 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |            ila_data_in_ltlib_v1_0_2_all_typeA_slice__parameterized0_0 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |            ila_data_in_ltlib_v1_0_2_all_typeA_slice__parameterized0_1 |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |                              ila_data_in_ltlib_v1_0_2_all_typeA_slice |    4(0.01%) |    0(0.00%) |   0(0.00%) |   4(0.01%) |    1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         xsdb_memory_read_inst                                                      |                                ila_data_in_ltlib_v1_0_2_generic_memrd |   69(0.03%) |   67(0.03%) |   0(0.00%) |   2(0.01%) |   88(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   trans_wiz_TxRx                                                                   |                                                             trans_wiz |  175(0.09%) |  175(0.09%) |   0(0.00%) |   0(0.00%) |  269(0.07%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     U0                                                                             |                                                     trans_wiz_support |  175(0.09%) |  175(0.09%) |   0(0.00%) |   0(0.00%) |  269(0.07%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       common0_i                                                                    |                                                      trans_wiz_common |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       common_reset_i                                                               |                                                trans_wiz_common_reset |   13(0.01%) |   13(0.01%) |   0(0.00%) |   0(0.00%) |   12(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       gt_usrclk_source                                                             |                                            trans_wiz_GT_USRCLK_SOURCE |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       trans_wiz_init_i                                                             |                                                        trans_wiz_init |  162(0.08%) |  162(0.08%) |   0(0.00%) |   0(0.00%) |  257(0.06%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (trans_wiz_init_i)                                                         |                                                        trans_wiz_init |   10(0.01%) |   10(0.01%) |   0(0.00%) |   0(0.00%) |   11(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gt0_rxresetfsm_i                                                           |                                              trans_wiz_RX_STARTUP_FSM |   89(0.04%) |   89(0.04%) |   0(0.00%) |   0(0.00%) |  135(0.03%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gt0_rxresetfsm_i)                                                       |                                              trans_wiz_RX_STARTUP_FSM |   72(0.04%) |   72(0.04%) |   0(0.00%) |   0(0.00%) |   93(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           sync_QPLLLOCK                                                            |                                                trans_wiz_sync_block_5 |    2(0.01%) |    2(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           sync_RXRESETDONE                                                         |                                                trans_wiz_sync_block_6 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           sync_data_valid                                                          |                                                trans_wiz_sync_block_7 |   14(0.01%) |   14(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           sync_mmcm_lock_reclocked                                                 |                                                trans_wiz_sync_block_8 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           sync_run_phase_alignment_int                                             |                                                trans_wiz_sync_block_9 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           sync_rx_fsm_reset_done_int                                               |                                               trans_wiz_sync_block_10 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           sync_time_out_wait_bypass                                                |                                               trans_wiz_sync_block_11 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gt0_txresetfsm_i                                                           |                                              trans_wiz_TX_STARTUP_FSM |   63(0.03%) |   63(0.03%) |   0(0.00%) |   0(0.00%) |  111(0.03%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gt0_txresetfsm_i)                                                       |                                              trans_wiz_TX_STARTUP_FSM |   57(0.03%) |   57(0.03%) |   0(0.00%) |   0(0.00%) |   75(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           sync_QPLLLOCK                                                            |                                                  trans_wiz_sync_block |    5(0.01%) |    5(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           sync_TXRESETDONE                                                         |                                                trans_wiz_sync_block_0 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           sync_mmcm_lock_reclocked                                                 |                                                trans_wiz_sync_block_1 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           sync_run_phase_alignment_int                                             |                                                trans_wiz_sync_block_2 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           sync_time_out_wait_bypass                                                |                                                trans_wiz_sync_block_3 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           sync_tx_fsm_reset_done_int                                               |                                                trans_wiz_sync_block_4 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         trans_wiz_i                                                                |                                                    trans_wiz_multi_gt |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gt0_trans_wiz_i                                                          |                                                          trans_wiz_GT |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   vio_DRP_settings                                                                 |                                                               vio_DRP |  185(0.09%) |  185(0.09%) |   0(0.00%) |   0(0.00%) |  412(0.10%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (vio_DRP_settings)                                                             |                                                               vio_DRP |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     inst                                                                           |                                               vio_DRP_vio_v3_0_25_vio |  185(0.09%) |  185(0.09%) |   0(0.00%) |   0(0.00%) |  412(0.10%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (inst)                                                                       |                                               vio_DRP_vio_v3_0_25_vio |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       DECODER_INST                                                                 |                                           vio_DRP_vio_v3_0_25_decoder |   37(0.02%) |   37(0.02%) |   0(0.00%) |   0(0.00%) |   50(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       PROBE_IN_INST                                                                |                                      vio_DRP_vio_v3_0_25_probe_in_one |   56(0.03%) |   56(0.03%) |   0(0.00%) |   0(0.00%) |  107(0.03%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       PROBE_OUT_ALL_INST                                                           |                                     vio_DRP_vio_v3_0_25_probe_out_all |   15(0.01%) |   15(0.01%) |   0(0.00%) |   0(0.00%) |   76(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (PROBE_OUT_ALL_INST)                                                       |                                     vio_DRP_vio_v3_0_25_probe_out_all |   13(0.01%) |   13(0.01%) |   0(0.00%) |   0(0.00%) |   22(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         G_PROBE_OUT[0].PROBE_OUT0_INST                                             |                                     vio_DRP_vio_v3_0_25_probe_out_one |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |   18(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         G_PROBE_OUT[1].PROBE_OUT0_INST                                             |                     vio_DRP_vio_v3_0_25_probe_out_one__parameterized0 |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |   32(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         G_PROBE_OUT[2].PROBE_OUT0_INST                                             |                     vio_DRP_vio_v3_0_25_probe_out_one__parameterized1 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         G_PROBE_OUT[3].PROBE_OUT0_INST                                             |                     vio_DRP_vio_v3_0_25_probe_out_one__parameterized2 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       PROBE_OUT_WIDTH_INST                                                         |                                       vio_DRP_vio_v3_0_25_probe_width |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       U_XSDB_SLAVE                                                                 |                                            vio_DRP_xsdbs_v1_0_4_xsdbs |   77(0.04%) |   77(0.04%) |   0(0.00%) |   0(0.00%) |  161(0.04%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   vio_TRANS_settings                                                               |                                                             vio_TRANS |  118(0.06%) |  118(0.06%) |   0(0.00%) |   0(0.00%) |  259(0.06%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (vio_TRANS_settings)                                                           |                                                             vio_TRANS |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     inst                                                                           |                                             vio_TRANS_vio_v3_0_25_vio |  118(0.06%) |  118(0.06%) |   0(0.00%) |   0(0.00%) |  259(0.06%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (inst)                                                                       |                                             vio_TRANS_vio_v3_0_25_vio |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       DECODER_INST                                                                 |                                         vio_TRANS_vio_v3_0_25_decoder |   26(0.01%) |   26(0.01%) |   0(0.00%) |   0(0.00%) |   49(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       PROBE_IN_INST                                                                |                                    vio_TRANS_vio_v3_0_25_probe_in_one |    7(0.01%) |    7(0.01%) |   0(0.00%) |   0(0.00%) |   18(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       PROBE_OUT_ALL_INST                                                           |                                   vio_TRANS_vio_v3_0_25_probe_out_all |    8(0.01%) |    8(0.01%) |   0(0.00%) |   0(0.00%) |   15(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (PROBE_OUT_ALL_INST)                                                       |                                   vio_TRANS_vio_v3_0_25_probe_out_all |    4(0.01%) |    4(0.01%) |   0(0.00%) |   0(0.00%) |    7(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         G_PROBE_OUT[0].PROBE_OUT0_INST                                             |                                   vio_TRANS_vio_v3_0_25_probe_out_one |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         G_PROBE_OUT[1].PROBE_OUT0_INST                                             |                                 vio_TRANS_vio_v3_0_25_probe_out_one_0 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         G_PROBE_OUT[2].PROBE_OUT0_INST                                             |                                 vio_TRANS_vio_v3_0_25_probe_out_one_1 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         G_PROBE_OUT[3].PROBE_OUT0_INST                                             |                                 vio_TRANS_vio_v3_0_25_probe_out_one_2 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       U_XSDB_SLAVE                                                                 |                                          vio_TRANS_xsdbs_v1_0_4_xsdbs |   77(0.04%) |   77(0.04%) |   0(0.00%) |   0(0.00%) |  161(0.04%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   vio_misc_settings                                                                |                                                              vio_misc |  139(0.07%) |  139(0.07%) |   0(0.00%) |   0(0.00%) |  301(0.07%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (vio_misc_settings)                                                            |                                                              vio_misc |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     inst                                                                           |                                              vio_misc_vio_v3_0_25_vio |  139(0.07%) |  139(0.07%) |   0(0.00%) |   0(0.00%) |  301(0.07%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (inst)                                                                       |                                              vio_misc_vio_v3_0_25_vio |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       DECODER_INST                                                                 |                                          vio_misc_vio_v3_0_25_decoder |   21(0.01%) |   21(0.01%) |   0(0.00%) |   0(0.00%) |   49(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       PROBE_IN_INST                                                                |                                     vio_misc_vio_v3_0_25_probe_in_one |   37(0.02%) |   37(0.02%) |   0(0.00%) |   0(0.00%) |   66(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       PROBE_OUT_ALL_INST                                                           |                                    vio_misc_vio_v3_0_25_probe_out_all |    4(0.01%) |    4(0.01%) |   0(0.00%) |   0(0.00%) |    9(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (PROBE_OUT_ALL_INST)                                                       |                                    vio_misc_vio_v3_0_25_probe_out_all |    2(0.01%) |    2(0.01%) |   0(0.00%) |   0(0.00%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         G_PROBE_OUT[0].PROBE_OUT0_INST                                             |                                    vio_misc_vio_v3_0_25_probe_out_one |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         G_PROBE_OUT[1].PROBE_OUT0_INST                                             |                                  vio_misc_vio_v3_0_25_probe_out_one_0 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       U_XSDB_SLAVE                                                                 |                                           vio_misc_xsdbs_v1_0_4_xsdbs |   77(0.04%) |   77(0.04%) |   0(0.00%) |   0(0.00%) |  161(0.04%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   vio_qppl_lck_pd                                                                  |                                                              vio_QPLL |  103(0.05%) |  103(0.05%) |   0(0.00%) |   0(0.00%) |  250(0.06%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (vio_qppl_lck_pd)                                                              |                                                              vio_QPLL |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     inst                                                                           |                                              vio_QPLL_vio_v3_0_25_vio |  103(0.05%) |  103(0.05%) |   0(0.00%) |   0(0.00%) |  250(0.06%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (inst)                                                                       |                                              vio_QPLL_vio_v3_0_25_vio |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       DECODER_INST                                                                 |                                          vio_QPLL_vio_v3_0_25_decoder |   18(0.01%) |   18(0.01%) |   0(0.00%) |   0(0.00%) |   49(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       PROBE_IN_INST                                                                |                                     vio_QPLL_vio_v3_0_25_probe_in_one |    6(0.01%) |    6(0.01%) |   0(0.00%) |   0(0.00%) |   18(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       PROBE_OUT_ALL_INST                                                           |                                    vio_QPLL_vio_v3_0_25_probe_out_all |    2(0.01%) |    2(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (PROBE_OUT_ALL_INST)                                                       |                                    vio_QPLL_vio_v3_0_25_probe_out_all |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         G_PROBE_OUT[0].PROBE_OUT0_INST                                             |                                    vio_QPLL_vio_v3_0_25_probe_out_one |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       U_XSDB_SLAVE                                                                 |                                           vio_QPLL_xsdbs_v1_0_4_xsdbs |   77(0.04%) |   77(0.04%) |   0(0.00%) |   0(0.00%) |  161(0.04%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   vio_rx_settings                                                                  |                                                                vio_RX |  136(0.07%) |  136(0.07%) |   0(0.00%) |   0(0.00%) |  323(0.08%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (vio_rx_settings)                                                              |                                                                vio_RX |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     inst                                                                           |                                                vio_RX_vio_v3_0_25_vio |  136(0.07%) |  136(0.07%) |   0(0.00%) |   0(0.00%) |  323(0.08%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (inst)                                                                       |                                                vio_RX_vio_v3_0_25_vio |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       DECODER_INST                                                                 |                                            vio_RX_vio_v3_0_25_decoder |   31(0.02%) |   31(0.02%) |   0(0.00%) |   0(0.00%) |   51(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       PROBE_IN_INST                                                                |                                       vio_RX_vio_v3_0_25_probe_in_one |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |   48(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       PROBE_IN_WIDTH_INST                                                          |                                        vio_RX_vio_v3_0_25_probe_width |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       PROBE_OUT_ALL_INST                                                           |                                      vio_RX_vio_v3_0_25_probe_out_all |   23(0.01%) |   23(0.01%) |   0(0.00%) |   0(0.00%) |   39(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (PROBE_OUT_ALL_INST)                                                       |                                      vio_RX_vio_v3_0_25_probe_out_all |   13(0.01%) |   13(0.01%) |   0(0.00%) |   0(0.00%) |   15(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         G_PROBE_OUT[0].PROBE_OUT0_INST                                             |                                      vio_RX_vio_v3_0_25_probe_out_one |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         G_PROBE_OUT[1].PROBE_OUT0_INST                                             |                      vio_RX_vio_v3_0_25_probe_out_one__parameterized0 |    2(0.01%) |    2(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         G_PROBE_OUT[2].PROBE_OUT0_INST                                             |                                    vio_RX_vio_v3_0_25_probe_out_one_0 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         G_PROBE_OUT[3].PROBE_OUT0_INST                                             |                                    vio_RX_vio_v3_0_25_probe_out_one_1 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         G_PROBE_OUT[4].PROBE_OUT0_INST                                             |                                    vio_RX_vio_v3_0_25_probe_out_one_2 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         G_PROBE_OUT[5].PROBE_OUT0_INST                                             |                      vio_RX_vio_v3_0_25_probe_out_one__parameterized1 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         G_PROBE_OUT[6].PROBE_OUT0_INST                                             |                                    vio_RX_vio_v3_0_25_probe_out_one_3 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         G_PROBE_OUT[7].PROBE_OUT0_INST                                             |                                    vio_RX_vio_v3_0_25_probe_out_one_4 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         G_PROBE_OUT[8].PROBE_OUT0_INST                                             |                                    vio_RX_vio_v3_0_25_probe_out_one_5 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       PROBE_OUT_WIDTH_INST                                                         |                        vio_RX_vio_v3_0_25_probe_width__parameterized0 |    4(0.01%) |    4(0.01%) |   0(0.00%) |   0(0.00%) |    5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       U_XSDB_SLAVE                                                                 |                                             vio_RX_xsdbs_v1_0_4_xsdbs |   77(0.04%) |   77(0.04%) |   0(0.00%) |   0(0.00%) |  161(0.04%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   vio_tx_settings                                                                  |                                                                vio_TX |  136(0.07%) |  136(0.07%) |   0(0.00%) |   0(0.00%) |  360(0.09%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (vio_tx_settings)                                                              |                                                                vio_TX |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     inst                                                                           |                                                vio_TX_vio_v3_0_25_vio |  136(0.07%) |  136(0.07%) |   0(0.00%) |   0(0.00%) |  360(0.09%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (inst)                                                                       |                                                vio_TX_vio_v3_0_25_vio |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |   16(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       DECODER_INST                                                                 |                                            vio_TX_vio_v3_0_25_decoder |   27(0.01%) |   27(0.01%) |   0(0.00%) |   0(0.00%) |   47(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       PROBE_IN_INST                                                                |                                       vio_TX_vio_v3_0_25_probe_in_one |    0(0.00%) |    0(0.00%) |   0(0.00%) |   0(0.00%) |   12(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       PROBE_OUT_ALL_INST                                                           |                                      vio_TX_vio_v3_0_25_probe_out_all |   30(0.01%) |   30(0.01%) |   0(0.00%) |   0(0.00%) |  120(0.03%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (PROBE_OUT_ALL_INST)                                                       |                                      vio_TX_vio_v3_0_25_probe_out_all |   11(0.01%) |   11(0.01%) |   0(0.00%) |   0(0.00%) |   26(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         G_PROBE_OUT[0].PROBE_OUT0_INST                                             |                                      vio_TX_vio_v3_0_25_probe_out_one |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         G_PROBE_OUT[1].PROBE_OUT0_INST                                             |                                    vio_TX_vio_v3_0_25_probe_out_one_0 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         G_PROBE_OUT[2].PROBE_OUT0_INST                                             |                                    vio_TX_vio_v3_0_25_probe_out_one_1 |    1(0.01%) |    1(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         G_PROBE_OUT[3].PROBE_OUT0_INST                                             |                      vio_TX_vio_v3_0_25_probe_out_one__parameterized0 |    2(0.01%) |    2(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         G_PROBE_OUT[4].PROBE_OUT0_INST                                             |                      vio_TX_vio_v3_0_25_probe_out_one__parameterized1 |   15(0.01%) |   15(0.01%) |   0(0.00%) |   0(0.00%) |   82(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       PROBE_OUT_WIDTH_INST                                                         |                                        vio_TX_vio_v3_0_25_probe_width |    2(0.01%) |    2(0.01%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       U_XSDB_SLAVE                                                                 |                                             vio_TX_xsdbs_v1_0_4_xsdbs |   77(0.04%) |   77(0.04%) |   0(0.00%) |   0(0.00%) |  161(0.04%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
+------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+-------------+------------+------------+-------------+----------+----------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


