
*** Running vivado
    with args -log topModule.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source topModule.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Feb 13 23:46:21 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source topModule.tcl -notrace
Command: link_design -top topModule -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 589.133 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1305 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/CSEE4280Workpace/5_Exercise/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [C:/CSEE4280Workpace/5_Exercise/Nexys-A7-100T-Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/CSEE4280Workpace/5_Exercise/Nexys-A7-100T-Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/CSEE4280Workpace/5_Exercise/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 733.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 733.777 ; gain = 366.270
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 764.117 ; gain = 30.340

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 214dc5319

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1320.402 ; gain = 556.285

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 4e1f155e41d6a517.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:ila:6.2, cache-ID = 83c18cfbb48a7655.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1755.789 ; gain = 0.000
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1755.789 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1765.520 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 2a93bae57

Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 1765.520 ; gain = 41.496
Phase 1.1 Core Generation And Design Setup | Checksum: 2a93bae57

Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 1765.520 ; gain = 41.496

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2a93bae57

Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 1765.520 ; gain = 41.496
Phase 1 Initialization | Checksum: 2a93bae57

Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 1765.520 ; gain = 41.496

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2a93bae57

Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 1765.520 ; gain = 41.496

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2a93bae57

Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 1765.520 ; gain = 41.496
Phase 2 Timer Update And Timing Data Collection | Checksum: 2a93bae57

Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 1765.520 ; gain = 41.496

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 26689f100

Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 1765.520 ; gain = 41.496
Retarget | Checksum: 26689f100
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 13 cells
INFO: [Opt 31-1021] In phase Retarget, 84 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 27f94ec8d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 1765.520 ; gain = 41.496
Constant propagation | Checksum: 27f94ec8d
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 62 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1765.520 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1765.520 ; gain = 0.000
Phase 5 Sweep | Checksum: 265e615b3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 1765.520 ; gain = 41.496
Sweep | Checksum: 265e615b3
INFO: [Opt 31-389] Phase Sweep created 6 cells and removed 46 cells
INFO: [Opt 31-1021] In phase Sweep, 876 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 265e615b3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 1765.520 ; gain = 41.496
BUFG optimization | Checksum: 265e615b3
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 265e615b3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 1765.520 ; gain = 41.496
Shift Register Optimization | Checksum: 265e615b3
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 288c552be

Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 1765.520 ; gain = 41.496
Post Processing Netlist | Checksum: 288c552be
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 240b76afa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 1765.520 ; gain = 41.496

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1765.520 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 240b76afa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 1765.520 ; gain = 41.496
Phase 9 Finalization | Checksum: 240b76afa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 1765.520 ; gain = 41.496
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              13  |                                             84  |
|  Constant propagation         |               1  |              62  |                                             49  |
|  Sweep                        |               6  |              46  |                                            876  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 240b76afa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 1765.520 ; gain = 41.496

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 23b24571f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1851.805 ; gain = 0.000
Ending Power Optimization Task | Checksum: 23b24571f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1851.805 ; gain = 86.285

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 23b24571f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1851.805 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1851.805 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1b99cb23f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1851.805 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:55 . Memory (MB): peak = 1851.805 ; gain = 1118.027
INFO: [Vivado 12-24828] Executing command : report_drc -file topModule_drc_opted.rpt -pb topModule_drc_opted.pb -rpx topModule_drc_opted.rpx
Command: report_drc -file topModule_drc_opted.rpt -pb topModule_drc_opted.pb -rpx topModule_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado/projectVivado.runs/impl_1/topModule_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1851.805 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1851.805 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1851.805 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1851.805 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1851.805 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1851.805 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1851.805 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado/projectVivado.runs/impl_1/topModule_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1851.805 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19e45fe0e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1851.805 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1851.805 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 20e856fe9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.725 . Memory (MB): peak = 1851.805 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 24d1effd0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1851.805 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 24d1effd0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1851.805 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 24d1effd0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1851.805 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2648479a7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1851.805 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2322120c5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1851.805 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2322120c5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1851.805 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1af2c3847

Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1851.805 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2274cf11f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1851.805 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 137 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 60 nets or LUTs. Breaked 0 LUT, combined 60 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-46] Identified 2 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net leftLED/rDutyCycle[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net leftLED/bDutyCycle[0]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1851.805 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1851.805 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             60  |                    60  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            2  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            2  |             60  |                    62  |           0  |          10  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1a042b5e8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1851.805 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 27617bfd8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1851.805 ; gain = 0.000
Phase 2 Global Placement | Checksum: 27617bfd8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1851.805 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 281aa1e8a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1851.805 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b7959e26

Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1851.805 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 214a325bc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1851.805 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20735018c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1851.805 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 18738dc43

Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1851.805 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: f3441c20

Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1851.805 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1749c32a5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1851.805 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 217b1a17f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1851.805 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 29a130eee

Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1851.805 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 29a130eee

Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1851.805 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2bf6c21f1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.513 | TNS=-2047.730 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d1e871e5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.305 . Memory (MB): peak = 1851.805 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 267cf46a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.381 . Memory (MB): peak = 1851.805 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2bf6c21f1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1851.805 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-13.632. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1c9ab53a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 1851.805 ; gain = 0.000

Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 1851.805 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1c9ab53a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 1851.805 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c9ab53a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 1851.805 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c9ab53a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 1851.805 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1c9ab53a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 1851.805 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1851.805 ; gain = 0.000

Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 1851.805 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ce9e1429

Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 1851.805 ; gain = 0.000
Ending Placer Task | Checksum: 1376dc139

Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 1851.805 ; gain = 0.000
104 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:54 . Memory (MB): peak = 1851.805 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file topModule_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1851.805 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file topModule_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1851.805 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file topModule_utilization_placed.rpt -pb topModule_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1851.805 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1851.805 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1851.805 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1851.805 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1851.805 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1851.805 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1851.805 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado/projectVivado.runs/impl_1/topModule_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1851.805 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 1.30s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1851.805 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.632 | TNS=-2012.158 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a8c142d7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1851.805 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.632 | TNS=-2012.158 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1a8c142d7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1851.805 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.632 | TNS=-2012.158 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net leftLED/gDutyCycle[2]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net leftLED/gDutyCycle[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.611 | TNS=-2011.591 |
INFO: [Physopt 32-702] Processed net leftLED/gDutyCycle[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/gLight/offTime[4]_i_1__0_n_0. Critical path length was reduced through logic transformation on cell leftLED/gLight/offTime[4]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[4]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.603 | TNS=-2011.435 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/gLight/offTime[1]_i_1__0_n_0. Critical path length was reduced through logic transformation on cell leftLED/gLight/offTime[1]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[1]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.596 | TNS=-2011.295 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[22]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_16_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_165_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_213_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_265__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.595 | TNS=-2011.271 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_257_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_304__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.593 | TNS=-2011.223 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_221__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.590 | TNS=-2011.151 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_173__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.587 | TNS=-2011.082 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_103__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.547 | TNS=-2009.236 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net leftLED/rDutyCycle[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net leftLED/rDutyCycle[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.533 | TNS=-2008.858 |
INFO: [Physopt 32-702] Processed net leftLED/rDutyCycle[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/rLight/offTime[16]_i_1_n_0. Critical path length was reduced through logic transformation on cell leftLED/rLight/offTime[16]_i_1_comp.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[16]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.506 | TNS=-2008.698 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/gLight/offTime[12]_i_1__0_n_0. Critical path length was reduced through logic transformation on cell leftLED/gLight/offTime[12]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime0[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.495 | TNS=-2008.643 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/gLight/offTime[14]_i_1__0_n_0. Critical path length was reduced through logic transformation on cell leftLED/gLight/offTime[14]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime0[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.489 | TNS=-2008.472 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_53__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.486 | TNS=-2007.381 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/rLight/offTime[24]_i_1_n_0. Critical path length was reduced through logic transformation on cell leftLED/rLight/offTime[24]_i_1_comp.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime0[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.464 | TNS=-2007.317 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/rLight/offTime[12]_i_1_n_0. Critical path length was reduced through logic transformation on cell leftLED/rLight/offTime[12]_i_1_comp.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[12]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.463 | TNS=-2006.992 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/rLight/offTime[6]_i_1_n_0. Critical path length was reduced through logic transformation on cell leftLED/rLight/offTime[6]_i_1_comp.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[6]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.452 | TNS=-2006.845 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/rLight/offTime[8]_i_1_n_0. Critical path length was reduced through logic transformation on cell leftLED/rLight/offTime[8]_i_1_comp.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[8]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.438 | TNS=-2006.571 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/gLight/offTime[8]_i_1__0_n_0. Critical path length was reduced through logic transformation on cell leftLED/gLight/offTime[8]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime0[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.434 | TNS=-2006.546 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_11_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_130_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_197__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.431 | TNS=-2006.510 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_138__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.428 | TNS=-2006.474 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_76__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.422 | TNS=-2005.450 |
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/bDutyCycle[4].  Re-placed instance leftLED/bDutyCycle_reg__1
INFO: [Physopt 32-735] Processed net leftLED/bDutyCycle[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.422 | TNS=-2002.075 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[24]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_16_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_103__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.422 | TNS=-2002.075 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_173__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.421 | TNS=-2002.057 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_165_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_221__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.419 | TNS=-2001.781 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_265__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_227_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_269_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_312__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.418 | TNS=-2001.762 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_304__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_269_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_305_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_344__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.414 | TNS=-2001.686 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_221__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_179_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_227_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_276__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.411 | TNS=-2001.631 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_173__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_109_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_179_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_234__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.408 | TNS=-2001.577 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_103__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_56_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_186__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.405 | TNS=-2001.015 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/rLight/offTime[22]_i_1_n_0. Critical path length was reduced through logic transformation on cell leftLED/rLight/offTime[22]_i_1_comp.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime0[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.404 | TNS=-2000.808 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rDutyCycle[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[24]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_16_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_265_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.397 | TNS=-2000.603 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime0[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_11_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_76__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.394 | TNS=-2000.567 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_138__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.391 | TNS=-2000.532 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_197__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.391 | TNS=-2000.499 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_53__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.388 | TNS=-2000.405 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_244_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.385 | TNS=-1999.923 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_304__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.375 | TNS=-1997.773 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gDutyCycle[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[22]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_16_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_221__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_179_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_272_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_272
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_272_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.372 | TNS=-1997.722 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_173__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_109_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_230_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_230
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_230_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.369 | TNS=-1997.673 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_103__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_56_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_182_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_182
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_182_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.365 | TNS=-1997.609 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_272_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.362 | TNS=-1997.561 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_230_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[14]_i_5_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[2]_i_43_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.330 | TNS=-1997.037 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_11_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_31__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.329 | TNS=-1996.261 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_182_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.328 | TNS=-1995.853 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_31__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.305 | TNS=-1995.000 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_186__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[18]_i_5_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[14]_i_16_n_0.  Re-placed instance leftLED/gLight/offTime[14]_i_16
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[14]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.297 | TNS=-1994.273 |
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/bDutyCycle[3].  Re-placed instance leftLED/bDutyCycle_reg__2
INFO: [Physopt 32-735] Processed net leftLED/bDutyCycle[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.278 | TNS=-1993.760 |
INFO: [Physopt 32-663] Processed net leftLED/bDutyCycle[4].  Re-placed instance leftLED/bDutyCycle_reg__1
INFO: [Physopt 32-735] Processed net leftLED/bDutyCycle[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.266 | TNS=-1991.654 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_75__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.263 | TNS=-1991.615 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_137__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.260 | TNS=-1991.578 |
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_182_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_182
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_182_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.260 | TNS=-1991.473 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_196__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.257 | TNS=-1991.437 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_197__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_144_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_250_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_250
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_250_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.257 | TNS=-1991.133 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_243__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.253 | TNS=-1990.723 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[10]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[10]_i_25_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[6]_i_54_n_0.  Re-placed instance leftLED/gLight/offTime[6]_i_54
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[6]_i_54_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.250 | TNS=-1990.675 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[2]_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[6]_i_79_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[2]_i_412_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.250 | TNS=-1989.170 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_103__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_56_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_182_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[14]_i_5_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[2]_i_43_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.230 | TNS=-1986.535 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_76__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_34_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_148_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_148
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_148_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.213 | TNS=-1986.178 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_30__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_13_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[26]_i_86_n_0.  Re-placed instance leftLED/rLight/offTime[26]_i_86
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_86_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.213 | TNS=-1986.040 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_286__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.210 | TNS=-1985.977 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_244__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.207 | TNS=-1984.404 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_75__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_34_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[26]_i_289_n_0.  Re-placed instance leftLED/rLight/offTime[26]_i_289
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_289_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.200 | TNS=-1984.220 |
INFO: [Physopt 32-702] Processed net leftLED/bDutyCycle[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[26]_i_11_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[26]_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[26]_i_38_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/bLight/offTime[26]_i_152_n_0.  Re-placed instance leftLED/bLight/offTime[26]_i_152
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[26]_i_152_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.200 | TNS=-1984.220 |
INFO: [Physopt 32-663] Processed net leftLED/bLight/offTime[26]_i_200_n_0.  Re-placed instance leftLED/bLight/offTime[26]_i_200
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[26]_i_200_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.199 | TNS=-1982.785 |
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[26]_i_249_n_0.  Re-placed instance leftLED/rLight/offTime[26]_i_249
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_249_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.176 | TNS=-1982.256 |
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[26]_i_207_n_0.  Re-placed instance leftLED/rLight/offTime[26]_i_207
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_207_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.153 | TNS=-1981.731 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_286__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.142 | TNS=-1981.445 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[26]_i_152_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.140 | TNS=-1981.043 |
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[26]_i_204_n_0.  Re-placed instance leftLED/rLight/offTime[26]_i_204
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_204_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.126 | TNS=-1980.756 |
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[26]_i_85_n_0.  Re-placed instance leftLED/rLight/offTime[26]_i_85
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_85_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.125 | TNS=-1980.676 |
INFO: [Physopt 32-663] Processed net leftLED/bLight/offTime[26]_i_245_n_0.  Re-placed instance leftLED/bLight/offTime[26]_i_245
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[26]_i_245_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.122 | TNS=-1980.515 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_85_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.118 | TNS=-1980.255 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[6]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[10]_i_81_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[6]_i_98_n_0.  Re-placed instance leftLED/gLight/offTime[6]_i_98
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[6]_i_98_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.118 | TNS=-1979.734 |
INFO: [Physopt 32-663] Processed net leftLED/bLight/offTime[26]_i_155_n_0.  Re-placed instance leftLED/bLight/offTime[26]_i_155
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[26]_i_155_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.109 | TNS=-1979.435 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_207_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.105 | TNS=-1979.155 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[26]_i_158_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.105 | TNS=-1979.155 |
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[26]_i_153_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[18]_i_6_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/bLight/offTime[10]_i_17_n_0.  Re-placed instance leftLED/bLight/offTime[10]_i_17
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[10]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.104 | TNS=-1978.399 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_138__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_82_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_204_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_204
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_204_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.095 | TNS=-1978.219 |
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[26]_i_148_n_0.  Re-placed instance leftLED/rLight/offTime[26]_i_148
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_148_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.093 | TNS=-1978.179 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_145_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[18]_i_4_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[10]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[10]_i_22_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[6]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[10]_i_78_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[6]_i_87_n_0.  Re-placed instance leftLED/rLight/offTime[6]_i_87
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[6]_i_87_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.089 | TNS=-1977.931 |
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_249_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_249
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_249_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.084 | TNS=-1977.648 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[2]_i_412_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[2]_i_408_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.080 | TNS=-1976.947 |
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[26]_i_251_n_0.  Re-placed instance leftLED/rLight/offTime[26]_i_251
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_251_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.077 | TNS=-1976.896 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[6]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[6]_i_22_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[2]_i_134_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[2]_i_157_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[2]_i_300_n_0.  Re-placed instance leftLED/rLight/offTime[2]_i_300
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[2]_i_300_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.072 | TNS=-1975.833 |
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[26]_i_247_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[10]_i_6_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[6]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[6]_i_26_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[2]_i_172_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[2]_i_196_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[2]_i_374_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime1__5[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[26]_i_255_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.064 | TNS=-1973.924 |
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_147_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_147
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_147_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.061 | TNS=-1973.885 |
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_251_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_251
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_251_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.058 | TNS=-1973.846 |
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_206_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_206
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_206_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.040 | TNS=-1973.630 |
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_252_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_252
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_252_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.038 | TNS=-1973.582 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[2]_i_276_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1__5[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_268_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.036 | TNS=-1972.110 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_286__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_248_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_323_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_323
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_323_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.007 | TNS=-1971.497 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_255__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.004 | TNS=-1971.434 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_210__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.002 | TNS=-1971.329 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_285__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.999 | TNS=-1971.205 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_151__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.992 | TNS=-1970.995 |
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[2]_i_353_n_0.  Re-placed instance leftLED/rLight/offTime[2]_i_353
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[2]_i_353_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.991 | TNS=-1970.983 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[2]_i_299_n_0.  Re-placed instance leftLED/rLight/offTime[2]_i_299
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[2]_i_299_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_205_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_205
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_205_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_18_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[26]_i_110_n_0.  Re-placed instance leftLED/rLight/offTime[26]_i_110
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_110_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_146_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_146
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[2]_i_352_n_0.  Re-placed instance leftLED/rLight/offTime[2]_i_352
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_31__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_13_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_85_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_85
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_244__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_203_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_251_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_251
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_206_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[14]_i_4_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[6]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[6]_i_22_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[2]_i_63_n_0.  Re-placed instance leftLED/gLight/offTime[2]_i_63
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[2]_i_62_n_0.  Re-placed instance leftLED/gLight/offTime[2]_i_62
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[2]_i_61_n_0.  Re-placed instance leftLED/gLight/offTime[2]_i_61
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[2]_i_330_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime1__5[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_290_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_290
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[2]_i_132_n_0.  Re-placed instance leftLED/gLight/offTime[2]_i_132
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[2]_i_299_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_139_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_247_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[23]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime1__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime1_i_3__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime1_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ. Optimizations did not improve timing on the net.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1858.098 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 1f728a985

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1858.098 ; gain = 6.293

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rDutyCycle[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/rLight/offTime[23]_i_1_n_0. Critical path length was reduced through logic transformation on cell leftLED/rLight/offTime[23]_i_1_comp.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gDutyCycle[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_11_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_138__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_82_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_144_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_206_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[14]_i_4_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[10]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[6]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[6]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[6]_i_22_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[2]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[2]_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[2]_i_133_n_0.  Re-placed instance leftLED/gLight/offTime[2]_i_133
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[22]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_16_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_173__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_109_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_179_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime0[10].  Re-placed instance leftLED/rLight/offTime[10]_i_2
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_103__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_56_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_182_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[18]_i_5_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[14]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[10]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[10]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[10]_i_25_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[6]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[6]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[10]_i_81_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[6]_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[6]_i_99_n_0.  Re-placed instance leftLED/gLight/offTime[6]_i_99
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net leftLED/bDutyCycle[4]. Replicated 1 times.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/rLight/offTime[17]_i_1_n_0. Critical path length was reduced through logic transformation on cell leftLED/rLight/offTime[17]_i_1_comp.
INFO: [Physopt 32-702] Processed net leftLED/bDutyCycle[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[26]_i_11_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[26]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[26]_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[26]_i_38_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[26]_i_81_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[26]_i_151_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[26]_i_199_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[26]_i_247_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[10]_i_6_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[6]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[6]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[6]_i_26_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[2]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[2]_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[2]_i_172_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[2]_i_196_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[2]_i_251_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[2]_i_315_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[2]_i_374_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime1__5[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[26]_i_208_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[6]_i_98_n_0.  Re-placed instance leftLED/gLight/offTime[6]_i_98
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[2]_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[2]_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[6]_i_79_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[2]_i_195_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[2]_i_250_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[2]_i_329_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1__5[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_174_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/rLight/offTime[21]_i_1_n_0. Critical path length was reduced through logic transformation on cell leftLED/rLight/offTime[21]_i_1_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[24]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_16_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_103__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_56_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_182_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[14]_i_5_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[10]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[6]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[2]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[2]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[2]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[2]_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[2]_i_87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[2]_i_167_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[2]_i_247_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[2]_i_314_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[2]_i_365_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/bLight/offTime[18]_i_1__1_n_0. Critical path length was reduced through logic transformation on cell leftLED/bLight/offTime[18]_i_1__1_comp.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/bLight/offTime[10]_i_1__1_n_0. Critical path length was reduced through logic transformation on cell leftLED/bLight/offTime[10]_i_1__1_comp.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_11_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_75__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_34_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_145_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[18]_i_4_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[14]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[10]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[6]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[6]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[6]_i_22_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[2]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[2]_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[2]_i_134_n_0.  Re-placed instance leftLED/rLight/offTime[2]_i_134
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[10]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[10]_i_22_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[6]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[6]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[10]_i_78_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[6]_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[2]_i_157_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[2]_i_232_n_0.  Re-placed instance leftLED/rLight/offTime[2]_i_232
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_31__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_13_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_85_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_85
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[10]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[10]_i_22_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[6]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[6]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[10]_i_78_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[6]_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[6]_i_86_n_0.  Re-placed instance leftLED/gLight/offTime[6]_i_86
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[6]_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_77_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_139_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_198_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/bLight/offTime[25]_i_1__1_n_0. Critical path length was reduced through logic transformation on cell leftLED/bLight/offTime[25]_i_1__1_comp.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[2]_i_234_n_0.  Re-placed instance leftLED/rLight/offTime[2]_i_234
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[10]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[2]_i_233_n_0.  Re-placed instance leftLED/rLight/offTime[2]_i_233
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[16]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[2]_i_276_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1__5[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_222_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[22]_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1__4_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1_i_10__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1__3_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gDutyCycle[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[22]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_16_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_103__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_56_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_182_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[18]_i_5_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[10]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[10]_i_25_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[2]_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[6]_i_79_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[2]_i_276_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1__5[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[22]_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1__4_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1_i_10__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ. Optimizations did not improve timing on the net.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1858.098 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 1f728a985

Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1858.098 ; gain = 6.293
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1858.098 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-12.786 | TNS=-1957.684 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.846  |         54.474  |            4  |              0  |                   146  |           0  |           2  |  00:00:14  |
|  Total          |          0.846  |         54.474  |            4  |              0  |                   146  |           0  |           3  |  00:00:14  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1858.098 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 198636b84

Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1858.098 ; gain = 6.293
INFO: [Common 17-83] Releasing license: Implementation
777 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1858.098 ; gain = 6.293
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1874.324 ; gain = 8.934
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1879.742 ; gain = 14.324
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1879.742 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1879.742 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1879.742 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1879.742 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1879.742 ; gain = 14.324
INFO: [Common 17-1381] The checkpoint 'C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado/projectVivado.runs/impl_1/topModule_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 35da9a2b ConstDB: 0 ShapeSum: 47c15610 RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 6ff20be | NumContArr: 7f749719 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 20bc5ad11

Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1989.641 ; gain = 109.898

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 20bc5ad11

Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1989.773 ; gain = 110.031

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 20bc5ad11

Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1989.773 ; gain = 110.031
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2144e553e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 2043.316 ; gain = 163.574
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.536| TNS=-1915.773| WHS=-0.207 | THS=-76.979|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 2a26db4ba

Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 2049.668 ; gain = 169.926
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.536| TNS=-1957.650| WHS=-0.023 | THS=-0.216 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 292f86fbe

Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 2054.004 ; gain = 174.262

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11425
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11425
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 26d105bd0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 2060.246 ; gain = 180.504

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 26d105bd0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 2060.246 ; gain = 180.504

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 197f2e84b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 2060.246 ; gain = 180.504
Phase 4 Initial Routing | Checksum: 197f2e84b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 2060.246 ; gain = 180.504

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 4328
 Number of Nodes with overlaps = 1908
 Number of Nodes with overlaps = 843
 Number of Nodes with overlaps = 442
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.999| TNS=-2062.831| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 28ba29e62

Time (s): cpu = 00:00:40 ; elapsed = 00:01:12 . Memory (MB): peak = 2103.387 ; gain = 223.645

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1139
 Number of Nodes with overlaps = 567
 Number of Nodes with overlaps = 326
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-14.550| TNS=-2071.803| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2524f5943

Time (s): cpu = 00:00:47 ; elapsed = 00:01:25 . Memory (MB): peak = 2103.387 ; gain = 223.645
Phase 5 Rip-up And Reroute | Checksum: 2524f5943

Time (s): cpu = 00:00:47 ; elapsed = 00:01:25 . Memory (MB): peak = 2103.387 ; gain = 223.645

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 254802112

Time (s): cpu = 00:00:47 ; elapsed = 00:01:25 . Memory (MB): peak = 2103.387 ; gain = 223.645
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.911| TNS=-2053.626| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 1b0140acf

Time (s): cpu = 00:00:48 ; elapsed = 00:01:26 . Memory (MB): peak = 2103.387 ; gain = 223.645

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1b0140acf

Time (s): cpu = 00:00:48 ; elapsed = 00:01:26 . Memory (MB): peak = 2103.387 ; gain = 223.645
Phase 6 Delay and Skew Optimization | Checksum: 1b0140acf

Time (s): cpu = 00:00:48 ; elapsed = 00:01:26 . Memory (MB): peak = 2103.387 ; gain = 223.645

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.802| TNS=-2037.544| WHS=0.041  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1b4e0259a

Time (s): cpu = 00:00:48 ; elapsed = 00:01:26 . Memory (MB): peak = 2103.387 ; gain = 223.645
Phase 7 Post Hold Fix | Checksum: 1b4e0259a

Time (s): cpu = 00:00:48 ; elapsed = 00:01:26 . Memory (MB): peak = 2103.387 ; gain = 223.645

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.76181 %
  Global Horizontal Routing Utilization  = 2.41276 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 59.4595%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 61.2613%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 1b4e0259a

Time (s): cpu = 00:00:48 ; elapsed = 00:01:26 . Memory (MB): peak = 2103.387 ; gain = 223.645

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1b4e0259a

Time (s): cpu = 00:00:48 ; elapsed = 00:01:26 . Memory (MB): peak = 2103.387 ; gain = 223.645

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1f0ab4f45

Time (s): cpu = 00:00:49 ; elapsed = 00:01:27 . Memory (MB): peak = 2103.387 ; gain = 223.645

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1f0ab4f45

Time (s): cpu = 00:00:49 ; elapsed = 00:01:27 . Memory (MB): peak = 2103.387 ; gain = 223.645

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-13.802| TNS=-2037.544| WHS=0.041  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 1f0ab4f45

Time (s): cpu = 00:00:49 ; elapsed = 00:01:28 . Memory (MB): peak = 2103.387 ; gain = 223.645
Total Elapsed time in route_design: 87.519 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 19245a14d

Time (s): cpu = 00:00:49 ; elapsed = 00:01:28 . Memory (MB): peak = 2103.387 ; gain = 223.645
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 19245a14d

Time (s): cpu = 00:00:49 ; elapsed = 00:01:28 . Memory (MB): peak = 2103.387 ; gain = 223.645

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
793 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:29 . Memory (MB): peak = 2103.387 ; gain = 223.645
INFO: [Vivado 12-24828] Executing command : report_drc -file topModule_drc_routed.rpt -pb topModule_drc_routed.pb -rpx topModule_drc_routed.rpx
Command: report_drc -file topModule_drc_routed.rpt -pb topModule_drc_routed.pb -rpx topModule_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado/projectVivado.runs/impl_1/topModule_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2103.387 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_methodology -file topModule_methodology_drc_routed.rpt -pb topModule_methodology_drc_routed.pb -rpx topModule_methodology_drc_routed.rpx
Command: report_methodology -file topModule_methodology_drc_routed.rpt -pb topModule_methodology_drc_routed.pb -rpx topModule_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado/projectVivado.runs/impl_1/topModule_methodology_drc_routed.rpt.
report_methodology completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2108.418 ; gain = 5.031
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file topModule_timing_summary_routed.rpt -pb topModule_timing_summary_routed.pb -rpx topModule_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file topModule_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file topModule_route_status.rpt -pb topModule_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file topModule_power_routed.rpt -pb topModule_power_summary_routed.pb -rpx topModule_power_routed.rpx
Command: report_power -file topModule_power_routed.rpt -pb topModule_power_summary_routed.pb -rpx topModule_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
810 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file topModule_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file topModule_bus_skew_routed.rpt -pb topModule_bus_skew_routed.pb -rpx topModule_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2114.734 ; gain = 11.348
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2139.480 ; gain = 8.895
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2148.098 ; gain = 17.512
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2148.098 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 2148.098 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2148.098 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2148.098 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2148.098 ; gain = 17.512
INFO: [Common 17-1381] The checkpoint 'C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado/projectVivado.runs/impl_1/topModule_routed.dcp' has been generated.
Command: write_bitstream -force topModule.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./topModule.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
825 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2662.383 ; gain = 514.285
INFO: [Common 17-206] Exiting Vivado at Thu Feb 13 23:50:57 2025...
