============================================================
   Tang Dynasty, V4.2.285
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.2.285/bin/td.exe
   Built at =   11:19:28 Jul 25 2018
   Run by =     Administrator
   Run Date =   Wed Sep  5 15:54:14 2018

   Run on =     Y1YBFM96WTED81W
============================================================
CMD-004 : start command "import_device ef2_4.db -package EF2L45LG144B"
CMD-004 : start command "open_project Quick_Start.al"
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/WDT_Demo/FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/WDT_Demo/FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/WDT_Demo/FPGA144/src/quick_start.v
CMD-005 : finish command "import_device ef2_4.db -package EF2L45LG144B" in  1.216661s wall, 1.248008s user + 0.171601s system = 1.419609s CPU (116.7%)

CMD-006 : used memory is 109 MB, reserved memory is 84 MB, peak memory is 109 MB
CMD-004 : start command "import_db Quick_Start_pr.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.2.285.
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
RUN-001 : Import flow parameters
