Analysis & Synthesis report for omsp430_demo_tmct
Fri Aug 19 12:15:13 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |omsp430_demo_top|i2c_master_byte_ctrl:m_i2c_master0|c_state
 11. State Machine - |omsp430_demo_top|uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState
 12. State Machine - |omsp430_demo_top|openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_state
 13. State Machine - |omsp430_demo_top|openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state
 14. State Machine - |omsp430_demo_top|openMSP430:m_cpu0|omsp_frontend:frontend_0|i_state
 15. Registers Removed During Synthesis
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated
 20. Source assignments for datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated
 21. Parameter Settings for User Entity Instance: media_pll:m_mediapll0|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: progmem:m_progmem0|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: datamem:m_datamem0|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: openMSP430:m_cpu0
 25. Parameter Settings for User Entity Instance: openMSP430:m_cpu0|omsp_clock_module:clock_module_0
 26. Parameter Settings for User Entity Instance: openMSP430:m_cpu0|omsp_frontend:frontend_0
 27. Parameter Settings for User Entity Instance: openMSP430:m_cpu0|omsp_mem_backbone:mem_backbone_0
 28. Parameter Settings for User Entity Instance: openMSP430:m_cpu0|omsp_sfr:sfr_0
 29. Parameter Settings for User Entity Instance: openMSP430:m_cpu0|omsp_dbg:dbg_0
 30. Parameter Settings for User Entity Instance: openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0
 31. Parameter Settings for User Entity Instance: regs_uart:m_regs_uart0
 32. Parameter Settings for User Entity Instance: regs_i2c:m_regs_i2c0
 33. Parameter Settings for User Entity Instance: regs_gpio:m_regs_gpio0
 34. Parameter Settings for User Entity Instance: i2c_master_byte_ctrl:m_i2c_master0
 35. Parameter Settings for User Entity Instance: i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller
 36. altpll Parameter Settings by Entity Instance
 37. altsyncram Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "uart_tmct_top:m_uart0"
 39. Port Connectivity Checks: "openMSP430:m_cpu0|omsp_sfr:sfr_0"
 40. Port Connectivity Checks: "openMSP430:m_cpu0|omsp_frontend:frontend_0"
 41. Port Connectivity Checks: "openMSP430:m_cpu0|omsp_clock_module:clock_module_0"
 42. Port Connectivity Checks: "openMSP430:m_cpu0"
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages
 45. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Aug 19 12:15:13 2022      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; omsp430_demo_tmct                          ;
; Top-level Entity Name              ; omsp430_demo_top                           ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 2,557                                      ;
;     Total combinational functions  ; 2,434                                      ;
;     Dedicated logic registers      ; 824                                        ;
; Total registers                    ; 824                                        ;
; Total pins                         ; 28                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 163,840                                    ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; omsp430_demo_top   ; omsp430_demo_tmct  ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                              ;
+------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                       ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                          ; Library ;
+------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+---------+
; rtl/omsp430_demo_top.v                                                 ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/board/terasic_de0/rtl/omsp430_demo_top.v   ;         ;
; ip/datamem/datamem.v                                                   ; yes             ; User Wizard-Generated File             ; C:/omsp430_demo_tmct/board/terasic_de0/ip/datamem/datamem.v     ;         ;
; ip/progmem/progmem.v                                                   ; yes             ; User Wizard-Generated File             ; C:/omsp430_demo_tmct/board/terasic_de0/ip/progmem/progmem.v     ;         ;
; ip/pll/media_pll.v                                                     ; yes             ; User Wizard-Generated File             ; C:/omsp430_demo_tmct/board/terasic_de0/ip/pll/media_pll.v       ;         ;
; rtl/openMSP430_defines.v                                               ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/board/terasic_de0/rtl/openMSP430_defines.v ;         ;
; ../../rtl/omsp430/openMSP430.v                                         ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/omsp430/openMSP430.v                   ;         ;
; ../../rtl/omsp430/omsp_sync_reset.v                                    ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/omsp430/omsp_sync_reset.v              ;         ;
; ../../rtl/omsp430/omsp_sync_cell.v                                     ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/omsp430/omsp_sync_cell.v               ;         ;
; ../../rtl/omsp430/omsp_sfr.v                                           ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/omsp430/omsp_sfr.v                     ;         ;
; ../../rtl/omsp430/omsp_register_file.v                                 ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/omsp430/omsp_register_file.v           ;         ;
; ../../rtl/omsp430/omsp_mem_backbone.v                                  ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/omsp430/omsp_mem_backbone.v            ;         ;
; ../../rtl/omsp430/omsp_frontend.v                                      ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/omsp430/omsp_frontend.v                ;         ;
; ../../rtl/omsp430/omsp_execution_unit.v                                ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/omsp430/omsp_execution_unit.v          ;         ;
; ../../rtl/omsp430/omsp_dbg_uart.v                                      ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg_uart.v                ;         ;
; ../../rtl/omsp430/omsp_dbg.v                                           ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg.v                     ;         ;
; ../../rtl/omsp430/omsp_clock_module.v                                  ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/omsp430/omsp_clock_module.v            ;         ;
; ../../rtl/omsp430/omsp_alu.v                                           ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/omsp430/omsp_alu.v                     ;         ;
; ../../rtl/omsp430_periph_regs/regs_uart.v                              ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/omsp430_periph_regs/regs_uart.v        ;         ;
; ../../rtl/omsp430_periph_regs/regs_i2c.v                               ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/omsp430_periph_regs/regs_i2c.v         ;         ;
; ../../rtl/omsp430_periph_regs/basic_gpio.v                             ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/omsp430_periph_regs/basic_gpio.v       ;         ;
; ../../rtl/basic_uart_tmct/uart_tmct_top.sv                             ; yes             ; User SystemVerilog HDL File            ; C:/omsp430_demo_tmct/rtl/basic_uart_tmct/uart_tmct_top.sv       ;         ;
; ../../rtl/basic_uart_tmct/uart_brgene.sv                               ; yes             ; User SystemVerilog HDL File            ; C:/omsp430_demo_tmct/rtl/basic_uart_tmct/uart_brgene.sv         ;         ;
; ../../rtl/basic_uart_tmct/uart_tx.sv                                   ; yes             ; User SystemVerilog HDL File            ; C:/omsp430_demo_tmct/rtl/basic_uart_tmct/uart_tx.sv             ;         ;
; ../../rtl/basic_uart_tmct/uart_rx.sv                                   ; yes             ; User SystemVerilog HDL File            ; C:/omsp430_demo_tmct/rtl/basic_uart_tmct/uart_rx.sv             ;         ;
; ../../rtl/i2c_master/i2c_master_defines.v                              ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/i2c_master/i2c_master_defines.v        ;         ;
; ../../rtl/i2c_master/i2c_master_byte_ctrl.v                            ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/i2c_master/i2c_master_byte_ctrl.v      ;         ;
; ../../rtl/i2c_master/i2c_master_bit_ctrl.v                             ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/i2c_master/i2c_master_bit_ctrl.v       ;         ;
; altpll.tdf                                                             ; yes             ; Megafunction                           ; c:/dev/intel/13.1/quartus/libraries/megafunctions/altpll.tdf                          ;         ;
; aglobal131.inc                                                         ; yes             ; Megafunction                           ; c:/dev/intel/13.1/quartus/libraries/megafunctions/aglobal131.inc                      ;         ;
; stratix_pll.inc                                                        ; yes             ; Megafunction                           ; c:/dev/intel/13.1/quartus/libraries/megafunctions/stratix_pll.inc                     ;         ;
; stratixii_pll.inc                                                      ; yes             ; Megafunction                           ; c:/dev/intel/13.1/quartus/libraries/megafunctions/stratixii_pll.inc                   ;         ;
; cycloneii_pll.inc                                                      ; yes             ; Megafunction                           ; c:/dev/intel/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc                   ;         ;
; db/media_pll_altpll.v                                                  ; yes             ; Auto-Generated Megafunction            ; C:/omsp430_demo_tmct/board/terasic_de0/db/media_pll_altpll.v    ;         ;
; altsyncram.tdf                                                         ; yes             ; Megafunction                           ; c:/dev/intel/13.1/quartus/libraries/megafunctions/altsyncram.tdf                      ;         ;
; stratix_ram_block.inc                                                  ; yes             ; Megafunction                           ; c:/dev/intel/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc               ;         ;
; lpm_mux.inc                                                            ; yes             ; Megafunction                           ; c:/dev/intel/13.1/quartus/libraries/megafunctions/lpm_mux.inc                         ;         ;
; lpm_decode.inc                                                         ; yes             ; Megafunction                           ; c:/dev/intel/13.1/quartus/libraries/megafunctions/lpm_decode.inc                      ;         ;
; a_rdenreg.inc                                                          ; yes             ; Megafunction                           ; c:/dev/intel/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                       ;         ;
; altrom.inc                                                             ; yes             ; Megafunction                           ; c:/dev/intel/13.1/quartus/libraries/megafunctions/altrom.inc                          ;         ;
; altram.inc                                                             ; yes             ; Megafunction                           ; c:/dev/intel/13.1/quartus/libraries/megafunctions/altram.inc                          ;         ;
; altdpram.inc                                                           ; yes             ; Megafunction                           ; c:/dev/intel/13.1/quartus/libraries/megafunctions/altdpram.inc                        ;         ;
; db/altsyncram_5bn1.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/omsp430_demo_tmct/board/terasic_de0/db/altsyncram_5bn1.tdf   ;         ;
; /omsp430_demo_tmct/firmware/output/omsp_demo.mif ; yes             ; Auto-Found Memory Initialization File  ; /omsp430_demo_tmct/firmware/output/omsp_demo.mif                ;         ;
; db/altsyncram_q2j1.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/omsp430_demo_tmct/board/terasic_de0/db/altsyncram_q2j1.tdf   ;         ;
+------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                  ;
+---------------------------------------------+------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                          ;
+---------------------------------------------+------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,557                                                                                          ;
;                                             ;                                                                                                ;
; Total combinational functions               ; 2434                                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                                                ;
;     -- 4 input functions                    ; 1603                                                                                           ;
;     -- 3 input functions                    ; 506                                                                                            ;
;     -- <=2 input functions                  ; 325                                                                                            ;
;                                             ;                                                                                                ;
; Logic elements by mode                      ;                                                                                                ;
;     -- normal mode                          ; 2190                                                                                           ;
;     -- arithmetic mode                      ; 244                                                                                            ;
;                                             ;                                                                                                ;
; Total registers                             ; 824                                                                                            ;
;     -- Dedicated logic registers            ; 824                                                                                            ;
;     -- I/O registers                        ; 0                                                                                              ;
;                                             ;                                                                                                ;
; I/O pins                                    ; 28                                                                                             ;
; Total memory bits                           ; 163840                                                                                         ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                              ;
; Total PLLs                                  ; 1                                                                                              ;
;     -- PLLs                                 ; 1                                                                                              ;
;                                             ;                                                                                                ;
; Maximum fan-out node                        ; media_pll:m_mediapll0|altpll:altpll_component|media_pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 858                                                                                            ;
; Total fan-out                               ; 12499                                                                                          ;
; Average fan-out                             ; 3.71                                                                                           ;
+---------------------------------------------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                        ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                           ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+
; |omsp430_demo_top                               ; 2434 (34)         ; 824 (0)      ; 163840      ; 0            ; 0       ; 0         ; 28   ; 0            ; |omsp430_demo_top                                                                                             ; work         ;
;    |datamem:m_datamem0|                         ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |omsp430_demo_top|datamem:m_datamem0                                                                          ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |omsp430_demo_top|datamem:m_datamem0|altsyncram:altsyncram_component                                          ; work         ;
;          |altsyncram_q2j1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |omsp430_demo_top|datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated           ; work         ;
;    |i2c_master_byte_ctrl:m_i2c_master0|         ; 193 (56)          ; 99 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |omsp430_demo_top|i2c_master_byte_ctrl:m_i2c_master0                                                          ; work         ;
;       |i2c_master_bit_ctrl:bit_controller|      ; 137 (137)         ; 73 (73)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |omsp430_demo_top|i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller                       ; work         ;
;    |media_pll:m_mediapll0|                      ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |omsp430_demo_top|media_pll:m_mediapll0                                                                       ; work         ;
;       |altpll:altpll_component|                 ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |omsp430_demo_top|media_pll:m_mediapll0|altpll:altpll_component                                               ; work         ;
;          |media_pll_altpll:auto_generated|      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |omsp430_demo_top|media_pll:m_mediapll0|altpll:altpll_component|media_pll_altpll:auto_generated               ; work         ;
;    |openMSP430:m_cpu0|                          ; 1987 (46)         ; 576 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |omsp430_demo_top|openMSP430:m_cpu0                                                                           ; work         ;
;       |omsp_clock_module:clock_module_0|        ; 10 (10)           ; 10 (6)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_clock_module:clock_module_0                                          ; work         ;
;          |omsp_sync_cell:sync_cell_puc|         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc             ; work         ;
;          |omsp_sync_reset:sync_reset_por|       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por           ; work         ;
;       |omsp_dbg:dbg_0|                          ; 338 (197)         ; 148 (69)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_dbg:dbg_0                                                            ; work         ;
;          |omsp_dbg_uart:dbg_uart_0|             ; 141 (140)         ; 79 (77)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0                                   ; work         ;
;             |omsp_sync_cell:sync_cell_uart_rxd| ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd ; work         ;
;       |omsp_execution_unit:execution_unit_0|    ; 1119 (199)        ; 266 (35)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0                                      ; work         ;
;          |omsp_alu:alu_0|                       ; 270 (270)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0                       ; work         ;
;          |omsp_register_file:register_file_0|   ; 650 (650)         ; 231 (231)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0   ; work         ;
;       |omsp_frontend:frontend_0|                ; 304 (304)         ; 114 (114)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_frontend:frontend_0                                                  ; work         ;
;       |omsp_mem_backbone:mem_backbone_0|        ; 165 (165)         ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_mem_backbone:mem_backbone_0                                          ; work         ;
;       |omsp_sfr:sfr_0|                          ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_sfr:sfr_0                                                            ; work         ;
;    |progmem:m_progmem0|                         ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |omsp430_demo_top|progmem:m_progmem0                                                                          ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |omsp430_demo_top|progmem:m_progmem0|altsyncram:altsyncram_component                                          ; work         ;
;          |altsyncram_5bn1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |omsp430_demo_top|progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated           ; work         ;
;    |regs_gpio:m_regs_gpio0|                     ; 14 (14)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |omsp430_demo_top|regs_gpio:m_regs_gpio0                                                                      ; work         ;
;    |regs_i2c:m_regs_i2c0|                       ; 50 (50)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |omsp430_demo_top|regs_i2c:m_regs_i2c0                                                                        ; work         ;
;    |regs_uart:m_regs_uart0|                     ; 10 (10)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |omsp430_demo_top|regs_uart:m_regs_uart0                                                                      ; work         ;
;    |uart_tmct_top:m_uart0|                      ; 145 (0)           ; 54 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |omsp430_demo_top|uart_tmct_top:m_uart0                                                                       ; work         ;
;       |uart_brgene:uart_brgene0|                ; 67 (67)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |omsp430_demo_top|uart_tmct_top:m_uart0|uart_brgene:uart_brgene0                                              ; work         ;
;       |uart_rx:uart_rx0|                        ; 60 (60)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |omsp430_demo_top|uart_tmct_top:m_uart0|uart_rx:uart_rx0                                                      ; work         ;
;       |uart_tx:uart_tx0|                        ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |omsp430_demo_top|uart_tmct_top:m_uart0|uart_tx:uart_tx0                                                      ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+
; Name                                                                                         ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                 ;
+----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+
; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 2048         ; 16           ; --           ; --           ; 32768  ; None                                ;
; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 8192         ; 16           ; --           ; --           ; 131072 ; ../../firmware/output/omsp_demo.mif ;
+----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-----------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                         ; IP Include File                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-----------------------------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |omsp430_demo_top|datamem:m_datamem0    ; C:/omsp430_demo_tmct/board/terasic_de0/ip/datamem/datamem.v ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |omsp430_demo_top|media_pll:m_mediapll0 ; C:/omsp430_demo_tmct/board/terasic_de0/ip/pll/media_pll.v   ;
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |omsp430_demo_top|progmem:m_progmem0    ; C:/omsp430_demo_tmct/board/terasic_de0/ip/progmem/progmem.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |omsp430_demo_top|i2c_master_byte_ctrl:m_i2c_master0|c_state                                                  ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+
; Name             ; c_state.ST_IDLE ; c_state.ST_STOP ; c_state.ST_ACK ; c_state.ST_WRITE ; c_state.ST_READ ; c_state.ST_START ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+
; c_state.ST_IDLE  ; 0               ; 0               ; 0              ; 0                ; 0               ; 0                ;
; c_state.ST_START ; 1               ; 0               ; 0              ; 0                ; 0               ; 1                ;
; c_state.ST_READ  ; 1               ; 0               ; 0              ; 0                ; 1               ; 0                ;
; c_state.ST_WRITE ; 1               ; 0               ; 0              ; 1                ; 0               ; 0                ;
; c_state.ST_ACK   ; 1               ; 0               ; 1              ; 0                ; 0               ; 0                ;
; c_state.ST_STOP  ; 1               ; 1               ; 0              ; 0                ; 0               ; 0                ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |omsp430_demo_top|uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState                                                                                                                                                                             ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; currentState.1011 ; currentState.1010 ; currentState.1001 ; currentState.1000 ; currentState.0111 ; currentState.0110 ; currentState.0101 ; currentState.0100 ; currentState.0011 ; currentState.0010 ; currentState.0001 ; currentState.0000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; currentState.0000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; currentState.0001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; currentState.0010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; currentState.0011 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; currentState.0100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; currentState.0101 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; currentState.0110 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; currentState.0111 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; currentState.1000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; currentState.1001 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; currentState.1010 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; currentState.1011 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |omsp430_demo_top|openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_state                                  ;
+------------------------+--------------------+------------------------+---------------------+------------------+
; Name                   ; mem_state.M_ACCESS ; mem_state.M_ACCESS_BRK ; mem_state.M_SET_BRK ; mem_state.M_IDLE ;
+------------------------+--------------------+------------------------+---------------------+------------------+
; mem_state.M_IDLE       ; 0                  ; 0                      ; 0                   ; 0                ;
; mem_state.M_SET_BRK    ; 0                  ; 0                      ; 1                   ; 1                ;
; mem_state.M_ACCESS_BRK ; 0                  ; 1                      ; 0                   ; 1                ;
; mem_state.M_ACCESS     ; 1                  ; 0                      ; 0                   ; 1                ;
+------------------------+--------------------+------------------------+---------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |omsp430_demo_top|openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state                                               ;
+---------------------+---------------------+---------------------+---------------------+---------------------+-------------------+--------------------+
; Name                ; uart_state.TX_DATA2 ; uart_state.TX_DATA1 ; uart_state.RX_DATA2 ; uart_state.RX_DATA1 ; uart_state.RX_CMD ; uart_state.RX_SYNC ;
+---------------------+---------------------+---------------------+---------------------+---------------------+-------------------+--------------------+
; uart_state.RX_SYNC  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                  ;
; uart_state.RX_CMD   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                 ; 1                  ;
; uart_state.RX_DATA1 ; 0                   ; 0                   ; 0                   ; 1                   ; 0                 ; 1                  ;
; uart_state.RX_DATA2 ; 0                   ; 0                   ; 1                   ; 0                   ; 0                 ; 1                  ;
; uart_state.TX_DATA1 ; 0                   ; 1                   ; 0                   ; 0                   ; 0                 ; 1                  ;
; uart_state.TX_DATA2 ; 1                   ; 0                   ; 0                   ; 0                   ; 0                 ; 1                  ;
+---------------------+---------------------+---------------------+---------------------+---------------------+-------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |omsp430_demo_top|openMSP430:m_cpu0|omsp_frontend:frontend_0|i_state                                              ;
+---------------------+----------------+----------------+----------------+---------------+--------------------+---------------------+
; Name                ; i_state.I_IDLE ; i_state.I_EXT2 ; i_state.I_EXT1 ; i_state.I_DEC ; i_state.I_IRQ_DONE ; i_state.I_IRQ_FETCH ;
+---------------------+----------------+----------------+----------------+---------------+--------------------+---------------------+
; i_state.I_IRQ_FETCH ; 0              ; 0              ; 0              ; 0             ; 0                  ; 0                   ;
; i_state.I_IRQ_DONE  ; 0              ; 0              ; 0              ; 0             ; 1                  ; 1                   ;
; i_state.I_DEC       ; 0              ; 0              ; 0              ; 1             ; 0                  ; 1                   ;
; i_state.I_EXT1      ; 0              ; 0              ; 1              ; 0             ; 0                  ; 1                   ;
; i_state.I_EXT2      ; 0              ; 1              ; 0              ; 0             ; 0                  ; 1                   ;
; i_state.I_IDLE      ; 1              ; 0              ; 0              ; 0             ; 0                  ; 1                   ;
+---------------------+----------------+----------------+----------------+---------------+--------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+
; Register name                                                                                         ; Reason for Removal                                                                            ;
+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+
; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[6,9..15] ; Stuck at GND due to stuck port data_in                                                        ;
; openMSP430:m_cpu0|omsp_frontend:frontend_0|irq_num[4,5]                                               ; Stuck at VCC due to stuck port data_in                                                        ;
; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|bcsctl1[0..3,6,7]                                  ; Stuck at GND due to stuck port data_in                                                        ;
; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|bcsctl2[0,4..7]                                    ; Stuck at GND due to stuck port data_in                                                        ;
; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_src_bin[3]                                            ; Merged with openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_jmp_bin[1]                        ;
; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_src_bin[2]                                            ; Merged with openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_jmp_bin[0]                        ;
; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|sda_chk                         ; Merged with i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|c_state[16] ;
; openMSP430:m_cpu0|omsp_frontend:frontend_0|irq_num[2,3]                                               ; Merged with openMSP430:m_cpu0|omsp_frontend:frontend_0|irq_num[1]                             ;
; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|c_state[17]                     ; Stuck at GND due to stuck port data_in                                                        ;
; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[0]       ; Stuck at GND due to stuck port data_in                                                        ;
; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState~16                                                ; Lost fanout                                                                                   ;
; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState~17                                                ; Lost fanout                                                                                   ;
; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState~18                                                ; Lost fanout                                                                                   ;
; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState~19                                                ; Lost fanout                                                                                   ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_state~4                                                          ; Lost fanout                                                                                   ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_state~5                                                          ; Lost fanout                                                                                   ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state~4                                ; Lost fanout                                                                                   ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state~5                                ; Lost fanout                                                                                   ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state~6                                ; Lost fanout                                                                                   ;
; openMSP430:m_cpu0|omsp_frontend:frontend_0|i_state~4                                                  ; Lost fanout                                                                                   ;
; openMSP430:m_cpu0|omsp_frontend:frontend_0|i_state~5                                                  ; Lost fanout                                                                                   ;
; openMSP430:m_cpu0|omsp_frontend:frontend_0|i_state~6                                                  ; Lost fanout                                                                                   ;
; Total Number of Removed Registers = 40                                                                ;                                                                                               ;
+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 824   ;
; Number of registers using Synchronous Clear  ; 34    ;
; Number of registers using Synchronous Load   ; 131   ;
; Number of registers using Asynchronous Clear ; 822   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 587   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                             ;
+------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                              ; Fan out ;
+------------------------------------------------------------------------------------------------+---------+
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                         ; 3       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[17]                         ; 3       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[16]                         ; 3       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[15]                         ; 3       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[14]                         ; 3       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[13]                         ; 3       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[12]                         ; 3       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[11]                         ; 3       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[10]                         ; 3       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[9]                          ; 3       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[8]                          ; 3       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[7]                          ; 3       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[6]                          ; 3       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[5]                          ; 3       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[4]                          ; 3       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[3]                          ; 2       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|cpu_ctl[4]                                                    ; 2       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                         ; 2       ;
; uart_tmct_top:m_uart0|uart_tx:uart_tx0|o_tx                                                    ; 2       ;
; openMSP430:m_cpu0|omsp_frontend:frontend_0|e_state[0]                                          ; 26      ;
; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; 149     ;
; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_irq_rst                                        ; 2       ;
; openMSP430:m_cpu0|omsp_frontend:frontend_0|irq_num[0]                                          ; 1       ;
; openMSP430:m_cpu0|omsp_frontend:frontend_0|irq_num[1]                                          ; 3       ;
; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; 3       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                              ; 6       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                           ; 2       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                           ; 1       ;
; regs_i2c:m_regs_i2c0|o_prer[12]                                                                ; 3       ;
; regs_i2c:m_regs_i2c0|o_prer[4]                                                                 ; 3       ;
; regs_i2c:m_regs_i2c0|o_prer[3]                                                                 ; 3       ;
; regs_i2c:m_regs_i2c0|o_prer[11]                                                                ; 3       ;
; regs_i2c:m_regs_i2c0|o_prer[10]                                                                ; 3       ;
; regs_i2c:m_regs_i2c0|o_prer[2]                                                                 ; 3       ;
; regs_i2c:m_regs_i2c0|o_prer[1]                                                                 ; 2       ;
; regs_i2c:m_regs_i2c0|o_prer[9]                                                                 ; 3       ;
; regs_i2c:m_regs_i2c0|o_prer[8]                                                                 ; 3       ;
; regs_i2c:m_regs_i2c0|o_prer[0]                                                                 ; 2       ;
; regs_i2c:m_regs_i2c0|o_prer[5]                                                                 ; 3       ;
; regs_i2c:m_regs_i2c0|o_prer[13]                                                                ; 3       ;
; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|scl_oen                  ; 5       ;
; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|sda_oen                  ; 3       ;
; regs_i2c:m_regs_i2c0|o_prer[14]                                                                ; 3       ;
; regs_i2c:m_regs_i2c0|o_prer[6]                                                                 ; 3       ;
; regs_i2c:m_regs_i2c0|o_prer[7]                                                                 ; 3       ;
; regs_i2c:m_regs_i2c0|o_prer[15]                                                                ; 3       ;
; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0] ; 1       ;
; uart_tmct_top:m_uart0|uart_rx:uart_rx0|i_rx_l                                                  ; 10      ;
; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|clk_en                   ; 3       ;
; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|sSDA                     ; 5       ;
; uart_tmct_top:m_uart0|uart_rx:uart_rx0|startBit[2]                                             ; 1       ;
; uart_tmct_top:m_uart0|uart_rx:uart_rx0|startBit[1]                                             ; 2       ;
; uart_tmct_top:m_uart0|uart_rx:uart_rx0|startBit[0]                                             ; 2       ;
; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|sSCL                     ; 6       ;
; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|dSCL                     ; 2       ;
; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|dSDA                     ; 2       ;
; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSDA[1]                  ; 2       ;
; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSDA[0]                  ; 2       ;
; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSDA[2]                  ; 1       ;
; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSCL[1]                  ; 2       ;
; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSCL[0]                  ; 2       ;
; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSCL[2]                  ; 1       ;
; Total number of inverted registers = 62                                                        ;         ;
+------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dext[2]                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[7]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[2]                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |omsp430_demo_top|regs_i2c:m_regs_i2c0|o_sta                                                                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |omsp430_demo_top|i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|c_state[3]                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[9]           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[5]           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[11]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r7[15]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[15]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[8]           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[3]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[12]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[7]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[13]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[9]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[5]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[7]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |omsp430_demo_top|i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|cnt[1]                              ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |omsp430_demo_top|i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|filter_cnt[11]                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |omsp430_demo_top|i2c_master_byte_ctrl:m_i2c_master0|dcnt[1]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |omsp430_demo_top|i2c_master_byte_ctrl:m_i2c_master0|sr[3]                                                                  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_sext[9]                                                   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[8]           ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[9]                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |omsp430_demo_top|i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|c_state[13]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[15]                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |omsp430_demo_top|uart_tmct_top:m_uart0|uart_rx:uart_rx0|clockCount[0]                                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[4]                                                              ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |omsp430_demo_top|i2c_master_byte_ctrl:m_i2c_master0|core_cmd[3]                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |omsp430_demo_top|i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSDA[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |omsp430_demo_top|i2c_master_byte_ctrl:m_i2c_master0|core_cmd                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_dbg:dbg_0|dbg_mem_dout[15]                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_dbg:dbg_0|dbg_mem_dout[4]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_mem_backbone:mem_backbone_0|eu_mdb_in[12]                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0|alu_out_nxt[0]                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_as_nxt[12]                                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_mem_backbone:mem_backbone_0|pmem_addr[3]                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_mem_backbone:mem_backbone_0|dbg_mem_din[12]                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mb_wr_msk[1]                                       ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_frontend:frontend_0|mab[9]                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_frontend:frontend_0|mab[4]                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dest[3]                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_as_nxt[7]                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0|alu_out_nxt[2]                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0|alu_out_nxt[5]                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0|alu_out_nxt[11]                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0|alu_out_nxt[15]                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|op_dst[1]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_in_bw[5]                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_as_nxt[5]                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_as_nxt[3]                                                 ;
; 6:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|inst_src_in[10] ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|op_src[7]                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: media_pll:m_mediapll0|altpll:altpll_component ;
+-------------------------------+-----------------------------+------------------------------+
; Parameter Name                ; Value                       ; Type                         ;
+-------------------------------+-----------------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                      ;
; PLL_TYPE                      ; AUTO                        ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=media_pll ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                      ;
; LOCK_HIGH                     ; 1                           ; Untyped                      ;
; LOCK_LOW                      ; 1                           ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                      ;
; SKIP_VCO                      ; OFF                         ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                      ;
; BANDWIDTH                     ; 0                           ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                      ;
; DOWN_SPREAD                   ; 0                           ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                      ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                      ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                      ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                      ;
; CLK0_DIVIDE_BY                ; 2                           ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                      ;
; DPA_DIVIDER                   ; 0                           ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                      ;
; VCO_MIN                       ; 0                           ; Untyped                      ;
; VCO_MAX                       ; 0                           ; Untyped                      ;
; VCO_CENTER                    ; 0                           ; Untyped                      ;
; PFD_MIN                       ; 0                           ; Untyped                      ;
; PFD_MAX                       ; 0                           ; Untyped                      ;
; M_INITIAL                     ; 0                           ; Untyped                      ;
; M                             ; 0                           ; Untyped                      ;
; N                             ; 1                           ; Untyped                      ;
; M2                            ; 1                           ; Untyped                      ;
; N2                            ; 1                           ; Untyped                      ;
; SS                            ; 1                           ; Untyped                      ;
; C0_HIGH                       ; 0                           ; Untyped                      ;
; C1_HIGH                       ; 0                           ; Untyped                      ;
; C2_HIGH                       ; 0                           ; Untyped                      ;
; C3_HIGH                       ; 0                           ; Untyped                      ;
; C4_HIGH                       ; 0                           ; Untyped                      ;
; C5_HIGH                       ; 0                           ; Untyped                      ;
; C6_HIGH                       ; 0                           ; Untyped                      ;
; C7_HIGH                       ; 0                           ; Untyped                      ;
; C8_HIGH                       ; 0                           ; Untyped                      ;
; C9_HIGH                       ; 0                           ; Untyped                      ;
; C0_LOW                        ; 0                           ; Untyped                      ;
; C1_LOW                        ; 0                           ; Untyped                      ;
; C2_LOW                        ; 0                           ; Untyped                      ;
; C3_LOW                        ; 0                           ; Untyped                      ;
; C4_LOW                        ; 0                           ; Untyped                      ;
; C5_LOW                        ; 0                           ; Untyped                      ;
; C6_LOW                        ; 0                           ; Untyped                      ;
; C7_LOW                        ; 0                           ; Untyped                      ;
; C8_LOW                        ; 0                           ; Untyped                      ;
; C9_LOW                        ; 0                           ; Untyped                      ;
; C0_INITIAL                    ; 0                           ; Untyped                      ;
; C1_INITIAL                    ; 0                           ; Untyped                      ;
; C2_INITIAL                    ; 0                           ; Untyped                      ;
; C3_INITIAL                    ; 0                           ; Untyped                      ;
; C4_INITIAL                    ; 0                           ; Untyped                      ;
; C5_INITIAL                    ; 0                           ; Untyped                      ;
; C6_INITIAL                    ; 0                           ; Untyped                      ;
; C7_INITIAL                    ; 0                           ; Untyped                      ;
; C8_INITIAL                    ; 0                           ; Untyped                      ;
; C9_INITIAL                    ; 0                           ; Untyped                      ;
; C0_MODE                       ; BYPASS                      ; Untyped                      ;
; C1_MODE                       ; BYPASS                      ; Untyped                      ;
; C2_MODE                       ; BYPASS                      ; Untyped                      ;
; C3_MODE                       ; BYPASS                      ; Untyped                      ;
; C4_MODE                       ; BYPASS                      ; Untyped                      ;
; C5_MODE                       ; BYPASS                      ; Untyped                      ;
; C6_MODE                       ; BYPASS                      ; Untyped                      ;
; C7_MODE                       ; BYPASS                      ; Untyped                      ;
; C8_MODE                       ; BYPASS                      ; Untyped                      ;
; C9_MODE                       ; BYPASS                      ; Untyped                      ;
; C0_PH                         ; 0                           ; Untyped                      ;
; C1_PH                         ; 0                           ; Untyped                      ;
; C2_PH                         ; 0                           ; Untyped                      ;
; C3_PH                         ; 0                           ; Untyped                      ;
; C4_PH                         ; 0                           ; Untyped                      ;
; C5_PH                         ; 0                           ; Untyped                      ;
; C6_PH                         ; 0                           ; Untyped                      ;
; C7_PH                         ; 0                           ; Untyped                      ;
; C8_PH                         ; 0                           ; Untyped                      ;
; C9_PH                         ; 0                           ; Untyped                      ;
; L0_HIGH                       ; 1                           ; Untyped                      ;
; L1_HIGH                       ; 1                           ; Untyped                      ;
; G0_HIGH                       ; 1                           ; Untyped                      ;
; G1_HIGH                       ; 1                           ; Untyped                      ;
; G2_HIGH                       ; 1                           ; Untyped                      ;
; G3_HIGH                       ; 1                           ; Untyped                      ;
; E0_HIGH                       ; 1                           ; Untyped                      ;
; E1_HIGH                       ; 1                           ; Untyped                      ;
; E2_HIGH                       ; 1                           ; Untyped                      ;
; E3_HIGH                       ; 1                           ; Untyped                      ;
; L0_LOW                        ; 1                           ; Untyped                      ;
; L1_LOW                        ; 1                           ; Untyped                      ;
; G0_LOW                        ; 1                           ; Untyped                      ;
; G1_LOW                        ; 1                           ; Untyped                      ;
; G2_LOW                        ; 1                           ; Untyped                      ;
; G3_LOW                        ; 1                           ; Untyped                      ;
; E0_LOW                        ; 1                           ; Untyped                      ;
; E1_LOW                        ; 1                           ; Untyped                      ;
; E2_LOW                        ; 1                           ; Untyped                      ;
; E3_LOW                        ; 1                           ; Untyped                      ;
; L0_INITIAL                    ; 1                           ; Untyped                      ;
; L1_INITIAL                    ; 1                           ; Untyped                      ;
; G0_INITIAL                    ; 1                           ; Untyped                      ;
; G1_INITIAL                    ; 1                           ; Untyped                      ;
; G2_INITIAL                    ; 1                           ; Untyped                      ;
; G3_INITIAL                    ; 1                           ; Untyped                      ;
; E0_INITIAL                    ; 1                           ; Untyped                      ;
; E1_INITIAL                    ; 1                           ; Untyped                      ;
; E2_INITIAL                    ; 1                           ; Untyped                      ;
; E3_INITIAL                    ; 1                           ; Untyped                      ;
; L0_MODE                       ; BYPASS                      ; Untyped                      ;
; L1_MODE                       ; BYPASS                      ; Untyped                      ;
; G0_MODE                       ; BYPASS                      ; Untyped                      ;
; G1_MODE                       ; BYPASS                      ; Untyped                      ;
; G2_MODE                       ; BYPASS                      ; Untyped                      ;
; G3_MODE                       ; BYPASS                      ; Untyped                      ;
; E0_MODE                       ; BYPASS                      ; Untyped                      ;
; E1_MODE                       ; BYPASS                      ; Untyped                      ;
; E2_MODE                       ; BYPASS                      ; Untyped                      ;
; E3_MODE                       ; BYPASS                      ; Untyped                      ;
; L0_PH                         ; 0                           ; Untyped                      ;
; L1_PH                         ; 0                           ; Untyped                      ;
; G0_PH                         ; 0                           ; Untyped                      ;
; G1_PH                         ; 0                           ; Untyped                      ;
; G2_PH                         ; 0                           ; Untyped                      ;
; G3_PH                         ; 0                           ; Untyped                      ;
; E0_PH                         ; 0                           ; Untyped                      ;
; E1_PH                         ; 0                           ; Untyped                      ;
; E2_PH                         ; 0                           ; Untyped                      ;
; E3_PH                         ; 0                           ; Untyped                      ;
; M_PH                          ; 0                           ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; CLK0_COUNTER                  ; G0                          ; Untyped                      ;
; CLK1_COUNTER                  ; G0                          ; Untyped                      ;
; CLK2_COUNTER                  ; G0                          ; Untyped                      ;
; CLK3_COUNTER                  ; G0                          ; Untyped                      ;
; CLK4_COUNTER                  ; G0                          ; Untyped                      ;
; CLK5_COUNTER                  ; G0                          ; Untyped                      ;
; CLK6_COUNTER                  ; E0                          ; Untyped                      ;
; CLK7_COUNTER                  ; E1                          ; Untyped                      ;
; CLK8_COUNTER                  ; E2                          ; Untyped                      ;
; CLK9_COUNTER                  ; E3                          ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                      ;
; M_TIME_DELAY                  ; 0                           ; Untyped                      ;
; N_TIME_DELAY                  ; 0                           ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                      ;
; VCO_POST_SCALE                ; 0                           ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III                 ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                      ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                      ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                      ;
; CBXI_PARAMETER                ; media_pll_altpll            ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                      ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                      ;
; DEVICE_FAMILY                 ; Cyclone III                 ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE               ;
+-------------------------------+-----------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: progmem:m_progmem0|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------+----------------------+
; Parameter Name                     ; Value                               ; Type                 ;
+------------------------------------+-------------------------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped              ;
; OPERATION_MODE                     ; SINGLE_PORT                         ; Untyped              ;
; WIDTH_A                            ; 16                                  ; Signed Integer       ;
; WIDTHAD_A                          ; 13                                  ; Signed Integer       ;
; NUMWORDS_A                         ; 8192                                ; Signed Integer       ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped              ;
; WIDTH_B                            ; 1                                   ; Untyped              ;
; WIDTHAD_B                          ; 1                                   ; Untyped              ;
; NUMWORDS_B                         ; 1                                   ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 2                                   ; Signed Integer       ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped              ;
; BYTE_SIZE                          ; 8                                   ; Signed Integer       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped              ;
; INIT_FILE                          ; ../../firmware/output/omsp_demo.mif ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                              ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                              ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped              ;
; ENABLE_ECC                         ; FALSE                               ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone III                         ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_5bn1                     ; Untyped              ;
+------------------------------------+-------------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datamem:m_datamem0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                      ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 2                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_q2j1      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: openMSP430:m_cpu0 ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; INST_NR        ; 00000000 ; Unsigned Binary                    ;
; TOTAL_NR       ; 00000000 ; Unsigned Binary                    ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: openMSP430:m_cpu0|omsp_clock_module:clock_module_0 ;
+----------------+------------------+-------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                        ;
+----------------+------------------+-------------------------------------------------------------+
; BASE_ADDR      ; 000000001010000  ; Unsigned Binary                                             ;
; DEC_WD         ; 4                ; Signed Integer                                              ;
; BCSCTL1        ; 0111             ; Unsigned Binary                                             ;
; BCSCTL2        ; 1000             ; Unsigned Binary                                             ;
; DEC_SZ         ; 16               ; Signed Integer                                              ;
; BASE_REG       ; 0000000000000001 ; Unsigned Binary                                             ;
; BCSCTL1_D      ; 0000000010000000 ; Unsigned Binary                                             ;
; BCSCTL2_D      ; 0000000100000000 ; Unsigned Binary                                             ;
+----------------+------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: openMSP430:m_cpu0|omsp_frontend:frontend_0 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; I_IRQ_FETCH    ; 000   ; Unsigned Binary                                                ;
; I_IRQ_DONE     ; 001   ; Unsigned Binary                                                ;
; I_DEC          ; 010   ; Unsigned Binary                                                ;
; I_EXT1         ; 011   ; Unsigned Binary                                                ;
; I_EXT2         ; 100   ; Unsigned Binary                                                ;
; I_IDLE         ; 101   ; Unsigned Binary                                                ;
; E_IRQ_0        ; 0010  ; Unsigned Binary                                                ;
; E_IRQ_1        ; 0001  ; Unsigned Binary                                                ;
; E_IRQ_2        ; 0000  ; Unsigned Binary                                                ;
; E_IRQ_3        ; 0011  ; Unsigned Binary                                                ;
; E_IRQ_4        ; 0100  ; Unsigned Binary                                                ;
; E_SRC_AD       ; 0101  ; Unsigned Binary                                                ;
; E_SRC_RD       ; 0110  ; Unsigned Binary                                                ;
; E_SRC_WR       ; 0111  ; Unsigned Binary                                                ;
; E_DST_AD       ; 1000  ; Unsigned Binary                                                ;
; E_DST_RD       ; 1001  ; Unsigned Binary                                                ;
; E_DST_WR       ; 1010  ; Unsigned Binary                                                ;
; E_EXEC         ; 1011  ; Unsigned Binary                                                ;
; E_JUMP         ; 1100  ; Unsigned Binary                                                ;
; E_IDLE         ; 1101  ; Unsigned Binary                                                ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: openMSP430:m_cpu0|omsp_mem_backbone:mem_backbone_0 ;
+----------------+----------------------------------+---------------------------------------------+
; Parameter Name ; Value                            ; Type                                        ;
+----------------+----------------------------------+---------------------------------------------+
; DMEM_END       ; 4608                             ; Signed Integer                              ;
; PMEM_OFFSET    ; 00000000000000001100000000000000 ; Unsigned Binary                             ;
+----------------+----------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: openMSP430:m_cpu0|omsp_sfr:sfr_0 ;
+----------------+------------------+-------------------------------------------+
; Parameter Name ; Value            ; Type                                      ;
+----------------+------------------+-------------------------------------------+
; BASE_ADDR      ; 000000000000000  ; Unsigned Binary                           ;
; DEC_WD         ; 4                ; Signed Integer                            ;
; IE1            ; 0000             ; Unsigned Binary                           ;
; IFG1           ; 0010             ; Unsigned Binary                           ;
; CPU_ID_LO      ; 0100             ; Unsigned Binary                           ;
; CPU_ID_HI      ; 0110             ; Unsigned Binary                           ;
; CPU_NR         ; 1000             ; Unsigned Binary                           ;
; DEC_SZ         ; 16               ; Signed Integer                            ;
; BASE_REG       ; 0000000000000001 ; Unsigned Binary                           ;
; IE1_D          ; 0000000000000001 ; Unsigned Binary                           ;
; IFG1_D         ; 0000000000000100 ; Unsigned Binary                           ;
; CPU_ID_LO_D    ; 0000000000010000 ; Unsigned Binary                           ;
; CPU_ID_HI_D    ; 0000000001000000 ; Unsigned Binary                           ;
; CPU_NR_D       ; 0000000100000000 ; Unsigned Binary                           ;
+----------------+------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: openMSP430:m_cpu0|omsp_dbg:dbg_0 ;
+----------------+---------------------------+----------------------------------+
; Parameter Name ; Value                     ; Type                             ;
+----------------+---------------------------+----------------------------------+
; NR_REG         ; 25                        ; Signed Integer                   ;
; CPU_ID_LO      ; 000000                    ; Unsigned Binary                  ;
; CPU_ID_HI      ; 000001                    ; Unsigned Binary                  ;
; CPU_CTL        ; 000010                    ; Unsigned Binary                  ;
; CPU_STAT       ; 000011                    ; Unsigned Binary                  ;
; MEM_CTL        ; 000100                    ; Unsigned Binary                  ;
; MEM_ADDR       ; 000101                    ; Unsigned Binary                  ;
; MEM_DATA       ; 000110                    ; Unsigned Binary                  ;
; MEM_CNT        ; 000111                    ; Unsigned Binary                  ;
; CPU_NR         ; 011000                    ; Unsigned Binary                  ;
; BASE_D         ; 0000000000000000000000001 ; Unsigned Binary                  ;
; CPU_ID_LO_D    ; 0000000000000000000000001 ; Unsigned Binary                  ;
; CPU_ID_HI_D    ; 0000000000000000000000010 ; Unsigned Binary                  ;
; CPU_CTL_D      ; 0000000000000000000000100 ; Unsigned Binary                  ;
; CPU_STAT_D     ; 0000000000000000000001000 ; Unsigned Binary                  ;
; MEM_CTL_D      ; 0000000000000000000010000 ; Unsigned Binary                  ;
; MEM_ADDR_D     ; 0000000000000000000100000 ; Unsigned Binary                  ;
; MEM_DATA_D     ; 0000000000000000001000000 ; Unsigned Binary                  ;
; MEM_CNT_D      ; 0000000000000000010000000 ; Unsigned Binary                  ;
; CPU_NR_D       ; 1000000000000000000000000 ; Unsigned Binary                  ;
; M_IDLE         ; 00                        ; Unsigned Binary                  ;
; M_SET_BRK      ; 01                        ; Unsigned Binary                  ;
; M_ACCESS_BRK   ; 10                        ; Unsigned Binary                  ;
; M_ACCESS       ; 11                        ; Unsigned Binary                  ;
+----------------+---------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; RX_SYNC        ; 000   ; Unsigned Binary                                                               ;
; RX_CMD         ; 001   ; Unsigned Binary                                                               ;
; RX_DATA1       ; 010   ; Unsigned Binary                                                               ;
; RX_DATA2       ; 011   ; Unsigned Binary                                                               ;
; TX_DATA1       ; 100   ; Unsigned Binary                                                               ;
; TX_DATA2       ; 101   ; Unsigned Binary                                                               ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regs_uart:m_regs_uart0 ;
+----------------+-----------------+----------------------------------+
; Parameter Name ; Value           ; Type                             ;
+----------------+-----------------+----------------------------------+
; BASE_ADDR      ; 000000010100000 ; Unsigned Binary                  ;
; DEC_WD         ; 3               ; Signed Integer                   ;
; CNTRL          ; 000             ; Unsigned Binary                  ;
; PRERH          ; 010             ; Unsigned Binary                  ;
; PRERL          ; 011             ; Unsigned Binary                  ;
; RXDATA         ; 100             ; Unsigned Binary                  ;
; TXDATA         ; 101             ; Unsigned Binary                  ;
; DEC_SZ         ; 8               ; Signed Integer                   ;
; BASE_REG       ; 00000001        ; Unsigned Binary                  ;
; CNTRL_D        ; 00000001        ; Unsigned Binary                  ;
; PRERH_D        ; 00000100        ; Unsigned Binary                  ;
; PRERL_D        ; 00001000        ; Unsigned Binary                  ;
; RXDATA_D       ; 00010000        ; Unsigned Binary                  ;
; TXDATA_D       ; 00100000        ; Unsigned Binary                  ;
+----------------+-----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regs_i2c:m_regs_i2c0 ;
+----------------+-----------------+--------------------------------+
; Parameter Name ; Value           ; Type                           ;
+----------------+-----------------+--------------------------------+
; BASE_ADDR      ; 000000010110000 ; Unsigned Binary                ;
; DEC_WD         ; 3               ; Signed Integer                 ;
; PRERL          ; 000             ; Unsigned Binary                ;
; PRERH          ; 001             ; Unsigned Binary                ;
; CTR            ; 010             ; Unsigned Binary                ;
; RXD            ; 011             ; Unsigned Binary                ;
; SR             ; 100             ; Unsigned Binary                ;
; TXD            ; 101             ; Unsigned Binary                ;
; CR             ; 110             ; Unsigned Binary                ;
; DEC_SZ         ; 8               ; Signed Integer                 ;
; BASE_REG       ; 00000001        ; Unsigned Binary                ;
; PRERL_D        ; 00000001        ; Unsigned Binary                ;
; PRERH_D        ; 00000010        ; Unsigned Binary                ;
; CTR_D          ; 00000100        ; Unsigned Binary                ;
; RXD_D          ; 00001000        ; Unsigned Binary                ;
; SR_D           ; 00010000        ; Unsigned Binary                ;
; TXD_D          ; 00100000        ; Unsigned Binary                ;
; CR_D           ; 01000000        ; Unsigned Binary                ;
+----------------+-----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regs_gpio:m_regs_gpio0 ;
+----------------+-----------------+----------------------------------+
; Parameter Name ; Value           ; Type                             ;
+----------------+-----------------+----------------------------------+
; BASE_ADDR      ; 000000010010000 ; Unsigned Binary                  ;
; DEC_WD         ; 2               ; Signed Integer                   ;
; PORT0          ; 00              ; Unsigned Binary                  ;
; PORT0_DIR      ; 01              ; Unsigned Binary                  ;
; PORT1          ; 10              ; Unsigned Binary                  ;
; PORT1_DIR      ; 11              ; Unsigned Binary                  ;
; DEC_SZ         ; 4               ; Signed Integer                   ;
; BASE_REG       ; 0001            ; Unsigned Binary                  ;
; PORT0_D        ; 0001            ; Unsigned Binary                  ;
; PORT0_DIR_D    ; 0010            ; Unsigned Binary                  ;
; PORT1_D        ; 0100            ; Unsigned Binary                  ;
; PORT1_DIR_D    ; 1000            ; Unsigned Binary                  ;
+----------------+-----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master_byte_ctrl:m_i2c_master0 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; ST_IDLE        ; 00000 ; Unsigned Binary                                        ;
; ST_START       ; 00001 ; Unsigned Binary                                        ;
; ST_READ        ; 00010 ; Unsigned Binary                                        ;
; ST_WRITE       ; 00100 ; Unsigned Binary                                        ;
; ST_ACK         ; 01000 ; Unsigned Binary                                        ;
; ST_STOP        ; 10000 ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller ;
+----------------+--------------------+------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                         ;
+----------------+--------------------+------------------------------------------------------------------------------+
; idle           ; 000000000000000000 ; Unsigned Binary                                                              ;
; start_a        ; 000000000000000001 ; Unsigned Binary                                                              ;
; start_b        ; 000000000000000010 ; Unsigned Binary                                                              ;
; start_c        ; 000000000000000100 ; Unsigned Binary                                                              ;
; start_d        ; 000000000000001000 ; Unsigned Binary                                                              ;
; start_e        ; 000000000000010000 ; Unsigned Binary                                                              ;
; stop_a         ; 000000000000100000 ; Unsigned Binary                                                              ;
; stop_b         ; 000000000001000000 ; Unsigned Binary                                                              ;
; stop_c         ; 000000000010000000 ; Unsigned Binary                                                              ;
; stop_d         ; 000000000100000000 ; Unsigned Binary                                                              ;
; rd_a           ; 000000001000000000 ; Unsigned Binary                                                              ;
; rd_b           ; 000000010000000000 ; Unsigned Binary                                                              ;
; rd_c           ; 000000100000000000 ; Unsigned Binary                                                              ;
; rd_d           ; 000001000000000000 ; Unsigned Binary                                                              ;
; wr_a           ; 000010000000000000 ; Unsigned Binary                                                              ;
; wr_b           ; 000100000000000000 ; Unsigned Binary                                                              ;
; wr_c           ; 001000000000000000 ; Unsigned Binary                                                              ;
; wr_d           ; 010000000000000000 ; Unsigned Binary                                                              ;
+----------------+--------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                  ;
+-------------------------------+-----------------------------------------------+
; Name                          ; Value                                         ;
+-------------------------------+-----------------------------------------------+
; Number of entity instances    ; 1                                             ;
; Entity Instance               ; media_pll:m_mediapll0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                        ;
;     -- PLL_TYPE               ; AUTO                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                             ;
+-------------------------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 2                                                  ;
; Entity Instance                           ; progmem:m_progmem0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                        ;
;     -- WIDTH_A                            ; 16                                                 ;
;     -- NUMWORDS_A                         ; 8192                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; datamem:m_datamem0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                        ;
;     -- WIDTH_A                            ; 16                                                 ;
;     -- NUMWORDS_A                         ; 2048                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "uart_tmct_top:m_uart0"            ;
+-----------------+--------+----------+------------------------+
; Port            ; Type   ; Severity ; Details                ;
+-----------------+--------+----------+------------------------+
; o_debug_rxclken ; Output ; Info     ; Explicitly unconnected ;
; o_debug_txclken ; Output ; Info     ; Explicitly unconnected ;
+-----------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "openMSP430:m_cpu0|omsp_sfr:sfr_0"                                                            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; wdtie         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wdtifg_sw_clr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wdtifg_sw_set ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wdtifg        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wdtnmies      ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "openMSP430:m_cpu0|omsp_frontend:frontend_0"                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; mab[0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wdt_irq  ; Input  ; Info     ; Stuck at GND                                                                        ;
; wdt_wkup ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "openMSP430:m_cpu0|omsp_clock_module:clock_module_0"                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; por       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wdt_reset ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "openMSP430:m_cpu0"                  ;
+-------------------+--------+----------+------------------------+
; Port              ; Type   ; Severity ; Details                ;
+-------------------+--------+----------+------------------------+
; aclk              ; Output ; Info     ; Explicitly unconnected ;
; aclk_en           ; Output ; Info     ; Explicitly unconnected ;
; dbg_i2c_sda_out   ; Output ; Info     ; Explicitly unconnected ;
; dco_enable        ; Output ; Info     ; Explicitly unconnected ;
; dco_wkup          ; Output ; Info     ; Explicitly unconnected ;
; irq_acc           ; Output ; Info     ; Explicitly unconnected ;
; lfxt_enable       ; Output ; Info     ; Explicitly unconnected ;
; lfxt_wkup         ; Output ; Info     ; Explicitly unconnected ;
; dma_dout          ; Output ; Info     ; Explicitly unconnected ;
; dma_ready         ; Output ; Info     ; Explicitly unconnected ;
; dma_resp          ; Output ; Info     ; Explicitly unconnected ;
; smclk             ; Output ; Info     ; Explicitly unconnected ;
; smclk_en          ; Output ; Info     ; Explicitly unconnected ;
; cpu_en            ; Input  ; Info     ; Stuck at VCC           ;
; dbg_en            ; Input  ; Info     ; Stuck at VCC           ;
; dbg_i2c_addr      ; Input  ; Info     ; Stuck at GND           ;
; dbg_i2c_broadcast ; Input  ; Info     ; Stuck at GND           ;
; dbg_i2c_scl       ; Input  ; Info     ; Stuck at VCC           ;
; dbg_i2c_sda_in    ; Input  ; Info     ; Stuck at VCC           ;
; irq[13..2]        ; Input  ; Info     ; Stuck at GND           ;
; lfxt_clk          ; Input  ; Info     ; Stuck at GND           ;
; dma_addr          ; Input  ; Info     ; Stuck at GND           ;
; dma_din           ; Input  ; Info     ; Stuck at GND           ;
; dma_en            ; Input  ; Info     ; Stuck at GND           ;
; dma_priority      ; Input  ; Info     ; Stuck at GND           ;
; dma_we            ; Input  ; Info     ; Stuck at GND           ;
; dma_wkup          ; Input  ; Info     ; Stuck at GND           ;
; nmi               ; Input  ; Info     ; Stuck at GND           ;
; scan_enable       ; Input  ; Info     ; Stuck at GND           ;
; scan_mode         ; Input  ; Info     ; Stuck at GND           ;
; wkup              ; Input  ; Info     ; Stuck at GND           ;
+-------------------+--------+----------+------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri Aug 19 12:15:05 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off omsp430_demo_tmct -c omsp430_demo_tmct
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file rtl/omsp430_demo_top.v
    Info (12023): Found entity 1: omsp430_demo_top
Info (12021): Found 1 design units, including 1 entities, in source file ip/datamem/datamem.v
    Info (12023): Found entity 1: datamem
Info (12021): Found 1 design units, including 1 entities, in source file ip/progmem/progmem.v
    Info (12023): Found entity 1: progmem
Info (12021): Found 1 design units, including 1 entities, in source file ip/pll/media_pll.v
    Info (12023): Found entity 1: media_pll
Info (12021): Found 0 design units, including 0 entities, in source file rtl/openmsp430_defines.v
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/openmsp430.v
    Info (12023): Found entity 1: openMSP430
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_watchdog.v
    Info (12023): Found entity 1: omsp_watchdog
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_wakeup_cell.v
    Info (12023): Found entity 1: omsp_wakeup_cell
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_sync_reset.v
    Info (12023): Found entity 1: omsp_sync_reset
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_sync_cell.v
    Info (12023): Found entity 1: omsp_sync_cell
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_sfr.v
    Info (12023): Found entity 1: omsp_sfr
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_scan_mux.v
    Info (12023): Found entity 1: omsp_scan_mux
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_register_file.v
    Info (12023): Found entity 1: omsp_register_file
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_multiplier.v
    Info (12023): Found entity 1: omsp_multiplier
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_mem_backbone.v
    Info (12023): Found entity 1: omsp_mem_backbone
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../rtl/omsp430/omsp_frontend.v(270)
Warning (10335): Unrecognized synthesis attribute "off" at ../../rtl/omsp430/omsp_frontend.v(270)
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../rtl/omsp430/omsp_frontend.v(272)
Warning (10335): Unrecognized synthesis attribute "on" at ../../rtl/omsp430/omsp_frontend.v(272)
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../rtl/omsp430/omsp_frontend.v(907)
Warning (10335): Unrecognized synthesis attribute "off" at ../../rtl/omsp430/omsp_frontend.v(907)
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../rtl/omsp430/omsp_frontend.v(909)
Warning (10335): Unrecognized synthesis attribute "on" at ../../rtl/omsp430/omsp_frontend.v(909)
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_frontend.v
    Info (12023): Found entity 1: omsp_frontend
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_execution_unit.v
    Info (12023): Found entity 1: omsp_execution_unit
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../rtl/omsp430/omsp_dbg_uart.v(178)
Warning (10335): Unrecognized synthesis attribute "off" at ../../rtl/omsp430/omsp_dbg_uart.v(178)
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../rtl/omsp430/omsp_dbg_uart.v(180)
Warning (10335): Unrecognized synthesis attribute "on" at ../../rtl/omsp430/omsp_dbg_uart.v(180)
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_dbg_uart.v
    Info (12023): Found entity 1: omsp_dbg_uart
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../rtl/omsp430/omsp_dbg_i2c.v(267)
Warning (10335): Unrecognized synthesis attribute "off" at ../../rtl/omsp430/omsp_dbg_i2c.v(267)
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../rtl/omsp430/omsp_dbg_i2c.v(269)
Warning (10335): Unrecognized synthesis attribute "on" at ../../rtl/omsp430/omsp_dbg_i2c.v(269)
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../rtl/omsp430/omsp_dbg_i2c.v(388)
Warning (10335): Unrecognized synthesis attribute "off" at ../../rtl/omsp430/omsp_dbg_i2c.v(388)
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../rtl/omsp430/omsp_dbg_i2c.v(390)
Warning (10335): Unrecognized synthesis attribute "on" at ../../rtl/omsp430/omsp_dbg_i2c.v(390)
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_dbg_i2c.v
    Info (12023): Found entity 1: omsp_dbg_i2c
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_dbg_hwbrk.v
    Info (12023): Found entity 1: omsp_dbg_hwbrk
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../rtl/omsp430/omsp_dbg.v(275)
Warning (10335): Unrecognized synthesis attribute "off" at ../../rtl/omsp430/omsp_dbg.v(275)
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../rtl/omsp430/omsp_dbg.v(277)
Warning (10335): Unrecognized synthesis attribute "on" at ../../rtl/omsp430/omsp_dbg.v(277)
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../rtl/omsp430/omsp_dbg.v(753)
Warning (10335): Unrecognized synthesis attribute "off" at ../../rtl/omsp430/omsp_dbg.v(753)
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../rtl/omsp430/omsp_dbg.v(755)
Warning (10335): Unrecognized synthesis attribute "on" at ../../rtl/omsp430/omsp_dbg.v(755)
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_dbg.v
    Info (12023): Found entity 1: omsp_dbg
Warning (10335): Unrecognized synthesis attribute "won" at ../../rtl/omsp430/omsp_clock_mux.v(183)
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_clock_mux.v
    Info (12023): Found entity 1: omsp_clock_mux
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_clock_module.v
    Info (12023): Found entity 1: omsp_clock_module
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_clock_gate.v
    Info (12023): Found entity 1: omsp_clock_gate
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_and_gate.v
    Info (12023): Found entity 1: omsp_and_gate
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_alu.v
    Info (12023): Found entity 1: omsp_alu
Info (12021): Found 0 design units, including 0 entities, in source file /omsp430_demo_tmct/rtl/omsp430/openmsp430_undefines.v
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430_periph_regs/regs_uart.v
    Info (12023): Found entity 1: regs_uart
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430_periph_regs/regs_i2c.v
    Info (12023): Found entity 1: regs_i2c
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430_periph_regs/basic_gpio.v
    Info (12023): Found entity 1: regs_gpio
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/basic_uart_tmct/uart_tmct_top.sv
    Info (12023): Found entity 1: uart_tmct_top
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/basic_uart_tmct/uart_brgene.sv
    Info (12023): Found entity 1: uart_brgene
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/basic_uart_tmct/uart_tx.sv
    Info (12023): Found entity 1: uart_tx
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/basic_uart_tmct/uart_rx.sv
    Info (12023): Found entity 1: uart_rx
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/i2c_master/i2c_master_top.v
    Info (12023): Found entity 1: i2c_master_top
Info (12021): Found 0 design units, including 0 entities, in source file /omsp430_demo_tmct/rtl/i2c_master/timescale.v
Info (12021): Found 0 design units, including 0 entities, in source file /omsp430_demo_tmct/rtl/i2c_master/i2c_master_defines.v
Warning (10335): Unrecognized synthesis attribute "enum_state" at ../../rtl/i2c_master/i2c_master_byte_ctrl.v(199)
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/i2c_master/i2c_master_byte_ctrl.v
    Info (12023): Found entity 1: i2c_master_byte_ctrl
Warning (10335): Unrecognized synthesis attribute "enum_state" at ../../rtl/i2c_master/i2c_master_bit_ctrl.v(185)
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/i2c_master/i2c_master_bit_ctrl.v
    Info (12023): Found entity 1: i2c_master_bit_ctrl
Info (12127): Elaborating entity "omsp430_demo_top" for the top level hierarchy
Info (12128): Elaborating entity "media_pll" for hierarchy "media_pll:m_mediapll0"
Info (12128): Elaborating entity "altpll" for hierarchy "media_pll:m_mediapll0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "media_pll:m_mediapll0|altpll:altpll_component"
Info (12133): Instantiated megafunction "media_pll:m_mediapll0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=media_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/media_pll_altpll.v
    Info (12023): Found entity 1: media_pll_altpll
Info (12128): Elaborating entity "media_pll_altpll" for hierarchy "media_pll:m_mediapll0|altpll:altpll_component|media_pll_altpll:auto_generated"
Info (12128): Elaborating entity "progmem" for hierarchy "progmem:m_progmem0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "progmem:m_progmem0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "progmem:m_progmem0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "progmem:m_progmem0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../firmware/output/omsp_demo.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5bn1.tdf
    Info (12023): Found entity 1: altsyncram_5bn1
Info (12128): Elaborating entity "altsyncram_5bn1" for hierarchy "progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated"
Info (12128): Elaborating entity "datamem" for hierarchy "datamem:m_datamem0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "datamem:m_datamem0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "datamem:m_datamem0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "datamem:m_datamem0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q2j1.tdf
    Info (12023): Found entity 1: altsyncram_q2j1
Info (12128): Elaborating entity "altsyncram_q2j1" for hierarchy "datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated"
Info (12128): Elaborating entity "openMSP430" for hierarchy "openMSP430:m_cpu0"
Warning (10036): Verilog HDL or VHDL warning at openMSP430.v(478): object "UNUSED_fe_mab_0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at openMSP430.v(552): object "UNUSED_por" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at openMSP430.v(553): object "UNUSED_wdtie" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at openMSP430.v(554): object "UNUSED_wdtifg_sw_clr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at openMSP430.v(555): object "UNUSED_wdtifg_sw_set" assigned a value but never read
Info (12128): Elaborating entity "omsp_clock_module" for hierarchy "openMSP430:m_cpu0|omsp_clock_module:clock_module_0"
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(164): object "nodiv_smclk" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(378): object "UNUSED_cpuoff" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(379): object "UNUSED_mclk_enable" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(380): object "UNUSED_mclk_dma_wkup" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(508): object "UNUSED_scg0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(509): object "UNUSED_cpu_en_wkup1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(681): object "cpu_en_aux_s" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(724): object "cpuoff_and_mclk_dma_wkup_s" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(725): object "mclk_wkup_s" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(747): object "UNUSED_mclk_wkup" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(779): object "mclk_div_en" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(780): object "mclk_dma_div_en" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(960): object "UNUSED_scan_enable" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(961): object "UNUSED_scan_mode" assigned a value but never read
Info (12128): Elaborating entity "omsp_sync_cell" for hierarchy "openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk"
Info (12128): Elaborating entity "omsp_sync_reset" for hierarchy "openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por"
Info (12128): Elaborating entity "omsp_frontend" for hierarchy "openMSP430:m_cpu0|omsp_frontend:frontend_0"
Warning (10036): Verilog HDL or VHDL warning at omsp_frontend.v(314): object "UNUSED_scan_enable" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_frontend.v(390): object "UNUSED_dma_en" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_frontend.v(391): object "UNUSED_wkup" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_frontend.v(392): object "UNUSED_wdt_wkup" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_frontend.v(393): object "UNUSED_nmi_wkup" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_frontend.v(394): object "UNUSED_dma_wkup" assigned a value but never read
Info (12128): Elaborating entity "omsp_execution_unit" for hierarchy "openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0"
Warning (10036): Verilog HDL or VHDL warning at omsp_execution_unit.v(419): object "UNUSED_inst_ad_idx" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_execution_unit.v(420): object "UNUSED_inst_ad_indir" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_execution_unit.v(421): object "UNUSED_inst_ad_indir_i" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_execution_unit.v(422): object "UNUSED_inst_ad_symb" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_execution_unit.v(423): object "UNUSED_inst_ad_imm" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_execution_unit.v(424): object "UNUSED_inst_ad_const" assigned a value but never read
Info (12128): Elaborating entity "omsp_register_file" for hierarchy "openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0"
Warning (10036): Verilog HDL or VHDL warning at omsp_register_file.v(158): object "UNUSED_scan_enable" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_register_file.v(172): object "UNUSED_reg_sp_val_0" assigned a value but never read
Info (12128): Elaborating entity "omsp_alu" for hierarchy "openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0"
Warning (10036): Verilog HDL or VHDL warning at omsp_alu.v(254): object "UNUSED_inst_so_rra" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_alu.v(255): object "UNUSED_inst_so_push" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_alu.v(256): object "UNUSED_inst_so_call" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_alu.v(257): object "UNUSED_inst_so_reti" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_alu.v(258): object "UNUSED_inst_jmp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_alu.v(259): object "UNUSED_inst_alu" assigned a value but never read
Info (12128): Elaborating entity "omsp_mem_backbone" for hierarchy "openMSP430:m_cpu0|omsp_mem_backbone:mem_backbone_0"
Warning (10036): Verilog HDL or VHDL warning at omsp_mem_backbone.v(213): object "UNUSED_dma_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_mem_backbone.v(214): object "UNUSED_dma_din" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_mem_backbone.v(215): object "UNUSED_dma_en" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_mem_backbone.v(216): object "UNUSED_dma_priority" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_mem_backbone.v(217): object "UNUSED_dma_we" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_mem_backbone.v(331): object "UNUSED_scan_enable" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at omsp_mem_backbone.v(230): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at omsp_mem_backbone.v(239): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at omsp_mem_backbone.v(258): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at omsp_mem_backbone.v(263): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at omsp_mem_backbone.v(268): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "omsp_sfr" for hierarchy "openMSP430:m_cpu0|omsp_sfr:sfr_0"
Warning (10036): Verilog HDL or VHDL warning at omsp_sfr.v(167): object "ie1_wr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_sfr.v(168): object "ie1_nxt" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_sfr.v(196): object "ifg1_wr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_sfr.v(197): object "ifg1_nxt" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_sfr.v(367): object "UNUSED_scan_mode" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_sfr.v(368): object "UNUSED_nmi" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_sfr.v(369): object "UNUSED_nmi_acc" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_sfr.v(370): object "UNUSED_wdtnmies" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_sfr.v(374): object "UNUSED_per_din_15_8" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at omsp_sfr.v(240): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at omsp_sfr.v(246): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at omsp_sfr.v(247): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "omsp_dbg" for hierarchy "openMSP430:m_cpu0|omsp_dbg:dbg_0"
Warning (10036): Verilog HDL or VHDL warning at omsp_dbg.v(493): object "UNUSED_eu_mab" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_dbg.v(494): object "UNUSED_eu_mb_en" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_dbg.v(495): object "UNUSED_eu_mb_wr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_dbg.v(496): object "UNUSED_pc" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_dbg.v(865): object "UNUSED_dbg_i2c_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_dbg.v(866): object "UNUSED_dbg_i2c_broadcast" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_dbg.v(867): object "UNUSED_dbg_i2c_scl" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_dbg.v(868): object "UNUSED_dbg_i2c_sda_in" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at omsp_dbg.v(869): object "UNUSED_dbg_rd_rdy" assigned a value but never read
Info (12128): Elaborating entity "omsp_dbg_uart" for hierarchy "openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0"
Info (12128): Elaborating entity "regs_uart" for hierarchy "regs_uart:m_regs_uart0"
Info (12128): Elaborating entity "regs_i2c" for hierarchy "regs_i2c:m_regs_i2c0"
Info (12128): Elaborating entity "regs_gpio" for hierarchy "regs_gpio:m_regs_gpio0"
Info (12128): Elaborating entity "uart_tmct_top" for hierarchy "uart_tmct_top:m_uart0"
Info (12128): Elaborating entity "uart_brgene" for hierarchy "uart_tmct_top:m_uart0|uart_brgene:uart_brgene0"
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_tmct_top:m_uart0|uart_rx:uart_rx0"
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tmct_top:m_uart0|uart_tx:uart_tx0"
Info (12128): Elaborating entity "i2c_master_byte_ctrl" for hierarchy "i2c_master_byte_ctrl:m_i2c_master0"
Info (12128): Elaborating entity "i2c_master_bit_ctrl" for hierarchy "i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller"
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(257): truncated value with size 16 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(258): truncated value with size 32 to match size of target (14)
Warning (10766): Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(410): ignoring full_case attribute on case statement with explicit default case item
Info (10264): Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(410): all case item expressions in this case statement are onehot
Warning (10208): Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(406): honored full_case synthesis attribute - differences between design synthesis and simulation may occur
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/omsp430_demo_tmct/board/terasic_de0/output_files/omsp430_demo_tmct.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2740 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 4 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 2679 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 107 warnings
    Info: Peak virtual memory: 4657 megabytes
    Info: Processing ended: Fri Aug 19 12:15:13 2022
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/omsp430_demo_tmct/board/terasic_de0/output_files/omsp430_demo_tmct.map.smsg.


