
stm32l4_probe.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013c64  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001cdc  08013df8  08013df8  00023df8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015ad4  08015ad4  00030434  2**0
                  CONTENTS
  4 .ARM          00000008  08015ad4  08015ad4  00025ad4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015adc  08015adc  00030434  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015adc  08015adc  00025adc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08015ae0  08015ae0  00025ae0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000434  20000000  08015ae4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000355c  20000438  08015f18  00030438  2**3
                  ALLOC
 10 ._user_heap_stack 00001004  20003994  08015f18  00033994  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030434  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002077a  00000000  00000000  00030464  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003e16  00000000  00000000  00050bde  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001bb0  00000000  00000000  000549f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001aa0  00000000  00000000  000565a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002bb05  00000000  00000000  00058048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021569  00000000  00000000  00083b4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00102b94  00000000  00000000  000a50b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001a7c4a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008c1c  00000000  00000000  001a7c9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000438 	.word	0x20000438
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08013ddc 	.word	0x08013ddc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000043c 	.word	0x2000043c
 80001cc:	08013ddc 	.word	0x08013ddc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_ldivmod>:
 8000c88:	b97b      	cbnz	r3, 8000caa <__aeabi_ldivmod+0x22>
 8000c8a:	b972      	cbnz	r2, 8000caa <__aeabi_ldivmod+0x22>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bfbe      	ittt	lt
 8000c90:	2000      	movlt	r0, #0
 8000c92:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c96:	e006      	blt.n	8000ca6 <__aeabi_ldivmod+0x1e>
 8000c98:	bf08      	it	eq
 8000c9a:	2800      	cmpeq	r0, #0
 8000c9c:	bf1c      	itt	ne
 8000c9e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000ca2:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000ca6:	f000 b9f5 	b.w	8001094 <__aeabi_idiv0>
 8000caa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb2:	2900      	cmp	r1, #0
 8000cb4:	db09      	blt.n	8000cca <__aeabi_ldivmod+0x42>
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	db1a      	blt.n	8000cf0 <__aeabi_ldivmod+0x68>
 8000cba:	f000 f883 	bl	8000dc4 <__udivmoddi4>
 8000cbe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc6:	b004      	add	sp, #16
 8000cc8:	4770      	bx	lr
 8000cca:	4240      	negs	r0, r0
 8000ccc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	db1b      	blt.n	8000d0c <__aeabi_ldivmod+0x84>
 8000cd4:	f000 f876 	bl	8000dc4 <__udivmoddi4>
 8000cd8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cdc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce0:	b004      	add	sp, #16
 8000ce2:	4240      	negs	r0, r0
 8000ce4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce8:	4252      	negs	r2, r2
 8000cea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cee:	4770      	bx	lr
 8000cf0:	4252      	negs	r2, r2
 8000cf2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cf6:	f000 f865 	bl	8000dc4 <__udivmoddi4>
 8000cfa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cfe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d02:	b004      	add	sp, #16
 8000d04:	4240      	negs	r0, r0
 8000d06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d0a:	4770      	bx	lr
 8000d0c:	4252      	negs	r2, r2
 8000d0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d12:	f000 f857 	bl	8000dc4 <__udivmoddi4>
 8000d16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d1e:	b004      	add	sp, #16
 8000d20:	4252      	negs	r2, r2
 8000d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d26:	4770      	bx	lr

08000d28 <__aeabi_uldivmod>:
 8000d28:	b953      	cbnz	r3, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2a:	b94a      	cbnz	r2, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2c:	2900      	cmp	r1, #0
 8000d2e:	bf08      	it	eq
 8000d30:	2800      	cmpeq	r0, #0
 8000d32:	bf1c      	itt	ne
 8000d34:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000d38:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000d3c:	f000 b9aa 	b.w	8001094 <__aeabi_idiv0>
 8000d40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d48:	f000 f83c 	bl	8000dc4 <__udivmoddi4>
 8000d4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d54:	b004      	add	sp, #16
 8000d56:	4770      	bx	lr

08000d58 <__aeabi_d2lz>:
 8000d58:	b538      	push	{r3, r4, r5, lr}
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	4604      	mov	r4, r0
 8000d60:	460d      	mov	r5, r1
 8000d62:	f7ff febb 	bl	8000adc <__aeabi_dcmplt>
 8000d66:	b928      	cbnz	r0, 8000d74 <__aeabi_d2lz+0x1c>
 8000d68:	4620      	mov	r0, r4
 8000d6a:	4629      	mov	r1, r5
 8000d6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d70:	f000 b80a 	b.w	8000d88 <__aeabi_d2ulz>
 8000d74:	4620      	mov	r0, r4
 8000d76:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d7a:	f000 f805 	bl	8000d88 <__aeabi_d2ulz>
 8000d7e:	4240      	negs	r0, r0
 8000d80:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d84:	bd38      	pop	{r3, r4, r5, pc}
 8000d86:	bf00      	nop

08000d88 <__aeabi_d2ulz>:
 8000d88:	b5d0      	push	{r4, r6, r7, lr}
 8000d8a:	4b0c      	ldr	r3, [pc, #48]	; (8000dbc <__aeabi_d2ulz+0x34>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	4606      	mov	r6, r0
 8000d90:	460f      	mov	r7, r1
 8000d92:	f7ff fc31 	bl	80005f8 <__aeabi_dmul>
 8000d96:	f7ff ff07 	bl	8000ba8 <__aeabi_d2uiz>
 8000d9a:	4604      	mov	r4, r0
 8000d9c:	f7ff fbb2 	bl	8000504 <__aeabi_ui2d>
 8000da0:	4b07      	ldr	r3, [pc, #28]	; (8000dc0 <__aeabi_d2ulz+0x38>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	f7ff fc28 	bl	80005f8 <__aeabi_dmul>
 8000da8:	4602      	mov	r2, r0
 8000daa:	460b      	mov	r3, r1
 8000dac:	4630      	mov	r0, r6
 8000dae:	4639      	mov	r1, r7
 8000db0:	f7ff fa6a 	bl	8000288 <__aeabi_dsub>
 8000db4:	f7ff fef8 	bl	8000ba8 <__aeabi_d2uiz>
 8000db8:	4621      	mov	r1, r4
 8000dba:	bdd0      	pop	{r4, r6, r7, pc}
 8000dbc:	3df00000 	.word	0x3df00000
 8000dc0:	41f00000 	.word	0x41f00000

08000dc4 <__udivmoddi4>:
 8000dc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000dc8:	9d08      	ldr	r5, [sp, #32]
 8000dca:	4604      	mov	r4, r0
 8000dcc:	468e      	mov	lr, r1
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d14d      	bne.n	8000e6e <__udivmoddi4+0xaa>
 8000dd2:	428a      	cmp	r2, r1
 8000dd4:	4694      	mov	ip, r2
 8000dd6:	d969      	bls.n	8000eac <__udivmoddi4+0xe8>
 8000dd8:	fab2 f282 	clz	r2, r2
 8000ddc:	b152      	cbz	r2, 8000df4 <__udivmoddi4+0x30>
 8000dde:	fa01 f302 	lsl.w	r3, r1, r2
 8000de2:	f1c2 0120 	rsb	r1, r2, #32
 8000de6:	fa20 f101 	lsr.w	r1, r0, r1
 8000dea:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dee:	ea41 0e03 	orr.w	lr, r1, r3
 8000df2:	4094      	lsls	r4, r2
 8000df4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df8:	0c21      	lsrs	r1, r4, #16
 8000dfa:	fbbe f6f8 	udiv	r6, lr, r8
 8000dfe:	fa1f f78c 	uxth.w	r7, ip
 8000e02:	fb08 e316 	mls	r3, r8, r6, lr
 8000e06:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000e0a:	fb06 f107 	mul.w	r1, r6, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d90a      	bls.n	8000e28 <__udivmoddi4+0x64>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000e1a:	f080 811f 	bcs.w	800105c <__udivmoddi4+0x298>
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	f240 811c 	bls.w	800105c <__udivmoddi4+0x298>
 8000e24:	3e02      	subs	r6, #2
 8000e26:	4463      	add	r3, ip
 8000e28:	1a5b      	subs	r3, r3, r1
 8000e2a:	b2a4      	uxth	r4, r4
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3310 	mls	r3, r8, r0, r3
 8000e34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e38:	fb00 f707 	mul.w	r7, r0, r7
 8000e3c:	42a7      	cmp	r7, r4
 8000e3e:	d90a      	bls.n	8000e56 <__udivmoddi4+0x92>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e48:	f080 810a 	bcs.w	8001060 <__udivmoddi4+0x29c>
 8000e4c:	42a7      	cmp	r7, r4
 8000e4e:	f240 8107 	bls.w	8001060 <__udivmoddi4+0x29c>
 8000e52:	4464      	add	r4, ip
 8000e54:	3802      	subs	r0, #2
 8000e56:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e5a:	1be4      	subs	r4, r4, r7
 8000e5c:	2600      	movs	r6, #0
 8000e5e:	b11d      	cbz	r5, 8000e68 <__udivmoddi4+0xa4>
 8000e60:	40d4      	lsrs	r4, r2
 8000e62:	2300      	movs	r3, #0
 8000e64:	e9c5 4300 	strd	r4, r3, [r5]
 8000e68:	4631      	mov	r1, r6
 8000e6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e6e:	428b      	cmp	r3, r1
 8000e70:	d909      	bls.n	8000e86 <__udivmoddi4+0xc2>
 8000e72:	2d00      	cmp	r5, #0
 8000e74:	f000 80ef 	beq.w	8001056 <__udivmoddi4+0x292>
 8000e78:	2600      	movs	r6, #0
 8000e7a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e7e:	4630      	mov	r0, r6
 8000e80:	4631      	mov	r1, r6
 8000e82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e86:	fab3 f683 	clz	r6, r3
 8000e8a:	2e00      	cmp	r6, #0
 8000e8c:	d14a      	bne.n	8000f24 <__udivmoddi4+0x160>
 8000e8e:	428b      	cmp	r3, r1
 8000e90:	d302      	bcc.n	8000e98 <__udivmoddi4+0xd4>
 8000e92:	4282      	cmp	r2, r0
 8000e94:	f200 80f9 	bhi.w	800108a <__udivmoddi4+0x2c6>
 8000e98:	1a84      	subs	r4, r0, r2
 8000e9a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e9e:	2001      	movs	r0, #1
 8000ea0:	469e      	mov	lr, r3
 8000ea2:	2d00      	cmp	r5, #0
 8000ea4:	d0e0      	beq.n	8000e68 <__udivmoddi4+0xa4>
 8000ea6:	e9c5 4e00 	strd	r4, lr, [r5]
 8000eaa:	e7dd      	b.n	8000e68 <__udivmoddi4+0xa4>
 8000eac:	b902      	cbnz	r2, 8000eb0 <__udivmoddi4+0xec>
 8000eae:	deff      	udf	#255	; 0xff
 8000eb0:	fab2 f282 	clz	r2, r2
 8000eb4:	2a00      	cmp	r2, #0
 8000eb6:	f040 8092 	bne.w	8000fde <__udivmoddi4+0x21a>
 8000eba:	eba1 010c 	sub.w	r1, r1, ip
 8000ebe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ec2:	fa1f fe8c 	uxth.w	lr, ip
 8000ec6:	2601      	movs	r6, #1
 8000ec8:	0c20      	lsrs	r0, r4, #16
 8000eca:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ece:	fb07 1113 	mls	r1, r7, r3, r1
 8000ed2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ed6:	fb0e f003 	mul.w	r0, lr, r3
 8000eda:	4288      	cmp	r0, r1
 8000edc:	d908      	bls.n	8000ef0 <__udivmoddi4+0x12c>
 8000ede:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee2:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000ee6:	d202      	bcs.n	8000eee <__udivmoddi4+0x12a>
 8000ee8:	4288      	cmp	r0, r1
 8000eea:	f200 80cb 	bhi.w	8001084 <__udivmoddi4+0x2c0>
 8000eee:	4643      	mov	r3, r8
 8000ef0:	1a09      	subs	r1, r1, r0
 8000ef2:	b2a4      	uxth	r4, r4
 8000ef4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ef8:	fb07 1110 	mls	r1, r7, r0, r1
 8000efc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000f00:	fb0e fe00 	mul.w	lr, lr, r0
 8000f04:	45a6      	cmp	lr, r4
 8000f06:	d908      	bls.n	8000f1a <__udivmoddi4+0x156>
 8000f08:	eb1c 0404 	adds.w	r4, ip, r4
 8000f0c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000f10:	d202      	bcs.n	8000f18 <__udivmoddi4+0x154>
 8000f12:	45a6      	cmp	lr, r4
 8000f14:	f200 80bb 	bhi.w	800108e <__udivmoddi4+0x2ca>
 8000f18:	4608      	mov	r0, r1
 8000f1a:	eba4 040e 	sub.w	r4, r4, lr
 8000f1e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000f22:	e79c      	b.n	8000e5e <__udivmoddi4+0x9a>
 8000f24:	f1c6 0720 	rsb	r7, r6, #32
 8000f28:	40b3      	lsls	r3, r6
 8000f2a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f2e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f32:	fa20 f407 	lsr.w	r4, r0, r7
 8000f36:	fa01 f306 	lsl.w	r3, r1, r6
 8000f3a:	431c      	orrs	r4, r3
 8000f3c:	40f9      	lsrs	r1, r7
 8000f3e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f42:	fa00 f306 	lsl.w	r3, r0, r6
 8000f46:	fbb1 f8f9 	udiv	r8, r1, r9
 8000f4a:	0c20      	lsrs	r0, r4, #16
 8000f4c:	fa1f fe8c 	uxth.w	lr, ip
 8000f50:	fb09 1118 	mls	r1, r9, r8, r1
 8000f54:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f58:	fb08 f00e 	mul.w	r0, r8, lr
 8000f5c:	4288      	cmp	r0, r1
 8000f5e:	fa02 f206 	lsl.w	r2, r2, r6
 8000f62:	d90b      	bls.n	8000f7c <__udivmoddi4+0x1b8>
 8000f64:	eb1c 0101 	adds.w	r1, ip, r1
 8000f68:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000f6c:	f080 8088 	bcs.w	8001080 <__udivmoddi4+0x2bc>
 8000f70:	4288      	cmp	r0, r1
 8000f72:	f240 8085 	bls.w	8001080 <__udivmoddi4+0x2bc>
 8000f76:	f1a8 0802 	sub.w	r8, r8, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	1a09      	subs	r1, r1, r0
 8000f7e:	b2a4      	uxth	r4, r4
 8000f80:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f84:	fb09 1110 	mls	r1, r9, r0, r1
 8000f88:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f8c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f90:	458e      	cmp	lr, r1
 8000f92:	d908      	bls.n	8000fa6 <__udivmoddi4+0x1e2>
 8000f94:	eb1c 0101 	adds.w	r1, ip, r1
 8000f98:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000f9c:	d26c      	bcs.n	8001078 <__udivmoddi4+0x2b4>
 8000f9e:	458e      	cmp	lr, r1
 8000fa0:	d96a      	bls.n	8001078 <__udivmoddi4+0x2b4>
 8000fa2:	3802      	subs	r0, #2
 8000fa4:	4461      	add	r1, ip
 8000fa6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000faa:	fba0 9402 	umull	r9, r4, r0, r2
 8000fae:	eba1 010e 	sub.w	r1, r1, lr
 8000fb2:	42a1      	cmp	r1, r4
 8000fb4:	46c8      	mov	r8, r9
 8000fb6:	46a6      	mov	lr, r4
 8000fb8:	d356      	bcc.n	8001068 <__udivmoddi4+0x2a4>
 8000fba:	d053      	beq.n	8001064 <__udivmoddi4+0x2a0>
 8000fbc:	b15d      	cbz	r5, 8000fd6 <__udivmoddi4+0x212>
 8000fbe:	ebb3 0208 	subs.w	r2, r3, r8
 8000fc2:	eb61 010e 	sbc.w	r1, r1, lr
 8000fc6:	fa01 f707 	lsl.w	r7, r1, r7
 8000fca:	fa22 f306 	lsr.w	r3, r2, r6
 8000fce:	40f1      	lsrs	r1, r6
 8000fd0:	431f      	orrs	r7, r3
 8000fd2:	e9c5 7100 	strd	r7, r1, [r5]
 8000fd6:	2600      	movs	r6, #0
 8000fd8:	4631      	mov	r1, r6
 8000fda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fde:	f1c2 0320 	rsb	r3, r2, #32
 8000fe2:	40d8      	lsrs	r0, r3
 8000fe4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fe8:	fa21 f303 	lsr.w	r3, r1, r3
 8000fec:	4091      	lsls	r1, r2
 8000fee:	4301      	orrs	r1, r0
 8000ff0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ff4:	fa1f fe8c 	uxth.w	lr, ip
 8000ff8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ffc:	fb07 3610 	mls	r6, r7, r0, r3
 8001000:	0c0b      	lsrs	r3, r1, #16
 8001002:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001006:	fb00 f60e 	mul.w	r6, r0, lr
 800100a:	429e      	cmp	r6, r3
 800100c:	fa04 f402 	lsl.w	r4, r4, r2
 8001010:	d908      	bls.n	8001024 <__udivmoddi4+0x260>
 8001012:	eb1c 0303 	adds.w	r3, ip, r3
 8001016:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800101a:	d22f      	bcs.n	800107c <__udivmoddi4+0x2b8>
 800101c:	429e      	cmp	r6, r3
 800101e:	d92d      	bls.n	800107c <__udivmoddi4+0x2b8>
 8001020:	3802      	subs	r0, #2
 8001022:	4463      	add	r3, ip
 8001024:	1b9b      	subs	r3, r3, r6
 8001026:	b289      	uxth	r1, r1
 8001028:	fbb3 f6f7 	udiv	r6, r3, r7
 800102c:	fb07 3316 	mls	r3, r7, r6, r3
 8001030:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001034:	fb06 f30e 	mul.w	r3, r6, lr
 8001038:	428b      	cmp	r3, r1
 800103a:	d908      	bls.n	800104e <__udivmoddi4+0x28a>
 800103c:	eb1c 0101 	adds.w	r1, ip, r1
 8001040:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8001044:	d216      	bcs.n	8001074 <__udivmoddi4+0x2b0>
 8001046:	428b      	cmp	r3, r1
 8001048:	d914      	bls.n	8001074 <__udivmoddi4+0x2b0>
 800104a:	3e02      	subs	r6, #2
 800104c:	4461      	add	r1, ip
 800104e:	1ac9      	subs	r1, r1, r3
 8001050:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001054:	e738      	b.n	8000ec8 <__udivmoddi4+0x104>
 8001056:	462e      	mov	r6, r5
 8001058:	4628      	mov	r0, r5
 800105a:	e705      	b.n	8000e68 <__udivmoddi4+0xa4>
 800105c:	4606      	mov	r6, r0
 800105e:	e6e3      	b.n	8000e28 <__udivmoddi4+0x64>
 8001060:	4618      	mov	r0, r3
 8001062:	e6f8      	b.n	8000e56 <__udivmoddi4+0x92>
 8001064:	454b      	cmp	r3, r9
 8001066:	d2a9      	bcs.n	8000fbc <__udivmoddi4+0x1f8>
 8001068:	ebb9 0802 	subs.w	r8, r9, r2
 800106c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001070:	3801      	subs	r0, #1
 8001072:	e7a3      	b.n	8000fbc <__udivmoddi4+0x1f8>
 8001074:	4646      	mov	r6, r8
 8001076:	e7ea      	b.n	800104e <__udivmoddi4+0x28a>
 8001078:	4620      	mov	r0, r4
 800107a:	e794      	b.n	8000fa6 <__udivmoddi4+0x1e2>
 800107c:	4640      	mov	r0, r8
 800107e:	e7d1      	b.n	8001024 <__udivmoddi4+0x260>
 8001080:	46d0      	mov	r8, sl
 8001082:	e77b      	b.n	8000f7c <__udivmoddi4+0x1b8>
 8001084:	3b02      	subs	r3, #2
 8001086:	4461      	add	r1, ip
 8001088:	e732      	b.n	8000ef0 <__udivmoddi4+0x12c>
 800108a:	4630      	mov	r0, r6
 800108c:	e709      	b.n	8000ea2 <__udivmoddi4+0xde>
 800108e:	4464      	add	r4, ip
 8001090:	3802      	subs	r0, #2
 8001092:	e742      	b.n	8000f1a <__udivmoddi4+0x156>

08001094 <__aeabi_idiv0>:
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop

08001098 <decodeIRED>:
volatile irparams_t irparams;
decode_results results;

//-----------------------------------------------------------------------------
int16_t decodeIRED(decode_results *results)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
	if (irparams.rcvstate != STATE_STOP) return 0;
 80010a0:	4b16      	ldr	r3, [pc, #88]	; (80010fc <decodeIRED+0x64>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	b2db      	uxtb	r3, r3
 80010a6:	2b05      	cmp	r3, #5
 80010a8:	d001      	beq.n	80010ae <decodeIRED+0x16>
 80010aa:	2300      	movs	r3, #0
 80010ac:	e021      	b.n	80010f2 <decodeIRED+0x5a>

	results->rawbuf = irparams.rawbuf;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	4a13      	ldr	r2, [pc, #76]	; (8001100 <decodeIRED+0x68>)
 80010b2:	609a      	str	r2, [r3, #8]
	results->rawlen = irparams.rawlen;
 80010b4:	4b11      	ldr	r3, [pc, #68]	; (80010fc <decodeIRED+0x64>)
 80010b6:	785b      	ldrb	r3, [r3, #1]
 80010b8:	b2db      	uxtb	r3, r3
 80010ba:	b21a      	sxth	r2, r3
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	819a      	strh	r2, [r3, #12]
	results->overflow = irparams.overflow;
 80010c0:	4b0e      	ldr	r3, [pc, #56]	; (80010fc <decodeIRED+0x64>)
 80010c2:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	b21a      	sxth	r2, r3
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	81da      	strh	r2, [r3, #14]

	if(irparams.rcvstate != STATE_STOP) return false;
 80010ce:	4b0b      	ldr	r3, [pc, #44]	; (80010fc <decodeIRED+0x64>)
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	2b05      	cmp	r3, #5
 80010d6:	d001      	beq.n	80010dc <decodeIRED+0x44>
 80010d8:	2300      	movs	r3, #0
 80010da:	e00a      	b.n	80010f2 <decodeIRED+0x5a>

	if (decodeHashIRED(results)) return 1;
 80010dc:	6878      	ldr	r0, [r7, #4]
 80010de:	f000 f883 	bl	80011e8 <decodeHashIRED>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <decodeIRED+0x54>
 80010e8:	2301      	movs	r3, #1
 80010ea:	e002      	b.n	80010f2 <decodeIRED+0x5a>

	enIntIRED();
 80010ec:	f000 f80a 	bl	8001104 <enIntIRED>

	return 0;
 80010f0:	2300      	movs	r3, #0
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	3708      	adds	r7, #8
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	20000454 	.word	0x20000454
 8001100:	20000458 	.word	0x20000458

08001104 <enIntIRED>:
//-----------------------------------------------------------------------------
void enIntIRED()
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
	irparams.rcvstate = STATE_IDLE;
 8001108:	4b08      	ldr	r3, [pc, #32]	; (800112c <enIntIRED+0x28>)
 800110a:	2202      	movs	r2, #2
 800110c:	701a      	strb	r2, [r3, #0]
	irparams.rawlen = 0;
 800110e:	4b07      	ldr	r3, [pc, #28]	; (800112c <enIntIRED+0x28>)
 8001110:	2200      	movs	r2, #0
 8001112:	705a      	strb	r2, [r3, #1]

	__HAL_TIM_SET_COUNTER(portIRED, 0x0000);
 8001114:	4b06      	ldr	r3, [pc, #24]	; (8001130 <enIntIRED+0x2c>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	2200      	movs	r2, #0
 800111c:	625a      	str	r2, [r3, #36]	; 0x24

	HAL_TIM_Base_Start_IT(portIRED);
 800111e:	4b04      	ldr	r3, [pc, #16]	; (8001130 <enIntIRED+0x2c>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	4618      	mov	r0, r3
 8001124:	f00c f958 	bl	800d3d8 <HAL_TIM_Base_Start_IT>
}
 8001128:	bf00      	nop
 800112a:	bd80      	pop	{r7, pc}
 800112c:	20000454 	.word	0x20000454
 8001130:	20000220 	.word	0x20000220

08001134 <resumeIRED>:
//-----------------------------------------------------------------------------
void resumeIRED() // Restart the ISR state machine
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
	irparams.rcvstate = STATE_IDLE;
 8001138:	4b05      	ldr	r3, [pc, #20]	; (8001150 <resumeIRED+0x1c>)
 800113a:	2202      	movs	r2, #2
 800113c:	701a      	strb	r2, [r3, #0]
	irparams.rawlen = 0;
 800113e:	4b04      	ldr	r3, [pc, #16]	; (8001150 <resumeIRED+0x1c>)
 8001140:	2200      	movs	r2, #0
 8001142:	705a      	strb	r2, [r3, #1]
}
 8001144:	bf00      	nop
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop
 8001150:	20000454 	.word	0x20000454
 8001154:	00000000 	.word	0x00000000

08001158 <compareIRED>:
//-----------------------------------------------------------------------------
int16_t compareIRED(uint16_t oldval, uint16_t newval)
{
 8001158:	b5b0      	push	{r4, r5, r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	4603      	mov	r3, r0
 8001160:	460a      	mov	r2, r1
 8001162:	80fb      	strh	r3, [r7, #6]
 8001164:	4613      	mov	r3, r2
 8001166:	80bb      	strh	r3, [r7, #4]
	     if (newval < oldval * .8) return 0;
 8001168:	88bb      	ldrh	r3, [r7, #4]
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff f9da 	bl	8000524 <__aeabi_i2d>
 8001170:	4604      	mov	r4, r0
 8001172:	460d      	mov	r5, r1
 8001174:	88fb      	ldrh	r3, [r7, #6]
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff f9d4 	bl	8000524 <__aeabi_i2d>
 800117c:	a318      	add	r3, pc, #96	; (adr r3, 80011e0 <compareIRED+0x88>)
 800117e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001182:	f7ff fa39 	bl	80005f8 <__aeabi_dmul>
 8001186:	4602      	mov	r2, r0
 8001188:	460b      	mov	r3, r1
 800118a:	4620      	mov	r0, r4
 800118c:	4629      	mov	r1, r5
 800118e:	f7ff fca5 	bl	8000adc <__aeabi_dcmplt>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <compareIRED+0x44>
 8001198:	2300      	movs	r3, #0
 800119a:	e01a      	b.n	80011d2 <compareIRED+0x7a>
	else if (oldval < newval * .8) return 2;
 800119c:	88fb      	ldrh	r3, [r7, #6]
 800119e:	4618      	mov	r0, r3
 80011a0:	f7ff f9c0 	bl	8000524 <__aeabi_i2d>
 80011a4:	4604      	mov	r4, r0
 80011a6:	460d      	mov	r5, r1
 80011a8:	88bb      	ldrh	r3, [r7, #4]
 80011aa:	4618      	mov	r0, r3
 80011ac:	f7ff f9ba 	bl	8000524 <__aeabi_i2d>
 80011b0:	a30b      	add	r3, pc, #44	; (adr r3, 80011e0 <compareIRED+0x88>)
 80011b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011b6:	f7ff fa1f 	bl	80005f8 <__aeabi_dmul>
 80011ba:	4602      	mov	r2, r0
 80011bc:	460b      	mov	r3, r1
 80011be:	4620      	mov	r0, r4
 80011c0:	4629      	mov	r1, r5
 80011c2:	f7ff fc8b 	bl	8000adc <__aeabi_dcmplt>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d001      	beq.n	80011d0 <compareIRED+0x78>
 80011cc:	2302      	movs	r3, #2
 80011ce:	e000      	b.n	80011d2 <compareIRED+0x7a>
	else return 1;
 80011d0:	2301      	movs	r3, #1
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	3708      	adds	r7, #8
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bdb0      	pop	{r4, r5, r7, pc}
 80011da:	bf00      	nop
 80011dc:	f3af 8000 	nop.w
 80011e0:	9999999a 	.word	0x9999999a
 80011e4:	3fe99999 	.word	0x3fe99999

080011e8 <decodeHashIRED>:
//-----------------------------------------------------------------------------
int32_t decodeHashIRED(decode_results *results)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b084      	sub	sp, #16
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
	int32_t hash = FNV_BASIS_32;
 80011f0:	4b21      	ldr	r3, [pc, #132]	; (8001278 <decodeHashIRED+0x90>)
 80011f2:	60fb      	str	r3, [r7, #12]

	if (results->rawlen < 6) return 0;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80011fa:	2b05      	cmp	r3, #5
 80011fc:	dc01      	bgt.n	8001202 <decodeHashIRED+0x1a>
 80011fe:	2300      	movs	r3, #0
 8001200:	e035      	b.n	800126e <decodeHashIRED+0x86>

	for (int16_t i = 1; (i + 2) < results->rawlen; i++) {
 8001202:	2301      	movs	r3, #1
 8001204:	817b      	strh	r3, [r7, #10]
 8001206:	e023      	b.n	8001250 <decodeHashIRED+0x68>
		int16_t value = compareIRED(results->rawbuf[i], results->rawbuf[i + 2]);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	689a      	ldr	r2, [r3, #8]
 800120c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001210:	005b      	lsls	r3, r3, #1
 8001212:	4413      	add	r3, r2
 8001214:	881b      	ldrh	r3, [r3, #0]
 8001216:	b298      	uxth	r0, r3
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	689a      	ldr	r2, [r3, #8]
 800121c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001220:	3302      	adds	r3, #2
 8001222:	005b      	lsls	r3, r3, #1
 8001224:	4413      	add	r3, r2
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	b29b      	uxth	r3, r3
 800122a:	4619      	mov	r1, r3
 800122c:	f7ff ff94 	bl	8001158 <compareIRED>
 8001230:	4603      	mov	r3, r0
 8001232:	813b      	strh	r3, [r7, #8]
		hash = (hash * FNV_PRIME_32) ^ value;
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	4a11      	ldr	r2, [pc, #68]	; (800127c <decodeHashIRED+0x94>)
 8001238:	fb03 f202 	mul.w	r2, r3, r2
 800123c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001240:	4053      	eors	r3, r2
 8001242:	60fb      	str	r3, [r7, #12]
	for (int16_t i = 1; (i + 2) < results->rawlen; i++) {
 8001244:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001248:	b29b      	uxth	r3, r3
 800124a:	3301      	adds	r3, #1
 800124c:	b29b      	uxth	r3, r3
 800124e:	817b      	strh	r3, [r7, #10]
 8001250:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001254:	3302      	adds	r3, #2
 8001256:	687a      	ldr	r2, [r7, #4]
 8001258:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 800125c:	4293      	cmp	r3, r2
 800125e:	dbd3      	blt.n	8001208 <decodeHashIRED+0x20>
	}

	results->value = hash;
 8001260:	68fa      	ldr	r2, [r7, #12]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	601a      	str	r2, [r3, #0]
	results->bits = 32;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2220      	movs	r2, #32
 800126a:	809a      	strh	r2, [r3, #4]

	return 1;
 800126c:	2301      	movs	r3, #1
}
 800126e:	4618      	mov	r0, r3
 8001270:	3710      	adds	r7, #16
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	811c9dc5 	.word	0x811c9dc5
 800127c:	01000193 	.word	0x01000193

08001280 <ST7565_Select>:
uint8_t lcdRdy = 1;

//------------------------------------------------------------------------------

inline static void ST7565_Select()
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0
#ifdef CS_PORT
	//--     HAL ------------------
	#ifdef ST7565_SPI_HAL
		//HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
		CS_GPIO_Port->BSRR = ( CS_Pin << 16 );
 8001284:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001288:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800128c:	619a      	str	r2, [r3, #24]
	#ifdef ST7565_SPI_CMSIS
		CS_GPIO_Port->BSRR = ( CS_Pin << 16 );
	#endif
	//-----------------------------------------------------
#endif
}
 800128e:	bf00      	nop
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr

08001298 <ST7565_Unselect>:

//------------------------------------------------------------------------------

inline static void ST7565_Unselect()
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
#ifdef CS_PORT
	//--     HAL ------------------
	#ifdef ST7565_SPI_HAL
		//HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
		CS_GPIO_Port->BSRR = CS_Pin;
 800129c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80012a0:	2210      	movs	r2, #16
 80012a2:	619a      	str	r2, [r3, #24]
	#ifdef ST7565_SPI_CMSIS
		CS_GPIO_Port->BSRR = CS_Pin;
	#endif
	//-----------------------------------------------------
#endif
}
 80012a4:	bf00      	nop
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr
	...

080012b0 <ST7565_Reset>:
	* @brief	 (  ):    
	* @param	(  ):	
	* @return  (  ):	
*******************************************************************************/
void ST7565_Reset()
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
	RES_GPIO_Port->BSRR = (RES_Pin << 16);//HAL_GPIO_WritePin(RES_GPIO_Port, RES_Pin, GPIO_PIN_RESET );
 80012b4:	4b07      	ldr	r3, [pc, #28]	; (80012d4 <ST7565_Reset+0x24>)
 80012b6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80012ba:	619a      	str	r2, [r3, #24]
	HAL_Delay(1);
 80012bc:	2001      	movs	r0, #1
 80012be:	f006 fac1 	bl	8007844 <HAL_Delay>
	
	RES_GPIO_Port->BSRR = RES_Pin;//HAL_GPIO_WritePin(RES_GPIO_Port, RES_Pin, GPIO_PIN_SET );
 80012c2:	4b04      	ldr	r3, [pc, #16]	; (80012d4 <ST7565_Reset+0x24>)
 80012c4:	2204      	movs	r2, #4
 80012c6:	619a      	str	r2, [r3, #24]
	HAL_Delay(1);
 80012c8:	2001      	movs	r0, #1
 80012ca:	f006 fabb 	bl	8007844 <HAL_Delay>
}
 80012ce:	bf00      	nop
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	48000c00 	.word	0x48000c00

080012d8 <ST7565_w_dats>:
//--------------------------------------------------------------------------------
#ifdef SET_NEW_PROC
inline static void ST7565_w_dats(uint8_t *Data, uint16_t len)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
 80012e0:	460b      	mov	r3, r1
 80012e2:	807b      	strh	r3, [r7, #2]
	DC_GPIO_Port->BSRR = DC_Pin;//HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_SET);
 80012e4:	4b1d      	ldr	r3, [pc, #116]	; (800135c <ST7565_w_dats+0x84>)
 80012e6:	2220      	movs	r2, #32
 80012e8:	619a      	str	r2, [r3, #24]

	if (with_dma) {
 80012ea:	4b1d      	ldr	r3, [pc, #116]	; (8001360 <ST7565_w_dats+0x88>)
 80012ec:	781b      	ldrb	r3, [r3, #0]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d018      	beq.n	8001324 <ST7565_w_dats+0x4c>
		lcdRdy = 0;
 80012f2:	4b1c      	ldr	r3, [pc, #112]	; (8001364 <ST7565_w_dats+0x8c>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	701a      	strb	r2, [r3, #0]
		if (HAL_SPI_Transmit_DMA(&ST7565_SPI_HAL, Data, len) != HAL_OK) devError |= devLCD;
 80012f8:	887b      	ldrh	r3, [r7, #2]
 80012fa:	461a      	mov	r2, r3
 80012fc:	6879      	ldr	r1, [r7, #4]
 80012fe:	481a      	ldr	r0, [pc, #104]	; (8001368 <ST7565_w_dats+0x90>)
 8001300:	f00b f95c 	bl	800c5bc <HAL_SPI_Transmit_DMA>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d006      	beq.n	8001318 <ST7565_w_dats+0x40>
 800130a:	4b18      	ldr	r3, [pc, #96]	; (800136c <ST7565_w_dats+0x94>)
 800130c:	881b      	ldrh	r3, [r3, #0]
 800130e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001312:	b29a      	uxth	r2, r3
 8001314:	4b15      	ldr	r3, [pc, #84]	; (800136c <ST7565_w_dats+0x94>)
 8001316:	801a      	strh	r2, [r3, #0]
		while (!lcdRdy) {};
 8001318:	bf00      	nop
 800131a:	4b12      	ldr	r3, [pc, #72]	; (8001364 <ST7565_w_dats+0x8c>)
 800131c:	781b      	ldrb	r3, [r3, #0]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d0fb      	beq.n	800131a <ST7565_w_dats+0x42>
	} else {
		if (HAL_SPI_Transmit(&ST7565_SPI_HAL, Data, len, HAL_MAX_DELAY) != HAL_OK) devError |= devLCD;
		while (HAL_SPI_GetState(&ST7565_SPI_HAL) != HAL_SPI_STATE_READY) {};
	}
}
 8001322:	e017      	b.n	8001354 <ST7565_w_dats+0x7c>
		if (HAL_SPI_Transmit(&ST7565_SPI_HAL, Data, len, HAL_MAX_DELAY) != HAL_OK) devError |= devLCD;
 8001324:	887a      	ldrh	r2, [r7, #2]
 8001326:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800132a:	6879      	ldr	r1, [r7, #4]
 800132c:	480e      	ldr	r0, [pc, #56]	; (8001368 <ST7565_w_dats+0x90>)
 800132e:	f00a fc94 	bl	800bc5a <HAL_SPI_Transmit>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d006      	beq.n	8001346 <ST7565_w_dats+0x6e>
 8001338:	4b0c      	ldr	r3, [pc, #48]	; (800136c <ST7565_w_dats+0x94>)
 800133a:	881b      	ldrh	r3, [r3, #0]
 800133c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001340:	b29a      	uxth	r2, r3
 8001342:	4b0a      	ldr	r3, [pc, #40]	; (800136c <ST7565_w_dats+0x94>)
 8001344:	801a      	strh	r2, [r3, #0]
		while (HAL_SPI_GetState(&ST7565_SPI_HAL) != HAL_SPI_STATE_READY) {};
 8001346:	bf00      	nop
 8001348:	4807      	ldr	r0, [pc, #28]	; (8001368 <ST7565_w_dats+0x90>)
 800134a:	f00b fcd5 	bl	800ccf8 <HAL_SPI_GetState>
 800134e:	4603      	mov	r3, r0
 8001350:	2b01      	cmp	r3, #1
 8001352:	d1f9      	bne.n	8001348 <ST7565_w_dats+0x70>
}
 8001354:	bf00      	nop
 8001356:	3708      	adds	r7, #8
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	48000400 	.word	0x48000400
 8001360:	20000a6c 	.word	0x20000a6c
 8001364:	20000000 	.word	0x20000000
 8001368:	20000b78 	.word	0x20000b78
 800136c:	20001bc8 	.word	0x20001bc8

08001370 <ST7565_w_cmds>:
//
inline static void ST7565_w_cmds(uint8_t *Command, uint16_t len)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
 8001378:	460b      	mov	r3, r1
 800137a:	807b      	strh	r3, [r7, #2]
	DC_GPIO_Port->BSRR = (DC_Pin << 16);//HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_RESET);
 800137c:	4b1e      	ldr	r3, [pc, #120]	; (80013f8 <ST7565_w_cmds+0x88>)
 800137e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001382:	619a      	str	r2, [r3, #24]

	if (with_dma) {
 8001384:	4b1d      	ldr	r3, [pc, #116]	; (80013fc <ST7565_w_cmds+0x8c>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d018      	beq.n	80013be <ST7565_w_cmds+0x4e>
		lcdRdy = 0;
 800138c:	4b1c      	ldr	r3, [pc, #112]	; (8001400 <ST7565_w_cmds+0x90>)
 800138e:	2200      	movs	r2, #0
 8001390:	701a      	strb	r2, [r3, #0]
		if (HAL_SPI_Transmit_DMA(&ST7565_SPI_HAL, Command, len) != HAL_OK) devError |= devLCD;
 8001392:	887b      	ldrh	r3, [r7, #2]
 8001394:	461a      	mov	r2, r3
 8001396:	6879      	ldr	r1, [r7, #4]
 8001398:	481a      	ldr	r0, [pc, #104]	; (8001404 <ST7565_w_cmds+0x94>)
 800139a:	f00b f90f 	bl	800c5bc <HAL_SPI_Transmit_DMA>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d006      	beq.n	80013b2 <ST7565_w_cmds+0x42>
 80013a4:	4b18      	ldr	r3, [pc, #96]	; (8001408 <ST7565_w_cmds+0x98>)
 80013a6:	881b      	ldrh	r3, [r3, #0]
 80013a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013ac:	b29a      	uxth	r2, r3
 80013ae:	4b16      	ldr	r3, [pc, #88]	; (8001408 <ST7565_w_cmds+0x98>)
 80013b0:	801a      	strh	r2, [r3, #0]
		while (!lcdRdy) {};
 80013b2:	bf00      	nop
 80013b4:	4b12      	ldr	r3, [pc, #72]	; (8001400 <ST7565_w_cmds+0x90>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d0fb      	beq.n	80013b4 <ST7565_w_cmds+0x44>
	} else {
		if (HAL_SPI_Transmit(&ST7565_SPI_HAL, Command, len, HAL_MAX_DELAY) != HAL_OK) devError |= devLCD;
		while (HAL_SPI_GetState(&ST7565_SPI_HAL) != HAL_SPI_STATE_READY) {};
	}
}
 80013bc:	e017      	b.n	80013ee <ST7565_w_cmds+0x7e>
		if (HAL_SPI_Transmit(&ST7565_SPI_HAL, Command, len, HAL_MAX_DELAY) != HAL_OK) devError |= devLCD;
 80013be:	887a      	ldrh	r2, [r7, #2]
 80013c0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80013c4:	6879      	ldr	r1, [r7, #4]
 80013c6:	480f      	ldr	r0, [pc, #60]	; (8001404 <ST7565_w_cmds+0x94>)
 80013c8:	f00a fc47 	bl	800bc5a <HAL_SPI_Transmit>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d006      	beq.n	80013e0 <ST7565_w_cmds+0x70>
 80013d2:	4b0d      	ldr	r3, [pc, #52]	; (8001408 <ST7565_w_cmds+0x98>)
 80013d4:	881b      	ldrh	r3, [r3, #0]
 80013d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013da:	b29a      	uxth	r2, r3
 80013dc:	4b0a      	ldr	r3, [pc, #40]	; (8001408 <ST7565_w_cmds+0x98>)
 80013de:	801a      	strh	r2, [r3, #0]
		while (HAL_SPI_GetState(&ST7565_SPI_HAL) != HAL_SPI_STATE_READY) {};
 80013e0:	bf00      	nop
 80013e2:	4808      	ldr	r0, [pc, #32]	; (8001404 <ST7565_w_cmds+0x94>)
 80013e4:	f00b fc88 	bl	800ccf8 <HAL_SPI_GetState>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b01      	cmp	r3, #1
 80013ec:	d1f9      	bne.n	80013e2 <ST7565_w_cmds+0x72>
}
 80013ee:	bf00      	nop
 80013f0:	3708      	adds	r7, #8
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	48000400 	.word	0x48000400
 80013fc:	20000a6c 	.word	0x20000a6c
 8001400:	20000000 	.word	0x20000000
 8001404:	20000b78 	.word	0x20000b78
 8001408:	20001bc8 	.word	0x20001bc8

0800140c <ST7565_SetX>:
inline static void ST7565_SetX(uint8_t x)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b084      	sub	sp, #16
 8001410:	af00      	add	r7, sp, #0
 8001412:	4603      	mov	r3, r0
 8001414:	71fb      	strb	r3, [r7, #7]
	uint8_t bytes[] = { ((x & 0xf0) >> 4) | 0x10, x & 0x0f };
 8001416:	79fb      	ldrb	r3, [r7, #7]
 8001418:	091b      	lsrs	r3, r3, #4
 800141a:	b2db      	uxtb	r3, r3
 800141c:	f043 0310 	orr.w	r3, r3, #16
 8001420:	b2db      	uxtb	r3, r3
 8001422:	733b      	strb	r3, [r7, #12]
 8001424:	79fb      	ldrb	r3, [r7, #7]
 8001426:	f003 030f 	and.w	r3, r3, #15
 800142a:	b2db      	uxtb	r3, r3
 800142c:	737b      	strb	r3, [r7, #13]
	ST7565_w_cmds(bytes, 2);
 800142e:	f107 030c 	add.w	r3, r7, #12
 8001432:	2102      	movs	r1, #2
 8001434:	4618      	mov	r0, r3
 8001436:	f7ff ff9b 	bl	8001370 <ST7565_w_cmds>
}
 800143a:	bf00      	nop
 800143c:	3710      	adds	r7, #16
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}

08001442 <ST7565_SetY>:
//
inline static void ST7565_SetY(uint8_t y)
{
 8001442:	b580      	push	{r7, lr}
 8001444:	b084      	sub	sp, #16
 8001446:	af00      	add	r7, sp, #0
 8001448:	4603      	mov	r3, r0
 800144a:	71fb      	strb	r3, [r7, #7]
	uint8_t byte = (y & 0x07) | 0xB0;
 800144c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001450:	f003 0307 	and.w	r3, r3, #7
 8001454:	b25b      	sxtb	r3, r3
 8001456:	f063 034f 	orn	r3, r3, #79	; 0x4f
 800145a:	b25b      	sxtb	r3, r3
 800145c:	b2db      	uxtb	r3, r3
 800145e:	73fb      	strb	r3, [r7, #15]
	ST7565_w_cmds(&byte, 1);
 8001460:	f107 030f 	add.w	r3, r7, #15
 8001464:	2101      	movs	r1, #1
 8001466:	4618      	mov	r0, r3
 8001468:	f7ff ff82 	bl	8001370 <ST7565_w_cmds>
}
 800146c:	bf00      	nop
 800146e:	3710      	adds	r7, #16
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}

08001474 <ST7565_Display_fill>:
								(           )
								 ST7565_Update()   
	* @return  (  ):	
*******************************************************************************/
void ST7565_Display_fill(uint8_t fill)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b084      	sub	sp, #16
 8001478:	af00      	add	r7, sp, #0
 800147a:	4603      	mov	r3, r0
 800147c:	71fb      	strb	r3, [r7, #7]
uint8_t page;//, column;
	
	memset(ST7565_buffer, fill, (SCREEN_WIDTH * SCREEN_HEIGHT / 8));	//      0x00
 800147e:	79fb      	ldrb	r3, [r7, #7]
 8001480:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001484:	4619      	mov	r1, r3
 8001486:	4814      	ldr	r0, [pc, #80]	; (80014d8 <ST7565_Display_fill+0x64>)
 8001488:	f00e f9f6 	bl	800f878 <memset>
	
	ST7565_Select();
 800148c:	f7ff fef8 	bl	8001280 <ST7565_Select>
#ifdef SET_NEW_PROC
	uint8_t dta[] = {0, 0x10, 0};
 8001490:	4a12      	ldr	r2, [pc, #72]	; (80014dc <ST7565_Display_fill+0x68>)
 8001492:	f107 030c 	add.w	r3, r7, #12
 8001496:	6812      	ldr	r2, [r2, #0]
 8001498:	4611      	mov	r1, r2
 800149a:	8019      	strh	r1, [r3, #0]
 800149c:	3302      	adds	r3, #2
 800149e:	0c12      	lsrs	r2, r2, #16
 80014a0:	701a      	strb	r2, [r3, #0]
#endif
	for (page = 0xB7; page >= 0xB0; page-- ) {
 80014a2:	23b7      	movs	r3, #183	; 0xb7
 80014a4:	73fb      	strb	r3, [r7, #15]
 80014a6:	e00e      	b.n	80014c6 <ST7565_Display_fill+0x52>
		ST7565_w_cmd(page);  //set page address
		ST7565_w_cmd(0x10);  //set Column address MSB   
		ST7565_w_cmd(0x00);  //set column address LSB
		for (column = 0; column < 131; column++) ST7565_w_dat(fill);
#else
		dta[0] = page;
 80014a8:	7bfb      	ldrb	r3, [r7, #15]
 80014aa:	733b      	strb	r3, [r7, #12]
		ST7565_w_cmds(dta, sizeof(dta));
 80014ac:	f107 030c 	add.w	r3, r7, #12
 80014b0:	2103      	movs	r1, #3
 80014b2:	4618      	mov	r0, r3
 80014b4:	f7ff ff5c 	bl	8001370 <ST7565_w_cmds>
		ST7565_w_dats(ST7565_buffer, 131);
 80014b8:	2183      	movs	r1, #131	; 0x83
 80014ba:	4807      	ldr	r0, [pc, #28]	; (80014d8 <ST7565_Display_fill+0x64>)
 80014bc:	f7ff ff0c 	bl	80012d8 <ST7565_w_dats>
	for (page = 0xB7; page >= 0xB0; page-- ) {
 80014c0:	7bfb      	ldrb	r3, [r7, #15]
 80014c2:	3b01      	subs	r3, #1
 80014c4:	73fb      	strb	r3, [r7, #15]
 80014c6:	7bfb      	ldrb	r3, [r7, #15]
 80014c8:	2baf      	cmp	r3, #175	; 0xaf
 80014ca:	d8ed      	bhi.n	80014a8 <ST7565_Display_fill+0x34>
#endif
    }
		
	ST7565_Unselect();
 80014cc:	f7ff fee4 	bl	8001298 <ST7565_Unselect>
}
 80014d0:	bf00      	nop
 80014d2:	3710      	adds	r7, #16
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	2000066c 	.word	0x2000066c
 80014dc:	08013df8 	.word	0x08013df8

080014e0 <ST7565_Init>:
	* @brief	 (  ):    (         )
	* @param	(  ):	
	* @return  (  ):	
*******************************************************************************/
void ST7565_Init()
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b084      	sub	sp, #16
 80014e4:	af00      	add	r7, sp, #0
	ST7565_Select();
 80014e6:	f7ff fecb 	bl	8001280 <ST7565_Select>
	ST7565_w_cmd(CMD_DISPLAY_ON);    		//Display on
	//   CMD_SET_DISP_NORMAL - OFF    CMD_SET_DISP_REVERSE - ON
	ST7565_w_cmd(CMD_SET_DISP_NORMAL);
	//HAL_Delay(1);//1
#else
	uint8_t dta[] = {
 80014ea:	4a09      	ldr	r2, [pc, #36]	; (8001510 <ST7565_Init+0x30>)
 80014ec:	1d3b      	adds	r3, r7, #4
 80014ee:	ca07      	ldmia	r2, {r0, r1, r2}
 80014f0:	c303      	stmia	r3!, {r0, r1}
 80014f2:	801a      	strh	r2, [r3, #0]
	};
	#if defined (SCREEN_ORIENTATION_180)
		dta[1] = CMD_SET_ADC_REVERSE;    	//ADC selection(SEG0->SEG128)  CMD_SET_ADC_NORMAL   ( )
		dta[2] = CMD_SET_COM_NORMAL;    		//SHL selection(COM0->COM64)   CMD_SET_COM_REVERSE   (  )
	#endif
	ST7565_w_cmds(dta, sizeof(dta));
 80014f4:	1d3b      	adds	r3, r7, #4
 80014f6:	210a      	movs	r1, #10
 80014f8:	4618      	mov	r0, r3
 80014fa:	f7ff ff39 	bl	8001370 <ST7565_w_cmds>
#endif
	
	ST7565_Display_fill(0);
 80014fe:	2000      	movs	r0, #0
 8001500:	f7ff ffb8 	bl	8001474 <ST7565_Display_fill>
	
	ST7565_Unselect();
 8001504:	f7ff fec8 	bl	8001298 <ST7565_Unselect>
   
}
 8001508:	bf00      	nop
 800150a:	3710      	adds	r7, #16
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	08013dfc 	.word	0x08013dfc

08001514 <ST7565_CMD_DISPLAY>:
//--------------------------------------------------------------------------------
void ST7565_CMD_DISPLAY(uint8_t byte)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
 800151a:	4603      	mov	r3, r0
 800151c:	71fb      	strb	r3, [r7, #7]
#ifdef SET_NEW_PROC
	ST7565_w_cmds(&byte, 1);
 800151e:	1dfb      	adds	r3, r7, #7
 8001520:	2101      	movs	r1, #1
 8001522:	4618      	mov	r0, r3
 8001524:	f7ff ff24 	bl	8001370 <ST7565_w_cmds>

	if (byte == CMD_DISPLAY_OFF) OFF_DISPLAY();
 8001528:	79fb      	ldrb	r3, [r7, #7]
 800152a:	2bae      	cmp	r3, #174	; 0xae
 800152c:	d103      	bne.n	8001536 <ST7565_CMD_DISPLAY+0x22>
 800152e:	4b06      	ldr	r3, [pc, #24]	; (8001548 <ST7565_CMD_DISPLAY+0x34>)
 8001530:	2201      	movs	r2, #1
 8001532:	619a      	str	r2, [r3, #24]
							else ON_DISPLAY();
#else
	ST7565_w_cmd(byte);
#endif
}
 8001534:	e003      	b.n	800153e <ST7565_CMD_DISPLAY+0x2a>
							else ON_DISPLAY();
 8001536:	4b04      	ldr	r3, [pc, #16]	; (8001548 <ST7565_CMD_DISPLAY+0x34>)
 8001538:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800153c:	619a      	str	r2, [r3, #24]
}
 800153e:	bf00      	nop
 8001540:	3708      	adds	r7, #8
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	48000800 	.word	0x48000800

0800154c <ST7565_Draw_pixel>:
	* @param	(  ):	 X(0 - 127)   Y(0 - 63)  color 1 or 0
	* @return  (  ):	
*******************************************************************************/
// X(0 - 127)  Y(0 - 63)
void ST7565_Draw_pixel(int16_t x, int16_t y, uint8_t color)
{
 800154c:	b480      	push	{r7}
 800154e:	b085      	sub	sp, #20
 8001550:	af00      	add	r7, sp, #0
 8001552:	4603      	mov	r3, r0
 8001554:	80fb      	strh	r3, [r7, #6]
 8001556:	460b      	mov	r3, r1
 8001558:	80bb      	strh	r3, [r7, #4]
 800155a:	4613      	mov	r3, r2
 800155c:	70fb      	strb	r3, [r7, #3]
    if (x >= SCREEN_WIDTH || x < 0 || y >= SCREEN_HEIGHT || y < 0) return;
 800155e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001562:	2b7f      	cmp	r3, #127	; 0x7f
 8001564:	dc4c      	bgt.n	8001600 <ST7565_Draw_pixel+0xb4>
 8001566:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800156a:	2b00      	cmp	r3, #0
 800156c:	db48      	blt.n	8001600 <ST7565_Draw_pixel+0xb4>
 800156e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001572:	2b3f      	cmp	r3, #63	; 0x3f
 8001574:	dc44      	bgt.n	8001600 <ST7565_Draw_pixel+0xb4>
 8001576:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800157a:	2b00      	cmp	r3, #0
 800157c:	db40      	blt.n	8001600 <ST7565_Draw_pixel+0xb4>

    uint16_t array_pos = x + ((y >> 3) * SCREEN_WIDTH );
 800157e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001582:	10db      	asrs	r3, r3, #3
 8001584:	b21b      	sxth	r3, r3
 8001586:	b29b      	uxth	r3, r3
 8001588:	01db      	lsls	r3, r3, #7
 800158a:	b29a      	uxth	r2, r3
 800158c:	88fb      	ldrh	r3, [r7, #6]
 800158e:	4413      	add	r3, r2
 8001590:	81fb      	strh	r3, [r7, #14]

    if (color) {
 8001592:	78fb      	ldrb	r3, [r7, #3]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d018      	beq.n	80015ca <ST7565_Draw_pixel+0x7e>
        ST7565_buffer[array_pos] |= 1 << (y % 8);
 8001598:	89fb      	ldrh	r3, [r7, #14]
 800159a:	4a1c      	ldr	r2, [pc, #112]	; (800160c <ST7565_Draw_pixel+0xc0>)
 800159c:	5cd3      	ldrb	r3, [r2, r3]
 800159e:	b25a      	sxtb	r2, r3
 80015a0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015a4:	4259      	negs	r1, r3
 80015a6:	f003 0307 	and.w	r3, r3, #7
 80015aa:	f001 0107 	and.w	r1, r1, #7
 80015ae:	bf58      	it	pl
 80015b0:	424b      	negpl	r3, r1
 80015b2:	b21b      	sxth	r3, r3
 80015b4:	4619      	mov	r1, r3
 80015b6:	2301      	movs	r3, #1
 80015b8:	408b      	lsls	r3, r1
 80015ba:	b25b      	sxtb	r3, r3
 80015bc:	4313      	orrs	r3, r2
 80015be:	b25a      	sxtb	r2, r3
 80015c0:	89fb      	ldrh	r3, [r7, #14]
 80015c2:	b2d1      	uxtb	r1, r2
 80015c4:	4a11      	ldr	r2, [pc, #68]	; (800160c <ST7565_Draw_pixel+0xc0>)
 80015c6:	54d1      	strb	r1, [r2, r3]
 80015c8:	e01b      	b.n	8001602 <ST7565_Draw_pixel+0xb6>
    } else {
        ST7565_buffer[array_pos] &= 0xFF ^ 1 << (y % 8);
 80015ca:	89fb      	ldrh	r3, [r7, #14]
 80015cc:	4a0f      	ldr	r2, [pc, #60]	; (800160c <ST7565_Draw_pixel+0xc0>)
 80015ce:	5cd3      	ldrb	r3, [r2, r3]
 80015d0:	b25a      	sxtb	r2, r3
 80015d2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015d6:	4259      	negs	r1, r3
 80015d8:	f003 0307 	and.w	r3, r3, #7
 80015dc:	f001 0107 	and.w	r1, r1, #7
 80015e0:	bf58      	it	pl
 80015e2:	424b      	negpl	r3, r1
 80015e4:	b21b      	sxth	r3, r3
 80015e6:	4619      	mov	r1, r3
 80015e8:	2301      	movs	r3, #1
 80015ea:	408b      	lsls	r3, r1
 80015ec:	b25b      	sxtb	r3, r3
 80015ee:	43db      	mvns	r3, r3
 80015f0:	b25b      	sxtb	r3, r3
 80015f2:	4013      	ands	r3, r2
 80015f4:	b25a      	sxtb	r2, r3
 80015f6:	89fb      	ldrh	r3, [r7, #14]
 80015f8:	b2d1      	uxtb	r1, r2
 80015fa:	4a04      	ldr	r2, [pc, #16]	; (800160c <ST7565_Draw_pixel+0xc0>)
 80015fc:	54d1      	strb	r1, [r2, r3]
 80015fe:	e000      	b.n	8001602 <ST7565_Draw_pixel+0xb6>
    if (x >= SCREEN_WIDTH || x < 0 || y >= SCREEN_HEIGHT || y < 0) return;
 8001600:	bf00      	nop
    }
}
 8001602:	3714      	adds	r7, #20
 8001604:	46bd      	mov	sp, r7
 8001606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160a:	4770      	bx	lr
 800160c:	2000066c 	.word	0x2000066c

08001610 <ST7565_Update>:
	* @brief	 (  ):      
	* @param	(  ):	
	* @return  (  ):	
*******************************************************************************/
void ST7565_Update()
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
uint8_t x, y;
		
	ST7565_Select();
 8001616:	f7ff fe33 	bl	8001280 <ST7565_Select>

  	for (y = 0; y < 8; y++) {
 800161a:	2300      	movs	r3, #0
 800161c:	71bb      	strb	r3, [r7, #6]
 800161e:	e01d      	b.n	800165c <ST7565_Update+0x4c>
		ST7565_SetX(0);	
 8001620:	2000      	movs	r0, #0
 8001622:	f7ff fef3 	bl	800140c <ST7565_SetX>
		ST7565_SetY(y);
 8001626:	79bb      	ldrb	r3, [r7, #6]
 8001628:	4618      	mov	r0, r3
 800162a:	f7ff ff0a 	bl	8001442 <ST7565_SetY>
		for (x = 0; x < 128; x++) {
 800162e:	2300      	movs	r3, #0
 8001630:	71fb      	strb	r3, [r7, #7]
 8001632:	e00c      	b.n	800164e <ST7565_Update+0x3e>
			ST7565_w_dats(&ST7565_buffer[x + 128 * y], 1);
 8001634:	79fa      	ldrb	r2, [r7, #7]
 8001636:	79bb      	ldrb	r3, [r7, #6]
 8001638:	01db      	lsls	r3, r3, #7
 800163a:	4413      	add	r3, r2
 800163c:	4a0d      	ldr	r2, [pc, #52]	; (8001674 <ST7565_Update+0x64>)
 800163e:	4413      	add	r3, r2
 8001640:	2101      	movs	r1, #1
 8001642:	4618      	mov	r0, r3
 8001644:	f7ff fe48 	bl	80012d8 <ST7565_w_dats>
		for (x = 0; x < 128; x++) {
 8001648:	79fb      	ldrb	r3, [r7, #7]
 800164a:	3301      	adds	r3, #1
 800164c:	71fb      	strb	r3, [r7, #7]
 800164e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001652:	2b00      	cmp	r3, #0
 8001654:	daee      	bge.n	8001634 <ST7565_Update+0x24>
  	for (y = 0; y < 8; y++) {
 8001656:	79bb      	ldrb	r3, [r7, #6]
 8001658:	3301      	adds	r3, #1
 800165a:	71bb      	strb	r3, [r7, #6]
 800165c:	79bb      	ldrb	r3, [r7, #6]
 800165e:	2b07      	cmp	r3, #7
 8001660:	d9de      	bls.n	8001620 <ST7565_Update+0x10>
		}
	}
	
	ST7565_Unselect();
 8001662:	f7ff fe19 	bl	8001298 <ST7565_Unselect>
	HAL_Delay(50);//(100);
 8001666:	2032      	movs	r0, #50	; 0x32
 8001668:	f006 f8ec 	bl	8007844 <HAL_Delay>
}
 800166c:	bf00      	nop
 800166e:	3708      	adds	r7, #8
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	2000066c 	.word	0x2000066c

08001678 <ST7565_DrawChar>:
	* @brief	 (  ):    1    
	* @param	(  ):	 X(0 - 127)  Y(0 - 63), , , ,  1  0
	* @return  (  ):	
*******************************************************************************/
void ST7565_DrawChar(int16_t x, int16_t y, unsigned char ch, FontDef_t* Font, uint8_t multiplier, uint8_t color)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b088      	sub	sp, #32
 800167c:	af00      	add	r7, sp, #0
 800167e:	607b      	str	r3, [r7, #4]
 8001680:	4603      	mov	r3, r0
 8001682:	81fb      	strh	r3, [r7, #14]
 8001684:	460b      	mov	r3, r1
 8001686:	81bb      	strh	r3, [r7, #12]
 8001688:	4613      	mov	r3, r2
 800168a:	72fb      	strb	r3, [r7, #11]
uint16_t i, j;
uint16_t b;
int16_t X = x, Y = y;
 800168c:	89fb      	ldrh	r3, [r7, #14]
 800168e:	833b      	strh	r3, [r7, #24]
 8001690:	89bb      	ldrh	r3, [r7, #12]
 8001692:	82fb      	strh	r3, [r7, #22]
int16_t xx, yy;
	
	if (multiplier < 1) multiplier = 1;
 8001694:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001698:	2b00      	cmp	r3, #0
 800169a:	d102      	bne.n	80016a2 <ST7565_DrawChar+0x2a>
 800169c:	2301      	movs	r3, #1
 800169e:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	
	// Check available space in LCD
	if (SCREEN_WIDTH >= ( x + Font->FontWidth) || SCREEN_HEIGHT >= ( y + Font->FontHeight)) {
 80016a2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80016a6:	687a      	ldr	r2, [r7, #4]
 80016a8:	7812      	ldrb	r2, [r2, #0]
 80016aa:	4413      	add	r3, r2
 80016ac:	2b80      	cmp	r3, #128	; 0x80
 80016ae:	dd07      	ble.n	80016c0 <ST7565_DrawChar+0x48>
 80016b0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80016b4:	687a      	ldr	r2, [r7, #4]
 80016b6:	7852      	ldrb	r2, [r2, #1]
 80016b8:	4413      	add	r3, r2
 80016ba:	2b40      	cmp	r3, #64	; 0x40
 80016bc:	f300 8154 	bgt.w	8001968 <ST7565_DrawChar+0x2f0>
		// Go through font
		for (i = 0; i < Font->FontHeight; i++) {
 80016c0:	2300      	movs	r3, #0
 80016c2:	83fb      	strh	r3, [r7, #30]
 80016c4:	e149      	b.n	800195a <ST7565_DrawChar+0x2e2>
			if (ch < 127) {
 80016c6:	7afb      	ldrb	r3, [r7, #11]
 80016c8:	2b7e      	cmp	r3, #126	; 0x7e
 80016ca:	d80f      	bhi.n	80016ec <ST7565_DrawChar+0x74>
				b = Font->data[(ch - 32) * Font->FontHeight + i];
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	f8d3 2002 	ldr.w	r2, [r3, #2]
 80016d2:	7afb      	ldrb	r3, [r7, #11]
 80016d4:	3b20      	subs	r3, #32
 80016d6:	6879      	ldr	r1, [r7, #4]
 80016d8:	7849      	ldrb	r1, [r1, #1]
 80016da:	fb03 f101 	mul.w	r1, r3, r1
 80016de:	8bfb      	ldrh	r3, [r7, #30]
 80016e0:	440b      	add	r3, r1
 80016e2:	005b      	lsls	r3, r3, #1
 80016e4:	4413      	add	r3, r2
 80016e6:	881b      	ldrh	r3, [r3, #0]
 80016e8:	837b      	strh	r3, [r7, #26]
 80016ea:	e0af      	b.n	800184c <ST7565_DrawChar+0x1d4>
			} else if (ch > 191) {
 80016ec:	7afb      	ldrb	r3, [r7, #11]
 80016ee:	2bbf      	cmp	r3, #191	; 0xbf
 80016f0:	d90f      	bls.n	8001712 <ST7565_DrawChar+0x9a>
				// +96           96 
				//              
				//      95   
				//     +96  
				b = Font->data[((ch - 192) + 96) * Font->FontHeight + i];
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	f8d3 2002 	ldr.w	r2, [r3, #2]
 80016f8:	7afb      	ldrb	r3, [r7, #11]
 80016fa:	3b60      	subs	r3, #96	; 0x60
 80016fc:	6879      	ldr	r1, [r7, #4]
 80016fe:	7849      	ldrb	r1, [r1, #1]
 8001700:	fb03 f101 	mul.w	r1, r3, r1
 8001704:	8bfb      	ldrh	r3, [r7, #30]
 8001706:	440b      	add	r3, r1
 8001708:	005b      	lsls	r3, r3, #1
 800170a:	4413      	add	r3, r2
 800170c:	881b      	ldrh	r3, [r3, #0]
 800170e:	837b      	strh	r3, [r7, #26]
 8001710:	e09c      	b.n	800184c <ST7565_DrawChar+0x1d4>
			} else if (ch == 168) {	// 168   ASCII - 
 8001712:	7afb      	ldrb	r3, [r7, #11]
 8001714:	2ba8      	cmp	r3, #168	; 0xa8
 8001716:	d111      	bne.n	800173c <ST7565_DrawChar+0xc4>
				// 160  (   ) 
				b = Font->data[160 * Font->FontHeight + i];
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	f8d3 2002 	ldr.w	r2, [r3, #2]
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	785b      	ldrb	r3, [r3, #1]
 8001722:	4619      	mov	r1, r3
 8001724:	460b      	mov	r3, r1
 8001726:	009b      	lsls	r3, r3, #2
 8001728:	440b      	add	r3, r1
 800172a:	015b      	lsls	r3, r3, #5
 800172c:	4619      	mov	r1, r3
 800172e:	8bfb      	ldrh	r3, [r7, #30]
 8001730:	440b      	add	r3, r1
 8001732:	005b      	lsls	r3, r3, #1
 8001734:	4413      	add	r3, r2
 8001736:	881b      	ldrh	r3, [r3, #0]
 8001738:	837b      	strh	r3, [r7, #26]
 800173a:	e087      	b.n	800184c <ST7565_DrawChar+0x1d4>
			} else if (ch == 184) {	// 184   ASCII - 
 800173c:	7afb      	ldrb	r3, [r7, #11]
 800173e:	2bb8      	cmp	r3, #184	; 0xb8
 8001740:	d111      	bne.n	8001766 <ST7565_DrawChar+0xee>
				// 161   (   ) 
				b = Font->data[161 * Font->FontHeight + i];
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	f8d3 1002 	ldr.w	r1, [r3, #2]
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	785b      	ldrb	r3, [r3, #1]
 800174c:	461a      	mov	r2, r3
 800174e:	4613      	mov	r3, r2
 8001750:	009b      	lsls	r3, r3, #2
 8001752:	4413      	add	r3, r2
 8001754:	015b      	lsls	r3, r3, #5
 8001756:	441a      	add	r2, r3
 8001758:	8bfb      	ldrh	r3, [r7, #30]
 800175a:	4413      	add	r3, r2
 800175c:	005b      	lsls	r3, r3, #1
 800175e:	440b      	add	r3, r1
 8001760:	881b      	ldrh	r3, [r3, #0]
 8001762:	837b      	strh	r3, [r7, #26]
 8001764:	e072      	b.n	800184c <ST7565_DrawChar+0x1d4>
			} else if (ch == 170) {	// 168   ASCII - 
 8001766:	7afb      	ldrb	r3, [r7, #11]
 8001768:	2baa      	cmp	r3, #170	; 0xaa
 800176a:	d10f      	bne.n	800178c <ST7565_DrawChar+0x114>
				// 162  (   )
				b = Font->data[162 * Font->FontHeight + i];
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	f8d3 2002 	ldr.w	r2, [r3, #2]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	785b      	ldrb	r3, [r3, #1]
 8001776:	4619      	mov	r1, r3
 8001778:	23a2      	movs	r3, #162	; 0xa2
 800177a:	fb03 f101 	mul.w	r1, r3, r1
 800177e:	8bfb      	ldrh	r3, [r7, #30]
 8001780:	440b      	add	r3, r1
 8001782:	005b      	lsls	r3, r3, #1
 8001784:	4413      	add	r3, r2
 8001786:	881b      	ldrh	r3, [r3, #0]
 8001788:	837b      	strh	r3, [r7, #26]
 800178a:	e05f      	b.n	800184c <ST7565_DrawChar+0x1d4>
			} else if (ch == 175) {	// 184   ASCII - 
 800178c:	7afb      	ldrb	r3, [r7, #11]
 800178e:	2baf      	cmp	r3, #175	; 0xaf
 8001790:	d10f      	bne.n	80017b2 <ST7565_DrawChar+0x13a>
				// 163   (   )
				b = Font->data[163 * Font->FontHeight + i];
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	f8d3 2002 	ldr.w	r2, [r3, #2]
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	785b      	ldrb	r3, [r3, #1]
 800179c:	4619      	mov	r1, r3
 800179e:	23a3      	movs	r3, #163	; 0xa3
 80017a0:	fb03 f101 	mul.w	r1, r3, r1
 80017a4:	8bfb      	ldrh	r3, [r7, #30]
 80017a6:	440b      	add	r3, r1
 80017a8:	005b      	lsls	r3, r3, #1
 80017aa:	4413      	add	r3, r2
 80017ac:	881b      	ldrh	r3, [r3, #0]
 80017ae:	837b      	strh	r3, [r7, #26]
 80017b0:	e04c      	b.n	800184c <ST7565_DrawChar+0x1d4>
			} else if (ch == 178) {	// 168   ASCII - 
 80017b2:	7afb      	ldrb	r3, [r7, #11]
 80017b4:	2bb2      	cmp	r3, #178	; 0xb2
 80017b6:	d10f      	bne.n	80017d8 <ST7565_DrawChar+0x160>
				// 164  (   )
				b = Font->data[164 * Font->FontHeight + i];
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	f8d3 2002 	ldr.w	r2, [r3, #2]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	785b      	ldrb	r3, [r3, #1]
 80017c2:	4619      	mov	r1, r3
 80017c4:	23a4      	movs	r3, #164	; 0xa4
 80017c6:	fb03 f101 	mul.w	r1, r3, r1
 80017ca:	8bfb      	ldrh	r3, [r7, #30]
 80017cc:	440b      	add	r3, r1
 80017ce:	005b      	lsls	r3, r3, #1
 80017d0:	4413      	add	r3, r2
 80017d2:	881b      	ldrh	r3, [r3, #0]
 80017d4:	837b      	strh	r3, [r7, #26]
 80017d6:	e039      	b.n	800184c <ST7565_DrawChar+0x1d4>
			}
			else if (ch == 179) {	// 184   ASCII - 
 80017d8:	7afb      	ldrb	r3, [r7, #11]
 80017da:	2bb3      	cmp	r3, #179	; 0xb3
 80017dc:	d111      	bne.n	8001802 <ST7565_DrawChar+0x18a>
				// 165   (   )
				b = Font->data[165 * Font->FontHeight + i];
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	f8d3 2002 	ldr.w	r2, [r3, #2]
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	785b      	ldrb	r3, [r3, #1]
 80017e8:	4619      	mov	r1, r3
 80017ea:	460b      	mov	r3, r1
 80017ec:	009b      	lsls	r3, r3, #2
 80017ee:	440b      	add	r3, r1
 80017f0:	0159      	lsls	r1, r3, #5
 80017f2:	4419      	add	r1, r3
 80017f4:	8bfb      	ldrh	r3, [r7, #30]
 80017f6:	440b      	add	r3, r1
 80017f8:	005b      	lsls	r3, r3, #1
 80017fa:	4413      	add	r3, r2
 80017fc:	881b      	ldrh	r3, [r3, #0]
 80017fe:	837b      	strh	r3, [r7, #26]
 8001800:	e024      	b.n	800184c <ST7565_DrawChar+0x1d4>
			} else if (ch == 186) {	// 184   ASCII - 
 8001802:	7afb      	ldrb	r3, [r7, #11]
 8001804:	2bba      	cmp	r3, #186	; 0xba
 8001806:	d10f      	bne.n	8001828 <ST7565_DrawChar+0x1b0>
				// 166   (   )
				b = Font->data[166 * Font->FontHeight + i];
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	f8d3 2002 	ldr.w	r2, [r3, #2]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	785b      	ldrb	r3, [r3, #1]
 8001812:	4619      	mov	r1, r3
 8001814:	23a6      	movs	r3, #166	; 0xa6
 8001816:	fb03 f101 	mul.w	r1, r3, r1
 800181a:	8bfb      	ldrh	r3, [r7, #30]
 800181c:	440b      	add	r3, r1
 800181e:	005b      	lsls	r3, r3, #1
 8001820:	4413      	add	r3, r2
 8001822:	881b      	ldrh	r3, [r3, #0]
 8001824:	837b      	strh	r3, [r7, #26]
 8001826:	e011      	b.n	800184c <ST7565_DrawChar+0x1d4>
			} else if (ch == 191) {	// 168   ASCII - 
 8001828:	7afb      	ldrb	r3, [r7, #11]
 800182a:	2bbf      	cmp	r3, #191	; 0xbf
 800182c:	d10e      	bne.n	800184c <ST7565_DrawChar+0x1d4>
				// 167  (   )
				b = Font->data[167 * Font->FontHeight + i];
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	f8d3 2002 	ldr.w	r2, [r3, #2]
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	785b      	ldrb	r3, [r3, #1]
 8001838:	4619      	mov	r1, r3
 800183a:	23a7      	movs	r3, #167	; 0xa7
 800183c:	fb03 f101 	mul.w	r1, r3, r1
 8001840:	8bfb      	ldrh	r3, [r7, #30]
 8001842:	440b      	add	r3, r1
 8001844:	005b      	lsls	r3, r3, #1
 8001846:	4413      	add	r3, r2
 8001848:	881b      	ldrh	r3, [r3, #0]
 800184a:	837b      	strh	r3, [r7, #26]
			}
			//-----------------------------------------------------------------------------
			
			for (j = 0; j < Font->FontWidth; j++) {
 800184c:	2300      	movs	r3, #0
 800184e:	83bb      	strh	r3, [r7, #28]
 8001850:	e071      	b.n	8001936 <ST7565_DrawChar+0x2be>
				if ((b << j) & 0x8000) {
 8001852:	8b7a      	ldrh	r2, [r7, #26]
 8001854:	8bbb      	ldrh	r3, [r7, #28]
 8001856:	fa02 f303 	lsl.w	r3, r2, r3
 800185a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800185e:	2b00      	cmp	r3, #0
 8001860:	d02d      	beq.n	80018be <ST7565_DrawChar+0x246>
					for (yy = 0; yy < multiplier; yy++){
 8001862:	2300      	movs	r3, #0
 8001864:	827b      	strh	r3, [r7, #18]
 8001866:	e023      	b.n	80018b0 <ST7565_DrawChar+0x238>
						for (xx = 0; xx < multiplier; xx++){
 8001868:	2300      	movs	r3, #0
 800186a:	82bb      	strh	r3, [r7, #20]
 800186c:	e014      	b.n	8001898 <ST7565_DrawChar+0x220>
							ST7565_Draw_pixel(X + xx, Y + yy, color);
 800186e:	8b3a      	ldrh	r2, [r7, #24]
 8001870:	8abb      	ldrh	r3, [r7, #20]
 8001872:	4413      	add	r3, r2
 8001874:	b29b      	uxth	r3, r3
 8001876:	b218      	sxth	r0, r3
 8001878:	8afa      	ldrh	r2, [r7, #22]
 800187a:	8a7b      	ldrh	r3, [r7, #18]
 800187c:	4413      	add	r3, r2
 800187e:	b29b      	uxth	r3, r3
 8001880:	b21b      	sxth	r3, r3
 8001882:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8001886:	4619      	mov	r1, r3
 8001888:	f7ff fe60 	bl	800154c <ST7565_Draw_pixel>
						for (xx = 0; xx < multiplier; xx++){
 800188c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001890:	b29b      	uxth	r3, r3
 8001892:	3301      	adds	r3, #1
 8001894:	b29b      	uxth	r3, r3
 8001896:	82bb      	strh	r3, [r7, #20]
 8001898:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800189c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80018a0:	429a      	cmp	r2, r3
 80018a2:	dbe4      	blt.n	800186e <ST7565_DrawChar+0x1f6>
					for (yy = 0; yy < multiplier; yy++){
 80018a4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80018a8:	b29b      	uxth	r3, r3
 80018aa:	3301      	adds	r3, #1
 80018ac:	b29b      	uxth	r3, r3
 80018ae:	827b      	strh	r3, [r7, #18]
 80018b0:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80018b4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80018b8:	429a      	cmp	r2, r3
 80018ba:	dbd5      	blt.n	8001868 <ST7565_DrawChar+0x1f0>
 80018bc:	e031      	b.n	8001922 <ST7565_DrawChar+0x2aa>
						}
					}
				} else {//               -------------
					for (yy = 0; yy < multiplier; yy++){
 80018be:	2300      	movs	r3, #0
 80018c0:	827b      	strh	r3, [r7, #18]
 80018c2:	e028      	b.n	8001916 <ST7565_DrawChar+0x29e>
						for (xx = 0; xx < multiplier; xx++){
 80018c4:	2300      	movs	r3, #0
 80018c6:	82bb      	strh	r3, [r7, #20]
 80018c8:	e019      	b.n	80018fe <ST7565_DrawChar+0x286>
							ST7565_Draw_pixel(X + xx, Y + yy, !color);
 80018ca:	8b3a      	ldrh	r2, [r7, #24]
 80018cc:	8abb      	ldrh	r3, [r7, #20]
 80018ce:	4413      	add	r3, r2
 80018d0:	b29b      	uxth	r3, r3
 80018d2:	b218      	sxth	r0, r3
 80018d4:	8afa      	ldrh	r2, [r7, #22]
 80018d6:	8a7b      	ldrh	r3, [r7, #18]
 80018d8:	4413      	add	r3, r2
 80018da:	b29b      	uxth	r3, r3
 80018dc:	b219      	sxth	r1, r3
 80018de:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	bf0c      	ite	eq
 80018e6:	2301      	moveq	r3, #1
 80018e8:	2300      	movne	r3, #0
 80018ea:	b2db      	uxtb	r3, r3
 80018ec:	461a      	mov	r2, r3
 80018ee:	f7ff fe2d 	bl	800154c <ST7565_Draw_pixel>
						for (xx = 0; xx < multiplier; xx++){
 80018f2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80018f6:	b29b      	uxth	r3, r3
 80018f8:	3301      	adds	r3, #1
 80018fa:	b29b      	uxth	r3, r3
 80018fc:	82bb      	strh	r3, [r7, #20]
 80018fe:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001902:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001906:	429a      	cmp	r2, r3
 8001908:	dbdf      	blt.n	80018ca <ST7565_DrawChar+0x252>
					for (yy = 0; yy < multiplier; yy++){
 800190a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800190e:	b29b      	uxth	r3, r3
 8001910:	3301      	adds	r3, #1
 8001912:	b29b      	uxth	r3, r3
 8001914:	827b      	strh	r3, [r7, #18]
 8001916:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800191a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800191e:	429a      	cmp	r2, r3
 8001920:	dbd0      	blt.n	80018c4 <ST7565_DrawChar+0x24c>
						}
					}
				}
				//----------------------------------------------------------------------------------------------------
				X += multiplier;
 8001922:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001926:	b29a      	uxth	r2, r3
 8001928:	8b3b      	ldrh	r3, [r7, #24]
 800192a:	4413      	add	r3, r2
 800192c:	b29b      	uxth	r3, r3
 800192e:	833b      	strh	r3, [r7, #24]
			for (j = 0; j < Font->FontWidth; j++) {
 8001930:	8bbb      	ldrh	r3, [r7, #28]
 8001932:	3301      	adds	r3, #1
 8001934:	83bb      	strh	r3, [r7, #28]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	b29b      	uxth	r3, r3
 800193c:	8bba      	ldrh	r2, [r7, #28]
 800193e:	429a      	cmp	r2, r3
 8001940:	d387      	bcc.n	8001852 <ST7565_DrawChar+0x1da>
			}
			X = x;
 8001942:	89fb      	ldrh	r3, [r7, #14]
 8001944:	833b      	strh	r3, [r7, #24]
			Y += multiplier;
 8001946:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800194a:	b29a      	uxth	r2, r3
 800194c:	8afb      	ldrh	r3, [r7, #22]
 800194e:	4413      	add	r3, r2
 8001950:	b29b      	uxth	r3, r3
 8001952:	82fb      	strh	r3, [r7, #22]
		for (i = 0; i < Font->FontHeight; i++) {
 8001954:	8bfb      	ldrh	r3, [r7, #30]
 8001956:	3301      	adds	r3, #1
 8001958:	83fb      	strh	r3, [r7, #30]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	785b      	ldrb	r3, [r3, #1]
 800195e:	b29b      	uxth	r3, r3
 8001960:	8bfa      	ldrh	r2, [r7, #30]
 8001962:	429a      	cmp	r2, r3
 8001964:	f4ff aeaf 	bcc.w	80016c6 <ST7565_DrawChar+0x4e>
		}
		
	}
}
 8001968:	bf00      	nop
 800196a:	3720      	adds	r7, #32
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}

08001970 <ST7565_Print>:
 * @brief	 (  ):        (   (     . )  
 * @param	(  ):	 X(0 - 127)  Y(0 - 63), , , ,  1  0
 * @return  (  ):
*******************************************************************************/
void ST7565_Print(int16_t x, int16_t y, char *str, FontDef_t *Font, uint8_t multiplier, uint8_t color)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b088      	sub	sp, #32
 8001974:	af02      	add	r7, sp, #8
 8001976:	60ba      	str	r2, [r7, #8]
 8001978:	607b      	str	r3, [r7, #4]
 800197a:	4603      	mov	r3, r0
 800197c:	81fb      	strh	r3, [r7, #14]
 800197e:	460b      	mov	r3, r1
 8001980:	81bb      	strh	r3, [r7, #12]
unsigned char buff_char;
uint16_t len = strlen(str);
 8001982:	68b8      	ldr	r0, [r7, #8]
 8001984:	f7fe fc24 	bl	80001d0 <strlen>
 8001988:	4603      	mov	r3, r0
 800198a:	82bb      	strh	r3, [r7, #20]

	if (multiplier < 1) multiplier = 1;
 800198c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001990:	2b00      	cmp	r3, #0
 8001992:	f040 809c 	bne.w	8001ace <ST7565_Print+0x15e>
 8001996:	2301      	movs	r3, #1
 8001998:	f887 3020 	strb.w	r3, [r7, #32]
	
	while (len--) {
 800199c:	e097      	b.n	8001ace <ST7565_Print+0x15e>
		//---------------------------------------------------------------------
		//    UTF-8,     if
		//   ASCII Win-1251  (  128-255)
		//      (   UTF-8    )
		//      0xC0 (       0xD0  0xD1    )
		if ( (uint8_t)*str >= 0xC0 ) {	//  0xC0    'A'  ASCII Win-1251
 800199e:	68bb      	ldr	r3, [r7, #8]
 80019a0:	781b      	ldrb	r3, [r3, #0]
 80019a2:	2bbf      	cmp	r3, #191	; 0xbf
 80019a4:	d974      	bls.n	8001a90 <ST7565_Print+0x120>
			//      0xD0  0xD1
			switch ((uint8_t)*str) {
 80019a6:	68bb      	ldr	r3, [r7, #8]
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	2bd0      	cmp	r3, #208	; 0xd0
 80019ac:	d002      	beq.n	80019b4 <ST7565_Print+0x44>
 80019ae:	2bd1      	cmp	r3, #209	; 0xd1
 80019b0:	d02c      	beq.n	8001a0c <ST7565_Print+0x9c>
 80019b2:	e05b      	b.n	8001a6c <ST7565_Print+0xfc>
				case 0xD0:
				//{
					//        
					str++;
 80019b4:	68bb      	ldr	r3, [r7, #8]
 80019b6:	3301      	adds	r3, #1
 80019b8:	60bb      	str	r3, [r7, #8]
					//      
					if ((uint8_t)*str == 0x81) { buff_char = 0xA8; break; }		//    (          DrawChar() )
 80019ba:	68bb      	ldr	r3, [r7, #8]
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	2b81      	cmp	r3, #129	; 0x81
 80019c0:	d102      	bne.n	80019c8 <ST7565_Print+0x58>
 80019c2:	23a8      	movs	r3, #168	; 0xa8
 80019c4:	75fb      	strb	r3, [r7, #23]
 80019c6:	e051      	b.n	8001a6c <ST7565_Print+0xfc>
					else if ((uint8_t)*str >= 0x90 && (uint8_t)*str <= 0xBF) { buff_char = (*str) + 0x30; }	//   ... ...     +48
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	2b8f      	cmp	r3, #143	; 0x8f
 80019ce:	d908      	bls.n	80019e2 <ST7565_Print+0x72>
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	2bbf      	cmp	r3, #191	; 0xbf
 80019d6:	d804      	bhi.n	80019e2 <ST7565_Print+0x72>
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	781b      	ldrb	r3, [r3, #0]
 80019dc:	3330      	adds	r3, #48	; 0x30
 80019de:	75fb      	strb	r3, [r7, #23]
					else if ((uint8_t)*str == 0x84) { buff_char = 0xAA; break; }		//    (          DrawChar() )
					else if ((uint8_t)*str == 0x86) { buff_char = 0xB2; break; }		//    (          DrawChar() )
					else if ((uint8_t)*str == 0x87) { buff_char = 0xAF; break; }		//    (          DrawChar() )
				break;
 80019e0:	e041      	b.n	8001a66 <ST7565_Print+0xf6>
					else if ((uint8_t)*str == 0x84) { buff_char = 0xAA; break; }		//    (          DrawChar() )
 80019e2:	68bb      	ldr	r3, [r7, #8]
 80019e4:	781b      	ldrb	r3, [r3, #0]
 80019e6:	2b84      	cmp	r3, #132	; 0x84
 80019e8:	d102      	bne.n	80019f0 <ST7565_Print+0x80>
 80019ea:	23aa      	movs	r3, #170	; 0xaa
 80019ec:	75fb      	strb	r3, [r7, #23]
 80019ee:	e03d      	b.n	8001a6c <ST7565_Print+0xfc>
					else if ((uint8_t)*str == 0x86) { buff_char = 0xB2; break; }		//    (          DrawChar() )
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	2b86      	cmp	r3, #134	; 0x86
 80019f6:	d102      	bne.n	80019fe <ST7565_Print+0x8e>
 80019f8:	23b2      	movs	r3, #178	; 0xb2
 80019fa:	75fb      	strb	r3, [r7, #23]
 80019fc:	e036      	b.n	8001a6c <ST7565_Print+0xfc>
					else if ((uint8_t)*str == 0x87) { buff_char = 0xAF; break; }		//    (          DrawChar() )
 80019fe:	68bb      	ldr	r3, [r7, #8]
 8001a00:	781b      	ldrb	r3, [r3, #0]
 8001a02:	2b87      	cmp	r3, #135	; 0x87
 8001a04:	d12f      	bne.n	8001a66 <ST7565_Print+0xf6>
 8001a06:	23af      	movs	r3, #175	; 0xaf
 8001a08:	75fb      	strb	r3, [r7, #23]
 8001a0a:	e02f      	b.n	8001a6c <ST7565_Print+0xfc>
				//}
				case 0xD1:
				//{
					//        
					str++;
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	3301      	adds	r3, #1
 8001a10:	60bb      	str	r3, [r7, #8]
					//      
					if ((uint8_t)*str == 0x91) { buff_char = 0xB8; break; }		//    (          DrawChar() )
 8001a12:	68bb      	ldr	r3, [r7, #8]
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	2b91      	cmp	r3, #145	; 0x91
 8001a18:	d102      	bne.n	8001a20 <ST7565_Print+0xb0>
 8001a1a:	23b8      	movs	r3, #184	; 0xb8
 8001a1c:	75fb      	strb	r3, [r7, #23]
 8001a1e:	e025      	b.n	8001a6c <ST7565_Print+0xfc>
					else if ((uint8_t)*str >= 0x80 && (uint8_t)*str <= 0x8F) { buff_char = (*str) + 0x70; }	//   ...	   +112
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	b25b      	sxtb	r3, r3
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	da08      	bge.n	8001a3c <ST7565_Print+0xcc>
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	781b      	ldrb	r3, [r3, #0]
 8001a2e:	2b8f      	cmp	r3, #143	; 0x8f
 8001a30:	d804      	bhi.n	8001a3c <ST7565_Print+0xcc>
 8001a32:	68bb      	ldr	r3, [r7, #8]
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	3370      	adds	r3, #112	; 0x70
 8001a38:	75fb      	strb	r3, [r7, #23]
					else if ((uint8_t)*str == 0x94) { buff_char = 0xBA; break; }		//    (          DrawChar() )
					else if ((uint8_t)*str == 0x96) { buff_char = 0xB3; break; }		//    (          DrawChar() )
					else if ((uint8_t)*str == 0x97) { buff_char = 0xBF; break; }		//    (          DrawChar() )
				break;
 8001a3a:	e016      	b.n	8001a6a <ST7565_Print+0xfa>
					else if ((uint8_t)*str == 0x94) { buff_char = 0xBA; break; }		//    (          DrawChar() )
 8001a3c:	68bb      	ldr	r3, [r7, #8]
 8001a3e:	781b      	ldrb	r3, [r3, #0]
 8001a40:	2b94      	cmp	r3, #148	; 0x94
 8001a42:	d102      	bne.n	8001a4a <ST7565_Print+0xda>
 8001a44:	23ba      	movs	r3, #186	; 0xba
 8001a46:	75fb      	strb	r3, [r7, #23]
 8001a48:	e010      	b.n	8001a6c <ST7565_Print+0xfc>
					else if ((uint8_t)*str == 0x96) { buff_char = 0xB3; break; }		//    (          DrawChar() )
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	781b      	ldrb	r3, [r3, #0]
 8001a4e:	2b96      	cmp	r3, #150	; 0x96
 8001a50:	d102      	bne.n	8001a58 <ST7565_Print+0xe8>
 8001a52:	23b3      	movs	r3, #179	; 0xb3
 8001a54:	75fb      	strb	r3, [r7, #23]
 8001a56:	e009      	b.n	8001a6c <ST7565_Print+0xfc>
					else if ((uint8_t)*str == 0x97) { buff_char = 0xBF; break; }		//    (          DrawChar() )
 8001a58:	68bb      	ldr	r3, [r7, #8]
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	2b97      	cmp	r3, #151	; 0x97
 8001a5e:	d104      	bne.n	8001a6a <ST7565_Print+0xfa>
 8001a60:	23bf      	movs	r3, #191	; 0xbf
 8001a62:	75fb      	strb	r3, [r7, #23]
 8001a64:	e002      	b.n	8001a6c <ST7565_Print+0xfc>
				break;
 8001a66:	bf00      	nop
 8001a68:	e000      	b.n	8001a6c <ST7565_Print+0xfc>
				break;
 8001a6a:	bf00      	nop
				//}
			}
			//       2   
			len--;
 8001a6c:	8abb      	ldrh	r3, [r7, #20]
 8001a6e:	3b01      	subs	r3, #1
 8001a70:	82bb      	strh	r3, [r7, #20]
			ST7565_DrawChar(x, y, buff_char, Font, multiplier, color);
 8001a72:	7dfa      	ldrb	r2, [r7, #23]
 8001a74:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001a78:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8001a7c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001a80:	9301      	str	r3, [sp, #4]
 8001a82:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a86:	9300      	str	r3, [sp, #0]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	f7ff fdf5 	bl	8001678 <ST7565_DrawChar>
 8001a8e:	e00e      	b.n	8001aae <ST7565_Print+0x13e>
		} else {
			ST7565_DrawChar(x, y, *str, Font, multiplier, color);
 8001a90:	68bb      	ldr	r3, [r7, #8]
 8001a92:	781a      	ldrb	r2, [r3, #0]
 8001a94:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001a98:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8001a9c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001aa0:	9301      	str	r3, [sp, #4]
 8001aa2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001aa6:	9300      	str	r3, [sp, #0]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	f7ff fde5 	bl	8001678 <ST7565_DrawChar>
		}
		
		x += (Font->FontWidth * multiplier);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	b29a      	uxth	r2, r3
 8001ab4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001ab8:	b29b      	uxth	r3, r3
 8001aba:	fb12 f303 	smulbb	r3, r2, r3
 8001abe:	b29a      	uxth	r2, r3
 8001ac0:	89fb      	ldrh	r3, [r7, #14]
 8001ac2:	4413      	add	r3, r2
 8001ac4:	b29b      	uxth	r3, r3
 8001ac6:	81fb      	strh	r3, [r7, #14]
		str++;
 8001ac8:	68bb      	ldr	r3, [r7, #8]
 8001aca:	3301      	adds	r3, #1
 8001acc:	60bb      	str	r3, [r7, #8]
	while (len--) {
 8001ace:	8abb      	ldrh	r3, [r7, #20]
 8001ad0:	1e5a      	subs	r2, r3, #1
 8001ad2:	82ba      	strh	r2, [r7, #20]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	f47f af62 	bne.w	800199e <ST7565_Print+0x2e>
	}
}
 8001ada:	bf00      	nop
 8001adc:	bf00      	nop
 8001ade:	3718      	adds	r7, #24
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}

08001ae4 <ST7565_DrawLine>:
	* @param	(  ):	       0  1
								X(0 - 127)  Y(0 - 63)
	* @return  (  ):	
*******************************************************************************/
void ST7565_DrawLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint8_t c)
{
 8001ae4:	b590      	push	{r4, r7, lr}
 8001ae6:	b087      	sub	sp, #28
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	4604      	mov	r4, r0
 8001aec:	4608      	mov	r0, r1
 8001aee:	4611      	mov	r1, r2
 8001af0:	461a      	mov	r2, r3
 8001af2:	4623      	mov	r3, r4
 8001af4:	80fb      	strh	r3, [r7, #6]
 8001af6:	4603      	mov	r3, r0
 8001af8:	80bb      	strh	r3, [r7, #4]
 8001afa:	460b      	mov	r3, r1
 8001afc:	807b      	strh	r3, [r7, #2]
 8001afe:	4613      	mov	r3, r2
 8001b00:	803b      	strh	r3, [r7, #0]
int16_t dx, dy, sx, sy, err, e2, i, tmp;
	
	/* Check for overflow */
	if (x0 >= SCREEN_WIDTH)  x0 = SCREEN_WIDTH  - 1;
 8001b02:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b06:	2b7f      	cmp	r3, #127	; 0x7f
 8001b08:	dd01      	ble.n	8001b0e <ST7565_DrawLine+0x2a>
 8001b0a:	237f      	movs	r3, #127	; 0x7f
 8001b0c:	80fb      	strh	r3, [r7, #6]
	if (x1 >= SCREEN_WIDTH)  x1 = SCREEN_WIDTH  - 1;
 8001b0e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001b12:	2b7f      	cmp	r3, #127	; 0x7f
 8001b14:	dd01      	ble.n	8001b1a <ST7565_DrawLine+0x36>
 8001b16:	237f      	movs	r3, #127	; 0x7f
 8001b18:	807b      	strh	r3, [r7, #2]
	if (y0 >= SCREEN_HEIGHT) y0 = SCREEN_HEIGHT - 1;
 8001b1a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001b1e:	2b3f      	cmp	r3, #63	; 0x3f
 8001b20:	dd01      	ble.n	8001b26 <ST7565_DrawLine+0x42>
 8001b22:	233f      	movs	r3, #63	; 0x3f
 8001b24:	80bb      	strh	r3, [r7, #4]
	if (y1 >= SCREEN_HEIGHT) y1 = SCREEN_HEIGHT - 1;
 8001b26:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001b2a:	2b3f      	cmp	r3, #63	; 0x3f
 8001b2c:	dd01      	ble.n	8001b32 <ST7565_DrawLine+0x4e>
 8001b2e:	233f      	movs	r3, #63	; 0x3f
 8001b30:	803b      	strh	r3, [r7, #0]
	
	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1); 
 8001b32:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001b36:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001b3a:	429a      	cmp	r2, r3
 8001b3c:	da05      	bge.n	8001b4a <ST7565_DrawLine+0x66>
 8001b3e:	887a      	ldrh	r2, [r7, #2]
 8001b40:	88fb      	ldrh	r3, [r7, #6]
 8001b42:	1ad3      	subs	r3, r2, r3
 8001b44:	b29b      	uxth	r3, r3
 8001b46:	b21b      	sxth	r3, r3
 8001b48:	e004      	b.n	8001b54 <ST7565_DrawLine+0x70>
 8001b4a:	88fa      	ldrh	r2, [r7, #6]
 8001b4c:	887b      	ldrh	r3, [r7, #2]
 8001b4e:	1ad3      	subs	r3, r2, r3
 8001b50:	b29b      	uxth	r3, r3
 8001b52:	b21b      	sxth	r3, r3
 8001b54:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); 
 8001b56:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001b5a:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001b5e:	429a      	cmp	r2, r3
 8001b60:	da05      	bge.n	8001b6e <ST7565_DrawLine+0x8a>
 8001b62:	883a      	ldrh	r2, [r7, #0]
 8001b64:	88bb      	ldrh	r3, [r7, #4]
 8001b66:	1ad3      	subs	r3, r2, r3
 8001b68:	b29b      	uxth	r3, r3
 8001b6a:	b21b      	sxth	r3, r3
 8001b6c:	e004      	b.n	8001b78 <ST7565_DrawLine+0x94>
 8001b6e:	88ba      	ldrh	r2, [r7, #4]
 8001b70:	883b      	ldrh	r3, [r7, #0]
 8001b72:	1ad3      	subs	r3, r2, r3
 8001b74:	b29b      	uxth	r3, r3
 8001b76:	b21b      	sxth	r3, r3
 8001b78:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1; 
 8001b7a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001b7e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001b82:	429a      	cmp	r2, r3
 8001b84:	da01      	bge.n	8001b8a <ST7565_DrawLine+0xa6>
 8001b86:	2301      	movs	r3, #1
 8001b88:	e001      	b.n	8001b8e <ST7565_DrawLine+0xaa>
 8001b8a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001b8e:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1; 
 8001b90:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001b94:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	da01      	bge.n	8001ba0 <ST7565_DrawLine+0xbc>
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	e001      	b.n	8001ba4 <ST7565_DrawLine+0xc0>
 8001ba0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001ba4:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2; 
 8001ba6:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001baa:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001bae:	429a      	cmp	r2, r3
 8001bb0:	dd06      	ble.n	8001bc0 <ST7565_DrawLine+0xdc>
 8001bb2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001bb6:	0fda      	lsrs	r2, r3, #31
 8001bb8:	4413      	add	r3, r2
 8001bba:	105b      	asrs	r3, r3, #1
 8001bbc:	b21b      	sxth	r3, r3
 8001bbe:	e006      	b.n	8001bce <ST7565_DrawLine+0xea>
 8001bc0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001bc4:	0fda      	lsrs	r2, r3, #31
 8001bc6:	4413      	add	r3, r2
 8001bc8:	105b      	asrs	r3, r3, #1
 8001bca:	425b      	negs	r3, r3
 8001bcc:	b21b      	sxth	r3, r3
 8001bce:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 8001bd0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d130      	bne.n	8001c3a <ST7565_DrawLine+0x156>
		if (y1 < y0) {
 8001bd8:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001bdc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001be0:	429a      	cmp	r2, r3
 8001be2:	da05      	bge.n	8001bf0 <ST7565_DrawLine+0x10c>
			tmp = y1;
 8001be4:	883b      	ldrh	r3, [r7, #0]
 8001be6:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8001be8:	88bb      	ldrh	r3, [r7, #4]
 8001bea:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8001bec:	893b      	ldrh	r3, [r7, #8]
 8001bee:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 8001bf0:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001bf4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001bf8:	429a      	cmp	r2, r3
 8001bfa:	da05      	bge.n	8001c08 <ST7565_DrawLine+0x124>
			tmp = x1;
 8001bfc:	887b      	ldrh	r3, [r7, #2]
 8001bfe:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8001c00:	88fb      	ldrh	r3, [r7, #6]
 8001c02:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8001c04:	893b      	ldrh	r3, [r7, #8]
 8001c06:	80fb      	strh	r3, [r7, #6]
		}
		
		// Vertical line
		for (i = y0; i <= y1; i++) ST7565_Draw_pixel(x0, i, c);
 8001c08:	88bb      	ldrh	r3, [r7, #4]
 8001c0a:	82bb      	strh	r3, [r7, #20]
 8001c0c:	e00e      	b.n	8001c2c <ST7565_DrawLine+0x148>
 8001c0e:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001c12:	f9b7 1014 	ldrsh.w	r1, [r7, #20]
 8001c16:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f7ff fc96 	bl	800154c <ST7565_Draw_pixel>
 8001c20:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001c24:	b29b      	uxth	r3, r3
 8001c26:	3301      	adds	r3, #1
 8001c28:	b29b      	uxth	r3, r3
 8001c2a:	82bb      	strh	r3, [r7, #20]
 8001c2c:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001c30:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001c34:	429a      	cmp	r2, r3
 8001c36:	ddea      	ble.n	8001c0e <ST7565_DrawLine+0x12a>
		
		return;
 8001c38:	e06e      	b.n	8001d18 <ST7565_DrawLine+0x234>
	}
	
	if (dy == 0) {
 8001c3a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d130      	bne.n	8001ca4 <ST7565_DrawLine+0x1c0>
		if (y1 < y0) {
 8001c42:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001c46:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001c4a:	429a      	cmp	r2, r3
 8001c4c:	da05      	bge.n	8001c5a <ST7565_DrawLine+0x176>
			tmp = y1;
 8001c4e:	883b      	ldrh	r3, [r7, #0]
 8001c50:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8001c52:	88bb      	ldrh	r3, [r7, #4]
 8001c54:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8001c56:	893b      	ldrh	r3, [r7, #8]
 8001c58:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 8001c5a:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001c5e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c62:	429a      	cmp	r2, r3
 8001c64:	da05      	bge.n	8001c72 <ST7565_DrawLine+0x18e>
			tmp = x1;
 8001c66:	887b      	ldrh	r3, [r7, #2]
 8001c68:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8001c6a:	88fb      	ldrh	r3, [r7, #6]
 8001c6c:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8001c6e:	893b      	ldrh	r3, [r7, #8]
 8001c70:	80fb      	strh	r3, [r7, #6]
		}
		
		// Horizontal line
		for (i = x0; i <= x1; i++) ST7565_Draw_pixel(i, y0, c);
 8001c72:	88fb      	ldrh	r3, [r7, #6]
 8001c74:	82bb      	strh	r3, [r7, #20]
 8001c76:	e00e      	b.n	8001c96 <ST7565_DrawLine+0x1b2>
 8001c78:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001c7c:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001c80:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001c84:	4618      	mov	r0, r3
 8001c86:	f7ff fc61 	bl	800154c <ST7565_Draw_pixel>
 8001c8a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001c8e:	b29b      	uxth	r3, r3
 8001c90:	3301      	adds	r3, #1
 8001c92:	b29b      	uxth	r3, r3
 8001c94:	82bb      	strh	r3, [r7, #20]
 8001c96:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001c9a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	ddea      	ble.n	8001c78 <ST7565_DrawLine+0x194>
		
		return;
 8001ca2:	e039      	b.n	8001d18 <ST7565_DrawLine+0x234>
	}
	
	while (1) {
		ST7565_Draw_pixel(x0, y0, c);
 8001ca4:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001ca8:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001cac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7ff fc4b 	bl	800154c <ST7565_Draw_pixel>
		if (x0 == x1 && y0 == y1) break;
 8001cb6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001cba:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001cbe:	429a      	cmp	r2, r3
 8001cc0:	d105      	bne.n	8001cce <ST7565_DrawLine+0x1ea>
 8001cc2:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001cc6:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001cca:	429a      	cmp	r2, r3
 8001ccc:	d023      	beq.n	8001d16 <ST7565_DrawLine+0x232>

		e2 = err; 
 8001cce:	8afb      	ldrh	r3, [r7, #22]
 8001cd0:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 8001cd2:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001cd6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001cda:	425b      	negs	r3, r3
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	dd09      	ble.n	8001cf4 <ST7565_DrawLine+0x210>
			err -= dy;
 8001ce0:	8afa      	ldrh	r2, [r7, #22]
 8001ce2:	8a3b      	ldrh	r3, [r7, #16]
 8001ce4:	1ad3      	subs	r3, r2, r3
 8001ce6:	b29b      	uxth	r3, r3
 8001ce8:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 8001cea:	88fa      	ldrh	r2, [r7, #6]
 8001cec:	89fb      	ldrh	r3, [r7, #14]
 8001cee:	4413      	add	r3, r2
 8001cf0:	b29b      	uxth	r3, r3
 8001cf2:	80fb      	strh	r3, [r7, #6]
		} 
		if (e2 < dy) {
 8001cf4:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001cf8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	dad1      	bge.n	8001ca4 <ST7565_DrawLine+0x1c0>
			err += dx;
 8001d00:	8afa      	ldrh	r2, [r7, #22]
 8001d02:	8a7b      	ldrh	r3, [r7, #18]
 8001d04:	4413      	add	r3, r2
 8001d06:	b29b      	uxth	r3, r3
 8001d08:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 8001d0a:	88ba      	ldrh	r2, [r7, #4]
 8001d0c:	89bb      	ldrh	r3, [r7, #12]
 8001d0e:	4413      	add	r3, r2
 8001d10:	b29b      	uxth	r3, r3
 8001d12:	80bb      	strh	r3, [r7, #4]
		ST7565_Draw_pixel(x0, y0, c);
 8001d14:	e7c6      	b.n	8001ca4 <ST7565_DrawLine+0x1c0>
		if (x0 == x1 && y0 == y1) break;
 8001d16:	bf00      	nop
		} 
	}
}
 8001d18:	371c      	adds	r7, #28
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd90      	pop	{r4, r7, pc}

08001d1e <ST7565_DrawRectangle>:
	* @param	(  ):	        
								X(0 - 127)  Y(0 - 63)
	* @return  (  ):	
*******************************************************************************/
void ST7565_DrawRectangle(int16_t x, int16_t y, int16_t w, int16_t h, uint8_t c)
{
 8001d1e:	b590      	push	{r4, r7, lr}
 8001d20:	b085      	sub	sp, #20
 8001d22:	af02      	add	r7, sp, #8
 8001d24:	4604      	mov	r4, r0
 8001d26:	4608      	mov	r0, r1
 8001d28:	4611      	mov	r1, r2
 8001d2a:	461a      	mov	r2, r3
 8001d2c:	4623      	mov	r3, r4
 8001d2e:	80fb      	strh	r3, [r7, #6]
 8001d30:	4603      	mov	r3, r0
 8001d32:	80bb      	strh	r3, [r7, #4]
 8001d34:	460b      	mov	r3, r1
 8001d36:	807b      	strh	r3, [r7, #2]
 8001d38:	4613      	mov	r3, r2
 8001d3a:	803b      	strh	r3, [r7, #0]
	// Check input parameters
	if (x >= SCREEN_WIDTH || y >= SCREEN_HEIGHT) return;
 8001d3c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d40:	2b7f      	cmp	r3, #127	; 0x7f
 8001d42:	dc6a      	bgt.n	8001e1a <ST7565_DrawRectangle+0xfc>
 8001d44:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001d48:	2b3f      	cmp	r3, #63	; 0x3f
 8001d4a:	dc66      	bgt.n	8001e1a <ST7565_DrawRectangle+0xfc>
	
	// Check width and height
	if ((x + w) >= SCREEN_WIDTH)  w = SCREEN_WIDTH  - x;
 8001d4c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001d50:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001d54:	4413      	add	r3, r2
 8001d56:	2b7f      	cmp	r3, #127	; 0x7f
 8001d58:	dd04      	ble.n	8001d64 <ST7565_DrawRectangle+0x46>
 8001d5a:	88fb      	ldrh	r3, [r7, #6]
 8001d5c:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001d60:	b29b      	uxth	r3, r3
 8001d62:	807b      	strh	r3, [r7, #2]
	if ((y + h) >= SCREEN_HEIGHT) h = SCREEN_HEIGHT - y;
 8001d64:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001d68:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001d6c:	4413      	add	r3, r2
 8001d6e:	2b3f      	cmp	r3, #63	; 0x3f
 8001d70:	dd04      	ble.n	8001d7c <ST7565_DrawRectangle+0x5e>
 8001d72:	88bb      	ldrh	r3, [r7, #4]
 8001d74:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8001d78:	b29b      	uxth	r3, r3
 8001d7a:	803b      	strh	r3, [r7, #0]
	
	// Draw 4 lines
	ST7565_DrawLine(x, y, x + w, y, c);         // Top line
 8001d7c:	88fa      	ldrh	r2, [r7, #6]
 8001d7e:	887b      	ldrh	r3, [r7, #2]
 8001d80:	4413      	add	r3, r2
 8001d82:	b29b      	uxth	r3, r3
 8001d84:	b21a      	sxth	r2, r3
 8001d86:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8001d8a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001d8e:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001d92:	7e3b      	ldrb	r3, [r7, #24]
 8001d94:	9300      	str	r3, [sp, #0]
 8001d96:	4623      	mov	r3, r4
 8001d98:	f7ff fea4 	bl	8001ae4 <ST7565_DrawLine>
	ST7565_DrawLine(x, y + h, x + w, y + h, c); // Bottom line
 8001d9c:	88ba      	ldrh	r2, [r7, #4]
 8001d9e:	883b      	ldrh	r3, [r7, #0]
 8001da0:	4413      	add	r3, r2
 8001da2:	b29b      	uxth	r3, r3
 8001da4:	b219      	sxth	r1, r3
 8001da6:	88fa      	ldrh	r2, [r7, #6]
 8001da8:	887b      	ldrh	r3, [r7, #2]
 8001daa:	4413      	add	r3, r2
 8001dac:	b29b      	uxth	r3, r3
 8001dae:	b21c      	sxth	r4, r3
 8001db0:	88ba      	ldrh	r2, [r7, #4]
 8001db2:	883b      	ldrh	r3, [r7, #0]
 8001db4:	4413      	add	r3, r2
 8001db6:	b29b      	uxth	r3, r3
 8001db8:	b21a      	sxth	r2, r3
 8001dba:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001dbe:	7e3b      	ldrb	r3, [r7, #24]
 8001dc0:	9300      	str	r3, [sp, #0]
 8001dc2:	4613      	mov	r3, r2
 8001dc4:	4622      	mov	r2, r4
 8001dc6:	f7ff fe8d 	bl	8001ae4 <ST7565_DrawLine>
	ST7565_DrawLine(x, y, x, y + h, c);         // Left line
 8001dca:	88ba      	ldrh	r2, [r7, #4]
 8001dcc:	883b      	ldrh	r3, [r7, #0]
 8001dce:	4413      	add	r3, r2
 8001dd0:	b29b      	uxth	r3, r3
 8001dd2:	b21c      	sxth	r4, r3
 8001dd4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001dd8:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001ddc:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001de0:	7e3b      	ldrb	r3, [r7, #24]
 8001de2:	9300      	str	r3, [sp, #0]
 8001de4:	4623      	mov	r3, r4
 8001de6:	f7ff fe7d 	bl	8001ae4 <ST7565_DrawLine>
	ST7565_DrawLine(x + w, y, x + w, y + h, c); // Right line
 8001dea:	88fa      	ldrh	r2, [r7, #6]
 8001dec:	887b      	ldrh	r3, [r7, #2]
 8001dee:	4413      	add	r3, r2
 8001df0:	b29b      	uxth	r3, r3
 8001df2:	b218      	sxth	r0, r3
 8001df4:	88fa      	ldrh	r2, [r7, #6]
 8001df6:	887b      	ldrh	r3, [r7, #2]
 8001df8:	4413      	add	r3, r2
 8001dfa:	b29b      	uxth	r3, r3
 8001dfc:	b21c      	sxth	r4, r3
 8001dfe:	88ba      	ldrh	r2, [r7, #4]
 8001e00:	883b      	ldrh	r3, [r7, #0]
 8001e02:	4413      	add	r3, r2
 8001e04:	b29b      	uxth	r3, r3
 8001e06:	b21a      	sxth	r2, r3
 8001e08:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001e0c:	7e3b      	ldrb	r3, [r7, #24]
 8001e0e:	9300      	str	r3, [sp, #0]
 8001e10:	4613      	mov	r3, r2
 8001e12:	4622      	mov	r2, r4
 8001e14:	f7ff fe66 	bl	8001ae4 <ST7565_DrawLine>
 8001e18:	e000      	b.n	8001e1c <ST7565_DrawRectangle+0xfe>
	if (x >= SCREEN_WIDTH || y >= SCREEN_HEIGHT) return;
 8001e1a:	bf00      	nop
}
 8001e1c:	370c      	adds	r7, #12
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd90      	pop	{r4, r7, pc}

08001e22 <ST7565_DrawFilledRectangle>:
	* @param	(  ):	        
								X(0 - 127)  Y(0 - 63)
	* @return  (  ):	
*******************************************************************************/
void ST7565_DrawFilledRectangle(int16_t x, int16_t y, int16_t w, int16_t h, uint8_t c)
{
 8001e22:	b590      	push	{r4, r7, lr}
 8001e24:	b087      	sub	sp, #28
 8001e26:	af02      	add	r7, sp, #8
 8001e28:	4604      	mov	r4, r0
 8001e2a:	4608      	mov	r0, r1
 8001e2c:	4611      	mov	r1, r2
 8001e2e:	461a      	mov	r2, r3
 8001e30:	4623      	mov	r3, r4
 8001e32:	80fb      	strh	r3, [r7, #6]
 8001e34:	4603      	mov	r3, r0
 8001e36:	80bb      	strh	r3, [r7, #4]
 8001e38:	460b      	mov	r3, r1
 8001e3a:	807b      	strh	r3, [r7, #2]
 8001e3c:	4613      	mov	r3, r2
 8001e3e:	803b      	strh	r3, [r7, #0]
uint8_t i;
	
	// Check input parameters
	if (x >= SCREEN_WIDTH || y >= SCREEN_HEIGHT) return;
 8001e40:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e44:	2b7f      	cmp	r3, #127	; 0x7f
 8001e46:	dc41      	bgt.n	8001ecc <ST7565_DrawFilledRectangle+0xaa>
 8001e48:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001e4c:	2b3f      	cmp	r3, #63	; 0x3f
 8001e4e:	dc3d      	bgt.n	8001ecc <ST7565_DrawFilledRectangle+0xaa>
	
	// Check width and height
	if ((x + w) >= SCREEN_WIDTH)  w = SCREEN_WIDTH  - x;
 8001e50:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001e54:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001e58:	4413      	add	r3, r2
 8001e5a:	2b7f      	cmp	r3, #127	; 0x7f
 8001e5c:	dd04      	ble.n	8001e68 <ST7565_DrawFilledRectangle+0x46>
 8001e5e:	88fb      	ldrh	r3, [r7, #6]
 8001e60:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001e64:	b29b      	uxth	r3, r3
 8001e66:	807b      	strh	r3, [r7, #2]
	if ((y + h) >= SCREEN_HEIGHT) h = SCREEN_HEIGHT - y;
 8001e68:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001e6c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001e70:	4413      	add	r3, r2
 8001e72:	2b3f      	cmp	r3, #63	; 0x3f
 8001e74:	dd04      	ble.n	8001e80 <ST7565_DrawFilledRectangle+0x5e>
 8001e76:	88bb      	ldrh	r3, [r7, #4]
 8001e78:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8001e7c:	b29b      	uxth	r3, r3
 8001e7e:	803b      	strh	r3, [r7, #0]
	
	for (i = 0; i <= h; i++) ST7565_DrawLine(x, y + i, x + w, y + i, c);
 8001e80:	2300      	movs	r3, #0
 8001e82:	73fb      	strb	r3, [r7, #15]
 8001e84:	e01c      	b.n	8001ec0 <ST7565_DrawFilledRectangle+0x9e>
 8001e86:	7bfb      	ldrb	r3, [r7, #15]
 8001e88:	b29a      	uxth	r2, r3
 8001e8a:	88bb      	ldrh	r3, [r7, #4]
 8001e8c:	4413      	add	r3, r2
 8001e8e:	b29b      	uxth	r3, r3
 8001e90:	b219      	sxth	r1, r3
 8001e92:	88fa      	ldrh	r2, [r7, #6]
 8001e94:	887b      	ldrh	r3, [r7, #2]
 8001e96:	4413      	add	r3, r2
 8001e98:	b29b      	uxth	r3, r3
 8001e9a:	b21c      	sxth	r4, r3
 8001e9c:	7bfb      	ldrb	r3, [r7, #15]
 8001e9e:	b29a      	uxth	r2, r3
 8001ea0:	88bb      	ldrh	r3, [r7, #4]
 8001ea2:	4413      	add	r3, r2
 8001ea4:	b29b      	uxth	r3, r3
 8001ea6:	b21a      	sxth	r2, r3
 8001ea8:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001eac:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001eb0:	9300      	str	r3, [sp, #0]
 8001eb2:	4613      	mov	r3, r2
 8001eb4:	4622      	mov	r2, r4
 8001eb6:	f7ff fe15 	bl	8001ae4 <ST7565_DrawLine>
 8001eba:	7bfb      	ldrb	r3, [r7, #15]
 8001ebc:	3301      	adds	r3, #1
 8001ebe:	73fb      	strb	r3, [r7, #15]
 8001ec0:	7bfa      	ldrb	r2, [r7, #15]
 8001ec2:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001ec6:	429a      	cmp	r2, r3
 8001ec8:	dddd      	ble.n	8001e86 <ST7565_DrawFilledRectangle+0x64>
 8001eca:	e000      	b.n	8001ece <ST7565_DrawFilledRectangle+0xac>
	if (x >= SCREEN_WIDTH || y >= SCREEN_HEIGHT) return;
 8001ecc:	bf00      	nop
}
 8001ece:	3714      	adds	r7, #20
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd90      	pop	{r4, r7, pc}

08001ed4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001ed8:	f3bf 8f4f 	dsb	sy
}
 8001edc:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001ede:	4b06      	ldr	r3, [pc, #24]	; (8001ef8 <__NVIC_SystemReset+0x24>)
 8001ee0:	68db      	ldr	r3, [r3, #12]
 8001ee2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001ee6:	4904      	ldr	r1, [pc, #16]	; (8001ef8 <__NVIC_SystemReset+0x24>)
 8001ee8:	4b04      	ldr	r3, [pc, #16]	; (8001efc <__NVIC_SystemReset+0x28>)
 8001eea:	4313      	orrs	r3, r2
 8001eec:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001eee:	f3bf 8f4f 	dsb	sy
}
 8001ef2:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001ef4:	bf00      	nop
 8001ef6:	e7fd      	b.n	8001ef4 <__NVIC_SystemReset+0x20>
 8001ef8:	e000ed00 	.word	0xe000ed00
 8001efc:	05fa0004 	.word	0x05fa0004

08001f00 <showCfg>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//------------------------------------------------------------------------------------------
void showCfg()
{
 8001f00:	b5b0      	push	{r4, r5, r7, lr}
 8001f02:	b086      	sub	sp, #24
 8001f04:	af04      	add	r7, sp, #16
	*strf = '\0';
 8001f06:	4b20      	ldr	r3, [pc, #128]	; (8001f88 <showCfg+0x88>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < MAX_LIST; i++) {
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	607b      	str	r3, [r7, #4]
 8001f10:	e02d      	b.n	8001f6e <showCfg+0x6e>
		sprintf(strf+strlen(strf), "%u:%.1f:%s\r\n", list[i].band, list[i].freq, list[i].name);
 8001f12:	481d      	ldr	r0, [pc, #116]	; (8001f88 <showCfg+0x88>)
 8001f14:	f7fe f95c 	bl	80001d0 <strlen>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	4a1b      	ldr	r2, [pc, #108]	; (8001f88 <showCfg+0x88>)
 8001f1c:	189c      	adds	r4, r3, r2
 8001f1e:	491b      	ldr	r1, [pc, #108]	; (8001f8c <showCfg+0x8c>)
 8001f20:	687a      	ldr	r2, [r7, #4]
 8001f22:	4613      	mov	r3, r2
 8001f24:	00db      	lsls	r3, r3, #3
 8001f26:	4413      	add	r3, r2
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	440b      	add	r3, r1
 8001f2c:	781b      	ldrb	r3, [r3, #0]
 8001f2e:	461d      	mov	r5, r3
 8001f30:	4916      	ldr	r1, [pc, #88]	; (8001f8c <showCfg+0x8c>)
 8001f32:	687a      	ldr	r2, [r7, #4]
 8001f34:	4613      	mov	r3, r2
 8001f36:	00db      	lsls	r3, r3, #3
 8001f38:	4413      	add	r3, r2
 8001f3a:	009b      	lsls	r3, r3, #2
 8001f3c:	440b      	add	r3, r1
 8001f3e:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8001f42:	4618      	mov	r0, r3
 8001f44:	f7fe fb00 	bl	8000548 <__aeabi_f2d>
 8001f48:	687a      	ldr	r2, [r7, #4]
 8001f4a:	4613      	mov	r3, r2
 8001f4c:	00db      	lsls	r3, r3, #3
 8001f4e:	4413      	add	r3, r2
 8001f50:	009b      	lsls	r3, r3, #2
 8001f52:	4a0e      	ldr	r2, [pc, #56]	; (8001f8c <showCfg+0x8c>)
 8001f54:	4413      	add	r3, r2
 8001f56:	3305      	adds	r3, #5
 8001f58:	9302      	str	r3, [sp, #8]
 8001f5a:	e9cd 0100 	strd	r0, r1, [sp]
 8001f5e:	462a      	mov	r2, r5
 8001f60:	490b      	ldr	r1, [pc, #44]	; (8001f90 <showCfg+0x90>)
 8001f62:	4620      	mov	r0, r4
 8001f64:	f00e fa00 	bl	8010368 <siprintf>
	for (int i = 0; i < MAX_LIST; i++) {
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	3301      	adds	r3, #1
 8001f6c:	607b      	str	r3, [r7, #4]
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2b18      	cmp	r3, #24
 8001f72:	ddce      	ble.n	8001f12 <showCfg+0x12>
	}
	Report(0, "%s", strf);
 8001f74:	4a04      	ldr	r2, [pc, #16]	; (8001f88 <showCfg+0x88>)
 8001f76:	4907      	ldr	r1, [pc, #28]	; (8001f94 <showCfg+0x94>)
 8001f78:	2000      	movs	r0, #0
 8001f7a:	f002 fe9b 	bl	8004cb4 <Report>
}
 8001f7e:	bf00      	nop
 8001f80:	3708      	adds	r7, #8
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bdb0      	pop	{r4, r5, r7, pc}
 8001f86:	bf00      	nop
 8001f88:	200017c8 	.word	0x200017c8
 8001f8c:	20003034 	.word	0x20003034
 8001f90:	08014010 	.word	0x08014010
 8001f94:	08014020 	.word	0x08014020

08001f98 <bleWrite>:
//-------------------------------------------------------------------------------------------
#endif

#if defined(SET_BLE) || defined(SET_AUDIO)
void bleWrite(const char *str, bool prn)
{
 8001f98:	b590      	push	{r4, r7, lr}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
 8001fa0:	460b      	mov	r3, r1
 8001fa2:	70fb      	strb	r3, [r7, #3]
	if (sleep_mode) return;
 8001fa4:	4b27      	ldr	r3, [pc, #156]	; (8002044 <bleWrite+0xac>)
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d147      	bne.n	800203c <bleWrite+0xa4>

	if (ble_withDMA) {
 8001fac:	4b26      	ldr	r3, [pc, #152]	; (8002048 <bleWrite+0xb0>)
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d023      	beq.n	8001ffc <bleWrite+0x64>
		while (!bleRdy) {};
 8001fb4:	bf00      	nop
 8001fb6:	4b25      	ldr	r3, [pc, #148]	; (800204c <bleWrite+0xb4>)
 8001fb8:	781b      	ldrb	r3, [r3, #0]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d0fb      	beq.n	8001fb6 <bleWrite+0x1e>
		bleRdy = 0;
 8001fbe:	4b23      	ldr	r3, [pc, #140]	; (800204c <bleWrite+0xb4>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	701a      	strb	r2, [r3, #0]
		if (HAL_UART_Transmit_DMA(blePort, (uint8_t *)str, strlen(str)) != HAL_OK) devError |= devBLE;
 8001fc4:	4b22      	ldr	r3, [pc, #136]	; (8002050 <bleWrite+0xb8>)
 8001fc6:	681c      	ldr	r4, [r3, #0]
 8001fc8:	6878      	ldr	r0, [r7, #4]
 8001fca:	f7fe f901 	bl	80001d0 <strlen>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	b29b      	uxth	r3, r3
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	6879      	ldr	r1, [r7, #4]
 8001fd6:	4620      	mov	r0, r4
 8001fd8:	f00b ffc0 	bl	800df5c <HAL_UART_Transmit_DMA>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d006      	beq.n	8001ff0 <bleWrite+0x58>
 8001fe2:	4b1c      	ldr	r3, [pc, #112]	; (8002054 <bleWrite+0xbc>)
 8001fe4:	881b      	ldrh	r3, [r3, #0]
 8001fe6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001fea:	b29a      	uxth	r2, r3
 8001fec:	4b19      	ldr	r3, [pc, #100]	; (8002054 <bleWrite+0xbc>)
 8001fee:	801a      	strh	r2, [r3, #0]
		while (!bleRdy) {};
 8001ff0:	bf00      	nop
 8001ff2:	4b16      	ldr	r3, [pc, #88]	; (800204c <bleWrite+0xb4>)
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d0fb      	beq.n	8001ff2 <bleWrite+0x5a>
 8001ffa:	e016      	b.n	800202a <bleWrite+0x92>
		/*while (HAL_UART_GetState(blePort) != HAL_UART_STATE_READY) {
			if (HAL_UART_GetState(blePort) == HAL_UART_STATE_BUSY_RX) break;
			//HAL_Delay(1);
		}*/
	} else {
		if (HAL_UART_Transmit(blePort, (uint8_t *)str, strlen(str), 1000) != HAL_OK) devError |= devBLE;
 8001ffc:	4b14      	ldr	r3, [pc, #80]	; (8002050 <bleWrite+0xb8>)
 8001ffe:	681c      	ldr	r4, [r3, #0]
 8002000:	6878      	ldr	r0, [r7, #4]
 8002002:	f7fe f8e5 	bl	80001d0 <strlen>
 8002006:	4603      	mov	r3, r0
 8002008:	b29a      	uxth	r2, r3
 800200a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800200e:	6879      	ldr	r1, [r7, #4]
 8002010:	4620      	mov	r0, r4
 8002012:	f00b feb9 	bl	800dd88 <HAL_UART_Transmit>
 8002016:	4603      	mov	r3, r0
 8002018:	2b00      	cmp	r3, #0
 800201a:	d006      	beq.n	800202a <bleWrite+0x92>
 800201c:	4b0d      	ldr	r3, [pc, #52]	; (8002054 <bleWrite+0xbc>)
 800201e:	881b      	ldrh	r3, [r3, #0]
 8002020:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002024:	b29a      	uxth	r2, r3
 8002026:	4b0b      	ldr	r3, [pc, #44]	; (8002054 <bleWrite+0xbc>)
 8002028:	801a      	strh	r2, [r3, #0]
	}

	if (prn) Report(1, "[BLE] %s", str);
 800202a:	78fb      	ldrb	r3, [r7, #3]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d006      	beq.n	800203e <bleWrite+0xa6>
 8002030:	687a      	ldr	r2, [r7, #4]
 8002032:	4909      	ldr	r1, [pc, #36]	; (8002058 <bleWrite+0xc0>)
 8002034:	2001      	movs	r0, #1
 8002036:	f002 fe3d 	bl	8004cb4 <Report>
 800203a:	e000      	b.n	800203e <bleWrite+0xa6>
	if (sleep_mode) return;
 800203c:	bf00      	nop

}
 800203e:	370c      	adds	r7, #12
 8002040:	46bd      	mov	sp, r7
 8002042:	bd90      	pop	{r4, r7, pc}
 8002044:	2000380d 	.word	0x2000380d
 8002048:	200036c0 	.word	0x200036c0
 800204c:	2000021c 	.word	0x2000021c
 8002050:	20000218 	.word	0x20000218
 8002054:	20001bc8 	.word	0x20001bc8
 8002058:	08014024 	.word	0x08014024

0800205c <initRECQ>:
//------------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------------
bool initRECQ(s_recq_t *q)
{
 800205c:	b480      	push	{r7}
 800205e:	b085      	sub	sp, #20
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
	q->put = q->get = 0;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2200      	movs	r2, #0
 8002068:	709a      	strb	r2, [r3, #2]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	789a      	ldrb	r2, [r3, #2]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	705a      	strb	r2, [r3, #1]
	q->lock = 0;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2200      	movs	r2, #0
 8002076:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < MAX_QREC; i++) {
 8002078:	2300      	movs	r3, #0
 800207a:	73fb      	strb	r3, [r7, #15]
 800207c:	e01b      	b.n	80020b6 <initRECQ+0x5a>
		q->rec[i].id = i;
 800207e:	7bfa      	ldrb	r2, [r7, #15]
 8002080:	f997 000f 	ldrsb.w	r0, [r7, #15]
 8002084:	6879      	ldr	r1, [r7, #4]
 8002086:	4613      	mov	r3, r2
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	4413      	add	r3, r2
 800208c:	440b      	add	r3, r1
 800208e:	3303      	adds	r3, #3
 8002090:	4602      	mov	r2, r0
 8002092:	701a      	strb	r2, [r3, #0]
		q->rec[i].adr = NULL;
 8002094:	7bfa      	ldrb	r2, [r7, #15]
 8002096:	6879      	ldr	r1, [r7, #4]
 8002098:	4613      	mov	r3, r2
 800209a:	009b      	lsls	r3, r3, #2
 800209c:	4413      	add	r3, r2
 800209e:	440b      	add	r3, r1
 80020a0:	2200      	movs	r2, #0
 80020a2:	711a      	strb	r2, [r3, #4]
 80020a4:	2200      	movs	r2, #0
 80020a6:	715a      	strb	r2, [r3, #5]
 80020a8:	2200      	movs	r2, #0
 80020aa:	719a      	strb	r2, [r3, #6]
 80020ac:	2200      	movs	r2, #0
 80020ae:	71da      	strb	r2, [r3, #7]
	for (uint8_t i = 0; i < MAX_QREC; i++) {
 80020b0:	7bfb      	ldrb	r3, [r7, #15]
 80020b2:	3301      	adds	r3, #1
 80020b4:	73fb      	strb	r3, [r7, #15]
 80020b6:	7bfb      	ldrb	r3, [r7, #15]
 80020b8:	2b1f      	cmp	r3, #31
 80020ba:	d9e0      	bls.n	800207e <initRECQ+0x22>
	}

	return true;
 80020bc:	2301      	movs	r3, #1
}
 80020be:	4618      	mov	r0, r3
 80020c0:	3714      	adds	r7, #20
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr

080020ca <putRECQ>:

	return false;
}
//-------------------------------------------------------------------------------------------
int8_t putRECQ(char *adr, s_recq_t *q)
{
 80020ca:	b480      	push	{r7}
 80020cc:	b085      	sub	sp, #20
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	6078      	str	r0, [r7, #4]
 80020d2:	6039      	str	r1, [r7, #0]
int8_t ret = -1;
 80020d4:	23ff      	movs	r3, #255	; 0xff
 80020d6:	73fb      	strb	r3, [r7, #15]

	while (q->lock) {}
 80020d8:	bf00      	nop
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	781b      	ldrb	r3, [r3, #0]
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d1fa      	bne.n	80020da <putRECQ+0x10>
	q->lock = 1;
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	2201      	movs	r2, #1
 80020e8:	701a      	strb	r2, [r3, #0]

	if (q->rec[q->put].adr == NULL) {
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	785b      	ldrb	r3, [r3, #1]
 80020ee:	4619      	mov	r1, r3
 80020f0:	683a      	ldr	r2, [r7, #0]
 80020f2:	460b      	mov	r3, r1
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	440b      	add	r3, r1
 80020f8:	4413      	add	r3, r2
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d121      	bne.n	8002144 <putRECQ+0x7a>
		q->rec[q->put].adr = adr;
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	785b      	ldrb	r3, [r3, #1]
 8002104:	4619      	mov	r1, r3
 8002106:	683a      	ldr	r2, [r7, #0]
 8002108:	460b      	mov	r3, r1
 800210a:	009b      	lsls	r3, r3, #2
 800210c:	440b      	add	r3, r1
 800210e:	4413      	add	r3, r2
 8002110:	687a      	ldr	r2, [r7, #4]
 8002112:	605a      	str	r2, [r3, #4]
		ret = q->rec[q->put].id;
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	785b      	ldrb	r3, [r3, #1]
 8002118:	4619      	mov	r1, r3
 800211a:	683a      	ldr	r2, [r7, #0]
 800211c:	460b      	mov	r3, r1
 800211e:	009b      	lsls	r3, r3, #2
 8002120:	440b      	add	r3, r1
 8002122:	4413      	add	r3, r2
 8002124:	3303      	adds	r3, #3
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	73fb      	strb	r3, [r7, #15]
		q->put++;   if (q->put >= MAX_QREC) q->put = 0;
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	785b      	ldrb	r3, [r3, #1]
 800212e:	3301      	adds	r3, #1
 8002130:	b2da      	uxtb	r2, r3
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	705a      	strb	r2, [r3, #1]
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	785b      	ldrb	r3, [r3, #1]
 800213a:	2b1f      	cmp	r3, #31
 800213c:	d902      	bls.n	8002144 <putRECQ+0x7a>
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	2200      	movs	r2, #0
 8002142:	705a      	strb	r2, [r3, #1]
	}

	q->lock = 0;
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	2200      	movs	r2, #0
 8002148:	701a      	strb	r2, [r3, #0]

	return ret;
 800214a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800214e:	4618      	mov	r0, r3
 8002150:	3714      	adds	r7, #20
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr

0800215a <getRECQ>:
//-------------------------------------------------------------------------------------------
int8_t getRECQ(char *dat, s_recq_t *q)
{
 800215a:	b580      	push	{r7, lr}
 800215c:	b084      	sub	sp, #16
 800215e:	af00      	add	r7, sp, #0
 8002160:	6078      	str	r0, [r7, #4]
 8002162:	6039      	str	r1, [r7, #0]
int8_t ret = -1;
 8002164:	23ff      	movs	r3, #255	; 0xff
 8002166:	73fb      	strb	r3, [r7, #15]
int len = 0;
 8002168:	2300      	movs	r3, #0
 800216a:	60bb      	str	r3, [r7, #8]

	while (q->lock) {}
 800216c:	bf00      	nop
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	781b      	ldrb	r3, [r3, #0]
 8002172:	b2db      	uxtb	r3, r3
 8002174:	2b00      	cmp	r3, #0
 8002176:	d1fa      	bne.n	800216e <getRECQ+0x14>
	q->lock = 1;
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	2201      	movs	r2, #1
 800217c:	701a      	strb	r2, [r3, #0]

	if (q->rec[q->get].adr != NULL) {
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	789b      	ldrb	r3, [r3, #2]
 8002182:	4619      	mov	r1, r3
 8002184:	683a      	ldr	r2, [r7, #0]
 8002186:	460b      	mov	r3, r1
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	440b      	add	r3, r1
 800218c:	4413      	add	r3, r2
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d045      	beq.n	8002220 <getRECQ+0xc6>
		len = strlen(q->rec[q->get].adr);
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	789b      	ldrb	r3, [r3, #2]
 8002198:	4619      	mov	r1, r3
 800219a:	683a      	ldr	r2, [r7, #0]
 800219c:	460b      	mov	r3, r1
 800219e:	009b      	lsls	r3, r3, #2
 80021a0:	440b      	add	r3, r1
 80021a2:	4413      	add	r3, r2
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	4618      	mov	r0, r3
 80021a8:	f7fe f812 	bl	80001d0 <strlen>
 80021ac:	4603      	mov	r3, r0
 80021ae:	60bb      	str	r3, [r7, #8]
		ret = q->rec[q->get].id;
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	789b      	ldrb	r3, [r3, #2]
 80021b4:	4619      	mov	r1, r3
 80021b6:	683a      	ldr	r2, [r7, #0]
 80021b8:	460b      	mov	r3, r1
 80021ba:	009b      	lsls	r3, r3, #2
 80021bc:	440b      	add	r3, r1
 80021be:	4413      	add	r3, r2
 80021c0:	3303      	adds	r3, #3
 80021c2:	781b      	ldrb	r3, [r3, #0]
 80021c4:	73fb      	strb	r3, [r7, #15]
		if (dat) memcpy(dat, q->rec[q->get].adr, len);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d00d      	beq.n	80021e8 <getRECQ+0x8e>
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	789b      	ldrb	r3, [r3, #2]
 80021d0:	4619      	mov	r1, r3
 80021d2:	683a      	ldr	r2, [r7, #0]
 80021d4:	460b      	mov	r3, r1
 80021d6:	009b      	lsls	r3, r3, #2
 80021d8:	440b      	add	r3, r1
 80021da:	4413      	add	r3, r2
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	68ba      	ldr	r2, [r7, #8]
 80021e0:	4619      	mov	r1, r3
 80021e2:	6878      	ldr	r0, [r7, #4]
 80021e4:	f00d fb3a 	bl	800f85c <memcpy>
		free(q->rec[q->get].adr);
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	789b      	ldrb	r3, [r3, #2]
 80021ec:	4619      	mov	r1, r3
 80021ee:	683a      	ldr	r2, [r7, #0]
 80021f0:	460b      	mov	r3, r1
 80021f2:	009b      	lsls	r3, r3, #2
 80021f4:	440b      	add	r3, r1
 80021f6:	4413      	add	r3, r2
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	4618      	mov	r0, r3
 80021fc:	f00d fb26 	bl	800f84c <free>
		q->rec[q->get].adr = NULL;
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	789b      	ldrb	r3, [r3, #2]
 8002204:	4619      	mov	r1, r3
 8002206:	683a      	ldr	r2, [r7, #0]
 8002208:	460b      	mov	r3, r1
 800220a:	009b      	lsls	r3, r3, #2
 800220c:	440b      	add	r3, r1
 800220e:	4413      	add	r3, r2
 8002210:	2200      	movs	r2, #0
 8002212:	711a      	strb	r2, [r3, #4]
 8002214:	2200      	movs	r2, #0
 8002216:	715a      	strb	r2, [r3, #5]
 8002218:	2200      	movs	r2, #0
 800221a:	719a      	strb	r2, [r3, #6]
 800221c:	2200      	movs	r2, #0
 800221e:	71da      	strb	r2, [r3, #7]
	}

	if (ret >= 0) {
 8002220:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002224:	2b00      	cmp	r3, #0
 8002226:	db14      	blt.n	8002252 <getRECQ+0xf8>
		if (dat) *(dat + len) = '\0';
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d004      	beq.n	8002238 <getRECQ+0xde>
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	687a      	ldr	r2, [r7, #4]
 8002232:	4413      	add	r3, r2
 8002234:	2200      	movs	r2, #0
 8002236:	701a      	strb	r2, [r3, #0]
		q->get++;   if (q->get >= MAX_QREC) q->get = 0;
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	789b      	ldrb	r3, [r3, #2]
 800223c:	3301      	adds	r3, #1
 800223e:	b2da      	uxtb	r2, r3
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	709a      	strb	r2, [r3, #2]
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	789b      	ldrb	r3, [r3, #2]
 8002248:	2b1f      	cmp	r3, #31
 800224a:	d902      	bls.n	8002252 <getRECQ+0xf8>
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	2200      	movs	r2, #0
 8002250:	709a      	strb	r2, [r3, #2]
	}

	q->lock = 0;
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	2200      	movs	r2, #0
 8002256:	701a      	strb	r2, [r3, #0]

	return ret;
 8002258:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800225c:	4618      	mov	r0, r3
 800225e:	3710      	adds	r7, #16
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}

08002264 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002264:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002268:	b0cd      	sub	sp, #308	; 0x134
 800226a:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800226c:	f005 fa75 	bl	800775a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002270:	f001 fcba 	bl	8003be8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002274:	f001 ff60 	bl	8004138 <MX_GPIO_Init>
  MX_TIM4_Init();
 8002278:	f001 fe20 	bl	8003ebc <MX_TIM4_Init>
  MX_DMA_Init();
 800227c:	f001 ff02 	bl	8004084 <MX_DMA_Init>
  MX_RTC_Init();
 8002280:	f001 fd44 	bl	8003d0c <MX_RTC_Init>
  MX_USART2_UART_Init();
 8002284:	f001 fe9e 	bl	8003fc4 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8002288:	f001 fdda 	bl	8003e40 <MX_SPI2_Init>
  MX_SPI1_Init();
 800228c:	f001 fd9a 	bl	8003dc4 <MX_SPI1_Init>
  MX_I2C1_Init();
 8002290:	f001 fcfc 	bl	8003c8c <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8002294:	f001 fec6 	bl	8004024 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 8002298:	f001 fe5e 	bl	8003f58 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */


    if (HAL_TIM_Base_Start_IT(tikPort) != HAL_OK) devError |= devTIK;
 800229c:	4b64      	ldr	r3, [pc, #400]	; (8002430 <main+0x1cc>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4618      	mov	r0, r3
 80022a2:	f00b f899 	bl	800d3d8 <HAL_TIM_Base_Start_IT>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d006      	beq.n	80022ba <main+0x56>
 80022ac:	4b61      	ldr	r3, [pc, #388]	; (8002434 <main+0x1d0>)
 80022ae:	881b      	ldrh	r3, [r3, #0]
 80022b0:	f043 0301 	orr.w	r3, r3, #1
 80022b4:	b29a      	uxth	r2, r3
 80022b6:	4b5f      	ldr	r3, [pc, #380]	; (8002434 <main+0x1d0>)
 80022b8:	801a      	strh	r2, [r3, #0]

    for (int8_t i = 0; i < 4; i++) {
 80022ba:	2300      	movs	r3, #0
 80022bc:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 80022c0:	e012      	b.n	80022e8 <main+0x84>
    	errLedOn(true);
 80022c2:	2001      	movs	r0, #1
 80022c4:	f002 fb52 	bl	800496c <errLedOn>
    	HAL_Delay(100);
 80022c8:	2064      	movs	r0, #100	; 0x64
 80022ca:	f005 fabb 	bl	8007844 <HAL_Delay>
    	errLedOn(false);
 80022ce:	2000      	movs	r0, #0
 80022d0:	f002 fb4c 	bl	800496c <errLedOn>
    	HAL_Delay(100);
 80022d4:	2064      	movs	r0, #100	; 0x64
 80022d6:	f005 fab5 	bl	8007844 <HAL_Delay>
    for (int8_t i = 0; i < 4; i++) {
 80022da:	f997 310f 	ldrsb.w	r3, [r7, #271]	; 0x10f
 80022de:	b2db      	uxtb	r3, r3
 80022e0:	3301      	adds	r3, #1
 80022e2:	b2db      	uxtb	r3, r3
 80022e4:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 80022e8:	f997 310f 	ldrsb.w	r3, [r7, #271]	; 0x10f
 80022ec:	2b03      	cmp	r3, #3
 80022ee:	dde8      	ble.n	80022c2 <main+0x5e>
    }

    if (HAL_UART_Receive_IT(cmdPort, &rxByte, 1) != HAL_OK) devError |= devUART;
 80022f0:	4b51      	ldr	r3, [pc, #324]	; (8002438 <main+0x1d4>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	2201      	movs	r2, #1
 80022f6:	4951      	ldr	r1, [pc, #324]	; (800243c <main+0x1d8>)
 80022f8:	4618      	mov	r0, r3
 80022fa:	f00b fdd9 	bl	800deb0 <HAL_UART_Receive_IT>
 80022fe:	4603      	mov	r3, r0
 8002300:	2b00      	cmp	r3, #0
 8002302:	d006      	beq.n	8002312 <main+0xae>
 8002304:	4b4b      	ldr	r3, [pc, #300]	; (8002434 <main+0x1d0>)
 8002306:	881b      	ldrh	r3, [r3, #0]
 8002308:	f043 0302 	orr.w	r3, r3, #2
 800230c:	b29a      	uxth	r2, r3
 800230e:	4b49      	ldr	r3, [pc, #292]	; (8002434 <main+0x1d0>)
 8002310:	801a      	strh	r2, [r3, #0]
#if defined(SET_BLE) || defined(SET_AUDIO)
    if (HAL_UART_Receive_IT(blePort, &rxbByte, 1) != HAL_OK) devError |= devBLE;
 8002312:	4b4b      	ldr	r3, [pc, #300]	; (8002440 <main+0x1dc>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	2201      	movs	r2, #1
 8002318:	494a      	ldr	r1, [pc, #296]	; (8002444 <main+0x1e0>)
 800231a:	4618      	mov	r0, r3
 800231c:	f00b fdc8 	bl	800deb0 <HAL_UART_Receive_IT>
 8002320:	4603      	mov	r3, r0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d006      	beq.n	8002334 <main+0xd0>
 8002326:	4b43      	ldr	r3, [pc, #268]	; (8002434 <main+0x1d0>)
 8002328:	881b      	ldrh	r3, [r3, #0]
 800232a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800232e:	b29a      	uxth	r2, r3
 8002330:	4b40      	ldr	r3, [pc, #256]	; (8002434 <main+0x1d0>)
 8002332:	801a      	strh	r2, [r3, #0]
#endif

    set_Date(epoch);
 8002334:	4b44      	ldr	r3, [pc, #272]	; (8002448 <main+0x1e4>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4618      	mov	r0, r3
 800233a:	f002 fbc1 	bl	8004ac0 <set_Date>

    HAL_Delay(100);
 800233e:	2064      	movs	r0, #100	; 0x64
 8002340:	f005 fa80 	bl	8007844 <HAL_Delay>

    Report(1, "[que:%u] Start application ver.%s\r\n", cntEvt, ver);
 8002344:	4b41      	ldr	r3, [pc, #260]	; (800244c <main+0x1e8>)
 8002346:	781b      	ldrb	r3, [r3, #0]
 8002348:	b2db      	uxtb	r3, r3
 800234a:	461a      	mov	r2, r3
 800234c:	4b40      	ldr	r3, [pc, #256]	; (8002450 <main+0x1ec>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4940      	ldr	r1, [pc, #256]	; (8002454 <main+0x1f0>)
 8002352:	2001      	movs	r0, #1
 8002354:	f002 fcae 	bl	8004cb4 <Report>

#ifdef SET_W25FLASH
    chipPresent = W25qxx_Init();
 8002358:	f004 fd86 	bl	8006e68 <W25qxx_Init>
 800235c:	4603      	mov	r3, r0
 800235e:	461a      	mov	r2, r3
 8002360:	4b3d      	ldr	r3, [pc, #244]	; (8002458 <main+0x1f4>)
 8002362:	701a      	strb	r2, [r3, #0]
    uint32_t cid = W25qxx_getChipID();
 8002364:	f004 fe3a 	bl	8006fdc <W25qxx_getChipID>
 8002368:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
    if ( chipPresent && ((cid >= W25Q10) && (cid <= W25Q128)) ) validChipID = true;
 800236c:	4b3a      	ldr	r3, [pc, #232]	; (8002458 <main+0x1f4>)
 800236e:	781b      	ldrb	r3, [r3, #0]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d00a      	beq.n	800238a <main+0x126>
 8002374:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002378:	2b00      	cmp	r3, #0
 800237a:	d006      	beq.n	800238a <main+0x126>
 800237c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002380:	2b08      	cmp	r3, #8
 8002382:	d802      	bhi.n	800238a <main+0x126>
 8002384:	4b35      	ldr	r3, [pc, #212]	; (800245c <main+0x1f8>)
 8002386:	2201      	movs	r2, #1
 8002388:	701a      	strb	r2, [r3, #0]
    list_sector = W25qxx_getPageSize() << 1;
 800238a:	f004 fe4b 	bl	8007024 <W25qxx_getPageSize>
 800238e:	4603      	mov	r3, r0
 8002390:	005b      	lsls	r3, r3, #1
 8002392:	461a      	mov	r2, r3
 8002394:	4b32      	ldr	r3, [pc, #200]	; (8002460 <main+0x1fc>)
 8002396:	601a      	str	r2, [r3, #0]
    //
    listSize = sizeof(rec_t) * MAX_LIST;
 8002398:	4b32      	ldr	r3, [pc, #200]	; (8002464 <main+0x200>)
 800239a:	f44f 7261 	mov.w	r2, #900	; 0x384
 800239e:	801a      	strh	r2, [r3, #0]
    memset((uint8_t *)&list[0].band, 0, listSize);
 80023a0:	4b30      	ldr	r3, [pc, #192]	; (8002464 <main+0x200>)
 80023a2:	881b      	ldrh	r3, [r3, #0]
 80023a4:	461a      	mov	r2, r3
 80023a6:	2100      	movs	r1, #0
 80023a8:	482f      	ldr	r0, [pc, #188]	; (8002468 <main+0x204>)
 80023aa:	f00d fa65 	bl	800f878 <memset>
    //
    cfgSector = W25qxx_getSectorCount() - 1;
 80023ae:	f004 fe21 	bl	8006ff4 <W25qxx_getSectorCount>
 80023b2:	4603      	mov	r3, r0
 80023b4:	3b01      	subs	r3, #1
 80023b6:	4a2d      	ldr	r2, [pc, #180]	; (800246c <main+0x208>)
 80023b8:	6013      	str	r3, [r2, #0]
    if (W25qxx_IsEmptySector(cfgSector, 0, listSize)) {//sector is empty -> need write data to sector
 80023ba:	4b2c      	ldr	r3, [pc, #176]	; (800246c <main+0x208>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a29      	ldr	r2, [pc, #164]	; (8002464 <main+0x200>)
 80023c0:	8812      	ldrh	r2, [r2, #0]
 80023c2:	2100      	movs	r1, #0
 80023c4:	4618      	mov	r0, r3
 80023c6:	f004 fe97 	bl	80070f8 <W25qxx_IsEmptySector>
 80023ca:	4603      	mov	r3, r0
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d017      	beq.n	8002400 <main+0x19c>
    	if (!(devError & devSPI)) {
 80023d0:	4b18      	ldr	r3, [pc, #96]	; (8002434 <main+0x1d0>)
 80023d2:	881b      	ldrh	r3, [r3, #0]
 80023d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d156      	bne.n	800248a <main+0x226>
    		W25qxx_WriteSector((uint8_t *)&def_list[0].band, cfgSector, 0, listSize);
 80023dc:	4b23      	ldr	r3, [pc, #140]	; (800246c <main+0x208>)
 80023de:	6819      	ldr	r1, [r3, #0]
 80023e0:	4b20      	ldr	r3, [pc, #128]	; (8002464 <main+0x200>)
 80023e2:	881b      	ldrh	r3, [r3, #0]
 80023e4:	2200      	movs	r2, #0
 80023e6:	4822      	ldr	r0, [pc, #136]	; (8002470 <main+0x20c>)
 80023e8:	f004 fffa 	bl	80073e0 <W25qxx_WriteSector>
    		Report(1, "Writen cfg_stations_data (%lu bytes) to cfgSector #%lu\r\n", listSize, cfgSector);
 80023ec:	4b1d      	ldr	r3, [pc, #116]	; (8002464 <main+0x200>)
 80023ee:	881b      	ldrh	r3, [r3, #0]
 80023f0:	461a      	mov	r2, r3
 80023f2:	4b1e      	ldr	r3, [pc, #120]	; (800246c <main+0x208>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	491f      	ldr	r1, [pc, #124]	; (8002474 <main+0x210>)
 80023f8:	2001      	movs	r0, #1
 80023fa:	f002 fc5b 	bl	8004cb4 <Report>
 80023fe:	e044      	b.n	800248a <main+0x226>
      	}
    } else {//in sector	present any data
    	if (!(devError & devSPI)) {
 8002400:	4b0c      	ldr	r3, [pc, #48]	; (8002434 <main+0x1d0>)
 8002402:	881b      	ldrh	r3, [r3, #0]
 8002404:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002408:	2b00      	cmp	r3, #0
 800240a:	d137      	bne.n	800247c <main+0x218>
    		W25qxx_ReadSector((uint8_t *)&list[0].band, cfgSector, 0, listSize);
 800240c:	4b17      	ldr	r3, [pc, #92]	; (800246c <main+0x208>)
 800240e:	6819      	ldr	r1, [r3, #0]
 8002410:	4b14      	ldr	r3, [pc, #80]	; (8002464 <main+0x200>)
 8002412:	881b      	ldrh	r3, [r3, #0]
 8002414:	2200      	movs	r2, #0
 8002416:	4814      	ldr	r0, [pc, #80]	; (8002468 <main+0x204>)
 8002418:	f005 f90a 	bl	8007630 <W25qxx_ReadSector>
    		Report(1, "Readed cfg_stations_data (%lu bytes) from cfgSector #%lu\r\n", listSize, cfgSector);
 800241c:	4b11      	ldr	r3, [pc, #68]	; (8002464 <main+0x200>)
 800241e:	881b      	ldrh	r3, [r3, #0]
 8002420:	461a      	mov	r2, r3
 8002422:	4b12      	ldr	r3, [pc, #72]	; (800246c <main+0x208>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4914      	ldr	r1, [pc, #80]	; (8002478 <main+0x214>)
 8002428:	2001      	movs	r0, #1
 800242a:	f002 fc43 	bl	8004cb4 <Report>
 800242e:	e02c      	b.n	800248a <main+0x226>
 8002430:	20000008 	.word	0x20000008
 8002434:	20001bc8 	.word	0x20001bc8
 8002438:	20000010 	.word	0x20000010
 800243c:	20001bd8 	.word	0x20001bd8
 8002440:	20000218 	.word	0x20000218
 8002444:	200033ba 	.word	0x200033ba
 8002448:	20000018 	.word	0x20000018
 800244c:	20001fe4 	.word	0x20001fe4
 8002450:	20000004 	.word	0x20000004
 8002454:	08014030 	.word	0x08014030
 8002458:	20002ffc 	.word	0x20002ffc
 800245c:	20002ffd 	.word	0x20002ffd
 8002460:	20001ff0 	.word	0x20001ff0
 8002464:	200033b8 	.word	0x200033b8
 8002468:	20003034 	.word	0x20003034
 800246c:	20003008 	.word	0x20003008
 8002470:	08015134 	.word	0x08015134
 8002474:	08014054 	.word	0x08014054
 8002478:	08014090 	.word	0x08014090
      	} else {
      		memcpy((uint8_t *)&list[0].band, (uint8_t *)&def_list[0].band, listSize);
 800247c:	4ba7      	ldr	r3, [pc, #668]	; (800271c <main+0x4b8>)
 800247e:	881b      	ldrh	r3, [r3, #0]
 8002480:	461a      	mov	r2, r3
 8002482:	49a7      	ldr	r1, [pc, #668]	; (8002720 <main+0x4bc>)
 8002484:	48a7      	ldr	r0, [pc, #668]	; (8002724 <main+0x4c0>)
 8002486:	f00d f9e9 	bl	800f85c <memcpy>
#endif


#ifdef SET_RDA_CHIP

    rdaID = rda5807_init(&Freq);
 800248a:	48a7      	ldr	r0, [pc, #668]	; (8002728 <main+0x4c4>)
 800248c:	f003 fa0a 	bl	80058a4 <rda5807_init>
 8002490:	4603      	mov	r3, r0
 8002492:	461a      	mov	r2, r3
 8002494:	4ba5      	ldr	r3, [pc, #660]	; (800272c <main+0x4c8>)
 8002496:	701a      	strb	r2, [r3, #0]
    RSSI = rda5807_rssi();
 8002498:	f003 fa72 	bl	8005980 <rda5807_rssi>
 800249c:	4603      	mov	r3, r0
 800249e:	461a      	mov	r2, r3
 80024a0:	4ba3      	ldr	r3, [pc, #652]	; (8002730 <main+0x4cc>)
 80024a2:	801a      	strh	r2, [r3, #0]
    rda5807_SetVolume(Volume);
 80024a4:	4ba3      	ldr	r3, [pc, #652]	; (8002734 <main+0x4d0>)
 80024a6:	781b      	ldrb	r3, [r3, #0]
 80024a8:	4618      	mov	r0, r3
 80024aa:	f003 fc47 	bl	8005d3c <rda5807_SetVolume>
    rda5807_SetBassBoost(BassBoost);
 80024ae:	4ba2      	ldr	r3, [pc, #648]	; (8002738 <main+0x4d4>)
 80024b0:	781b      	ldrb	r3, [r3, #0]
 80024b2:	4618      	mov	r0, r3
 80024b4:	f003 fc8a 	bl	8005dcc <rda5807_SetBassBoost>
    stereo = rda5807_Get_StereoMonoFlag();
 80024b8:	f003 fd9e 	bl	8005ff8 <rda5807_Get_StereoMonoFlag>
 80024bc:	4603      	mov	r3, r0
 80024be:	461a      	mov	r2, r3
 80024c0:	4b9e      	ldr	r3, [pc, #632]	; (800273c <main+0x4d8>)
 80024c2:	701a      	strb	r2, [r3, #0]
    Chan = rda5807_Get_Channel();
 80024c4:	f003 fdb0 	bl	8006028 <rda5807_Get_Channel>
 80024c8:	4603      	mov	r3, r0
 80024ca:	461a      	mov	r2, r3
 80024cc:	4b9c      	ldr	r3, [pc, #624]	; (8002740 <main+0x4dc>)
 80024ce:	801a      	strh	r2, [r3, #0]
#endif

#ifdef SET_DISPLAY

	#ifdef FONT_6x8
  		FontDef_t Font_6x8 = { 6, 8, Font6x8 };
 80024d0:	4a9c      	ldr	r2, [pc, #624]	; (8002744 <main+0x4e0>)
 80024d2:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80024d6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80024da:	6018      	str	r0, [r3, #0]
 80024dc:	3304      	adds	r3, #4
 80024de:	8019      	strh	r1, [r3, #0]
  		lfnt = &Font_6x8;
 80024e0:	4a99      	ldr	r2, [pc, #612]	; (8002748 <main+0x4e4>)
 80024e2:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80024e6:	6013      	str	r3, [r2, #0]
	#endif

  	uint16_t lin1 = 1;
 80024e8:	2301      	movs	r3, #1
 80024ea:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
  	uint16_t lin2 = lin1 + Font_6x8.FontHeight;//chipID...
 80024ee:	f897 30a9 	ldrb.w	r3, [r7, #169]	; 0xa9
 80024f2:	b29a      	uxth	r2, r3
 80024f4:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 80024f8:	4413      	add	r3, r2
 80024fa:	f8a7 30d8 	strh.w	r3, [r7, #216]	; 0xd8
  	uint16_t lin3 = lin2 + Font_6x8.FontHeight + 1;//Band...
 80024fe:	f897 30a9 	ldrb.w	r3, [r7, #169]	; 0xa9
 8002502:	b29a      	uxth	r2, r3
 8002504:	f8b7 30d8 	ldrh.w	r3, [r7, #216]	; 0xd8
 8002508:	4413      	add	r3, r2
 800250a:	b29b      	uxth	r3, r3
 800250c:	3301      	adds	r3, #1
 800250e:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
  	uint16_t lin4 = lin3 + Font_6x8.FontHeight + 1;//Volume...//Freq...
 8002512:	f897 30a9 	ldrb.w	r3, [r7, #169]	; 0xa9
 8002516:	b29a      	uxth	r2, r3
 8002518:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800251c:	4413      	add	r3, r2
 800251e:	b29b      	uxth	r3, r3
 8002520:	3301      	adds	r3, #1
 8002522:	f8a7 30d4 	strh.w	r3, [r7, #212]	; 0xd4
  	uint16_t lin5 = lin4 + Font_6x8.FontHeight + 1;//Freq...//Volume...
 8002526:	f897 30a9 	ldrb.w	r3, [r7, #169]	; 0xa9
 800252a:	b29a      	uxth	r2, r3
 800252c:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	; 0xd4
 8002530:	4413      	add	r3, r2
 8002532:	b29b      	uxth	r3, r3
 8002534:	3301      	adds	r3, #1
 8002536:	f8a7 30d2 	strh.w	r3, [r7, #210]	; 0xd2
  	uint16_t lin6 = lin5 + Font_6x8.FontHeight + 1;//Station
 800253a:	f897 30a9 	ldrb.w	r3, [r7, #169]	; 0xa9
 800253e:	b29a      	uxth	r2, r3
 8002540:	f8b7 30d2 	ldrh.w	r3, [r7, #210]	; 0xd2
 8002544:	4413      	add	r3, r2
 8002546:	b29b      	uxth	r3, r3
 8002548:	3301      	adds	r3, #1
 800254a:	f8a7 30d0 	strh.w	r3, [r7, #208]	; 0xd0
  	char st[64];
  	char sta[32];
  	char stb[32];

  	ST7565_Reset();
 800254e:	f7fe feaf 	bl	80012b0 <ST7565_Reset>
  	ST7565_Init();
 8002552:	f7fe ffc5 	bl	80014e0 <ST7565_Init>

    int dl = sprintf(tmp, "Ver.%s", ver);
 8002556:	4b7d      	ldr	r3, [pc, #500]	; (800274c <main+0x4e8>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	461a      	mov	r2, r3
 800255c:	497c      	ldr	r1, [pc, #496]	; (8002750 <main+0x4ec>)
 800255e:	487d      	ldr	r0, [pc, #500]	; (8002754 <main+0x4f0>)
 8002560:	f00d ff02 	bl	8010368 <siprintf>
 8002564:	f8c7 0108 	str.w	r0, [r7, #264]	; 0x108
    uint16_t x = ((SCREEN_WIDTH - (Font_6x8.FontWidth * dl)) >> 1) & 0x7f;
 8002568:	f897 30a8 	ldrb.w	r3, [r7, #168]	; 0xa8
 800256c:	461a      	mov	r2, r3
 800256e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002572:	fb02 f303 	mul.w	r3, r2, r3
 8002576:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 800257a:	105b      	asrs	r3, r3, #1
 800257c:	b29b      	uxth	r3, r3
 800257e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002582:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
    ST7565_Print(x, SCREEN_HEIGHT - Font_6x8.FontHeight, tmp, &Font_6x8, 1, PIX_ON);//      (PIX_ON-, PIX_OFF-)
 8002586:	f9b7 00ce 	ldrsh.w	r0, [r7, #206]	; 0xce
 800258a:	f897 30a9 	ldrb.w	r3, [r7, #169]	; 0xa9
 800258e:	b29b      	uxth	r3, r3
 8002590:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8002594:	b29b      	uxth	r3, r3
 8002596:	b219      	sxth	r1, r3
 8002598:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800259c:	2201      	movs	r2, #1
 800259e:	9201      	str	r2, [sp, #4]
 80025a0:	2201      	movs	r2, #1
 80025a2:	9200      	str	r2, [sp, #0]
 80025a4:	4a6b      	ldr	r2, [pc, #428]	; (8002754 <main+0x4f0>)
 80025a6:	f7ff f9e3 	bl	8001970 <ST7565_Print>

	#ifdef SET_RDA_CHIP
    	int il = sprintf(st, "RDA5807 chipID:0x%x", rdaID);
 80025aa:	4b60      	ldr	r3, [pc, #384]	; (800272c <main+0x4c8>)
 80025ac:	781b      	ldrb	r3, [r3, #0]
 80025ae:	461a      	mov	r2, r3
 80025b0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80025b4:	4968      	ldr	r1, [pc, #416]	; (8002758 <main+0x4f4>)
 80025b6:	4618      	mov	r0, r3
 80025b8:	f00d fed6 	bl	8010368 <siprintf>
 80025bc:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
    	uint16_t xf = ((SCREEN_WIDTH - (Font_6x8.FontWidth * il)) >> 1) & 0x7f;
 80025c0:	f897 30a8 	ldrb.w	r3, [r7, #168]	; 0xa8
 80025c4:	461a      	mov	r2, r3
 80025c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80025ca:	fb02 f303 	mul.w	r3, r2, r3
 80025ce:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80025d2:	105b      	asrs	r3, r3, #1
 80025d4:	b29b      	uxth	r3, r3
 80025d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80025da:	f8a7 3102 	strh.w	r3, [r7, #258]	; 0x102
    	if (!xf) xf = 1;
 80025de:	f8b7 3102 	ldrh.w	r3, [r7, #258]	; 0x102
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d102      	bne.n	80025ec <main+0x388>
 80025e6:	2301      	movs	r3, #1
 80025e8:	f8a7 3102 	strh.w	r3, [r7, #258]	; 0x102
    	ST7565_Print(xf, lin2, st, &Font_6x8, 1, PIX_ON);
 80025ec:	f9b7 0102 	ldrsh.w	r0, [r7, #258]	; 0x102
 80025f0:	f9b7 10d8 	ldrsh.w	r1, [r7, #216]	; 0xd8
 80025f4:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80025f8:	f107 0268 	add.w	r2, r7, #104	; 0x68
 80025fc:	2601      	movs	r6, #1
 80025fe:	9601      	str	r6, [sp, #4]
 8002600:	2601      	movs	r6, #1
 8002602:	9600      	str	r6, [sp, #0]
 8002604:	f7ff f9b4 	bl	8001970 <ST7565_Print>

    	int it = sprintf(stb, "FM Band:%s", allBands[Band]);//(uint16_t)lBand, (uint16_t)rBand);
 8002608:	4b54      	ldr	r3, [pc, #336]	; (800275c <main+0x4f8>)
 800260a:	781b      	ldrb	r3, [r3, #0]
 800260c:	461a      	mov	r2, r3
 800260e:	4b54      	ldr	r3, [pc, #336]	; (8002760 <main+0x4fc>)
 8002610:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002614:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002618:	4952      	ldr	r1, [pc, #328]	; (8002764 <main+0x500>)
 800261a:	4618      	mov	r0, r3
 800261c:	f00d fea4 	bl	8010368 <siprintf>
 8002620:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    	int lit = it;
 8002624:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002628:	627b      	str	r3, [r7, #36]	; 0x24
    	xf = ((SCREEN_WIDTH - (Font_6x8.FontWidth * it)) >> 1) & 0x7f;
 800262a:	f897 30a8 	ldrb.w	r3, [r7, #168]	; 0xa8
 800262e:	461a      	mov	r2, r3
 8002630:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002634:	fb02 f303 	mul.w	r3, r2, r3
 8002638:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 800263c:	105b      	asrs	r3, r3, #1
 800263e:	b29b      	uxth	r3, r3
 8002640:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002644:	f8a7 3102 	strh.w	r3, [r7, #258]	; 0x102
    	if ((!xf) || (xf > (SCREEN_WIDTH - 3))) xf = 1;
 8002648:	f8b7 3102 	ldrh.w	r3, [r7, #258]	; 0x102
 800264c:	2b00      	cmp	r3, #0
 800264e:	d003      	beq.n	8002658 <main+0x3f4>
 8002650:	f8b7 3102 	ldrh.w	r3, [r7, #258]	; 0x102
 8002654:	2b7d      	cmp	r3, #125	; 0x7d
 8002656:	d902      	bls.n	800265e <main+0x3fa>
 8002658:	2301      	movs	r3, #1
 800265a:	f8a7 3102 	strh.w	r3, [r7, #258]	; 0x102
    	ST7565_Print(xf, lin3, stb, &Font_6x8, 1, PIX_ON);
 800265e:	f9b7 0102 	ldrsh.w	r0, [r7, #258]	; 0x102
 8002662:	f9b7 10d6 	ldrsh.w	r1, [r7, #214]	; 0xd6
 8002666:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800266a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800266e:	2601      	movs	r6, #1
 8002670:	9601      	str	r6, [sp, #4]
 8002672:	2601      	movs	r6, #1
 8002674:	9600      	str	r6, [sp, #0]
 8002676:	f7ff f97b 	bl	8001970 <ST7565_Print>

    	int im = sprintf(st, "Bass:%u Vol:%u", BassBoost, Volume);
 800267a:	4b2f      	ldr	r3, [pc, #188]	; (8002738 <main+0x4d4>)
 800267c:	781b      	ldrb	r3, [r3, #0]
 800267e:	461a      	mov	r2, r3
 8002680:	4b2c      	ldr	r3, [pc, #176]	; (8002734 <main+0x4d0>)
 8002682:	781b      	ldrb	r3, [r3, #0]
 8002684:	f107 0068 	add.w	r0, r7, #104	; 0x68
 8002688:	4937      	ldr	r1, [pc, #220]	; (8002768 <main+0x504>)
 800268a:	f00d fe6d 	bl	8010368 <siprintf>
 800268e:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4
    	int lim = im;
 8002692:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002696:	623b      	str	r3, [r7, #32]
    	xf = ((SCREEN_WIDTH - (Font_6x8.FontWidth * im)) >> 1) & 0x7f;
 8002698:	f897 30a8 	ldrb.w	r3, [r7, #168]	; 0xa8
 800269c:	461a      	mov	r2, r3
 800269e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80026a2:	fb02 f303 	mul.w	r3, r2, r3
 80026a6:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80026aa:	105b      	asrs	r3, r3, #1
 80026ac:	b29b      	uxth	r3, r3
 80026ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80026b2:	f8a7 3102 	strh.w	r3, [r7, #258]	; 0x102
    	if ((!xf) || (xf > (SCREEN_WIDTH - 3))) xf = 1;
 80026b6:	f8b7 3102 	ldrh.w	r3, [r7, #258]	; 0x102
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d003      	beq.n	80026c6 <main+0x462>
 80026be:	f8b7 3102 	ldrh.w	r3, [r7, #258]	; 0x102
 80026c2:	2b7d      	cmp	r3, #125	; 0x7d
 80026c4:	d902      	bls.n	80026cc <main+0x468>
 80026c6:	2301      	movs	r3, #1
 80026c8:	f8a7 3102 	strh.w	r3, [r7, #258]	; 0x102
    	ST7565_Print(xf, lin4, st, &Font_6x8, 1, PIX_ON);
 80026cc:	f9b7 0102 	ldrsh.w	r0, [r7, #258]	; 0x102
 80026d0:	f9b7 10d4 	ldrsh.w	r1, [r7, #212]	; 0xd4
 80026d4:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80026d8:	f107 0268 	add.w	r2, r7, #104	; 0x68
 80026dc:	2601      	movs	r6, #1
 80026de:	9601      	str	r6, [sp, #4]
 80026e0:	2601      	movs	r6, #1
 80026e2:	9600      	str	r6, [sp, #0]
 80026e4:	f7ff f944 	bl	8001970 <ST7565_Print>

    	if (stereo)
 80026e8:	4b14      	ldr	r3, [pc, #80]	; (800273c <main+0x4d8>)
 80026ea:	781b      	ldrb	r3, [r3, #0]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d03f      	beq.n	8002770 <main+0x50c>
    		il = sprintf(st, "Rssi:%u Freq:%.1f S", RSSI, Freq);
 80026f0:	4b0f      	ldr	r3, [pc, #60]	; (8002730 <main+0x4cc>)
 80026f2:	881b      	ldrh	r3, [r3, #0]
 80026f4:	461e      	mov	r6, r3
 80026f6:	4b0c      	ldr	r3, [pc, #48]	; (8002728 <main+0x4c4>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4618      	mov	r0, r3
 80026fc:	f7fd ff24 	bl	8000548 <__aeabi_f2d>
 8002700:	4602      	mov	r2, r0
 8002702:	460b      	mov	r3, r1
 8002704:	f107 0068 	add.w	r0, r7, #104	; 0x68
 8002708:	e9cd 2300 	strd	r2, r3, [sp]
 800270c:	4632      	mov	r2, r6
 800270e:	4917      	ldr	r1, [pc, #92]	; (800276c <main+0x508>)
 8002710:	f00d fe2a 	bl	8010368 <siprintf>
 8002714:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
 8002718:	e03e      	b.n	8002798 <main+0x534>
 800271a:	bf00      	nop
 800271c:	200033b8 	.word	0x200033b8
 8002720:	08015134 	.word	0x08015134
 8002724:	20003034 	.word	0x20003034
 8002728:	200001f4 	.word	0x200001f4
 800272c:	20003020 	.word	0x20003020
 8002730:	2000301e 	.word	0x2000301e
 8002734:	200001ff 	.word	0x200001ff
 8002738:	20003022 	.word	0x20003022
 800273c:	20003024 	.word	0x20003024
 8002740:	2000301c 	.word	0x2000301c
 8002744:	080144e4 	.word	0x080144e4
 8002748:	20003010 	.word	0x20003010
 800274c:	20000004 	.word	0x20000004
 8002750:	080140cc 	.word	0x080140cc
 8002754:	20001348 	.word	0x20001348
 8002758:	080140d4 	.word	0x080140d4
 800275c:	200001fc 	.word	0x200001fc
 8002760:	20000208 	.word	0x20000208
 8002764:	080140e8 	.word	0x080140e8
 8002768:	080140f4 	.word	0x080140f4
 800276c:	08014104 	.word	0x08014104
    	else
    		il = sprintf(st, "Rssi:%u Freq:%.1f", RSSI, Freq);
 8002770:	4bc9      	ldr	r3, [pc, #804]	; (8002a98 <main+0x834>)
 8002772:	881b      	ldrh	r3, [r3, #0]
 8002774:	461e      	mov	r6, r3
 8002776:	4bc9      	ldr	r3, [pc, #804]	; (8002a9c <main+0x838>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4618      	mov	r0, r3
 800277c:	f7fd fee4 	bl	8000548 <__aeabi_f2d>
 8002780:	4602      	mov	r2, r0
 8002782:	460b      	mov	r3, r1
 8002784:	f107 0068 	add.w	r0, r7, #104	; 0x68
 8002788:	e9cd 2300 	strd	r2, r3, [sp]
 800278c:	4632      	mov	r2, r6
 800278e:	49c4      	ldr	r1, [pc, #784]	; (8002aa0 <main+0x83c>)
 8002790:	f00d fdea 	bl	8010368 <siprintf>
 8002794:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
    	int lil = il;
 8002798:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800279c:	61fb      	str	r3, [r7, #28]
    	xf = ((SCREEN_WIDTH - (Font_6x8.FontWidth * il)) >> 1) & 0x7f;
 800279e:	f897 30a8 	ldrb.w	r3, [r7, #168]	; 0xa8
 80027a2:	461a      	mov	r2, r3
 80027a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80027a8:	fb02 f303 	mul.w	r3, r2, r3
 80027ac:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80027b0:	105b      	asrs	r3, r3, #1
 80027b2:	b29b      	uxth	r3, r3
 80027b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80027b8:	f8a7 3102 	strh.w	r3, [r7, #258]	; 0x102
    	if ((!xf) || (xf > (SCREEN_WIDTH - 3))) xf = 1;
 80027bc:	f8b7 3102 	ldrh.w	r3, [r7, #258]	; 0x102
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d003      	beq.n	80027cc <main+0x568>
 80027c4:	f8b7 3102 	ldrh.w	r3, [r7, #258]	; 0x102
 80027c8:	2b7d      	cmp	r3, #125	; 0x7d
 80027ca:	d902      	bls.n	80027d2 <main+0x56e>
 80027cc:	2301      	movs	r3, #1
 80027ce:	f8a7 3102 	strh.w	r3, [r7, #258]	; 0x102
    	ST7565_Print(xf, lin5, st, &Font_6x8, 1, PIX_ON);
 80027d2:	f9b7 0102 	ldrsh.w	r0, [r7, #258]	; 0x102
 80027d6:	f9b7 10d2 	ldrsh.w	r1, [r7, #210]	; 0xd2
 80027da:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80027de:	f107 0268 	add.w	r2, r7, #104	; 0x68
 80027e2:	2601      	movs	r6, #1
 80027e4:	9601      	str	r6, [sp, #4]
 80027e6:	2601      	movs	r6, #1
 80027e8:	9600      	str	r6, [sp, #0]
 80027ea:	f7ff f8c1 	bl	8001970 <ST7565_Print>

    	int ia = sprintf(sta, "%s", nameStation(Freq));
 80027ee:	4bab      	ldr	r3, [pc, #684]	; (8002a9c <main+0x838>)
 80027f0:	edd3 7a00 	vldr	s15, [r3]
 80027f4:	eeb0 0a67 	vmov.f32	s0, s15
 80027f8:	f001 ff20 	bl	800463c <nameStation>
 80027fc:	4602      	mov	r2, r0
 80027fe:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002802:	49a8      	ldr	r1, [pc, #672]	; (8002aa4 <main+0x840>)
 8002804:	4618      	mov	r0, r3
 8002806:	f00d fdaf 	bl	8010368 <siprintf>
 800280a:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0
    	int lia = ia;
 800280e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002812:	61bb      	str	r3, [r7, #24]
    	xf = ((SCREEN_WIDTH - (Font_6x8.FontWidth * ia)) >> 1) & 0x7f;
 8002814:	f897 30a8 	ldrb.w	r3, [r7, #168]	; 0xa8
 8002818:	461a      	mov	r2, r3
 800281a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800281e:	fb02 f303 	mul.w	r3, r2, r3
 8002822:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8002826:	105b      	asrs	r3, r3, #1
 8002828:	b29b      	uxth	r3, r3
 800282a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800282e:	f8a7 3102 	strh.w	r3, [r7, #258]	; 0x102
    	if ((!xf) || (xf > (SCREEN_WIDTH - 3))) xf = 1;
 8002832:	f8b7 3102 	ldrh.w	r3, [r7, #258]	; 0x102
 8002836:	2b00      	cmp	r3, #0
 8002838:	d003      	beq.n	8002842 <main+0x5de>
 800283a:	f8b7 3102 	ldrh.w	r3, [r7, #258]	; 0x102
 800283e:	2b7d      	cmp	r3, #125	; 0x7d
 8002840:	d902      	bls.n	8002848 <main+0x5e4>
 8002842:	2301      	movs	r3, #1
 8002844:	f8a7 3102 	strh.w	r3, [r7, #258]	; 0x102
    	ST7565_Print(xf, lin6, sta, &Font_6x8, 1, PIX_ON);
 8002848:	f9b7 0102 	ldrsh.w	r0, [r7, #258]	; 0x102
 800284c:	f9b7 10d0 	ldrsh.w	r1, [r7, #208]	; 0xd0
 8002850:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002854:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8002858:	2601      	movs	r6, #1
 800285a:	9601      	str	r6, [sp, #4]
 800285c:	2601      	movs	r6, #1
 800285e:	9600      	str	r6, [sp, #0]
 8002860:	f7ff f886 	bl	8001970 <ST7565_Print>

    	Report(1, "ChipID:0x%x Chan:%u Freq:%.2f %s RSSI:%u Band:%s Vol:%u BassEn:%u\r\n",
 8002864:	4b90      	ldr	r3, [pc, #576]	; (8002aa8 <main+0x844>)
 8002866:	781b      	ldrb	r3, [r3, #0]
 8002868:	4698      	mov	r8, r3
 800286a:	4b90      	ldr	r3, [pc, #576]	; (8002aac <main+0x848>)
 800286c:	881b      	ldrh	r3, [r3, #0]
 800286e:	4699      	mov	r9, r3
 8002870:	4b8a      	ldr	r3, [pc, #552]	; (8002a9c <main+0x838>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4618      	mov	r0, r3
 8002876:	f7fd fe67 	bl	8000548 <__aeabi_f2d>
 800287a:	4602      	mov	r2, r0
 800287c:	460b      	mov	r3, r1
 800287e:	4986      	ldr	r1, [pc, #536]	; (8002a98 <main+0x834>)
 8002880:	8809      	ldrh	r1, [r1, #0]
 8002882:	460e      	mov	r6, r1
 8002884:	498a      	ldr	r1, [pc, #552]	; (8002ab0 <main+0x84c>)
 8002886:	7809      	ldrb	r1, [r1, #0]
 8002888:	4608      	mov	r0, r1
 800288a:	498a      	ldr	r1, [pc, #552]	; (8002ab4 <main+0x850>)
 800288c:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8002890:	4889      	ldr	r0, [pc, #548]	; (8002ab8 <main+0x854>)
 8002892:	7800      	ldrb	r0, [r0, #0]
 8002894:	6078      	str	r0, [r7, #4]
 8002896:	4889      	ldr	r0, [pc, #548]	; (8002abc <main+0x858>)
 8002898:	7800      	ldrb	r0, [r0, #0]
 800289a:	9006      	str	r0, [sp, #24]
 800289c:	6878      	ldr	r0, [r7, #4]
 800289e:	9005      	str	r0, [sp, #20]
 80028a0:	9104      	str	r1, [sp, #16]
 80028a2:	9603      	str	r6, [sp, #12]
 80028a4:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80028a8:	9102      	str	r1, [sp, #8]
 80028aa:	e9cd 2300 	strd	r2, r3, [sp]
 80028ae:	464b      	mov	r3, r9
 80028b0:	4642      	mov	r2, r8
 80028b2:	4983      	ldr	r1, [pc, #524]	; (8002ac0 <main+0x85c>)
 80028b4:	2001      	movs	r0, #1
 80028b6:	f002 f9fd 	bl	8004cb4 <Report>
    			rdaID, Chan, Freq, sta, RSSI, allBands[Band], Volume, BassBoost);
	#endif

    ST7565_DrawRectangle(0, Font_6x8.FontHeight, SCREEN_WIDTH - 1, SCREEN_HEIGHT - (Font_6x8.FontHeight << 1) - 2, PIX_ON);
 80028ba:	f897 30a9 	ldrb.w	r3, [r7, #169]	; 0xa9
 80028be:	b219      	sxth	r1, r3
 80028c0:	f897 30a9 	ldrb.w	r3, [r7, #169]	; 0xa9
 80028c4:	b29b      	uxth	r3, r3
 80028c6:	005b      	lsls	r3, r3, #1
 80028c8:	b29b      	uxth	r3, r3
 80028ca:	f1c3 033e 	rsb	r3, r3, #62	; 0x3e
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	b21b      	sxth	r3, r3
 80028d2:	2201      	movs	r2, #1
 80028d4:	9200      	str	r2, [sp, #0]
 80028d6:	227f      	movs	r2, #127	; 0x7f
 80028d8:	2000      	movs	r0, #0
 80028da:	f7ff fa20 	bl	8001d1e <ST7565_DrawRectangle>
    ST7565_DrawFilledRectangle(0, 0, SCREEN_WIDTH - 1, Font_6x8.FontHeight, PIX_ON);
 80028de:	f897 30a9 	ldrb.w	r3, [r7, #169]	; 0xa9
 80028e2:	b21b      	sxth	r3, r3
 80028e4:	2201      	movs	r2, #1
 80028e6:	9200      	str	r2, [sp, #0]
 80028e8:	227f      	movs	r2, #127	; 0x7f
 80028ea:	2100      	movs	r1, #0
 80028ec:	2000      	movs	r0, #0
 80028ee:	f7ff fa98 	bl	8001e22 <ST7565_DrawFilledRectangle>
    ST7565_Update();
 80028f2:	f7fe fe8d 	bl	8001610 <ST7565_Update>

    startSec = true;
 80028f6:	4b73      	ldr	r3, [pc, #460]	; (8002ac4 <main+0x860>)
 80028f8:	2201      	movs	r2, #1
 80028fa:	701a      	strb	r2, [r3, #0]
#if defined(SET_BLE) || defined(SET_AUDIO)
	#ifdef SET_BLE
    	bleWakeUp();
	#endif

    bleQueAckFlag   = initRECQ(&bleQueAck);
 80028fc:	4872      	ldr	r0, [pc, #456]	; (8002ac8 <main+0x864>)
 80028fe:	f7ff fbad 	bl	800205c <initRECQ>
 8002902:	4603      	mov	r3, r0
 8002904:	461a      	mov	r2, r3
 8002906:	4b71      	ldr	r3, [pc, #452]	; (8002acc <main+0x868>)
 8002908:	701a      	strb	r2, [r3, #0]
    bleQueCmdFlag   = initRECQ(&bleQueCmd);
 800290a:	4871      	ldr	r0, [pc, #452]	; (8002ad0 <main+0x86c>)
 800290c:	f7ff fba6 	bl	800205c <initRECQ>
 8002910:	4603      	mov	r3, r0
 8002912:	461a      	mov	r2, r3
 8002914:	4b6f      	ldr	r3, [pc, #444]	; (8002ad4 <main+0x870>)
 8002916:	701a      	strb	r2, [r3, #0]
	#endif
#endif


#ifdef SET_IRED
    bool ep_start = false;
 8002918:	2300      	movs	r3, #0
 800291a:	f887 3101 	strb.w	r3, [r7, #257]	; 0x101
    char ep_str[16] = {0};
 800291e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002922:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002926:	2200      	movs	r2, #0
 8002928:	601a      	str	r2, [r3, #0]
 800292a:	3304      	adds	r3, #4
 800292c:	2200      	movs	r2, #0
 800292e:	601a      	str	r2, [r3, #0]
 8002930:	605a      	str	r2, [r3, #4]
 8002932:	609a      	str	r2, [r3, #8]
    uint32_t ep_tmr = 0;
 8002934:	2300      	movs	r3, #0
 8002936:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
	uint32_t tmr_ired = 0;
 800293a:	2300      	movs	r3, #0
 800293c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
	//uint32_t clr_tmr = 0;
	enIntIRED();
 8002940:	f7fe fbe0 	bl	8001104 <enIntIRED>
#endif


    uint16_t lastErr = devOK;
 8002944:	2300      	movs	r3, #0
 8002946:	f8a7 30f6 	strh.w	r3, [r7, #246]	; 0xf6

    putEvt(evt_Freq);
 800294a:	200c      	movs	r0, #12
 800294c:	f001 fdac 	bl	80044a8 <putEvt>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


    while (!restart) {
 8002950:	f001 b8fd 	b.w	8003b4e <main+0x18ea>

/**/
#ifdef SET_IRED
  		if (!tmr_ired) {
 8002954:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002958:	2b00      	cmp	r3, #0
 800295a:	f040 81b2 	bne.w	8002cc2 <main+0xa5e>
			if (decodeIRED(&results)) {
 800295e:	485e      	ldr	r0, [pc, #376]	; (8002ad8 <main+0x874>)
 8002960:	f7fe fb9a 	bl	8001098 <decodeIRED>
 8002964:	4603      	mov	r3, r0
 8002966:	2b00      	cmp	r3, #0
 8002968:	f000 81ab 	beq.w	8002cc2 <main+0xa5e>

				tmr_ired = get_mstmr(_300ms);
 800296c:	f04f 001e 	mov.w	r0, #30
 8002970:	f04f 0100 	mov.w	r1, #0
 8002974:	f002 f84c 	bl	8004a10 <get_mstmr>
 8002978:	4602      	mov	r2, r0
 800297a:	460b      	mov	r3, r1
 800297c:	4613      	mov	r3, r2
 800297e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
				HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 8002982:	2200      	movs	r2, #0
 8002984:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002988:	4854      	ldr	r0, [pc, #336]	; (8002adc <main+0x878>)
 800298a:	f005 fd29 	bl	80083e0 <HAL_GPIO_WritePin>
				int8_t kid = -1;
 800298e:	23ff      	movs	r3, #255	; 0xff
 8002990:	f887 30f5 	strb.w	r3, [r7, #245]	; 0xf5
				for (int8_t i = 0; i < MAX_IRED_KEY; i++) {
 8002994:	2300      	movs	r3, #0
 8002996:	f887 30f4 	strb.w	r3, [r7, #244]	; 0xf4
 800299a:	e019      	b.n	80029d0 <main+0x76c>
					if (results.value == keyAll[i].code) {
 800299c:	4b4e      	ldr	r3, [pc, #312]	; (8002ad8 <main+0x874>)
 800299e:	6819      	ldr	r1, [r3, #0]
 80029a0:	f997 20f4 	ldrsb.w	r2, [r7, #244]	; 0xf4
 80029a4:	484e      	ldr	r0, [pc, #312]	; (8002ae0 <main+0x87c>)
 80029a6:	4613      	mov	r3, r2
 80029a8:	005b      	lsls	r3, r3, #1
 80029aa:	4413      	add	r3, r2
 80029ac:	009b      	lsls	r3, r3, #2
 80029ae:	4403      	add	r3, r0
 80029b0:	3308      	adds	r3, #8
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4299      	cmp	r1, r3
 80029b6:	d104      	bne.n	80029c2 <main+0x75e>
						kid = i;
 80029b8:	f897 30f4 	ldrb.w	r3, [r7, #244]	; 0xf4
 80029bc:	f887 30f5 	strb.w	r3, [r7, #245]	; 0xf5
						break;
 80029c0:	e00a      	b.n	80029d8 <main+0x774>
				for (int8_t i = 0; i < MAX_IRED_KEY; i++) {
 80029c2:	f997 30f4 	ldrsb.w	r3, [r7, #244]	; 0xf4
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	3301      	adds	r3, #1
 80029ca:	b2db      	uxtb	r3, r3
 80029cc:	f887 30f4 	strb.w	r3, [r7, #244]	; 0xf4
 80029d0:	f997 30f4 	ldrsb.w	r3, [r7, #244]	; 0xf4
 80029d4:	2b14      	cmp	r3, #20
 80029d6:	dde1      	ble.n	800299c <main+0x738>
					}
				}
				//
				if (kid == -1) sprintf(stline, "CODE:%08lX", results.value);
 80029d8:	f997 30f5 	ldrsb.w	r3, [r7, #245]	; 0xf5
 80029dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80029e0:	d107      	bne.n	80029f2 <main+0x78e>
 80029e2:	4b3d      	ldr	r3, [pc, #244]	; (8002ad8 <main+0x874>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	461a      	mov	r2, r3
 80029e8:	493e      	ldr	r1, [pc, #248]	; (8002ae4 <main+0x880>)
 80029ea:	483f      	ldr	r0, [pc, #252]	; (8002ae8 <main+0x884>)
 80029ec:	f00d fcbc 	bl	8010368 <siprintf>
 80029f0:	e00c      	b.n	8002a0c <main+0x7a8>
						  else sprintf(stline, "irKEY: %s", keyAll[kid].name);
 80029f2:	f997 20f5 	ldrsb.w	r2, [r7, #245]	; 0xf5
 80029f6:	4613      	mov	r3, r2
 80029f8:	005b      	lsls	r3, r3, #1
 80029fa:	4413      	add	r3, r2
 80029fc:	009b      	lsls	r3, r3, #2
 80029fe:	4a38      	ldr	r2, [pc, #224]	; (8002ae0 <main+0x87c>)
 8002a00:	4413      	add	r3, r2
 8002a02:	461a      	mov	r2, r3
 8002a04:	4939      	ldr	r1, [pc, #228]	; (8002aec <main+0x888>)
 8002a06:	4838      	ldr	r0, [pc, #224]	; (8002ae8 <main+0x884>)
 8002a08:	f00d fcae 	bl	8010368 <siprintf>
				Report(1, "[que:%u] %s\r\n", cntEvt, stline);
 8002a0c:	4b38      	ldr	r3, [pc, #224]	; (8002af0 <main+0x88c>)
 8002a0e:	781b      	ldrb	r3, [r3, #0]
 8002a10:	b2db      	uxtb	r3, r3
 8002a12:	461a      	mov	r2, r3
 8002a14:	4b34      	ldr	r3, [pc, #208]	; (8002ae8 <main+0x884>)
 8002a16:	4937      	ldr	r1, [pc, #220]	; (8002af4 <main+0x890>)
 8002a18:	2001      	movs	r0, #1
 8002a1a:	f002 f94b 	bl	8004cb4 <Report>
				//
				if (kid != -1) {
 8002a1e:	f997 30f5 	ldrsb.w	r3, [r7, #245]	; 0xf5
 8002a22:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002a26:	f000 814c 	beq.w	8002cc2 <main+0xa5e>
					switch (kid) {
 8002a2a:	f997 30f5 	ldrsb.w	r3, [r7, #245]	; 0xf5
 8002a2e:	2b14      	cmp	r3, #20
 8002a30:	f200 8165 	bhi.w	8002cfe <main+0xa9a>
 8002a34:	a201      	add	r2, pc, #4	; (adr r2, 8002a3c <main+0x7d8>)
 8002a36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a3a:	bf00      	nop
 8002a3c:	08002b07 	.word	0x08002b07
 8002a40:	08002a91 	.word	0x08002a91
 8002a44:	08002af9 	.word	0x08002af9
 8002a48:	08002b51 	.word	0x08002b51
 8002a4c:	08002b5f 	.word	0x08002b5f
 8002a50:	08002b75 	.word	0x08002b75
 8002a54:	08002b15 	.word	0x08002b15
 8002a58:	08002b33 	.word	0x08002b33
 8002a5c:	08002b6d 	.word	0x08002b6d
 8002a60:	08002c17 	.word	0x08002c17
 8002a64:	08002c33 	.word	0x08002c33
 8002a68:	08002c4f 	.word	0x08002c4f
 8002a6c:	08002c4f 	.word	0x08002c4f
 8002a70:	08002c4f 	.word	0x08002c4f
 8002a74:	08002c4f 	.word	0x08002c4f
 8002a78:	08002c4f 	.word	0x08002c4f
 8002a7c:	08002c4f 	.word	0x08002c4f
 8002a80:	08002c4f 	.word	0x08002c4f
 8002a84:	08002c4f 	.word	0x08002c4f
 8002a88:	08002c4f 	.word	0x08002c4f
 8002a8c:	08002c4f 	.word	0x08002c4f
						case key_ch:
							putEvt(evt_Restart);
 8002a90:	2001      	movs	r0, #1
 8002a92:	f001 fd09 	bl	80044a8 <putEvt>
						break;
 8002a96:	e132      	b.n	8002cfe <main+0xa9a>
 8002a98:	2000301e 	.word	0x2000301e
 8002a9c:	200001f4 	.word	0x200001f4
 8002aa0:	08014118 	.word	0x08014118
 8002aa4:	08014020 	.word	0x08014020
 8002aa8:	20003020 	.word	0x20003020
 8002aac:	2000301c 	.word	0x2000301c
 8002ab0:	200001fc 	.word	0x200001fc
 8002ab4:	20000208 	.word	0x20000208
 8002ab8:	200001ff 	.word	0x200001ff
 8002abc:	20003022 	.word	0x20003022
 8002ac0:	0801412c 	.word	0x0801412c
 8002ac4:	2000300c 	.word	0x2000300c
 8002ac8:	200036c4 	.word	0x200036c4
 8002acc:	2000380b 	.word	0x2000380b
 8002ad0:	20003768 	.word	0x20003768
 8002ad4:	2000380c 	.word	0x2000380c
 8002ad8:	2000065c 	.word	0x2000065c
 8002adc:	48000800 	.word	0x48000800
 8002ae0:	080154b8 	.word	0x080154b8
 8002ae4:	08014170 	.word	0x08014170
 8002ae8:	20003810 	.word	0x20003810
 8002aec:	0801417c 	.word	0x0801417c
 8002af0:	20001fe4 	.word	0x20001fe4
 8002af4:	08014188 	.word	0x08014188
						case key_ch_plus:
							seek_up = 1;
 8002af8:	4b77      	ldr	r3, [pc, #476]	; (8002cd8 <main+0xa74>)
 8002afa:	2201      	movs	r2, #1
 8002afc:	701a      	strb	r2, [r3, #0]
							putEvt(evt_Scan);
 8002afe:	200b      	movs	r0, #11
 8002b00:	f001 fcd2 	bl	80044a8 <putEvt>
						break;
 8002b04:	e0fb      	b.n	8002cfe <main+0xa9a>
						case key_ch_minus:
							seek_up = 0;
 8002b06:	4b74      	ldr	r3, [pc, #464]	; (8002cd8 <main+0xa74>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	701a      	strb	r2, [r3, #0]
							putEvt(evt_Scan);
 8002b0c:	200b      	movs	r0, #11
 8002b0e:	f001 fccb 	bl	80044a8 <putEvt>
						break;
 8002b12:	e0f4      	b.n	8002cfe <main+0xa9a>
						case key_minus:
							if (Volume) {
 8002b14:	4b71      	ldr	r3, [pc, #452]	; (8002cdc <main+0xa78>)
 8002b16:	781b      	ldrb	r3, [r3, #0]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	f000 80d4 	beq.w	8002cc6 <main+0xa62>
								newVolume = Volume - 1;
 8002b1e:	4b6f      	ldr	r3, [pc, #444]	; (8002cdc <main+0xa78>)
 8002b20:	781b      	ldrb	r3, [r3, #0]
 8002b22:	3b01      	subs	r3, #1
 8002b24:	b2da      	uxtb	r2, r3
 8002b26:	4b6e      	ldr	r3, [pc, #440]	; (8002ce0 <main+0xa7c>)
 8002b28:	701a      	strb	r2, [r3, #0]
								putEvt(evt_Vol);
 8002b2a:	200d      	movs	r0, #13
 8002b2c:	f001 fcbc 	bl	80044a8 <putEvt>
							}
						break;
 8002b30:	e0c9      	b.n	8002cc6 <main+0xa62>
						case key_plus:
							if (Volume < 15) {
 8002b32:	4b6a      	ldr	r3, [pc, #424]	; (8002cdc <main+0xa78>)
 8002b34:	781b      	ldrb	r3, [r3, #0]
 8002b36:	2b0e      	cmp	r3, #14
 8002b38:	f200 80c7 	bhi.w	8002cca <main+0xa66>
								newVolume = Volume + 1;
 8002b3c:	4b67      	ldr	r3, [pc, #412]	; (8002cdc <main+0xa78>)
 8002b3e:	781b      	ldrb	r3, [r3, #0]
 8002b40:	3301      	adds	r3, #1
 8002b42:	b2da      	uxtb	r2, r3
 8002b44:	4b66      	ldr	r3, [pc, #408]	; (8002ce0 <main+0xa7c>)
 8002b46:	701a      	strb	r2, [r3, #0]
								putEvt(evt_Vol);
 8002b48:	200d      	movs	r0, #13
 8002b4a:	f001 fcad 	bl	80044a8 <putEvt>
							}
						break;
 8002b4e:	e0bc      	b.n	8002cca <main+0xa66>
						case key_left:
							seek_up = 0;
 8002b50:	4b61      	ldr	r3, [pc, #388]	; (8002cd8 <main+0xa74>)
 8002b52:	2200      	movs	r2, #0
 8002b54:	701a      	strb	r2, [r3, #0]
							putEvt(evt_List);
 8002b56:	2010      	movs	r0, #16
 8002b58:	f001 fca6 	bl	80044a8 <putEvt>
						break;
 8002b5c:	e0cf      	b.n	8002cfe <main+0xa9a>
						case key_right:
							seek_up = 1;
 8002b5e:	4b5e      	ldr	r3, [pc, #376]	; (8002cd8 <main+0xa74>)
 8002b60:	2201      	movs	r2, #1
 8002b62:	701a      	strb	r2, [r3, #0]
							putEvt(evt_List);
 8002b64:	2010      	movs	r0, #16
 8002b66:	f001 fc9f 	bl	80044a8 <putEvt>
						break;
 8002b6a:	e0c8      	b.n	8002cfe <main+0xa9a>
						case key_eq:// enable/disable print via uart
							putEvt(evt_Mute);//evt_Sleep);
 8002b6c:	200e      	movs	r0, #14
 8002b6e:	f001 fc9b 	bl	80044a8 <putEvt>
						break;
 8002b72:	e0c4      	b.n	8002cfe <main+0xa9a>
						case key_sp:
							if (!ep_start) {
 8002b74:	f897 3101 	ldrb.w	r3, [r7, #257]	; 0x101
 8002b78:	f083 0301 	eor.w	r3, r3, #1
 8002b7c:	b2db      	uxtb	r3, r3
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d036      	beq.n	8002bf0 <main+0x98c>
								ep_start = true;
 8002b82:	2301      	movs	r3, #1
 8002b84:	f887 3101 	strb.w	r3, [r7, #257]	; 0x101
								memset(ep_str, 0, sizeof(ep_str));
 8002b88:	f107 0308 	add.w	r3, r7, #8
 8002b8c:	2210      	movs	r2, #16
 8002b8e:	2100      	movs	r1, #0
 8002b90:	4618      	mov	r0, r3
 8002b92:	f00c fe71 	bl	800f878 <memset>
								ST7565_DrawFilledRectangle(0, SCREEN_HEIGHT - Font_6x8.FontHeight, SCREEN_WIDTH - 1, Font_6x8.FontHeight, PIX_OFF);
 8002b96:	f897 30a9 	ldrb.w	r3, [r7, #169]	; 0xa9
 8002b9a:	b29b      	uxth	r3, r3
 8002b9c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8002ba0:	b29b      	uxth	r3, r3
 8002ba2:	b219      	sxth	r1, r3
 8002ba4:	f897 30a9 	ldrb.w	r3, [r7, #169]	; 0xa9
 8002ba8:	b21b      	sxth	r3, r3
 8002baa:	2200      	movs	r2, #0
 8002bac:	9200      	str	r2, [sp, #0]
 8002bae:	227f      	movs	r2, #127	; 0x7f
 8002bb0:	2000      	movs	r0, #0
 8002bb2:	f7ff f936 	bl	8001e22 <ST7565_DrawFilledRectangle>
								sprintf(tmp, "Time:");
 8002bb6:	494b      	ldr	r1, [pc, #300]	; (8002ce4 <main+0xa80>)
 8002bb8:	484b      	ldr	r0, [pc, #300]	; (8002ce8 <main+0xa84>)
 8002bba:	f00d fbd5 	bl	8010368 <siprintf>
								ST7565_Print(0, SCREEN_HEIGHT - Font_6x8.FontHeight, tmp, &Font_6x8, 1, PIX_ON);//      (PIX_ON-, PIX_OFF-)
 8002bbe:	f897 30a9 	ldrb.w	r3, [r7, #169]	; 0xa9
 8002bc2:	b29b      	uxth	r3, r3
 8002bc4:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8002bc8:	b29b      	uxth	r3, r3
 8002bca:	b219      	sxth	r1, r3
 8002bcc:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	9201      	str	r2, [sp, #4]
 8002bd4:	2201      	movs	r2, #1
 8002bd6:	9200      	str	r2, [sp, #0]
 8002bd8:	4a43      	ldr	r2, [pc, #268]	; (8002ce8 <main+0xa84>)
 8002bda:	2000      	movs	r0, #0
 8002bdc:	f7fe fec8 	bl	8001970 <ST7565_Print>
								ST7565_Update();
 8002be0:	f7fe fd16 	bl	8001610 <ST7565_Update>
								ep_tmr = get_tmr(20);
 8002be4:	2014      	movs	r0, #20
 8002be6:	f001 fef5 	bl	80049d4 <get_tmr>
 8002bea:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
								ep_start = false;
								ep_tmr = 0;
								epoch = atoi(ep_str);
								putEvt(evt_Epoch);
							}
						break;
 8002bee:	e086      	b.n	8002cfe <main+0xa9a>
								ep_start = false;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	f887 3101 	strb.w	r3, [r7, #257]	; 0x101
								ep_tmr = 0;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
								epoch = atoi(ep_str);
 8002bfc:	f107 0308 	add.w	r3, r7, #8
 8002c00:	4618      	mov	r0, r3
 8002c02:	f00c fd34 	bl	800f66e <atoi>
 8002c06:	4603      	mov	r3, r0
 8002c08:	461a      	mov	r2, r3
 8002c0a:	4b38      	ldr	r3, [pc, #224]	; (8002cec <main+0xa88>)
 8002c0c:	601a      	str	r2, [r3, #0]
								putEvt(evt_Epoch);
 8002c0e:	2002      	movs	r0, #2
 8002c10:	f001 fc4a 	bl	80044a8 <putEvt>
						break;
 8002c14:	e073      	b.n	8002cfe <main+0xa9a>
						case key_100://bandUp();
							if (Band < MAX_BAND) {
 8002c16:	4b36      	ldr	r3, [pc, #216]	; (8002cf0 <main+0xa8c>)
 8002c18:	781b      	ldrb	r3, [r3, #0]
 8002c1a:	2b03      	cmp	r3, #3
 8002c1c:	d857      	bhi.n	8002cce <main+0xa6a>
								newBand = Band + 1;
 8002c1e:	4b34      	ldr	r3, [pc, #208]	; (8002cf0 <main+0xa8c>)
 8002c20:	781b      	ldrb	r3, [r3, #0]
 8002c22:	3301      	adds	r3, #1
 8002c24:	b2da      	uxtb	r2, r3
 8002c26:	4b33      	ldr	r3, [pc, #204]	; (8002cf4 <main+0xa90>)
 8002c28:	701a      	strb	r2, [r3, #0]
								putEvt(evt_Band);
 8002c2a:	2011      	movs	r0, #17
 8002c2c:	f001 fc3c 	bl	80044a8 <putEvt>
							}
						break;
 8002c30:	e04d      	b.n	8002cce <main+0xa6a>
						case key_200://bandDown();
							if (Band) {
 8002c32:	4b2f      	ldr	r3, [pc, #188]	; (8002cf0 <main+0xa8c>)
 8002c34:	781b      	ldrb	r3, [r3, #0]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d04b      	beq.n	8002cd2 <main+0xa6e>
								newBand = Band - 1;
 8002c3a:	4b2d      	ldr	r3, [pc, #180]	; (8002cf0 <main+0xa8c>)
 8002c3c:	781b      	ldrb	r3, [r3, #0]
 8002c3e:	3b01      	subs	r3, #1
 8002c40:	b2da      	uxtb	r2, r3
 8002c42:	4b2c      	ldr	r3, [pc, #176]	; (8002cf4 <main+0xa90>)
 8002c44:	701a      	strb	r2, [r3, #0]
								putEvt(evt_Band);
 8002c46:	2011      	movs	r0, #17
 8002c48:	f001 fc2e 	bl	80044a8 <putEvt>
							}
						break;
 8002c4c:	e041      	b.n	8002cd2 <main+0xa6e>
						case key_5:
						case key_6:
						case key_7:
						case key_8:
						case key_9:
							if (ep_start) {
 8002c4e:	f897 3101 	ldrb.w	r3, [r7, #257]	; 0x101
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d052      	beq.n	8002cfc <main+0xa98>
								if (strlen(ep_str) < 10) {
 8002c56:	f107 0308 	add.w	r3, r7, #8
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f7fd fab8 	bl	80001d0 <strlen>
 8002c60:	4603      	mov	r3, r0
 8002c62:	2b09      	cmp	r3, #9
 8002c64:	d84a      	bhi.n	8002cfc <main+0xa98>
									char ch = (kid - key_0) + 0x30;
 8002c66:	f897 30f5 	ldrb.w	r3, [r7, #245]	; 0xf5
 8002c6a:	3325      	adds	r3, #37	; 0x25
 8002c6c:	f887 30bf 	strb.w	r3, [r7, #191]	; 0xbf
									sprintf(ep_str+strlen(ep_str), "%c", ch);
 8002c70:	f107 0308 	add.w	r3, r7, #8
 8002c74:	4618      	mov	r0, r3
 8002c76:	f7fd faab 	bl	80001d0 <strlen>
 8002c7a:	4602      	mov	r2, r0
 8002c7c:	f107 0308 	add.w	r3, r7, #8
 8002c80:	4413      	add	r3, r2
 8002c82:	f897 20bf 	ldrb.w	r2, [r7, #191]	; 0xbf
 8002c86:	491c      	ldr	r1, [pc, #112]	; (8002cf8 <main+0xa94>)
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f00d fb6d 	bl	8010368 <siprintf>
									ST7565_Print(32, SCREEN_HEIGHT - Font_6x8.FontHeight, ep_str, &Font_6x8, 1, PIX_ON);//      (PIX_ON-, PIX_OFF-)
 8002c8e:	f897 30a9 	ldrb.w	r3, [r7, #169]	; 0xa9
 8002c92:	b29b      	uxth	r3, r3
 8002c94:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8002c98:	b29b      	uxth	r3, r3
 8002c9a:	b219      	sxth	r1, r3
 8002c9c:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002ca0:	f107 0208 	add.w	r2, r7, #8
 8002ca4:	2001      	movs	r0, #1
 8002ca6:	9001      	str	r0, [sp, #4]
 8002ca8:	2001      	movs	r0, #1
 8002caa:	9000      	str	r0, [sp, #0]
 8002cac:	2020      	movs	r0, #32
 8002cae:	f7fe fe5f 	bl	8001970 <ST7565_Print>
									ST7565_Update();
 8002cb2:	f7fe fcad 	bl	8001610 <ST7565_Update>
									ep_tmr = get_tmr(20);
 8002cb6:	2014      	movs	r0, #20
 8002cb8:	f001 fe8c 	bl	80049d4 <get_tmr>
 8002cbc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
								}
							}
						break;
 8002cc0:	e01c      	b.n	8002cfc <main+0xa98>
					}//switch (kid)
				}//if (kid != -1)
 8002cc2:	bf00      	nop
 8002cc4:	e01b      	b.n	8002cfe <main+0xa9a>
						break;
 8002cc6:	bf00      	nop
 8002cc8:	e019      	b.n	8002cfe <main+0xa9a>
						break;
 8002cca:	bf00      	nop
 8002ccc:	e017      	b.n	8002cfe <main+0xa9a>
						break;
 8002cce:	bf00      	nop
 8002cd0:	e015      	b.n	8002cfe <main+0xa9a>
						break;
 8002cd2:	bf00      	nop
 8002cd4:	e013      	b.n	8002cfe <main+0xa9a>
 8002cd6:	bf00      	nop
 8002cd8:	200001fe 	.word	0x200001fe
 8002cdc:	200001ff 	.word	0x200001ff
 8002ce0:	20000200 	.word	0x20000200
 8002ce4:	08014198 	.word	0x08014198
 8002ce8:	20001348 	.word	0x20001348
 8002cec:	20000018 	.word	0x20000018
 8002cf0:	200001fc 	.word	0x200001fc
 8002cf4:	200001fd 	.word	0x200001fd
 8002cf8:	080141a0 	.word	0x080141a0
						break;
 8002cfc:	bf00      	nop
  		//	if (check_tmr(clr_tmr)) {
  		//		clr_tmr = 0;
  		//		//spi_ssd1306_clear_line(7, false);
  		//	}
  		//}
  		if (ep_tmr) {
 8002cfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d00c      	beq.n	8002d20 <main+0xabc>
  			if (check_tmr(ep_tmr)) {
 8002d06:	f8d7 00fc 	ldr.w	r0, [r7, #252]	; 0xfc
 8002d0a:	f001 fe70 	bl	80049ee <check_tmr>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d005      	beq.n	8002d20 <main+0xabc>
  				ep_tmr = 0;
 8002d14:	2300      	movs	r3, #0
 8002d16:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  				ep_start = false;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	f887 3101 	strb.w	r3, [r7, #257]	; 0x101
  				spi_ssd1306_clear_line(8, false);
#endif

  			}
  		}
		if (tmr_ired) {
 8002d20:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d016      	beq.n	8002d56 <main+0xaf2>
			if (check_mstmr(tmr_ired)) {
 8002d28:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	461c      	mov	r4, r3
 8002d30:	4615      	mov	r5, r2
 8002d32:	4620      	mov	r0, r4
 8002d34:	4629      	mov	r1, r5
 8002d36:	f001 fe7e 	bl	8004a36 <check_mstmr>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d00a      	beq.n	8002d56 <main+0xaf2>
				tmr_ired = 0;
 8002d40:	2300      	movs	r3, #0
 8002d42:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
				resumeIRED();
 8002d46:	f7fe f9f5 	bl	8001134 <resumeIRED>
				HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002d50:	48bc      	ldr	r0, [pc, #752]	; (8003044 <main+0xde0>)
 8002d52:	f005 fb45 	bl	80083e0 <HAL_GPIO_WritePin>
		}
#endif
/**/

#ifdef SET_FIFO_MODE
    	evt = getEvt();
 8002d56:	f001 fc25 	bl	80045a4 <getEvt>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	4aba      	ldr	r2, [pc, #744]	; (8003048 <main+0xde4>)
 8002d5e:	6013      	str	r3, [r2, #0]
    	if (evt != evt_None) {
 8002d60:	4bb9      	ldr	r3, [pc, #740]	; (8003048 <main+0xde4>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002d68:	f000 8678 	beq.w	8003a5c <main+0x17f8>
    		cntEvt = getEvtCount();
 8002d6c:	f001 fb90 	bl	8004490 <getEvtCount>
 8002d70:	4603      	mov	r3, r0
 8002d72:	461a      	mov	r2, r3
 8002d74:	4bb5      	ldr	r3, [pc, #724]	; (800304c <main+0xde8>)
 8002d76:	701a      	strb	r2, [r3, #0]
    		if (evt != evt_Sec) {
 8002d78:	4bb3      	ldr	r3, [pc, #716]	; (8003048 <main+0xde4>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	2b08      	cmp	r3, #8
 8002d7e:	d050      	beq.n	8002e22 <main+0xbbe>
    			Report(1, "[que:%u] get event '%s'\r\n", cntEvt, str_cmds[evt]);
 8002d80:	4bb2      	ldr	r3, [pc, #712]	; (800304c <main+0xde8>)
 8002d82:	781b      	ldrb	r3, [r3, #0]
 8002d84:	b2db      	uxtb	r3, r3
 8002d86:	4619      	mov	r1, r3
 8002d88:	4baf      	ldr	r3, [pc, #700]	; (8003048 <main+0xde4>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4ab0      	ldr	r2, [pc, #704]	; (8003050 <main+0xdec>)
 8002d8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d92:	460a      	mov	r2, r1
 8002d94:	49af      	ldr	r1, [pc, #700]	; (8003054 <main+0xdf0>)
 8002d96:	2001      	movs	r0, #1
 8002d98:	f001 ff8c 	bl	8004cb4 <Report>
	#ifdef SET_DISPLAY
    			ST7565_DrawFilledRectangle(0, SCREEN_HEIGHT - Font_6x8.FontHeight, SCREEN_WIDTH - 1, Font_6x8.FontHeight, PIX_OFF);
 8002d9c:	f897 30a9 	ldrb.w	r3, [r7, #169]	; 0xa9
 8002da0:	b29b      	uxth	r3, r3
 8002da2:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8002da6:	b29b      	uxth	r3, r3
 8002da8:	b219      	sxth	r1, r3
 8002daa:	f897 30a9 	ldrb.w	r3, [r7, #169]	; 0xa9
 8002dae:	b21b      	sxth	r3, r3
 8002db0:	2200      	movs	r2, #0
 8002db2:	9200      	str	r2, [sp, #0]
 8002db4:	227f      	movs	r2, #127	; 0x7f
 8002db6:	2000      	movs	r0, #0
 8002db8:	f7ff f833 	bl	8001e22 <ST7565_DrawFilledRectangle>
    			dl = sprintf(tmp, "evt(%u) : %s", cntEvt, str_cmds[evt]);
 8002dbc:	4ba3      	ldr	r3, [pc, #652]	; (800304c <main+0xde8>)
 8002dbe:	781b      	ldrb	r3, [r3, #0]
 8002dc0:	b2db      	uxtb	r3, r3
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	4ba0      	ldr	r3, [pc, #640]	; (8003048 <main+0xde4>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4aa1      	ldr	r2, [pc, #644]	; (8003050 <main+0xdec>)
 8002dca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dce:	460a      	mov	r2, r1
 8002dd0:	49a1      	ldr	r1, [pc, #644]	; (8003058 <main+0xdf4>)
 8002dd2:	48a2      	ldr	r0, [pc, #648]	; (800305c <main+0xdf8>)
 8002dd4:	f00d fac8 	bl	8010368 <siprintf>
 8002dd8:	f8c7 0108 	str.w	r0, [r7, #264]	; 0x108
    			x = ((SCREEN_WIDTH - (Font_6x8.FontWidth * dl)) >> 1) & 0x7f;
 8002ddc:	f897 30a8 	ldrb.w	r3, [r7, #168]	; 0xa8
 8002de0:	461a      	mov	r2, r3
 8002de2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002de6:	fb02 f303 	mul.w	r3, r2, r3
 8002dea:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8002dee:	105b      	asrs	r3, r3, #1
 8002df0:	b29b      	uxth	r3, r3
 8002df2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002df6:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
    			ST7565_Print(x, SCREEN_HEIGHT - Font_6x8.FontHeight, tmp, &Font_6x8, 1, PIX_ON);//      (PIX_ON-, PIX_OFF-)
 8002dfa:	f9b7 00ce 	ldrsh.w	r0, [r7, #206]	; 0xce
 8002dfe:	f897 30a9 	ldrb.w	r3, [r7, #169]	; 0xa9
 8002e02:	b29b      	uxth	r3, r3
 8002e04:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8002e08:	b29b      	uxth	r3, r3
 8002e0a:	b219      	sxth	r1, r3
 8002e0c:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002e10:	2201      	movs	r2, #1
 8002e12:	9201      	str	r2, [sp, #4]
 8002e14:	2201      	movs	r2, #1
 8002e16:	9200      	str	r2, [sp, #0]
 8002e18:	4a90      	ldr	r2, [pc, #576]	; (800305c <main+0xdf8>)
 8002e1a:	f7fe fda9 	bl	8001970 <ST7565_Print>
    			ST7565_Update();
 8002e1e:	f7fe fbf7 	bl	8001610 <ST7565_Update>
	#endif
    		}
    		switch (evt) {
 8002e22:	4b89      	ldr	r3, [pc, #548]	; (8003048 <main+0xde4>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	2b17      	cmp	r3, #23
 8002e28:	f200 8608 	bhi.w	8003a3c <main+0x17d8>
 8002e2c:	a201      	add	r2, pc, #4	; (adr r2, 8002e34 <main+0xbd0>)
 8002e2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e32:	bf00      	nop
 8002e34:	08003745 	.word	0x08003745
 8002e38:	08003793 	.word	0x08003793
 8002e3c:	080037ab 	.word	0x080037ab
 8002e40:	080037cb 	.word	0x080037cb
 8002e44:	080037dd 	.word	0x080037dd
 8002e48:	080039ed 	.word	0x080039ed
 8002e4c:	080037dd 	.word	0x080037dd
 8002e50:	080038ff 	.word	0x080038ff
 8002e54:	080034a5 	.word	0x080034a5
 8002e58:	08003495 	.word	0x08003495
 8002e5c:	0800372d 	.word	0x0800372d
 8002e60:	08003475 	.word	0x08003475
 8002e64:	080032d1 	.word	0x080032d1
 8002e68:	080031cd 	.word	0x080031cd
 8002e6c:	08003247 	.word	0x08003247
 8002e70:	08003151 	.word	0x08003151
 8002e74:	080030ad 	.word	0x080030ad
 8002e78:	08002f6f 	.word	0x08002f6f
 8002e7c:	0800303b 	.word	0x0800303b
 8002e80:	08003a3d 	.word	0x08003a3d
 8002e84:	08002f51 	.word	0x08002f51
 8002e88:	08002f27 	.word	0x08002f27
 8002e8c:	08002f09 	.word	0x08002f09
 8002e90:	08002e95 	.word	0x08002e95
    			case evt_Rds:
    				memset(dataRDS, 0, sizeof(dataRDS));
 8002e94:	2208      	movs	r2, #8
 8002e96:	2100      	movs	r1, #0
 8002e98:	4871      	ldr	r0, [pc, #452]	; (8003060 <main+0xdfc>)
 8002e9a:	f00c fced 	bl	800f878 <memset>
    				readyRds = rda5807_Get_RDSData(dataRDS, &syncRds);
 8002e9e:	4971      	ldr	r1, [pc, #452]	; (8003064 <main+0xe00>)
 8002ea0:	486f      	ldr	r0, [pc, #444]	; (8003060 <main+0xdfc>)
 8002ea2:	f003 f95d 	bl	8006160 <rda5807_Get_RDSData>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	461a      	mov	r2, r3
 8002eaa:	4b6f      	ldr	r3, [pc, #444]	; (8003068 <main+0xe04>)
 8002eac:	701a      	strb	r2, [r3, #0]
    				sprintf(tmp, "[RDS] ready=%d sync=%d :", readyRds, syncRds);
 8002eae:	4b6e      	ldr	r3, [pc, #440]	; (8003068 <main+0xe04>)
 8002eb0:	781b      	ldrb	r3, [r3, #0]
 8002eb2:	461a      	mov	r2, r3
 8002eb4:	4b6b      	ldr	r3, [pc, #428]	; (8003064 <main+0xe00>)
 8002eb6:	781b      	ldrb	r3, [r3, #0]
 8002eb8:	496c      	ldr	r1, [pc, #432]	; (800306c <main+0xe08>)
 8002eba:	4868      	ldr	r0, [pc, #416]	; (800305c <main+0xdf8>)
 8002ebc:	f00d fa54 	bl	8010368 <siprintf>
    				for (int8_t i = 0; i < sizeof(dataRDS); i++)
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	f887 30f3 	strb.w	r3, [r7, #243]	; 0xf3
 8002ec6:	e014      	b.n	8002ef2 <main+0xc8e>
    					sprintf(tmp+strlen(tmp), " %02X", dataRDS[i]);
 8002ec8:	4864      	ldr	r0, [pc, #400]	; (800305c <main+0xdf8>)
 8002eca:	f7fd f981 	bl	80001d0 <strlen>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	4a62      	ldr	r2, [pc, #392]	; (800305c <main+0xdf8>)
 8002ed2:	1898      	adds	r0, r3, r2
 8002ed4:	f997 30f3 	ldrsb.w	r3, [r7, #243]	; 0xf3
 8002ed8:	4a61      	ldr	r2, [pc, #388]	; (8003060 <main+0xdfc>)
 8002eda:	5cd3      	ldrb	r3, [r2, r3]
 8002edc:	461a      	mov	r2, r3
 8002ede:	4964      	ldr	r1, [pc, #400]	; (8003070 <main+0xe0c>)
 8002ee0:	f00d fa42 	bl	8010368 <siprintf>
    				for (int8_t i = 0; i < sizeof(dataRDS); i++)
 8002ee4:	f997 30f3 	ldrsb.w	r3, [r7, #243]	; 0xf3
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	3301      	adds	r3, #1
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	f887 30f3 	strb.w	r3, [r7, #243]	; 0xf3
 8002ef2:	f897 30f3 	ldrb.w	r3, [r7, #243]	; 0xf3
 8002ef6:	2b07      	cmp	r3, #7
 8002ef8:	d9e6      	bls.n	8002ec8 <main+0xc64>
    				Report(1, "%s\r\n", tmp);
 8002efa:	4a58      	ldr	r2, [pc, #352]	; (800305c <main+0xdf8>)
 8002efc:	495d      	ldr	r1, [pc, #372]	; (8003074 <main+0xe10>)
 8002efe:	2001      	movs	r0, #1
 8002f00:	f001 fed8 	bl	8004cb4 <Report>
    			break;
 8002f04:	f000 bd9a 	b.w	8003a3c <main+0x17d8>
    			case evt_SleepCont:
    				sleep_mode = true;
 8002f08:	4b5b      	ldr	r3, [pc, #364]	; (8003078 <main+0xe14>)
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	701a      	strb	r2, [r3, #0]
    				//
    				HAL_SuspendTick();
 8002f0e:	f004 fcbd 	bl	800788c <HAL_SuspendTick>
    				HAL_PWR_EnableSleepOnExit();
 8002f12:	f006 ff5d 	bl	8009dd0 <HAL_PWR_EnableSleepOnExit>
    				HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8002f16:	2101      	movs	r1, #1
 8002f18:	2000      	movs	r0, #0
 8002f1a:	f006 ff25 	bl	8009d68 <HAL_PWR_EnterSLEEPMode>
    				HAL_ResumeTick();
 8002f1e:	f004 fcc5 	bl	80078ac <HAL_ResumeTick>
    			break;
 8002f22:	f000 bd8b 	b.w	8003a3c <main+0x17d8>
    			case evt_Sleep:
    				Report(1, "Going into SLEEP MODE...\r\n");// in 1 second\r\n");
 8002f26:	4955      	ldr	r1, [pc, #340]	; (800307c <main+0xe18>)
 8002f28:	2001      	movs	r0, #1
 8002f2a:	f001 fec3 	bl	8004cb4 <Report>
	#ifdef SET_BLE
    				bleWrite("AT+SLEEP1\r\n", 1);
	#endif
	#ifdef SET_DISPLAY
    				ST7565_CMD_DISPLAY(CMD_DISPLAY_OFF);
 8002f2e:	20ae      	movs	r0, #174	; 0xae
 8002f30:	f7fe faf0 	bl	8001514 <ST7565_CMD_DISPLAY>
	#endif
    				HAL_Delay(250);
 8002f34:	20fa      	movs	r0, #250	; 0xfa
 8002f36:	f004 fc85 	bl	8007844 <HAL_Delay>
    				HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002f40:	4840      	ldr	r0, [pc, #256]	; (8003044 <main+0xde0>)
 8002f42:	f005 fa4d 	bl	80083e0 <HAL_GPIO_WritePin>

    				putEvt(evt_SleepCont);
 8002f46:	2016      	movs	r0, #22
 8002f48:	f001 faae 	bl	80044a8 <putEvt>
    			break;
 8002f4c:	f000 bd76 	b.w	8003a3c <main+0x17d8>
    			case evt_ExitSleep:
    				HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);
 8002f50:	2201      	movs	r2, #1
 8002f52:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002f56:	483b      	ldr	r0, [pc, #236]	; (8003044 <main+0xde0>)
 8002f58:	f005 fa42 	bl	80083e0 <HAL_GPIO_WritePin>
	#ifdef SET_DISPLAY
    				ST7565_CMD_DISPLAY(CMD_DISPLAY_ON);
 8002f5c:	20af      	movs	r0, #175	; 0xaf
 8002f5e:	f7fe fad9 	bl	8001514 <ST7565_CMD_DISPLAY>
	#endif
	#ifdef SET_BLE
    				bleWakeUp();//putEvt(evt_WakeUp);
	#endif
    				Report(1, "Exit from SLEEP MODE\r\n");
 8002f62:	4947      	ldr	r1, [pc, #284]	; (8003080 <main+0xe1c>)
 8002f64:	2001      	movs	r0, #1
 8002f66:	f001 fea5 	bl	8004cb4 <Report>
    			break;
 8002f6a:	f000 bd67 	b.w	8003a3c <main+0x17d8>
	#ifdef SET_BLE
    				bleWakeUp();
	#endif
    			break;
    			case evt_Band:
    				Band = newBand;
 8002f6e:	4b45      	ldr	r3, [pc, #276]	; (8003084 <main+0xe20>)
 8002f70:	781a      	ldrb	r2, [r3, #0]
 8002f72:	4b45      	ldr	r3, [pc, #276]	; (8003088 <main+0xe24>)
 8002f74:	701a      	strb	r2, [r3, #0]
    				if (!rda5807_Set_Band(Band)) {
 8002f76:	4b44      	ldr	r3, [pc, #272]	; (8003088 <main+0xe24>)
 8002f78:	781b      	ldrb	r3, [r3, #0]
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f003 f866 	bl	800604c <rda5807_Set_Band>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	f040 8551 	bne.w	8003a2a <main+0x17c6>
    					sprintf(stb, "FM Band:%s", allBands[Band]);//(uint16_t)lBand, (uint16_t)rBand);
 8002f88:	4b3f      	ldr	r3, [pc, #252]	; (8003088 <main+0xe24>)
 8002f8a:	781b      	ldrb	r3, [r3, #0]
 8002f8c:	461a      	mov	r2, r3
 8002f8e:	4b3f      	ldr	r3, [pc, #252]	; (800308c <main+0xe28>)
 8002f90:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002f94:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002f98:	493d      	ldr	r1, [pc, #244]	; (8003090 <main+0xe2c>)
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	f00d f9e4 	bl	8010368 <siprintf>
    					showLine(stb, lin3, &lit, true);
 8002fa0:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8002fa4:	f8b7 10d6 	ldrh.w	r1, [r7, #214]	; 0xd6
 8002fa8:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8002fac:	2301      	movs	r3, #1
 8002fae:	f001 fc6f 	bl	8004890 <showLine>
    					Report(1, "[que:%u] set new band=%u '%s'\r\n", cntEvt, Band, allBands[Band]);
 8002fb2:	4b26      	ldr	r3, [pc, #152]	; (800304c <main+0xde8>)
 8002fb4:	781b      	ldrb	r3, [r3, #0]
 8002fb6:	b2db      	uxtb	r3, r3
 8002fb8:	4619      	mov	r1, r3
 8002fba:	4b33      	ldr	r3, [pc, #204]	; (8003088 <main+0xe24>)
 8002fbc:	781b      	ldrb	r3, [r3, #0]
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	4b31      	ldr	r3, [pc, #196]	; (8003088 <main+0xe24>)
 8002fc2:	781b      	ldrb	r3, [r3, #0]
 8002fc4:	461a      	mov	r2, r3
 8002fc6:	4b31      	ldr	r3, [pc, #196]	; (800308c <main+0xe28>)
 8002fc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fcc:	9300      	str	r3, [sp, #0]
 8002fce:	4603      	mov	r3, r0
 8002fd0:	460a      	mov	r2, r1
 8002fd2:	4930      	ldr	r1, [pc, #192]	; (8003094 <main+0xe30>)
 8002fd4:	2001      	movs	r0, #1
 8002fd6:	f001 fe6d 	bl	8004cb4 <Report>
    					if (next_evt == evt) {
 8002fda:	4b2f      	ldr	r3, [pc, #188]	; (8003098 <main+0xe34>)
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	4b1a      	ldr	r3, [pc, #104]	; (8003048 <main+0xde4>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d120      	bne.n	8003028 <main+0xdc4>
    						if ((Freq < lBand) || (Freq > rBand)) {
 8002fe6:	4b2d      	ldr	r3, [pc, #180]	; (800309c <main+0xe38>)
 8002fe8:	ed93 7a00 	vldr	s14, [r3]
 8002fec:	4b2c      	ldr	r3, [pc, #176]	; (80030a0 <main+0xe3c>)
 8002fee:	edd3 7a00 	vldr	s15, [r3]
 8002ff2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ff6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ffa:	d40c      	bmi.n	8003016 <main+0xdb2>
 8002ffc:	4b27      	ldr	r3, [pc, #156]	; (800309c <main+0xe38>)
 8002ffe:	ed93 7a00 	vldr	s14, [r3]
 8003002:	4b28      	ldr	r3, [pc, #160]	; (80030a4 <main+0xe40>)
 8003004:	edd3 7a00 	vldr	s15, [r3]
 8003008:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800300c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003010:	dc01      	bgt.n	8003016 <main+0xdb2>
    					} else {
    						next_evt = evt;
    						putEvt(evt_Freq);
    					}
    				}
    			break;
 8003012:	f000 bd0a 	b.w	8003a2a <main+0x17c6>
    							newFreq = lBand;
 8003016:	4b22      	ldr	r3, [pc, #136]	; (80030a0 <main+0xe3c>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a23      	ldr	r2, [pc, #140]	; (80030a8 <main+0xe44>)
 800301c:	6013      	str	r3, [r2, #0]
    							putEvt(evt_Freq);
 800301e:	200c      	movs	r0, #12
 8003020:	f001 fa42 	bl	80044a8 <putEvt>
    			break;
 8003024:	f000 bd01 	b.w	8003a2a <main+0x17c6>
    						next_evt = evt;
 8003028:	4b07      	ldr	r3, [pc, #28]	; (8003048 <main+0xde4>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a1a      	ldr	r2, [pc, #104]	; (8003098 <main+0xe34>)
 800302e:	6013      	str	r3, [r2, #0]
    						putEvt(evt_Freq);
 8003030:	200c      	movs	r0, #12
 8003032:	f001 fa39 	bl	80044a8 <putEvt>
    			break;
 8003036:	f000 bcf8 	b.w	8003a2a <main+0x17c6>
    			case evt_Cfg:
    				showCfg();
 800303a:	f7fe ff61 	bl	8001f00 <showCfg>
    			break;
 800303e:	f000 bcfd 	b.w	8003a3c <main+0x17d8>
 8003042:	bf00      	nop
 8003044:	48000800 	.word	0x48000800
 8003048:	200001dc 	.word	0x200001dc
 800304c:	20001fe4 	.word	0x20001fe4
 8003050:	2000007c 	.word	0x2000007c
 8003054:	080141a4 	.word	0x080141a4
 8003058:	080141c0 	.word	0x080141c0
 800305c:	20001348 	.word	0x20001348
 8003060:	20003028 	.word	0x20003028
 8003064:	20003030 	.word	0x20003030
 8003068:	20003031 	.word	0x20003031
 800306c:	080141d0 	.word	0x080141d0
 8003070:	080141ec 	.word	0x080141ec
 8003074:	080141f4 	.word	0x080141f4
 8003078:	2000380d 	.word	0x2000380d
 800307c:	080141fc 	.word	0x080141fc
 8003080:	08014218 	.word	0x08014218
 8003084:	200001fd 	.word	0x200001fd
 8003088:	200001fc 	.word	0x200001fc
 800308c:	20000208 	.word	0x20000208
 8003090:	080140e8 	.word	0x080140e8
 8003094:	08014230 	.word	0x08014230
 8003098:	200001e0 	.word	0x200001e0
 800309c:	200001f4 	.word	0x200001f4
 80030a0:	20003014 	.word	0x20003014
 80030a4:	20003018 	.word	0x20003018
 80030a8:	200001f8 	.word	0x200001f8
    			case evt_List:
    				next_evt = evt_Freq;
 80030ac:	4b94      	ldr	r3, [pc, #592]	; (8003300 <main+0x109c>)
 80030ae:	220c      	movs	r2, #12
 80030b0:	601a      	str	r2, [r3, #0]
    				newFreq = getNextList(Freq, seek_up, &newBand);
 80030b2:	4b94      	ldr	r3, [pc, #592]	; (8003304 <main+0x10a0>)
 80030b4:	edd3 7a00 	vldr	s15, [r3]
 80030b8:	4b93      	ldr	r3, [pc, #588]	; (8003308 <main+0x10a4>)
 80030ba:	781b      	ldrb	r3, [r3, #0]
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	4993      	ldr	r1, [pc, #588]	; (800330c <main+0x10a8>)
 80030c0:	4618      	mov	r0, r3
 80030c2:	eeb0 0a67 	vmov.f32	s0, s15
 80030c6:	f001 faff 	bl	80046c8 <getNextList>
 80030ca:	eef0 7a40 	vmov.f32	s15, s0
 80030ce:	4b90      	ldr	r3, [pc, #576]	; (8003310 <main+0x10ac>)
 80030d0:	edc3 7a00 	vstr	s15, [r3]
					if (newBand == Band) {
 80030d4:	4b8d      	ldr	r3, [pc, #564]	; (800330c <main+0x10a8>)
 80030d6:	781a      	ldrb	r2, [r3, #0]
 80030d8:	4b8e      	ldr	r3, [pc, #568]	; (8003314 <main+0x10b0>)
 80030da:	781b      	ldrb	r3, [r3, #0]
 80030dc:	429a      	cmp	r2, r3
 80030de:	d119      	bne.n	8003114 <main+0xeb0>
						Report(1, "Band = newBand = %u -> goto set newFreq to %.1f (up = %u)\r\n", newBand, newFreq, seek_up);
 80030e0:	4b8a      	ldr	r3, [pc, #552]	; (800330c <main+0x10a8>)
 80030e2:	781b      	ldrb	r3, [r3, #0]
 80030e4:	461e      	mov	r6, r3
 80030e6:	4b8a      	ldr	r3, [pc, #552]	; (8003310 <main+0x10ac>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4618      	mov	r0, r3
 80030ec:	f7fd fa2c 	bl	8000548 <__aeabi_f2d>
 80030f0:	4602      	mov	r2, r0
 80030f2:	460b      	mov	r3, r1
 80030f4:	4984      	ldr	r1, [pc, #528]	; (8003308 <main+0x10a4>)
 80030f6:	7809      	ldrb	r1, [r1, #0]
 80030f8:	b2c9      	uxtb	r1, r1
 80030fa:	9102      	str	r1, [sp, #8]
 80030fc:	e9cd 2300 	strd	r2, r3, [sp]
 8003100:	4632      	mov	r2, r6
 8003102:	4985      	ldr	r1, [pc, #532]	; (8003318 <main+0x10b4>)
 8003104:	2001      	movs	r0, #1
 8003106:	f001 fdd5 	bl	8004cb4 <Report>
    					putEvt(evt_Freq);
 800310a:	200c      	movs	r0, #12
 800310c:	f001 f9cc 	bl	80044a8 <putEvt>
					} else {
						Report(1, "Band = %u -> goto set newBand to %u (newFreq to %.1f up = %u)\r\n", Band, newBand, newFreq, seek_up);
    					putEvt(evt_Band);
					}
    			break;
 8003110:	f000 bc94 	b.w	8003a3c <main+0x17d8>
						Report(1, "Band = %u -> goto set newBand to %u (newFreq to %.1f up = %u)\r\n", Band, newBand, newFreq, seek_up);
 8003114:	4b7f      	ldr	r3, [pc, #508]	; (8003314 <main+0x10b0>)
 8003116:	781b      	ldrb	r3, [r3, #0]
 8003118:	461e      	mov	r6, r3
 800311a:	4b7c      	ldr	r3, [pc, #496]	; (800330c <main+0x10a8>)
 800311c:	781b      	ldrb	r3, [r3, #0]
 800311e:	4698      	mov	r8, r3
 8003120:	4b7b      	ldr	r3, [pc, #492]	; (8003310 <main+0x10ac>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4618      	mov	r0, r3
 8003126:	f7fd fa0f 	bl	8000548 <__aeabi_f2d>
 800312a:	4602      	mov	r2, r0
 800312c:	460b      	mov	r3, r1
 800312e:	4976      	ldr	r1, [pc, #472]	; (8003308 <main+0x10a4>)
 8003130:	7809      	ldrb	r1, [r1, #0]
 8003132:	b2c9      	uxtb	r1, r1
 8003134:	9102      	str	r1, [sp, #8]
 8003136:	e9cd 2300 	strd	r2, r3, [sp]
 800313a:	4643      	mov	r3, r8
 800313c:	4632      	mov	r2, r6
 800313e:	4977      	ldr	r1, [pc, #476]	; (800331c <main+0x10b8>)
 8003140:	2001      	movs	r0, #1
 8003142:	f001 fdb7 	bl	8004cb4 <Report>
    					putEvt(evt_Band);
 8003146:	2011      	movs	r0, #17
 8003148:	f001 f9ae 	bl	80044a8 <putEvt>
    			break;
 800314c:	f000 bc76 	b.w	8003a3c <main+0x17d8>
    			case evt_Bass:
    				if (newBassBoost != BassBoost) {
 8003150:	4b73      	ldr	r3, [pc, #460]	; (8003320 <main+0x10bc>)
 8003152:	781a      	ldrb	r2, [r3, #0]
 8003154:	4b73      	ldr	r3, [pc, #460]	; (8003324 <main+0x10c0>)
 8003156:	781b      	ldrb	r3, [r3, #0]
 8003158:	429a      	cmp	r2, r3
 800315a:	f000 8468 	beq.w	8003a2e <main+0x17ca>
    					BassBoost = newBassBoost;
 800315e:	4b70      	ldr	r3, [pc, #448]	; (8003320 <main+0x10bc>)
 8003160:	781a      	ldrb	r2, [r3, #0]
 8003162:	4b70      	ldr	r3, [pc, #448]	; (8003324 <main+0x10c0>)
 8003164:	701a      	strb	r2, [r3, #0]
    					rda5807_SetBassBoost(BassBoost);
 8003166:	4b6f      	ldr	r3, [pc, #444]	; (8003324 <main+0x10c0>)
 8003168:	781b      	ldrb	r3, [r3, #0]
 800316a:	4618      	mov	r0, r3
 800316c:	f002 fe2e 	bl	8005dcc <rda5807_SetBassBoost>
    					//
    					if (noMute)
 8003170:	4b6d      	ldr	r3, [pc, #436]	; (8003328 <main+0x10c4>)
 8003172:	781b      	ldrb	r3, [r3, #0]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d00a      	beq.n	800318e <main+0xf2a>
    						sprintf(st, "Bass:%u Vol:%u", BassBoost, Volume);
 8003178:	4b6a      	ldr	r3, [pc, #424]	; (8003324 <main+0x10c0>)
 800317a:	781b      	ldrb	r3, [r3, #0]
 800317c:	461a      	mov	r2, r3
 800317e:	4b6b      	ldr	r3, [pc, #428]	; (800332c <main+0x10c8>)
 8003180:	781b      	ldrb	r3, [r3, #0]
 8003182:	f107 0068 	add.w	r0, r7, #104	; 0x68
 8003186:	496a      	ldr	r1, [pc, #424]	; (8003330 <main+0x10cc>)
 8003188:	f00d f8ee 	bl	8010368 <siprintf>
 800318c:	e009      	b.n	80031a2 <main+0xf3e>
    					else
    						sprintf(st, "Bass:%u Vol:%u M", BassBoost, Volume);
 800318e:	4b65      	ldr	r3, [pc, #404]	; (8003324 <main+0x10c0>)
 8003190:	781b      	ldrb	r3, [r3, #0]
 8003192:	461a      	mov	r2, r3
 8003194:	4b65      	ldr	r3, [pc, #404]	; (800332c <main+0x10c8>)
 8003196:	781b      	ldrb	r3, [r3, #0]
 8003198:	f107 0068 	add.w	r0, r7, #104	; 0x68
 800319c:	4965      	ldr	r1, [pc, #404]	; (8003334 <main+0x10d0>)
 800319e:	f00d f8e3 	bl	8010368 <siprintf>
    					showLine(st, lin4, &lim, true);
 80031a2:	f107 0220 	add.w	r2, r7, #32
 80031a6:	f8b7 10d4 	ldrh.w	r1, [r7, #212]	; 0xd4
 80031aa:	f107 0068 	add.w	r0, r7, #104	; 0x68
 80031ae:	2301      	movs	r3, #1
 80031b0:	f001 fb6e 	bl	8004890 <showLine>
    					Report(1, "[que:%u] set new BassBoost to %u\r\n", cntEvt, BassBoost);
 80031b4:	4b60      	ldr	r3, [pc, #384]	; (8003338 <main+0x10d4>)
 80031b6:	781b      	ldrb	r3, [r3, #0]
 80031b8:	b2db      	uxtb	r3, r3
 80031ba:	461a      	mov	r2, r3
 80031bc:	4b59      	ldr	r3, [pc, #356]	; (8003324 <main+0x10c0>)
 80031be:	781b      	ldrb	r3, [r3, #0]
 80031c0:	495e      	ldr	r1, [pc, #376]	; (800333c <main+0x10d8>)
 80031c2:	2001      	movs	r0, #1
 80031c4:	f001 fd76 	bl	8004cb4 <Report>
    				}
    			break;
 80031c8:	f000 bc31 	b.w	8003a2e <main+0x17ca>
    			case evt_Vol:
    				if (newVolume != Volume) {
 80031cc:	4b5c      	ldr	r3, [pc, #368]	; (8003340 <main+0x10dc>)
 80031ce:	781a      	ldrb	r2, [r3, #0]
 80031d0:	4b56      	ldr	r3, [pc, #344]	; (800332c <main+0x10c8>)
 80031d2:	781b      	ldrb	r3, [r3, #0]
 80031d4:	429a      	cmp	r2, r3
 80031d6:	f000 842c 	beq.w	8003a32 <main+0x17ce>
    					Volume = newVolume;
 80031da:	4b59      	ldr	r3, [pc, #356]	; (8003340 <main+0x10dc>)
 80031dc:	781a      	ldrb	r2, [r3, #0]
 80031de:	4b53      	ldr	r3, [pc, #332]	; (800332c <main+0x10c8>)
 80031e0:	701a      	strb	r2, [r3, #0]
    					rda5807_SetVolume(Volume);
 80031e2:	4b52      	ldr	r3, [pc, #328]	; (800332c <main+0x10c8>)
 80031e4:	781b      	ldrb	r3, [r3, #0]
 80031e6:	4618      	mov	r0, r3
 80031e8:	f002 fda8 	bl	8005d3c <rda5807_SetVolume>
    					//
    					if (noMute)
 80031ec:	4b4e      	ldr	r3, [pc, #312]	; (8003328 <main+0x10c4>)
 80031ee:	781b      	ldrb	r3, [r3, #0]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d00a      	beq.n	800320a <main+0xfa6>
    						sprintf(st, "Bass:%u Vol:%u", BassBoost, Volume);
 80031f4:	4b4b      	ldr	r3, [pc, #300]	; (8003324 <main+0x10c0>)
 80031f6:	781b      	ldrb	r3, [r3, #0]
 80031f8:	461a      	mov	r2, r3
 80031fa:	4b4c      	ldr	r3, [pc, #304]	; (800332c <main+0x10c8>)
 80031fc:	781b      	ldrb	r3, [r3, #0]
 80031fe:	f107 0068 	add.w	r0, r7, #104	; 0x68
 8003202:	494b      	ldr	r1, [pc, #300]	; (8003330 <main+0x10cc>)
 8003204:	f00d f8b0 	bl	8010368 <siprintf>
 8003208:	e009      	b.n	800321e <main+0xfba>
    					else
    						sprintf(st, "Bass:%u Vol:%u M", BassBoost, Volume);
 800320a:	4b46      	ldr	r3, [pc, #280]	; (8003324 <main+0x10c0>)
 800320c:	781b      	ldrb	r3, [r3, #0]
 800320e:	461a      	mov	r2, r3
 8003210:	4b46      	ldr	r3, [pc, #280]	; (800332c <main+0x10c8>)
 8003212:	781b      	ldrb	r3, [r3, #0]
 8003214:	f107 0068 	add.w	r0, r7, #104	; 0x68
 8003218:	4946      	ldr	r1, [pc, #280]	; (8003334 <main+0x10d0>)
 800321a:	f00d f8a5 	bl	8010368 <siprintf>
    					showLine(st, lin4, &lim, true);
 800321e:	f107 0220 	add.w	r2, r7, #32
 8003222:	f8b7 10d4 	ldrh.w	r1, [r7, #212]	; 0xd4
 8003226:	f107 0068 	add.w	r0, r7, #104	; 0x68
 800322a:	2301      	movs	r3, #1
 800322c:	f001 fb30 	bl	8004890 <showLine>
    					Report(1, "[que:%u] set new Volume to %u\r\n", cntEvt, Volume);
 8003230:	4b41      	ldr	r3, [pc, #260]	; (8003338 <main+0x10d4>)
 8003232:	781b      	ldrb	r3, [r3, #0]
 8003234:	b2db      	uxtb	r3, r3
 8003236:	461a      	mov	r2, r3
 8003238:	4b3c      	ldr	r3, [pc, #240]	; (800332c <main+0x10c8>)
 800323a:	781b      	ldrb	r3, [r3, #0]
 800323c:	4941      	ldr	r1, [pc, #260]	; (8003344 <main+0x10e0>)
 800323e:	2001      	movs	r0, #1
 8003240:	f001 fd38 	bl	8004cb4 <Report>
    				}
    			break;
 8003244:	e3f5      	b.n	8003a32 <main+0x17ce>
    			case evt_Mute:
    				noMute = (~noMute) & 1;
 8003246:	4b38      	ldr	r3, [pc, #224]	; (8003328 <main+0x10c4>)
 8003248:	781b      	ldrb	r3, [r3, #0]
 800324a:	f003 0301 	and.w	r3, r3, #1
 800324e:	2b00      	cmp	r3, #0
 8003250:	bf0c      	ite	eq
 8003252:	2301      	moveq	r3, #1
 8003254:	2300      	movne	r3, #0
 8003256:	b2db      	uxtb	r3, r3
 8003258:	461a      	mov	r2, r3
 800325a:	4b33      	ldr	r3, [pc, #204]	; (8003328 <main+0x10c4>)
 800325c:	701a      	strb	r2, [r3, #0]
    				rda5807_Set_Mute(noMute);
 800325e:	4b32      	ldr	r3, [pc, #200]	; (8003328 <main+0x10c4>)
 8003260:	781b      	ldrb	r3, [r3, #0]
 8003262:	4618      	mov	r0, r3
 8003264:	f002 ff5e 	bl	8006124 <rda5807_Set_Mute>
    				//
    				if (noMute)
 8003268:	4b2f      	ldr	r3, [pc, #188]	; (8003328 <main+0x10c4>)
 800326a:	781b      	ldrb	r3, [r3, #0]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d00a      	beq.n	8003286 <main+0x1022>
    					sprintf(st, "Bass:%u Vol:%u", BassBoost, Volume);
 8003270:	4b2c      	ldr	r3, [pc, #176]	; (8003324 <main+0x10c0>)
 8003272:	781b      	ldrb	r3, [r3, #0]
 8003274:	461a      	mov	r2, r3
 8003276:	4b2d      	ldr	r3, [pc, #180]	; (800332c <main+0x10c8>)
 8003278:	781b      	ldrb	r3, [r3, #0]
 800327a:	f107 0068 	add.w	r0, r7, #104	; 0x68
 800327e:	492c      	ldr	r1, [pc, #176]	; (8003330 <main+0x10cc>)
 8003280:	f00d f872 	bl	8010368 <siprintf>
 8003284:	e009      	b.n	800329a <main+0x1036>
    				else
    					sprintf(st, "Bass:%u Vol:%u M", BassBoost, Volume);
 8003286:	4b27      	ldr	r3, [pc, #156]	; (8003324 <main+0x10c0>)
 8003288:	781b      	ldrb	r3, [r3, #0]
 800328a:	461a      	mov	r2, r3
 800328c:	4b27      	ldr	r3, [pc, #156]	; (800332c <main+0x10c8>)
 800328e:	781b      	ldrb	r3, [r3, #0]
 8003290:	f107 0068 	add.w	r0, r7, #104	; 0x68
 8003294:	4927      	ldr	r1, [pc, #156]	; (8003334 <main+0x10d0>)
 8003296:	f00d f867 	bl	8010368 <siprintf>
    				showLine(st, lin4, &lim, true);
 800329a:	f107 0220 	add.w	r2, r7, #32
 800329e:	f8b7 10d4 	ldrh.w	r1, [r7, #212]	; 0xd4
 80032a2:	f107 0068 	add.w	r0, r7, #104	; 0x68
 80032a6:	2301      	movs	r3, #1
 80032a8:	f001 faf2 	bl	8004890 <showLine>
    				Report(1, "[que:%u] set Mute to %u\r\n", cntEvt, (~noMute) & 1);
 80032ac:	4b22      	ldr	r3, [pc, #136]	; (8003338 <main+0x10d4>)
 80032ae:	781b      	ldrb	r3, [r3, #0]
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	461a      	mov	r2, r3
 80032b4:	4b1c      	ldr	r3, [pc, #112]	; (8003328 <main+0x10c4>)
 80032b6:	781b      	ldrb	r3, [r3, #0]
 80032b8:	f003 0301 	and.w	r3, r3, #1
 80032bc:	2b00      	cmp	r3, #0
 80032be:	bf0c      	ite	eq
 80032c0:	2301      	moveq	r3, #1
 80032c2:	2300      	movne	r3, #0
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	4920      	ldr	r1, [pc, #128]	; (8003348 <main+0x10e4>)
 80032c8:	2001      	movs	r0, #1
 80032ca:	f001 fcf3 	bl	8004cb4 <Report>
    			break;
 80032ce:	e3b5      	b.n	8003a3c <main+0x17d8>
    			case evt_Freq:
    				if ((newFreq >= lBand) && (newFreq <= rBand)) {
 80032d0:	4b0f      	ldr	r3, [pc, #60]	; (8003310 <main+0x10ac>)
 80032d2:	ed93 7a00 	vldr	s14, [r3]
 80032d6:	4b1d      	ldr	r3, [pc, #116]	; (800334c <main+0x10e8>)
 80032d8:	edd3 7a00 	vldr	s15, [r3]
 80032dc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032e4:	da00      	bge.n	80032e8 <main+0x1084>
    						sprintf(sta, "%s", nameStation(Freq));
    						showLine(sta, lin6, &lia, true);
    						Report(1, "[que:%u] set new Freq to %.1f %s (Chan:%u)\r\n", cntEvt, Freq, sta, Chan);
    					}
    				}
				break;
 80032e6:	e3a6      	b.n	8003a36 <main+0x17d2>
    				if ((newFreq >= lBand) && (newFreq <= rBand)) {
 80032e8:	4b09      	ldr	r3, [pc, #36]	; (8003310 <main+0x10ac>)
 80032ea:	ed93 7a00 	vldr	s14, [r3]
 80032ee:	4b18      	ldr	r3, [pc, #96]	; (8003350 <main+0x10ec>)
 80032f0:	edd3 7a00 	vldr	s15, [r3]
 80032f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032fc:	d92a      	bls.n	8003354 <main+0x10f0>
				break;
 80032fe:	e39a      	b.n	8003a36 <main+0x17d2>
 8003300:	200001e0 	.word	0x200001e0
 8003304:	200001f4 	.word	0x200001f4
 8003308:	200001fe 	.word	0x200001fe
 800330c:	200001fd 	.word	0x200001fd
 8003310:	200001f8 	.word	0x200001f8
 8003314:	200001fc 	.word	0x200001fc
 8003318:	08014250 	.word	0x08014250
 800331c:	0801428c 	.word	0x0801428c
 8003320:	20003023 	.word	0x20003023
 8003324:	20003022 	.word	0x20003022
 8003328:	20000201 	.word	0x20000201
 800332c:	200001ff 	.word	0x200001ff
 8003330:	080140f4 	.word	0x080140f4
 8003334:	080142cc 	.word	0x080142cc
 8003338:	20001fe4 	.word	0x20001fe4
 800333c:	080142e0 	.word	0x080142e0
 8003340:	20000200 	.word	0x20000200
 8003344:	08014304 	.word	0x08014304
 8003348:	08014324 	.word	0x08014324
 800334c:	20003014 	.word	0x20003014
 8003350:	20003018 	.word	0x20003018
    					if (newFreq != Freq) {
 8003354:	4bbd      	ldr	r3, [pc, #756]	; (800364c <main+0x13e8>)
 8003356:	ed93 7a00 	vldr	s14, [r3]
 800335a:	4bbd      	ldr	r3, [pc, #756]	; (8003650 <main+0x13ec>)
 800335c:	edd3 7a00 	vldr	s15, [r3]
 8003360:	eeb4 7a67 	vcmp.f32	s14, s15
 8003364:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003368:	f000 8365 	beq.w	8003a36 <main+0x17d2>
    						Freq = newFreq;
 800336c:	4bb7      	ldr	r3, [pc, #732]	; (800364c <main+0x13e8>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4ab7      	ldr	r2, [pc, #732]	; (8003650 <main+0x13ec>)
 8003372:	6013      	str	r3, [r2, #0]
    						uint16_t fr = (uint16_t)(Freq * 10);
 8003374:	4bb6      	ldr	r3, [pc, #728]	; (8003650 <main+0x13ec>)
 8003376:	edd3 7a00 	vldr	s15, [r3]
 800337a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800337e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003382:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003386:	ee17 3a90 	vmov	r3, s15
 800338a:	f8a7 30bc 	strh.w	r3, [r7, #188]	; 0xbc
    						rda5807_SetFreq_In100Khz(fr);
 800338e:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 8003392:	4618      	mov	r0, r3
 8003394:	f002 fd3a 	bl	8005e0c <rda5807_SetFreq_In100Khz>
    						stereo = rda5807_Get_StereoMonoFlag();
 8003398:	f002 fe2e 	bl	8005ff8 <rda5807_Get_StereoMonoFlag>
 800339c:	4603      	mov	r3, r0
 800339e:	461a      	mov	r2, r3
 80033a0:	4bac      	ldr	r3, [pc, #688]	; (8003654 <main+0x13f0>)
 80033a2:	701a      	strb	r2, [r3, #0]
    						Chan = rda5807_Get_Channel();
 80033a4:	f002 fe40 	bl	8006028 <rda5807_Get_Channel>
 80033a8:	4603      	mov	r3, r0
 80033aa:	461a      	mov	r2, r3
 80033ac:	4baa      	ldr	r3, [pc, #680]	; (8003658 <main+0x13f4>)
 80033ae:	801a      	strh	r2, [r3, #0]
    						if (stereo)
 80033b0:	4ba8      	ldr	r3, [pc, #672]	; (8003654 <main+0x13f0>)
 80033b2:	781b      	ldrb	r3, [r3, #0]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d012      	beq.n	80033de <main+0x117a>
    							sprintf(st, "Rssi:%u Freq:%.1f S", RSSI, Freq);
 80033b8:	4ba8      	ldr	r3, [pc, #672]	; (800365c <main+0x13f8>)
 80033ba:	881b      	ldrh	r3, [r3, #0]
 80033bc:	461e      	mov	r6, r3
 80033be:	4ba4      	ldr	r3, [pc, #656]	; (8003650 <main+0x13ec>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4618      	mov	r0, r3
 80033c4:	f7fd f8c0 	bl	8000548 <__aeabi_f2d>
 80033c8:	4602      	mov	r2, r0
 80033ca:	460b      	mov	r3, r1
 80033cc:	f107 0068 	add.w	r0, r7, #104	; 0x68
 80033d0:	e9cd 2300 	strd	r2, r3, [sp]
 80033d4:	4632      	mov	r2, r6
 80033d6:	49a2      	ldr	r1, [pc, #648]	; (8003660 <main+0x13fc>)
 80033d8:	f00c ffc6 	bl	8010368 <siprintf>
 80033dc:	e011      	b.n	8003402 <main+0x119e>
    							sprintf(st, "Rssi:%u Freq:%.1f", RSSI, Freq);
 80033de:	4b9f      	ldr	r3, [pc, #636]	; (800365c <main+0x13f8>)
 80033e0:	881b      	ldrh	r3, [r3, #0]
 80033e2:	461e      	mov	r6, r3
 80033e4:	4b9a      	ldr	r3, [pc, #616]	; (8003650 <main+0x13ec>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4618      	mov	r0, r3
 80033ea:	f7fd f8ad 	bl	8000548 <__aeabi_f2d>
 80033ee:	4602      	mov	r2, r0
 80033f0:	460b      	mov	r3, r1
 80033f2:	f107 0068 	add.w	r0, r7, #104	; 0x68
 80033f6:	e9cd 2300 	strd	r2, r3, [sp]
 80033fa:	4632      	mov	r2, r6
 80033fc:	4999      	ldr	r1, [pc, #612]	; (8003664 <main+0x1400>)
 80033fe:	f00c ffb3 	bl	8010368 <siprintf>
    						showLine(st, lin5, &lil, false);
 8003402:	f107 021c 	add.w	r2, r7, #28
 8003406:	f8b7 10d2 	ldrh.w	r1, [r7, #210]	; 0xd2
 800340a:	f107 0068 	add.w	r0, r7, #104	; 0x68
 800340e:	2300      	movs	r3, #0
 8003410:	f001 fa3e 	bl	8004890 <showLine>
    						sprintf(sta, "%s", nameStation(Freq));
 8003414:	4b8e      	ldr	r3, [pc, #568]	; (8003650 <main+0x13ec>)
 8003416:	edd3 7a00 	vldr	s15, [r3]
 800341a:	eeb0 0a67 	vmov.f32	s0, s15
 800341e:	f001 f90d 	bl	800463c <nameStation>
 8003422:	4602      	mov	r2, r0
 8003424:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003428:	498f      	ldr	r1, [pc, #572]	; (8003668 <main+0x1404>)
 800342a:	4618      	mov	r0, r3
 800342c:	f00c ff9c 	bl	8010368 <siprintf>
    						showLine(sta, lin6, &lia, true);
 8003430:	f107 0218 	add.w	r2, r7, #24
 8003434:	f8b7 10d0 	ldrh.w	r1, [r7, #208]	; 0xd0
 8003438:	f107 0048 	add.w	r0, r7, #72	; 0x48
 800343c:	2301      	movs	r3, #1
 800343e:	f001 fa27 	bl	8004890 <showLine>
    						Report(1, "[que:%u] set new Freq to %.1f %s (Chan:%u)\r\n", cntEvt, Freq, sta, Chan);
 8003442:	4b8a      	ldr	r3, [pc, #552]	; (800366c <main+0x1408>)
 8003444:	781b      	ldrb	r3, [r3, #0]
 8003446:	b2db      	uxtb	r3, r3
 8003448:	461e      	mov	r6, r3
 800344a:	4b81      	ldr	r3, [pc, #516]	; (8003650 <main+0x13ec>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4618      	mov	r0, r3
 8003450:	f7fd f87a 	bl	8000548 <__aeabi_f2d>
 8003454:	4602      	mov	r2, r0
 8003456:	460b      	mov	r3, r1
 8003458:	497f      	ldr	r1, [pc, #508]	; (8003658 <main+0x13f4>)
 800345a:	8809      	ldrh	r1, [r1, #0]
 800345c:	9103      	str	r1, [sp, #12]
 800345e:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8003462:	9102      	str	r1, [sp, #8]
 8003464:	e9cd 2300 	strd	r2, r3, [sp]
 8003468:	4632      	mov	r2, r6
 800346a:	4981      	ldr	r1, [pc, #516]	; (8003670 <main+0x140c>)
 800346c:	2001      	movs	r0, #1
 800346e:	f001 fc21 	bl	8004cb4 <Report>
				break;
 8003472:	e2e0      	b.n	8003a36 <main+0x17d2>
    			case evt_Scan:
    				if (!scan) {
 8003474:	4b7f      	ldr	r3, [pc, #508]	; (8003674 <main+0x1410>)
 8003476:	781b      	ldrb	r3, [r3, #0]
 8003478:	b2db      	uxtb	r3, r3
 800347a:	2b00      	cmp	r3, #0
 800347c:	f040 82dd 	bne.w	8003a3a <main+0x17d6>
    					scan = 1;
 8003480:	4b7c      	ldr	r3, [pc, #496]	; (8003674 <main+0x1410>)
 8003482:	2201      	movs	r2, #1
 8003484:	701a      	strb	r2, [r3, #0]
    					rda5807_StartSeek(seek_up);
 8003486:	4b7c      	ldr	r3, [pc, #496]	; (8003678 <main+0x1414>)
 8003488:	781b      	ldrb	r3, [r3, #0]
 800348a:	b2db      	uxtb	r3, r3
 800348c:	4618      	mov	r0, r3
 800348e:	f002 fd77 	bl	8005f80 <rda5807_StartSeek>
    				}
    			break;
 8003492:	e2d2      	b.n	8003a3a <main+0x17d6>
    			case evt_Ver:
    				Report(1, "Ver.%s\r\n", ver);
 8003494:	4b79      	ldr	r3, [pc, #484]	; (800367c <main+0x1418>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	461a      	mov	r2, r3
 800349a:	4979      	ldr	r1, [pc, #484]	; (8003680 <main+0x141c>)
 800349c:	2001      	movs	r0, #1
 800349e:	f001 fc09 	bl	8004cb4 <Report>
    			break;
 80034a2:	e2cb      	b.n	8003a3c <main+0x17d8>
    			case evt_Sec:
    			{
	#ifdef SET_DISPLAY
    				dl = sec2str(st);
 80034a4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80034a8:	4618      	mov	r0, r3
 80034aa:	f001 fb69 	bl	8004b80 <sec2str>
 80034ae:	f8c7 0108 	str.w	r0, [r7, #264]	; 0x108
    				x = ((SCREEN_WIDTH - (Font_6x8.FontWidth * dl)) >> 1) & 0x7f;
 80034b2:	f897 30a8 	ldrb.w	r3, [r7, #168]	; 0xa8
 80034b6:	461a      	mov	r2, r3
 80034b8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80034bc:	fb02 f303 	mul.w	r3, r2, r3
 80034c0:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80034c4:	105b      	asrs	r3, r3, #1
 80034c6:	b29b      	uxth	r3, r3
 80034c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80034cc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
    				ST7565_Print(x, lin1, st, &Font_6x8, 0, PIX_OFF);
 80034d0:	f9b7 00ce 	ldrsh.w	r0, [r7, #206]	; 0xce
 80034d4:	f9b7 10da 	ldrsh.w	r1, [r7, #218]	; 0xda
 80034d8:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80034dc:	f107 0268 	add.w	r2, r7, #104	; 0x68
 80034e0:	2600      	movs	r6, #0
 80034e2:	9601      	str	r6, [sp, #4]
 80034e4:	2600      	movs	r6, #0
 80034e6:	9600      	str	r6, [sp, #0]
 80034e8:	f7fe fa42 	bl	8001970 <ST7565_Print>
	#endif
    				//
    				if (scan) {
 80034ec:	4b61      	ldr	r3, [pc, #388]	; (8003674 <main+0x1410>)
 80034ee:	781b      	ldrb	r3, [r3, #0]
 80034f0:	b2db      	uxtb	r3, r3
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d050      	beq.n	8003598 <main+0x1334>
    					if (rda5807_Get_SeekTuneReadyFlag()) {
 80034f6:	f002 fd6d 	bl	8005fd4 <rda5807_Get_SeekTuneReadyFlag>
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d04b      	beq.n	8003598 <main+0x1334>
    						Freq = (float)rda5807_GetFreq_In100Khz();
 8003500:	f002 fcfe 	bl	8005f00 <rda5807_GetFreq_In100Khz>
 8003504:	4603      	mov	r3, r0
 8003506:	ee07 3a90 	vmov	s15, r3
 800350a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800350e:	4b50      	ldr	r3, [pc, #320]	; (8003650 <main+0x13ec>)
 8003510:	edc3 7a00 	vstr	s15, [r3]
    						Freq /= 10;
 8003514:	4b4e      	ldr	r3, [pc, #312]	; (8003650 <main+0x13ec>)
 8003516:	ed93 7a00 	vldr	s14, [r3]
 800351a:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800351e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003522:	4b4b      	ldr	r3, [pc, #300]	; (8003650 <main+0x13ec>)
 8003524:	edc3 7a00 	vstr	s15, [r3]
    						scan = 0;
 8003528:	4b52      	ldr	r3, [pc, #328]	; (8003674 <main+0x1410>)
 800352a:	2200      	movs	r2, #0
 800352c:	701a      	strb	r2, [r3, #0]
    						Chan = rda5807_Get_Channel();
 800352e:	f002 fd7b 	bl	8006028 <rda5807_Get_Channel>
 8003532:	4603      	mov	r3, r0
 8003534:	461a      	mov	r2, r3
 8003536:	4b48      	ldr	r3, [pc, #288]	; (8003658 <main+0x13f4>)
 8003538:	801a      	strh	r2, [r3, #0]
    						sprintf(sta, "%s", nameStation(Freq));
 800353a:	4b45      	ldr	r3, [pc, #276]	; (8003650 <main+0x13ec>)
 800353c:	edd3 7a00 	vldr	s15, [r3]
 8003540:	eeb0 0a67 	vmov.f32	s0, s15
 8003544:	f001 f87a 	bl	800463c <nameStation>
 8003548:	4602      	mov	r2, r0
 800354a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800354e:	4946      	ldr	r1, [pc, #280]	; (8003668 <main+0x1404>)
 8003550:	4618      	mov	r0, r3
 8003552:	f00c ff09 	bl	8010368 <siprintf>
    						showLine(sta, lin6, &lia, true);
 8003556:	f107 0218 	add.w	r2, r7, #24
 800355a:	f8b7 10d0 	ldrh.w	r1, [r7, #208]	; 0xd0
 800355e:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8003562:	2301      	movs	r3, #1
 8003564:	f001 f994 	bl	8004890 <showLine>
    						Report(1, "[que:%u] set new Freq to %.1f %s (Chan:%u)\r\n", cntEvt, Freq, sta, Chan);
 8003568:	4b40      	ldr	r3, [pc, #256]	; (800366c <main+0x1408>)
 800356a:	781b      	ldrb	r3, [r3, #0]
 800356c:	b2db      	uxtb	r3, r3
 800356e:	461e      	mov	r6, r3
 8003570:	4b37      	ldr	r3, [pc, #220]	; (8003650 <main+0x13ec>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4618      	mov	r0, r3
 8003576:	f7fc ffe7 	bl	8000548 <__aeabi_f2d>
 800357a:	4602      	mov	r2, r0
 800357c:	460b      	mov	r3, r1
 800357e:	4936      	ldr	r1, [pc, #216]	; (8003658 <main+0x13f4>)
 8003580:	8809      	ldrh	r1, [r1, #0]
 8003582:	9103      	str	r1, [sp, #12]
 8003584:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8003588:	9102      	str	r1, [sp, #8]
 800358a:	e9cd 2300 	strd	r2, r3, [sp]
 800358e:	4632      	mov	r2, r6
 8003590:	4937      	ldr	r1, [pc, #220]	; (8003670 <main+0x140c>)
 8003592:	2001      	movs	r0, #1
 8003594:	f001 fb8e 	bl	8004cb4 <Report>
    					}
    				}
    				//
    				uint16_t rssi = rda5807_rssi();
 8003598:	f002 f9f2 	bl	8005980 <rda5807_rssi>
 800359c:	4603      	mov	r3, r0
 800359e:	f8a7 30ba 	strh.w	r3, [r7, #186]	; 0xba
    				if (rssi != RSSI) {
 80035a2:	4b2e      	ldr	r3, [pc, #184]	; (800365c <main+0x13f8>)
 80035a4:	881b      	ldrh	r3, [r3, #0]
 80035a6:	f8b7 20ba 	ldrh.w	r2, [r7, #186]	; 0xba
 80035aa:	429a      	cmp	r2, r3
 80035ac:	d03b      	beq.n	8003626 <main+0x13c2>
    					RSSI = rssi;
 80035ae:	4a2b      	ldr	r2, [pc, #172]	; (800365c <main+0x13f8>)
 80035b0:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 80035b4:	8013      	strh	r3, [r2, #0]
    					stereo = rda5807_Get_StereoMonoFlag();
 80035b6:	f002 fd1f 	bl	8005ff8 <rda5807_Get_StereoMonoFlag>
 80035ba:	4603      	mov	r3, r0
 80035bc:	461a      	mov	r2, r3
 80035be:	4b25      	ldr	r3, [pc, #148]	; (8003654 <main+0x13f0>)
 80035c0:	701a      	strb	r2, [r3, #0]
	#ifdef SET_DISPLAY
    					if (stereo)
 80035c2:	4b24      	ldr	r3, [pc, #144]	; (8003654 <main+0x13f0>)
 80035c4:	781b      	ldrb	r3, [r3, #0]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d012      	beq.n	80035f0 <main+0x138c>
    						sprintf(st, "Rssi:%u Freq:%.1f S", RSSI, Freq);
 80035ca:	4b24      	ldr	r3, [pc, #144]	; (800365c <main+0x13f8>)
 80035cc:	881b      	ldrh	r3, [r3, #0]
 80035ce:	461e      	mov	r6, r3
 80035d0:	4b1f      	ldr	r3, [pc, #124]	; (8003650 <main+0x13ec>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4618      	mov	r0, r3
 80035d6:	f7fc ffb7 	bl	8000548 <__aeabi_f2d>
 80035da:	4602      	mov	r2, r0
 80035dc:	460b      	mov	r3, r1
 80035de:	f107 0068 	add.w	r0, r7, #104	; 0x68
 80035e2:	e9cd 2300 	strd	r2, r3, [sp]
 80035e6:	4632      	mov	r2, r6
 80035e8:	491d      	ldr	r1, [pc, #116]	; (8003660 <main+0x13fc>)
 80035ea:	f00c febd 	bl	8010368 <siprintf>
 80035ee:	e011      	b.n	8003614 <main+0x13b0>
    					else
    						sprintf(st, "Rssi:%u Freq:%.1f", RSSI, Freq);
 80035f0:	4b1a      	ldr	r3, [pc, #104]	; (800365c <main+0x13f8>)
 80035f2:	881b      	ldrh	r3, [r3, #0]
 80035f4:	461e      	mov	r6, r3
 80035f6:	4b16      	ldr	r3, [pc, #88]	; (8003650 <main+0x13ec>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4618      	mov	r0, r3
 80035fc:	f7fc ffa4 	bl	8000548 <__aeabi_f2d>
 8003600:	4602      	mov	r2, r0
 8003602:	460b      	mov	r3, r1
 8003604:	f107 0068 	add.w	r0, r7, #104	; 0x68
 8003608:	e9cd 2300 	strd	r2, r3, [sp]
 800360c:	4632      	mov	r2, r6
 800360e:	4915      	ldr	r1, [pc, #84]	; (8003664 <main+0x1400>)
 8003610:	f00c feaa 	bl	8010368 <siprintf>
    					showLine(st, lin5, &lil, false);
 8003614:	f107 021c 	add.w	r2, r7, #28
 8003618:	f8b7 10d2 	ldrh.w	r1, [r7, #210]	; 0xd2
 800361c:	f107 0068 	add.w	r0, r7, #104	; 0x68
 8003620:	2300      	movs	r3, #0
 8003622:	f001 f935 	bl	8004890 <showLine>
    					//showLine(sta, lin6, &lia, true);
    					////Report(1, "ChipID:0x%x Chan:%u Freq:%.2f RSSI:%u\r\n", rdaID, Chan, Freq, RSSI);
	#endif
    				}
    				//
    				if (devError) {
 8003626:	4b17      	ldr	r3, [pc, #92]	; (8003684 <main+0x1420>)
 8003628:	881b      	ldrh	r3, [r3, #0]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d030      	beq.n	8003690 <main+0x142c>
    					dl = sprintf(tmp, "devError : 0x%04X", devError);
 800362e:	4b15      	ldr	r3, [pc, #84]	; (8003684 <main+0x1420>)
 8003630:	881b      	ldrh	r3, [r3, #0]
 8003632:	461a      	mov	r2, r3
 8003634:	4914      	ldr	r1, [pc, #80]	; (8003688 <main+0x1424>)
 8003636:	4815      	ldr	r0, [pc, #84]	; (800368c <main+0x1428>)
 8003638:	f00c fe96 	bl	8010368 <siprintf>
 800363c:	f8c7 0108 	str.w	r0, [r7, #264]	; 0x108
    					lastErr = devError;
 8003640:	4b10      	ldr	r3, [pc, #64]	; (8003684 <main+0x1420>)
 8003642:	881b      	ldrh	r3, [r3, #0]
 8003644:	f8a7 30f6 	strh.w	r3, [r7, #246]	; 0xf6
 8003648:	e036      	b.n	80036b8 <main+0x1454>
 800364a:	bf00      	nop
 800364c:	200001f8 	.word	0x200001f8
 8003650:	200001f4 	.word	0x200001f4
 8003654:	20003024 	.word	0x20003024
 8003658:	2000301c 	.word	0x2000301c
 800365c:	2000301e 	.word	0x2000301e
 8003660:	08014104 	.word	0x08014104
 8003664:	08014118 	.word	0x08014118
 8003668:	08014020 	.word	0x08014020
 800366c:	20001fe4 	.word	0x20001fe4
 8003670:	08014340 	.word	0x08014340
 8003674:	20003021 	.word	0x20003021
 8003678:	200001fe 	.word	0x200001fe
 800367c:	20000004 	.word	0x20000004
 8003680:	08014370 	.word	0x08014370
 8003684:	20001bc8 	.word	0x20001bc8
 8003688:	0801437c 	.word	0x0801437c
 800368c:	20001348 	.word	0x20001348
    				} else {
    					if (lastErr) {
 8003690:	f8b7 30f6 	ldrh.w	r3, [r7, #246]	; 0xf6
 8003694:	2b00      	cmp	r3, #0
 8003696:	d00c      	beq.n	80036b2 <main+0x144e>
    						dl = sprintf(tmp, "Ver.%s", ver);
 8003698:	4bb9      	ldr	r3, [pc, #740]	; (8003980 <main+0x171c>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	461a      	mov	r2, r3
 800369e:	49b9      	ldr	r1, [pc, #740]	; (8003984 <main+0x1720>)
 80036a0:	48b9      	ldr	r0, [pc, #740]	; (8003988 <main+0x1724>)
 80036a2:	f00c fe61 	bl	8010368 <siprintf>
 80036a6:	f8c7 0108 	str.w	r0, [r7, #264]	; 0x108
    						lastErr = devOK;
 80036aa:	2300      	movs	r3, #0
 80036ac:	f8a7 30f6 	strh.w	r3, [r7, #246]	; 0xf6
 80036b0:	e002      	b.n	80036b8 <main+0x1454>
    					} else dl = 0;
 80036b2:	2300      	movs	r3, #0
 80036b4:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    				}
	#ifdef SET_DISPLAY
    				if (dl) {
 80036b8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d032      	beq.n	8003726 <main+0x14c2>
    					ST7565_DrawFilledRectangle(0, SCREEN_HEIGHT - Font_6x8.FontHeight, SCREEN_WIDTH - 1, Font_6x8.FontHeight, PIX_OFF);
 80036c0:	f897 30a9 	ldrb.w	r3, [r7, #169]	; 0xa9
 80036c4:	b29b      	uxth	r3, r3
 80036c6:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80036ca:	b29b      	uxth	r3, r3
 80036cc:	b219      	sxth	r1, r3
 80036ce:	f897 30a9 	ldrb.w	r3, [r7, #169]	; 0xa9
 80036d2:	b21b      	sxth	r3, r3
 80036d4:	2200      	movs	r2, #0
 80036d6:	9200      	str	r2, [sp, #0]
 80036d8:	227f      	movs	r2, #127	; 0x7f
 80036da:	2000      	movs	r0, #0
 80036dc:	f7fe fba1 	bl	8001e22 <ST7565_DrawFilledRectangle>
    					x = ((SCREEN_WIDTH - (Font_6x8.FontWidth * dl)) >> 1) & 0x7f;
 80036e0:	f897 30a8 	ldrb.w	r3, [r7, #168]	; 0xa8
 80036e4:	461a      	mov	r2, r3
 80036e6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80036ea:	fb02 f303 	mul.w	r3, r2, r3
 80036ee:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80036f2:	105b      	asrs	r3, r3, #1
 80036f4:	b29b      	uxth	r3, r3
 80036f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80036fa:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
    					ST7565_Print(x, SCREEN_HEIGHT - Font_6x8.FontHeight, tmp, &Font_6x8, 1, PIX_ON);
 80036fe:	f9b7 00ce 	ldrsh.w	r0, [r7, #206]	; 0xce
 8003702:	f897 30a9 	ldrb.w	r3, [r7, #169]	; 0xa9
 8003706:	b29b      	uxth	r3, r3
 8003708:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800370c:	b29b      	uxth	r3, r3
 800370e:	b219      	sxth	r1, r3
 8003710:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8003714:	2201      	movs	r2, #1
 8003716:	9201      	str	r2, [sp, #4]
 8003718:	2201      	movs	r2, #1
 800371a:	9200      	str	r2, [sp, #0]
 800371c:	4a9a      	ldr	r2, [pc, #616]	; (8003988 <main+0x1724>)
 800371e:	f7fe f927 	bl	8001970 <ST7565_Print>
    					ST7565_Update();
 8003722:	f7fd ff75 	bl	8001610 <ST7565_Update>
    				}
    				//
    				ST7565_Update();
 8003726:	f7fd ff73 	bl	8001610 <ST7565_Update>
	#endif
    			}
    			break;
 800372a:	e187      	b.n	8003a3c <main+0x17d8>
    			case evt_Clr:
    				devError = devOK;
 800372c:	4b97      	ldr	r3, [pc, #604]	; (800398c <main+0x1728>)
 800372e:	2200      	movs	r2, #0
 8003730:	801a      	strh	r2, [r3, #0]
    				Report(1, "[que:%u] Clear all Errors...\r\n", cntEvt);
 8003732:	4b97      	ldr	r3, [pc, #604]	; (8003990 <main+0x172c>)
 8003734:	781b      	ldrb	r3, [r3, #0]
 8003736:	b2db      	uxtb	r3, r3
 8003738:	461a      	mov	r2, r3
 800373a:	4996      	ldr	r1, [pc, #600]	; (8003994 <main+0x1730>)
 800373c:	2001      	movs	r0, #1
 800373e:	f001 fab9 	bl	8004cb4 <Report>
    			break;
 8003742:	e17b      	b.n	8003a3c <main+0x17d8>
    			case evt_Help:
    				stx[0] = '\0';
 8003744:	4b94      	ldr	r3, [pc, #592]	; (8003998 <main+0x1734>)
 8003746:	2200      	movs	r2, #0
 8003748:	701a      	strb	r2, [r3, #0]
    				for (int8_t i = 0; i < MAX_CMDS; i++) sprintf(stx+strlen(stx), "\t%s\r\n", s_cmds[i]);
 800374a:	2300      	movs	r3, #0
 800374c:	f887 30f2 	strb.w	r3, [r7, #242]	; 0xf2
 8003750:	e015      	b.n	800377e <main+0x151a>
 8003752:	4891      	ldr	r0, [pc, #580]	; (8003998 <main+0x1734>)
 8003754:	f7fc fd3c 	bl	80001d0 <strlen>
 8003758:	4603      	mov	r3, r0
 800375a:	4a8f      	ldr	r2, [pc, #572]	; (8003998 <main+0x1734>)
 800375c:	1898      	adds	r0, r3, r2
 800375e:	f997 30f2 	ldrsb.w	r3, [r7, #242]	; 0xf2
 8003762:	4a8e      	ldr	r2, [pc, #568]	; (800399c <main+0x1738>)
 8003764:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003768:	461a      	mov	r2, r3
 800376a:	498d      	ldr	r1, [pc, #564]	; (80039a0 <main+0x173c>)
 800376c:	f00c fdfc 	bl	8010368 <siprintf>
 8003770:	f997 30f2 	ldrsb.w	r3, [r7, #242]	; 0xf2
 8003774:	b2db      	uxtb	r3, r3
 8003776:	3301      	adds	r3, #1
 8003778:	b2db      	uxtb	r3, r3
 800377a:	f887 30f2 	strb.w	r3, [r7, #242]	; 0xf2
 800377e:	f997 30f2 	ldrsb.w	r3, [r7, #242]	; 0xf2
 8003782:	2b17      	cmp	r3, #23
 8003784:	dde5      	ble.n	8003752 <main+0x14ee>
    				Report(0, "%s", stx);
 8003786:	4a84      	ldr	r2, [pc, #528]	; (8003998 <main+0x1734>)
 8003788:	4986      	ldr	r1, [pc, #536]	; (80039a4 <main+0x1740>)
 800378a:	2000      	movs	r0, #0
 800378c:	f001 fa92 	bl	8004cb4 <Report>
    			break;
 8003790:	e154      	b.n	8003a3c <main+0x17d8>
    			case evt_Restart:
    				restart = 1;
 8003792:	4b85      	ldr	r3, [pc, #532]	; (80039a8 <main+0x1744>)
 8003794:	2201      	movs	r2, #1
 8003796:	701a      	strb	r2, [r3, #0]
    				Report(1, "[que:%u] Restart system...\r\n", cntEvt);
 8003798:	4b7d      	ldr	r3, [pc, #500]	; (8003990 <main+0x172c>)
 800379a:	781b      	ldrb	r3, [r3, #0]
 800379c:	b2db      	uxtb	r3, r3
 800379e:	461a      	mov	r2, r3
 80037a0:	4982      	ldr	r1, [pc, #520]	; (80039ac <main+0x1748>)
 80037a2:	2001      	movs	r0, #1
 80037a4:	f001 fa86 	bl	8004cb4 <Report>
    			break;
 80037a8:	e148      	b.n	8003a3c <main+0x17d8>
    			case evt_Epoch:
    				set_Date(epoch);
 80037aa:	4b81      	ldr	r3, [pc, #516]	; (80039b0 <main+0x174c>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4618      	mov	r0, r3
 80037b0:	f001 f986 	bl	8004ac0 <set_Date>
    				Report(1, "[que:%u] Set Unix TimeStamp to %lu\r\n", cntEvt, epoch);
 80037b4:	4b76      	ldr	r3, [pc, #472]	; (8003990 <main+0x172c>)
 80037b6:	781b      	ldrb	r3, [r3, #0]
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	461a      	mov	r2, r3
 80037bc:	4b7c      	ldr	r3, [pc, #496]	; (80039b0 <main+0x174c>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	497c      	ldr	r1, [pc, #496]	; (80039b4 <main+0x1750>)
 80037c2:	2001      	movs	r0, #1
 80037c4:	f001 fa76 	bl	8004cb4 <Report>
    			break;
 80037c8:	e138      	b.n	8003a3c <main+0x17d8>
    			case evt_Err:
    				Report(1, "[que:%u] Error input from uart\r\n", cntEvt);
 80037ca:	4b71      	ldr	r3, [pc, #452]	; (8003990 <main+0x172c>)
 80037cc:	781b      	ldrb	r3, [r3, #0]
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	461a      	mov	r2, r3
 80037d2:	4979      	ldr	r1, [pc, #484]	; (80039b8 <main+0x1754>)
 80037d4:	2001      	movs	r0, #1
 80037d6:	f001 fa6d 	bl	8004cb4 <Report>
    			break;
 80037da:	e12f      	b.n	8003a3c <main+0x17d8>
	#ifdef SET_W25FLASH
    			case evt_sRead:
    			case evt_sNext:
    			{
    				uint32_t w25_adr = (adr_sector * W25qxx_getSectorSize()) + offset_sector;
 80037dc:	f003 fc16 	bl	800700c <W25qxx_getSectorSize>
 80037e0:	4603      	mov	r3, r0
 80037e2:	4a76      	ldr	r2, [pc, #472]	; (80039bc <main+0x1758>)
 80037e4:	6812      	ldr	r2, [r2, #0]
 80037e6:	fb02 f303 	mul.w	r3, r2, r3
 80037ea:	4a75      	ldr	r2, [pc, #468]	; (80039c0 <main+0x175c>)
 80037ec:	6812      	ldr	r2, [r2, #0]
 80037ee:	4413      	add	r3, r2
 80037f0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    				uint32_t dlin = list_sector;
 80037f4:	4b73      	ldr	r3, [pc, #460]	; (80039c4 <main+0x1760>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    				int step = 32;
 80037fc:	2320      	movs	r3, #32
 80037fe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    				uint32_t ind = 0;
 8003802:	2300      	movs	r3, #0
 8003804:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    				W25qxx_ReadSector(fs_work, adr_sector, offset_sector, dlin);
 8003808:	4b6c      	ldr	r3, [pc, #432]	; (80039bc <main+0x1758>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4619      	mov	r1, r3
 800380e:	4b6c      	ldr	r3, [pc, #432]	; (80039c0 <main+0x175c>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	461a      	mov	r2, r3
 8003814:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003818:	486b      	ldr	r0, [pc, #428]	; (80039c8 <main+0x1764>)
 800381a:	f003 ff09 	bl	8007630 <W25qxx_ReadSector>
    				Report(0, "Read sector:%d offset:%d len:%u\r\n", adr_sector, offset_sector, dlin);
 800381e:	4b67      	ldr	r3, [pc, #412]	; (80039bc <main+0x1758>)
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	4b67      	ldr	r3, [pc, #412]	; (80039c0 <main+0x175c>)
 8003824:	6819      	ldr	r1, [r3, #0]
 8003826:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800382a:	9300      	str	r3, [sp, #0]
 800382c:	460b      	mov	r3, r1
 800382e:	4967      	ldr	r1, [pc, #412]	; (80039cc <main+0x1768>)
 8003830:	2000      	movs	r0, #0
 8003832:	f001 fa3f 	bl	8004cb4 <Report>
    				while (ind < dlin) {
 8003836:	e05b      	b.n	80038f0 <main+0x168c>
    					strf[0] = '\0';
 8003838:	4b65      	ldr	r3, [pc, #404]	; (80039d0 <main+0x176c>)
 800383a:	2200      	movs	r2, #0
 800383c:	701a      	strb	r2, [r3, #0]
    					while (1) {
    						sprintf(strf+strlen(strf), "%06X ", (unsigned int)w25_adr);
 800383e:	4864      	ldr	r0, [pc, #400]	; (80039d0 <main+0x176c>)
 8003840:	f7fc fcc6 	bl	80001d0 <strlen>
 8003844:	4603      	mov	r3, r0
 8003846:	4a62      	ldr	r2, [pc, #392]	; (80039d0 <main+0x176c>)
 8003848:	4413      	add	r3, r2
 800384a:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800384e:	4961      	ldr	r1, [pc, #388]	; (80039d4 <main+0x1770>)
 8003850:	4618      	mov	r0, r3
 8003852:	f00c fd89 	bl	8010368 <siprintf>
    						for (int i = 0; i < step; i++) sprintf(strf+strlen(strf), " %02X", fs_work[i + ind]);
 8003856:	2300      	movs	r3, #0
 8003858:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800385c:	e015      	b.n	800388a <main+0x1626>
 800385e:	485c      	ldr	r0, [pc, #368]	; (80039d0 <main+0x176c>)
 8003860:	f7fc fcb6 	bl	80001d0 <strlen>
 8003864:	4603      	mov	r3, r0
 8003866:	4a5a      	ldr	r2, [pc, #360]	; (80039d0 <main+0x176c>)
 8003868:	1898      	adds	r0, r3, r2
 800386a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800386e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003872:	4413      	add	r3, r2
 8003874:	4a54      	ldr	r2, [pc, #336]	; (80039c8 <main+0x1764>)
 8003876:	5cd3      	ldrb	r3, [r2, r3]
 8003878:	461a      	mov	r2, r3
 800387a:	4957      	ldr	r1, [pc, #348]	; (80039d8 <main+0x1774>)
 800387c:	f00c fd74 	bl	8010368 <siprintf>
 8003880:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003884:	3301      	adds	r3, #1
 8003886:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800388a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800388e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003892:	429a      	cmp	r2, r3
 8003894:	dbe3      	blt.n	800385e <main+0x15fa>
    						strcat(strf, "\r\n");
 8003896:	484e      	ldr	r0, [pc, #312]	; (80039d0 <main+0x176c>)
 8003898:	f7fc fc9a 	bl	80001d0 <strlen>
 800389c:	4603      	mov	r3, r0
 800389e:	461a      	mov	r2, r3
 80038a0:	4b4b      	ldr	r3, [pc, #300]	; (80039d0 <main+0x176c>)
 80038a2:	4413      	add	r3, r2
 80038a4:	4a4d      	ldr	r2, [pc, #308]	; (80039dc <main+0x1778>)
 80038a6:	8811      	ldrh	r1, [r2, #0]
 80038a8:	7892      	ldrb	r2, [r2, #2]
 80038aa:	8019      	strh	r1, [r3, #0]
 80038ac:	709a      	strb	r2, [r3, #2]
    						w25_adr += step;
 80038ae:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80038b2:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 80038b6:	4413      	add	r3, r2
 80038b8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    						ind += step;
 80038bc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80038c0:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 80038c4:	4413      	add	r3, r2
 80038c6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    						if (!(ind % W25qxx_getPageSize())) break;
 80038ca:	f003 fbab 	bl	8007024 <W25qxx_getPageSize>
 80038ce:	4602      	mov	r2, r0
 80038d0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80038d4:	fbb3 f1f2 	udiv	r1, r3, r2
 80038d8:	fb01 f202 	mul.w	r2, r1, r2
 80038dc:	1a9b      	subs	r3, r3, r2
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d000      	beq.n	80038e4 <main+0x1680>
    						sprintf(strf+strlen(strf), "%06X ", (unsigned int)w25_adr);
 80038e2:	e7ac      	b.n	800383e <main+0x15da>
    						if (!(ind % W25qxx_getPageSize())) break;
 80038e4:	bf00      	nop
    					}
    					Report(0, "%s", strf);
 80038e6:	4a3a      	ldr	r2, [pc, #232]	; (80039d0 <main+0x176c>)
 80038e8:	492e      	ldr	r1, [pc, #184]	; (80039a4 <main+0x1740>)
 80038ea:	2000      	movs	r0, #0
 80038ec:	f001 f9e2 	bl	8004cb4 <Report>
    				while (ind < dlin) {
 80038f0:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 80038f4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80038f8:	429a      	cmp	r2, r3
 80038fa:	d39d      	bcc.n	8003838 <main+0x15d4>
    				}
    			}
    			break;
 80038fc:	e09e      	b.n	8003a3c <main+0x17d8>
    			case evt_sWrite:
    			{
    				uint32_t ss = W25qxx_getSectorSize();
 80038fe:	f003 fb85 	bl	800700c <W25qxx_getSectorSize>
 8003902:	f8c7 00e0 	str.w	r0, [r7, #224]	; 0xe0
    				if (!W25qxx_IsEmptySector(adr_sector, 0, ss)) W25qxx_EraseSector(adr_sector);
 8003906:	4b2d      	ldr	r3, [pc, #180]	; (80039bc <main+0x1758>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800390e:	2100      	movs	r1, #0
 8003910:	4618      	mov	r0, r3
 8003912:	f003 fbf1 	bl	80070f8 <W25qxx_IsEmptySector>
 8003916:	4603      	mov	r3, r0
 8003918:	f083 0301 	eor.w	r3, r3, #1
 800391c:	b2db      	uxtb	r3, r3
 800391e:	2b00      	cmp	r3, #0
 8003920:	d004      	beq.n	800392c <main+0x16c8>
 8003922:	4b26      	ldr	r3, [pc, #152]	; (80039bc <main+0x1758>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4618      	mov	r0, r3
 8003928:	f003 fb8a 	bl	8007040 <W25qxx_EraseSector>
    				memset(fs_work, byte_write, ss);
 800392c:	4b2c      	ldr	r3, [pc, #176]	; (80039e0 <main+0x177c>)
 800392e:	781b      	ldrb	r3, [r3, #0]
 8003930:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003934:	4619      	mov	r1, r3
 8003936:	4824      	ldr	r0, [pc, #144]	; (80039c8 <main+0x1764>)
 8003938:	f00b ff9e 	bl	800f878 <memset>
    				if (len_write != -1) ss = len_write;
 800393c:	4b29      	ldr	r3, [pc, #164]	; (80039e4 <main+0x1780>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003944:	d003      	beq.n	800394e <main+0x16ea>
 8003946:	4b27      	ldr	r3, [pc, #156]	; (80039e4 <main+0x1780>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    				W25qxx_WriteSector(fs_work, adr_sector, offset_sector, ss);
 800394e:	4b1b      	ldr	r3, [pc, #108]	; (80039bc <main+0x1758>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4619      	mov	r1, r3
 8003954:	4b1a      	ldr	r3, [pc, #104]	; (80039c0 <main+0x175c>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	461a      	mov	r2, r3
 800395a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800395e:	481a      	ldr	r0, [pc, #104]	; (80039c8 <main+0x1764>)
 8003960:	f003 fd3e 	bl	80073e0 <W25qxx_WriteSector>
    				Report(0, "Fill sector:%d byte:%02X len:%d done\r\n", adr_sector, byte_write, ss);
 8003964:	4b15      	ldr	r3, [pc, #84]	; (80039bc <main+0x1758>)
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	4b1d      	ldr	r3, [pc, #116]	; (80039e0 <main+0x177c>)
 800396a:	781b      	ldrb	r3, [r3, #0]
 800396c:	4619      	mov	r1, r3
 800396e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003972:	9300      	str	r3, [sp, #0]
 8003974:	460b      	mov	r3, r1
 8003976:	491c      	ldr	r1, [pc, #112]	; (80039e8 <main+0x1784>)
 8003978:	2000      	movs	r0, #0
 800397a:	f001 f99b 	bl	8004cb4 <Report>
    			}
    			break;
 800397e:	e05d      	b.n	8003a3c <main+0x17d8>
 8003980:	20000004 	.word	0x20000004
 8003984:	080140cc 	.word	0x080140cc
 8003988:	20001348 	.word	0x20001348
 800398c:	20001bc8 	.word	0x20001bc8
 8003990:	20001fe4 	.word	0x20001fe4
 8003994:	08014390 	.word	0x08014390
 8003998:	20000f48 	.word	0x20000f48
 800399c:	2000001c 	.word	0x2000001c
 80039a0:	080143b0 	.word	0x080143b0
 80039a4:	08014020 	.word	0x08014020
 80039a8:	20001fdc 	.word	0x20001fdc
 80039ac:	080143b8 	.word	0x080143b8
 80039b0:	20000018 	.word	0x20000018
 80039b4:	080143d8 	.word	0x080143d8
 80039b8:	08014400 	.word	0x08014400
 80039bc:	20001fe8 	.word	0x20001fe8
 80039c0:	20001fec 	.word	0x20001fec
 80039c4:	20001ff0 	.word	0x20001ff0
 80039c8:	20001ffc 	.word	0x20001ffc
 80039cc:	08014424 	.word	0x08014424
 80039d0:	200017c8 	.word	0x200017c8
 80039d4:	08014448 	.word	0x08014448
 80039d8:	080141ec 	.word	0x080141ec
 80039dc:	08014450 	.word	0x08014450
 80039e0:	200001f0 	.word	0x200001f0
 80039e4:	20001ff4 	.word	0x20001ff4
 80039e8:	08014454 	.word	0x08014454
    			case evt_sErase:
    				if (adr_sector == -1) {
 80039ec:	4b64      	ldr	r3, [pc, #400]	; (8003b80 <main+0x191c>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80039f4:	d10c      	bne.n	8003a10 <main+0x17ac>
    					Report(1, "Erase flash");
 80039f6:	4963      	ldr	r1, [pc, #396]	; (8003b84 <main+0x1920>)
 80039f8:	2001      	movs	r0, #1
 80039fa:	f001 f95b 	bl	8004cb4 <Report>
    					flag_sector = true;
 80039fe:	4b62      	ldr	r3, [pc, #392]	; (8003b88 <main+0x1924>)
 8003a00:	2201      	movs	r2, #1
 8003a02:	701a      	strb	r2, [r3, #0]
    					btime = HAL_GetTick();
 8003a04:	f003 ff12 	bl	800782c <HAL_GetTick>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	4a60      	ldr	r2, [pc, #384]	; (8003b8c <main+0x1928>)
 8003a0c:	6013      	str	r3, [r2, #0]
    				} else {
    					W25qxx_EraseSector(adr_sector);
    					Report(1, "Erase sector:%d done\r\n", adr_sector);
    				}
    			break;
 8003a0e:	e015      	b.n	8003a3c <main+0x17d8>
    					W25qxx_EraseSector(adr_sector);
 8003a10:	4b5b      	ldr	r3, [pc, #364]	; (8003b80 <main+0x191c>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4618      	mov	r0, r3
 8003a16:	f003 fb13 	bl	8007040 <W25qxx_EraseSector>
    					Report(1, "Erase sector:%d done\r\n", adr_sector);
 8003a1a:	4b59      	ldr	r3, [pc, #356]	; (8003b80 <main+0x191c>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	461a      	mov	r2, r3
 8003a20:	495b      	ldr	r1, [pc, #364]	; (8003b90 <main+0x192c>)
 8003a22:	2001      	movs	r0, #1
 8003a24:	f001 f946 	bl	8004cb4 <Report>
    			break;
 8003a28:	e008      	b.n	8003a3c <main+0x17d8>
    			break;
 8003a2a:	bf00      	nop
 8003a2c:	e006      	b.n	8003a3c <main+0x17d8>
    			break;
 8003a2e:	bf00      	nop
 8003a30:	e004      	b.n	8003a3c <main+0x17d8>
    			break;
 8003a32:	bf00      	nop
 8003a34:	e002      	b.n	8003a3c <main+0x17d8>
				break;
 8003a36:	bf00      	nop
 8003a38:	e000      	b.n	8003a3c <main+0x17d8>
    			break;
 8003a3a:	bf00      	nop
	#endif
    		}
    		if ((evt >= evt_sRead) && (evt <= evt_sWrite)) {
 8003a3c:	4b55      	ldr	r3, [pc, #340]	; (8003b94 <main+0x1930>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	2b03      	cmp	r3, #3
 8003a42:	dd0b      	ble.n	8003a5c <main+0x17f8>
 8003a44:	4b53      	ldr	r3, [pc, #332]	; (8003b94 <main+0x1930>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	2b07      	cmp	r3, #7
 8003a4a:	dc07      	bgt.n	8003a5c <main+0x17f8>
    			last_cmd_sector =  evt;//cmd_sector;
 8003a4c:	4b51      	ldr	r3, [pc, #324]	; (8003b94 <main+0x1930>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a51      	ldr	r2, [pc, #324]	; (8003b98 <main+0x1934>)
 8003a52:	6013      	str	r3, [r2, #0]
    			cmd_sector = sNone;
 8003a54:	4b51      	ldr	r3, [pc, #324]	; (8003b9c <main+0x1938>)
 8003a56:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003a5a:	601a      	str	r2, [r3, #0]
    		}
    	}
#endif

#ifdef SET_W25FLASH
    	if (flag_sector) {
 8003a5c:	4b4a      	ldr	r3, [pc, #296]	; (8003b88 <main+0x1924>)
 8003a5e:	781b      	ldrb	r3, [r3, #0]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d031      	beq.n	8003ac8 <main+0x1864>
    		adr_sector++;
 8003a64:	4b46      	ldr	r3, [pc, #280]	; (8003b80 <main+0x191c>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	3301      	adds	r3, #1
 8003a6a:	4a45      	ldr	r2, [pc, #276]	; (8003b80 <main+0x191c>)
 8003a6c:	6013      	str	r3, [r2, #0]
    		if (adr_sector >= W25qxx_getSectorCount()) {
 8003a6e:	f003 fac1 	bl	8006ff4 <W25qxx_getSectorCount>
 8003a72:	4603      	mov	r3, r0
 8003a74:	4a42      	ldr	r2, [pc, #264]	; (8003b80 <main+0x191c>)
 8003a76:	6812      	ldr	r2, [r2, #0]
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d816      	bhi.n	8003aaa <main+0x1846>
    			flag_sector = false;
 8003a7c:	4b42      	ldr	r3, [pc, #264]	; (8003b88 <main+0x1924>)
 8003a7e:	2200      	movs	r2, #0
 8003a80:	701a      	strb	r2, [r3, #0]
    			etime = HAL_GetTick();
 8003a82:	f003 fed3 	bl	800782c <HAL_GetTick>
 8003a86:	4603      	mov	r3, r0
 8003a88:	4a45      	ldr	r2, [pc, #276]	; (8003ba0 <main+0x193c>)
 8003a8a:	6013      	str	r3, [r2, #0]
    			Report(0, " done (%lu sec)\r\n", (etime - btime) / 1000);
 8003a8c:	4b44      	ldr	r3, [pc, #272]	; (8003ba0 <main+0x193c>)
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	4b3e      	ldr	r3, [pc, #248]	; (8003b8c <main+0x1928>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	1ad3      	subs	r3, r2, r3
 8003a96:	4a43      	ldr	r2, [pc, #268]	; (8003ba4 <main+0x1940>)
 8003a98:	fba2 2303 	umull	r2, r3, r2, r3
 8003a9c:	099b      	lsrs	r3, r3, #6
 8003a9e:	461a      	mov	r2, r3
 8003aa0:	4941      	ldr	r1, [pc, #260]	; (8003ba8 <main+0x1944>)
 8003aa2:	2000      	movs	r0, #0
 8003aa4:	f001 f906 	bl	8004cb4 <Report>
 8003aa8:	e00e      	b.n	8003ac8 <main+0x1864>
    		} else {
    			//putEvt(evt_sErase);
    			W25qxx_EraseSector(adr_sector);
 8003aaa:	4b35      	ldr	r3, [pc, #212]	; (8003b80 <main+0x191c>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f003 fac6 	bl	8007040 <W25qxx_EraseSector>
    			if (!(adr_sector % 8)) Report(0, ".");
 8003ab4:	4b32      	ldr	r3, [pc, #200]	; (8003b80 <main+0x191c>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f003 0307 	and.w	r3, r3, #7
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d103      	bne.n	8003ac8 <main+0x1864>
 8003ac0:	493a      	ldr	r1, [pc, #232]	; (8003bac <main+0x1948>)
 8003ac2:	2000      	movs	r0, #0
 8003ac4:	f001 f8f6 	bl	8004cb4 <Report>
    	}
#endif


#if defined(SET_BLE) || defined(SET_AUDIO)
    	if (bleQueAckFlag) {
 8003ac8:	4b39      	ldr	r3, [pc, #228]	; (8003bb0 <main+0x194c>)
 8003aca:	781b      	ldrb	r3, [r3, #0]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d00b      	beq.n	8003ae8 <main+0x1884>
    		if (getRECQ(bleRxBuf, &bleQueAck) >= 0) {
 8003ad0:	4938      	ldr	r1, [pc, #224]	; (8003bb4 <main+0x1950>)
 8003ad2:	4839      	ldr	r0, [pc, #228]	; (8003bb8 <main+0x1954>)
 8003ad4:	f7fe fb41 	bl	800215a <getRECQ>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	db04      	blt.n	8003ae8 <main+0x1884>
    			Report(1, "[BLE] %s\r\n", bleRxBuf);
 8003ade:	4a36      	ldr	r2, [pc, #216]	; (8003bb8 <main+0x1954>)
 8003ae0:	4936      	ldr	r1, [pc, #216]	; (8003bbc <main+0x1958>)
 8003ae2:	2001      	movs	r0, #1
 8003ae4:	f001 f8e6 	bl	8004cb4 <Report>
    		}
    	}
    	//
    	if (bleQueCmdFlag) {//command to GSM module queue is ready
 8003ae8:	4b35      	ldr	r3, [pc, #212]	; (8003bc0 <main+0x195c>)
 8003aea:	781b      	ldrb	r3, [r3, #0]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d016      	beq.n	8003b1e <main+0x18ba>
    		if (getRECQ(bleBuf, &bleQueCmd) >= 0) {
 8003af0:	4934      	ldr	r1, [pc, #208]	; (8003bc4 <main+0x1960>)
 8003af2:	4835      	ldr	r0, [pc, #212]	; (8003bc8 <main+0x1964>)
 8003af4:	f7fe fb31 	bl	800215a <getRECQ>
 8003af8:	4603      	mov	r3, r0
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	db0f      	blt.n	8003b1e <main+0x18ba>
    			strcat(bleBuf, "\r\n");
 8003afe:	4832      	ldr	r0, [pc, #200]	; (8003bc8 <main+0x1964>)
 8003b00:	f7fc fb66 	bl	80001d0 <strlen>
 8003b04:	4603      	mov	r3, r0
 8003b06:	461a      	mov	r2, r3
 8003b08:	4b2f      	ldr	r3, [pc, #188]	; (8003bc8 <main+0x1964>)
 8003b0a:	4413      	add	r3, r2
 8003b0c:	4a2f      	ldr	r2, [pc, #188]	; (8003bcc <main+0x1968>)
 8003b0e:	8811      	ldrh	r1, [r2, #0]
 8003b10:	7892      	ldrb	r2, [r2, #2]
 8003b12:	8019      	strh	r1, [r3, #0]
 8003b14:	709a      	strb	r2, [r3, #2]
    			bleWrite(bleBuf, 1);
 8003b16:	2101      	movs	r1, #1
 8003b18:	482b      	ldr	r0, [pc, #172]	; (8003bc8 <main+0x1964>)
 8003b1a:	f7fe fa3d 	bl	8001f98 <bleWrite>
    		}
    	}
#endif


    	if (devError) {
 8003b1e:	4b2c      	ldr	r3, [pc, #176]	; (8003bd0 <main+0x196c>)
 8003b20:	881b      	ldrh	r3, [r3, #0]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d009      	beq.n	8003b3a <main+0x18d6>
    		errLedOn(true);
 8003b26:	2001      	movs	r0, #1
 8003b28:	f000 ff20 	bl	800496c <errLedOn>
    		HAL_Delay(50);
 8003b2c:	2032      	movs	r0, #50	; 0x32
 8003b2e:	f003 fe89 	bl	8007844 <HAL_Delay>
    		errLedOn(false);
 8003b32:	2000      	movs	r0, #0
 8003b34:	f000 ff1a 	bl	800496c <errLedOn>
 8003b38:	e009      	b.n	8003b4e <main+0x18ea>
    	} else {
    		if (HAL_GPIO_ReadPin(ERR_LED_GPIO_Port, ERR_LED_Pin)) errLedOn(false);
 8003b3a:	2108      	movs	r1, #8
 8003b3c:	4825      	ldr	r0, [pc, #148]	; (8003bd4 <main+0x1970>)
 8003b3e:	f004 fc37 	bl	80083b0 <HAL_GPIO_ReadPin>
 8003b42:	4603      	mov	r3, r0
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d002      	beq.n	8003b4e <main+0x18ea>
 8003b48:	2000      	movs	r0, #0
 8003b4a:	f000 ff0f 	bl	800496c <errLedOn>
    while (!restart) {
 8003b4e:	4b22      	ldr	r3, [pc, #136]	; (8003bd8 <main+0x1974>)
 8003b50:	781b      	ldrb	r3, [r3, #0]
 8003b52:	b2db      	uxtb	r3, r3
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	f43e aefd 	beq.w	8002954 <main+0x6f0>

    /* USER CODE BEGIN 3 */

    }//while (!restart)

    HAL_TIM_Base_Stop_IT(tikPort);
 8003b5a:	4b20      	ldr	r3, [pc, #128]	; (8003bdc <main+0x1978>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4618      	mov	r0, r3
 8003b60:	f009 fcaa 	bl	800d4b8 <HAL_TIM_Base_Stop_IT>
    ST7565_Reset();
    ST7565_CMD_DISPLAY(CMD_DISPLAY_OFF);
#endif*/


    Report(1, "[que:%u] Stop application...\r\n", cntEvt);
 8003b64:	4b1e      	ldr	r3, [pc, #120]	; (8003be0 <main+0x197c>)
 8003b66:	781b      	ldrb	r3, [r3, #0]
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	461a      	mov	r2, r3
 8003b6c:	491d      	ldr	r1, [pc, #116]	; (8003be4 <main+0x1980>)
 8003b6e:	2001      	movs	r0, #1
 8003b70:	f001 f8a0 	bl	8004cb4 <Report>

    HAL_Delay(250);
 8003b74:	20fa      	movs	r0, #250	; 0xfa
 8003b76:	f003 fe65 	bl	8007844 <HAL_Delay>

    NVIC_SystemReset();
 8003b7a:	f7fe f9ab 	bl	8001ed4 <__NVIC_SystemReset>
 8003b7e:	bf00      	nop
 8003b80:	20001fe8 	.word	0x20001fe8
 8003b84:	0801447c 	.word	0x0801447c
 8003b88:	20001ff8 	.word	0x20001ff8
 8003b8c:	20003000 	.word	0x20003000
 8003b90:	08014488 	.word	0x08014488
 8003b94:	200001dc 	.word	0x200001dc
 8003b98:	200001ec 	.word	0x200001ec
 8003b9c:	200001e8 	.word	0x200001e8
 8003ba0:	20003004 	.word	0x20003004
 8003ba4:	10624dd3 	.word	0x10624dd3
 8003ba8:	080144a0 	.word	0x080144a0
 8003bac:	080144b4 	.word	0x080144b4
 8003bb0:	2000380b 	.word	0x2000380b
 8003bb4:	200036c4 	.word	0x200036c4
 8003bb8:	200035c0 	.word	0x200035c0
 8003bbc:	080144b8 	.word	0x080144b8
 8003bc0:	2000380c 	.word	0x2000380c
 8003bc4:	20003768 	.word	0x20003768
 8003bc8:	200034c0 	.word	0x200034c0
 8003bcc:	08014450 	.word	0x08014450
 8003bd0:	20001bc8 	.word	0x20001bc8
 8003bd4:	48000800 	.word	0x48000800
 8003bd8:	20001fdc 	.word	0x20001fdc
 8003bdc:	20000008 	.word	0x20000008
 8003be0:	20001fe4 	.word	0x20001fe4
 8003be4:	080144c4 	.word	0x080144c4

08003be8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b096      	sub	sp, #88	; 0x58
 8003bec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003bee:	f107 0314 	add.w	r3, r7, #20
 8003bf2:	2244      	movs	r2, #68	; 0x44
 8003bf4:	2100      	movs	r1, #0
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f00b fe3e 	bl	800f878 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003bfc:	463b      	mov	r3, r7
 8003bfe:	2200      	movs	r2, #0
 8003c00:	601a      	str	r2, [r3, #0]
 8003c02:	605a      	str	r2, [r3, #4]
 8003c04:	609a      	str	r2, [r3, #8]
 8003c06:	60da      	str	r2, [r3, #12]
 8003c08:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8003c0a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003c0e:	f006 f90d 	bl	8009e2c <HAL_PWREx_ControlVoltageScaling>
 8003c12:	4603      	mov	r3, r0
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d001      	beq.n	8003c1c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8003c18:	f001 fe32 	bl	8005880 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8003c1c:	2309      	movs	r3, #9
 8003c1e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003c20:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003c24:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003c26:	2301      	movs	r3, #1
 8003c28:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003c2a:	2302      	movs	r3, #2
 8003c2c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003c2e:	2303      	movs	r3, #3
 8003c30:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8003c32:	2301      	movs	r3, #1
 8003c34:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 8003c36:	2314      	movs	r3, #20
 8003c38:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8003c3a:	2307      	movs	r3, #7
 8003c3c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003c3e:	2302      	movs	r3, #2
 8003c40:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003c42:	2302      	movs	r3, #2
 8003c44:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003c46:	f107 0314 	add.w	r3, r7, #20
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f006 f98c 	bl	8009f68 <HAL_RCC_OscConfig>
 8003c50:	4603      	mov	r3, r0
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d001      	beq.n	8003c5a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8003c56:	f001 fe13 	bl	8005880 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003c5a:	230f      	movs	r3, #15
 8003c5c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003c5e:	2303      	movs	r3, #3
 8003c60:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003c62:	2300      	movs	r3, #0
 8003c64:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003c66:	2300      	movs	r3, #0
 8003c68:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003c6e:	463b      	mov	r3, r7
 8003c70:	2104      	movs	r1, #4
 8003c72:	4618      	mov	r0, r3
 8003c74:	f006 fd54 	bl	800a720 <HAL_RCC_ClockConfig>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d001      	beq.n	8003c82 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8003c7e:	f001 fdff 	bl	8005880 <Error_Handler>
  }
}
 8003c82:	bf00      	nop
 8003c84:	3758      	adds	r7, #88	; 0x58
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}
	...

08003c8c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003c90:	4b1b      	ldr	r3, [pc, #108]	; (8003d00 <MX_I2C1_Init+0x74>)
 8003c92:	4a1c      	ldr	r2, [pc, #112]	; (8003d04 <MX_I2C1_Init+0x78>)
 8003c94:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00702D95;
 8003c96:	4b1a      	ldr	r3, [pc, #104]	; (8003d00 <MX_I2C1_Init+0x74>)
 8003c98:	4a1b      	ldr	r2, [pc, #108]	; (8003d08 <MX_I2C1_Init+0x7c>)
 8003c9a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003c9c:	4b18      	ldr	r3, [pc, #96]	; (8003d00 <MX_I2C1_Init+0x74>)
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003ca2:	4b17      	ldr	r3, [pc, #92]	; (8003d00 <MX_I2C1_Init+0x74>)
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003ca8:	4b15      	ldr	r3, [pc, #84]	; (8003d00 <MX_I2C1_Init+0x74>)
 8003caa:	2200      	movs	r2, #0
 8003cac:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003cae:	4b14      	ldr	r3, [pc, #80]	; (8003d00 <MX_I2C1_Init+0x74>)
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003cb4:	4b12      	ldr	r3, [pc, #72]	; (8003d00 <MX_I2C1_Init+0x74>)
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003cba:	4b11      	ldr	r3, [pc, #68]	; (8003d00 <MX_I2C1_Init+0x74>)
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003cc0:	4b0f      	ldr	r3, [pc, #60]	; (8003d00 <MX_I2C1_Init+0x74>)
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003cc6:	480e      	ldr	r0, [pc, #56]	; (8003d00 <MX_I2C1_Init+0x74>)
 8003cc8:	f004 fbd4 	bl	8008474 <HAL_I2C_Init>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d001      	beq.n	8003cd6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003cd2:	f001 fdd5 	bl	8005880 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_DISABLE) != HAL_OK)
 8003cd6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003cda:	4809      	ldr	r0, [pc, #36]	; (8003d00 <MX_I2C1_Init+0x74>)
 8003cdc:	f005 ff8c 	bl	8009bf8 <HAL_I2CEx_ConfigAnalogFilter>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d001      	beq.n	8003cea <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8003ce6:	f001 fdcb 	bl	8005880 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003cea:	2100      	movs	r1, #0
 8003cec:	4804      	ldr	r0, [pc, #16]	; (8003d00 <MX_I2C1_Init+0x74>)
 8003cee:	f005 ffce 	bl	8009c8e <HAL_I2CEx_ConfigDigitalFilter>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d001      	beq.n	8003cfc <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8003cf8:	f001 fdc2 	bl	8005880 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003cfc:	bf00      	nop
 8003cfe:	bd80      	pop	{r7, pc}
 8003d00:	20000a70 	.word	0x20000a70
 8003d04:	40005400 	.word	0x40005400
 8003d08:	00702d95 	.word	0x00702d95

08003d0c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b086      	sub	sp, #24
 8003d10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8003d12:	1d3b      	adds	r3, r7, #4
 8003d14:	2200      	movs	r2, #0
 8003d16:	601a      	str	r2, [r3, #0]
 8003d18:	605a      	str	r2, [r3, #4]
 8003d1a:	609a      	str	r2, [r3, #8]
 8003d1c:	60da      	str	r2, [r3, #12]
 8003d1e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8003d20:	2300      	movs	r3, #0
 8003d22:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003d24:	4b25      	ldr	r3, [pc, #148]	; (8003dbc <MX_RTC_Init+0xb0>)
 8003d26:	4a26      	ldr	r2, [pc, #152]	; (8003dc0 <MX_RTC_Init+0xb4>)
 8003d28:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003d2a:	4b24      	ldr	r3, [pc, #144]	; (8003dbc <MX_RTC_Init+0xb0>)
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8003d30:	4b22      	ldr	r3, [pc, #136]	; (8003dbc <MX_RTC_Init+0xb0>)
 8003d32:	227f      	movs	r2, #127	; 0x7f
 8003d34:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8003d36:	4b21      	ldr	r3, [pc, #132]	; (8003dbc <MX_RTC_Init+0xb0>)
 8003d38:	22ff      	movs	r2, #255	; 0xff
 8003d3a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003d3c:	4b1f      	ldr	r3, [pc, #124]	; (8003dbc <MX_RTC_Init+0xb0>)
 8003d3e:	2200      	movs	r2, #0
 8003d40:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8003d42:	4b1e      	ldr	r3, [pc, #120]	; (8003dbc <MX_RTC_Init+0xb0>)
 8003d44:	2200      	movs	r2, #0
 8003d46:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003d48:	4b1c      	ldr	r3, [pc, #112]	; (8003dbc <MX_RTC_Init+0xb0>)
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003d4e:	4b1b      	ldr	r3, [pc, #108]	; (8003dbc <MX_RTC_Init+0xb0>)
 8003d50:	2200      	movs	r2, #0
 8003d52:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003d54:	4819      	ldr	r0, [pc, #100]	; (8003dbc <MX_RTC_Init+0xb0>)
 8003d56:	f007 fbc3 	bl	800b4e0 <HAL_RTC_Init>
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d001      	beq.n	8003d64 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8003d60:	f001 fd8e 	bl	8005880 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8003d64:	2300      	movs	r3, #0
 8003d66:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003d70:	2300      	movs	r3, #0
 8003d72:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003d74:	2300      	movs	r3, #0
 8003d76:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8003d78:	1d3b      	adds	r3, r7, #4
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	4619      	mov	r1, r3
 8003d7e:	480f      	ldr	r0, [pc, #60]	; (8003dbc <MX_RTC_Init+0xb0>)
 8003d80:	f007 fc29 	bl	800b5d6 <HAL_RTC_SetTime>
 8003d84:	4603      	mov	r3, r0
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d001      	beq.n	8003d8e <MX_RTC_Init+0x82>
  {
    Error_Handler();
 8003d8a:	f001 fd79 	bl	8005880 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 8003d8e:	2303      	movs	r3, #3
 8003d90:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JULY;
 8003d92:	2307      	movs	r3, #7
 8003d94:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x6;
 8003d96:	2306      	movs	r3, #6
 8003d98:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x22;
 8003d9a:	2322      	movs	r3, #34	; 0x22
 8003d9c:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8003d9e:	463b      	mov	r3, r7
 8003da0:	2201      	movs	r2, #1
 8003da2:	4619      	mov	r1, r3
 8003da4:	4805      	ldr	r0, [pc, #20]	; (8003dbc <MX_RTC_Init+0xb0>)
 8003da6:	f007 fd0f 	bl	800b7c8 <HAL_RTC_SetDate>
 8003daa:	4603      	mov	r3, r0
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d001      	beq.n	8003db4 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 8003db0:	f001 fd66 	bl	8005880 <Error_Handler>

  //set_Date(epoch);

  /* USER CODE END RTC_Init 2 */

}
 8003db4:	bf00      	nop
 8003db6:	3718      	adds	r7, #24
 8003db8:	46bd      	mov	sp, r7
 8003dba:	bd80      	pop	{r7, pc}
 8003dbc:	20000b54 	.word	0x20000b54
 8003dc0:	40002800 	.word	0x40002800

08003dc4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003dc8:	4b1b      	ldr	r3, [pc, #108]	; (8003e38 <MX_SPI1_Init+0x74>)
 8003dca:	4a1c      	ldr	r2, [pc, #112]	; (8003e3c <MX_SPI1_Init+0x78>)
 8003dcc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003dce:	4b1a      	ldr	r3, [pc, #104]	; (8003e38 <MX_SPI1_Init+0x74>)
 8003dd0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003dd4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003dd6:	4b18      	ldr	r3, [pc, #96]	; (8003e38 <MX_SPI1_Init+0x74>)
 8003dd8:	2200      	movs	r2, #0
 8003dda:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003ddc:	4b16      	ldr	r3, [pc, #88]	; (8003e38 <MX_SPI1_Init+0x74>)
 8003dde:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003de2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003de4:	4b14      	ldr	r3, [pc, #80]	; (8003e38 <MX_SPI1_Init+0x74>)
 8003de6:	2200      	movs	r2, #0
 8003de8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003dea:	4b13      	ldr	r3, [pc, #76]	; (8003e38 <MX_SPI1_Init+0x74>)
 8003dec:	2200      	movs	r2, #0
 8003dee:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003df0:	4b11      	ldr	r3, [pc, #68]	; (8003e38 <MX_SPI1_Init+0x74>)
 8003df2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003df6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8003df8:	4b0f      	ldr	r3, [pc, #60]	; (8003e38 <MX_SPI1_Init+0x74>)
 8003dfa:	2208      	movs	r2, #8
 8003dfc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003dfe:	4b0e      	ldr	r3, [pc, #56]	; (8003e38 <MX_SPI1_Init+0x74>)
 8003e00:	2200      	movs	r2, #0
 8003e02:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003e04:	4b0c      	ldr	r3, [pc, #48]	; (8003e38 <MX_SPI1_Init+0x74>)
 8003e06:	2200      	movs	r2, #0
 8003e08:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e0a:	4b0b      	ldr	r3, [pc, #44]	; (8003e38 <MX_SPI1_Init+0x74>)
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003e10:	4b09      	ldr	r3, [pc, #36]	; (8003e38 <MX_SPI1_Init+0x74>)
 8003e12:	2207      	movs	r2, #7
 8003e14:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003e16:	4b08      	ldr	r3, [pc, #32]	; (8003e38 <MX_SPI1_Init+0x74>)
 8003e18:	2200      	movs	r2, #0
 8003e1a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8003e1c:	4b06      	ldr	r3, [pc, #24]	; (8003e38 <MX_SPI1_Init+0x74>)
 8003e1e:	2200      	movs	r2, #0
 8003e20:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003e22:	4805      	ldr	r0, [pc, #20]	; (8003e38 <MX_SPI1_Init+0x74>)
 8003e24:	f007 fe76 	bl	800bb14 <HAL_SPI_Init>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d001      	beq.n	8003e32 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8003e2e:	f001 fd27 	bl	8005880 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003e32:	bf00      	nop
 8003e34:	bd80      	pop	{r7, pc}
 8003e36:	bf00      	nop
 8003e38:	20000b78 	.word	0x20000b78
 8003e3c:	40013000 	.word	0x40013000

08003e40 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003e44:	4b1b      	ldr	r3, [pc, #108]	; (8003eb4 <MX_SPI2_Init+0x74>)
 8003e46:	4a1c      	ldr	r2, [pc, #112]	; (8003eb8 <MX_SPI2_Init+0x78>)
 8003e48:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003e4a:	4b1a      	ldr	r3, [pc, #104]	; (8003eb4 <MX_SPI2_Init+0x74>)
 8003e4c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003e50:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003e52:	4b18      	ldr	r3, [pc, #96]	; (8003eb4 <MX_SPI2_Init+0x74>)
 8003e54:	2200      	movs	r2, #0
 8003e56:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003e58:	4b16      	ldr	r3, [pc, #88]	; (8003eb4 <MX_SPI2_Init+0x74>)
 8003e5a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003e5e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003e60:	4b14      	ldr	r3, [pc, #80]	; (8003eb4 <MX_SPI2_Init+0x74>)
 8003e62:	2200      	movs	r2, #0
 8003e64:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003e66:	4b13      	ldr	r3, [pc, #76]	; (8003eb4 <MX_SPI2_Init+0x74>)
 8003e68:	2200      	movs	r2, #0
 8003e6a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003e6c:	4b11      	ldr	r3, [pc, #68]	; (8003eb4 <MX_SPI2_Init+0x74>)
 8003e6e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e72:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003e74:	4b0f      	ldr	r3, [pc, #60]	; (8003eb4 <MX_SPI2_Init+0x74>)
 8003e76:	2200      	movs	r2, #0
 8003e78:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003e7a:	4b0e      	ldr	r3, [pc, #56]	; (8003eb4 <MX_SPI2_Init+0x74>)
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003e80:	4b0c      	ldr	r3, [pc, #48]	; (8003eb4 <MX_SPI2_Init+0x74>)
 8003e82:	2200      	movs	r2, #0
 8003e84:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e86:	4b0b      	ldr	r3, [pc, #44]	; (8003eb4 <MX_SPI2_Init+0x74>)
 8003e88:	2200      	movs	r2, #0
 8003e8a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8003e8c:	4b09      	ldr	r3, [pc, #36]	; (8003eb4 <MX_SPI2_Init+0x74>)
 8003e8e:	2207      	movs	r2, #7
 8003e90:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003e92:	4b08      	ldr	r3, [pc, #32]	; (8003eb4 <MX_SPI2_Init+0x74>)
 8003e94:	2200      	movs	r2, #0
 8003e96:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8003e98:	4b06      	ldr	r3, [pc, #24]	; (8003eb4 <MX_SPI2_Init+0x74>)
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003e9e:	4805      	ldr	r0, [pc, #20]	; (8003eb4 <MX_SPI2_Init+0x74>)
 8003ea0:	f007 fe38 	bl	800bb14 <HAL_SPI_Init>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d001      	beq.n	8003eae <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8003eaa:	f001 fce9 	bl	8005880 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003eae:	bf00      	nop
 8003eb0:	bd80      	pop	{r7, pc}
 8003eb2:	bf00      	nop
 8003eb4:	20000bdc 	.word	0x20000bdc
 8003eb8:	40003800 	.word	0x40003800

08003ebc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b088      	sub	sp, #32
 8003ec0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003ec2:	f107 0310 	add.w	r3, r7, #16
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	601a      	str	r2, [r3, #0]
 8003eca:	605a      	str	r2, [r3, #4]
 8003ecc:	609a      	str	r2, [r3, #8]
 8003ece:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ed0:	1d3b      	adds	r3, r7, #4
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	601a      	str	r2, [r3, #0]
 8003ed6:	605a      	str	r2, [r3, #4]
 8003ed8:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN TIM4_Init 1 */

  // interupt every 10 ms

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003eda:	4b1d      	ldr	r3, [pc, #116]	; (8003f50 <MX_TIM4_Init+0x94>)
 8003edc:	4a1d      	ldr	r2, [pc, #116]	; (8003f54 <MX_TIM4_Init+0x98>)
 8003ede:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7999;
 8003ee0:	4b1b      	ldr	r3, [pc, #108]	; (8003f50 <MX_TIM4_Init+0x94>)
 8003ee2:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8003ee6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ee8:	4b19      	ldr	r3, [pc, #100]	; (8003f50 <MX_TIM4_Init+0x94>)
 8003eea:	2200      	movs	r2, #0
 8003eec:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 8003eee:	4b18      	ldr	r3, [pc, #96]	; (8003f50 <MX_TIM4_Init+0x94>)
 8003ef0:	2263      	movs	r2, #99	; 0x63
 8003ef2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ef4:	4b16      	ldr	r3, [pc, #88]	; (8003f50 <MX_TIM4_Init+0x94>)
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003efa:	4b15      	ldr	r3, [pc, #84]	; (8003f50 <MX_TIM4_Init+0x94>)
 8003efc:	2280      	movs	r2, #128	; 0x80
 8003efe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003f00:	4813      	ldr	r0, [pc, #76]	; (8003f50 <MX_TIM4_Init+0x94>)
 8003f02:	f009 fa11 	bl	800d328 <HAL_TIM_Base_Init>
 8003f06:	4603      	mov	r3, r0
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d001      	beq.n	8003f10 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8003f0c:	f001 fcb8 	bl	8005880 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003f10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003f14:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003f16:	f107 0310 	add.w	r3, r7, #16
 8003f1a:	4619      	mov	r1, r3
 8003f1c:	480c      	ldr	r0, [pc, #48]	; (8003f50 <MX_TIM4_Init+0x94>)
 8003f1e:	f009 fc19 	bl	800d754 <HAL_TIM_ConfigClockSource>
 8003f22:	4603      	mov	r3, r0
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d001      	beq.n	8003f2c <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8003f28:	f001 fcaa 	bl	8005880 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f30:	2300      	movs	r3, #0
 8003f32:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003f34:	1d3b      	adds	r3, r7, #4
 8003f36:	4619      	mov	r1, r3
 8003f38:	4805      	ldr	r0, [pc, #20]	; (8003f50 <MX_TIM4_Init+0x94>)
 8003f3a:	f009 fe31 	bl	800dba0 <HAL_TIMEx_MasterConfigSynchronization>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d001      	beq.n	8003f48 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8003f44:	f001 fc9c 	bl	8005880 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003f48:	bf00      	nop
 8003f4a:	3720      	adds	r7, #32
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}
 8003f50:	20000d18 	.word	0x20000d18
 8003f54:	40000800 	.word	0x40000800

08003f58 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b084      	sub	sp, #16
 8003f5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003f5e:	1d3b      	adds	r3, r7, #4
 8003f60:	2200      	movs	r2, #0
 8003f62:	601a      	str	r2, [r3, #0]
 8003f64:	605a      	str	r2, [r3, #4]
 8003f66:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003f68:	4b14      	ldr	r3, [pc, #80]	; (8003fbc <MX_TIM6_Init+0x64>)
 8003f6a:	4a15      	ldr	r2, [pc, #84]	; (8003fc0 <MX_TIM6_Init+0x68>)
 8003f6c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 399;
 8003f6e:	4b13      	ldr	r3, [pc, #76]	; (8003fbc <MX_TIM6_Init+0x64>)
 8003f70:	f240 128f 	movw	r2, #399	; 0x18f
 8003f74:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f76:	4b11      	ldr	r3, [pc, #68]	; (8003fbc <MX_TIM6_Init+0x64>)
 8003f78:	2200      	movs	r2, #0
 8003f7a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 4;
 8003f7c:	4b0f      	ldr	r3, [pc, #60]	; (8003fbc <MX_TIM6_Init+0x64>)
 8003f7e:	2204      	movs	r2, #4
 8003f80:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003f82:	4b0e      	ldr	r3, [pc, #56]	; (8003fbc <MX_TIM6_Init+0x64>)
 8003f84:	2280      	movs	r2, #128	; 0x80
 8003f86:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003f88:	480c      	ldr	r0, [pc, #48]	; (8003fbc <MX_TIM6_Init+0x64>)
 8003f8a:	f009 f9cd 	bl	800d328 <HAL_TIM_Base_Init>
 8003f8e:	4603      	mov	r3, r0
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d001      	beq.n	8003f98 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8003f94:	f001 fc74 	bl	8005880 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f98:	2300      	movs	r3, #0
 8003f9a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003fa0:	1d3b      	adds	r3, r7, #4
 8003fa2:	4619      	mov	r1, r3
 8003fa4:	4805      	ldr	r0, [pc, #20]	; (8003fbc <MX_TIM6_Init+0x64>)
 8003fa6:	f009 fdfb 	bl	800dba0 <HAL_TIMEx_MasterConfigSynchronization>
 8003faa:	4603      	mov	r3, r0
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d001      	beq.n	8003fb4 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8003fb0:	f001 fc66 	bl	8005880 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003fb4:	bf00      	nop
 8003fb6:	3710      	adds	r7, #16
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bd80      	pop	{r7, pc}
 8003fbc:	20000d64 	.word	0x20000d64
 8003fc0:	40001000 	.word	0x40001000

08003fc4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003fc8:	4b14      	ldr	r3, [pc, #80]	; (800401c <MX_USART2_UART_Init+0x58>)
 8003fca:	4a15      	ldr	r2, [pc, #84]	; (8004020 <MX_USART2_UART_Init+0x5c>)
 8003fcc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 230400;
 8003fce:	4b13      	ldr	r3, [pc, #76]	; (800401c <MX_USART2_UART_Init+0x58>)
 8003fd0:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 8003fd4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003fd6:	4b11      	ldr	r3, [pc, #68]	; (800401c <MX_USART2_UART_Init+0x58>)
 8003fd8:	2200      	movs	r2, #0
 8003fda:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003fdc:	4b0f      	ldr	r3, [pc, #60]	; (800401c <MX_USART2_UART_Init+0x58>)
 8003fde:	2200      	movs	r2, #0
 8003fe0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003fe2:	4b0e      	ldr	r3, [pc, #56]	; (800401c <MX_USART2_UART_Init+0x58>)
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003fe8:	4b0c      	ldr	r3, [pc, #48]	; (800401c <MX_USART2_UART_Init+0x58>)
 8003fea:	220c      	movs	r2, #12
 8003fec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003fee:	4b0b      	ldr	r3, [pc, #44]	; (800401c <MX_USART2_UART_Init+0x58>)
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ff4:	4b09      	ldr	r3, [pc, #36]	; (800401c <MX_USART2_UART_Init+0x58>)
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003ffa:	4b08      	ldr	r3, [pc, #32]	; (800401c <MX_USART2_UART_Init+0x58>)
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004000:	4b06      	ldr	r3, [pc, #24]	; (800401c <MX_USART2_UART_Init+0x58>)
 8004002:	2200      	movs	r2, #0
 8004004:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004006:	4805      	ldr	r0, [pc, #20]	; (800401c <MX_USART2_UART_Init+0x58>)
 8004008:	f009 fe70 	bl	800dcec <HAL_UART_Init>
 800400c:	4603      	mov	r3, r0
 800400e:	2b00      	cmp	r3, #0
 8004010:	d001      	beq.n	8004016 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8004012:	f001 fc35 	bl	8005880 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004016:	bf00      	nop
 8004018:	bd80      	pop	{r7, pc}
 800401a:	bf00      	nop
 800401c:	20000db0 	.word	0x20000db0
 8004020:	40004400 	.word	0x40004400

08004024 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004028:	4b14      	ldr	r3, [pc, #80]	; (800407c <MX_USART3_UART_Init+0x58>)
 800402a:	4a15      	ldr	r2, [pc, #84]	; (8004080 <MX_USART3_UART_Init+0x5c>)
 800402c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;//115200;
 800402e:	4b13      	ldr	r3, [pc, #76]	; (800407c <MX_USART3_UART_Init+0x58>)
 8004030:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004034:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004036:	4b11      	ldr	r3, [pc, #68]	; (800407c <MX_USART3_UART_Init+0x58>)
 8004038:	2200      	movs	r2, #0
 800403a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800403c:	4b0f      	ldr	r3, [pc, #60]	; (800407c <MX_USART3_UART_Init+0x58>)
 800403e:	2200      	movs	r2, #0
 8004040:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004042:	4b0e      	ldr	r3, [pc, #56]	; (800407c <MX_USART3_UART_Init+0x58>)
 8004044:	2200      	movs	r2, #0
 8004046:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004048:	4b0c      	ldr	r3, [pc, #48]	; (800407c <MX_USART3_UART_Init+0x58>)
 800404a:	220c      	movs	r2, #12
 800404c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800404e:	4b0b      	ldr	r3, [pc, #44]	; (800407c <MX_USART3_UART_Init+0x58>)
 8004050:	2200      	movs	r2, #0
 8004052:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004054:	4b09      	ldr	r3, [pc, #36]	; (800407c <MX_USART3_UART_Init+0x58>)
 8004056:	2200      	movs	r2, #0
 8004058:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800405a:	4b08      	ldr	r3, [pc, #32]	; (800407c <MX_USART3_UART_Init+0x58>)
 800405c:	2200      	movs	r2, #0
 800405e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004060:	4b06      	ldr	r3, [pc, #24]	; (800407c <MX_USART3_UART_Init+0x58>)
 8004062:	2200      	movs	r2, #0
 8004064:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004066:	4805      	ldr	r0, [pc, #20]	; (800407c <MX_USART3_UART_Init+0x58>)
 8004068:	f009 fe40 	bl	800dcec <HAL_UART_Init>
 800406c:	4603      	mov	r3, r0
 800406e:	2b00      	cmp	r3, #0
 8004070:	d001      	beq.n	8004076 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8004072:	f001 fc05 	bl	8005880 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8004076:	bf00      	nop
 8004078:	bd80      	pop	{r7, pc}
 800407a:	bf00      	nop
 800407c:	20000e34 	.word	0x20000e34
 8004080:	40004800 	.word	0x40004800

08004084 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b082      	sub	sp, #8
 8004088:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800408a:	4b2a      	ldr	r3, [pc, #168]	; (8004134 <MX_DMA_Init+0xb0>)
 800408c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800408e:	4a29      	ldr	r2, [pc, #164]	; (8004134 <MX_DMA_Init+0xb0>)
 8004090:	f043 0301 	orr.w	r3, r3, #1
 8004094:	6493      	str	r3, [r2, #72]	; 0x48
 8004096:	4b27      	ldr	r3, [pc, #156]	; (8004134 <MX_DMA_Init+0xb0>)
 8004098:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800409a:	f003 0301 	and.w	r3, r3, #1
 800409e:	607b      	str	r3, [r7, #4]
 80040a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80040a2:	4b24      	ldr	r3, [pc, #144]	; (8004134 <MX_DMA_Init+0xb0>)
 80040a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040a6:	4a23      	ldr	r2, [pc, #140]	; (8004134 <MX_DMA_Init+0xb0>)
 80040a8:	f043 0302 	orr.w	r3, r3, #2
 80040ac:	6493      	str	r3, [r2, #72]	; 0x48
 80040ae:	4b21      	ldr	r3, [pc, #132]	; (8004134 <MX_DMA_Init+0xb0>)
 80040b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040b2:	f003 0302 	and.w	r3, r3, #2
 80040b6:	603b      	str	r3, [r7, #0]
 80040b8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80040ba:	2200      	movs	r2, #0
 80040bc:	2100      	movs	r1, #0
 80040be:	200c      	movs	r0, #12
 80040c0:	f003 fd03 	bl	8007aca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80040c4:	200c      	movs	r0, #12
 80040c6:	f003 fd1c 	bl	8007b02 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80040ca:	2200      	movs	r2, #0
 80040cc:	2100      	movs	r1, #0
 80040ce:	200e      	movs	r0, #14
 80040d0:	f003 fcfb 	bl	8007aca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80040d4:	200e      	movs	r0, #14
 80040d6:	f003 fd14 	bl	8007b02 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80040da:	2200      	movs	r2, #0
 80040dc:	2100      	movs	r1, #0
 80040de:	200f      	movs	r0, #15
 80040e0:	f003 fcf3 	bl	8007aca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80040e4:	200f      	movs	r0, #15
 80040e6:	f003 fd0c 	bl	8007b02 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 80040ea:	2200      	movs	r2, #0
 80040ec:	2100      	movs	r1, #0
 80040ee:	2010      	movs	r0, #16
 80040f0:	f003 fceb 	bl	8007aca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80040f4:	2010      	movs	r0, #16
 80040f6:	f003 fd04 	bl	8007b02 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 3, 0);
 80040fa:	2200      	movs	r2, #0
 80040fc:	2103      	movs	r1, #3
 80040fe:	2011      	movs	r0, #17
 8004100:	f003 fce3 	bl	8007aca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8004104:	2011      	movs	r0, #17
 8004106:	f003 fcfc 	bl	8007b02 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_IRQn, 0, 0);
 800410a:	2200      	movs	r2, #0
 800410c:	2100      	movs	r1, #0
 800410e:	203b      	movs	r0, #59	; 0x3b
 8004110:	f003 fcdb 	bl	8007aca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_IRQn);
 8004114:	203b      	movs	r0, #59	; 0x3b
 8004116:	f003 fcf4 	bl	8007b02 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel6_IRQn, 0, 0);
 800411a:	2200      	movs	r2, #0
 800411c:	2100      	movs	r1, #0
 800411e:	2044      	movs	r0, #68	; 0x44
 8004120:	f003 fcd3 	bl	8007aca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel6_IRQn);
 8004124:	2044      	movs	r0, #68	; 0x44
 8004126:	f003 fcec 	bl	8007b02 <HAL_NVIC_EnableIRQ>

}
 800412a:	bf00      	nop
 800412c:	3708      	adds	r7, #8
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}
 8004132:	bf00      	nop
 8004134:	40021000 	.word	0x40021000

08004138 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b08a      	sub	sp, #40	; 0x28
 800413c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800413e:	f107 0314 	add.w	r3, r7, #20
 8004142:	2200      	movs	r2, #0
 8004144:	601a      	str	r2, [r3, #0]
 8004146:	605a      	str	r2, [r3, #4]
 8004148:	609a      	str	r2, [r3, #8]
 800414a:	60da      	str	r2, [r3, #12]
 800414c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800414e:	4b95      	ldr	r3, [pc, #596]	; (80043a4 <MX_GPIO_Init+0x26c>)
 8004150:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004152:	4a94      	ldr	r2, [pc, #592]	; (80043a4 <MX_GPIO_Init+0x26c>)
 8004154:	f043 0304 	orr.w	r3, r3, #4
 8004158:	64d3      	str	r3, [r2, #76]	; 0x4c
 800415a:	4b92      	ldr	r3, [pc, #584]	; (80043a4 <MX_GPIO_Init+0x26c>)
 800415c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800415e:	f003 0304 	and.w	r3, r3, #4
 8004162:	613b      	str	r3, [r7, #16]
 8004164:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004166:	4b8f      	ldr	r3, [pc, #572]	; (80043a4 <MX_GPIO_Init+0x26c>)
 8004168:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800416a:	4a8e      	ldr	r2, [pc, #568]	; (80043a4 <MX_GPIO_Init+0x26c>)
 800416c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004170:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004172:	4b8c      	ldr	r3, [pc, #560]	; (80043a4 <MX_GPIO_Init+0x26c>)
 8004174:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004176:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800417a:	60fb      	str	r3, [r7, #12]
 800417c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800417e:	4b89      	ldr	r3, [pc, #548]	; (80043a4 <MX_GPIO_Init+0x26c>)
 8004180:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004182:	4a88      	ldr	r2, [pc, #544]	; (80043a4 <MX_GPIO_Init+0x26c>)
 8004184:	f043 0301 	orr.w	r3, r3, #1
 8004188:	64d3      	str	r3, [r2, #76]	; 0x4c
 800418a:	4b86      	ldr	r3, [pc, #536]	; (80043a4 <MX_GPIO_Init+0x26c>)
 800418c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800418e:	f003 0301 	and.w	r3, r3, #1
 8004192:	60bb      	str	r3, [r7, #8]
 8004194:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004196:	4b83      	ldr	r3, [pc, #524]	; (80043a4 <MX_GPIO_Init+0x26c>)
 8004198:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800419a:	4a82      	ldr	r2, [pc, #520]	; (80043a4 <MX_GPIO_Init+0x26c>)
 800419c:	f043 0302 	orr.w	r3, r3, #2
 80041a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80041a2:	4b80      	ldr	r3, [pc, #512]	; (80043a4 <MX_GPIO_Init+0x26c>)
 80041a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041a6:	f003 0302 	and.w	r3, r3, #2
 80041aa:	607b      	str	r3, [r7, #4]
 80041ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80041ae:	4b7d      	ldr	r3, [pc, #500]	; (80043a4 <MX_GPIO_Init+0x26c>)
 80041b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041b2:	4a7c      	ldr	r2, [pc, #496]	; (80043a4 <MX_GPIO_Init+0x26c>)
 80041b4:	f043 0308 	orr.w	r3, r3, #8
 80041b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80041ba:	4b7a      	ldr	r3, [pc, #488]	; (80043a4 <MX_GPIO_Init+0x26c>)
 80041bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041be:	f003 0308 	and.w	r3, r3, #8
 80041c2:	603b      	str	r3, [r7, #0]
 80041c4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DISPLAY_ON_Pin|ERR_LED_Pin, GPIO_PIN_RESET);
 80041c6:	2200      	movs	r2, #0
 80041c8:	2109      	movs	r1, #9
 80041ca:	4877      	ldr	r0, [pc, #476]	; (80043a8 <MX_GPIO_Init+0x270>)
 80041cc:	f004 f908 	bl	80083e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TIK_LED_GPIO_Port, TIK_LED_Pin, GPIO_PIN_RESET);
 80041d0:	2200      	movs	r2, #0
 80041d2:	2102      	movs	r1, #2
 80041d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80041d8:	f004 f902 	bl	80083e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 80041dc:	2201      	movs	r2, #1
 80041de:	2110      	movs	r1, #16
 80041e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80041e4:	f004 f8fc 	bl	80083e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin|SPI1_DC_Pin|BLE_WAKEUP_Pin, GPIO_PIN_SET);
 80041e8:	2201      	movs	r2, #1
 80041ea:	f44f 5189 	mov.w	r1, #4384	; 0x1120
 80041ee:	486f      	ldr	r0, [pc, #444]	; (80043ac <MX_GPIO_Init+0x274>)
 80041f0:	f004 f8f6 	bl	80083e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);
 80041f4:	2201      	movs	r2, #1
 80041f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80041fa:	486b      	ldr	r0, [pc, #428]	; (80043a8 <MX_GPIO_Init+0x270>)
 80041fc:	f004 f8f0 	bl	80083e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_RST_GPIO_Port, SPI1_RST_Pin, GPIO_PIN_SET);
 8004200:	2201      	movs	r2, #1
 8004202:	2104      	movs	r1, #4
 8004204:	486a      	ldr	r0, [pc, #424]	; (80043b0 <MX_GPIO_Init+0x278>)
 8004206:	f004 f8eb 	bl	80083e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DISPLAY_ON_Pin */
  GPIO_InitStruct.Pin = DISPLAY_ON_Pin;
 800420a:	2301      	movs	r3, #1
 800420c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800420e:	2301      	movs	r3, #1
 8004210:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004212:	2302      	movs	r3, #2
 8004214:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004216:	2300      	movs	r3, #0
 8004218:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DISPLAY_ON_GPIO_Port, &GPIO_InitStruct);
 800421a:	f107 0314 	add.w	r3, r7, #20
 800421e:	4619      	mov	r1, r3
 8004220:	4861      	ldr	r0, [pc, #388]	; (80043a8 <MX_GPIO_Init+0x270>)
 8004222:	f003 ff1b 	bl	800805c <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY0_Pin KEY1_Pin */
  GPIO_InitStruct.Pin = KEY0_Pin|KEY1_Pin;
 8004226:	2306      	movs	r3, #6
 8004228:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800422a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800422e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004230:	2301      	movs	r3, #1
 8004232:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004234:	f107 0314 	add.w	r3, r7, #20
 8004238:	4619      	mov	r1, r3
 800423a:	485b      	ldr	r0, [pc, #364]	; (80043a8 <MX_GPIO_Init+0x270>)
 800423c:	f003 ff0e 	bl	800805c <HAL_GPIO_Init>

  /*Configure GPIO pin : ERR_LED_Pin */
  GPIO_InitStruct.Pin = ERR_LED_Pin;
 8004240:	2308      	movs	r3, #8
 8004242:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004244:	2301      	movs	r3, #1
 8004246:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004248:	2300      	movs	r3, #0
 800424a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800424c:	2301      	movs	r3, #1
 800424e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ERR_LED_GPIO_Port, &GPIO_InitStruct);
 8004250:	f107 0314 	add.w	r3, r7, #20
 8004254:	4619      	mov	r1, r3
 8004256:	4854      	ldr	r0, [pc, #336]	; (80043a8 <MX_GPIO_Init+0x270>)
 8004258:	f003 ff00 	bl	800805c <HAL_GPIO_Init>

  /*Configure GPIO pin : CPU_WAKEUP_Pin */
  GPIO_InitStruct.Pin = CPU_WAKEUP_Pin;
 800425c:	2301      	movs	r3, #1
 800425e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004260:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8004264:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004266:	2300      	movs	r3, #0
 8004268:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CPU_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 800426a:	f107 0314 	add.w	r3, r7, #20
 800426e:	4619      	mov	r1, r3
 8004270:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004274:	f003 fef2 	bl	800805c <HAL_GPIO_Init>

  /*Configure GPIO pin : TIK_LED_Pin */
  GPIO_InitStruct.Pin = TIK_LED_Pin;
 8004278:	2302      	movs	r3, #2
 800427a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800427c:	2301      	movs	r3, #1
 800427e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004280:	2300      	movs	r3, #0
 8004282:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004284:	2300      	movs	r3, #0
 8004286:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TIK_LED_GPIO_Port, &GPIO_InitStruct);
 8004288:	f107 0314 	add.w	r3, r7, #20
 800428c:	4619      	mov	r1, r3
 800428e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004292:	f003 fee3 	bl	800805c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8004296:	2310      	movs	r3, #16
 8004298:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800429a:	2301      	movs	r3, #1
 800429c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800429e:	2300      	movs	r3, #0
 80042a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80042a2:	2302      	movs	r3, #2
 80042a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 80042a6:	f107 0314 	add.w	r3, r7, #20
 80042aa:	4619      	mov	r1, r3
 80042ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80042b0:	f003 fed4 	bl	800805c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 80042b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80042b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80042ba:	2301      	movs	r3, #1
 80042bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80042be:	2301      	movs	r3, #1
 80042c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80042c2:	2302      	movs	r3, #2
 80042c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 80042c6:	f107 0314 	add.w	r3, r7, #20
 80042ca:	4619      	mov	r1, r3
 80042cc:	4837      	ldr	r0, [pc, #220]	; (80043ac <MX_GPIO_Init+0x274>)
 80042ce:	f003 fec5 	bl	800805c <HAL_GPIO_Init>

  /*Configure GPIO pin : IRED_Pin */
  GPIO_InitStruct.Pin = IRED_Pin;
 80042d2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80042d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80042d8:	2300      	movs	r3, #0
 80042da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80042dc:	2301      	movs	r3, #1
 80042de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IRED_GPIO_Port, &GPIO_InitStruct);
 80042e0:	f107 0314 	add.w	r3, r7, #20
 80042e4:	4619      	mov	r1, r3
 80042e6:	4830      	ldr	r0, [pc, #192]	; (80043a8 <MX_GPIO_Init+0x270>)
 80042e8:	f003 feb8 	bl	800805c <HAL_GPIO_Init>

  /*Configure GPIO pin : GREEN_LED_Pin */
  GPIO_InitStruct.Pin = GREEN_LED_Pin;
 80042ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80042f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80042f2:	2301      	movs	r3, #1
 80042f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80042f6:	2301      	movs	r3, #1
 80042f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80042fa:	2301      	movs	r3, #1
 80042fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GREEN_LED_GPIO_Port, &GPIO_InitStruct);
 80042fe:	f107 0314 	add.w	r3, r7, #20
 8004302:	4619      	mov	r1, r3
 8004304:	4828      	ldr	r0, [pc, #160]	; (80043a8 <MX_GPIO_Init+0x270>)
 8004306:	f003 fea9 	bl	800805c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_RST_Pin */
  GPIO_InitStruct.Pin = SPI1_RST_Pin;
 800430a:	2304      	movs	r3, #4
 800430c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800430e:	2301      	movs	r3, #1
 8004310:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004312:	2301      	movs	r3, #1
 8004314:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004316:	2302      	movs	r3, #2
 8004318:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_RST_GPIO_Port, &GPIO_InitStruct);
 800431a:	f107 0314 	add.w	r3, r7, #20
 800431e:	4619      	mov	r1, r3
 8004320:	4823      	ldr	r0, [pc, #140]	; (80043b0 <MX_GPIO_Init+0x278>)
 8004322:	f003 fe9b 	bl	800805c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_DC_Pin */
  GPIO_InitStruct.Pin = SPI1_DC_Pin;
 8004326:	2320      	movs	r3, #32
 8004328:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800432a:	2301      	movs	r3, #1
 800432c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800432e:	2300      	movs	r3, #0
 8004330:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004332:	2302      	movs	r3, #2
 8004334:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_DC_GPIO_Port, &GPIO_InitStruct);
 8004336:	f107 0314 	add.w	r3, r7, #20
 800433a:	4619      	mov	r1, r3
 800433c:	481b      	ldr	r0, [pc, #108]	; (80043ac <MX_GPIO_Init+0x274>)
 800433e:	f003 fe8d 	bl	800805c <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_WAKEUP_Pin */
  GPIO_InitStruct.Pin = BLE_WAKEUP_Pin;
 8004342:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004346:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004348:	2301      	movs	r3, #1
 800434a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800434c:	2301      	movs	r3, #1
 800434e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8004350:	2301      	movs	r3, #1
 8004352:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BLE_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 8004354:	f107 0314 	add.w	r3, r7, #20
 8004358:	4619      	mov	r1, r3
 800435a:	4814      	ldr	r0, [pc, #80]	; (80043ac <MX_GPIO_Init+0x274>)
 800435c:	f003 fe7e 	bl	800805c <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_STAT_Pin */
  GPIO_InitStruct.Pin = BLE_STAT_Pin;
 8004360:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004364:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004366:	2300      	movs	r3, #0
 8004368:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800436a:	2302      	movs	r3, #2
 800436c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLE_STAT_GPIO_Port, &GPIO_InitStruct);
 800436e:	f107 0314 	add.w	r3, r7, #20
 8004372:	4619      	mov	r1, r3
 8004374:	480d      	ldr	r0, [pc, #52]	; (80043ac <MX_GPIO_Init+0x274>)
 8004376:	f003 fe71 	bl	800805c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800437a:	2200      	movs	r2, #0
 800437c:	2100      	movs	r1, #0
 800437e:	2007      	movs	r0, #7
 8004380:	f003 fba3 	bl	8007aca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8004384:	2007      	movs	r0, #7
 8004386:	f003 fbbc 	bl	8007b02 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800438a:	2200      	movs	r2, #0
 800438c:	2100      	movs	r1, #0
 800438e:	2008      	movs	r0, #8
 8004390:	f003 fb9b 	bl	8007aca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8004394:	2008      	movs	r0, #8
 8004396:	f003 fbb4 	bl	8007b02 <HAL_NVIC_EnableIRQ>

}
 800439a:	bf00      	nop
 800439c:	3728      	adds	r7, #40	; 0x28
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}
 80043a2:	bf00      	nop
 80043a4:	40021000 	.word	0x40021000
 80043a8:	48000800 	.word	0x48000800
 80043ac:	48000400 	.word	0x48000400
 80043b0:	48000c00 	.word	0x48000c00

080043b4 <hexToBin>:

//-------------------------------------------------------------------------------------------
//           hex-  
//
uint8_t hexToBin(char *sc)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b085      	sub	sp, #20
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
char st = 0, ml = 0;
 80043bc:	2300      	movs	r3, #0
 80043be:	73fb      	strb	r3, [r7, #15]
 80043c0:	2300      	movs	r3, #0
 80043c2:	73bb      	strb	r3, [r7, #14]

	if ((sc[0] >= '0') && (sc[0] <= '9')) st = (sc[0] - 0x30);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	781b      	ldrb	r3, [r3, #0]
 80043c8:	2b2f      	cmp	r3, #47	; 0x2f
 80043ca:	d908      	bls.n	80043de <hexToBin+0x2a>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	781b      	ldrb	r3, [r3, #0]
 80043d0:	2b39      	cmp	r3, #57	; 0x39
 80043d2:	d804      	bhi.n	80043de <hexToBin+0x2a>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	781b      	ldrb	r3, [r3, #0]
 80043d8:	3b30      	subs	r3, #48	; 0x30
 80043da:	73fb      	strb	r3, [r7, #15]
 80043dc:	e018      	b.n	8004410 <hexToBin+0x5c>
	else
	if ((sc[0] >= 'A') && (sc[0] <= 'F')) st = (sc[0] - 0x37);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	781b      	ldrb	r3, [r3, #0]
 80043e2:	2b40      	cmp	r3, #64	; 0x40
 80043e4:	d908      	bls.n	80043f8 <hexToBin+0x44>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	781b      	ldrb	r3, [r3, #0]
 80043ea:	2b46      	cmp	r3, #70	; 0x46
 80043ec:	d804      	bhi.n	80043f8 <hexToBin+0x44>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	781b      	ldrb	r3, [r3, #0]
 80043f2:	3b37      	subs	r3, #55	; 0x37
 80043f4:	73fb      	strb	r3, [r7, #15]
 80043f6:	e00b      	b.n	8004410 <hexToBin+0x5c>
	else
	if ((sc[0] >= 'a') && (sc[0] <= 'f')) st = (sc[0] - 0x57);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	781b      	ldrb	r3, [r3, #0]
 80043fc:	2b60      	cmp	r3, #96	; 0x60
 80043fe:	d907      	bls.n	8004410 <hexToBin+0x5c>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	781b      	ldrb	r3, [r3, #0]
 8004404:	2b66      	cmp	r3, #102	; 0x66
 8004406:	d803      	bhi.n	8004410 <hexToBin+0x5c>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	781b      	ldrb	r3, [r3, #0]
 800440c:	3b57      	subs	r3, #87	; 0x57
 800440e:	73fb      	strb	r3, [r7, #15]

	if ((sc[1] >= '0') && (sc[1] <= '9')) ml = (sc[1] - 0x30);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	3301      	adds	r3, #1
 8004414:	781b      	ldrb	r3, [r3, #0]
 8004416:	2b2f      	cmp	r3, #47	; 0x2f
 8004418:	d90a      	bls.n	8004430 <hexToBin+0x7c>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	3301      	adds	r3, #1
 800441e:	781b      	ldrb	r3, [r3, #0]
 8004420:	2b39      	cmp	r3, #57	; 0x39
 8004422:	d805      	bhi.n	8004430 <hexToBin+0x7c>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	3301      	adds	r3, #1
 8004428:	781b      	ldrb	r3, [r3, #0]
 800442a:	3b30      	subs	r3, #48	; 0x30
 800442c:	73bb      	strb	r3, [r7, #14]
 800442e:	e01e      	b.n	800446e <hexToBin+0xba>
	else
	if ((sc[1] >= 'A') && (sc[1] <= 'F')) ml = (sc[1] - 0x37);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	3301      	adds	r3, #1
 8004434:	781b      	ldrb	r3, [r3, #0]
 8004436:	2b40      	cmp	r3, #64	; 0x40
 8004438:	d90a      	bls.n	8004450 <hexToBin+0x9c>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	3301      	adds	r3, #1
 800443e:	781b      	ldrb	r3, [r3, #0]
 8004440:	2b46      	cmp	r3, #70	; 0x46
 8004442:	d805      	bhi.n	8004450 <hexToBin+0x9c>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	3301      	adds	r3, #1
 8004448:	781b      	ldrb	r3, [r3, #0]
 800444a:	3b37      	subs	r3, #55	; 0x37
 800444c:	73bb      	strb	r3, [r7, #14]
 800444e:	e00e      	b.n	800446e <hexToBin+0xba>
	else
	if ((sc[1] >= 'a') && (sc[1] <= 'f')) ml = (sc[1] - 0x57);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	3301      	adds	r3, #1
 8004454:	781b      	ldrb	r3, [r3, #0]
 8004456:	2b60      	cmp	r3, #96	; 0x60
 8004458:	d909      	bls.n	800446e <hexToBin+0xba>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	3301      	adds	r3, #1
 800445e:	781b      	ldrb	r3, [r3, #0]
 8004460:	2b66      	cmp	r3, #102	; 0x66
 8004462:	d804      	bhi.n	800446e <hexToBin+0xba>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	3301      	adds	r3, #1
 8004468:	781b      	ldrb	r3, [r3, #0]
 800446a:	3b57      	subs	r3, #87	; 0x57
 800446c:	73bb      	strb	r3, [r7, #14]

	return ((st << 4) | (ml & 0x0f));
 800446e:	7bfb      	ldrb	r3, [r7, #15]
 8004470:	011b      	lsls	r3, r3, #4
 8004472:	b25a      	sxtb	r2, r3
 8004474:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004478:	f003 030f 	and.w	r3, r3, #15
 800447c:	b25b      	sxtb	r3, r3
 800447e:	4313      	orrs	r3, r2
 8004480:	b25b      	sxtb	r3, r3
 8004482:	b2db      	uxtb	r3, r3

}
 8004484:	4618      	mov	r0, r3
 8004486:	3714      	adds	r7, #20
 8004488:	46bd      	mov	sp, r7
 800448a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448e:	4770      	bx	lr

08004490 <getEvtCount>:


#ifdef SET_FIFO_MODE
//-------------------------------------------------------------------------------------------
uint8_t getEvtCount()
{
 8004490:	b480      	push	{r7}
 8004492:	af00      	add	r7, sp, #0
	return cnt_evt;
 8004494:	4b03      	ldr	r3, [pc, #12]	; (80044a4 <getEvtCount+0x14>)
 8004496:	781b      	ldrb	r3, [r3, #0]
}
 8004498:	4618      	mov	r0, r3
 800449a:	46bd      	mov	sp, r7
 800449c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a0:	4770      	bx	lr
 80044a2:	bf00      	nop
 80044a4:	20001fe2 	.word	0x20001fe2

080044a8 <putEvt>:
//-------------------------------------------------------------------------------------------
void putEvt(int evt)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b082      	sub	sp, #8
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]

	//while (lock_fifo);
	//lock_fifo = true;

	if (cnt_evt > (MAX_FIFO_SIZE - 3)) {
 80044b0:	4b36      	ldr	r3, [pc, #216]	; (800458c <putEvt+0xe4>)
 80044b2:	781b      	ldrb	r3, [r3, #0]
 80044b4:	2b3d      	cmp	r3, #61	; 0x3d
 80044b6:	d907      	bls.n	80044c8 <putEvt+0x20>
		devError |= devFIFO;
 80044b8:	4b35      	ldr	r3, [pc, #212]	; (8004590 <putEvt+0xe8>)
 80044ba:	881b      	ldrh	r3, [r3, #0]
 80044bc:	f043 0310 	orr.w	r3, r3, #16
 80044c0:	b29a      	uxth	r2, r3
 80044c2:	4b33      	ldr	r3, [pc, #204]	; (8004590 <putEvt+0xe8>)
 80044c4:	801a      	strh	r2, [r3, #0]
		//lock_fifo = false;
		return;
 80044c6:	e05d      	b.n	8004584 <putEvt+0xdc>
	}

	HAL_NVIC_DisableIRQ(USART2_IRQn);
 80044c8:	2026      	movs	r0, #38	; 0x26
 80044ca:	f003 fb28 	bl	8007b1e <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(TIM4_IRQn);
 80044ce:	201e      	movs	r0, #30
 80044d0:	f003 fb25 	bl	8007b1e <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI1_IRQn);
 80044d4:	2007      	movs	r0, #7
 80044d6:	f003 fb22 	bl	8007b1e <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 80044da:	2008      	movs	r0, #8
 80044dc:	f003 fb1f 	bl	8007b1e <HAL_NVIC_DisableIRQ>

	if (cnt_evt >= MAX_FIFO_SIZE) {
 80044e0:	4b2a      	ldr	r3, [pc, #168]	; (800458c <putEvt+0xe4>)
 80044e2:	781b      	ldrb	r3, [r3, #0]
 80044e4:	2b3f      	cmp	r3, #63	; 0x3f
 80044e6:	d906      	bls.n	80044f6 <putEvt+0x4e>
			wr_evt_err++;
 80044e8:	4b2a      	ldr	r3, [pc, #168]	; (8004594 <putEvt+0xec>)
 80044ea:	781b      	ldrb	r3, [r3, #0]
 80044ec:	3301      	adds	r3, #1
 80044ee:	b2da      	uxtb	r2, r3
 80044f0:	4b28      	ldr	r3, [pc, #160]	; (8004594 <putEvt+0xec>)
 80044f2:	701a      	strb	r2, [r3, #0]
 80044f4:	e027      	b.n	8004546 <putEvt+0x9e>
		} else {
			evt_fifo[wr_evt_adr] = evt;
 80044f6:	4b28      	ldr	r3, [pc, #160]	; (8004598 <putEvt+0xf0>)
 80044f8:	781b      	ldrb	r3, [r3, #0]
 80044fa:	4619      	mov	r1, r3
 80044fc:	4a27      	ldr	r2, [pc, #156]	; (800459c <putEvt+0xf4>)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
			cnt_evt++;
 8004504:	4b21      	ldr	r3, [pc, #132]	; (800458c <putEvt+0xe4>)
 8004506:	781b      	ldrb	r3, [r3, #0]
 8004508:	3301      	adds	r3, #1
 800450a:	b2da      	uxtb	r2, r3
 800450c:	4b1f      	ldr	r3, [pc, #124]	; (800458c <putEvt+0xe4>)
 800450e:	701a      	strb	r2, [r3, #0]
			if (wr_evt_adr < (MAX_FIFO_SIZE - 1) ) {
 8004510:	4b21      	ldr	r3, [pc, #132]	; (8004598 <putEvt+0xf0>)
 8004512:	781b      	ldrb	r3, [r3, #0]
 8004514:	2b3e      	cmp	r3, #62	; 0x3e
 8004516:	d806      	bhi.n	8004526 <putEvt+0x7e>
				wr_evt_adr++;
 8004518:	4b1f      	ldr	r3, [pc, #124]	; (8004598 <putEvt+0xf0>)
 800451a:	781b      	ldrb	r3, [r3, #0]
 800451c:	3301      	adds	r3, #1
 800451e:	b2da      	uxtb	r2, r3
 8004520:	4b1d      	ldr	r3, [pc, #116]	; (8004598 <putEvt+0xf0>)
 8004522:	701a      	strb	r2, [r3, #0]
 8004524:	e002      	b.n	800452c <putEvt+0x84>
			} else  {
				wr_evt_adr = 0;
 8004526:	4b1c      	ldr	r3, [pc, #112]	; (8004598 <putEvt+0xf0>)
 8004528:	2200      	movs	r2, #0
 800452a:	701a      	strb	r2, [r3, #0]
			}
			wr_evt_err = 0;
 800452c:	4b19      	ldr	r3, [pc, #100]	; (8004594 <putEvt+0xec>)
 800452e:	2200      	movs	r2, #0
 8004530:	701a      	strb	r2, [r3, #0]
			if (cnt_evt > max_evt) max_evt = cnt_evt;
 8004532:	4b16      	ldr	r3, [pc, #88]	; (800458c <putEvt+0xe4>)
 8004534:	781a      	ldrb	r2, [r3, #0]
 8004536:	4b1a      	ldr	r3, [pc, #104]	; (80045a0 <putEvt+0xf8>)
 8004538:	781b      	ldrb	r3, [r3, #0]
 800453a:	429a      	cmp	r2, r3
 800453c:	d903      	bls.n	8004546 <putEvt+0x9e>
 800453e:	4b13      	ldr	r3, [pc, #76]	; (800458c <putEvt+0xe4>)
 8004540:	781a      	ldrb	r2, [r3, #0]
 8004542:	4b17      	ldr	r3, [pc, #92]	; (80045a0 <putEvt+0xf8>)
 8004544:	701a      	strb	r2, [r3, #0]
		}

		if (wr_evt_err) devError |= devFIFO;
 8004546:	4b13      	ldr	r3, [pc, #76]	; (8004594 <putEvt+0xec>)
 8004548:	781b      	ldrb	r3, [r3, #0]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d007      	beq.n	800455e <putEvt+0xb6>
 800454e:	4b10      	ldr	r3, [pc, #64]	; (8004590 <putEvt+0xe8>)
 8004550:	881b      	ldrh	r3, [r3, #0]
 8004552:	f043 0310 	orr.w	r3, r3, #16
 8004556:	b29a      	uxth	r2, r3
 8004558:	4b0d      	ldr	r3, [pc, #52]	; (8004590 <putEvt+0xe8>)
 800455a:	801a      	strh	r2, [r3, #0]
 800455c:	e006      	b.n	800456c <putEvt+0xc4>
				   else devError &= ~devFIFO;
 800455e:	4b0c      	ldr	r3, [pc, #48]	; (8004590 <putEvt+0xe8>)
 8004560:	881b      	ldrh	r3, [r3, #0]
 8004562:	f023 0310 	bic.w	r3, r3, #16
 8004566:	b29a      	uxth	r2, r3
 8004568:	4b09      	ldr	r3, [pc, #36]	; (8004590 <putEvt+0xe8>)
 800456a:	801a      	strh	r2, [r3, #0]

		HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800456c:	2008      	movs	r0, #8
 800456e:	f003 fac8 	bl	8007b02 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8004572:	2007      	movs	r0, #7
 8004574:	f003 fac5 	bl	8007b02 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004578:	201e      	movs	r0, #30
 800457a:	f003 fac2 	bl	8007b02 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_EnableIRQ(USART2_IRQn);
 800457e:	2026      	movs	r0, #38	; 0x26
 8004580:	f003 fabf 	bl	8007b02 <HAL_NVIC_EnableIRQ>

		//lock_fifo = false;
}
 8004584:	3708      	adds	r7, #8
 8004586:	46bd      	mov	sp, r7
 8004588:	bd80      	pop	{r7, pc}
 800458a:	bf00      	nop
 800458c:	20001fe2 	.word	0x20001fe2
 8004590:	20001bc8 	.word	0x20001bc8
 8004594:	20001fe1 	.word	0x20001fe1
 8004598:	20001fe0 	.word	0x20001fe0
 800459c:	200000dc 	.word	0x200000dc
 80045a0:	20001fe3 	.word	0x20001fe3

080045a4 <getEvt>:
//-------------------------------------------------------------------------------------------
int getEvt()
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b082      	sub	sp, #8
 80045a8:	af00      	add	r7, sp, #0
int ret = evt_None;
 80045aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80045ae:	607b      	str	r3, [r7, #4]

	//while (lock_fifo);
	//lock_fifo = true;

	HAL_NVIC_DisableIRQ(USART2_IRQn);
 80045b0:	2026      	movs	r0, #38	; 0x26
 80045b2:	f003 fab4 	bl	8007b1e <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(TIM4_IRQn);
 80045b6:	201e      	movs	r0, #30
 80045b8:	f003 fab1 	bl	8007b1e <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI1_IRQn);
 80045bc:	2007      	movs	r0, #7
 80045be:	f003 faae 	bl	8007b1e <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 80045c2:	2008      	movs	r0, #8
 80045c4:	f003 faab 	bl	8007b1e <HAL_NVIC_DisableIRQ>

	if (cnt_evt) {
 80045c8:	4b19      	ldr	r3, [pc, #100]	; (8004630 <getEvt+0x8c>)
 80045ca:	781b      	ldrb	r3, [r3, #0]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d01e      	beq.n	800460e <getEvt+0x6a>
		ret = evt_fifo[rd_evt_adr];
 80045d0:	4b18      	ldr	r3, [pc, #96]	; (8004634 <getEvt+0x90>)
 80045d2:	781b      	ldrb	r3, [r3, #0]
 80045d4:	461a      	mov	r2, r3
 80045d6:	4b18      	ldr	r3, [pc, #96]	; (8004638 <getEvt+0x94>)
 80045d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045dc:	607b      	str	r3, [r7, #4]
		if (cnt_evt) cnt_evt--;
 80045de:	4b14      	ldr	r3, [pc, #80]	; (8004630 <getEvt+0x8c>)
 80045e0:	781b      	ldrb	r3, [r3, #0]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d005      	beq.n	80045f2 <getEvt+0x4e>
 80045e6:	4b12      	ldr	r3, [pc, #72]	; (8004630 <getEvt+0x8c>)
 80045e8:	781b      	ldrb	r3, [r3, #0]
 80045ea:	3b01      	subs	r3, #1
 80045ec:	b2da      	uxtb	r2, r3
 80045ee:	4b10      	ldr	r3, [pc, #64]	; (8004630 <getEvt+0x8c>)
 80045f0:	701a      	strb	r2, [r3, #0]
		if (rd_evt_adr < (MAX_FIFO_SIZE - 1) ) {
 80045f2:	4b10      	ldr	r3, [pc, #64]	; (8004634 <getEvt+0x90>)
 80045f4:	781b      	ldrb	r3, [r3, #0]
 80045f6:	2b3e      	cmp	r3, #62	; 0x3e
 80045f8:	d806      	bhi.n	8004608 <getEvt+0x64>
			rd_evt_adr++;
 80045fa:	4b0e      	ldr	r3, [pc, #56]	; (8004634 <getEvt+0x90>)
 80045fc:	781b      	ldrb	r3, [r3, #0]
 80045fe:	3301      	adds	r3, #1
 8004600:	b2da      	uxtb	r2, r3
 8004602:	4b0c      	ldr	r3, [pc, #48]	; (8004634 <getEvt+0x90>)
 8004604:	701a      	strb	r2, [r3, #0]
 8004606:	e002      	b.n	800460e <getEvt+0x6a>
		} else {
			rd_evt_adr = 0;
 8004608:	4b0a      	ldr	r3, [pc, #40]	; (8004634 <getEvt+0x90>)
 800460a:	2200      	movs	r2, #0
 800460c:	701a      	strb	r2, [r3, #0]
		}
	}

	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800460e:	2008      	movs	r0, #8
 8004610:	f003 fa77 	bl	8007b02 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8004614:	2007      	movs	r0, #7
 8004616:	f003 fa74 	bl	8007b02 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800461a:	201e      	movs	r0, #30
 800461c:	f003 fa71 	bl	8007b02 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004620:	2026      	movs	r0, #38	; 0x26
 8004622:	f003 fa6e 	bl	8007b02 <HAL_NVIC_EnableIRQ>

	//lock_fifo = false;

	return ret;
 8004626:	687b      	ldr	r3, [r7, #4]
}
 8004628:	4618      	mov	r0, r3
 800462a:	3708      	adds	r7, #8
 800462c:	46bd      	mov	sp, r7
 800462e:	bd80      	pop	{r7, pc}
 8004630:	20001fe2 	.word	0x20001fe2
 8004634:	20001fdf 	.word	0x20001fdf
 8004638:	200000dc 	.word	0x200000dc

0800463c <nameStation>:
//-------------------------------------------------------------------------------------------
#ifdef SET_DISPLAY

//-------------------------------------------------------------------------------------------
const char *nameStation(float fr)
{
 800463c:	b480      	push	{r7}
 800463e:	b085      	sub	sp, #20
 8004640:	af00      	add	r7, sp, #0
 8004642:	ed87 0a01 	vstr	s0, [r7, #4]
int8_t ik = -1;
 8004646:	23ff      	movs	r3, #255	; 0xff
 8004648:	73fb      	strb	r3, [r7, #15]

	for (int8_t i = 0; i < MAX_LIST; i++) {
 800464a:	2300      	movs	r3, #0
 800464c:	73bb      	strb	r3, [r7, #14]
 800464e:	e01b      	b.n	8004688 <nameStation+0x4c>
		if (list[i].freq == fr) {
 8004650:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8004654:	491a      	ldr	r1, [pc, #104]	; (80046c0 <nameStation+0x84>)
 8004656:	4613      	mov	r3, r2
 8004658:	00db      	lsls	r3, r3, #3
 800465a:	4413      	add	r3, r2
 800465c:	009b      	lsls	r3, r3, #2
 800465e:	440b      	add	r3, r1
 8004660:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8004664:	edd7 7a01 	vldr	s15, [r7, #4]
 8004668:	ee07 3a10 	vmov	s14, r3
 800466c:	eef4 7a47 	vcmp.f32	s15, s14
 8004670:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004674:	d102      	bne.n	800467c <nameStation+0x40>
			ik = i;
 8004676:	7bbb      	ldrb	r3, [r7, #14]
 8004678:	73fb      	strb	r3, [r7, #15]
			break;
 800467a:	e009      	b.n	8004690 <nameStation+0x54>
	for (int8_t i = 0; i < MAX_LIST; i++) {
 800467c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004680:	b2db      	uxtb	r3, r3
 8004682:	3301      	adds	r3, #1
 8004684:	b2db      	uxtb	r3, r3
 8004686:	73bb      	strb	r3, [r7, #14]
 8004688:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800468c:	2b18      	cmp	r3, #24
 800468e:	dddf      	ble.n	8004650 <nameStation+0x14>
		}
	}

	if (ik != -1) return list[ik].name;
 8004690:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004694:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004698:	d009      	beq.n	80046ae <nameStation+0x72>
 800469a:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800469e:	4613      	mov	r3, r2
 80046a0:	00db      	lsls	r3, r3, #3
 80046a2:	4413      	add	r3, r2
 80046a4:	009b      	lsls	r3, r3, #2
 80046a6:	4a06      	ldr	r2, [pc, #24]	; (80046c0 <nameStation+0x84>)
 80046a8:	4413      	add	r3, r2
 80046aa:	3305      	adds	r3, #5
 80046ac:	e001      	b.n	80046b2 <nameStation+0x76>
			 else return noneStation;
 80046ae:	4b05      	ldr	r3, [pc, #20]	; (80046c4 <nameStation+0x88>)
 80046b0:	681b      	ldr	r3, [r3, #0]
}
 80046b2:	4618      	mov	r0, r3
 80046b4:	3714      	adds	r7, #20
 80046b6:	46bd      	mov	sp, r7
 80046b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046bc:	4770      	bx	lr
 80046be:	bf00      	nop
 80046c0:	20003034 	.word	0x20003034
 80046c4:	20000204 	.word	0x20000204

080046c8 <getNextList>:
//-------------------------------------------------------------------------------------------
float getNextList(float fr, uint8_t up, uint8_t *band)
{
 80046c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046cc:	b08e      	sub	sp, #56	; 0x38
 80046ce:	af08      	add	r7, sp, #32
 80046d0:	ed87 0a03 	vstr	s0, [r7, #12]
 80046d4:	4603      	mov	r3, r0
 80046d6:	6079      	str	r1, [r7, #4]
 80046d8:	72fb      	strb	r3, [r7, #11]
float ret = fr;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	613b      	str	r3, [r7, #16]
int8_t ik = -1;
 80046de:	23ff      	movs	r3, #255	; 0xff
 80046e0:	75fb      	strb	r3, [r7, #23]

	for (int8_t i = 0; i < MAX_LIST; i++) {
 80046e2:	2300      	movs	r3, #0
 80046e4:	75bb      	strb	r3, [r7, #22]
 80046e6:	e01b      	b.n	8004720 <getNextList+0x58>
		if (list[i].freq == fr) {
 80046e8:	f997 2016 	ldrsb.w	r2, [r7, #22]
 80046ec:	4965      	ldr	r1, [pc, #404]	; (8004884 <getNextList+0x1bc>)
 80046ee:	4613      	mov	r3, r2
 80046f0:	00db      	lsls	r3, r3, #3
 80046f2:	4413      	add	r3, r2
 80046f4:	009b      	lsls	r3, r3, #2
 80046f6:	440b      	add	r3, r1
 80046f8:	f8d3 3001 	ldr.w	r3, [r3, #1]
 80046fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8004700:	ee07 3a10 	vmov	s14, r3
 8004704:	eef4 7a47 	vcmp.f32	s15, s14
 8004708:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800470c:	d102      	bne.n	8004714 <getNextList+0x4c>
			ik = i;
 800470e:	7dbb      	ldrb	r3, [r7, #22]
 8004710:	75fb      	strb	r3, [r7, #23]
			break;
 8004712:	e009      	b.n	8004728 <getNextList+0x60>
	for (int8_t i = 0; i < MAX_LIST; i++) {
 8004714:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004718:	b2db      	uxtb	r3, r3
 800471a:	3301      	adds	r3, #1
 800471c:	b2db      	uxtb	r3, r3
 800471e:	75bb      	strb	r3, [r7, #22]
 8004720:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004724:	2b18      	cmp	r3, #24
 8004726:	dddf      	ble.n	80046e8 <getNextList+0x20>
		}
	}
	if (ik != -1) {
 8004728:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800472c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004730:	d01b      	beq.n	800476a <getNextList+0xa2>
		if (up) {
 8004732:	7afb      	ldrb	r3, [r7, #11]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d00a      	beq.n	800474e <getNextList+0x86>
			if (++ik == MAX_LIST) ik = 0;
 8004738:	7dfb      	ldrb	r3, [r7, #23]
 800473a:	3301      	adds	r3, #1
 800473c:	b2db      	uxtb	r3, r3
 800473e:	75fb      	strb	r3, [r7, #23]
 8004740:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004744:	2b19      	cmp	r3, #25
 8004746:	d161      	bne.n	800480c <getNextList+0x144>
 8004748:	2300      	movs	r3, #0
 800474a:	75fb      	strb	r3, [r7, #23]
 800474c:	e05e      	b.n	800480c <getNextList+0x144>
		} else {
			if (ik != 0) ik--; else ik = MAX_LIST - 1;
 800474e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d006      	beq.n	8004764 <getNextList+0x9c>
 8004756:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800475a:	b2db      	uxtb	r3, r3
 800475c:	3b01      	subs	r3, #1
 800475e:	b2db      	uxtb	r3, r3
 8004760:	75fb      	strb	r3, [r7, #23]
 8004762:	e053      	b.n	800480c <getNextList+0x144>
 8004764:	2318      	movs	r3, #24
 8004766:	75fb      	strb	r3, [r7, #23]
 8004768:	e050      	b.n	800480c <getNextList+0x144>
		}
	} else {
		if (up) {// seek_up
 800476a:	7afb      	ldrb	r3, [r7, #11]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d023      	beq.n	80047b8 <getNextList+0xf0>
			for (int8_t i = ik; i < MAX_LIST; i++) {
 8004770:	7dfb      	ldrb	r3, [r7, #23]
 8004772:	757b      	strb	r3, [r7, #21]
 8004774:	e01b      	b.n	80047ae <getNextList+0xe6>
				if (list[i].freq > fr) {
 8004776:	f997 2015 	ldrsb.w	r2, [r7, #21]
 800477a:	4942      	ldr	r1, [pc, #264]	; (8004884 <getNextList+0x1bc>)
 800477c:	4613      	mov	r3, r2
 800477e:	00db      	lsls	r3, r3, #3
 8004780:	4413      	add	r3, r2
 8004782:	009b      	lsls	r3, r3, #2
 8004784:	440b      	add	r3, r1
 8004786:	f8d3 3001 	ldr.w	r3, [r3, #1]
 800478a:	edd7 7a03 	vldr	s15, [r7, #12]
 800478e:	ee07 3a10 	vmov	s14, r3
 8004792:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800479a:	d502      	bpl.n	80047a2 <getNextList+0xda>
					ik = i;
 800479c:	7d7b      	ldrb	r3, [r7, #21]
 800479e:	75fb      	strb	r3, [r7, #23]
					break;
 80047a0:	e02d      	b.n	80047fe <getNextList+0x136>
			for (int8_t i = ik; i < MAX_LIST; i++) {
 80047a2:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80047a6:	b2db      	uxtb	r3, r3
 80047a8:	3301      	adds	r3, #1
 80047aa:	b2db      	uxtb	r3, r3
 80047ac:	757b      	strb	r3, [r7, #21]
 80047ae:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80047b2:	2b18      	cmp	r3, #24
 80047b4:	dddf      	ble.n	8004776 <getNextList+0xae>
 80047b6:	e022      	b.n	80047fe <getNextList+0x136>
				}
			}
		} else {// seek_down
			for (int8_t i = ik; i <= 0; i--) {
 80047b8:	7dfb      	ldrb	r3, [r7, #23]
 80047ba:	753b      	strb	r3, [r7, #20]
 80047bc:	e01b      	b.n	80047f6 <getNextList+0x12e>
				if (list[i].freq < fr) {
 80047be:	f997 2014 	ldrsb.w	r2, [r7, #20]
 80047c2:	4930      	ldr	r1, [pc, #192]	; (8004884 <getNextList+0x1bc>)
 80047c4:	4613      	mov	r3, r2
 80047c6:	00db      	lsls	r3, r3, #3
 80047c8:	4413      	add	r3, r2
 80047ca:	009b      	lsls	r3, r3, #2
 80047cc:	440b      	add	r3, r1
 80047ce:	f8d3 3001 	ldr.w	r3, [r3, #1]
 80047d2:	edd7 7a03 	vldr	s15, [r7, #12]
 80047d6:	ee07 3a10 	vmov	s14, r3
 80047da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047e2:	dd02      	ble.n	80047ea <getNextList+0x122>
					ik = i;
 80047e4:	7d3b      	ldrb	r3, [r7, #20]
 80047e6:	75fb      	strb	r3, [r7, #23]
					break;
 80047e8:	e009      	b.n	80047fe <getNextList+0x136>
			for (int8_t i = ik; i <= 0; i--) {
 80047ea:	f997 3014 	ldrsb.w	r3, [r7, #20]
 80047ee:	b2db      	uxtb	r3, r3
 80047f0:	3b01      	subs	r3, #1
 80047f2:	b2db      	uxtb	r3, r3
 80047f4:	753b      	strb	r3, [r7, #20]
 80047f6:	f997 3014 	ldrsb.w	r3, [r7, #20]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	dddf      	ble.n	80047be <getNextList+0xf6>
				}
			}
		}
		if (ik == -1) ik = 0;
 80047fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004802:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004806:	d101      	bne.n	800480c <getNextList+0x144>
 8004808:	2300      	movs	r3, #0
 800480a:	75fb      	strb	r3, [r7, #23]
	}
	ret = list[ik].freq;
 800480c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8004810:	491c      	ldr	r1, [pc, #112]	; (8004884 <getNextList+0x1bc>)
 8004812:	4613      	mov	r3, r2
 8004814:	00db      	lsls	r3, r3, #3
 8004816:	4413      	add	r3, r2
 8004818:	009b      	lsls	r3, r3, #2
 800481a:	440b      	add	r3, r1
 800481c:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8004820:	613b      	str	r3, [r7, #16]
	*band = list[ik].band;
 8004822:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8004826:	4917      	ldr	r1, [pc, #92]	; (8004884 <getNextList+0x1bc>)
 8004828:	4613      	mov	r3, r2
 800482a:	00db      	lsls	r3, r3, #3
 800482c:	4413      	add	r3, r2
 800482e:	009b      	lsls	r3, r3, #2
 8004830:	440b      	add	r3, r1
 8004832:	781a      	ldrb	r2, [r3, #0]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	701a      	strb	r2, [r3, #0]
	Report(1, "[%s] up=%u ik=%d, fr=%.1f ret=%.1f band=%u\r\n", __func__, up, ik, fr, ret, *band);
 8004838:	f897 800b 	ldrb.w	r8, [r7, #11]
 800483c:	f997 6017 	ldrsb.w	r6, [r7, #23]
 8004840:	68f8      	ldr	r0, [r7, #12]
 8004842:	f7fb fe81 	bl	8000548 <__aeabi_f2d>
 8004846:	4604      	mov	r4, r0
 8004848:	460d      	mov	r5, r1
 800484a:	6938      	ldr	r0, [r7, #16]
 800484c:	f7fb fe7c 	bl	8000548 <__aeabi_f2d>
 8004850:	4602      	mov	r2, r0
 8004852:	460b      	mov	r3, r1
 8004854:	6879      	ldr	r1, [r7, #4]
 8004856:	7809      	ldrb	r1, [r1, #0]
 8004858:	9106      	str	r1, [sp, #24]
 800485a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800485e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8004862:	9600      	str	r6, [sp, #0]
 8004864:	4643      	mov	r3, r8
 8004866:	4a08      	ldr	r2, [pc, #32]	; (8004888 <getNextList+0x1c0>)
 8004868:	4908      	ldr	r1, [pc, #32]	; (800488c <getNextList+0x1c4>)
 800486a:	2001      	movs	r0, #1
 800486c:	f000 fa22 	bl	8004cb4 <Report>

	return ret;
 8004870:	693b      	ldr	r3, [r7, #16]
 8004872:	ee07 3a90 	vmov	s15, r3
}
 8004876:	eeb0 0a67 	vmov.f32	s0, s15
 800487a:	3718      	adds	r7, #24
 800487c:	46bd      	mov	sp, r7
 800487e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004882:	bf00      	nop
 8004884:	20003034 	.word	0x20003034
 8004888:	080155b4 	.word	0x080155b4
 800488c:	080144ec 	.word	0x080144ec

08004890 <showLine>:
//-------------------------------------------------------------------------------------------
void showLine(char *msg, uint16_t lin, int *last_len, bool update)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b08a      	sub	sp, #40	; 0x28
 8004894:	af02      	add	r7, sp, #8
 8004896:	60f8      	str	r0, [r7, #12]
 8004898:	607a      	str	r2, [r7, #4]
 800489a:	461a      	mov	r2, r3
 800489c:	460b      	mov	r3, r1
 800489e:	817b      	strh	r3, [r7, #10]
 80048a0:	4613      	mov	r3, r2
 80048a2:	727b      	strb	r3, [r7, #9]
int il = strlen(msg);
 80048a4:	68f8      	ldr	r0, [r7, #12]
 80048a6:	f7fb fc93 	bl	80001d0 <strlen>
 80048aa:	4603      	mov	r3, r0
 80048ac:	617b      	str	r3, [r7, #20]
int xf = ( (SCREEN_WIDTH - (lfnt->FontWidth * il) ) >> 1);// & 0x7f;
 80048ae:	4b2e      	ldr	r3, [pc, #184]	; (8004968 <showLine+0xd8>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	781b      	ldrb	r3, [r3, #0]
 80048b4:	461a      	mov	r2, r3
 80048b6:	697b      	ldr	r3, [r7, #20]
 80048b8:	fb02 f303 	mul.w	r3, r2, r3
 80048bc:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80048c0:	105b      	asrs	r3, r3, #1
 80048c2:	61fb      	str	r3, [r7, #28]
bool yes = false;
 80048c4:	2300      	movs	r3, #0
 80048c6:	76fb      	strb	r3, [r7, #27]

	if (*last_len > il) {
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	697a      	ldr	r2, [r7, #20]
 80048ce:	429a      	cmp	r2, r3
 80048d0:	da0d      	bge.n	80048ee <showLine+0x5e>
		ST7565_DrawFilledRectangle(2, lin, SCREEN_WIDTH - 4, lfnt->FontHeight, PIX_OFF);
 80048d2:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 80048d6:	4b24      	ldr	r3, [pc, #144]	; (8004968 <showLine+0xd8>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	785b      	ldrb	r3, [r3, #1]
 80048dc:	b21b      	sxth	r3, r3
 80048de:	2200      	movs	r2, #0
 80048e0:	9200      	str	r2, [sp, #0]
 80048e2:	227c      	movs	r2, #124	; 0x7c
 80048e4:	2002      	movs	r0, #2
 80048e6:	f7fd fa9c 	bl	8001e22 <ST7565_DrawFilledRectangle>
		yes = true;
 80048ea:	2301      	movs	r3, #1
 80048ec:	76fb      	strb	r3, [r7, #27]
	}
	*last_len = il;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	697a      	ldr	r2, [r7, #20]
 80048f2:	601a      	str	r2, [r3, #0]
	if (*msg > 0x7f) {
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	781b      	ldrb	r3, [r3, #0]
 80048f8:	b25b      	sxtb	r3, r3
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	da03      	bge.n	8004906 <showLine+0x76>
		xf += il;
 80048fe:	69fa      	ldr	r2, [r7, #28]
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	4413      	add	r3, r2
 8004904:	61fb      	str	r3, [r7, #28]
	}
	if (!yes) ST7565_DrawFilledRectangle(2, lin, SCREEN_WIDTH - 4, lfnt->FontHeight, PIX_OFF);
 8004906:	7efb      	ldrb	r3, [r7, #27]
 8004908:	f083 0301 	eor.w	r3, r3, #1
 800490c:	b2db      	uxtb	r3, r3
 800490e:	2b00      	cmp	r3, #0
 8004910:	d00b      	beq.n	800492a <showLine+0x9a>
 8004912:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8004916:	4b14      	ldr	r3, [pc, #80]	; (8004968 <showLine+0xd8>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	785b      	ldrb	r3, [r3, #1]
 800491c:	b21b      	sxth	r3, r3
 800491e:	2200      	movs	r2, #0
 8004920:	9200      	str	r2, [sp, #0]
 8004922:	227c      	movs	r2, #124	; 0x7c
 8004924:	2002      	movs	r0, #2
 8004926:	f7fd fa7c 	bl	8001e22 <ST7565_DrawFilledRectangle>

	if ((!xf) || (xf > (SCREEN_WIDTH - 4))) xf = 1;
 800492a:	69fb      	ldr	r3, [r7, #28]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d002      	beq.n	8004936 <showLine+0xa6>
 8004930:	69fb      	ldr	r3, [r7, #28]
 8004932:	2b7c      	cmp	r3, #124	; 0x7c
 8004934:	dd01      	ble.n	800493a <showLine+0xaa>
 8004936:	2301      	movs	r3, #1
 8004938:	61fb      	str	r3, [r7, #28]
	ST7565_Print(xf, lin, msg, lfnt, 1, PIX_ON);
 800493a:	69fb      	ldr	r3, [r7, #28]
 800493c:	b218      	sxth	r0, r3
 800493e:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8004942:	4b09      	ldr	r3, [pc, #36]	; (8004968 <showLine+0xd8>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	2201      	movs	r2, #1
 8004948:	9201      	str	r2, [sp, #4]
 800494a:	2201      	movs	r2, #1
 800494c:	9200      	str	r2, [sp, #0]
 800494e:	68fa      	ldr	r2, [r7, #12]
 8004950:	f7fd f80e 	bl	8001970 <ST7565_Print>
	if (update) ST7565_Update();
 8004954:	7a7b      	ldrb	r3, [r7, #9]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d001      	beq.n	800495e <showLine+0xce>
 800495a:	f7fc fe59 	bl	8001610 <ST7565_Update>
}
 800495e:	bf00      	nop
 8004960:	3720      	adds	r7, #32
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}
 8004966:	bf00      	nop
 8004968:	20003010 	.word	0x20003010

0800496c <errLedOn>:
#endif
//-------------------------------------------------------------------------------------------
void errLedOn(bool on)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b082      	sub	sp, #8
 8004970:	af00      	add	r7, sp, #0
 8004972:	4603      	mov	r3, r0
 8004974:	71fb      	strb	r3, [r7, #7]
	if (on)
 8004976:	79fb      	ldrb	r3, [r7, #7]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d005      	beq.n	8004988 <errLedOn+0x1c>
		HAL_GPIO_WritePin(ERR_LED_GPIO_Port, ERR_LED_Pin, GPIO_PIN_SET);//LED ON
 800497c:	2201      	movs	r2, #1
 800497e:	2108      	movs	r1, #8
 8004980:	4806      	ldr	r0, [pc, #24]	; (800499c <errLedOn+0x30>)
 8004982:	f003 fd2d 	bl	80083e0 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(ERR_LED_GPIO_Port, ERR_LED_Pin, GPIO_PIN_RESET);//LED OFF
}
 8004986:	e004      	b.n	8004992 <errLedOn+0x26>
		HAL_GPIO_WritePin(ERR_LED_GPIO_Port, ERR_LED_Pin, GPIO_PIN_RESET);//LED OFF
 8004988:	2200      	movs	r2, #0
 800498a:	2108      	movs	r1, #8
 800498c:	4803      	ldr	r0, [pc, #12]	; (800499c <errLedOn+0x30>)
 800498e:	f003 fd27 	bl	80083e0 <HAL_GPIO_WritePin>
}
 8004992:	bf00      	nop
 8004994:	3708      	adds	r7, #8
 8004996:	46bd      	mov	sp, r7
 8004998:	bd80      	pop	{r7, pc}
 800499a:	bf00      	nop
 800499c:	48000800 	.word	0x48000800

080049a0 <get_secCounter>:
//------------------------------------------------------------------------------------
uint32_t get_secCounter()
{
 80049a0:	b480      	push	{r7}
 80049a2:	af00      	add	r7, sp, #0
	return secCounter;
 80049a4:	4b03      	ldr	r3, [pc, #12]	; (80049b4 <get_secCounter+0x14>)
 80049a6:	681b      	ldr	r3, [r3, #0]
}
 80049a8:	4618      	mov	r0, r3
 80049aa:	46bd      	mov	sp, r7
 80049ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b0:	4770      	bx	lr
 80049b2:	bf00      	nop
 80049b4:	20001bcc 	.word	0x20001bcc

080049b8 <get_msCounter>:
{
	secCounter++;
}
//-----------------------------------------------------------------------------
uint64_t get_msCounter()
{
 80049b8:	b480      	push	{r7}
 80049ba:	af00      	add	r7, sp, #0
	return msCounter;
 80049bc:	4b04      	ldr	r3, [pc, #16]	; (80049d0 <get_msCounter+0x18>)
 80049be:	e9d3 2300 	ldrd	r2, r3, [r3]
}
 80049c2:	4610      	mov	r0, r2
 80049c4:	4619      	mov	r1, r3
 80049c6:	46bd      	mov	sp, r7
 80049c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049cc:	4770      	bx	lr
 80049ce:	bf00      	nop
 80049d0:	20001bd0 	.word	0x20001bd0

080049d4 <get_tmr>:
{
	msCounter++;
}
//------------------------------------------------------------------------------------------
uint32_t get_tmr(uint32_t sec)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b082      	sub	sp, #8
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
	return (get_secCounter() + sec);
 80049dc:	f7ff ffe0 	bl	80049a0 <get_secCounter>
 80049e0:	4602      	mov	r2, r0
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	4413      	add	r3, r2
}
 80049e6:	4618      	mov	r0, r3
 80049e8:	3708      	adds	r7, #8
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}

080049ee <check_tmr>:
//------------------------------------------------------------------------------------------
bool check_tmr(uint32_t sec)
{
 80049ee:	b580      	push	{r7, lr}
 80049f0:	b082      	sub	sp, #8
 80049f2:	af00      	add	r7, sp, #0
 80049f4:	6078      	str	r0, [r7, #4]
	return (get_secCounter() >= sec ? true : false);
 80049f6:	f7ff ffd3 	bl	80049a0 <get_secCounter>
 80049fa:	4602      	mov	r2, r0
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	4293      	cmp	r3, r2
 8004a00:	bf94      	ite	ls
 8004a02:	2301      	movls	r3, #1
 8004a04:	2300      	movhi	r3, #0
 8004a06:	b2db      	uxtb	r3, r3
}
 8004a08:	4618      	mov	r0, r3
 8004a0a:	3708      	adds	r7, #8
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	bd80      	pop	{r7, pc}

08004a10 <get_mstmr>:
//------------------------------------------------------------------------------------------
uint64_t get_mstmr(uint64_t hs)
{
 8004a10:	b5b0      	push	{r4, r5, r7, lr}
 8004a12:	b082      	sub	sp, #8
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	e9c7 0100 	strd	r0, r1, [r7]
	return (get_msCounter() + hs);
 8004a1a:	f7ff ffcd 	bl	80049b8 <get_msCounter>
 8004a1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a22:	1884      	adds	r4, r0, r2
 8004a24:	eb41 0503 	adc.w	r5, r1, r3
 8004a28:	4622      	mov	r2, r4
 8004a2a:	462b      	mov	r3, r5
}
 8004a2c:	4610      	mov	r0, r2
 8004a2e:	4619      	mov	r1, r3
 8004a30:	3708      	adds	r7, #8
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bdb0      	pop	{r4, r5, r7, pc}

08004a36 <check_mstmr>:
//------------------------------------------------------------------------------------------
bool check_mstmr(uint64_t hs)
{
 8004a36:	b580      	push	{r7, lr}
 8004a38:	b082      	sub	sp, #8
 8004a3a:	af00      	add	r7, sp, #0
 8004a3c:	e9c7 0100 	strd	r0, r1, [r7]
	return (get_msCounter() >= hs ? true : false);
 8004a40:	f7ff ffba 	bl	80049b8 <get_msCounter>
 8004a44:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a48:	4290      	cmp	r0, r2
 8004a4a:	eb71 0303 	sbcs.w	r3, r1, r3
 8004a4e:	bf2c      	ite	cs
 8004a50:	2301      	movcs	r3, #1
 8004a52:	2300      	movcc	r3, #0
 8004a54:	b2db      	uxtb	r3, r3
}
 8004a56:	4618      	mov	r0, r3
 8004a58:	3708      	adds	r7, #8
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bd80      	pop	{r7, pc}
	...

08004a60 <toUppers>:
//------------------------------------------------------------------------------------------
void toUppers(char *st)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b084      	sub	sp, #16
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
int i;

    for (i = 0; i < strlen(st); i++) *(st + i) = toupper(*(st + i));
 8004a68:	2300      	movs	r3, #0
 8004a6a:	60fb      	str	r3, [r7, #12]
 8004a6c:	e019      	b.n	8004aa2 <toUppers+0x42>
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	687a      	ldr	r2, [r7, #4]
 8004a72:	4413      	add	r3, r2
 8004a74:	781b      	ldrb	r3, [r3, #0]
 8004a76:	72fb      	strb	r3, [r7, #11]
 8004a78:	7afb      	ldrb	r3, [r7, #11]
 8004a7a:	3301      	adds	r3, #1
 8004a7c:	4a0f      	ldr	r2, [pc, #60]	; (8004abc <toUppers+0x5c>)
 8004a7e:	4413      	add	r3, r2
 8004a80:	781b      	ldrb	r3, [r3, #0]
 8004a82:	f003 0303 	and.w	r3, r3, #3
 8004a86:	2b02      	cmp	r3, #2
 8004a88:	d102      	bne.n	8004a90 <toUppers+0x30>
 8004a8a:	7afb      	ldrb	r3, [r7, #11]
 8004a8c:	3b20      	subs	r3, #32
 8004a8e:	e000      	b.n	8004a92 <toUppers+0x32>
 8004a90:	7afb      	ldrb	r3, [r7, #11]
 8004a92:	68fa      	ldr	r2, [r7, #12]
 8004a94:	6879      	ldr	r1, [r7, #4]
 8004a96:	440a      	add	r2, r1
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	7013      	strb	r3, [r2, #0]
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	3301      	adds	r3, #1
 8004aa0:	60fb      	str	r3, [r7, #12]
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	f7fb fb94 	bl	80001d0 <strlen>
 8004aa8:	4602      	mov	r2, r0
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	429a      	cmp	r2, r3
 8004aae:	d8de      	bhi.n	8004a6e <toUppers+0xe>
}
 8004ab0:	bf00      	nop
 8004ab2:	bf00      	nop
 8004ab4:	3710      	adds	r7, #16
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}
 8004aba:	bf00      	nop
 8004abc:	08015634 	.word	0x08015634

08004ac0 <set_Date>:
//------------------------------------------------------------------------------------------
void set_Date(uint32_t usec)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b094      	sub	sp, #80	; 0x50
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
struct tm ts;
time_t ep = (time_t)usec;
 8004ac8:	6879      	ldr	r1, [r7, #4]
 8004aca:	2000      	movs	r0, #0
 8004acc:	460a      	mov	r2, r1
 8004ace:	4603      	mov	r3, r0
 8004ad0:	e9c7 2308 	strd	r2, r3, [r7, #32]

	gmtime_r(&ep, &ts);
 8004ad4:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8004ad8:	f107 0320 	add.w	r3, r7, #32
 8004adc:	4611      	mov	r1, r2
 8004ade:	4618      	mov	r0, r3
 8004ae0:	f00a fddc 	bl	800f69c <gmtime_r>

	RTC_TimeTypeDef sTime;
	RTC_DateTypeDef sDate;
	sDate.WeekDay = ts.tm_wday;
 8004ae4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	723b      	strb	r3, [r7, #8]
	sDate.Month   = ts.tm_mon + 1;
 8004aea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	3301      	adds	r3, #1
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	727b      	strb	r3, [r7, #9]
	sDate.Date    = ts.tm_mday;
 8004af4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004af6:	b2db      	uxtb	r3, r3
 8004af8:	72bb      	strb	r3, [r7, #10]
	sDate.Year    = ts.tm_year;
 8004afa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004afc:	b2db      	uxtb	r3, r3
 8004afe:	72fb      	strb	r3, [r7, #11]
	sTime.Hours   = ts.tm_hour + tZone;
 8004b00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b02:	b2da      	uxtb	r2, r3
 8004b04:	4b1a      	ldr	r3, [pc, #104]	; (8004b70 <set_Date+0xb0>)
 8004b06:	781b      	ldrb	r3, [r3, #0]
 8004b08:	4413      	add	r3, r2
 8004b0a:	b2db      	uxtb	r3, r3
 8004b0c:	733b      	strb	r3, [r7, #12]
	sTime.Minutes = ts.tm_min;
 8004b0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b10:	b2db      	uxtb	r3, r3
 8004b12:	737b      	strb	r3, [r7, #13]
	sTime.Seconds = ts.tm_sec;
 8004b14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b16:	b2db      	uxtb	r3, r3
 8004b18:	73bb      	strb	r3, [r7, #14]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK) devError |= devRTC;
 8004b1a:	f107 030c 	add.w	r3, r7, #12
 8004b1e:	2200      	movs	r2, #0
 8004b20:	4619      	mov	r1, r3
 8004b22:	4814      	ldr	r0, [pc, #80]	; (8004b74 <set_Date+0xb4>)
 8004b24:	f006 fd57 	bl	800b5d6 <HAL_RTC_SetTime>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d007      	beq.n	8004b3e <set_Date+0x7e>
 8004b2e:	4b12      	ldr	r3, [pc, #72]	; (8004b78 <set_Date+0xb8>)
 8004b30:	881b      	ldrh	r3, [r3, #0]
 8004b32:	f043 0308 	orr.w	r3, r3, #8
 8004b36:	b29a      	uxth	r2, r3
 8004b38:	4b0f      	ldr	r3, [pc, #60]	; (8004b78 <set_Date+0xb8>)
 8004b3a:	801a      	strh	r2, [r3, #0]
		if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK) devError |= devRTC;
		else {
			setDate = true;
		}
	}
}
 8004b3c:	e014      	b.n	8004b68 <set_Date+0xa8>
		if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK) devError |= devRTC;
 8004b3e:	f107 0308 	add.w	r3, r7, #8
 8004b42:	2200      	movs	r2, #0
 8004b44:	4619      	mov	r1, r3
 8004b46:	480b      	ldr	r0, [pc, #44]	; (8004b74 <set_Date+0xb4>)
 8004b48:	f006 fe3e 	bl	800b7c8 <HAL_RTC_SetDate>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d007      	beq.n	8004b62 <set_Date+0xa2>
 8004b52:	4b09      	ldr	r3, [pc, #36]	; (8004b78 <set_Date+0xb8>)
 8004b54:	881b      	ldrh	r3, [r3, #0]
 8004b56:	f043 0308 	orr.w	r3, r3, #8
 8004b5a:	b29a      	uxth	r2, r3
 8004b5c:	4b06      	ldr	r3, [pc, #24]	; (8004b78 <set_Date+0xb8>)
 8004b5e:	801a      	strh	r2, [r3, #0]
}
 8004b60:	e002      	b.n	8004b68 <set_Date+0xa8>
			setDate = true;
 8004b62:	4b06      	ldr	r3, [pc, #24]	; (8004b7c <set_Date+0xbc>)
 8004b64:	2201      	movs	r2, #1
 8004b66:	701a      	strb	r2, [r3, #0]
}
 8004b68:	bf00      	nop
 8004b6a:	3750      	adds	r7, #80	; 0x50
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}
 8004b70:	20001fde 	.word	0x20001fde
 8004b74:	20000b54 	.word	0x20000b54
 8004b78:	20001bc8 	.word	0x20001bc8
 8004b7c:	20001fdd 	.word	0x20001fdd

08004b80 <sec2str>:

	return ep;
}
//------------------------------------------------------------------------------------------
int sec2str(char *st)
{
 8004b80:	b590      	push	{r4, r7, lr}
 8004b82:	b093      	sub	sp, #76	; 0x4c
 8004b84:	af04      	add	r7, sp, #16
 8004b86:	6078      	str	r0, [r7, #4]
int ret = 0;
 8004b88:	2300      	movs	r3, #0
 8004b8a:	637b      	str	r3, [r7, #52]	; 0x34

	if (!setDate) {
 8004b8c:	4b40      	ldr	r3, [pc, #256]	; (8004c90 <sec2str+0x110>)
 8004b8e:	781b      	ldrb	r3, [r3, #0]
 8004b90:	f083 0301 	eor.w	r3, r3, #1
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d040      	beq.n	8004c1c <sec2str+0x9c>
		uint32_t sec = get_secCounter();
 8004b9a:	f7ff ff01 	bl	80049a0 <get_secCounter>
 8004b9e:	6338      	str	r0, [r7, #48]	; 0x30

		uint32_t day = sec / (60 * 60 * 24);
 8004ba0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ba2:	4a3c      	ldr	r2, [pc, #240]	; (8004c94 <sec2str+0x114>)
 8004ba4:	fba2 2303 	umull	r2, r3, r2, r3
 8004ba8:	0c1b      	lsrs	r3, r3, #16
 8004baa:	62fb      	str	r3, [r7, #44]	; 0x2c
		sec %= (60 * 60 * 24);
 8004bac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bae:	4a39      	ldr	r2, [pc, #228]	; (8004c94 <sec2str+0x114>)
 8004bb0:	fba2 1203 	umull	r1, r2, r2, r3
 8004bb4:	0c12      	lsrs	r2, r2, #16
 8004bb6:	4938      	ldr	r1, [pc, #224]	; (8004c98 <sec2str+0x118>)
 8004bb8:	fb01 f202 	mul.w	r2, r1, r2
 8004bbc:	1a9b      	subs	r3, r3, r2
 8004bbe:	633b      	str	r3, [r7, #48]	; 0x30
		uint32_t hour = sec / (60 * 60);
 8004bc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bc2:	4a36      	ldr	r2, [pc, #216]	; (8004c9c <sec2str+0x11c>)
 8004bc4:	fba2 2303 	umull	r2, r3, r2, r3
 8004bc8:	0adb      	lsrs	r3, r3, #11
 8004bca:	62bb      	str	r3, [r7, #40]	; 0x28
		sec %= (60 * 60);
 8004bcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bce:	4a33      	ldr	r2, [pc, #204]	; (8004c9c <sec2str+0x11c>)
 8004bd0:	fba2 1203 	umull	r1, r2, r2, r3
 8004bd4:	0ad2      	lsrs	r2, r2, #11
 8004bd6:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8004bda:	fb01 f202 	mul.w	r2, r1, r2
 8004bde:	1a9b      	subs	r3, r3, r2
 8004be0:	633b      	str	r3, [r7, #48]	; 0x30
		uint32_t min = sec / (60);
 8004be2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004be4:	4a2e      	ldr	r2, [pc, #184]	; (8004ca0 <sec2str+0x120>)
 8004be6:	fba2 2303 	umull	r2, r3, r2, r3
 8004bea:	095b      	lsrs	r3, r3, #5
 8004bec:	627b      	str	r3, [r7, #36]	; 0x24
		sec %= 60;
 8004bee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004bf0:	4b2b      	ldr	r3, [pc, #172]	; (8004ca0 <sec2str+0x120>)
 8004bf2:	fba3 1302 	umull	r1, r3, r3, r2
 8004bf6:	0959      	lsrs	r1, r3, #5
 8004bf8:	460b      	mov	r3, r1
 8004bfa:	011b      	lsls	r3, r3, #4
 8004bfc:	1a5b      	subs	r3, r3, r1
 8004bfe:	009b      	lsls	r3, r3, #2
 8004c00:	1ad3      	subs	r3, r2, r3
 8004c02:	633b      	str	r3, [r7, #48]	; 0x30

		ret = sprintf(st, "%lu.%02lu:%02lu:%02lu", day, hour, min, sec);
 8004c04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c06:	9301      	str	r3, [sp, #4]
 8004c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c0a:	9300      	str	r3, [sp, #0]
 8004c0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c0e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c10:	4924      	ldr	r1, [pc, #144]	; (8004ca4 <sec2str+0x124>)
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f00b fba8 	bl	8010368 <siprintf>
 8004c18:	6378      	str	r0, [r7, #52]	; 0x34
 8004c1a:	e034      	b.n	8004c86 <sec2str+0x106>
	} else {
		RTC_TimeTypeDef sTime;
		RTC_DateTypeDef sDate;
		if (HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN)) devError |= devRTC;
 8004c1c:	f107 030c 	add.w	r3, r7, #12
 8004c20:	2200      	movs	r2, #0
 8004c22:	4619      	mov	r1, r3
 8004c24:	4820      	ldr	r0, [pc, #128]	; (8004ca8 <sec2str+0x128>)
 8004c26:	f006 fe56 	bl	800b8d6 <HAL_RTC_GetDate>
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d007      	beq.n	8004c40 <sec2str+0xc0>
 8004c30:	4b1e      	ldr	r3, [pc, #120]	; (8004cac <sec2str+0x12c>)
 8004c32:	881b      	ldrh	r3, [r3, #0]
 8004c34:	f043 0308 	orr.w	r3, r3, #8
 8004c38:	b29a      	uxth	r2, r3
 8004c3a:	4b1c      	ldr	r3, [pc, #112]	; (8004cac <sec2str+0x12c>)
 8004c3c:	801a      	strh	r2, [r3, #0]
 8004c3e:	e022      	b.n	8004c86 <sec2str+0x106>
		else {
			if (HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN)) devError |= devRTC;
 8004c40:	f107 0310 	add.w	r3, r7, #16
 8004c44:	2200      	movs	r2, #0
 8004c46:	4619      	mov	r1, r3
 8004c48:	4817      	ldr	r0, [pc, #92]	; (8004ca8 <sec2str+0x128>)
 8004c4a:	f006 fd61 	bl	800b710 <HAL_RTC_GetTime>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d007      	beq.n	8004c64 <sec2str+0xe4>
 8004c54:	4b15      	ldr	r3, [pc, #84]	; (8004cac <sec2str+0x12c>)
 8004c56:	881b      	ldrh	r3, [r3, #0]
 8004c58:	f043 0308 	orr.w	r3, r3, #8
 8004c5c:	b29a      	uxth	r2, r3
 8004c5e:	4b13      	ldr	r3, [pc, #76]	; (8004cac <sec2str+0x12c>)
 8004c60:	801a      	strh	r2, [r3, #0]
 8004c62:	e010      	b.n	8004c86 <sec2str+0x106>
			else {
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
								sDate.Date, sDate.Month,
 8004c64:	7bbb      	ldrb	r3, [r7, #14]
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
 8004c66:	4618      	mov	r0, r3
								sDate.Date, sDate.Month,
 8004c68:	7b7b      	ldrb	r3, [r7, #13]
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
 8004c6a:	461c      	mov	r4, r3
								sTime.Hours, sTime.Minutes, sTime.Seconds);
 8004c6c:	7c3b      	ldrb	r3, [r7, #16]
 8004c6e:	7c7a      	ldrb	r2, [r7, #17]
 8004c70:	7cb9      	ldrb	r1, [r7, #18]
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
 8004c72:	9102      	str	r1, [sp, #8]
 8004c74:	9201      	str	r2, [sp, #4]
 8004c76:	9300      	str	r3, [sp, #0]
 8004c78:	4623      	mov	r3, r4
 8004c7a:	4602      	mov	r2, r0
 8004c7c:	490c      	ldr	r1, [pc, #48]	; (8004cb0 <sec2str+0x130>)
 8004c7e:	6878      	ldr	r0, [r7, #4]
 8004c80:	f00b fb72 	bl	8010368 <siprintf>
 8004c84:	6378      	str	r0, [r7, #52]	; 0x34
			}
		}
	}

	return ret;
 8004c86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	373c      	adds	r7, #60	; 0x3c
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	bd90      	pop	{r4, r7, pc}
 8004c90:	20001fdd 	.word	0x20001fdd
 8004c94:	c22e4507 	.word	0xc22e4507
 8004c98:	00015180 	.word	0x00015180
 8004c9c:	91a2b3c5 	.word	0x91a2b3c5
 8004ca0:	88888889 	.word	0x88888889
 8004ca4:	0801451c 	.word	0x0801451c
 8004ca8:	20000b54 	.word	0x20000b54
 8004cac:	20001bc8 	.word	0x20001bc8
 8004cb0:	08014534 	.word	0x08014534

08004cb4 <Report>:
//--------------------------------------------------------------------------------------------
void Report(const uint8_t addTime, const char *fmt, ...)
{
 8004cb4:	b40e      	push	{r1, r2, r3}
 8004cb6:	b590      	push	{r4, r7, lr}
 8004cb8:	b08a      	sub	sp, #40	; 0x28
 8004cba:	af00      	add	r7, sp, #0
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	71fb      	strb	r3, [r7, #7]
#ifdef SET_BLE
	if(sleep_mode) return;
#endif

	size_t len = MAX_UART_BUF;
 8004cc0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004cc4:	61bb      	str	r3, [r7, #24]
	char *buf = &cmdBuf[0];
 8004cc6:	4b37      	ldr	r3, [pc, #220]	; (8004da4 <Report+0xf0>)
 8004cc8:	617b      	str	r3, [r7, #20]

	uint8_t cnt = 32;
 8004cca:	2320      	movs	r3, #32
 8004ccc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint32_t stim = HAL_GetTick();
 8004cd0:	f002 fdac 	bl	800782c <HAL_GetTick>
 8004cd4:	6238      	str	r0, [r7, #32]
	uint32_t etim = stim;
 8004cd6:	6a3b      	ldr	r3, [r7, #32]
 8004cd8:	613b      	str	r3, [r7, #16]
	while (!uartRdy && cnt) {
 8004cda:	e00e      	b.n	8004cfa <Report+0x46>
		etim = HAL_GetTick();
 8004cdc:	f002 fda6 	bl	800782c <HAL_GetTick>
 8004ce0:	6138      	str	r0, [r7, #16]
		if (etim - stim) {
 8004ce2:	693a      	ldr	r2, [r7, #16]
 8004ce4:	6a3b      	ldr	r3, [r7, #32]
 8004ce6:	429a      	cmp	r2, r3
 8004ce8:	d007      	beq.n	8004cfa <Report+0x46>
			stim = HAL_GetTick();
 8004cea:	f002 fd9f 	bl	800782c <HAL_GetTick>
 8004cee:	6238      	str	r0, [r7, #32]
			cnt--;
 8004cf0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004cf4:	3b01      	subs	r3, #1
 8004cf6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (!uartRdy && cnt) {
 8004cfa:	4b2b      	ldr	r3, [pc, #172]	; (8004da8 <Report+0xf4>)
 8004cfc:	781b      	ldrb	r3, [r3, #0]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d103      	bne.n	8004d0a <Report+0x56>
 8004d02:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d1e8      	bne.n	8004cdc <Report+0x28>
		}
	}

	//if (buf) {
		*buf = '\0';
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	701a      	strb	r2, [r3, #0]
		int dl = 0;
 8004d10:	2300      	movs	r3, #0
 8004d12:	61fb      	str	r3, [r7, #28]
		if (addTime) {
 8004d14:	79fb      	ldrb	r3, [r7, #7]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d010      	beq.n	8004d3c <Report+0x88>
			dl = sec2str(buf);
 8004d1a:	6978      	ldr	r0, [r7, #20]
 8004d1c:	f7ff ff30 	bl	8004b80 <sec2str>
 8004d20:	61f8      	str	r0, [r7, #28]
			strcat(buf, " | ");
 8004d22:	6978      	ldr	r0, [r7, #20]
 8004d24:	f7fb fa54 	bl	80001d0 <strlen>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	461a      	mov	r2, r3
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	4413      	add	r3, r2
 8004d30:	4a1e      	ldr	r2, [pc, #120]	; (8004dac <Report+0xf8>)
 8004d32:	6810      	ldr	r0, [r2, #0]
 8004d34:	6018      	str	r0, [r3, #0]
			dl += 3;
 8004d36:	69fb      	ldr	r3, [r7, #28]
 8004d38:	3303      	adds	r3, #3
 8004d3a:	61fb      	str	r3, [r7, #28]
		}

		va_list args;
		va_start(args, fmt);
 8004d3c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004d40:	60fb      	str	r3, [r7, #12]
		vsnprintf(buf + dl, len - dl, fmt, args);
 8004d42:	69fb      	ldr	r3, [r7, #28]
 8004d44:	697a      	ldr	r2, [r7, #20]
 8004d46:	18d0      	adds	r0, r2, r3
 8004d48:	69fb      	ldr	r3, [r7, #28]
 8004d4a:	69ba      	ldr	r2, [r7, #24]
 8004d4c:	1ad1      	subs	r1, r2, r3
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004d52:	f00c fa47 	bl	80111e4 <vsniprintf>

		uartRdy = false;
 8004d56:	4b14      	ldr	r3, [pc, #80]	; (8004da8 <Report+0xf4>)
 8004d58:	2200      	movs	r2, #0
 8004d5a:	701a      	strb	r2, [r3, #0]
		if (HAL_UART_Transmit_DMA(cmdPort, (uint8_t *)buf, strlen(buf)) != HAL_OK) devError |= devUART;
 8004d5c:	4b14      	ldr	r3, [pc, #80]	; (8004db0 <Report+0xfc>)
 8004d5e:	681c      	ldr	r4, [r3, #0]
 8004d60:	6978      	ldr	r0, [r7, #20]
 8004d62:	f7fb fa35 	bl	80001d0 <strlen>
 8004d66:	4603      	mov	r3, r0
 8004d68:	b29b      	uxth	r3, r3
 8004d6a:	461a      	mov	r2, r3
 8004d6c:	6979      	ldr	r1, [r7, #20]
 8004d6e:	4620      	mov	r0, r4
 8004d70:	f009 f8f4 	bl	800df5c <HAL_UART_Transmit_DMA>
 8004d74:	4603      	mov	r3, r0
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d006      	beq.n	8004d88 <Report+0xd4>
 8004d7a:	4b0e      	ldr	r3, [pc, #56]	; (8004db4 <Report+0x100>)
 8004d7c:	881b      	ldrh	r3, [r3, #0]
 8004d7e:	f043 0302 	orr.w	r3, r3, #2
 8004d82:	b29a      	uxth	r2, r3
 8004d84:	4b0b      	ldr	r3, [pc, #44]	; (8004db4 <Report+0x100>)
 8004d86:	801a      	strh	r2, [r3, #0]
		while (!uartRdy) {} //HAL_Delay(1)
 8004d88:	bf00      	nop
 8004d8a:	4b07      	ldr	r3, [pc, #28]	; (8004da8 <Report+0xf4>)
 8004d8c:	781b      	ldrb	r3, [r3, #0]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d0fb      	beq.n	8004d8a <Report+0xd6>
	//	free(buf);
	//} else {
	//	devError |= devMEM;
	//}

}
 8004d92:	bf00      	nop
 8004d94:	bf00      	nop
 8004d96:	3728      	adds	r7, #40	; 0x28
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8004d9e:	b003      	add	sp, #12
 8004da0:	4770      	bx	lr
 8004da2:	bf00      	nop
 8004da4:	200013c8 	.word	0x200013c8
 8004da8:	20000014 	.word	0x20000014
 8004dac:	08014550 	.word	0x08014550
 8004db0:	20000010 	.word	0x20000010
 8004db4:	20001bc8 	.word	0x20001bc8

08004db8 <HAL_TIM_PeriodElapsedCallback>:



//------------------------------------------------------------------------------------------
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004db8:	b5b0      	push	{r4, r5, r7, lr}
 8004dba:	b084      	sub	sp, #16
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM4) {
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4a6c      	ldr	r2, [pc, #432]	; (8004f78 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d128      	bne.n	8004e1c <HAL_TIM_PeriodElapsedCallback+0x64>
		msCounter++;//inc_msCounter();
 8004dca:	4b6c      	ldr	r3, [pc, #432]	; (8004f7c <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8004dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dd0:	1c54      	adds	r4, r2, #1
 8004dd2:	f143 0500 	adc.w	r5, r3, #0
 8004dd6:	4b69      	ldr	r3, [pc, #420]	; (8004f7c <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8004dd8:	e9c3 4500 	strd	r4, r5, [r3]
		if (!(msCounter % _1s)) {// 1 seconda
 8004ddc:	4b67      	ldr	r3, [pc, #412]	; (8004f7c <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8004dde:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004de2:	f04f 0264 	mov.w	r2, #100	; 0x64
 8004de6:	f04f 0300 	mov.w	r3, #0
 8004dea:	f7fb ff9d 	bl	8000d28 <__aeabi_uldivmod>
 8004dee:	4313      	orrs	r3, r2
 8004df0:	f040 80bd 	bne.w	8004f6e <HAL_TIM_PeriodElapsedCallback+0x1b6>
			secCounter++;
 8004df4:	4b62      	ldr	r3, [pc, #392]	; (8004f80 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	3301      	adds	r3, #1
 8004dfa:	4a61      	ldr	r2, [pc, #388]	; (8004f80 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8004dfc:	6013      	str	r3, [r2, #0]
		  	HAL_GPIO_TogglePin(TIK_LED_GPIO_Port, TIK_LED_Pin);
 8004dfe:	2102      	movs	r1, #2
 8004e00:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004e04:	f003 fb04 	bl	8008410 <HAL_GPIO_TogglePin>
#ifdef SET_DISPLAY
		  	if (startSec) putEvt(evt_Sec);
 8004e08:	4b5e      	ldr	r3, [pc, #376]	; (8004f84 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8004e0a:	781b      	ldrb	r3, [r3, #0]
 8004e0c:	b2db      	uxtb	r3, r3
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	f000 80ad 	beq.w	8004f6e <HAL_TIM_PeriodElapsedCallback+0x1b6>
 8004e14:	2008      	movs	r0, #8
 8004e16:	f7ff fb47 	bl	80044a8 <putEvt>
			break;
		}
		//
	}
#endif
}
 8004e1a:	e0a8      	b.n	8004f6e <HAL_TIM_PeriodElapsedCallback+0x1b6>
	if (htim->Instance == TIM6) {
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a59      	ldr	r2, [pc, #356]	; (8004f88 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	f040 809a 	bne.w	8004f5c <HAL_TIM_PeriodElapsedCallback+0x1a4>
		uint8_t irdata = RECIV_PIN; //   
 8004e28:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004e2c:	4857      	ldr	r0, [pc, #348]	; (8004f8c <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8004e2e:	f003 fabf 	bl	80083b0 <HAL_GPIO_ReadPin>
 8004e32:	4603      	mov	r3, r0
 8004e34:	73fb      	strb	r3, [r7, #15]
		irparams.timer++;  // One more 50uS tick
 8004e36:	4b56      	ldr	r3, [pc, #344]	; (8004f90 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8004e38:	885b      	ldrh	r3, [r3, #2]
 8004e3a:	b29b      	uxth	r3, r3
 8004e3c:	3301      	adds	r3, #1
 8004e3e:	b29a      	uxth	r2, r3
 8004e40:	4b53      	ldr	r3, [pc, #332]	; (8004f90 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8004e42:	805a      	strh	r2, [r3, #2]
		if (irparams.rawlen >= RAWBUF) irparams.rcvstate = STATE_OVERFLOW;  // Buffer overflow
 8004e44:	4b52      	ldr	r3, [pc, #328]	; (8004f90 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8004e46:	785b      	ldrb	r3, [r3, #1]
		switch (irparams.rcvstate) {
 8004e48:	4b51      	ldr	r3, [pc, #324]	; (8004f90 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8004e4a:	781b      	ldrb	r3, [r3, #0]
 8004e4c:	b2db      	uxtb	r3, r3
 8004e4e:	3b02      	subs	r3, #2
 8004e50:	2b04      	cmp	r3, #4
 8004e52:	f200 808c 	bhi.w	8004f6e <HAL_TIM_PeriodElapsedCallback+0x1b6>
 8004e56:	a201      	add	r2, pc, #4	; (adr r2, 8004e5c <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8004e58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e5c:	08004e71 	.word	0x08004e71
 8004e60:	08004ec5 	.word	0x08004ec5
 8004e64:	08004ef9 	.word	0x08004ef9
 8004e68:	08004f3f 	.word	0x08004f3f
 8004e6c:	08004f4d 	.word	0x08004f4d
				if (irdata == MARK) {
 8004e70:	7bfb      	ldrb	r3, [r7, #15]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d174      	bne.n	8004f60 <HAL_TIM_PeriodElapsedCallback+0x1a8>
					if (irparams.timer < GAP_TICKS) { // Not big enough to be a gap.
 8004e76:	4b46      	ldr	r3, [pc, #280]	; (8004f90 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8004e78:	885b      	ldrh	r3, [r3, #2]
 8004e7a:	b29b      	uxth	r3, r3
 8004e7c:	2b63      	cmp	r3, #99	; 0x63
 8004e7e:	d803      	bhi.n	8004e88 <HAL_TIM_PeriodElapsedCallback+0xd0>
						irparams.timer = 0;
 8004e80:	4b43      	ldr	r3, [pc, #268]	; (8004f90 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8004e82:	2200      	movs	r2, #0
 8004e84:	805a      	strh	r2, [r3, #2]
			break;
 8004e86:	e06b      	b.n	8004f60 <HAL_TIM_PeriodElapsedCallback+0x1a8>
						irparams.overflow = 0;
 8004e88:	4b41      	ldr	r3, [pc, #260]	; (8004f90 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
						irparams.rawlen  = 0;
 8004e90:	4b3f      	ldr	r3, [pc, #252]	; (8004f90 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8004e92:	2200      	movs	r2, #0
 8004e94:	705a      	strb	r2, [r3, #1]
						irparams.rawbuf[irparams.rawlen++] = irparams.timer;
 8004e96:	4b3e      	ldr	r3, [pc, #248]	; (8004f90 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8004e98:	785b      	ldrb	r3, [r3, #1]
 8004e9a:	b2db      	uxtb	r3, r3
 8004e9c:	1c5a      	adds	r2, r3, #1
 8004e9e:	b2d1      	uxtb	r1, r2
 8004ea0:	4a3b      	ldr	r2, [pc, #236]	; (8004f90 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8004ea2:	7051      	strb	r1, [r2, #1]
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	4b3a      	ldr	r3, [pc, #232]	; (8004f90 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8004ea8:	885b      	ldrh	r3, [r3, #2]
 8004eaa:	b299      	uxth	r1, r3
 8004eac:	4a38      	ldr	r2, [pc, #224]	; (8004f90 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8004eae:	0043      	lsls	r3, r0, #1
 8004eb0:	4413      	add	r3, r2
 8004eb2:	460a      	mov	r2, r1
 8004eb4:	809a      	strh	r2, [r3, #4]
						irparams.timer = 0;
 8004eb6:	4b36      	ldr	r3, [pc, #216]	; (8004f90 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8004eb8:	2200      	movs	r2, #0
 8004eba:	805a      	strh	r2, [r3, #2]
						irparams.rcvstate = STATE_MARK;
 8004ebc:	4b34      	ldr	r3, [pc, #208]	; (8004f90 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8004ebe:	2203      	movs	r2, #3
 8004ec0:	701a      	strb	r2, [r3, #0]
			break;
 8004ec2:	e04d      	b.n	8004f60 <HAL_TIM_PeriodElapsedCallback+0x1a8>
				if (irdata == SPACE) {// Mark ended; Record time
 8004ec4:	7bfb      	ldrb	r3, [r7, #15]
 8004ec6:	2b01      	cmp	r3, #1
 8004ec8:	d14c      	bne.n	8004f64 <HAL_TIM_PeriodElapsedCallback+0x1ac>
					irparams.rawbuf[irparams.rawlen++] = irparams.timer;
 8004eca:	4b31      	ldr	r3, [pc, #196]	; (8004f90 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8004ecc:	785b      	ldrb	r3, [r3, #1]
 8004ece:	b2db      	uxtb	r3, r3
 8004ed0:	1c5a      	adds	r2, r3, #1
 8004ed2:	b2d1      	uxtb	r1, r2
 8004ed4:	4a2e      	ldr	r2, [pc, #184]	; (8004f90 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8004ed6:	7051      	strb	r1, [r2, #1]
 8004ed8:	4618      	mov	r0, r3
 8004eda:	4b2d      	ldr	r3, [pc, #180]	; (8004f90 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8004edc:	885b      	ldrh	r3, [r3, #2]
 8004ede:	b299      	uxth	r1, r3
 8004ee0:	4a2b      	ldr	r2, [pc, #172]	; (8004f90 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8004ee2:	0043      	lsls	r3, r0, #1
 8004ee4:	4413      	add	r3, r2
 8004ee6:	460a      	mov	r2, r1
 8004ee8:	809a      	strh	r2, [r3, #4]
					irparams.timer = 0;
 8004eea:	4b29      	ldr	r3, [pc, #164]	; (8004f90 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8004eec:	2200      	movs	r2, #0
 8004eee:	805a      	strh	r2, [r3, #2]
					irparams.rcvstate = STATE_SPACE;
 8004ef0:	4b27      	ldr	r3, [pc, #156]	; (8004f90 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8004ef2:	2204      	movs	r2, #4
 8004ef4:	701a      	strb	r2, [r3, #0]
			break;
 8004ef6:	e035      	b.n	8004f64 <HAL_TIM_PeriodElapsedCallback+0x1ac>
				if (irdata == MARK) {// Space just ended; Record time
 8004ef8:	7bfb      	ldrb	r3, [r7, #15]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d116      	bne.n	8004f2c <HAL_TIM_PeriodElapsedCallback+0x174>
					irparams.rawbuf[irparams.rawlen++] = irparams.timer;
 8004efe:	4b24      	ldr	r3, [pc, #144]	; (8004f90 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8004f00:	785b      	ldrb	r3, [r3, #1]
 8004f02:	b2db      	uxtb	r3, r3
 8004f04:	1c5a      	adds	r2, r3, #1
 8004f06:	b2d1      	uxtb	r1, r2
 8004f08:	4a21      	ldr	r2, [pc, #132]	; (8004f90 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8004f0a:	7051      	strb	r1, [r2, #1]
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	4b20      	ldr	r3, [pc, #128]	; (8004f90 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8004f10:	885b      	ldrh	r3, [r3, #2]
 8004f12:	b299      	uxth	r1, r3
 8004f14:	4a1e      	ldr	r2, [pc, #120]	; (8004f90 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8004f16:	0043      	lsls	r3, r0, #1
 8004f18:	4413      	add	r3, r2
 8004f1a:	460a      	mov	r2, r1
 8004f1c:	809a      	strh	r2, [r3, #4]
					irparams.timer = 0;
 8004f1e:	4b1c      	ldr	r3, [pc, #112]	; (8004f90 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8004f20:	2200      	movs	r2, #0
 8004f22:	805a      	strh	r2, [r3, #2]
					irparams.rcvstate = STATE_MARK;
 8004f24:	4b1a      	ldr	r3, [pc, #104]	; (8004f90 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8004f26:	2203      	movs	r2, #3
 8004f28:	701a      	strb	r2, [r3, #0]
			break;
 8004f2a:	e01d      	b.n	8004f68 <HAL_TIM_PeriodElapsedCallback+0x1b0>
				} else if (irparams.timer > GAP_TICKS) {// Space
 8004f2c:	4b18      	ldr	r3, [pc, #96]	; (8004f90 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8004f2e:	885b      	ldrh	r3, [r3, #2]
 8004f30:	b29b      	uxth	r3, r3
 8004f32:	2b64      	cmp	r3, #100	; 0x64
 8004f34:	d918      	bls.n	8004f68 <HAL_TIM_PeriodElapsedCallback+0x1b0>
					irparams.rcvstate = STATE_STOP;
 8004f36:	4b16      	ldr	r3, [pc, #88]	; (8004f90 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8004f38:	2205      	movs	r2, #5
 8004f3a:	701a      	strb	r2, [r3, #0]
			break;
 8004f3c:	e014      	b.n	8004f68 <HAL_TIM_PeriodElapsedCallback+0x1b0>
			 	if (irdata == MARK) irparams.timer = 0;  // Reset gap timer
 8004f3e:	7bfb      	ldrb	r3, [r7, #15]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d113      	bne.n	8004f6c <HAL_TIM_PeriodElapsedCallback+0x1b4>
 8004f44:	4b12      	ldr	r3, [pc, #72]	; (8004f90 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8004f46:	2200      	movs	r2, #0
 8004f48:	805a      	strh	r2, [r3, #2]
			break;
 8004f4a:	e00f      	b.n	8004f6c <HAL_TIM_PeriodElapsedCallback+0x1b4>
				irparams.overflow = 1;
 8004f4c:	4b10      	ldr	r3, [pc, #64]	; (8004f90 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8004f4e:	2201      	movs	r2, #1
 8004f50:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				irparams.rcvstate = STATE_STOP;
 8004f54:	4b0e      	ldr	r3, [pc, #56]	; (8004f90 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8004f56:	2205      	movs	r2, #5
 8004f58:	701a      	strb	r2, [r3, #0]
			break;
 8004f5a:	e008      	b.n	8004f6e <HAL_TIM_PeriodElapsedCallback+0x1b6>
	}
 8004f5c:	bf00      	nop
 8004f5e:	e006      	b.n	8004f6e <HAL_TIM_PeriodElapsedCallback+0x1b6>
			break;
 8004f60:	bf00      	nop
 8004f62:	e004      	b.n	8004f6e <HAL_TIM_PeriodElapsedCallback+0x1b6>
			break;
 8004f64:	bf00      	nop
 8004f66:	e002      	b.n	8004f6e <HAL_TIM_PeriodElapsedCallback+0x1b6>
			break;
 8004f68:	bf00      	nop
 8004f6a:	e000      	b.n	8004f6e <HAL_TIM_PeriodElapsedCallback+0x1b6>
			break;
 8004f6c:	bf00      	nop
}
 8004f6e:	bf00      	nop
 8004f70:	3710      	adds	r7, #16
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bdb0      	pop	{r4, r5, r7, pc}
 8004f76:	bf00      	nop
 8004f78:	40000800 	.word	0x40000800
 8004f7c:	20001bd0 	.word	0x20001bd0
 8004f80:	20001bcc 	.word	0x20001bcc
 8004f84:	2000300c 	.word	0x2000300c
 8004f88:	40001000 	.word	0x40001000
 8004f8c:	48000800 	.word	0x48000800
 8004f90:	20000454 	.word	0x20000454

08004f94 <HAL_UART_TxCpltCallback>:
//--------------------------------------------------------------------------------------------

//-------------------------------------------------------------------------------------------
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b083      	sub	sp, #12
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a0a      	ldr	r2, [pc, #40]	; (8004fcc <HAL_UART_TxCpltCallback+0x38>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d103      	bne.n	8004fae <HAL_UART_TxCpltCallback+0x1a>
		uartRdy = 1;
 8004fa6:	4b0a      	ldr	r3, [pc, #40]	; (8004fd0 <HAL_UART_TxCpltCallback+0x3c>)
 8004fa8:	2201      	movs	r2, #1
 8004faa:	701a      	strb	r2, [r3, #0]
	else
	if (huart->Instance == USART3) {
		bleRdy = 1;
	}
#endif
}
 8004fac:	e007      	b.n	8004fbe <HAL_UART_TxCpltCallback+0x2a>
	if (huart->Instance == USART3) {
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	4a08      	ldr	r2, [pc, #32]	; (8004fd4 <HAL_UART_TxCpltCallback+0x40>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d102      	bne.n	8004fbe <HAL_UART_TxCpltCallback+0x2a>
		bleRdy = 1;
 8004fb8:	4b07      	ldr	r3, [pc, #28]	; (8004fd8 <HAL_UART_TxCpltCallback+0x44>)
 8004fba:	2201      	movs	r2, #1
 8004fbc:	701a      	strb	r2, [r3, #0]
}
 8004fbe:	bf00      	nop
 8004fc0:	370c      	adds	r7, #12
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc8:	4770      	bx	lr
 8004fca:	bf00      	nop
 8004fcc:	40004400 	.word	0x40004400
 8004fd0:	20000014 	.word	0x20000014
 8004fd4:	40004800 	.word	0x40004800
 8004fd8:	2000021c 	.word	0x2000021c

08004fdc <HAL_UART_ErrorCallback>:
//-------------------------------------------------------------------------------------------
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b083      	sub	sp, #12
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4a0e      	ldr	r2, [pc, #56]	; (8005024 <HAL_UART_ErrorCallback+0x48>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d107      	bne.n	8004ffe <HAL_UART_ErrorCallback+0x22>
		devError |= devUART;
 8004fee:	4b0e      	ldr	r3, [pc, #56]	; (8005028 <HAL_UART_ErrorCallback+0x4c>)
 8004ff0:	881b      	ldrh	r3, [r3, #0]
 8004ff2:	f043 0302 	orr.w	r3, r3, #2
 8004ff6:	b29a      	uxth	r2, r3
 8004ff8:	4b0b      	ldr	r3, [pc, #44]	; (8005028 <HAL_UART_ErrorCallback+0x4c>)
 8004ffa:	801a      	strh	r2, [r3, #0]
	else
	if (huart->Instance == USART3) {
		devError |= devBLE;
	}
#endif
}
 8004ffc:	e00b      	b.n	8005016 <HAL_UART_ErrorCallback+0x3a>
	if (huart->Instance == USART3) {
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	4a0a      	ldr	r2, [pc, #40]	; (800502c <HAL_UART_ErrorCallback+0x50>)
 8005004:	4293      	cmp	r3, r2
 8005006:	d106      	bne.n	8005016 <HAL_UART_ErrorCallback+0x3a>
		devError |= devBLE;
 8005008:	4b07      	ldr	r3, [pc, #28]	; (8005028 <HAL_UART_ErrorCallback+0x4c>)
 800500a:	881b      	ldrh	r3, [r3, #0]
 800500c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005010:	b29a      	uxth	r2, r3
 8005012:	4b05      	ldr	r3, [pc, #20]	; (8005028 <HAL_UART_ErrorCallback+0x4c>)
 8005014:	801a      	strh	r2, [r3, #0]
}
 8005016:	bf00      	nop
 8005018:	370c      	adds	r7, #12
 800501a:	46bd      	mov	sp, r7
 800501c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005020:	4770      	bx	lr
 8005022:	bf00      	nop
 8005024:	40004400 	.word	0x40004400
 8005028:	20001bc8 	.word	0x20001bc8
 800502c:	40004800 	.word	0x40004800

08005030 <HAL_UART_RxCpltCallback>:
//-------------------------------------------------------------------------------------------
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005030:	b590      	push	{r4, r7, lr}
 8005032:	b091      	sub	sp, #68	; 0x44
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
#if defined(SET_BLE) || defined(SET_AUDIO)
	if (huart->Instance == USART3) {
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a86      	ldr	r2, [pc, #536]	; (8005258 <HAL_UART_RxCpltCallback+0x228>)
 800503e:	4293      	cmp	r3, r2
 8005040:	f040 8085 	bne.w	800514e <HAL_UART_RxCpltCallback+0x11e>
		if ((rxbByte > 0x0D) && (rxbByte < 0x80)) {
 8005044:	4b85      	ldr	r3, [pc, #532]	; (800525c <HAL_UART_RxCpltCallback+0x22c>)
 8005046:	781b      	ldrb	r3, [r3, #0]
 8005048:	2b0d      	cmp	r3, #13
 800504a:	d91a      	bls.n	8005082 <HAL_UART_RxCpltCallback+0x52>
 800504c:	4b83      	ldr	r3, [pc, #524]	; (800525c <HAL_UART_RxCpltCallback+0x22c>)
 800504e:	781b      	ldrb	r3, [r3, #0]
 8005050:	b25b      	sxtb	r3, r3
 8005052:	2b00      	cmp	r3, #0
 8005054:	db15      	blt.n	8005082 <HAL_UART_RxCpltCallback+0x52>
			if (rxbByte >= 0x20) adone = 1;
 8005056:	4b81      	ldr	r3, [pc, #516]	; (800525c <HAL_UART_RxCpltCallback+0x22c>)
 8005058:	781b      	ldrb	r3, [r3, #0]
 800505a:	2b1f      	cmp	r3, #31
 800505c:	d902      	bls.n	8005064 <HAL_UART_RxCpltCallback+0x34>
 800505e:	4b80      	ldr	r3, [pc, #512]	; (8005260 <HAL_UART_RxCpltCallback+0x230>)
 8005060:	2201      	movs	r2, #1
 8005062:	701a      	strb	r2, [r3, #0]
			if (adone) rxbBuf[rxbInd++] = (char)rxbByte;
 8005064:	4b7e      	ldr	r3, [pc, #504]	; (8005260 <HAL_UART_RxCpltCallback+0x230>)
 8005066:	781b      	ldrb	r3, [r3, #0]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d00a      	beq.n	8005082 <HAL_UART_RxCpltCallback+0x52>
 800506c:	4b7d      	ldr	r3, [pc, #500]	; (8005264 <HAL_UART_RxCpltCallback+0x234>)
 800506e:	881b      	ldrh	r3, [r3, #0]
 8005070:	1c5a      	adds	r2, r3, #1
 8005072:	b291      	uxth	r1, r2
 8005074:	4a7b      	ldr	r2, [pc, #492]	; (8005264 <HAL_UART_RxCpltCallback+0x234>)
 8005076:	8011      	strh	r1, [r2, #0]
 8005078:	461a      	mov	r2, r3
 800507a:	4b78      	ldr	r3, [pc, #480]	; (800525c <HAL_UART_RxCpltCallback+0x22c>)
 800507c:	7819      	ldrb	r1, [r3, #0]
 800507e:	4b7a      	ldr	r3, [pc, #488]	; (8005268 <HAL_UART_RxCpltCallback+0x238>)
 8005080:	5499      	strb	r1, [r3, r2]
		}
		if (adone) {
 8005082:	4b77      	ldr	r3, [pc, #476]	; (8005260 <HAL_UART_RxCpltCallback+0x230>)
 8005084:	781b      	ldrb	r3, [r3, #0]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d050      	beq.n	800512c <HAL_UART_RxCpltCallback+0xfc>
		//rxbBuf[rxbInd++] = (char)rxbByte;
			if (rxbByte == 0x0a) {// '\n'
 800508a:	4b74      	ldr	r3, [pc, #464]	; (800525c <HAL_UART_RxCpltCallback+0x22c>)
 800508c:	781b      	ldrb	r3, [r3, #0]
 800508e:	2b0a      	cmp	r3, #10
 8005090:	d14c      	bne.n	800512c <HAL_UART_RxCpltCallback+0xfc>
				//rxbBuf[--rxbInd] = '\0';
				if (bleQueAckFlag) {
 8005092:	4b76      	ldr	r3, [pc, #472]	; (800526c <HAL_UART_RxCpltCallback+0x23c>)
 8005094:	781b      	ldrb	r3, [r3, #0]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d03c      	beq.n	8005114 <HAL_UART_RxCpltCallback+0xe4>
					int len = strlen(rxbBuf);
 800509a:	4873      	ldr	r0, [pc, #460]	; (8005268 <HAL_UART_RxCpltCallback+0x238>)
 800509c:	f7fb f898 	bl	80001d0 <strlen>
 80050a0:	4603      	mov	r3, r0
 80050a2:	60fb      	str	r3, [r7, #12]
					//            BLE
					char *from = (char *)calloc(1, len + 1);
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	3301      	adds	r3, #1
 80050a8:	4619      	mov	r1, r3
 80050aa:	2001      	movs	r0, #1
 80050ac:	f00a fae8 	bl	800f680 <calloc>
 80050b0:	4603      	mov	r3, r0
 80050b2:	60bb      	str	r3, [r7, #8]
					if (from) {
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d025      	beq.n	8005106 <HAL_UART_RxCpltCallback+0xd6>
						memcpy(from, rxbBuf, len);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	461a      	mov	r2, r3
 80050be:	496a      	ldr	r1, [pc, #424]	; (8005268 <HAL_UART_RxCpltCallback+0x238>)
 80050c0:	68b8      	ldr	r0, [r7, #8]
 80050c2:	f00a fbcb 	bl	800f85c <memcpy>
						if (putRECQ(from, &bleQueAck) < 0) {
 80050c6:	496a      	ldr	r1, [pc, #424]	; (8005270 <HAL_UART_RxCpltCallback+0x240>)
 80050c8:	68b8      	ldr	r0, [r7, #8]
 80050ca:	f7fc fffe 	bl	80020ca <putRECQ>
 80050ce:	4603      	mov	r3, r0
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	da0a      	bge.n	80050ea <HAL_UART_RxCpltCallback+0xba>
							devError |= devQUE;
 80050d4:	4b67      	ldr	r3, [pc, #412]	; (8005274 <HAL_UART_RxCpltCallback+0x244>)
 80050d6:	881b      	ldrh	r3, [r3, #0]
 80050d8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80050dc:	b29a      	uxth	r2, r3
 80050de:	4b65      	ldr	r3, [pc, #404]	; (8005274 <HAL_UART_RxCpltCallback+0x244>)
 80050e0:	801a      	strh	r2, [r3, #0]
							free(from);
 80050e2:	68b8      	ldr	r0, [r7, #8]
 80050e4:	f00a fbb2 	bl	800f84c <free>
 80050e8:	e014      	b.n	8005114 <HAL_UART_RxCpltCallback+0xe4>
						} else {
							if (devError & devQUE) devError &= ~devQUE;
 80050ea:	4b62      	ldr	r3, [pc, #392]	; (8005274 <HAL_UART_RxCpltCallback+0x244>)
 80050ec:	881b      	ldrh	r3, [r3, #0]
 80050ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d00e      	beq.n	8005114 <HAL_UART_RxCpltCallback+0xe4>
 80050f6:	4b5f      	ldr	r3, [pc, #380]	; (8005274 <HAL_UART_RxCpltCallback+0x244>)
 80050f8:	881b      	ldrh	r3, [r3, #0]
 80050fa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80050fe:	b29a      	uxth	r2, r3
 8005100:	4b5c      	ldr	r3, [pc, #368]	; (8005274 <HAL_UART_RxCpltCallback+0x244>)
 8005102:	801a      	strh	r2, [r3, #0]
 8005104:	e006      	b.n	8005114 <HAL_UART_RxCpltCallback+0xe4>
						}
					} else {
						devError |= devMEM;
 8005106:	4b5b      	ldr	r3, [pc, #364]	; (8005274 <HAL_UART_RxCpltCallback+0x244>)
 8005108:	881b      	ldrh	r3, [r3, #0]
 800510a:	f043 0304 	orr.w	r3, r3, #4
 800510e:	b29a      	uxth	r2, r3
 8005110:	4b58      	ldr	r3, [pc, #352]	; (8005274 <HAL_UART_RxCpltCallback+0x244>)
 8005112:	801a      	strh	r2, [r3, #0]
					}
					//-----------------------------------------------------------------------------
				}
				rxbInd = 0;
 8005114:	4b53      	ldr	r3, [pc, #332]	; (8005264 <HAL_UART_RxCpltCallback+0x234>)
 8005116:	2200      	movs	r2, #0
 8005118:	801a      	strh	r2, [r3, #0]
				adone = 0;
 800511a:	4b51      	ldr	r3, [pc, #324]	; (8005260 <HAL_UART_RxCpltCallback+0x230>)
 800511c:	2200      	movs	r2, #0
 800511e:	701a      	strb	r2, [r3, #0]
				memset(rxbBuf, 0, sizeof(rxbBuf));
 8005120:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005124:	2100      	movs	r1, #0
 8005126:	4850      	ldr	r0, [pc, #320]	; (8005268 <HAL_UART_RxCpltCallback+0x238>)
 8005128:	f00a fba6 	bl	800f878 <memset>
			}
		}
		//
		if (HAL_UART_Receive_IT(huart, &rxbByte, 1) != HAL_OK) devError |= devBLE;
 800512c:	2201      	movs	r2, #1
 800512e:	494b      	ldr	r1, [pc, #300]	; (800525c <HAL_UART_RxCpltCallback+0x22c>)
 8005130:	6878      	ldr	r0, [r7, #4]
 8005132:	f008 febd 	bl	800deb0 <HAL_UART_Receive_IT>
 8005136:	4603      	mov	r3, r0
 8005138:	2b00      	cmp	r3, #0
 800513a:	f000 82d3 	beq.w	80056e4 <HAL_UART_RxCpltCallback+0x6b4>
 800513e:	4b4d      	ldr	r3, [pc, #308]	; (8005274 <HAL_UART_RxCpltCallback+0x244>)
 8005140:	881b      	ldrh	r3, [r3, #0]
 8005142:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005146:	b29a      	uxth	r2, r3
 8005148:	4b4a      	ldr	r3, [pc, #296]	; (8005274 <HAL_UART_RxCpltCallback+0x244>)
 800514a:	801a      	strh	r2, [r3, #0]
			*rxBuf = '\0';
		}

		if (HAL_UART_Receive_IT(huart, &rxByte, 1) != HAL_OK) devError |= devUART;
	}
}
 800514c:	e2ca      	b.n	80056e4 <HAL_UART_RxCpltCallback+0x6b4>
	if (huart->Instance == USART2) {
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a49      	ldr	r2, [pc, #292]	; (8005278 <HAL_UART_RxCpltCallback+0x248>)
 8005154:	4293      	cmp	r3, r2
 8005156:	f040 82c5 	bne.w	80056e4 <HAL_UART_RxCpltCallback+0x6b4>
		rxBuf[rxInd++] = (char)rxByte;
 800515a:	4b48      	ldr	r3, [pc, #288]	; (800527c <HAL_UART_RxCpltCallback+0x24c>)
 800515c:	881b      	ldrh	r3, [r3, #0]
 800515e:	1c5a      	adds	r2, r3, #1
 8005160:	b291      	uxth	r1, r2
 8005162:	4a46      	ldr	r2, [pc, #280]	; (800527c <HAL_UART_RxCpltCallback+0x24c>)
 8005164:	8011      	strh	r1, [r2, #0]
 8005166:	461a      	mov	r2, r3
 8005168:	4b45      	ldr	r3, [pc, #276]	; (8005280 <HAL_UART_RxCpltCallback+0x250>)
 800516a:	7819      	ldrb	r1, [r3, #0]
 800516c:	4b45      	ldr	r3, [pc, #276]	; (8005284 <HAL_UART_RxCpltCallback+0x254>)
 800516e:	5499      	strb	r1, [r3, r2]
		if (rxByte == 0x0a) {//end of line
 8005170:	4b43      	ldr	r3, [pc, #268]	; (8005280 <HAL_UART_RxCpltCallback+0x250>)
 8005172:	781b      	ldrb	r3, [r3, #0]
 8005174:	2b0a      	cmp	r3, #10
 8005176:	f040 82a6 	bne.w	80056c6 <HAL_UART_RxCpltCallback+0x696>
			rxBuf[--rxInd] = '\0';
 800517a:	4b40      	ldr	r3, [pc, #256]	; (800527c <HAL_UART_RxCpltCallback+0x24c>)
 800517c:	881b      	ldrh	r3, [r3, #0]
 800517e:	3b01      	subs	r3, #1
 8005180:	b29a      	uxth	r2, r3
 8005182:	4b3e      	ldr	r3, [pc, #248]	; (800527c <HAL_UART_RxCpltCallback+0x24c>)
 8005184:	801a      	strh	r2, [r3, #0]
 8005186:	4b3d      	ldr	r3, [pc, #244]	; (800527c <HAL_UART_RxCpltCallback+0x24c>)
 8005188:	881b      	ldrh	r3, [r3, #0]
 800518a:	461a      	mov	r2, r3
 800518c:	4b3d      	ldr	r3, [pc, #244]	; (8005284 <HAL_UART_RxCpltCallback+0x254>)
 800518e:	2100      	movs	r1, #0
 8005190:	5499      	strb	r1, [r3, r2]
			int i, ev = -1;
 8005192:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005196:	63bb      	str	r3, [r7, #56]	; 0x38
			if (strlen(rxBuf) > 2) {
 8005198:	483a      	ldr	r0, [pc, #232]	; (8005284 <HAL_UART_RxCpltCallback+0x254>)
 800519a:	f7fb f819 	bl	80001d0 <strlen>
 800519e:	4603      	mov	r3, r0
 80051a0:	2b02      	cmp	r3, #2
 80051a2:	f240 828a 	bls.w	80056ba <HAL_UART_RxCpltCallback+0x68a>
				if ( (strstr(rxBuf, "at+")) || (strstr(rxBuf, "AT+")) ) {
 80051a6:	4938      	ldr	r1, [pc, #224]	; (8005288 <HAL_UART_RxCpltCallback+0x258>)
 80051a8:	4836      	ldr	r0, [pc, #216]	; (8005284 <HAL_UART_RxCpltCallback+0x254>)
 80051aa:	f00b f91e 	bl	80103ea <strstr>
 80051ae:	4603      	mov	r3, r0
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d106      	bne.n	80051c2 <HAL_UART_RxCpltCallback+0x192>
 80051b4:	4935      	ldr	r1, [pc, #212]	; (800528c <HAL_UART_RxCpltCallback+0x25c>)
 80051b6:	4833      	ldr	r0, [pc, #204]	; (8005284 <HAL_UART_RxCpltCallback+0x254>)
 80051b8:	f00b f917 	bl	80103ea <strstr>
 80051bc:	4603      	mov	r3, r0
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d047      	beq.n	8005252 <HAL_UART_RxCpltCallback+0x222>
					if (bleQueCmdFlag) {
 80051c2:	4b33      	ldr	r3, [pc, #204]	; (8005290 <HAL_UART_RxCpltCallback+0x260>)
 80051c4:	781b      	ldrb	r3, [r3, #0]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d03f      	beq.n	800524a <HAL_UART_RxCpltCallback+0x21a>
						int len = strlen(rxBuf);
 80051ca:	482e      	ldr	r0, [pc, #184]	; (8005284 <HAL_UART_RxCpltCallback+0x254>)
 80051cc:	f7fb f800 	bl	80001d0 <strlen>
 80051d0:	4603      	mov	r3, r0
 80051d2:	617b      	str	r3, [r7, #20]
						char *to = (char *)calloc(1, len + 3);
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	3303      	adds	r3, #3
 80051d8:	4619      	mov	r1, r3
 80051da:	2001      	movs	r0, #1
 80051dc:	f00a fa50 	bl	800f680 <calloc>
 80051e0:	4603      	mov	r3, r0
 80051e2:	613b      	str	r3, [r7, #16]
						if (to) {
 80051e4:	693b      	ldr	r3, [r7, #16]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d028      	beq.n	800523c <HAL_UART_RxCpltCallback+0x20c>
							memcpy(to, rxBuf, len);
 80051ea:	697b      	ldr	r3, [r7, #20]
 80051ec:	461a      	mov	r2, r3
 80051ee:	4925      	ldr	r1, [pc, #148]	; (8005284 <HAL_UART_RxCpltCallback+0x254>)
 80051f0:	6938      	ldr	r0, [r7, #16]
 80051f2:	f00a fb33 	bl	800f85c <memcpy>
							toUppers(to);
 80051f6:	6938      	ldr	r0, [r7, #16]
 80051f8:	f7ff fc32 	bl	8004a60 <toUppers>
							if (putRECQ(to, &bleQueCmd) < 0) {
 80051fc:	4925      	ldr	r1, [pc, #148]	; (8005294 <HAL_UART_RxCpltCallback+0x264>)
 80051fe:	6938      	ldr	r0, [r7, #16]
 8005200:	f7fc ff63 	bl	80020ca <putRECQ>
 8005204:	4603      	mov	r3, r0
 8005206:	2b00      	cmp	r3, #0
 8005208:	da0a      	bge.n	8005220 <HAL_UART_RxCpltCallback+0x1f0>
								devError |= devQUE;
 800520a:	4b1a      	ldr	r3, [pc, #104]	; (8005274 <HAL_UART_RxCpltCallback+0x244>)
 800520c:	881b      	ldrh	r3, [r3, #0]
 800520e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005212:	b29a      	uxth	r2, r3
 8005214:	4b17      	ldr	r3, [pc, #92]	; (8005274 <HAL_UART_RxCpltCallback+0x244>)
 8005216:	801a      	strh	r2, [r3, #0]
								free(to);
 8005218:	6938      	ldr	r0, [r7, #16]
 800521a:	f00a fb17 	bl	800f84c <free>
 800521e:	e014      	b.n	800524a <HAL_UART_RxCpltCallback+0x21a>
								if (devError & devQUE) devError &= ~devQUE;
 8005220:	4b14      	ldr	r3, [pc, #80]	; (8005274 <HAL_UART_RxCpltCallback+0x244>)
 8005222:	881b      	ldrh	r3, [r3, #0]
 8005224:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005228:	2b00      	cmp	r3, #0
 800522a:	d00e      	beq.n	800524a <HAL_UART_RxCpltCallback+0x21a>
 800522c:	4b11      	ldr	r3, [pc, #68]	; (8005274 <HAL_UART_RxCpltCallback+0x244>)
 800522e:	881b      	ldrh	r3, [r3, #0]
 8005230:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005234:	b29a      	uxth	r2, r3
 8005236:	4b0f      	ldr	r3, [pc, #60]	; (8005274 <HAL_UART_RxCpltCallback+0x244>)
 8005238:	801a      	strh	r2, [r3, #0]
 800523a:	e006      	b.n	800524a <HAL_UART_RxCpltCallback+0x21a>
							devError |= devMEM;
 800523c:	4b0d      	ldr	r3, [pc, #52]	; (8005274 <HAL_UART_RxCpltCallback+0x244>)
 800523e:	881b      	ldrh	r3, [r3, #0]
 8005240:	f043 0304 	orr.w	r3, r3, #4
 8005244:	b29a      	uxth	r2, r3
 8005246:	4b0b      	ldr	r3, [pc, #44]	; (8005274 <HAL_UART_RxCpltCallback+0x244>)
 8005248:	801a      	strh	r2, [r3, #0]
					ev = -2;
 800524a:	f06f 0301 	mvn.w	r3, #1
 800524e:	63bb      	str	r3, [r7, #56]	; 0x38
 8005250:	e226      	b.n	80056a0 <HAL_UART_RxCpltCallback+0x670>
					for (i = 0; i < MAX_CMDS; i++) {
 8005252:	2300      	movs	r3, #0
 8005254:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005256:	e21d      	b.n	8005694 <HAL_UART_RxCpltCallback+0x664>
 8005258:	40004800 	.word	0x40004800
 800525c:	200033ba 	.word	0x200033ba
 8005260:	200036c1 	.word	0x200036c1
 8005264:	200033bc 	.word	0x200033bc
 8005268:	200033c0 	.word	0x200033c0
 800526c:	2000380b 	.word	0x2000380b
 8005270:	200036c4 	.word	0x200036c4
 8005274:	20001bc8 	.word	0x20001bc8
 8005278:	40004400 	.word	0x40004400
 800527c:	20001bda 	.word	0x20001bda
 8005280:	20001bd8 	.word	0x20001bd8
 8005284:	20001bdc 	.word	0x20001bdc
 8005288:	08014554 	.word	0x08014554
 800528c:	08014558 	.word	0x08014558
 8005290:	2000380c 	.word	0x2000380c
 8005294:	20003768 	.word	0x20003768
						if (!strncmp(rxBuf, s_cmds[i], strlen(s_cmds[i]))) {
 8005298:	4aad      	ldr	r2, [pc, #692]	; (8005550 <HAL_UART_RxCpltCallback+0x520>)
 800529a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800529c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80052a0:	4aab      	ldr	r2, [pc, #684]	; (8005550 <HAL_UART_RxCpltCallback+0x520>)
 80052a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80052a8:	4618      	mov	r0, r3
 80052aa:	f7fa ff91 	bl	80001d0 <strlen>
 80052ae:	4603      	mov	r3, r0
 80052b0:	461a      	mov	r2, r3
 80052b2:	4621      	mov	r1, r4
 80052b4:	48a7      	ldr	r0, [pc, #668]	; (8005554 <HAL_UART_RxCpltCallback+0x524>)
 80052b6:	f00b f884 	bl	80103c2 <strncmp>
 80052ba:	4603      	mov	r3, r0
 80052bc:	2b00      	cmp	r3, #0
 80052be:	f040 81e6 	bne.w	800568e <HAL_UART_RxCpltCallback+0x65e>
							char *uk = rxBuf + strlen(s_cmds[i]);
 80052c2:	4aa3      	ldr	r2, [pc, #652]	; (8005550 <HAL_UART_RxCpltCallback+0x520>)
 80052c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80052ca:	4618      	mov	r0, r3
 80052cc:	f7fa ff80 	bl	80001d0 <strlen>
 80052d0:	4603      	mov	r3, r0
 80052d2:	4aa0      	ldr	r2, [pc, #640]	; (8005554 <HAL_UART_RxCpltCallback+0x524>)
 80052d4:	4413      	add	r3, r2
 80052d6:	633b      	str	r3, [r7, #48]	; 0x30
							ev = -1;
 80052d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80052dc:	63bb      	str	r3, [r7, #56]	; 0x38
							switch (i) {
 80052de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052e0:	2b17      	cmp	r3, #23
 80052e2:	f200 81dc 	bhi.w	800569e <HAL_UART_RxCpltCallback+0x66e>
 80052e6:	a201      	add	r2, pc, #4	; (adr r2, 80052ec <HAL_UART_RxCpltCallback+0x2bc>)
 80052e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052ec:	08005487 	.word	0x08005487
 80052f0:	08005487 	.word	0x08005487
 80052f4:	0800548d 	.word	0x0800548d
 80052f8:	0800569f 	.word	0x0800569f
 80052fc:	080054df 	.word	0x080054df
 8005300:	080054df 	.word	0x080054df
 8005304:	08005631 	.word	0x08005631
 8005308:	08005595 	.word	0x08005595
 800530c:	0800569f 	.word	0x0800569f
 8005310:	08005487 	.word	0x08005487
 8005314:	08005487 	.word	0x08005487
 8005318:	08005445 	.word	0x08005445
 800531c:	08005401 	.word	0x08005401
 8005320:	08005379 	.word	0x08005379
 8005324:	08005487 	.word	0x08005487
 8005328:	080053e3 	.word	0x080053e3
 800532c:	08005445 	.word	0x08005445
 8005330:	0800534d 	.word	0x0800534d
 8005334:	08005487 	.word	0x08005487
 8005338:	08005487 	.word	0x08005487
 800533c:	0800569f 	.word	0x0800569f
 8005340:	08005487 	.word	0x08005487
 8005344:	0800569f 	.word	0x0800569f
 8005348:	08005487 	.word	0x08005487
									if (strlen(uk) >= 1) {
 800534c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800534e:	781b      	ldrb	r3, [r3, #0]
 8005350:	2b00      	cmp	r3, #0
 8005352:	f000 818a 	beq.w	800566a <HAL_UART_RxCpltCallback+0x63a>
										newBand = atol(uk);
 8005356:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005358:	f00a f98d 	bl	800f676 <atol>
 800535c:	4603      	mov	r3, r0
 800535e:	b2da      	uxtb	r2, r3
 8005360:	4b7d      	ldr	r3, [pc, #500]	; (8005558 <HAL_UART_RxCpltCallback+0x528>)
 8005362:	701a      	strb	r2, [r3, #0]
										if (newBand != Band) {
 8005364:	4b7c      	ldr	r3, [pc, #496]	; (8005558 <HAL_UART_RxCpltCallback+0x528>)
 8005366:	781a      	ldrb	r2, [r3, #0]
 8005368:	4b7c      	ldr	r3, [pc, #496]	; (800555c <HAL_UART_RxCpltCallback+0x52c>)
 800536a:	781b      	ldrb	r3, [r3, #0]
 800536c:	429a      	cmp	r2, r3
 800536e:	f000 817c 	beq.w	800566a <HAL_UART_RxCpltCallback+0x63a>
											ev = i;
 8005372:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005374:	63bb      	str	r3, [r7, #56]	; 0x38
								break;
 8005376:	e178      	b.n	800566a <HAL_UART_RxCpltCallback+0x63a>
									if (strlen(uk) >= 1) {
 8005378:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800537a:	781b      	ldrb	r3, [r3, #0]
 800537c:	2b00      	cmp	r3, #0
 800537e:	f000 8176 	beq.w	800566e <HAL_UART_RxCpltCallback+0x63e>
										uint8_t nv = Volume;
 8005382:	4b77      	ldr	r3, [pc, #476]	; (8005560 <HAL_UART_RxCpltCallback+0x530>)
 8005384:	781b      	ldrb	r3, [r3, #0]
 8005386:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
										if (strstr(uk, "up")) {
 800538a:	4976      	ldr	r1, [pc, #472]	; (8005564 <HAL_UART_RxCpltCallback+0x534>)
 800538c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800538e:	f00b f82c 	bl	80103ea <strstr>
 8005392:	4603      	mov	r3, r0
 8005394:	2b00      	cmp	r3, #0
 8005396:	d005      	beq.n	80053a4 <HAL_UART_RxCpltCallback+0x374>
											nv++;
 8005398:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800539c:	3301      	adds	r3, #1
 800539e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80053a2:	e012      	b.n	80053ca <HAL_UART_RxCpltCallback+0x39a>
										} else if (strstr(uk, "down")) {
 80053a4:	4970      	ldr	r1, [pc, #448]	; (8005568 <HAL_UART_RxCpltCallback+0x538>)
 80053a6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80053a8:	f00b f81f 	bl	80103ea <strstr>
 80053ac:	4603      	mov	r3, r0
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d005      	beq.n	80053be <HAL_UART_RxCpltCallback+0x38e>
											nv--;
 80053b2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80053b6:	3b01      	subs	r3, #1
 80053b8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80053bc:	e005      	b.n	80053ca <HAL_UART_RxCpltCallback+0x39a>
											nv = (uint8_t)atol(uk);
 80053be:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80053c0:	f00a f959 	bl	800f676 <atol>
 80053c4:	4603      	mov	r3, r0
 80053c6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
										if ((nv >= 0) && (nv <= 15)) {
 80053ca:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80053ce:	2b0f      	cmp	r3, #15
 80053d0:	f200 814d 	bhi.w	800566e <HAL_UART_RxCpltCallback+0x63e>
											newVolume = nv;
 80053d4:	4a65      	ldr	r2, [pc, #404]	; (800556c <HAL_UART_RxCpltCallback+0x53c>)
 80053d6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80053da:	7013      	strb	r3, [r2, #0]
											ev = i;
 80053dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80053de:	63bb      	str	r3, [r7, #56]	; 0x38
								break;
 80053e0:	e145      	b.n	800566e <HAL_UART_RxCpltCallback+0x63e>
									if (strlen(uk) >= 1) {
 80053e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053e4:	781b      	ldrb	r3, [r3, #0]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	f000 8143 	beq.w	8005672 <HAL_UART_RxCpltCallback+0x642>
										newBassBoost = (uint8_t)atol(uk);
 80053ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80053ee:	f00a f942 	bl	800f676 <atol>
 80053f2:	4603      	mov	r3, r0
 80053f4:	b2da      	uxtb	r2, r3
 80053f6:	4b5e      	ldr	r3, [pc, #376]	; (8005570 <HAL_UART_RxCpltCallback+0x540>)
 80053f8:	701a      	strb	r2, [r3, #0]
										ev = i;
 80053fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80053fc:	63bb      	str	r3, [r7, #56]	; 0x38
								break;
 80053fe:	e138      	b.n	8005672 <HAL_UART_RxCpltCallback+0x642>
									if (strlen(uk) >= 2) {
 8005400:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005402:	f7fa fee5 	bl	80001d0 <strlen>
 8005406:	4603      	mov	r3, r0
 8005408:	2b01      	cmp	r3, #1
 800540a:	f240 8134 	bls.w	8005676 <HAL_UART_RxCpltCallback+0x646>
										newFreq = (float)atof(uk);
 800540e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005410:	f00a f92a 	bl	800f668 <atof>
 8005414:	ec53 2b10 	vmov	r2, r3, d0
 8005418:	4610      	mov	r0, r2
 800541a:	4619      	mov	r1, r3
 800541c:	f7fb fbe4 	bl	8000be8 <__aeabi_d2f>
 8005420:	4603      	mov	r3, r0
 8005422:	4a54      	ldr	r2, [pc, #336]	; (8005574 <HAL_UART_RxCpltCallback+0x544>)
 8005424:	6013      	str	r3, [r2, #0]
										if (newFreq != Freq) {
 8005426:	4b53      	ldr	r3, [pc, #332]	; (8005574 <HAL_UART_RxCpltCallback+0x544>)
 8005428:	ed93 7a00 	vldr	s14, [r3]
 800542c:	4b52      	ldr	r3, [pc, #328]	; (8005578 <HAL_UART_RxCpltCallback+0x548>)
 800542e:	edd3 7a00 	vldr	s15, [r3]
 8005432:	eeb4 7a67 	vcmp.f32	s14, s15
 8005436:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800543a:	f000 811c 	beq.w	8005676 <HAL_UART_RxCpltCallback+0x646>
											ev = i;
 800543e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005440:	63bb      	str	r3, [r7, #56]	; 0x38
								break;
 8005442:	e118      	b.n	8005676 <HAL_UART_RxCpltCallback+0x646>
									seek_up = 1;
 8005444:	4b4d      	ldr	r3, [pc, #308]	; (800557c <HAL_UART_RxCpltCallback+0x54c>)
 8005446:	2201      	movs	r2, #1
 8005448:	701a      	strb	r2, [r3, #0]
									ev = i;
 800544a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800544c:	63bb      	str	r3, [r7, #56]	; 0x38
									char *uki = strchr(uk, ':');
 800544e:	213a      	movs	r1, #58	; 0x3a
 8005450:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005452:	f00a ffa9 	bl	80103a8 <strchr>
 8005456:	62f8      	str	r0, [r7, #44]	; 0x2c
									if (uki) {
 8005458:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800545a:	2b00      	cmp	r3, #0
 800545c:	f000 810d 	beq.w	800567a <HAL_UART_RxCpltCallback+0x64a>
										if ((*(char *)(uki + 1) == '0') || strstr(uki + 1, "down")) seek_up = 0;
 8005460:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005462:	3301      	adds	r3, #1
 8005464:	781b      	ldrb	r3, [r3, #0]
 8005466:	2b30      	cmp	r3, #48	; 0x30
 8005468:	d009      	beq.n	800547e <HAL_UART_RxCpltCallback+0x44e>
 800546a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800546c:	3301      	adds	r3, #1
 800546e:	493e      	ldr	r1, [pc, #248]	; (8005568 <HAL_UART_RxCpltCallback+0x538>)
 8005470:	4618      	mov	r0, r3
 8005472:	f00a ffba 	bl	80103ea <strstr>
 8005476:	4603      	mov	r3, r0
 8005478:	2b00      	cmp	r3, #0
 800547a:	f000 80fe 	beq.w	800567a <HAL_UART_RxCpltCallback+0x64a>
 800547e:	4b3f      	ldr	r3, [pc, #252]	; (800557c <HAL_UART_RxCpltCallback+0x54c>)
 8005480:	2200      	movs	r2, #0
 8005482:	701a      	strb	r2, [r3, #0]
								break;
 8005484:	e0f9      	b.n	800567a <HAL_UART_RxCpltCallback+0x64a>
									ev = i;
 8005486:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005488:	63bb      	str	r3, [r7, #56]	; 0x38
								break;
 800548a:	e0ff      	b.n	800568c <HAL_UART_RxCpltCallback+0x65c>
									if (strlen(uk) >= 10) {
 800548c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800548e:	f7fa fe9f 	bl	80001d0 <strlen>
 8005492:	4603      	mov	r3, r0
 8005494:	2b09      	cmp	r3, #9
 8005496:	f240 80f2 	bls.w	800567e <HAL_UART_RxCpltCallback+0x64e>
										char *uki = strchr(uk, ':');
 800549a:	213a      	movs	r1, #58	; 0x3a
 800549c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800549e:	f00a ff83 	bl	80103a8 <strchr>
 80054a2:	61b8      	str	r0, [r7, #24]
										if (uki) {
 80054a4:	69bb      	ldr	r3, [r7, #24]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d00c      	beq.n	80054c4 <HAL_UART_RxCpltCallback+0x494>
											tZone = (uint8_t)atol(uki + 1);
 80054aa:	69bb      	ldr	r3, [r7, #24]
 80054ac:	3301      	adds	r3, #1
 80054ae:	4618      	mov	r0, r3
 80054b0:	f00a f8e1 	bl	800f676 <atol>
 80054b4:	4603      	mov	r3, r0
 80054b6:	b2da      	uxtb	r2, r3
 80054b8:	4b31      	ldr	r3, [pc, #196]	; (8005580 <HAL_UART_RxCpltCallback+0x550>)
 80054ba:	701a      	strb	r2, [r3, #0]
											*uki = '\0';
 80054bc:	69bb      	ldr	r3, [r7, #24]
 80054be:	2200      	movs	r2, #0
 80054c0:	701a      	strb	r2, [r3, #0]
 80054c2:	e002      	b.n	80054ca <HAL_UART_RxCpltCallback+0x49a>
											tZone = 0;
 80054c4:	4b2e      	ldr	r3, [pc, #184]	; (8005580 <HAL_UART_RxCpltCallback+0x550>)
 80054c6:	2200      	movs	r2, #0
 80054c8:	701a      	strb	r2, [r3, #0]
										epoch = (uint32_t)atol(uk);
 80054ca:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80054cc:	f00a f8d3 	bl	800f676 <atol>
 80054d0:	4603      	mov	r3, r0
 80054d2:	461a      	mov	r2, r3
 80054d4:	4b2b      	ldr	r3, [pc, #172]	; (8005584 <HAL_UART_RxCpltCallback+0x554>)
 80054d6:	601a      	str	r2, [r3, #0]
										ev = i;
 80054d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80054da:	63bb      	str	r3, [r7, #56]	; 0x38
								break;
 80054dc:	e0cf      	b.n	800567e <HAL_UART_RxCpltCallback+0x64e>
									if (i == cmdsRead) cmd_sector = cmdsRead;
 80054de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80054e0:	2b04      	cmp	r3, #4
 80054e2:	d103      	bne.n	80054ec <HAL_UART_RxCpltCallback+0x4bc>
 80054e4:	4b28      	ldr	r3, [pc, #160]	; (8005588 <HAL_UART_RxCpltCallback+0x558>)
 80054e6:	2204      	movs	r2, #4
 80054e8:	601a      	str	r2, [r3, #0]
 80054ea:	e002      	b.n	80054f2 <HAL_UART_RxCpltCallback+0x4c2>
												  else cmd_sector = cmdsErase;
 80054ec:	4b26      	ldr	r3, [pc, #152]	; (8005588 <HAL_UART_RxCpltCallback+0x558>)
 80054ee:	2205      	movs	r2, #5
 80054f0:	601a      	str	r2, [r3, #0]
									if (*uk == ':') {
 80054f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054f4:	781b      	ldrb	r3, [r3, #0]
 80054f6:	2b3a      	cmp	r3, #58	; 0x3a
 80054f8:	f040 80c3 	bne.w	8005682 <HAL_UART_RxCpltCallback+0x652>
										int sek = atoi(++uk);
 80054fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054fe:	3301      	adds	r3, #1
 8005500:	633b      	str	r3, [r7, #48]	; 0x30
 8005502:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005504:	f00a f8b3 	bl	800f66e <atoi>
 8005508:	61f8      	str	r0, [r7, #28]
										if ( ((sek >= 0) && (sek < W25qxx_getSectorCount())) || (sek == -1) ) {
 800550a:	69fb      	ldr	r3, [r7, #28]
 800550c:	2b00      	cmp	r3, #0
 800550e:	db05      	blt.n	800551c <HAL_UART_RxCpltCallback+0x4ec>
 8005510:	f001 fd70 	bl	8006ff4 <W25qxx_getSectorCount>
 8005514:	4602      	mov	r2, r0
 8005516:	69fb      	ldr	r3, [r7, #28]
 8005518:	429a      	cmp	r2, r3
 800551a:	d804      	bhi.n	8005526 <HAL_UART_RxCpltCallback+0x4f6>
 800551c:	69fb      	ldr	r3, [r7, #28]
 800551e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005522:	f040 80ae 	bne.w	8005682 <HAL_UART_RxCpltCallback+0x652>
											adr_sector = sek;
 8005526:	4a19      	ldr	r2, [pc, #100]	; (800558c <HAL_UART_RxCpltCallback+0x55c>)
 8005528:	69fb      	ldr	r3, [r7, #28]
 800552a:	6013      	str	r3, [r2, #0]
											offset_sector = 0;
 800552c:	4b18      	ldr	r3, [pc, #96]	; (8005590 <HAL_UART_RxCpltCallback+0x560>)
 800552e:	2200      	movs	r2, #0
 8005530:	601a      	str	r2, [r3, #0]
											if (sek == -1) {
 8005532:	69fb      	ldr	r3, [r7, #28]
 8005534:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005538:	d107      	bne.n	800554a <HAL_UART_RxCpltCallback+0x51a>
												if (cmd_sector == cmdsErase) ev = i;
 800553a:	4b13      	ldr	r3, [pc, #76]	; (8005588 <HAL_UART_RxCpltCallback+0x558>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	2b05      	cmp	r3, #5
 8005540:	f040 809f 	bne.w	8005682 <HAL_UART_RxCpltCallback+0x652>
 8005544:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005546:	63bb      	str	r3, [r7, #56]	; 0x38
								break;
 8005548:	e09b      	b.n	8005682 <HAL_UART_RxCpltCallback+0x652>
												ev = i;
 800554a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800554c:	63bb      	str	r3, [r7, #56]	; 0x38
								break;
 800554e:	e098      	b.n	8005682 <HAL_UART_RxCpltCallback+0x652>
 8005550:	2000001c 	.word	0x2000001c
 8005554:	20001bdc 	.word	0x20001bdc
 8005558:	200001fd 	.word	0x200001fd
 800555c:	200001fc 	.word	0x200001fc
 8005560:	200001ff 	.word	0x200001ff
 8005564:	0801455c 	.word	0x0801455c
 8005568:	08014560 	.word	0x08014560
 800556c:	20000200 	.word	0x20000200
 8005570:	20003023 	.word	0x20003023
 8005574:	200001f8 	.word	0x200001f8
 8005578:	200001f4 	.word	0x200001f4
 800557c:	200001fe 	.word	0x200001fe
 8005580:	20001fde 	.word	0x20001fde
 8005584:	20000018 	.word	0x20000018
 8005588:	200001e8 	.word	0x200001e8
 800558c:	20001fe8 	.word	0x20001fe8
 8005590:	20001fec 	.word	0x20001fec
									if (*uk == ':') {
 8005594:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005596:	781b      	ldrb	r3, [r3, #0]
 8005598:	2b3a      	cmp	r3, #58	; 0x3a
 800559a:	d174      	bne.n	8005686 <HAL_UART_RxCpltCallback+0x656>
										uk++;
 800559c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800559e:	3301      	adds	r3, #1
 80055a0:	633b      	str	r3, [r7, #48]	; 0x30
										int sek = atoi(uk);
 80055a2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80055a4:	f00a f863 	bl	800f66e <atoi>
 80055a8:	62b8      	str	r0, [r7, #40]	; 0x28
										if ((sek >= 0) && (sek < W25qxx_getSectorCount())) {
 80055aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	db6a      	blt.n	8005686 <HAL_UART_RxCpltCallback+0x656>
 80055b0:	f001 fd20 	bl	8006ff4 <W25qxx_getSectorCount>
 80055b4:	4602      	mov	r2, r0
 80055b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055b8:	429a      	cmp	r2, r3
 80055ba:	d964      	bls.n	8005686 <HAL_UART_RxCpltCallback+0x656>
											char *ukn = strchr(uk, ':');
 80055bc:	213a      	movs	r1, #58	; 0x3a
 80055be:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80055c0:	f00a fef2 	bl	80103a8 <strchr>
 80055c4:	6278      	str	r0, [r7, #36]	; 0x24
											if (ukn) {
 80055c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d05c      	beq.n	8005686 <HAL_UART_RxCpltCallback+0x656>
												len_write = -1;
 80055cc:	4b47      	ldr	r3, [pc, #284]	; (80056ec <HAL_UART_RxCpltCallback+0x6bc>)
 80055ce:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80055d2:	601a      	str	r2, [r3, #0]
												ukn++;
 80055d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055d6:	3301      	adds	r3, #1
 80055d8:	627b      	str	r3, [r7, #36]	; 0x24
												byte_write = hexToBin(ukn);
 80055da:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80055dc:	f7fe feea 	bl	80043b4 <hexToBin>
 80055e0:	4603      	mov	r3, r0
 80055e2:	461a      	mov	r2, r3
 80055e4:	4b42      	ldr	r3, [pc, #264]	; (80056f0 <HAL_UART_RxCpltCallback+0x6c0>)
 80055e6:	701a      	strb	r2, [r3, #0]
												uk = strchr(ukn, ':');
 80055e8:	213a      	movs	r1, #58	; 0x3a
 80055ea:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80055ec:	f00a fedc 	bl	80103a8 <strchr>
 80055f0:	6338      	str	r0, [r7, #48]	; 0x30
												if (uk) {
 80055f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d012      	beq.n	800561e <HAL_UART_RxCpltCallback+0x5ee>
													int l = atoi(++uk);
 80055f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055fa:	3301      	adds	r3, #1
 80055fc:	633b      	str	r3, [r7, #48]	; 0x30
 80055fe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005600:	f00a f835 	bl	800f66e <atoi>
 8005604:	6238      	str	r0, [r7, #32]
													if ((l > 0) && (l < W25qxx_getSectorSize())) len_write = l;
 8005606:	6a3b      	ldr	r3, [r7, #32]
 8005608:	2b00      	cmp	r3, #0
 800560a:	dd08      	ble.n	800561e <HAL_UART_RxCpltCallback+0x5ee>
 800560c:	f001 fcfe 	bl	800700c <W25qxx_getSectorSize>
 8005610:	4602      	mov	r2, r0
 8005612:	6a3b      	ldr	r3, [r7, #32]
 8005614:	429a      	cmp	r2, r3
 8005616:	d902      	bls.n	800561e <HAL_UART_RxCpltCallback+0x5ee>
 8005618:	4a34      	ldr	r2, [pc, #208]	; (80056ec <HAL_UART_RxCpltCallback+0x6bc>)
 800561a:	6a3b      	ldr	r3, [r7, #32]
 800561c:	6013      	str	r3, [r2, #0]
												adr_sector = sek;
 800561e:	4a35      	ldr	r2, [pc, #212]	; (80056f4 <HAL_UART_RxCpltCallback+0x6c4>)
 8005620:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005622:	6013      	str	r3, [r2, #0]
												offset_sector = 0;
 8005624:	4b34      	ldr	r3, [pc, #208]	; (80056f8 <HAL_UART_RxCpltCallback+0x6c8>)
 8005626:	2200      	movs	r2, #0
 8005628:	601a      	str	r2, [r3, #0]
												ev = i;//flag_sector = true;
 800562a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800562c:	63bb      	str	r3, [r7, #56]	; 0x38
								break;
 800562e:	e02a      	b.n	8005686 <HAL_UART_RxCpltCallback+0x656>
									if ((last_cmd_sector == cmdsRead) || (last_cmd_sector == cmdsNext)) {
 8005630:	4b32      	ldr	r3, [pc, #200]	; (80056fc <HAL_UART_RxCpltCallback+0x6cc>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	2b04      	cmp	r3, #4
 8005636:	d003      	beq.n	8005640 <HAL_UART_RxCpltCallback+0x610>
 8005638:	4b30      	ldr	r3, [pc, #192]	; (80056fc <HAL_UART_RxCpltCallback+0x6cc>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	2b06      	cmp	r3, #6
 800563e:	d124      	bne.n	800568a <HAL_UART_RxCpltCallback+0x65a>
										if ((offset_sector + list_sector) < W25qxx_getSectorSize()) {
 8005640:	4b2d      	ldr	r3, [pc, #180]	; (80056f8 <HAL_UART_RxCpltCallback+0x6c8>)
 8005642:	681a      	ldr	r2, [r3, #0]
 8005644:	4b2e      	ldr	r3, [pc, #184]	; (8005700 <HAL_UART_RxCpltCallback+0x6d0>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4413      	add	r3, r2
 800564a:	461c      	mov	r4, r3
 800564c:	f001 fcde 	bl	800700c <W25qxx_getSectorSize>
 8005650:	4603      	mov	r3, r0
 8005652:	429c      	cmp	r4, r3
 8005654:	d219      	bcs.n	800568a <HAL_UART_RxCpltCallback+0x65a>
											offset_sector += list_sector;
 8005656:	4b28      	ldr	r3, [pc, #160]	; (80056f8 <HAL_UART_RxCpltCallback+0x6c8>)
 8005658:	681a      	ldr	r2, [r3, #0]
 800565a:	4b29      	ldr	r3, [pc, #164]	; (8005700 <HAL_UART_RxCpltCallback+0x6d0>)
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4413      	add	r3, r2
 8005660:	4a25      	ldr	r2, [pc, #148]	; (80056f8 <HAL_UART_RxCpltCallback+0x6c8>)
 8005662:	6013      	str	r3, [r2, #0]
											ev = i;//flag_sector = true;
 8005664:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005666:	63bb      	str	r3, [r7, #56]	; 0x38
								break;
 8005668:	e00f      	b.n	800568a <HAL_UART_RxCpltCallback+0x65a>
								break;
 800566a:	bf00      	nop
 800566c:	e017      	b.n	800569e <HAL_UART_RxCpltCallback+0x66e>
								break;
 800566e:	bf00      	nop
 8005670:	e015      	b.n	800569e <HAL_UART_RxCpltCallback+0x66e>
								break;
 8005672:	bf00      	nop
 8005674:	e013      	b.n	800569e <HAL_UART_RxCpltCallback+0x66e>
								break;
 8005676:	bf00      	nop
 8005678:	e011      	b.n	800569e <HAL_UART_RxCpltCallback+0x66e>
								break;
 800567a:	bf00      	nop
 800567c:	e00f      	b.n	800569e <HAL_UART_RxCpltCallback+0x66e>
								break;
 800567e:	bf00      	nop
 8005680:	e00d      	b.n	800569e <HAL_UART_RxCpltCallback+0x66e>
								break;
 8005682:	bf00      	nop
 8005684:	e00b      	b.n	800569e <HAL_UART_RxCpltCallback+0x66e>
								break;
 8005686:	bf00      	nop
 8005688:	e009      	b.n	800569e <HAL_UART_RxCpltCallback+0x66e>
								break;
 800568a:	bf00      	nop
							break;
 800568c:	e007      	b.n	800569e <HAL_UART_RxCpltCallback+0x66e>
					for (i = 0; i < MAX_CMDS; i++) {
 800568e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005690:	3301      	adds	r3, #1
 8005692:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005694:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005696:	2b17      	cmp	r3, #23
 8005698:	f77f adfe 	ble.w	8005298 <HAL_UART_RxCpltCallback+0x268>
 800569c:	e000      	b.n	80056a0 <HAL_UART_RxCpltCallback+0x670>
							break;
 800569e:	bf00      	nop
				if (ev != -2) {
 80056a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056a2:	f113 0f02 	cmn.w	r3, #2
 80056a6:	d008      	beq.n	80056ba <HAL_UART_RxCpltCallback+0x68a>
					if (ev == -1) ev = cmdErr;
 80056a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80056ae:	d101      	bne.n	80056b4 <HAL_UART_RxCpltCallback+0x684>
 80056b0:	2303      	movs	r3, #3
 80056b2:	63bb      	str	r3, [r7, #56]	; 0x38
					putEvt(ev);
 80056b4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80056b6:	f7fe fef7 	bl	80044a8 <putEvt>
			rxInd = 0;
 80056ba:	4b12      	ldr	r3, [pc, #72]	; (8005704 <HAL_UART_RxCpltCallback+0x6d4>)
 80056bc:	2200      	movs	r2, #0
 80056be:	801a      	strh	r2, [r3, #0]
			*rxBuf = '\0';
 80056c0:	4b11      	ldr	r3, [pc, #68]	; (8005708 <HAL_UART_RxCpltCallback+0x6d8>)
 80056c2:	2200      	movs	r2, #0
 80056c4:	701a      	strb	r2, [r3, #0]
		if (HAL_UART_Receive_IT(huart, &rxByte, 1) != HAL_OK) devError |= devUART;
 80056c6:	2201      	movs	r2, #1
 80056c8:	4910      	ldr	r1, [pc, #64]	; (800570c <HAL_UART_RxCpltCallback+0x6dc>)
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f008 fbf0 	bl	800deb0 <HAL_UART_Receive_IT>
 80056d0:	4603      	mov	r3, r0
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d006      	beq.n	80056e4 <HAL_UART_RxCpltCallback+0x6b4>
 80056d6:	4b0e      	ldr	r3, [pc, #56]	; (8005710 <HAL_UART_RxCpltCallback+0x6e0>)
 80056d8:	881b      	ldrh	r3, [r3, #0]
 80056da:	f043 0302 	orr.w	r3, r3, #2
 80056de:	b29a      	uxth	r2, r3
 80056e0:	4b0b      	ldr	r3, [pc, #44]	; (8005710 <HAL_UART_RxCpltCallback+0x6e0>)
 80056e2:	801a      	strh	r2, [r3, #0]
}
 80056e4:	bf00      	nop
 80056e6:	3744      	adds	r7, #68	; 0x44
 80056e8:	46bd      	mov	sp, r7
 80056ea:	bd90      	pop	{r4, r7, pc}
 80056ec:	20001ff4 	.word	0x20001ff4
 80056f0:	200001f0 	.word	0x200001f0
 80056f4:	20001fe8 	.word	0x20001fe8
 80056f8:	20001fec 	.word	0x20001fec
 80056fc:	200001ec 	.word	0x200001ec
 8005700:	20001ff0 	.word	0x20001ff0
 8005704:	20001bda 	.word	0x20001bda
 8005708:	20001bdc 	.word	0x20001bdc
 800570c:	20001bd8 	.word	0x20001bd8
 8005710:	20001bc8 	.word	0x20001bc8

08005714 <spiDone>:
//-------------------------------------------------------------------------------------------
//-------------------------------------------------------------------------------------------
//         ''    SPI1:
//
void spiDone(SPI_HandleTypeDef *hspi)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b082      	sub	sp, #8
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
#ifdef SET_W25FLASH
	if (hspi->Instance == SPI2) {
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a0a      	ldr	r2, [pc, #40]	; (800574c <spiDone+0x38>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d105      	bne.n	8005732 <spiDone+0x1e>
		W25_UNSELECT();
 8005726:	f001 fa89 	bl	8006c3c <W25_UNSELECT>
		spiRdy = 1;
 800572a:	4b09      	ldr	r3, [pc, #36]	; (8005750 <spiDone+0x3c>)
 800572c:	2201      	movs	r2, #1
 800572e:	701a      	strb	r2, [r3, #0]
	else
	if (hspi->Instance == SPI1) {
		lcdRdy = 1;
	}
#endif
}
 8005730:	e007      	b.n	8005742 <spiDone+0x2e>
	if (hspi->Instance == SPI1) {
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a07      	ldr	r2, [pc, #28]	; (8005754 <spiDone+0x40>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d102      	bne.n	8005742 <spiDone+0x2e>
		lcdRdy = 1;
 800573c:	4b06      	ldr	r3, [pc, #24]	; (8005758 <spiDone+0x44>)
 800573e:	2201      	movs	r2, #1
 8005740:	701a      	strb	r2, [r3, #0]
}
 8005742:	bf00      	nop
 8005744:	3708      	adds	r7, #8
 8005746:	46bd      	mov	sp, r7
 8005748:	bd80      	pop	{r7, pc}
 800574a:	bf00      	nop
 800574c:	40003800 	.word	0x40003800
 8005750:	200001e4 	.word	0x200001e4
 8005754:	40013000 	.word	0x40013000
 8005758:	20000000 	.word	0x20000000

0800575c <HAL_SPI_RxCpltCallback>:
//-------------------------------------------------------------------------------------------
//    CallBack ,        SPI
//
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	b082      	sub	sp, #8
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
	spiDone(hspi);
 8005764:	6878      	ldr	r0, [r7, #4]
 8005766:	f7ff ffd5 	bl	8005714 <spiDone>
}
 800576a:	bf00      	nop
 800576c:	3708      	adds	r7, #8
 800576e:	46bd      	mov	sp, r7
 8005770:	bd80      	pop	{r7, pc}

08005772 <HAL_SPI_TxCpltCallback>:
//-------------------------------------------------------------------------------------------
//    CallBack ,        SPI
//
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005772:	b580      	push	{r7, lr}
 8005774:	b082      	sub	sp, #8
 8005776:	af00      	add	r7, sp, #0
 8005778:	6078      	str	r0, [r7, #4]
	spiDone(hspi);
 800577a:	6878      	ldr	r0, [r7, #4]
 800577c:	f7ff ffca 	bl	8005714 <spiDone>
}
 8005780:	bf00      	nop
 8005782:	3708      	adds	r7, #8
 8005784:	46bd      	mov	sp, r7
 8005786:	bd80      	pop	{r7, pc}

08005788 <HAL_SPI_TxRxCpltCallback>:
//-------------------------------------------------------------------------------------------
//    CallBack ,    /   SPI
//
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b082      	sub	sp, #8
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
	spiDone(hspi);
 8005790:	6878      	ldr	r0, [r7, #4]
 8005792:	f7ff ffbf 	bl	8005714 <spiDone>
}
 8005796:	bf00      	nop
 8005798:	3708      	adds	r7, #8
 800579a:	46bd      	mov	sp, r7
 800579c:	bd80      	pop	{r7, pc}
	...

080057a0 <HAL_SPI_ErrorCallback>:
//--------------------------------------------------------------------------------------------
//    CallBack ,       SPI
//
void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b082      	sub	sp, #8
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
	spiDone(hspi);
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	f7ff ffb3 	bl	8005714 <spiDone>
	devError |= devSPI;
 80057ae:	4b05      	ldr	r3, [pc, #20]	; (80057c4 <HAL_SPI_ErrorCallback+0x24>)
 80057b0:	881b      	ldrh	r3, [r3, #0]
 80057b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80057b6:	b29a      	uxth	r2, r3
 80057b8:	4b02      	ldr	r3, [pc, #8]	; (80057c4 <HAL_SPI_ErrorCallback+0x24>)
 80057ba:	801a      	strh	r2, [r3, #0]
}
 80057bc:	bf00      	nop
 80057be:	3708      	adds	r7, #8
 80057c0:	46bd      	mov	sp, r7
 80057c2:	bd80      	pop	{r7, pc}
 80057c4:	20001bc8 	.word	0x20001bc8

080057c8 <HAL_I2C_ErrorCallback>:
	}
#endif
}
//--------------------------------------------------------------------------------------------
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80057c8:	b480      	push	{r7}
 80057ca:	b083      	sub	sp, #12
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
#ifdef SET_RDA_CHIP
	if (hi2c->Instance == I2C1) {
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4a07      	ldr	r2, [pc, #28]	; (80057f4 <HAL_I2C_ErrorCallback+0x2c>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d106      	bne.n	80057e8 <HAL_I2C_ErrorCallback+0x20>
		devError |= devRDA;
 80057da:	4b07      	ldr	r3, [pc, #28]	; (80057f8 <HAL_I2C_ErrorCallback+0x30>)
 80057dc:	881b      	ldrh	r3, [r3, #0]
 80057de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057e2:	b29a      	uxth	r2, r3
 80057e4:	4b04      	ldr	r3, [pc, #16]	; (80057f8 <HAL_I2C_ErrorCallback+0x30>)
 80057e6:	801a      	strh	r2, [r3, #0]
	}
#endif
}
 80057e8:	bf00      	nop
 80057ea:	370c      	adds	r7, #12
 80057ec:	46bd      	mov	sp, r7
 80057ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f2:	4770      	bx	lr
 80057f4:	40005400 	.word	0x40005400
 80057f8:	20001bc8 	.word	0x20001bc8

080057fc <HAL_GPIO_EXTI_Callback>:
//--------------------------------------------------------------------------------------------
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b082      	sub	sp, #8
 8005800:	af00      	add	r7, sp, #0
 8005802:	4603      	mov	r3, r0
 8005804:	80fb      	strh	r3, [r7, #6]
#ifdef SET_SLEEP
	if (sleep_mode) {
 8005806:	4b1b      	ldr	r3, [pc, #108]	; (8005874 <HAL_GPIO_EXTI_Callback+0x78>)
 8005808:	781b      	ldrb	r3, [r3, #0]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d016      	beq.n	800583c <HAL_GPIO_EXTI_Callback+0x40>
		if ((HAL_GPIO_ReadPin(KEY0_GPIO_Port, KEY0_Pin) == GPIO_PIN_SET) ||
 800580e:	2102      	movs	r1, #2
 8005810:	4819      	ldr	r0, [pc, #100]	; (8005878 <HAL_GPIO_EXTI_Callback+0x7c>)
 8005812:	f002 fdcd 	bl	80083b0 <HAL_GPIO_ReadPin>
 8005816:	4603      	mov	r3, r0
 8005818:	2b01      	cmp	r3, #1
 800581a:	d006      	beq.n	800582a <HAL_GPIO_EXTI_Callback+0x2e>
				(HAL_GPIO_ReadPin(KEY1_GPIO_Port, KEY1_Pin) == GPIO_PIN_SET)) {
 800581c:	2104      	movs	r1, #4
 800581e:	4816      	ldr	r0, [pc, #88]	; (8005878 <HAL_GPIO_EXTI_Callback+0x7c>)
 8005820:	f002 fdc6 	bl	80083b0 <HAL_GPIO_ReadPin>
 8005824:	4603      	mov	r3, r0
		if ((HAL_GPIO_ReadPin(KEY0_GPIO_Port, KEY0_Pin) == GPIO_PIN_SET) ||
 8005826:	2b01      	cmp	r3, #1
 8005828:	d11f      	bne.n	800586a <HAL_GPIO_EXTI_Callback+0x6e>
			sleep_mode = false;
 800582a:	4b12      	ldr	r3, [pc, #72]	; (8005874 <HAL_GPIO_EXTI_Callback+0x78>)
 800582c:	2200      	movs	r2, #0
 800582e:	701a      	strb	r2, [r3, #0]
			HAL_PWR_DisableSleepOnExit();
 8005830:	f004 fade 	bl	8009df0 <HAL_PWR_DisableSleepOnExit>
			putEvt(cmdExitSleep);
 8005834:	2014      	movs	r0, #20
 8005836:	f7fe fe37 	bl	80044a8 <putEvt>
		}
		return;
 800583a:	e016      	b.n	800586a <HAL_GPIO_EXTI_Callback+0x6e>
	}
#endif
	if ((GPIO_Pin == KEY0_Pin) || (GPIO_Pin == KEY1_Pin)) {
 800583c:	88fb      	ldrh	r3, [r7, #6]
 800583e:	2b02      	cmp	r3, #2
 8005840:	d002      	beq.n	8005848 <HAL_GPIO_EXTI_Callback+0x4c>
 8005842:	88fb      	ldrh	r3, [r7, #6]
 8005844:	2b04      	cmp	r3, #4
 8005846:	d111      	bne.n	800586c <HAL_GPIO_EXTI_Callback+0x70>
		if (GPIO_Pin == KEY0_Pin) seek_up = 1;
 8005848:	88fb      	ldrh	r3, [r7, #6]
 800584a:	2b02      	cmp	r3, #2
 800584c:	d103      	bne.n	8005856 <HAL_GPIO_EXTI_Callback+0x5a>
 800584e:	4b0b      	ldr	r3, [pc, #44]	; (800587c <HAL_GPIO_EXTI_Callback+0x80>)
 8005850:	2201      	movs	r2, #1
 8005852:	701a      	strb	r2, [r3, #0]
 8005854:	e005      	b.n	8005862 <HAL_GPIO_EXTI_Callback+0x66>
		else
		if (GPIO_Pin == KEY1_Pin) seek_up = 0;
 8005856:	88fb      	ldrh	r3, [r7, #6]
 8005858:	2b04      	cmp	r3, #4
 800585a:	d102      	bne.n	8005862 <HAL_GPIO_EXTI_Callback+0x66>
 800585c:	4b07      	ldr	r3, [pc, #28]	; (800587c <HAL_GPIO_EXTI_Callback+0x80>)
 800585e:	2200      	movs	r2, #0
 8005860:	701a      	strb	r2, [r3, #0]
		putEvt(cmdScan);
 8005862:	200b      	movs	r0, #11
 8005864:	f7fe fe20 	bl	80044a8 <putEvt>
 8005868:	e000      	b.n	800586c <HAL_GPIO_EXTI_Callback+0x70>
		return;
 800586a:	bf00      	nop
	}
}
 800586c:	3708      	adds	r7, #8
 800586e:	46bd      	mov	sp, r7
 8005870:	bd80      	pop	{r7, pc}
 8005872:	bf00      	nop
 8005874:	2000380d 	.word	0x2000380d
 8005878:	48000800 	.word	0x48000800
 800587c:	200001fe 	.word	0x200001fe

08005880 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8005884:	b672      	cpsid	i
}
 8005886:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  devError |= devSYS;
 8005888:	4b05      	ldr	r3, [pc, #20]	; (80058a0 <Error_Handler+0x20>)
 800588a:	881b      	ldrh	r3, [r3, #0]
 800588c:	f043 0320 	orr.w	r3, r3, #32
 8005890:	b29a      	uxth	r2, r3
 8005892:	4b03      	ldr	r3, [pc, #12]	; (80058a0 <Error_Handler+0x20>)
 8005894:	801a      	strh	r2, [r3, #0]
	  errLedOn(true);
 8005896:	2001      	movs	r0, #1
 8005898:	f7ff f868 	bl	800496c <errLedOn>
	  devError |= devSYS;
 800589c:	e7f4      	b.n	8005888 <Error_Handler+0x8>
 800589e:	bf00      	nop
 80058a0:	20001bc8 	.word	0x20001bc8

080058a4 <rda5807_init>:

//==============================================================================
//  rda5807
//==============================================================================
uint8_t rda5807_init(float *freq)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b088      	sub	sp, #32
 80058a8:	af04      	add	r7, sp, #16
 80058aa:	6078      	str	r0, [r7, #4]
uint8_t buf[2] = {0, 0};
 80058ac:	2300      	movs	r3, #0
 80058ae:	813b      	strh	r3, [r7, #8]
uint8_t *id = &buf[0];
 80058b0:	f107 0308 	add.w	r3, r7, #8
 80058b4:	60fb      	str	r3, [r7, #12]

    if (HAL_I2C_Mem_Read(i2cRDA, RDA5807_RandAccess_Addr, 0, I2C_MEMADD_SIZE_8BIT, buf, 2, RDA5807_TO) != HAL_OK) {
 80058b6:	4b30      	ldr	r3, [pc, #192]	; (8005978 <rda5807_init+0xd4>)
 80058b8:	6818      	ldr	r0, [r3, #0]
 80058ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80058be:	9302      	str	r3, [sp, #8]
 80058c0:	2302      	movs	r3, #2
 80058c2:	9301      	str	r3, [sp, #4]
 80058c4:	f107 0308 	add.w	r3, r7, #8
 80058c8:	9300      	str	r3, [sp, #0]
 80058ca:	2301      	movs	r3, #1
 80058cc:	2200      	movs	r2, #0
 80058ce:	2122      	movs	r1, #34	; 0x22
 80058d0:	f003 f868 	bl	80089a4 <HAL_I2C_Mem_Read>
 80058d4:	4603      	mov	r3, r0
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d13c      	bne.n	8005954 <rda5807_init+0xb0>
    stx[0] = '\0';
    for (int i = 0; i < 64; i++) sprintf(stx+strlen(stx)," %02x", buf11[i]);
    Report(1, "[%s] %s\r\n", __func__, stx);
#endif

    rda5807_SoftReset();
 80058da:	f000 f927 	bl	8005b2c <rda5807_SoftReset>
    if (devError & devRDA) goto err_out;
 80058de:	4b27      	ldr	r3, [pc, #156]	; (800597c <rda5807_init+0xd8>)
 80058e0:	881b      	ldrh	r3, [r3, #0]
 80058e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d136      	bne.n	8005958 <rda5807_init+0xb4>

    rda5807_SetupDefault();
 80058ea:	f000 f949 	bl	8005b80 <rda5807_SetupDefault>
    if (devError & devRDA) goto err_out;
 80058ee:	4b23      	ldr	r3, [pc, #140]	; (800597c <rda5807_init+0xd8>)
 80058f0:	881b      	ldrh	r3, [r3, #0]
 80058f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d130      	bne.n	800595c <rda5807_init+0xb8>

    uint16_t fr = (uint16_t)(*freq * 10);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	edd3 7a00 	vldr	s15, [r3]
 8005900:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8005904:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005908:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800590c:	ee17 3a90 	vmov	r3, s15
 8005910:	817b      	strh	r3, [r7, #10]
    rda5807_SetFreq_In100Khz(fr);
 8005912:	897b      	ldrh	r3, [r7, #10]
 8005914:	4618      	mov	r0, r3
 8005916:	f000 fa79 	bl	8005e0c <rda5807_SetFreq_In100Khz>
    //
    HAL_Delay(200);
 800591a:	20c8      	movs	r0, #200	; 0xc8
 800591c:	f001 ff92 	bl	8007844 <HAL_Delay>
    //
    *freq = (float)rda5807_GetFreq_In100Khz();
 8005920:	f000 faee 	bl	8005f00 <rda5807_GetFreq_In100Khz>
 8005924:	4603      	mov	r3, r0
 8005926:	ee07 3a90 	vmov	s15, r3
 800592a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	edc3 7a00 	vstr	s15, [r3]
    *freq /= 10;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	ed93 7a00 	vldr	s14, [r3]
 800593a:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800593e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	edc3 7a00 	vstr	s15, [r3]
#ifdef SET_RDA_DEBUG
    Report(1, "[%s] Freq: %.2f\r\n", __func__, *freq);//rda5807_GetFreq_In100Khz());
#endif

    HAL_Delay(100);
 8005948:	2064      	movs	r0, #100	; 0x64
 800594a:	f001 ff7b 	bl	8007844 <HAL_Delay>

    return *id;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	781b      	ldrb	r3, [r3, #0]
 8005952:	e00d      	b.n	8005970 <rda5807_init+0xcc>
    	goto err_out;
 8005954:	bf00      	nop
 8005956:	e002      	b.n	800595e <rda5807_init+0xba>
    if (devError & devRDA) goto err_out;
 8005958:	bf00      	nop
 800595a:	e000      	b.n	800595e <rda5807_init+0xba>
    if (devError & devRDA) goto err_out;
 800595c:	bf00      	nop

err_out:
	devError |= devRDA;
 800595e:	4b07      	ldr	r3, [pc, #28]	; (800597c <rda5807_init+0xd8>)
 8005960:	881b      	ldrh	r3, [r3, #0]
 8005962:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005966:	b29a      	uxth	r2, r3
 8005968:	4b04      	ldr	r3, [pc, #16]	; (800597c <rda5807_init+0xd8>)
 800596a:	801a      	strh	r2, [r3, #0]
    return *id;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	781b      	ldrb	r3, [r3, #0]
}
 8005970:	4618      	mov	r0, r3
 8005972:	3710      	adds	r7, #16
 8005974:	46bd      	mov	sp, r7
 8005976:	bd80      	pop	{r7, pc}
 8005978:	20000224 	.word	0x20000224
 800597c:	20001bc8 	.word	0x20001bc8

08005980 <rda5807_rssi>:
//==============================================================================
uint16_t rda5807_rssi()
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b082      	sub	sp, #8
 8005984:	af00      	add	r7, sp, #0
uint16_t word = 0;
 8005986:	2300      	movs	r3, #0
 8005988:	80fb      	strh	r3, [r7, #6]

    rda5807_read(0x0B, &word, 1);
 800598a:	1dbb      	adds	r3, r7, #6
 800598c:	2201      	movs	r2, #1
 800598e:	4619      	mov	r1, r3
 8005990:	200b      	movs	r0, #11
 8005992:	f000 f85d 	bl	8005a50 <rda5807_read>

    return (word >> 9);
 8005996:	88fb      	ldrh	r3, [r7, #6]
 8005998:	0a5b      	lsrs	r3, r3, #9
 800599a:	b29b      	uxth	r3, r3
}
 800599c:	4618      	mov	r0, r3
 800599e:	3708      	adds	r7, #8
 80059a0:	46bd      	mov	sp, r7
 80059a2:	bd80      	pop	{r7, pc}

080059a4 <rda5807_bytes_change>:

//==============================================================================
//        pBuff 
//==============================================================================
void rda5807_bytes_change(uint8_t *pBuff, uint8_t count)
{
 80059a4:	b480      	push	{r7}
 80059a6:	b085      	sub	sp, #20
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
 80059ac:	460b      	mov	r3, r1
 80059ae:	70fb      	strb	r3, [r7, #3]
    while (count > 1) {    //      
 80059b0:	e010      	b.n	80059d4 <rda5807_bytes_change+0x30>
        uint8_t Temp = *(pBuff + 1);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	785b      	ldrb	r3, [r3, #1]
 80059b6:	73fb      	strb	r3, [r7, #15]
        *(pBuff + 1) = *pBuff;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	3301      	adds	r3, #1
 80059bc:	687a      	ldr	r2, [r7, #4]
 80059be:	7812      	ldrb	r2, [r2, #0]
 80059c0:	701a      	strb	r2, [r3, #0]
        *pBuff = Temp;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	7bfa      	ldrb	r2, [r7, #15]
 80059c6:	701a      	strb	r2, [r3, #0]
        pBuff += 2;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	3302      	adds	r3, #2
 80059cc:	607b      	str	r3, [r7, #4]
        count -= 2;
 80059ce:	78fb      	ldrb	r3, [r7, #3]
 80059d0:	3b02      	subs	r3, #2
 80059d2:	70fb      	strb	r3, [r7, #3]
    while (count > 1) {    //      
 80059d4:	78fb      	ldrb	r3, [r7, #3]
 80059d6:	2b01      	cmp	r3, #1
 80059d8:	d8eb      	bhi.n	80059b2 <rda5807_bytes_change+0xe>
    }
}
 80059da:	bf00      	nop
 80059dc:	bf00      	nop
 80059de:	3714      	adds	r7, #20
 80059e0:	46bd      	mov	sp, r7
 80059e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e6:	4770      	bx	lr

080059e8 <rda5807_write_regfile>:
//==============================================================================
//    rda5807   (- RegNum)   0x02
//  I2C- RDA5807_SeqAccess_Addr
//==============================================================================
void rda5807_write_regfile(uint16_t *pBuff, uint8_t RegNum)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b084      	sub	sp, #16
 80059ec:	af02      	add	r7, sp, #8
 80059ee:	6078      	str	r0, [r7, #4]
 80059f0:	460b      	mov	r3, r1
 80059f2:	70fb      	strb	r3, [r7, #3]
    err = i2cm_Start(I2Cx, RDA5807_SeqAccess_Addr, 0, RDA5807_TO);
    if (err) {
        Error_Handler();
    } //*/

    rda5807_bytes_change((uint8_t *)pBuff, RegNum << 1);
 80059f4:	78fb      	ldrb	r3, [r7, #3]
 80059f6:	005b      	lsls	r3, r3, #1
 80059f8:	b2db      	uxtb	r3, r3
 80059fa:	4619      	mov	r1, r3
 80059fc:	6878      	ldr	r0, [r7, #4]
 80059fe:	f7ff ffd1 	bl	80059a4 <rda5807_bytes_change>

//    err = i2cm_WriteBuff(I2Cx, (uint8_t *) pBuff, RegNum << 1, RDA5807_TO);
//    i2cm_Stop(I2Cx, RDA5807_TO);

    if (HAL_I2C_Master_Transmit(i2cRDA, (uint16_t)RDA5807_SeqAccess_Addr, (uint8_t *)pBuff, RegNum << 1, RDA5807_TO) != HAL_OK) {
 8005a02:	4b11      	ldr	r3, [pc, #68]	; (8005a48 <rda5807_write_regfile+0x60>)
 8005a04:	6818      	ldr	r0, [r3, #0]
 8005a06:	78fb      	ldrb	r3, [r7, #3]
 8005a08:	b29b      	uxth	r3, r3
 8005a0a:	005b      	lsls	r3, r3, #1
 8005a0c:	b29b      	uxth	r3, r3
 8005a0e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005a12:	9200      	str	r2, [sp, #0]
 8005a14:	687a      	ldr	r2, [r7, #4]
 8005a16:	2120      	movs	r1, #32
 8005a18:	f002 fdbc 	bl	8008594 <HAL_I2C_Master_Transmit>
 8005a1c:	4603      	mov	r3, r0
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d006      	beq.n	8005a30 <rda5807_write_regfile+0x48>
    	devError |= devRDA;
 8005a22:	4b0a      	ldr	r3, [pc, #40]	; (8005a4c <rda5807_write_regfile+0x64>)
 8005a24:	881b      	ldrh	r3, [r3, #0]
 8005a26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a2a:	b29a      	uxth	r2, r3
 8005a2c:	4b07      	ldr	r3, [pc, #28]	; (8005a4c <rda5807_write_regfile+0x64>)
 8005a2e:	801a      	strh	r2, [r3, #0]
    }

    rda5807_bytes_change((uint8_t *)pBuff, RegNum << 1);
 8005a30:	78fb      	ldrb	r3, [r7, #3]
 8005a32:	005b      	lsls	r3, r3, #1
 8005a34:	b2db      	uxtb	r3, r3
 8005a36:	4619      	mov	r1, r3
 8005a38:	6878      	ldr	r0, [r7, #4]
 8005a3a:	f7ff ffb3 	bl	80059a4 <rda5807_bytes_change>
}
 8005a3e:	bf00      	nop
 8005a40:	3708      	adds	r7, #8
 8005a42:	46bd      	mov	sp, r7
 8005a44:	bd80      	pop	{r7, pc}
 8005a46:	bf00      	nop
 8005a48:	20000224 	.word	0x20000224
 8005a4c:	20001bc8 	.word	0x20001bc8

08005a50 <rda5807_read>:
//==============================================================================
//    rda5807   (- RegNum)   RegAddr
//  I2C- RDA5807_RandAccess_Addr (    rda5800)
//==============================================================================
void rda5807_read(uint8_t RegAddr, uint16_t *pBuff, uint8_t RegNum)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b086      	sub	sp, #24
 8005a54:	af04      	add	r7, sp, #16
 8005a56:	4603      	mov	r3, r0
 8005a58:	6039      	str	r1, [r7, #0]
 8005a5a:	71fb      	strb	r3, [r7, #7]
 8005a5c:	4613      	mov	r3, r2
 8005a5e:	71bb      	strb	r3, [r7, #6]
        Error_Handler();
    }
    // 
    i2cm_ReadBuffAndStop(I2Cx, (uint8_t *) pBuff, RegNum << 1, RDA5807_TO); //*/

    if (HAL_I2C_Mem_Read(i2cRDA, RDA5807_RandAccess_Addr,
 8005a60:	4b13      	ldr	r3, [pc, #76]	; (8005ab0 <rda5807_read+0x60>)
 8005a62:	6818      	ldr	r0, [r3, #0]
 8005a64:	79fb      	ldrb	r3, [r7, #7]
 8005a66:	b29a      	uxth	r2, r3
 8005a68:	79bb      	ldrb	r3, [r7, #6]
 8005a6a:	b29b      	uxth	r3, r3
 8005a6c:	005b      	lsls	r3, r3, #1
 8005a6e:	b29b      	uxth	r3, r3
 8005a70:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005a74:	9102      	str	r1, [sp, #8]
 8005a76:	9301      	str	r3, [sp, #4]
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	9300      	str	r3, [sp, #0]
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	2122      	movs	r1, #34	; 0x22
 8005a80:	f002 ff90 	bl	80089a4 <HAL_I2C_Mem_Read>
 8005a84:	4603      	mov	r3, r0
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d006      	beq.n	8005a98 <rda5807_read+0x48>
    				     RegAddr, I2C_MEMADD_SIZE_8BIT,
						 (uint8_t *)pBuff, RegNum << 1,
						 RDA5807_TO) != HAL_OK) {
    	devError |= devRDA;
 8005a8a:	4b0a      	ldr	r3, [pc, #40]	; (8005ab4 <rda5807_read+0x64>)
 8005a8c:	881b      	ldrh	r3, [r3, #0]
 8005a8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a92:	b29a      	uxth	r2, r3
 8005a94:	4b07      	ldr	r3, [pc, #28]	; (8005ab4 <rda5807_read+0x64>)
 8005a96:	801a      	strh	r2, [r3, #0]
    }

    rda5807_bytes_change((uint8_t *)pBuff, RegNum << 1);
 8005a98:	79bb      	ldrb	r3, [r7, #6]
 8005a9a:	005b      	lsls	r3, r3, #1
 8005a9c:	b2db      	uxtb	r3, r3
 8005a9e:	4619      	mov	r1, r3
 8005aa0:	6838      	ldr	r0, [r7, #0]
 8005aa2:	f7ff ff7f 	bl	80059a4 <rda5807_bytes_change>
}
 8005aa6:	bf00      	nop
 8005aa8:	3708      	adds	r7, #8
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}
 8005aae:	bf00      	nop
 8005ab0:	20000224 	.word	0x20000224
 8005ab4:	20001bc8 	.word	0x20001bc8

08005ab8 <rda5807_write>:
//==============================================================================
//    rda5807   (- RegNum)   RegAddr
//  I2C- RDA5807_RandAccess_Addr (    rda5800)
//==============================================================================
void rda5807_write(uint8_t RegAddr, uint16_t *pBuff, uint8_t RegNum)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b086      	sub	sp, #24
 8005abc:	af04      	add	r7, sp, #16
 8005abe:	4603      	mov	r3, r0
 8005ac0:	6039      	str	r1, [r7, #0]
 8005ac2:	71fb      	strb	r3, [r7, #7]
 8005ac4:	4613      	mov	r3, r2
 8005ac6:	71bb      	strb	r3, [r7, #6]

    if (i2cm_WriteBuff(I2Cx, &RegAddr, 1, RDA5807_TO)) {
        Error_Handler();
    } //*/

    rda5807_bytes_change((uint8_t *)pBuff, RegNum << 1);
 8005ac8:	79bb      	ldrb	r3, [r7, #6]
 8005aca:	005b      	lsls	r3, r3, #1
 8005acc:	b2db      	uxtb	r3, r3
 8005ace:	4619      	mov	r1, r3
 8005ad0:	6838      	ldr	r0, [r7, #0]
 8005ad2:	f7ff ff67 	bl	80059a4 <rda5807_bytes_change>

    //err = i2cm_WriteBuff(I2Cx, (uint8_t *) pBuff, RegNum << 1, RDA5807_TO);
    //i2cm_Stop(I2Cx, RDA5807_TO);

    if (HAL_I2C_Mem_Write(i2cRDA,
 8005ad6:	4b13      	ldr	r3, [pc, #76]	; (8005b24 <rda5807_write+0x6c>)
 8005ad8:	6818      	ldr	r0, [r3, #0]
 8005ada:	79fb      	ldrb	r3, [r7, #7]
 8005adc:	b29a      	uxth	r2, r3
 8005ade:	79bb      	ldrb	r3, [r7, #6]
 8005ae0:	b29b      	uxth	r3, r3
 8005ae2:	005b      	lsls	r3, r3, #1
 8005ae4:	b29b      	uxth	r3, r3
 8005ae6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005aea:	9102      	str	r1, [sp, #8]
 8005aec:	9301      	str	r3, [sp, #4]
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	9300      	str	r3, [sp, #0]
 8005af2:	2301      	movs	r3, #1
 8005af4:	2122      	movs	r1, #34	; 0x22
 8005af6:	f002 fe41 	bl	800877c <HAL_I2C_Mem_Write>
 8005afa:	4603      	mov	r3, r0
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d006      	beq.n	8005b0e <rda5807_write+0x56>
    					  RDA5807_RandAccess_Addr,
						  RegAddr, I2C_MEMADD_SIZE_8BIT,
						  (uint8_t *)pBuff, RegNum << 1,
						  RDA5807_TO) != HAL_OK) {
    	devError |= devRDA;
 8005b00:	4b09      	ldr	r3, [pc, #36]	; (8005b28 <rda5807_write+0x70>)
 8005b02:	881b      	ldrh	r3, [r3, #0]
 8005b04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b08:	b29a      	uxth	r2, r3
 8005b0a:	4b07      	ldr	r3, [pc, #28]	; (8005b28 <rda5807_write+0x70>)
 8005b0c:	801a      	strh	r2, [r3, #0]
    }

    rda5807_bytes_change((uint8_t *)pBuff, RegNum << 1);
 8005b0e:	79bb      	ldrb	r3, [r7, #6]
 8005b10:	005b      	lsls	r3, r3, #1
 8005b12:	b2db      	uxtb	r3, r3
 8005b14:	4619      	mov	r1, r3
 8005b16:	6838      	ldr	r0, [r7, #0]
 8005b18:	f7ff ff44 	bl	80059a4 <rda5807_bytes_change>
}
 8005b1c:	bf00      	nop
 8005b1e:	3708      	adds	r7, #8
 8005b20:	46bd      	mov	sp, r7
 8005b22:	bd80      	pop	{r7, pc}
 8005b24:	20000224 	.word	0x20000224
 8005b28:	20001bc8 	.word	0x20001bc8

08005b2c <rda5807_SoftReset>:

//==============================================================================
//     rda5807
//==============================================================================
void rda5807_SoftReset()
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b082      	sub	sp, #8
 8005b30:	af00      	add	r7, sp, #0
tReg02h reg02;

    rda5807_read(2, (uint16_t *)&reg02, 1);
 8005b32:	1d3b      	adds	r3, r7, #4
 8005b34:	2201      	movs	r2, #1
 8005b36:	4619      	mov	r1, r3
 8005b38:	2002      	movs	r0, #2
 8005b3a:	f7ff ff89 	bl	8005a50 <rda5807_read>

	reg02.bENABLE = 1;
 8005b3e:	793b      	ldrb	r3, [r7, #4]
 8005b40:	f043 0301 	orr.w	r3, r3, #1
 8005b44:	713b      	strb	r3, [r7, #4]
	reg02.bSOFT_RESET = 1;
 8005b46:	793b      	ldrb	r3, [r7, #4]
 8005b48:	f043 0302 	orr.w	r3, r3, #2
 8005b4c:	713b      	strb	r3, [r7, #4]
    rda5807_write(2, (uint16_t *)&reg02, 1);
 8005b4e:	1d3b      	adds	r3, r7, #4
 8005b50:	2201      	movs	r2, #1
 8005b52:	4619      	mov	r1, r3
 8005b54:	2002      	movs	r0, #2
 8005b56:	f7ff ffaf 	bl	8005ab8 <rda5807_write>

    reg02.bENABLE = 1;
 8005b5a:	793b      	ldrb	r3, [r7, #4]
 8005b5c:	f043 0301 	orr.w	r3, r3, #1
 8005b60:	713b      	strb	r3, [r7, #4]
    reg02.bSOFT_RESET = 0;
 8005b62:	793b      	ldrb	r3, [r7, #4]
 8005b64:	f36f 0341 	bfc	r3, #1, #1
 8005b68:	713b      	strb	r3, [r7, #4]
    rda5807_write(2, (uint16_t *)&reg02, 1);
 8005b6a:	1d3b      	adds	r3, r7, #4
 8005b6c:	2201      	movs	r2, #1
 8005b6e:	4619      	mov	r1, r3
 8005b70:	2002      	movs	r0, #2
 8005b72:	f7ff ffa1 	bl	8005ab8 <rda5807_write>
}
 8005b76:	bf00      	nop
 8005b78:	3708      	adds	r7, #8
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bd80      	pop	{r7, pc}
	...

08005b80 <rda5807_SetupDefault>:

//==============================================================================
//     rda5807
//==============================================================================
void rda5807_SetupDefault()
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	af00      	add	r7, sp, #0
	tReg06h Reg06;
	tReg07h Reg07;
} Buffs;*/

    //  0x02
    Buffs.Reg02.bENABLE = 1;
 8005b84:	4a6b      	ldr	r2, [pc, #428]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005b86:	7813      	ldrb	r3, [r2, #0]
 8005b88:	f043 0301 	orr.w	r3, r3, #1
 8005b8c:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bSOFT_RESET = 0;
 8005b8e:	4a69      	ldr	r2, [pc, #420]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005b90:	7813      	ldrb	r3, [r2, #0]
 8005b92:	f36f 0341 	bfc	r3, #1, #1
 8005b96:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bNEW_METHOD = 1;
 8005b98:	4a66      	ldr	r2, [pc, #408]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005b9a:	7813      	ldrb	r3, [r2, #0]
 8005b9c:	f043 0304 	orr.w	r3, r3, #4
 8005ba0:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bRDS_EN = 1;
 8005ba2:	4a64      	ldr	r2, [pc, #400]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005ba4:	7813      	ldrb	r3, [r2, #0]
 8005ba6:	f043 0308 	orr.w	r3, r3, #8
 8005baa:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bCLK_MODE = 0;        // 32.768
 8005bac:	4a61      	ldr	r2, [pc, #388]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005bae:	7813      	ldrb	r3, [r2, #0]
 8005bb0:	f36f 1306 	bfc	r3, #4, #3
 8005bb4:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bSKMODE = 0;
 8005bb6:	4a5f      	ldr	r2, [pc, #380]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005bb8:	7813      	ldrb	r3, [r2, #0]
 8005bba:	f36f 13c7 	bfc	r3, #7, #1
 8005bbe:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bSEEK = 0;
 8005bc0:	4a5c      	ldr	r2, [pc, #368]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005bc2:	7853      	ldrb	r3, [r2, #1]
 8005bc4:	f36f 0300 	bfc	r3, #0, #1
 8005bc8:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bSEEKUP = 1;
 8005bca:	4a5a      	ldr	r2, [pc, #360]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005bcc:	7853      	ldrb	r3, [r2, #1]
 8005bce:	f043 0302 	orr.w	r3, r3, #2
 8005bd2:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bRCLK_DirectInput = 0;
 8005bd4:	4a57      	ldr	r2, [pc, #348]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005bd6:	7853      	ldrb	r3, [r2, #1]
 8005bd8:	f36f 0382 	bfc	r3, #2, #1
 8005bdc:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bRCLK_NonCalibMode = 0;
 8005bde:	4a55      	ldr	r2, [pc, #340]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005be0:	7853      	ldrb	r3, [r2, #1]
 8005be2:	f36f 03c3 	bfc	r3, #3, #1
 8005be6:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bBASS = 0;
 8005be8:	4a52      	ldr	r2, [pc, #328]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005bea:	7853      	ldrb	r3, [r2, #1]
 8005bec:	f36f 1304 	bfc	r3, #4, #1
 8005bf0:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bMONO = 0;
 8005bf2:	4a50      	ldr	r2, [pc, #320]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005bf4:	7853      	ldrb	r3, [r2, #1]
 8005bf6:	f36f 1345 	bfc	r3, #5, #1
 8005bfa:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bDMUTE = 1;
 8005bfc:	4a4d      	ldr	r2, [pc, #308]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005bfe:	7853      	ldrb	r3, [r2, #1]
 8005c00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c04:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bDHIZ = 1;
 8005c06:	4a4b      	ldr	r2, [pc, #300]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005c08:	7853      	ldrb	r3, [r2, #1]
 8005c0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c0e:	7053      	strb	r3, [r2, #1]
    //  0x03
    Buffs.Reg03.bSPACE = 0;//Step;//0;   //   - 0 = 100 
 8005c10:	4a48      	ldr	r2, [pc, #288]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005c12:	7893      	ldrb	r3, [r2, #2]
 8005c14:	f36f 0301 	bfc	r3, #0, #2
 8005c18:	7093      	strb	r3, [r2, #2]
    Buffs.Reg03.bBAND = Band;//2;//0;    //  2 - 76108 MHz
 8005c1a:	4b47      	ldr	r3, [pc, #284]	; (8005d38 <rda5807_SetupDefault+0x1b8>)
 8005c1c:	781b      	ldrb	r3, [r3, #0]
 8005c1e:	f003 0303 	and.w	r3, r3, #3
 8005c22:	b2d9      	uxtb	r1, r3
 8005c24:	4a43      	ldr	r2, [pc, #268]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005c26:	7893      	ldrb	r3, [r2, #2]
 8005c28:	f361 0383 	bfi	r3, r1, #2, #2
 8005c2c:	7093      	strb	r3, [r2, #2]
    Buffs.Reg03.bTUNE = 1;
 8005c2e:	4a41      	ldr	r2, [pc, #260]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005c30:	7893      	ldrb	r3, [r2, #2]
 8005c32:	f043 0310 	orr.w	r3, r3, #16
 8005c36:	7093      	strb	r3, [r2, #2]
    Buffs.Reg03.bDIRECT_MODE = 0;
 8005c38:	4a3e      	ldr	r2, [pc, #248]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005c3a:	7893      	ldrb	r3, [r2, #2]
 8005c3c:	f36f 1345 	bfc	r3, #5, #1
 8005c40:	7093      	strb	r3, [r2, #2]
    Buffs.Reg03.bCHAN = 0;
 8005c42:	4a3c      	ldr	r2, [pc, #240]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005c44:	8853      	ldrh	r3, [r2, #2]
 8005c46:	f36f 138f 	bfc	r3, #6, #10
 8005c4a:	8053      	strh	r3, [r2, #2]
    //  0x04
    Buffs.Reg04.bRSVD1 = 0;
 8005c4c:	4b39      	ldr	r3, [pc, #228]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005c4e:	2200      	movs	r2, #0
 8005c50:	711a      	strb	r2, [r3, #4]
    Buffs.Reg04.bAFCD = 0;
 8005c52:	4a38      	ldr	r2, [pc, #224]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005c54:	7953      	ldrb	r3, [r2, #5]
 8005c56:	f36f 0300 	bfc	r3, #0, #1
 8005c5a:	7153      	strb	r3, [r2, #5]
    Buffs.Reg04.bSOFTMUTE_EN = 1;
 8005c5c:	4a35      	ldr	r2, [pc, #212]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005c5e:	7953      	ldrb	r3, [r2, #5]
 8005c60:	f043 0302 	orr.w	r3, r3, #2
 8005c64:	7153      	strb	r3, [r2, #5]
    Buffs.Reg04.bRSVD2 = 0;
 8005c66:	4a33      	ldr	r2, [pc, #204]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005c68:	7953      	ldrb	r3, [r2, #5]
 8005c6a:	f36f 0382 	bfc	r3, #2, #1
 8005c6e:	7153      	strb	r3, [r2, #5]
    Buffs.Reg04.bDE = 0;
 8005c70:	4a30      	ldr	r2, [pc, #192]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005c72:	7953      	ldrb	r3, [r2, #5]
 8005c74:	f36f 03c3 	bfc	r3, #3, #1
 8005c78:	7153      	strb	r3, [r2, #5]
    Buffs.Reg04.bRSVD3 = 0;
 8005c7a:	4a2e      	ldr	r2, [pc, #184]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005c7c:	7953      	ldrb	r3, [r2, #5]
 8005c7e:	f36f 1307 	bfc	r3, #4, #4
 8005c82:	7153      	strb	r3, [r2, #5]
    //  0x05
    Buffs.Reg05.bVOLUME = 0;
 8005c84:	4a2b      	ldr	r2, [pc, #172]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005c86:	7993      	ldrb	r3, [r2, #6]
 8005c88:	f36f 0303 	bfc	r3, #0, #4
 8005c8c:	7193      	strb	r3, [r2, #6]
    Buffs.Reg05.bANT_GAIN = 0;
 8005c8e:	4a29      	ldr	r2, [pc, #164]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005c90:	7993      	ldrb	r3, [r2, #6]
 8005c92:	f36f 1305 	bfc	r3, #4, #2
 8005c96:	7193      	strb	r3, [r2, #6]
    Buffs.Reg05.bANT_TYPE = ANT_TYPE_Both;//ANT_TYPE_External;//ANT_TYPE_Headphones;//ANT_TYPE_Both;
 8005c98:	4a26      	ldr	r2, [pc, #152]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005c9a:	7993      	ldrb	r3, [r2, #6]
 8005c9c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005ca0:	7193      	strb	r3, [r2, #6]
    Buffs.Reg05.bSEEKTH = 8;
 8005ca2:	4a24      	ldr	r2, [pc, #144]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005ca4:	79d3      	ldrb	r3, [r2, #7]
 8005ca6:	2108      	movs	r1, #8
 8005ca8:	f361 0303 	bfi	r3, r1, #0, #4
 8005cac:	71d3      	strb	r3, [r2, #7]
    Buffs.Reg05.bRSVD3 = 0;
 8005cae:	4a21      	ldr	r2, [pc, #132]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005cb0:	79d3      	ldrb	r3, [r2, #7]
 8005cb2:	f36f 1306 	bfc	r3, #4, #3
 8005cb6:	71d3      	strb	r3, [r2, #7]
    Buffs.Reg05.bINT_MODE = 1;
 8005cb8:	4a1e      	ldr	r2, [pc, #120]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005cba:	79d3      	ldrb	r3, [r2, #7]
 8005cbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005cc0:	71d3      	strb	r3, [r2, #7]
    //  0x06
    Buffs.Reg06.bRSVD1 = 0;
 8005cc2:	4a1c      	ldr	r2, [pc, #112]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005cc4:	8913      	ldrh	r3, [r2, #8]
 8005cc6:	f36f 030c 	bfc	r3, #0, #13
 8005cca:	8113      	strh	r3, [r2, #8]
    Buffs.Reg06.bOPEN_MODE = 0;
 8005ccc:	4a19      	ldr	r2, [pc, #100]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005cce:	7a53      	ldrb	r3, [r2, #9]
 8005cd0:	f36f 1346 	bfc	r3, #5, #2
 8005cd4:	7253      	strb	r3, [r2, #9]
    Buffs.Reg06.bRSVD2 = 0;
 8005cd6:	4a17      	ldr	r2, [pc, #92]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005cd8:	7a53      	ldrb	r3, [r2, #9]
 8005cda:	f36f 13c7 	bfc	r3, #7, #1
 8005cde:	7253      	strb	r3, [r2, #9]
    //  0x07
    Buffs.Reg07.bFREQ_MODE = 0;
 8005ce0:	4a14      	ldr	r2, [pc, #80]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005ce2:	7a93      	ldrb	r3, [r2, #10]
 8005ce4:	f36f 0300 	bfc	r3, #0, #1
 8005ce8:	7293      	strb	r3, [r2, #10]
    Buffs.Reg07.bSOFTBLEND_EN = 1;
 8005cea:	4a12      	ldr	r2, [pc, #72]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005cec:	7a93      	ldrb	r3, [r2, #10]
 8005cee:	f043 0302 	orr.w	r3, r3, #2
 8005cf2:	7293      	strb	r3, [r2, #10]
    Buffs.Reg07.bSEEK_TH_OLD = 0;
 8005cf4:	4a0f      	ldr	r2, [pc, #60]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005cf6:	7a93      	ldrb	r3, [r2, #10]
 8005cf8:	f36f 0387 	bfc	r3, #2, #6
 8005cfc:	7293      	strb	r3, [r2, #10]
    Buffs.Reg07.bRSVD1 = 0;
 8005cfe:	4a0d      	ldr	r2, [pc, #52]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005d00:	7ad3      	ldrb	r3, [r2, #11]
 8005d02:	f36f 0300 	bfc	r3, #0, #1
 8005d06:	72d3      	strb	r3, [r2, #11]
    Buffs.Reg07.b65M_50M_MODE = 1;
 8005d08:	4a0a      	ldr	r2, [pc, #40]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005d0a:	7ad3      	ldrb	r3, [r2, #11]
 8005d0c:	f043 0302 	orr.w	r3, r3, #2
 8005d10:	72d3      	strb	r3, [r2, #11]
    Buffs.Reg07.bTH_SOFRBLEND = 16;
 8005d12:	4a08      	ldr	r2, [pc, #32]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005d14:	7ad3      	ldrb	r3, [r2, #11]
 8005d16:	2110      	movs	r1, #16
 8005d18:	f361 0386 	bfi	r3, r1, #2, #5
 8005d1c:	72d3      	strb	r3, [r2, #11]
    Buffs.Reg07.bRSVD2 = 0;
 8005d1e:	4a05      	ldr	r2, [pc, #20]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005d20:	7ad3      	ldrb	r3, [r2, #11]
 8005d22:	f36f 13c7 	bfc	r3, #7, #1
 8005d26:	72d3      	strb	r3, [r2, #11]

    //      
    rda5807_write_regfile((uint16_t *)&(Buffs.Reg02), 6);
 8005d28:	2106      	movs	r1, #6
 8005d2a:	4802      	ldr	r0, [pc, #8]	; (8005d34 <rda5807_SetupDefault+0x1b4>)
 8005d2c:	f7ff fe5c 	bl	80059e8 <rda5807_write_regfile>
}
 8005d30:	bf00      	nop
 8005d32:	bd80      	pop	{r7, pc}
 8005d34:	20003838 	.word	0x20003838
 8005d38:	200001fc 	.word	0x200001fc

08005d3c <rda5807_SetVolume>:

//==============================================================================
//     (0..16)  rda5807.  Value=0  MUTE
//==============================================================================
void rda5807_SetVolume(uint8_t Value)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b084      	sub	sp, #16
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	4603      	mov	r3, r0
 8005d44:	71fb      	strb	r3, [r7, #7]
//tReg02h Reg02;
//tReg05h Reg05;
uint8_t Mute = Value ? 0 : 1;
 8005d46:	79fb      	ldrb	r3, [r7, #7]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	bf0c      	ite	eq
 8005d4c:	2301      	moveq	r3, #1
 8005d4e:	2300      	movne	r3, #0
 8005d50:	b2db      	uxtb	r3, r3
 8005d52:	73fb      	strb	r3, [r7, #15]

    if (Value > 16) Value = 16;
 8005d54:	79fb      	ldrb	r3, [r7, #7]
 8005d56:	2b10      	cmp	r3, #16
 8005d58:	d901      	bls.n	8005d5e <rda5807_SetVolume+0x22>
 8005d5a:	2310      	movs	r3, #16
 8005d5c:	71fb      	strb	r3, [r7, #7]

    Value--;    //    Volume  1 ,    
 8005d5e:	79fb      	ldrb	r3, [r7, #7]
 8005d60:	3b01      	subs	r3, #1
 8005d62:	71fb      	strb	r3, [r7, #7]

    if (!Mute) {
 8005d64:	7bfb      	ldrb	r3, [r7, #15]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d112      	bne.n	8005d90 <rda5807_SetVolume+0x54>
        //   0x05
        rda5807_read(5, (uint16_t *)&Buffs.Reg05, 1);
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	4915      	ldr	r1, [pc, #84]	; (8005dc4 <rda5807_SetVolume+0x88>)
 8005d6e:	2005      	movs	r0, #5
 8005d70:	f7ff fe6e 	bl	8005a50 <rda5807_read>
        //    VOLUME
        Buffs.Reg05.bVOLUME = Value;
 8005d74:	79fb      	ldrb	r3, [r7, #7]
 8005d76:	f003 030f 	and.w	r3, r3, #15
 8005d7a:	b2d9      	uxtb	r1, r3
 8005d7c:	4a12      	ldr	r2, [pc, #72]	; (8005dc8 <rda5807_SetVolume+0x8c>)
 8005d7e:	7993      	ldrb	r3, [r2, #6]
 8005d80:	f361 0303 	bfi	r3, r1, #0, #4
 8005d84:	7193      	strb	r3, [r2, #6]
        //   0x05
        rda5807_write(5, (uint16_t *)&Buffs.Reg05, 1);
 8005d86:	2201      	movs	r2, #1
 8005d88:	490e      	ldr	r1, [pc, #56]	; (8005dc4 <rda5807_SetVolume+0x88>)
 8005d8a:	2005      	movs	r0, #5
 8005d8c:	f7ff fe94 	bl	8005ab8 <rda5807_write>
    }

    //   0x02
    rda5807_read(2, (uint16_t *)&Buffs.Reg02, 1);
 8005d90:	2201      	movs	r2, #1
 8005d92:	490d      	ldr	r1, [pc, #52]	; (8005dc8 <rda5807_SetVolume+0x8c>)
 8005d94:	2002      	movs	r0, #2
 8005d96:	f7ff fe5b 	bl	8005a50 <rda5807_read>
    //    VOLUME
    Buffs.Reg02.bDMUTE = Mute ? 0 : 1;
 8005d9a:	7bfb      	ldrb	r3, [r7, #15]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	bf0c      	ite	eq
 8005da0:	2301      	moveq	r3, #1
 8005da2:	2300      	movne	r3, #0
 8005da4:	b2d9      	uxtb	r1, r3
 8005da6:	4a08      	ldr	r2, [pc, #32]	; (8005dc8 <rda5807_SetVolume+0x8c>)
 8005da8:	7853      	ldrb	r3, [r2, #1]
 8005daa:	f361 1386 	bfi	r3, r1, #6, #1
 8005dae:	7053      	strb	r3, [r2, #1]
    //   0x02
    rda5807_write(2, (uint16_t *)&Buffs.Reg02, 1);
 8005db0:	2201      	movs	r2, #1
 8005db2:	4905      	ldr	r1, [pc, #20]	; (8005dc8 <rda5807_SetVolume+0x8c>)
 8005db4:	2002      	movs	r0, #2
 8005db6:	f7ff fe7f 	bl	8005ab8 <rda5807_write>
}
 8005dba:	bf00      	nop
 8005dbc:	3710      	adds	r7, #16
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	bd80      	pop	{r7, pc}
 8005dc2:	bf00      	nop
 8005dc4:	2000383e 	.word	0x2000383e
 8005dc8:	20003838 	.word	0x20003838

08005dcc <rda5807_SetBassBoost>:

//==============================================================================
//  / BassBoost
//==============================================================================
void rda5807_SetBassBoost(uint8_t Value)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b082      	sub	sp, #8
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	4603      	mov	r3, r0
 8005dd4:	71fb      	strb	r3, [r7, #7]
//tReg02h Reg02;

    //   0x02
    rda5807_read(2, (uint16_t *)&Buffs.Reg02, 1);
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	490b      	ldr	r1, [pc, #44]	; (8005e08 <rda5807_SetBassBoost+0x3c>)
 8005dda:	2002      	movs	r0, #2
 8005ddc:	f7ff fe38 	bl	8005a50 <rda5807_read>
    //    BASS
    Buffs.Reg02.bBASS = (Value) ? 1 : 0;
 8005de0:	79fb      	ldrb	r3, [r7, #7]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	bf14      	ite	ne
 8005de6:	2301      	movne	r3, #1
 8005de8:	2300      	moveq	r3, #0
 8005dea:	b2d9      	uxtb	r1, r3
 8005dec:	4a06      	ldr	r2, [pc, #24]	; (8005e08 <rda5807_SetBassBoost+0x3c>)
 8005dee:	7853      	ldrb	r3, [r2, #1]
 8005df0:	f361 1304 	bfi	r3, r1, #4, #1
 8005df4:	7053      	strb	r3, [r2, #1]
    //   0x02
    rda5807_write(2, (uint16_t *)&Buffs.Reg02, 1);
 8005df6:	2201      	movs	r2, #1
 8005df8:	4903      	ldr	r1, [pc, #12]	; (8005e08 <rda5807_SetBassBoost+0x3c>)
 8005dfa:	2002      	movs	r0, #2
 8005dfc:	f7ff fe5c 	bl	8005ab8 <rda5807_write>
}
 8005e00:	bf00      	nop
 8005e02:	3708      	adds	r7, #8
 8005e04:	46bd      	mov	sp, r7
 8005e06:	bd80      	pop	{r7, pc}
 8005e08:	20003838 	.word	0x20003838

08005e0c <rda5807_SetFreq_In100Khz>:
//==============================================================================
//     Freq100kHz    rda5807   .
//          STR   0x0A ( rda5807_Get_SeekTuneReadyFlag)
//==============================================================================
void rda5807_SetFreq_In100Khz(uint16_t Freq100kHz)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b084      	sub	sp, #16
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	4603      	mov	r3, r0
 8005e14:	80fb      	strh	r3, [r7, #6]
//tReg03h Reg03;
uint16_t l = 870, r = 1080;
 8005e16:	f240 3366 	movw	r3, #870	; 0x366
 8005e1a:	81fb      	strh	r3, [r7, #14]
 8005e1c:	f44f 6387 	mov.w	r3, #1080	; 0x438
 8005e20:	81bb      	strh	r3, [r7, #12]

    //      Buffs.Reg03.bBAND
	switch (Buffs.Reg03.bBAND) {    //  87108 MHz
 8005e22:	4b33      	ldr	r3, [pc, #204]	; (8005ef0 <rda5807_SetFreq_In100Khz+0xe4>)
 8005e24:	789b      	ldrb	r3, [r3, #2]
 8005e26:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8005e2a:	b2db      	uxtb	r3, r3
 8005e2c:	2b03      	cmp	r3, #3
 8005e2e:	d011      	beq.n	8005e54 <rda5807_SetFreq_In100Khz+0x48>
 8005e30:	2b03      	cmp	r3, #3
 8005e32:	dc16      	bgt.n	8005e62 <rda5807_SetFreq_In100Khz+0x56>
 8005e34:	2b01      	cmp	r3, #1
 8005e36:	d002      	beq.n	8005e3e <rda5807_SetFreq_In100Khz+0x32>
 8005e38:	2b02      	cmp	r3, #2
 8005e3a:	d007      	beq.n	8005e4c <rda5807_SetFreq_In100Khz+0x40>
 8005e3c:	e011      	b.n	8005e62 <rda5807_SetFreq_In100Khz+0x56>
		//case 0:// 00 = 87108 MHz (US/Europe)
		//break;
		case 1:// 01 = 7691 MHz (Japan)
			l = 760;
 8005e3e:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 8005e42:	81fb      	strh	r3, [r7, #14]
			r = 910;
 8005e44:	f240 338e 	movw	r3, #910	; 0x38e
 8005e48:	81bb      	strh	r3, [r7, #12]
		break;
 8005e4a:	e00a      	b.n	8005e62 <rda5807_SetFreq_In100Khz+0x56>
		case 2:// 10 = 76108 MHz (world wide)
			l = 760;
 8005e4c:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 8005e50:	81fb      	strh	r3, [r7, #14]
		break;
 8005e52:	e006      	b.n	8005e62 <rda5807_SetFreq_In100Khz+0x56>
		case 3:// 11 = 65 76 MHz (East Europe) or 50-65MHz
			l = 650;
 8005e54:	f240 238a 	movw	r3, #650	; 0x28a
 8005e58:	81fb      	strh	r3, [r7, #14]
			r = 760;
 8005e5a:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 8005e5e:	81bb      	strh	r3, [r7, #12]
		break;
 8005e60:	bf00      	nop
	}
	lBand = ((float)l) / 10;
 8005e62:	89fb      	ldrh	r3, [r7, #14]
 8005e64:	ee07 3a90 	vmov	s15, r3
 8005e68:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005e6c:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8005e70:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005e74:	4b1f      	ldr	r3, [pc, #124]	; (8005ef4 <rda5807_SetFreq_In100Khz+0xe8>)
 8005e76:	edc3 7a00 	vstr	s15, [r3]
	rBand = ((float)r) / 10;
 8005e7a:	89bb      	ldrh	r3, [r7, #12]
 8005e7c:	ee07 3a90 	vmov	s15, r3
 8005e80:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005e84:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8005e88:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005e8c:	4b1a      	ldr	r3, [pc, #104]	; (8005ef8 <rda5807_SetFreq_In100Khz+0xec>)
 8005e8e:	edc3 7a00 	vstr	s15, [r3]

    if (Freq100kHz < l)  Freq100kHz = l;
 8005e92:	88fa      	ldrh	r2, [r7, #6]
 8005e94:	89fb      	ldrh	r3, [r7, #14]
 8005e96:	429a      	cmp	r2, r3
 8005e98:	d201      	bcs.n	8005e9e <rda5807_SetFreq_In100Khz+0x92>
 8005e9a:	89fb      	ldrh	r3, [r7, #14]
 8005e9c:	80fb      	strh	r3, [r7, #6]
    if (Freq100kHz > r) Freq100kHz = r;
 8005e9e:	88fa      	ldrh	r2, [r7, #6]
 8005ea0:	89bb      	ldrh	r3, [r7, #12]
 8005ea2:	429a      	cmp	r2, r3
 8005ea4:	d901      	bls.n	8005eaa <rda5807_SetFreq_In100Khz+0x9e>
 8005ea6:	89bb      	ldrh	r3, [r7, #12]
 8005ea8:	80fb      	strh	r3, [r7, #6]

    //    (left)
    Freq100kHz -= l;
 8005eaa:	88fa      	ldrh	r2, [r7, #6]
 8005eac:	89fb      	ldrh	r3, [r7, #14]
 8005eae:	1ad3      	subs	r3, r2, r3
 8005eb0:	80fb      	strh	r3, [r7, #6]

    //   0x03
    rda5807_read(3, (uint16_t *)&Buffs.Reg03, 1);
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	4911      	ldr	r1, [pc, #68]	; (8005efc <rda5807_SetFreq_In100Khz+0xf0>)
 8005eb6:	2003      	movs	r0, #3
 8005eb8:	f7ff fdca 	bl	8005a50 <rda5807_read>
    //    CHAN
    Buffs.Reg03.bCHAN = Freq100kHz;
 8005ebc:	88fb      	ldrh	r3, [r7, #6]
 8005ebe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005ec2:	b299      	uxth	r1, r3
 8005ec4:	4a0a      	ldr	r2, [pc, #40]	; (8005ef0 <rda5807_SetFreq_In100Khz+0xe4>)
 8005ec6:	8853      	ldrh	r3, [r2, #2]
 8005ec8:	f361 138f 	bfi	r3, r1, #6, #10
 8005ecc:	8053      	strh	r3, [r2, #2]
    //      
    Buffs.Reg03.bTUNE = 1;
 8005ece:	4a08      	ldr	r2, [pc, #32]	; (8005ef0 <rda5807_SetFreq_In100Khz+0xe4>)
 8005ed0:	7893      	ldrb	r3, [r2, #2]
 8005ed2:	f043 0310 	orr.w	r3, r3, #16
 8005ed6:	7093      	strb	r3, [r2, #2]
    //   0x03
    rda5807_write(3, (uint16_t *)&Buffs.Reg03, 1);
 8005ed8:	2201      	movs	r2, #1
 8005eda:	4908      	ldr	r1, [pc, #32]	; (8005efc <rda5807_SetFreq_In100Khz+0xf0>)
 8005edc:	2003      	movs	r0, #3
 8005ede:	f7ff fdeb 	bl	8005ab8 <rda5807_write>

    HAL_Delay(50);
 8005ee2:	2032      	movs	r0, #50	; 0x32
 8005ee4:	f001 fcae 	bl	8007844 <HAL_Delay>
}
 8005ee8:	bf00      	nop
 8005eea:	3710      	adds	r7, #16
 8005eec:	46bd      	mov	sp, r7
 8005eee:	bd80      	pop	{r7, pc}
 8005ef0:	20003838 	.word	0x20003838
 8005ef4:	20003014 	.word	0x20003014
 8005ef8:	20003018 	.word	0x20003018
 8005efc:	2000383a 	.word	0x2000383a

08005f00 <rda5807_GetFreq_In100Khz>:

//==============================================================================
//    ,    rda5807
//==============================================================================
uint16_t rda5807_GetFreq_In100Khz()
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b082      	sub	sp, #8
 8005f04:	af00      	add	r7, sp, #0
//tReg0Ah reg0A;

    //   0x0A
    rda5807_read(0x0A, (uint16_t *)&Buffs.Reg0A, 1);
 8005f06:	2201      	movs	r2, #1
 8005f08:	491b      	ldr	r1, [pc, #108]	; (8005f78 <rda5807_GetFreq_In100Khz+0x78>)
 8005f0a:	200a      	movs	r0, #10
 8005f0c:	f7ff fda0 	bl	8005a50 <rda5807_read>

    uint16_t Freq100kHz = Buffs.Reg0A.bREADCHAN;
 8005f10:	4b1a      	ldr	r3, [pc, #104]	; (8005f7c <rda5807_GetFreq_In100Khz+0x7c>)
 8005f12:	8a1b      	ldrh	r3, [r3, #16]
 8005f14:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005f18:	b29b      	uxth	r3, r3
 8005f1a:	80bb      	strh	r3, [r7, #4]

    if (Freq100kHz == 319) return 0;
 8005f1c:	88bb      	ldrh	r3, [r7, #4]
 8005f1e:	f240 123f 	movw	r2, #319	; 0x13f
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d101      	bne.n	8005f2a <rda5807_GetFreq_In100Khz+0x2a>
 8005f26:	2300      	movs	r3, #0
 8005f28:	e021      	b.n	8005f6e <rda5807_GetFreq_In100Khz+0x6e>

    //    (87 )
    uint16_t left = 870;
 8005f2a:	f240 3366 	movw	r3, #870	; 0x366
 8005f2e:	80fb      	strh	r3, [r7, #6]
    switch (Buffs.Reg03.bBAND) {    //  87108 MHz
 8005f30:	4b12      	ldr	r3, [pc, #72]	; (8005f7c <rda5807_GetFreq_In100Khz+0x7c>)
 8005f32:	789b      	ldrb	r3, [r3, #2]
 8005f34:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8005f38:	b2db      	uxtb	r3, r3
 8005f3a:	2b03      	cmp	r3, #3
 8005f3c:	d00e      	beq.n	8005f5c <rda5807_GetFreq_In100Khz+0x5c>
 8005f3e:	2b03      	cmp	r3, #3
 8005f40:	dc10      	bgt.n	8005f64 <rda5807_GetFreq_In100Khz+0x64>
 8005f42:	2b01      	cmp	r3, #1
 8005f44:	d002      	beq.n	8005f4c <rda5807_GetFreq_In100Khz+0x4c>
 8005f46:	2b02      	cmp	r3, #2
 8005f48:	d004      	beq.n	8005f54 <rda5807_GetFreq_In100Khz+0x54>
 8005f4a:	e00b      	b.n	8005f64 <rda5807_GetFreq_In100Khz+0x64>
    	//case 0:// 00 = 87108 MHz (US/Europe)
    	//break;
    	case 1:// 01 = 7691 MHz (Japan)
    		left = 760;
 8005f4c:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 8005f50:	80fb      	strh	r3, [r7, #6]
    	break;
 8005f52:	e007      	b.n	8005f64 <rda5807_GetFreq_In100Khz+0x64>
    	case 2:// 10 = 76108 MHz (world wide)
    		left = 760;
 8005f54:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 8005f58:	80fb      	strh	r3, [r7, #6]
    	break;
 8005f5a:	e003      	b.n	8005f64 <rda5807_GetFreq_In100Khz+0x64>
    	case 3:// 11 = 65 76 MHz (East Europe) or 50-65MHz
    		left = 650;
 8005f5c:	f240 238a 	movw	r3, #650	; 0x28a
 8005f60:	80fb      	strh	r3, [r7, #6]
    	break;
 8005f62:	bf00      	nop
    }
    Freq100kHz += left;
 8005f64:	88ba      	ldrh	r2, [r7, #4]
 8005f66:	88fb      	ldrh	r3, [r7, #6]
 8005f68:	4413      	add	r3, r2
 8005f6a:	80bb      	strh	r3, [r7, #4]

    return Freq100kHz;
 8005f6c:	88bb      	ldrh	r3, [r7, #4]
}
 8005f6e:	4618      	mov	r0, r3
 8005f70:	3708      	adds	r7, #8
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bd80      	pop	{r7, pc}
 8005f76:	bf00      	nop
 8005f78:	20003848 	.word	0x20003848
 8005f7c:	20003838 	.word	0x20003838

08005f80 <rda5807_StartSeek>:

//==============================================================================
//     /
//==============================================================================
void rda5807_StartSeek(uint8_t Up)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b082      	sub	sp, #8
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	4603      	mov	r3, r0
 8005f88:	71fb      	strb	r3, [r7, #7]
//tReg02h Reg02;

    //   0x02
    rda5807_read(2, (uint16_t *)&Buffs.Reg02, 1);
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	4910      	ldr	r1, [pc, #64]	; (8005fd0 <rda5807_StartSeek+0x50>)
 8005f8e:	2002      	movs	r0, #2
 8005f90:	f7ff fd5e 	bl	8005a50 <rda5807_read>

    Buffs.Reg02.bSKMODE = 1;          // 07 Seek Mode (0 = wrap at the upper or lower band limit and continue seeking; 1 = stop seeking at the upper or lower band limit)
 8005f94:	4a0e      	ldr	r2, [pc, #56]	; (8005fd0 <rda5807_StartSeek+0x50>)
 8005f96:	7813      	ldrb	r3, [r2, #0]
 8005f98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f9c:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bSEEK = 1;            // 08 Seek (0 = Disable stop seek; 1 = Enable)
 8005f9e:	4a0c      	ldr	r2, [pc, #48]	; (8005fd0 <rda5807_StartSeek+0x50>)
 8005fa0:	7853      	ldrb	r3, [r2, #1]
 8005fa2:	f043 0301 	orr.w	r3, r3, #1
 8005fa6:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bSEEKUP = Up ? 1 : 0; // 09 Seek Up (0 = Seek down; 1 = Seek up)
 8005fa8:	79fb      	ldrb	r3, [r7, #7]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	bf14      	ite	ne
 8005fae:	2301      	movne	r3, #1
 8005fb0:	2300      	moveq	r3, #0
 8005fb2:	b2d9      	uxtb	r1, r3
 8005fb4:	4a06      	ldr	r2, [pc, #24]	; (8005fd0 <rda5807_StartSeek+0x50>)
 8005fb6:	7853      	ldrb	r3, [r2, #1]
 8005fb8:	f361 0341 	bfi	r3, r1, #1, #1
 8005fbc:	7053      	strb	r3, [r2, #1]

    //   0x02
    rda5807_write(2, (uint16_t *)&Buffs.Reg02, 1);
 8005fbe:	2201      	movs	r2, #1
 8005fc0:	4903      	ldr	r1, [pc, #12]	; (8005fd0 <rda5807_StartSeek+0x50>)
 8005fc2:	2002      	movs	r0, #2
 8005fc4:	f7ff fd78 	bl	8005ab8 <rda5807_write>
}
 8005fc8:	bf00      	nop
 8005fca:	3708      	adds	r7, #8
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	bd80      	pop	{r7, pc}
 8005fd0:	20003838 	.word	0x20003838

08005fd4 <rda5807_Get_SeekTuneReadyFlag>:
//==============================================================================
//     STR (SeekTuneReadyFlag)
// SeekTuneReadyFlag=1         .
//==============================================================================
uint8_t rda5807_Get_SeekTuneReadyFlag()
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	af00      	add	r7, sp, #0
//tReg0Ah reg0A;

    //   0x0A
    rda5807_read(0x0A, (uint16_t *)&Buffs.Reg0A, 1);
 8005fd8:	2201      	movs	r2, #1
 8005fda:	4905      	ldr	r1, [pc, #20]	; (8005ff0 <rda5807_Get_SeekTuneReadyFlag+0x1c>)
 8005fdc:	200a      	movs	r0, #10
 8005fde:	f7ff fd37 	bl	8005a50 <rda5807_read>

    return Buffs.Reg0A.bSTC;
 8005fe2:	4b04      	ldr	r3, [pc, #16]	; (8005ff4 <rda5807_Get_SeekTuneReadyFlag+0x20>)
 8005fe4:	7c5b      	ldrb	r3, [r3, #17]
 8005fe6:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8005fea:	b2db      	uxtb	r3, r3
}
 8005fec:	4618      	mov	r0, r3
 8005fee:	bd80      	pop	{r7, pc}
 8005ff0:	20003848 	.word	0x20003848
 8005ff4:	20003838 	.word	0x20003838

08005ff8 <rda5807_Get_StereoMonoFlag>:
//==============================================================================
//==============================================================================
bool rda5807_Get_StereoMonoFlag()
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	af00      	add	r7, sp, #0
//tReg0Ah reg0A;

    //   0x0A
    rda5807_read(0x0A, (uint16_t *)&Buffs.Reg0A, 1);
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	4908      	ldr	r1, [pc, #32]	; (8006020 <rda5807_Get_StereoMonoFlag+0x28>)
 8006000:	200a      	movs	r0, #10
 8006002:	f7ff fd25 	bl	8005a50 <rda5807_read>

    return Buffs.Reg0A.bST;     // Stereo Indicator (0 = Mono; 1 = Stereo)
 8006006:	4b07      	ldr	r3, [pc, #28]	; (8006024 <rda5807_Get_StereoMonoFlag+0x2c>)
 8006008:	7c5b      	ldrb	r3, [r3, #17]
 800600a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800600e:	b2db      	uxtb	r3, r3
 8006010:	2b00      	cmp	r3, #0
 8006012:	bf14      	ite	ne
 8006014:	2301      	movne	r3, #1
 8006016:	2300      	moveq	r3, #0
 8006018:	b2db      	uxtb	r3, r3
}
 800601a:	4618      	mov	r0, r3
 800601c:	bd80      	pop	{r7, pc}
 800601e:	bf00      	nop
 8006020:	20003848 	.word	0x20003848
 8006024:	20003838 	.word	0x20003838

08006028 <rda5807_Get_Channel>:
//==============================================================================
uint16_t rda5807_Get_Channel()
{
 8006028:	b580      	push	{r7, lr}
 800602a:	af00      	add	r7, sp, #0
//tReg0Ah reg0A;

    //   0x0A
    rda5807_read(0x0A, (uint16_t *)&Buffs.Reg0A, 1);
 800602c:	2201      	movs	r2, #1
 800602e:	4905      	ldr	r1, [pc, #20]	; (8006044 <rda5807_Get_Channel+0x1c>)
 8006030:	200a      	movs	r0, #10
 8006032:	f7ff fd0d 	bl	8005a50 <rda5807_read>

    return Buffs.Reg0A.bREADCHAN;    // 0-9 Read Channel.
 8006036:	4b04      	ldr	r3, [pc, #16]	; (8006048 <rda5807_Get_Channel+0x20>)
 8006038:	8a1b      	ldrh	r3, [r3, #16]
 800603a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800603e:	b29b      	uxth	r3, r3
}
 8006040:	4618      	mov	r0, r3
 8006042:	bd80      	pop	{r7, pc}
 8006044:	20003848 	.word	0x20003848
 8006048:	20003838 	.word	0x20003838

0800604c <rda5807_Set_Band>:
//==============================================================================
uint8_t rda5807_Set_Band(uint8_t band)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b084      	sub	sp, #16
 8006050:	af00      	add	r7, sp, #0
 8006052:	4603      	mov	r3, r0
 8006054:	71fb      	strb	r3, [r7, #7]
	if (band > 3) return 1;
 8006056:	79fb      	ldrb	r3, [r7, #7]
 8006058:	2b03      	cmp	r3, #3
 800605a:	d901      	bls.n	8006060 <rda5807_Set_Band+0x14>
 800605c:	2301      	movs	r3, #1
 800605e:	e054      	b.n	800610a <rda5807_Set_Band+0xbe>

    //   3
    rda5807_read(3, (uint16_t *)&Buffs.Reg03, 1);
 8006060:	2201      	movs	r2, #1
 8006062:	492c      	ldr	r1, [pc, #176]	; (8006114 <rda5807_Set_Band+0xc8>)
 8006064:	2003      	movs	r0, #3
 8006066:	f7ff fcf3 	bl	8005a50 <rda5807_read>

    Buffs.Reg03.bBAND = band;
 800606a:	79fb      	ldrb	r3, [r7, #7]
 800606c:	f003 0303 	and.w	r3, r3, #3
 8006070:	b2d9      	uxtb	r1, r3
 8006072:	4a29      	ldr	r2, [pc, #164]	; (8006118 <rda5807_Set_Band+0xcc>)
 8006074:	7893      	ldrb	r3, [r2, #2]
 8006076:	f361 0383 	bfi	r3, r1, #2, #2
 800607a:	7093      	strb	r3, [r2, #2]

    rda5807_write(3, (uint16_t *)&Buffs.Reg03, 1);
 800607c:	2201      	movs	r2, #1
 800607e:	4925      	ldr	r1, [pc, #148]	; (8006114 <rda5807_Set_Band+0xc8>)
 8006080:	2003      	movs	r0, #3
 8006082:	f7ff fd19 	bl	8005ab8 <rda5807_write>

    uint16_t l = 870, r = 1080;
 8006086:	f240 3366 	movw	r3, #870	; 0x366
 800608a:	81fb      	strh	r3, [r7, #14]
 800608c:	f44f 6387 	mov.w	r3, #1080	; 0x438
 8006090:	81bb      	strh	r3, [r7, #12]

    switch (Buffs.Reg03.bBAND) {    //  87108 MHz
 8006092:	4b21      	ldr	r3, [pc, #132]	; (8006118 <rda5807_Set_Band+0xcc>)
 8006094:	789b      	ldrb	r3, [r3, #2]
 8006096:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800609a:	b2db      	uxtb	r3, r3
 800609c:	2b03      	cmp	r3, #3
 800609e:	d011      	beq.n	80060c4 <rda5807_Set_Band+0x78>
 80060a0:	2b03      	cmp	r3, #3
 80060a2:	dc16      	bgt.n	80060d2 <rda5807_Set_Band+0x86>
 80060a4:	2b01      	cmp	r3, #1
 80060a6:	d002      	beq.n	80060ae <rda5807_Set_Band+0x62>
 80060a8:	2b02      	cmp	r3, #2
 80060aa:	d007      	beq.n	80060bc <rda5807_Set_Band+0x70>
 80060ac:	e011      	b.n	80060d2 <rda5807_Set_Band+0x86>
    	//case 0:// 00 = 87108 MHz (US/Europe)
    	//break;
    	case 1:// 01 = 7691 MHz (Japan)
    		l = 760;
 80060ae:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 80060b2:	81fb      	strh	r3, [r7, #14]
    		r = 910;
 80060b4:	f240 338e 	movw	r3, #910	; 0x38e
 80060b8:	81bb      	strh	r3, [r7, #12]
    	break;
 80060ba:	e00a      	b.n	80060d2 <rda5807_Set_Band+0x86>
    	case 2:// 10 = 76108 MHz (world wide)
    		l = 760;
 80060bc:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 80060c0:	81fb      	strh	r3, [r7, #14]
    	break;
 80060c2:	e006      	b.n	80060d2 <rda5807_Set_Band+0x86>
    	case 3:// 11 = 65 76 MHz (East Europe) or 50-65MHz
    		l = 650;
 80060c4:	f240 238a 	movw	r3, #650	; 0x28a
 80060c8:	81fb      	strh	r3, [r7, #14]
    		r = 760;
 80060ca:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 80060ce:	81bb      	strh	r3, [r7, #12]
    	break;
 80060d0:	bf00      	nop
    }
    lBand = ((float)l) / 10;
 80060d2:	89fb      	ldrh	r3, [r7, #14]
 80060d4:	ee07 3a90 	vmov	s15, r3
 80060d8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80060dc:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80060e0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80060e4:	4b0d      	ldr	r3, [pc, #52]	; (800611c <rda5807_Set_Band+0xd0>)
 80060e6:	edc3 7a00 	vstr	s15, [r3]
    rBand = ((float)r) / 10;
 80060ea:	89bb      	ldrh	r3, [r7, #12]
 80060ec:	ee07 3a90 	vmov	s15, r3
 80060f0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80060f4:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80060f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80060fc:	4b08      	ldr	r3, [pc, #32]	; (8006120 <rda5807_Set_Band+0xd4>)
 80060fe:	edc3 7a00 	vstr	s15, [r3]

    HAL_Delay(50);
 8006102:	2032      	movs	r0, #50	; 0x32
 8006104:	f001 fb9e 	bl	8007844 <HAL_Delay>

    return 0;
 8006108:	2300      	movs	r3, #0
}
 800610a:	4618      	mov	r0, r3
 800610c:	3710      	adds	r7, #16
 800610e:	46bd      	mov	sp, r7
 8006110:	bd80      	pop	{r7, pc}
 8006112:	bf00      	nop
 8006114:	2000383a 	.word	0x2000383a
 8006118:	20003838 	.word	0x20003838
 800611c:	20003014 	.word	0x20003014
 8006120:	20003018 	.word	0x20003018

08006124 <rda5807_Set_Mute>:
//==============================================================================
void rda5807_Set_Mute(uint8_t mute)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b082      	sub	sp, #8
 8006128:	af00      	add	r7, sp, #0
 800612a:	4603      	mov	r3, r0
 800612c:	71fb      	strb	r3, [r7, #7]
	//   2
	rda5807_read(2, (uint16_t *)&Buffs.Reg02, 1);
 800612e:	2201      	movs	r2, #1
 8006130:	490a      	ldr	r1, [pc, #40]	; (800615c <rda5807_Set_Mute+0x38>)
 8006132:	2002      	movs	r0, #2
 8006134:	f7ff fc8c 	bl	8005a50 <rda5807_read>

	Buffs.Reg02.bDMUTE = mute & 1;
 8006138:	79fb      	ldrb	r3, [r7, #7]
 800613a:	f003 0301 	and.w	r3, r3, #1
 800613e:	b2d9      	uxtb	r1, r3
 8006140:	4a06      	ldr	r2, [pc, #24]	; (800615c <rda5807_Set_Mute+0x38>)
 8006142:	7853      	ldrb	r3, [r2, #1]
 8006144:	f361 1386 	bfi	r3, r1, #6, #1
 8006148:	7053      	strb	r3, [r2, #1]

	rda5807_write(2, (uint16_t *)&Buffs.Reg02, 1);
 800614a:	2201      	movs	r2, #1
 800614c:	4903      	ldr	r1, [pc, #12]	; (800615c <rda5807_Set_Mute+0x38>)
 800614e:	2002      	movs	r0, #2
 8006150:	f7ff fcb2 	bl	8005ab8 <rda5807_write>
}
 8006154:	bf00      	nop
 8006156:	3708      	adds	r7, #8
 8006158:	46bd      	mov	sp, r7
 800615a:	bd80      	pop	{r7, pc}
 800615c:	20003838 	.word	0x20003838

08006160 <rda5807_Get_RDSData>:
	return Buffs.Reg0A.bRDSR;
}
*/
//==============================================================================
bool rda5807_Get_RDSData(uint8_t *data, bool *sync)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b082      	sub	sp, #8
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
 8006168:	6039      	str	r1, [r7, #0]
	rda5807_read(0x0A, (uint16_t *)&Buffs.Reg0A, 1);
 800616a:	2201      	movs	r2, #1
 800616c:	4914      	ldr	r1, [pc, #80]	; (80061c0 <rda5807_Get_RDSData+0x60>)
 800616e:	200a      	movs	r0, #10
 8006170:	f7ff fc6e 	bl	8005a50 <rda5807_read>

	*sync = Buffs.Reg0A.bRDSS;
 8006174:	4b13      	ldr	r3, [pc, #76]	; (80061c4 <rda5807_Get_RDSData+0x64>)
 8006176:	7c5b      	ldrb	r3, [r3, #17]
 8006178:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800617c:	b2db      	uxtb	r3, r3
 800617e:	2b00      	cmp	r3, #0
 8006180:	bf14      	ite	ne
 8006182:	2301      	movne	r3, #1
 8006184:	2300      	moveq	r3, #0
 8006186:	b2da      	uxtb	r2, r3
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	701a      	strb	r2, [r3, #0]

	if (Buffs.Reg0A.bRDSR) rda5807_read(0x0C, (uint16_t *)data, 4);
 800618c:	4b0d      	ldr	r3, [pc, #52]	; (80061c4 <rda5807_Get_RDSData+0x64>)
 800618e:	7c5b      	ldrb	r3, [r3, #17]
 8006190:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006194:	b2db      	uxtb	r3, r3
 8006196:	2b00      	cmp	r3, #0
 8006198:	d004      	beq.n	80061a4 <rda5807_Get_RDSData+0x44>
 800619a:	2204      	movs	r2, #4
 800619c:	6879      	ldr	r1, [r7, #4]
 800619e:	200c      	movs	r0, #12
 80061a0:	f7ff fc56 	bl	8005a50 <rda5807_read>

	return Buffs.Reg0A.bRDSR;
 80061a4:	4b07      	ldr	r3, [pc, #28]	; (80061c4 <rda5807_Get_RDSData+0x64>)
 80061a6:	7c5b      	ldrb	r3, [r3, #17]
 80061a8:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80061ac:	b2db      	uxtb	r3, r3
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	bf14      	ite	ne
 80061b2:	2301      	movne	r3, #1
 80061b4:	2300      	moveq	r3, #0
 80061b6:	b2db      	uxtb	r3, r3
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	3708      	adds	r7, #8
 80061bc:	46bd      	mov	sp, r7
 80061be:	bd80      	pop	{r7, pc}
 80061c0:	20003848 	.word	0x20003848
 80061c4:	20003838 	.word	0x20003838

080061c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80061c8:	b480      	push	{r7}
 80061ca:	b083      	sub	sp, #12
 80061cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80061ce:	4b0f      	ldr	r3, [pc, #60]	; (800620c <HAL_MspInit+0x44>)
 80061d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80061d2:	4a0e      	ldr	r2, [pc, #56]	; (800620c <HAL_MspInit+0x44>)
 80061d4:	f043 0301 	orr.w	r3, r3, #1
 80061d8:	6613      	str	r3, [r2, #96]	; 0x60
 80061da:	4b0c      	ldr	r3, [pc, #48]	; (800620c <HAL_MspInit+0x44>)
 80061dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80061de:	f003 0301 	and.w	r3, r3, #1
 80061e2:	607b      	str	r3, [r7, #4]
 80061e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80061e6:	4b09      	ldr	r3, [pc, #36]	; (800620c <HAL_MspInit+0x44>)
 80061e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061ea:	4a08      	ldr	r2, [pc, #32]	; (800620c <HAL_MspInit+0x44>)
 80061ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80061f0:	6593      	str	r3, [r2, #88]	; 0x58
 80061f2:	4b06      	ldr	r3, [pc, #24]	; (800620c <HAL_MspInit+0x44>)
 80061f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061fa:	603b      	str	r3, [r7, #0]
 80061fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80061fe:	bf00      	nop
 8006200:	370c      	adds	r7, #12
 8006202:	46bd      	mov	sp, r7
 8006204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006208:	4770      	bx	lr
 800620a:	bf00      	nop
 800620c:	40021000 	.word	0x40021000

08006210 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b0ac      	sub	sp, #176	; 0xb0
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006218:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800621c:	2200      	movs	r2, #0
 800621e:	601a      	str	r2, [r3, #0]
 8006220:	605a      	str	r2, [r3, #4]
 8006222:	609a      	str	r2, [r3, #8]
 8006224:	60da      	str	r2, [r3, #12]
 8006226:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006228:	f107 0314 	add.w	r3, r7, #20
 800622c:	2288      	movs	r2, #136	; 0x88
 800622e:	2100      	movs	r1, #0
 8006230:	4618      	mov	r0, r3
 8006232:	f009 fb21 	bl	800f878 <memset>
  if(hi2c->Instance==I2C1)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	4a57      	ldr	r2, [pc, #348]	; (8006398 <HAL_I2C_MspInit+0x188>)
 800623c:	4293      	cmp	r3, r2
 800623e:	f040 80a7 	bne.w	8006390 <HAL_I2C_MspInit+0x180>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8006242:	2340      	movs	r3, #64	; 0x40
 8006244:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8006246:	2300      	movs	r3, #0
 8006248:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800624a:	f107 0314 	add.w	r3, r7, #20
 800624e:	4618      	mov	r0, r3
 8006250:	f004 fc8a 	bl	800ab68 <HAL_RCCEx_PeriphCLKConfig>
 8006254:	4603      	mov	r3, r0
 8006256:	2b00      	cmp	r3, #0
 8006258:	d001      	beq.n	800625e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800625a:	f7ff fb11 	bl	8005880 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800625e:	4b4f      	ldr	r3, [pc, #316]	; (800639c <HAL_I2C_MspInit+0x18c>)
 8006260:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006262:	4a4e      	ldr	r2, [pc, #312]	; (800639c <HAL_I2C_MspInit+0x18c>)
 8006264:	f043 0302 	orr.w	r3, r3, #2
 8006268:	64d3      	str	r3, [r2, #76]	; 0x4c
 800626a:	4b4c      	ldr	r3, [pc, #304]	; (800639c <HAL_I2C_MspInit+0x18c>)
 800626c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800626e:	f003 0302 	and.w	r3, r3, #2
 8006272:	613b      	str	r3, [r7, #16]
 8006274:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006276:	23c0      	movs	r3, #192	; 0xc0
 8006278:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800627c:	2312      	movs	r3, #18
 800627e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006282:	2300      	movs	r3, #0
 8006284:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006288:	2302      	movs	r3, #2
 800628a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800628e:	2304      	movs	r3, #4
 8006290:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006294:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8006298:	4619      	mov	r1, r3
 800629a:	4841      	ldr	r0, [pc, #260]	; (80063a0 <HAL_I2C_MspInit+0x190>)
 800629c:	f001 fede 	bl	800805c <HAL_GPIO_Init>

    HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_PB6);
 80062a0:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80062a4:	f003 fd40 	bl	8009d28 <HAL_I2CEx_EnableFastModePlus>

    HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_PB7);
 80062a8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80062ac:	f003 fd3c 	bl	8009d28 <HAL_I2CEx_EnableFastModePlus>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80062b0:	4b3a      	ldr	r3, [pc, #232]	; (800639c <HAL_I2C_MspInit+0x18c>)
 80062b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062b4:	4a39      	ldr	r2, [pc, #228]	; (800639c <HAL_I2C_MspInit+0x18c>)
 80062b6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80062ba:	6593      	str	r3, [r2, #88]	; 0x58
 80062bc:	4b37      	ldr	r3, [pc, #220]	; (800639c <HAL_I2C_MspInit+0x18c>)
 80062be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80062c4:	60fb      	str	r3, [r7, #12]
 80062c6:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA2_Channel6;
 80062c8:	4b36      	ldr	r3, [pc, #216]	; (80063a4 <HAL_I2C_MspInit+0x194>)
 80062ca:	4a37      	ldr	r2, [pc, #220]	; (80063a8 <HAL_I2C_MspInit+0x198>)
 80062cc:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_5;
 80062ce:	4b35      	ldr	r3, [pc, #212]	; (80063a4 <HAL_I2C_MspInit+0x194>)
 80062d0:	2205      	movs	r2, #5
 80062d2:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80062d4:	4b33      	ldr	r3, [pc, #204]	; (80063a4 <HAL_I2C_MspInit+0x194>)
 80062d6:	2200      	movs	r2, #0
 80062d8:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80062da:	4b32      	ldr	r3, [pc, #200]	; (80063a4 <HAL_I2C_MspInit+0x194>)
 80062dc:	2200      	movs	r2, #0
 80062de:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80062e0:	4b30      	ldr	r3, [pc, #192]	; (80063a4 <HAL_I2C_MspInit+0x194>)
 80062e2:	2280      	movs	r2, #128	; 0x80
 80062e4:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80062e6:	4b2f      	ldr	r3, [pc, #188]	; (80063a4 <HAL_I2C_MspInit+0x194>)
 80062e8:	2200      	movs	r2, #0
 80062ea:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80062ec:	4b2d      	ldr	r3, [pc, #180]	; (80063a4 <HAL_I2C_MspInit+0x194>)
 80062ee:	2200      	movs	r2, #0
 80062f0:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80062f2:	4b2c      	ldr	r3, [pc, #176]	; (80063a4 <HAL_I2C_MspInit+0x194>)
 80062f4:	2200      	movs	r2, #0
 80062f6:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80062f8:	4b2a      	ldr	r3, [pc, #168]	; (80063a4 <HAL_I2C_MspInit+0x194>)
 80062fa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80062fe:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8006300:	4828      	ldr	r0, [pc, #160]	; (80063a4 <HAL_I2C_MspInit+0x194>)
 8006302:	f001 fc27 	bl	8007b54 <HAL_DMA_Init>
 8006306:	4603      	mov	r3, r0
 8006308:	2b00      	cmp	r3, #0
 800630a:	d001      	beq.n	8006310 <HAL_I2C_MspInit+0x100>
    {
      Error_Handler();
 800630c:	f7ff fab8 	bl	8005880 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	4a24      	ldr	r2, [pc, #144]	; (80063a4 <HAL_I2C_MspInit+0x194>)
 8006314:	63da      	str	r2, [r3, #60]	; 0x3c
 8006316:	4a23      	ldr	r2, [pc, #140]	; (80063a4 <HAL_I2C_MspInit+0x194>)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 800631c:	4b23      	ldr	r3, [pc, #140]	; (80063ac <HAL_I2C_MspInit+0x19c>)
 800631e:	4a24      	ldr	r2, [pc, #144]	; (80063b0 <HAL_I2C_MspInit+0x1a0>)
 8006320:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_3;
 8006322:	4b22      	ldr	r3, [pc, #136]	; (80063ac <HAL_I2C_MspInit+0x19c>)
 8006324:	2203      	movs	r2, #3
 8006326:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006328:	4b20      	ldr	r3, [pc, #128]	; (80063ac <HAL_I2C_MspInit+0x19c>)
 800632a:	2210      	movs	r2, #16
 800632c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800632e:	4b1f      	ldr	r3, [pc, #124]	; (80063ac <HAL_I2C_MspInit+0x19c>)
 8006330:	2200      	movs	r2, #0
 8006332:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006334:	4b1d      	ldr	r3, [pc, #116]	; (80063ac <HAL_I2C_MspInit+0x19c>)
 8006336:	2280      	movs	r2, #128	; 0x80
 8006338:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800633a:	4b1c      	ldr	r3, [pc, #112]	; (80063ac <HAL_I2C_MspInit+0x19c>)
 800633c:	2200      	movs	r2, #0
 800633e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006340:	4b1a      	ldr	r3, [pc, #104]	; (80063ac <HAL_I2C_MspInit+0x19c>)
 8006342:	2200      	movs	r2, #0
 8006344:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8006346:	4b19      	ldr	r3, [pc, #100]	; (80063ac <HAL_I2C_MspInit+0x19c>)
 8006348:	2200      	movs	r2, #0
 800634a:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800634c:	4b17      	ldr	r3, [pc, #92]	; (80063ac <HAL_I2C_MspInit+0x19c>)
 800634e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006352:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8006354:	4815      	ldr	r0, [pc, #84]	; (80063ac <HAL_I2C_MspInit+0x19c>)
 8006356:	f001 fbfd 	bl	8007b54 <HAL_DMA_Init>
 800635a:	4603      	mov	r3, r0
 800635c:	2b00      	cmp	r3, #0
 800635e:	d001      	beq.n	8006364 <HAL_I2C_MspInit+0x154>
    {
      Error_Handler();
 8006360:	f7ff fa8e 	bl	8005880 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	4a11      	ldr	r2, [pc, #68]	; (80063ac <HAL_I2C_MspInit+0x19c>)
 8006368:	639a      	str	r2, [r3, #56]	; 0x38
 800636a:	4a10      	ldr	r2, [pc, #64]	; (80063ac <HAL_I2C_MspInit+0x19c>)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8006370:	2200      	movs	r2, #0
 8006372:	2100      	movs	r1, #0
 8006374:	201f      	movs	r0, #31
 8006376:	f001 fba8 	bl	8007aca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800637a:	201f      	movs	r0, #31
 800637c:	f001 fbc1 	bl	8007b02 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8006380:	2200      	movs	r2, #0
 8006382:	2100      	movs	r1, #0
 8006384:	2020      	movs	r0, #32
 8006386:	f001 fba0 	bl	8007aca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800638a:	2020      	movs	r0, #32
 800638c:	f001 fbb9 	bl	8007b02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8006390:	bf00      	nop
 8006392:	37b0      	adds	r7, #176	; 0xb0
 8006394:	46bd      	mov	sp, r7
 8006396:	bd80      	pop	{r7, pc}
 8006398:	40005400 	.word	0x40005400
 800639c:	40021000 	.word	0x40021000
 80063a0:	48000400 	.word	0x48000400
 80063a4:	20000ac4 	.word	0x20000ac4
 80063a8:	4002046c 	.word	0x4002046c
 80063ac:	20000b0c 	.word	0x20000b0c
 80063b0:	4002006c 	.word	0x4002006c

080063b4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b0a4      	sub	sp, #144	; 0x90
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80063bc:	f107 0308 	add.w	r3, r7, #8
 80063c0:	2288      	movs	r2, #136	; 0x88
 80063c2:	2100      	movs	r1, #0
 80063c4:	4618      	mov	r0, r3
 80063c6:	f009 fa57 	bl	800f878 <memset>
  if(hrtc->Instance==RTC)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4a10      	ldr	r2, [pc, #64]	; (8006410 <HAL_RTC_MspInit+0x5c>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d118      	bne.n	8006406 <HAL_RTC_MspInit+0x52>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80063d4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80063d8:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80063da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80063de:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80063e2:	f107 0308 	add.w	r3, r7, #8
 80063e6:	4618      	mov	r0, r3
 80063e8:	f004 fbbe 	bl	800ab68 <HAL_RCCEx_PeriphCLKConfig>
 80063ec:	4603      	mov	r3, r0
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d001      	beq.n	80063f6 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80063f2:	f7ff fa45 	bl	8005880 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80063f6:	4b07      	ldr	r3, [pc, #28]	; (8006414 <HAL_RTC_MspInit+0x60>)
 80063f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063fc:	4a05      	ldr	r2, [pc, #20]	; (8006414 <HAL_RTC_MspInit+0x60>)
 80063fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006402:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8006406:	bf00      	nop
 8006408:	3790      	adds	r7, #144	; 0x90
 800640a:	46bd      	mov	sp, r7
 800640c:	bd80      	pop	{r7, pc}
 800640e:	bf00      	nop
 8006410:	40002800 	.word	0x40002800
 8006414:	40021000 	.word	0x40021000

08006418 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b08c      	sub	sp, #48	; 0x30
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006420:	f107 031c 	add.w	r3, r7, #28
 8006424:	2200      	movs	r2, #0
 8006426:	601a      	str	r2, [r3, #0]
 8006428:	605a      	str	r2, [r3, #4]
 800642a:	609a      	str	r2, [r3, #8]
 800642c:	60da      	str	r2, [r3, #12]
 800642e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4a76      	ldr	r2, [pc, #472]	; (8006610 <HAL_SPI_MspInit+0x1f8>)
 8006436:	4293      	cmp	r3, r2
 8006438:	d15b      	bne.n	80064f2 <HAL_SPI_MspInit+0xda>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800643a:	4b76      	ldr	r3, [pc, #472]	; (8006614 <HAL_SPI_MspInit+0x1fc>)
 800643c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800643e:	4a75      	ldr	r2, [pc, #468]	; (8006614 <HAL_SPI_MspInit+0x1fc>)
 8006440:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006444:	6613      	str	r3, [r2, #96]	; 0x60
 8006446:	4b73      	ldr	r3, [pc, #460]	; (8006614 <HAL_SPI_MspInit+0x1fc>)
 8006448:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800644a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800644e:	61bb      	str	r3, [r7, #24]
 8006450:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006452:	4b70      	ldr	r3, [pc, #448]	; (8006614 <HAL_SPI_MspInit+0x1fc>)
 8006454:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006456:	4a6f      	ldr	r2, [pc, #444]	; (8006614 <HAL_SPI_MspInit+0x1fc>)
 8006458:	f043 0301 	orr.w	r3, r3, #1
 800645c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800645e:	4b6d      	ldr	r3, [pc, #436]	; (8006614 <HAL_SPI_MspInit+0x1fc>)
 8006460:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006462:	f003 0301 	and.w	r3, r3, #1
 8006466:	617b      	str	r3, [r7, #20]
 8006468:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800646a:	23a0      	movs	r3, #160	; 0xa0
 800646c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800646e:	2302      	movs	r3, #2
 8006470:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006472:	2300      	movs	r3, #0
 8006474:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006476:	2303      	movs	r3, #3
 8006478:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800647a:	2305      	movs	r3, #5
 800647c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800647e:	f107 031c 	add.w	r3, r7, #28
 8006482:	4619      	mov	r1, r3
 8006484:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006488:	f001 fde8 	bl	800805c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Channel4;
 800648c:	4b62      	ldr	r3, [pc, #392]	; (8006618 <HAL_SPI_MspInit+0x200>)
 800648e:	4a63      	ldr	r2, [pc, #396]	; (800661c <HAL_SPI_MspInit+0x204>)
 8006490:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_4;
 8006492:	4b61      	ldr	r3, [pc, #388]	; (8006618 <HAL_SPI_MspInit+0x200>)
 8006494:	2204      	movs	r2, #4
 8006496:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006498:	4b5f      	ldr	r3, [pc, #380]	; (8006618 <HAL_SPI_MspInit+0x200>)
 800649a:	2210      	movs	r2, #16
 800649c:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800649e:	4b5e      	ldr	r3, [pc, #376]	; (8006618 <HAL_SPI_MspInit+0x200>)
 80064a0:	2200      	movs	r2, #0
 80064a2:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80064a4:	4b5c      	ldr	r3, [pc, #368]	; (8006618 <HAL_SPI_MspInit+0x200>)
 80064a6:	2280      	movs	r2, #128	; 0x80
 80064a8:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80064aa:	4b5b      	ldr	r3, [pc, #364]	; (8006618 <HAL_SPI_MspInit+0x200>)
 80064ac:	2200      	movs	r2, #0
 80064ae:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80064b0:	4b59      	ldr	r3, [pc, #356]	; (8006618 <HAL_SPI_MspInit+0x200>)
 80064b2:	2200      	movs	r2, #0
 80064b4:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80064b6:	4b58      	ldr	r3, [pc, #352]	; (8006618 <HAL_SPI_MspInit+0x200>)
 80064b8:	2200      	movs	r2, #0
 80064ba:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80064bc:	4b56      	ldr	r3, [pc, #344]	; (8006618 <HAL_SPI_MspInit+0x200>)
 80064be:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80064c2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80064c4:	4854      	ldr	r0, [pc, #336]	; (8006618 <HAL_SPI_MspInit+0x200>)
 80064c6:	f001 fb45 	bl	8007b54 <HAL_DMA_Init>
 80064ca:	4603      	mov	r3, r0
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d001      	beq.n	80064d4 <HAL_SPI_MspInit+0xbc>
    {
      Error_Handler();
 80064d0:	f7ff f9d6 	bl	8005880 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	4a50      	ldr	r2, [pc, #320]	; (8006618 <HAL_SPI_MspInit+0x200>)
 80064d8:	655a      	str	r2, [r3, #84]	; 0x54
 80064da:	4a4f      	ldr	r2, [pc, #316]	; (8006618 <HAL_SPI_MspInit+0x200>)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6293      	str	r3, [r2, #40]	; 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80064e0:	2200      	movs	r2, #0
 80064e2:	2100      	movs	r1, #0
 80064e4:	2023      	movs	r0, #35	; 0x23
 80064e6:	f001 faf0 	bl	8007aca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80064ea:	2023      	movs	r0, #35	; 0x23
 80064ec:	f001 fb09 	bl	8007b02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80064f0:	e08a      	b.n	8006608 <HAL_SPI_MspInit+0x1f0>
  else if(hspi->Instance==SPI2)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a4a      	ldr	r2, [pc, #296]	; (8006620 <HAL_SPI_MspInit+0x208>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	f040 8085 	bne.w	8006608 <HAL_SPI_MspInit+0x1f0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80064fe:	4b45      	ldr	r3, [pc, #276]	; (8006614 <HAL_SPI_MspInit+0x1fc>)
 8006500:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006502:	4a44      	ldr	r2, [pc, #272]	; (8006614 <HAL_SPI_MspInit+0x1fc>)
 8006504:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006508:	6593      	str	r3, [r2, #88]	; 0x58
 800650a:	4b42      	ldr	r3, [pc, #264]	; (8006614 <HAL_SPI_MspInit+0x1fc>)
 800650c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800650e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006512:	613b      	str	r3, [r7, #16]
 8006514:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006516:	4b3f      	ldr	r3, [pc, #252]	; (8006614 <HAL_SPI_MspInit+0x1fc>)
 8006518:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800651a:	4a3e      	ldr	r2, [pc, #248]	; (8006614 <HAL_SPI_MspInit+0x1fc>)
 800651c:	f043 0302 	orr.w	r3, r3, #2
 8006520:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006522:	4b3c      	ldr	r3, [pc, #240]	; (8006614 <HAL_SPI_MspInit+0x1fc>)
 8006524:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006526:	f003 0302 	and.w	r3, r3, #2
 800652a:	60fb      	str	r3, [r7, #12]
 800652c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800652e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8006532:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006534:	2302      	movs	r3, #2
 8006536:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006538:	2300      	movs	r3, #0
 800653a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800653c:	2303      	movs	r3, #3
 800653e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006540:	2305      	movs	r3, #5
 8006542:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006544:	f107 031c 	add.w	r3, r7, #28
 8006548:	4619      	mov	r1, r3
 800654a:	4836      	ldr	r0, [pc, #216]	; (8006624 <HAL_SPI_MspInit+0x20c>)
 800654c:	f001 fd86 	bl	800805c <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8006550:	4b35      	ldr	r3, [pc, #212]	; (8006628 <HAL_SPI_MspInit+0x210>)
 8006552:	4a36      	ldr	r2, [pc, #216]	; (800662c <HAL_SPI_MspInit+0x214>)
 8006554:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_1;
 8006556:	4b34      	ldr	r3, [pc, #208]	; (8006628 <HAL_SPI_MspInit+0x210>)
 8006558:	2201      	movs	r2, #1
 800655a:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800655c:	4b32      	ldr	r3, [pc, #200]	; (8006628 <HAL_SPI_MspInit+0x210>)
 800655e:	2200      	movs	r2, #0
 8006560:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006562:	4b31      	ldr	r3, [pc, #196]	; (8006628 <HAL_SPI_MspInit+0x210>)
 8006564:	2200      	movs	r2, #0
 8006566:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006568:	4b2f      	ldr	r3, [pc, #188]	; (8006628 <HAL_SPI_MspInit+0x210>)
 800656a:	2280      	movs	r2, #128	; 0x80
 800656c:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800656e:	4b2e      	ldr	r3, [pc, #184]	; (8006628 <HAL_SPI_MspInit+0x210>)
 8006570:	2200      	movs	r2, #0
 8006572:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006574:	4b2c      	ldr	r3, [pc, #176]	; (8006628 <HAL_SPI_MspInit+0x210>)
 8006576:	2200      	movs	r2, #0
 8006578:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 800657a:	4b2b      	ldr	r3, [pc, #172]	; (8006628 <HAL_SPI_MspInit+0x210>)
 800657c:	2200      	movs	r2, #0
 800657e:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8006580:	4b29      	ldr	r3, [pc, #164]	; (8006628 <HAL_SPI_MspInit+0x210>)
 8006582:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006586:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8006588:	4827      	ldr	r0, [pc, #156]	; (8006628 <HAL_SPI_MspInit+0x210>)
 800658a:	f001 fae3 	bl	8007b54 <HAL_DMA_Init>
 800658e:	4603      	mov	r3, r0
 8006590:	2b00      	cmp	r3, #0
 8006592:	d001      	beq.n	8006598 <HAL_SPI_MspInit+0x180>
      Error_Handler();
 8006594:	f7ff f974 	bl	8005880 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	4a23      	ldr	r2, [pc, #140]	; (8006628 <HAL_SPI_MspInit+0x210>)
 800659c:	659a      	str	r2, [r3, #88]	; 0x58
 800659e:	4a22      	ldr	r2, [pc, #136]	; (8006628 <HAL_SPI_MspInit+0x210>)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6293      	str	r3, [r2, #40]	; 0x28
    hdma_spi2_tx.Instance = DMA1_Channel5;
 80065a4:	4b22      	ldr	r3, [pc, #136]	; (8006630 <HAL_SPI_MspInit+0x218>)
 80065a6:	4a23      	ldr	r2, [pc, #140]	; (8006634 <HAL_SPI_MspInit+0x21c>)
 80065a8:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_1;
 80065aa:	4b21      	ldr	r3, [pc, #132]	; (8006630 <HAL_SPI_MspInit+0x218>)
 80065ac:	2201      	movs	r2, #1
 80065ae:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80065b0:	4b1f      	ldr	r3, [pc, #124]	; (8006630 <HAL_SPI_MspInit+0x218>)
 80065b2:	2210      	movs	r2, #16
 80065b4:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80065b6:	4b1e      	ldr	r3, [pc, #120]	; (8006630 <HAL_SPI_MspInit+0x218>)
 80065b8:	2200      	movs	r2, #0
 80065ba:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80065bc:	4b1c      	ldr	r3, [pc, #112]	; (8006630 <HAL_SPI_MspInit+0x218>)
 80065be:	2280      	movs	r2, #128	; 0x80
 80065c0:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80065c2:	4b1b      	ldr	r3, [pc, #108]	; (8006630 <HAL_SPI_MspInit+0x218>)
 80065c4:	2200      	movs	r2, #0
 80065c6:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80065c8:	4b19      	ldr	r3, [pc, #100]	; (8006630 <HAL_SPI_MspInit+0x218>)
 80065ca:	2200      	movs	r2, #0
 80065cc:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80065ce:	4b18      	ldr	r3, [pc, #96]	; (8006630 <HAL_SPI_MspInit+0x218>)
 80065d0:	2200      	movs	r2, #0
 80065d2:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80065d4:	4b16      	ldr	r3, [pc, #88]	; (8006630 <HAL_SPI_MspInit+0x218>)
 80065d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80065da:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80065dc:	4814      	ldr	r0, [pc, #80]	; (8006630 <HAL_SPI_MspInit+0x218>)
 80065de:	f001 fab9 	bl	8007b54 <HAL_DMA_Init>
 80065e2:	4603      	mov	r3, r0
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d001      	beq.n	80065ec <HAL_SPI_MspInit+0x1d4>
      Error_Handler();
 80065e8:	f7ff f94a 	bl	8005880 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	4a10      	ldr	r2, [pc, #64]	; (8006630 <HAL_SPI_MspInit+0x218>)
 80065f0:	655a      	str	r2, [r3, #84]	; 0x54
 80065f2:	4a0f      	ldr	r2, [pc, #60]	; (8006630 <HAL_SPI_MspInit+0x218>)
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80065f8:	2200      	movs	r2, #0
 80065fa:	2100      	movs	r1, #0
 80065fc:	2024      	movs	r0, #36	; 0x24
 80065fe:	f001 fa64 	bl	8007aca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8006602:	2024      	movs	r0, #36	; 0x24
 8006604:	f001 fa7d 	bl	8007b02 <HAL_NVIC_EnableIRQ>
}
 8006608:	bf00      	nop
 800660a:	3730      	adds	r7, #48	; 0x30
 800660c:	46bd      	mov	sp, r7
 800660e:	bd80      	pop	{r7, pc}
 8006610:	40013000 	.word	0x40013000
 8006614:	40021000 	.word	0x40021000
 8006618:	20000c40 	.word	0x20000c40
 800661c:	40020444 	.word	0x40020444
 8006620:	40003800 	.word	0x40003800
 8006624:	48000400 	.word	0x48000400
 8006628:	20000c88 	.word	0x20000c88
 800662c:	40020044 	.word	0x40020044
 8006630:	20000cd0 	.word	0x20000cd0
 8006634:	40020058 	.word	0x40020058

08006638 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b084      	sub	sp, #16
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4a1a      	ldr	r2, [pc, #104]	; (80066b0 <HAL_TIM_Base_MspInit+0x78>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d114      	bne.n	8006674 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800664a:	4b1a      	ldr	r3, [pc, #104]	; (80066b4 <HAL_TIM_Base_MspInit+0x7c>)
 800664c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800664e:	4a19      	ldr	r2, [pc, #100]	; (80066b4 <HAL_TIM_Base_MspInit+0x7c>)
 8006650:	f043 0304 	orr.w	r3, r3, #4
 8006654:	6593      	str	r3, [r2, #88]	; 0x58
 8006656:	4b17      	ldr	r3, [pc, #92]	; (80066b4 <HAL_TIM_Base_MspInit+0x7c>)
 8006658:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800665a:	f003 0304 	and.w	r3, r3, #4
 800665e:	60fb      	str	r3, [r7, #12]
 8006660:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 2, 0);
 8006662:	2200      	movs	r2, #0
 8006664:	2102      	movs	r1, #2
 8006666:	201e      	movs	r0, #30
 8006668:	f001 fa2f 	bl	8007aca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800666c:	201e      	movs	r0, #30
 800666e:	f001 fa48 	bl	8007b02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8006672:	e018      	b.n	80066a6 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM6)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	4a0f      	ldr	r2, [pc, #60]	; (80066b8 <HAL_TIM_Base_MspInit+0x80>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d113      	bne.n	80066a6 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800667e:	4b0d      	ldr	r3, [pc, #52]	; (80066b4 <HAL_TIM_Base_MspInit+0x7c>)
 8006680:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006682:	4a0c      	ldr	r2, [pc, #48]	; (80066b4 <HAL_TIM_Base_MspInit+0x7c>)
 8006684:	f043 0310 	orr.w	r3, r3, #16
 8006688:	6593      	str	r3, [r2, #88]	; 0x58
 800668a:	4b0a      	ldr	r3, [pc, #40]	; (80066b4 <HAL_TIM_Base_MspInit+0x7c>)
 800668c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800668e:	f003 0310 	and.w	r3, r3, #16
 8006692:	60bb      	str	r3, [r7, #8]
 8006694:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 4, 0);
 8006696:	2200      	movs	r2, #0
 8006698:	2104      	movs	r1, #4
 800669a:	2036      	movs	r0, #54	; 0x36
 800669c:	f001 fa15 	bl	8007aca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80066a0:	2036      	movs	r0, #54	; 0x36
 80066a2:	f001 fa2e 	bl	8007b02 <HAL_NVIC_EnableIRQ>
}
 80066a6:	bf00      	nop
 80066a8:	3710      	adds	r7, #16
 80066aa:	46bd      	mov	sp, r7
 80066ac:	bd80      	pop	{r7, pc}
 80066ae:	bf00      	nop
 80066b0:	40000800 	.word	0x40000800
 80066b4:	40021000 	.word	0x40021000
 80066b8:	40001000 	.word	0x40001000

080066bc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b0ae      	sub	sp, #184	; 0xb8
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80066c4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80066c8:	2200      	movs	r2, #0
 80066ca:	601a      	str	r2, [r3, #0]
 80066cc:	605a      	str	r2, [r3, #4]
 80066ce:	609a      	str	r2, [r3, #8]
 80066d0:	60da      	str	r2, [r3, #12]
 80066d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80066d4:	f107 031c 	add.w	r3, r7, #28
 80066d8:	2288      	movs	r2, #136	; 0x88
 80066da:	2100      	movs	r1, #0
 80066dc:	4618      	mov	r0, r3
 80066de:	f009 f8cb 	bl	800f878 <memset>
  if(huart->Instance==USART2)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4a74      	ldr	r2, [pc, #464]	; (80068b8 <HAL_UART_MspInit+0x1fc>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d16e      	bne.n	80067ca <HAL_UART_MspInit+0x10e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80066ec:	2302      	movs	r3, #2
 80066ee:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80066f0:	2300      	movs	r3, #0
 80066f2:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80066f4:	f107 031c 	add.w	r3, r7, #28
 80066f8:	4618      	mov	r0, r3
 80066fa:	f004 fa35 	bl	800ab68 <HAL_RCCEx_PeriphCLKConfig>
 80066fe:	4603      	mov	r3, r0
 8006700:	2b00      	cmp	r3, #0
 8006702:	d001      	beq.n	8006708 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8006704:	f7ff f8bc 	bl	8005880 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8006708:	4b6c      	ldr	r3, [pc, #432]	; (80068bc <HAL_UART_MspInit+0x200>)
 800670a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800670c:	4a6b      	ldr	r2, [pc, #428]	; (80068bc <HAL_UART_MspInit+0x200>)
 800670e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006712:	6593      	str	r3, [r2, #88]	; 0x58
 8006714:	4b69      	ldr	r3, [pc, #420]	; (80068bc <HAL_UART_MspInit+0x200>)
 8006716:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006718:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800671c:	61bb      	str	r3, [r7, #24]
 800671e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006720:	4b66      	ldr	r3, [pc, #408]	; (80068bc <HAL_UART_MspInit+0x200>)
 8006722:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006724:	4a65      	ldr	r2, [pc, #404]	; (80068bc <HAL_UART_MspInit+0x200>)
 8006726:	f043 0301 	orr.w	r3, r3, #1
 800672a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800672c:	4b63      	ldr	r3, [pc, #396]	; (80068bc <HAL_UART_MspInit+0x200>)
 800672e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006730:	f003 0301 	and.w	r3, r3, #1
 8006734:	617b      	str	r3, [r7, #20]
 8006736:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = LOG_TX_Pin|LOG_RX_Pin;
 8006738:	230c      	movs	r3, #12
 800673a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800673e:	2302      	movs	r3, #2
 8006740:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006744:	2300      	movs	r3, #0
 8006746:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800674a:	2303      	movs	r3, #3
 800674c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006750:	2307      	movs	r3, #7
 8006752:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006756:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800675a:	4619      	mov	r1, r3
 800675c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006760:	f001 fc7c 	bl	800805c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8006764:	4b56      	ldr	r3, [pc, #344]	; (80068c0 <HAL_UART_MspInit+0x204>)
 8006766:	4a57      	ldr	r2, [pc, #348]	; (80068c4 <HAL_UART_MspInit+0x208>)
 8006768:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 800676a:	4b55      	ldr	r3, [pc, #340]	; (80068c0 <HAL_UART_MspInit+0x204>)
 800676c:	2202      	movs	r2, #2
 800676e:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006770:	4b53      	ldr	r3, [pc, #332]	; (80068c0 <HAL_UART_MspInit+0x204>)
 8006772:	2210      	movs	r2, #16
 8006774:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006776:	4b52      	ldr	r3, [pc, #328]	; (80068c0 <HAL_UART_MspInit+0x204>)
 8006778:	2200      	movs	r2, #0
 800677a:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800677c:	4b50      	ldr	r3, [pc, #320]	; (80068c0 <HAL_UART_MspInit+0x204>)
 800677e:	2280      	movs	r2, #128	; 0x80
 8006780:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006782:	4b4f      	ldr	r3, [pc, #316]	; (80068c0 <HAL_UART_MspInit+0x204>)
 8006784:	2200      	movs	r2, #0
 8006786:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006788:	4b4d      	ldr	r3, [pc, #308]	; (80068c0 <HAL_UART_MspInit+0x204>)
 800678a:	2200      	movs	r2, #0
 800678c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800678e:	4b4c      	ldr	r3, [pc, #304]	; (80068c0 <HAL_UART_MspInit+0x204>)
 8006790:	2200      	movs	r2, #0
 8006792:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8006794:	4b4a      	ldr	r3, [pc, #296]	; (80068c0 <HAL_UART_MspInit+0x204>)
 8006796:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800679a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800679c:	4848      	ldr	r0, [pc, #288]	; (80068c0 <HAL_UART_MspInit+0x204>)
 800679e:	f001 f9d9 	bl	8007b54 <HAL_DMA_Init>
 80067a2:	4603      	mov	r3, r0
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d001      	beq.n	80067ac <HAL_UART_MspInit+0xf0>
    {
      Error_Handler();
 80067a8:	f7ff f86a 	bl	8005880 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	4a44      	ldr	r2, [pc, #272]	; (80068c0 <HAL_UART_MspInit+0x204>)
 80067b0:	66da      	str	r2, [r3, #108]	; 0x6c
 80067b2:	4a43      	ldr	r2, [pc, #268]	; (80068c0 <HAL_UART_MspInit+0x204>)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 80067b8:	2200      	movs	r2, #0
 80067ba:	2101      	movs	r1, #1
 80067bc:	2026      	movs	r0, #38	; 0x26
 80067be:	f001 f984 	bl	8007aca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80067c2:	2026      	movs	r0, #38	; 0x26
 80067c4:	f001 f99d 	bl	8007b02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80067c8:	e071      	b.n	80068ae <HAL_UART_MspInit+0x1f2>
  else if(huart->Instance==USART3)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	4a3e      	ldr	r2, [pc, #248]	; (80068c8 <HAL_UART_MspInit+0x20c>)
 80067d0:	4293      	cmp	r3, r2
 80067d2:	d16c      	bne.n	80068ae <HAL_UART_MspInit+0x1f2>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80067d4:	2304      	movs	r3, #4
 80067d6:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80067d8:	2300      	movs	r3, #0
 80067da:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80067dc:	f107 031c 	add.w	r3, r7, #28
 80067e0:	4618      	mov	r0, r3
 80067e2:	f004 f9c1 	bl	800ab68 <HAL_RCCEx_PeriphCLKConfig>
 80067e6:	4603      	mov	r3, r0
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d001      	beq.n	80067f0 <HAL_UART_MspInit+0x134>
      Error_Handler();
 80067ec:	f7ff f848 	bl	8005880 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80067f0:	4b32      	ldr	r3, [pc, #200]	; (80068bc <HAL_UART_MspInit+0x200>)
 80067f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067f4:	4a31      	ldr	r2, [pc, #196]	; (80068bc <HAL_UART_MspInit+0x200>)
 80067f6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80067fa:	6593      	str	r3, [r2, #88]	; 0x58
 80067fc:	4b2f      	ldr	r3, [pc, #188]	; (80068bc <HAL_UART_MspInit+0x200>)
 80067fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006800:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006804:	613b      	str	r3, [r7, #16]
 8006806:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006808:	4b2c      	ldr	r3, [pc, #176]	; (80068bc <HAL_UART_MspInit+0x200>)
 800680a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800680c:	4a2b      	ldr	r2, [pc, #172]	; (80068bc <HAL_UART_MspInit+0x200>)
 800680e:	f043 0304 	orr.w	r3, r3, #4
 8006812:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006814:	4b29      	ldr	r3, [pc, #164]	; (80068bc <HAL_UART_MspInit+0x200>)
 8006816:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006818:	f003 0304 	and.w	r3, r3, #4
 800681c:	60fb      	str	r3, [r7, #12]
 800681e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8006820:	2330      	movs	r3, #48	; 0x30
 8006822:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006826:	2302      	movs	r3, #2
 8006828:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800682c:	2300      	movs	r3, #0
 800682e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006832:	2303      	movs	r3, #3
 8006834:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8006838:	2307      	movs	r3, #7
 800683a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800683e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8006842:	4619      	mov	r1, r3
 8006844:	4821      	ldr	r0, [pc, #132]	; (80068cc <HAL_UART_MspInit+0x210>)
 8006846:	f001 fc09 	bl	800805c <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Channel2;
 800684a:	4b21      	ldr	r3, [pc, #132]	; (80068d0 <HAL_UART_MspInit+0x214>)
 800684c:	4a21      	ldr	r2, [pc, #132]	; (80068d4 <HAL_UART_MspInit+0x218>)
 800684e:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_2;
 8006850:	4b1f      	ldr	r3, [pc, #124]	; (80068d0 <HAL_UART_MspInit+0x214>)
 8006852:	2202      	movs	r2, #2
 8006854:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006856:	4b1e      	ldr	r3, [pc, #120]	; (80068d0 <HAL_UART_MspInit+0x214>)
 8006858:	2210      	movs	r2, #16
 800685a:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800685c:	4b1c      	ldr	r3, [pc, #112]	; (80068d0 <HAL_UART_MspInit+0x214>)
 800685e:	2200      	movs	r2, #0
 8006860:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006862:	4b1b      	ldr	r3, [pc, #108]	; (80068d0 <HAL_UART_MspInit+0x214>)
 8006864:	2280      	movs	r2, #128	; 0x80
 8006866:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006868:	4b19      	ldr	r3, [pc, #100]	; (80068d0 <HAL_UART_MspInit+0x214>)
 800686a:	2200      	movs	r2, #0
 800686c:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800686e:	4b18      	ldr	r3, [pc, #96]	; (80068d0 <HAL_UART_MspInit+0x214>)
 8006870:	2200      	movs	r2, #0
 8006872:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8006874:	4b16      	ldr	r3, [pc, #88]	; (80068d0 <HAL_UART_MspInit+0x214>)
 8006876:	2200      	movs	r2, #0
 8006878:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800687a:	4b15      	ldr	r3, [pc, #84]	; (80068d0 <HAL_UART_MspInit+0x214>)
 800687c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006880:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8006882:	4813      	ldr	r0, [pc, #76]	; (80068d0 <HAL_UART_MspInit+0x214>)
 8006884:	f001 f966 	bl	8007b54 <HAL_DMA_Init>
 8006888:	4603      	mov	r3, r0
 800688a:	2b00      	cmp	r3, #0
 800688c:	d001      	beq.n	8006892 <HAL_UART_MspInit+0x1d6>
      Error_Handler();
 800688e:	f7fe fff7 	bl	8005880 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	4a0e      	ldr	r2, [pc, #56]	; (80068d0 <HAL_UART_MspInit+0x214>)
 8006896:	66da      	str	r2, [r3, #108]	; 0x6c
 8006898:	4a0d      	ldr	r2, [pc, #52]	; (80068d0 <HAL_UART_MspInit+0x214>)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800689e:	2200      	movs	r2, #0
 80068a0:	2100      	movs	r1, #0
 80068a2:	2027      	movs	r0, #39	; 0x27
 80068a4:	f001 f911 	bl	8007aca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80068a8:	2027      	movs	r0, #39	; 0x27
 80068aa:	f001 f92a 	bl	8007b02 <HAL_NVIC_EnableIRQ>
}
 80068ae:	bf00      	nop
 80068b0:	37b8      	adds	r7, #184	; 0xb8
 80068b2:	46bd      	mov	sp, r7
 80068b4:	bd80      	pop	{r7, pc}
 80068b6:	bf00      	nop
 80068b8:	40004400 	.word	0x40004400
 80068bc:	40021000 	.word	0x40021000
 80068c0:	20000eb8 	.word	0x20000eb8
 80068c4:	40020080 	.word	0x40020080
 80068c8:	40004800 	.word	0x40004800
 80068cc:	48000800 	.word	0x48000800
 80068d0:	20000f00 	.word	0x20000f00
 80068d4:	4002001c 	.word	0x4002001c

080068d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80068d8:	b480      	push	{r7}
 80068da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80068dc:	e7fe      	b.n	80068dc <NMI_Handler+0x4>

080068de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80068de:	b480      	push	{r7}
 80068e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80068e2:	e7fe      	b.n	80068e2 <HardFault_Handler+0x4>

080068e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80068e4:	b480      	push	{r7}
 80068e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80068e8:	e7fe      	b.n	80068e8 <MemManage_Handler+0x4>

080068ea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80068ea:	b480      	push	{r7}
 80068ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80068ee:	e7fe      	b.n	80068ee <BusFault_Handler+0x4>

080068f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80068f0:	b480      	push	{r7}
 80068f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80068f4:	e7fe      	b.n	80068f4 <UsageFault_Handler+0x4>

080068f6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80068f6:	b480      	push	{r7}
 80068f8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80068fa:	bf00      	nop
 80068fc:	46bd      	mov	sp, r7
 80068fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006902:	4770      	bx	lr

08006904 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006904:	b480      	push	{r7}
 8006906:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006908:	bf00      	nop
 800690a:	46bd      	mov	sp, r7
 800690c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006910:	4770      	bx	lr

08006912 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006912:	b480      	push	{r7}
 8006914:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006916:	bf00      	nop
 8006918:	46bd      	mov	sp, r7
 800691a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691e:	4770      	bx	lr

08006920 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006924:	f000 ff6e 	bl	8007804 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006928:	bf00      	nop
 800692a:	bd80      	pop	{r7, pc}

0800692c <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(KEY0_Pin);
 8006930:	2002      	movs	r0, #2
 8006932:	f001 fd87 	bl	8008444 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8006936:	bf00      	nop
 8006938:	bd80      	pop	{r7, pc}

0800693a <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800693a:	b580      	push	{r7, lr}
 800693c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(KEY1_Pin);
 800693e:	2004      	movs	r0, #4
 8006940:	f001 fd80 	bl	8008444 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8006944:	bf00      	nop
 8006946:	bd80      	pop	{r7, pc}

08006948 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8006948:	b580      	push	{r7, lr}
 800694a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 800694c:	4802      	ldr	r0, [pc, #8]	; (8006958 <DMA1_Channel2_IRQHandler+0x10>)
 800694e:	f001 fa98 	bl	8007e82 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8006952:	bf00      	nop
 8006954:	bd80      	pop	{r7, pc}
 8006956:	bf00      	nop
 8006958:	20000f00 	.word	0x20000f00

0800695c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 800695c:	b580      	push	{r7, lr}
 800695e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8006960:	4802      	ldr	r0, [pc, #8]	; (800696c <DMA1_Channel4_IRQHandler+0x10>)
 8006962:	f001 fa8e 	bl	8007e82 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8006966:	bf00      	nop
 8006968:	bd80      	pop	{r7, pc}
 800696a:	bf00      	nop
 800696c:	20000c88 	.word	0x20000c88

08006970 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8006970:	b580      	push	{r7, lr}
 8006972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8006974:	4802      	ldr	r0, [pc, #8]	; (8006980 <DMA1_Channel5_IRQHandler+0x10>)
 8006976:	f001 fa84 	bl	8007e82 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800697a:	bf00      	nop
 800697c:	bd80      	pop	{r7, pc}
 800697e:	bf00      	nop
 8006980:	20000cd0 	.word	0x20000cd0

08006984 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8006984:	b580      	push	{r7, lr}
 8006986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8006988:	4802      	ldr	r0, [pc, #8]	; (8006994 <DMA1_Channel6_IRQHandler+0x10>)
 800698a:	f001 fa7a 	bl	8007e82 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800698e:	bf00      	nop
 8006990:	bd80      	pop	{r7, pc}
 8006992:	bf00      	nop
 8006994:	20000b0c 	.word	0x20000b0c

08006998 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8006998:	b580      	push	{r7, lr}
 800699a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800699c:	4802      	ldr	r0, [pc, #8]	; (80069a8 <DMA1_Channel7_IRQHandler+0x10>)
 800699e:	f001 fa70 	bl	8007e82 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80069a2:	bf00      	nop
 80069a4:	bd80      	pop	{r7, pc}
 80069a6:	bf00      	nop
 80069a8:	20000eb8 	.word	0x20000eb8

080069ac <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80069b0:	4802      	ldr	r0, [pc, #8]	; (80069bc <TIM4_IRQHandler+0x10>)
 80069b2:	f006 fdb0 	bl	800d516 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80069b6:	bf00      	nop
 80069b8:	bd80      	pop	{r7, pc}
 80069ba:	bf00      	nop
 80069bc:	20000d18 	.word	0x20000d18

080069c0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80069c4:	4802      	ldr	r0, [pc, #8]	; (80069d0 <I2C1_EV_IRQHandler+0x10>)
 80069c6:	f002 f907 	bl	8008bd8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80069ca:	bf00      	nop
 80069cc:	bd80      	pop	{r7, pc}
 80069ce:	bf00      	nop
 80069d0:	20000a70 	.word	0x20000a70

080069d4 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80069d8:	4802      	ldr	r0, [pc, #8]	; (80069e4 <I2C1_ER_IRQHandler+0x10>)
 80069da:	f002 f917 	bl	8008c0c <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80069de:	bf00      	nop
 80069e0:	bd80      	pop	{r7, pc}
 80069e2:	bf00      	nop
 80069e4:	20000a70 	.word	0x20000a70

080069e8 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80069ec:	4802      	ldr	r0, [pc, #8]	; (80069f8 <SPI1_IRQHandler+0x10>)
 80069ee:	f006 f865 	bl	800cabc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80069f2:	bf00      	nop
 80069f4:	bd80      	pop	{r7, pc}
 80069f6:	bf00      	nop
 80069f8:	20000b78 	.word	0x20000b78

080069fc <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8006a00:	4802      	ldr	r0, [pc, #8]	; (8006a0c <SPI2_IRQHandler+0x10>)
 8006a02:	f006 f85b 	bl	800cabc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8006a06:	bf00      	nop
 8006a08:	bd80      	pop	{r7, pc}
 8006a0a:	bf00      	nop
 8006a0c:	20000bdc 	.word	0x20000bdc

08006a10 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8006a14:	4802      	ldr	r0, [pc, #8]	; (8006a20 <USART2_IRQHandler+0x10>)
 8006a16:	f007 fb31 	bl	800e07c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8006a1a:	bf00      	nop
 8006a1c:	bd80      	pop	{r7, pc}
 8006a1e:	bf00      	nop
 8006a20:	20000db0 	.word	0x20000db0

08006a24 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8006a24:	b580      	push	{r7, lr}
 8006a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8006a28:	4802      	ldr	r0, [pc, #8]	; (8006a34 <USART3_IRQHandler+0x10>)
 8006a2a:	f007 fb27 	bl	800e07c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8006a2e:	bf00      	nop
 8006a30:	bd80      	pop	{r7, pc}
 8006a32:	bf00      	nop
 8006a34:	20000e34 	.word	0x20000e34

08006a38 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8006a3c:	4802      	ldr	r0, [pc, #8]	; (8006a48 <TIM6_DAC_IRQHandler+0x10>)
 8006a3e:	f006 fd6a 	bl	800d516 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8006a42:	bf00      	nop
 8006a44:	bd80      	pop	{r7, pc}
 8006a46:	bf00      	nop
 8006a48:	20000d64 	.word	0x20000d64

08006a4c <DMA2_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 global interrupt.
  */
void DMA2_Channel4_IRQHandler(void)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_IRQn 0 */

  /* USER CODE END DMA2_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8006a50:	4802      	ldr	r0, [pc, #8]	; (8006a5c <DMA2_Channel4_IRQHandler+0x10>)
 8006a52:	f001 fa16 	bl	8007e82 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_IRQn 1 */

  /* USER CODE END DMA2_Channel4_IRQn 1 */
}
 8006a56:	bf00      	nop
 8006a58:	bd80      	pop	{r7, pc}
 8006a5a:	bf00      	nop
 8006a5c:	20000c40 	.word	0x20000c40

08006a60 <DMA2_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA2 channel6 global interrupt.
  */
void DMA2_Channel6_IRQHandler(void)
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel6_IRQn 0 */

  /* USER CODE END DMA2_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8006a64:	4802      	ldr	r0, [pc, #8]	; (8006a70 <DMA2_Channel6_IRQHandler+0x10>)
 8006a66:	f001 fa0c 	bl	8007e82 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel6_IRQn 1 */

  /* USER CODE END DMA2_Channel6_IRQn 1 */
}
 8006a6a:	bf00      	nop
 8006a6c:	bd80      	pop	{r7, pc}
 8006a6e:	bf00      	nop
 8006a70:	20000ac4 	.word	0x20000ac4

08006a74 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8006a74:	b480      	push	{r7}
 8006a76:	af00      	add	r7, sp, #0
	return 1;
 8006a78:	2301      	movs	r3, #1
}
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a82:	4770      	bx	lr

08006a84 <_kill>:

int _kill(int pid, int sig)
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b082      	sub	sp, #8
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
 8006a8c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8006a8e:	f008 fdff 	bl	800f690 <__errno>
 8006a92:	4603      	mov	r3, r0
 8006a94:	2216      	movs	r2, #22
 8006a96:	601a      	str	r2, [r3, #0]
	return -1;
 8006a98:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	3708      	adds	r7, #8
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	bd80      	pop	{r7, pc}

08006aa4 <_exit>:

void _exit (int status)
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b082      	sub	sp, #8
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8006aac:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006ab0:	6878      	ldr	r0, [r7, #4]
 8006ab2:	f7ff ffe7 	bl	8006a84 <_kill>
	while (1) {}		/* Make sure we hang here */
 8006ab6:	e7fe      	b.n	8006ab6 <_exit+0x12>

08006ab8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b086      	sub	sp, #24
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	60f8      	str	r0, [r7, #12]
 8006ac0:	60b9      	str	r1, [r7, #8]
 8006ac2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	617b      	str	r3, [r7, #20]
 8006ac8:	e00a      	b.n	8006ae0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8006aca:	f3af 8000 	nop.w
 8006ace:	4601      	mov	r1, r0
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	1c5a      	adds	r2, r3, #1
 8006ad4:	60ba      	str	r2, [r7, #8]
 8006ad6:	b2ca      	uxtb	r2, r1
 8006ad8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006ada:	697b      	ldr	r3, [r7, #20]
 8006adc:	3301      	adds	r3, #1
 8006ade:	617b      	str	r3, [r7, #20]
 8006ae0:	697a      	ldr	r2, [r7, #20]
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	429a      	cmp	r2, r3
 8006ae6:	dbf0      	blt.n	8006aca <_read+0x12>
	}

return len;
 8006ae8:	687b      	ldr	r3, [r7, #4]
}
 8006aea:	4618      	mov	r0, r3
 8006aec:	3718      	adds	r7, #24
 8006aee:	46bd      	mov	sp, r7
 8006af0:	bd80      	pop	{r7, pc}

08006af2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006af2:	b580      	push	{r7, lr}
 8006af4:	b086      	sub	sp, #24
 8006af6:	af00      	add	r7, sp, #0
 8006af8:	60f8      	str	r0, [r7, #12]
 8006afa:	60b9      	str	r1, [r7, #8]
 8006afc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006afe:	2300      	movs	r3, #0
 8006b00:	617b      	str	r3, [r7, #20]
 8006b02:	e009      	b.n	8006b18 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	1c5a      	adds	r2, r3, #1
 8006b08:	60ba      	str	r2, [r7, #8]
 8006b0a:	781b      	ldrb	r3, [r3, #0]
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006b12:	697b      	ldr	r3, [r7, #20]
 8006b14:	3301      	adds	r3, #1
 8006b16:	617b      	str	r3, [r7, #20]
 8006b18:	697a      	ldr	r2, [r7, #20]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	429a      	cmp	r2, r3
 8006b1e:	dbf1      	blt.n	8006b04 <_write+0x12>
	}
	return len;
 8006b20:	687b      	ldr	r3, [r7, #4]
}
 8006b22:	4618      	mov	r0, r3
 8006b24:	3718      	adds	r7, #24
 8006b26:	46bd      	mov	sp, r7
 8006b28:	bd80      	pop	{r7, pc}

08006b2a <_close>:

int _close(int file)
{
 8006b2a:	b480      	push	{r7}
 8006b2c:	b083      	sub	sp, #12
 8006b2e:	af00      	add	r7, sp, #0
 8006b30:	6078      	str	r0, [r7, #4]
	return -1;
 8006b32:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8006b36:	4618      	mov	r0, r3
 8006b38:	370c      	adds	r7, #12
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b40:	4770      	bx	lr

08006b42 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8006b42:	b480      	push	{r7}
 8006b44:	b083      	sub	sp, #12
 8006b46:	af00      	add	r7, sp, #0
 8006b48:	6078      	str	r0, [r7, #4]
 8006b4a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006b52:	605a      	str	r2, [r3, #4]
	return 0;
 8006b54:	2300      	movs	r3, #0
}
 8006b56:	4618      	mov	r0, r3
 8006b58:	370c      	adds	r7, #12
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b60:	4770      	bx	lr

08006b62 <_isatty>:

int _isatty(int file)
{
 8006b62:	b480      	push	{r7}
 8006b64:	b083      	sub	sp, #12
 8006b66:	af00      	add	r7, sp, #0
 8006b68:	6078      	str	r0, [r7, #4]
	return 1;
 8006b6a:	2301      	movs	r3, #1
}
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	370c      	adds	r7, #12
 8006b70:	46bd      	mov	sp, r7
 8006b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b76:	4770      	bx	lr

08006b78 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	b085      	sub	sp, #20
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	60f8      	str	r0, [r7, #12]
 8006b80:	60b9      	str	r1, [r7, #8]
 8006b82:	607a      	str	r2, [r7, #4]
	return 0;
 8006b84:	2300      	movs	r3, #0
}
 8006b86:	4618      	mov	r0, r3
 8006b88:	3714      	adds	r7, #20
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b90:	4770      	bx	lr
	...

08006b94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b086      	sub	sp, #24
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006b9c:	4a14      	ldr	r2, [pc, #80]	; (8006bf0 <_sbrk+0x5c>)
 8006b9e:	4b15      	ldr	r3, [pc, #84]	; (8006bf4 <_sbrk+0x60>)
 8006ba0:	1ad3      	subs	r3, r2, r3
 8006ba2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006ba4:	697b      	ldr	r3, [r7, #20]
 8006ba6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006ba8:	4b13      	ldr	r3, [pc, #76]	; (8006bf8 <_sbrk+0x64>)
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d102      	bne.n	8006bb6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006bb0:	4b11      	ldr	r3, [pc, #68]	; (8006bf8 <_sbrk+0x64>)
 8006bb2:	4a12      	ldr	r2, [pc, #72]	; (8006bfc <_sbrk+0x68>)
 8006bb4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006bb6:	4b10      	ldr	r3, [pc, #64]	; (8006bf8 <_sbrk+0x64>)
 8006bb8:	681a      	ldr	r2, [r3, #0]
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	4413      	add	r3, r2
 8006bbe:	693a      	ldr	r2, [r7, #16]
 8006bc0:	429a      	cmp	r2, r3
 8006bc2:	d207      	bcs.n	8006bd4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006bc4:	f008 fd64 	bl	800f690 <__errno>
 8006bc8:	4603      	mov	r3, r0
 8006bca:	220c      	movs	r2, #12
 8006bcc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006bce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006bd2:	e009      	b.n	8006be8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006bd4:	4b08      	ldr	r3, [pc, #32]	; (8006bf8 <_sbrk+0x64>)
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006bda:	4b07      	ldr	r3, [pc, #28]	; (8006bf8 <_sbrk+0x64>)
 8006bdc:	681a      	ldr	r2, [r3, #0]
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	4413      	add	r3, r2
 8006be2:	4a05      	ldr	r2, [pc, #20]	; (8006bf8 <_sbrk+0x64>)
 8006be4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006be6:	68fb      	ldr	r3, [r7, #12]
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	3718      	adds	r7, #24
 8006bec:	46bd      	mov	sp, r7
 8006bee:	bd80      	pop	{r7, pc}
 8006bf0:	20018000 	.word	0x20018000
 8006bf4:	00000c00 	.word	0x00000c00
 8006bf8:	2000384c 	.word	0x2000384c
 8006bfc:	20003998 	.word	0x20003998

08006c00 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8006c00:	b480      	push	{r7}
 8006c02:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8006c04:	4b06      	ldr	r3, [pc, #24]	; (8006c20 <SystemInit+0x20>)
 8006c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c0a:	4a05      	ldr	r2, [pc, #20]	; (8006c20 <SystemInit+0x20>)
 8006c0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006c10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8006c14:	bf00      	nop
 8006c16:	46bd      	mov	sp, r7
 8006c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1c:	4770      	bx	lr
 8006c1e:	bf00      	nop
 8006c20:	e000ed00 	.word	0xe000ed00

08006c24 <W25_SELECT>:

extern void Report(const uint8_t addTime, const char *fmt, ...);

//------------------------------------------------------------------------------------------

void W25_SELECT()   { W25_SEL(); } //HAL_GPIO_WritePin(W25_CS_GPIO_Port, W25_CS_Pin, GPIO_PIN_RESET);//set to 0
 8006c24:	b580      	push	{r7, lr}
 8006c26:	af00      	add	r7, sp, #0
 8006c28:	2200      	movs	r2, #0
 8006c2a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006c2e:	4802      	ldr	r0, [pc, #8]	; (8006c38 <W25_SELECT+0x14>)
 8006c30:	f001 fbd6 	bl	80083e0 <HAL_GPIO_WritePin>
 8006c34:	bf00      	nop
 8006c36:	bd80      	pop	{r7, pc}
 8006c38:	48000400 	.word	0x48000400

08006c3c <W25_UNSELECT>:
void W25_UNSELECT() { W25_UNSEL(); } //HAL_GPIO_WritePin(W25_CS_GPIO_Port, W25_CS_Pin, GPIO_PIN_SET);//set to 1
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	af00      	add	r7, sp, #0
 8006c40:	2201      	movs	r2, #1
 8006c42:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006c46:	4802      	ldr	r0, [pc, #8]	; (8006c50 <W25_UNSELECT+0x14>)
 8006c48:	f001 fbca 	bl	80083e0 <HAL_GPIO_WritePin>
 8006c4c:	bf00      	nop
 8006c4e:	bd80      	pop	{r7, pc}
 8006c50:	48000400 	.word	0x48000400

08006c54 <W25qxx_Spi>:
//void W25_SELECT()   { HAL_GPIO_WritePin(W25_CS_GPIO_Port, W25_CS_Pin, GPIO_PIN_RESET); }//set to 0
//void W25_UNSELECT() { HAL_GPIO_WritePin(W25_CS_GPIO_Port, W25_CS_Pin, GPIO_PIN_SET); }//set to 1

//------------------------------------------------------------------------------------------
uint8_t W25qxx_Spi(uint8_t Data)
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b086      	sub	sp, #24
 8006c58:	af02      	add	r7, sp, #8
 8006c5a:	4603      	mov	r3, r0
 8006c5c:	71fb      	strb	r3, [r7, #7]
uint8_t ret;

    if (HAL_SPI_TransmitReceive(portFLASH, &Data, &ret, 1, min_wait_ms) != HAL_OK) devError |= devSPI;
 8006c5e:	4b0c      	ldr	r3, [pc, #48]	; (8006c90 <W25qxx_Spi+0x3c>)
 8006c60:	6818      	ldr	r0, [r3, #0]
 8006c62:	23fa      	movs	r3, #250	; 0xfa
 8006c64:	f107 020f 	add.w	r2, r7, #15
 8006c68:	1df9      	adds	r1, r7, #7
 8006c6a:	9300      	str	r3, [sp, #0]
 8006c6c:	2301      	movs	r3, #1
 8006c6e:	f005 fa92 	bl	800c196 <HAL_SPI_TransmitReceive>
 8006c72:	4603      	mov	r3, r0
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d006      	beq.n	8006c86 <W25qxx_Spi+0x32>
 8006c78:	4b06      	ldr	r3, [pc, #24]	; (8006c94 <W25qxx_Spi+0x40>)
 8006c7a:	881b      	ldrh	r3, [r3, #0]
 8006c7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006c80:	b29a      	uxth	r2, r3
 8006c82:	4b04      	ldr	r3, [pc, #16]	; (8006c94 <W25qxx_Spi+0x40>)
 8006c84:	801a      	strh	r2, [r3, #0]

    return ret;
 8006c86:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c88:	4618      	mov	r0, r3
 8006c8a:	3710      	adds	r7, #16
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	bd80      	pop	{r7, pc}
 8006c90:	2000000c 	.word	0x2000000c
 8006c94:	20001bc8 	.word	0x20001bc8

08006c98 <W25qxx_Reset>:
//------------------------------------------------------------------------------------------
void W25qxx_Reset(void)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	af00      	add	r7, sp, #0
	W25qxx_Delay(100);
 8006c9c:	2064      	movs	r0, #100	; 0x64
 8006c9e:	f000 fdd1 	bl	8007844 <HAL_Delay>

	W25_SELECT();
 8006ca2:	f7ff ffbf 	bl	8006c24 <W25_SELECT>
		W25qxx_Spi(EN_RESET);
 8006ca6:	2066      	movs	r0, #102	; 0x66
 8006ca8:	f7ff ffd4 	bl	8006c54 <W25qxx_Spi>
		W25qxx_Spi(CHIP_RESET);
 8006cac:	2099      	movs	r0, #153	; 0x99
 8006cae:	f7ff ffd1 	bl	8006c54 <W25qxx_Spi>
	W25_UNSELECT();
 8006cb2:	f7ff ffc3 	bl	8006c3c <W25_UNSELECT>

	W25qxx_Delay(100);
 8006cb6:	2064      	movs	r0, #100	; 0x64
 8006cb8:	f000 fdc4 	bl	8007844 <HAL_Delay>
}
 8006cbc:	bf00      	nop
 8006cbe:	bd80      	pop	{r7, pc}

08006cc0 <W25qxx_ReadID>:
//------------------------------------------------------------------------------------------
uint32_t W25qxx_ReadID(void)
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b084      	sub	sp, #16
 8006cc4:	af00      	add	r7, sp, #0
uint32_t Temp[3] = {0};
 8006cc6:	1d3b      	adds	r3, r7, #4
 8006cc8:	2200      	movs	r2, #0
 8006cca:	601a      	str	r2, [r3, #0]
 8006ccc:	605a      	str	r2, [r3, #4]
 8006cce:	609a      	str	r2, [r3, #8]

    W25_SELECT();//set to 0
 8006cd0:	f7ff ffa8 	bl	8006c24 <W25_SELECT>

    W25qxx_Spi(JEDEC_ID);
 8006cd4:	209f      	movs	r0, #159	; 0x9f
 8006cd6:	f7ff ffbd 	bl	8006c54 <W25qxx_Spi>
    Temp[0] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8006cda:	20a5      	movs	r0, #165	; 0xa5
 8006cdc:	f7ff ffba 	bl	8006c54 <W25qxx_Spi>
 8006ce0:	4603      	mov	r3, r0
 8006ce2:	607b      	str	r3, [r7, #4]
    Temp[1] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8006ce4:	20a5      	movs	r0, #165	; 0xa5
 8006ce6:	f7ff ffb5 	bl	8006c54 <W25qxx_Spi>
 8006cea:	4603      	mov	r3, r0
 8006cec:	60bb      	str	r3, [r7, #8]
    Temp[2] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8006cee:	20a5      	movs	r0, #165	; 0xa5
 8006cf0:	f7ff ffb0 	bl	8006c54 <W25qxx_Spi>
 8006cf4:	4603      	mov	r3, r0
 8006cf6:	60fb      	str	r3, [r7, #12]

    W25_UNSELECT();//set to 1
 8006cf8:	f7ff ffa0 	bl	8006c3c <W25_UNSELECT>

    return ((Temp[0] << 16) | (Temp[1] << 8) | Temp[2]);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	041a      	lsls	r2, r3, #16
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	021b      	lsls	r3, r3, #8
 8006d04:	431a      	orrs	r2, r3
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	4313      	orrs	r3, r2
}
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	3710      	adds	r7, #16
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	bd80      	pop	{r7, pc}
	...

08006d14 <W25qxx_ReadUniqID>:
//------------------------------------------------------------------------------------------
void W25qxx_ReadUniqID(void)
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b082      	sub	sp, #8
 8006d18:	af00      	add	r7, sp, #0
	uint8_t dat[] = {READ_UID, W25QXX_DUMMY_BYTE, W25QXX_DUMMY_BYTE, W25QXX_DUMMY_BYTE, W25QXX_DUMMY_BYTE};
 8006d1a:	4a18      	ldr	r2, [pc, #96]	; (8006d7c <W25qxx_ReadUniqID+0x68>)
 8006d1c:	463b      	mov	r3, r7
 8006d1e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006d22:	6018      	str	r0, [r3, #0]
 8006d24:	3304      	adds	r3, #4
 8006d26:	7019      	strb	r1, [r3, #0]
    W25_SELECT();
 8006d28:	f7ff ff7c 	bl	8006c24 <W25_SELECT>

    //W25qxx_Spi(READ_UID);
    //for (uint8_t i = 0; i < 4; i++) W25qxx_Spi(W25QXX_DUMMY_BYTE);
    //for (uint8_t i = 0; i < 8; i++) w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
    if (HAL_SPI_Transmit(portFLASH, dat, sizeof(dat), min_wait_ms) != HAL_OK) devError |= devSPI;
 8006d2c:	4b14      	ldr	r3, [pc, #80]	; (8006d80 <W25qxx_ReadUniqID+0x6c>)
 8006d2e:	6818      	ldr	r0, [r3, #0]
 8006d30:	23fa      	movs	r3, #250	; 0xfa
 8006d32:	4639      	mov	r1, r7
 8006d34:	2205      	movs	r2, #5
 8006d36:	f004 ff90 	bl	800bc5a <HAL_SPI_Transmit>
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d006      	beq.n	8006d4e <W25qxx_ReadUniqID+0x3a>
 8006d40:	4b10      	ldr	r3, [pc, #64]	; (8006d84 <W25qxx_ReadUniqID+0x70>)
 8006d42:	881b      	ldrh	r3, [r3, #0]
 8006d44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d48:	b29a      	uxth	r2, r3
 8006d4a:	4b0e      	ldr	r3, [pc, #56]	; (8006d84 <W25qxx_ReadUniqID+0x70>)
 8006d4c:	801a      	strh	r2, [r3, #0]
    if (HAL_SPI_Receive(portFLASH, w25qxx.UniqID, 8, min_wait_ms) != HAL_OK) devError |= devSPI;
 8006d4e:	4b0c      	ldr	r3, [pc, #48]	; (8006d80 <W25qxx_ReadUniqID+0x6c>)
 8006d50:	6818      	ldr	r0, [r3, #0]
 8006d52:	23fa      	movs	r3, #250	; 0xfa
 8006d54:	2208      	movs	r2, #8
 8006d56:	490c      	ldr	r1, [pc, #48]	; (8006d88 <W25qxx_ReadUniqID+0x74>)
 8006d58:	f005 f8ed 	bl	800bf36 <HAL_SPI_Receive>
 8006d5c:	4603      	mov	r3, r0
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d006      	beq.n	8006d70 <W25qxx_ReadUniqID+0x5c>
 8006d62:	4b08      	ldr	r3, [pc, #32]	; (8006d84 <W25qxx_ReadUniqID+0x70>)
 8006d64:	881b      	ldrh	r3, [r3, #0]
 8006d66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d6a:	b29a      	uxth	r2, r3
 8006d6c:	4b05      	ldr	r3, [pc, #20]	; (8006d84 <W25qxx_ReadUniqID+0x70>)
 8006d6e:	801a      	strh	r2, [r3, #0]

    W25_UNSELECT();
 8006d70:	f7ff ff64 	bl	8006c3c <W25_UNSELECT>
}
 8006d74:	bf00      	nop
 8006d76:	3708      	adds	r7, #8
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	bd80      	pop	{r7, pc}
 8006d7c:	080145bc 	.word	0x080145bc
 8006d80:	2000000c 	.word	0x2000000c
 8006d84:	20001bc8 	.word	0x20001bc8
 8006d88:	20003851 	.word	0x20003851

08006d8c <W25qxx_WriteEnable>:
//------------------------------------------------------------------------------------------
void W25qxx_WriteEnable(void)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	af00      	add	r7, sp, #0
    W25_SELECT();
 8006d90:	f7ff ff48 	bl	8006c24 <W25_SELECT>

    W25qxx_Spi(WRITE_ENABLE);
 8006d94:	2006      	movs	r0, #6
 8006d96:	f7ff ff5d 	bl	8006c54 <W25qxx_Spi>

    W25_UNSELECT();
 8006d9a:	f7ff ff4f 	bl	8006c3c <W25_UNSELECT>

    W25qxx_Delay(1);
 8006d9e:	2001      	movs	r0, #1
 8006da0:	f000 fd50 	bl	8007844 <HAL_Delay>
}
 8006da4:	bf00      	nop
 8006da6:	bd80      	pop	{r7, pc}

08006da8 <W25qxx_ReadStatusRegister>:

    W25qxx_Delay(1);
}
//------------------------------------------------------------------------------------------
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusReg)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b084      	sub	sp, #16
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	4603      	mov	r3, r0
 8006db0:	71fb      	strb	r3, [r7, #7]
uint8_t status = 0;
 8006db2:	2300      	movs	r3, #0
 8006db4:	73fb      	strb	r3, [r7, #15]

    W25_SELECT();
 8006db6:	f7ff ff35 	bl	8006c24 <W25_SELECT>

    switch (SelectStatusReg) {
 8006dba:	79fb      	ldrb	r3, [r7, #7]
 8006dbc:	2b01      	cmp	r3, #1
 8006dbe:	d002      	beq.n	8006dc6 <W25qxx_ReadStatusRegister+0x1e>
 8006dc0:	2b02      	cmp	r3, #2
 8006dc2:	d00d      	beq.n	8006de0 <W25qxx_ReadStatusRegister+0x38>
 8006dc4:	e019      	b.n	8006dfa <W25qxx_ReadStatusRegister+0x52>
        case 1:
            W25qxx_Spi(READ_STAT_REG1);
 8006dc6:	2005      	movs	r0, #5
 8006dc8:	f7ff ff44 	bl	8006c54 <W25qxx_Spi>
            status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8006dcc:	20a5      	movs	r0, #165	; 0xa5
 8006dce:	f7ff ff41 	bl	8006c54 <W25qxx_Spi>
 8006dd2:	4603      	mov	r3, r0
 8006dd4:	73fb      	strb	r3, [r7, #15]
            w25qxx.StatusRegister1 = status;
 8006dd6:	4a12      	ldr	r2, [pc, #72]	; (8006e20 <W25qxx_ReadStatusRegister+0x78>)
 8006dd8:	7bfb      	ldrb	r3, [r7, #15]
 8006dda:	f882 3023 	strb.w	r3, [r2, #35]	; 0x23
        break;
 8006dde:	e018      	b.n	8006e12 <W25qxx_ReadStatusRegister+0x6a>
        case 2:
            W25qxx_Spi(READ_STAT_REG2);
 8006de0:	2035      	movs	r0, #53	; 0x35
 8006de2:	f7ff ff37 	bl	8006c54 <W25qxx_Spi>
            status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8006de6:	20a5      	movs	r0, #165	; 0xa5
 8006de8:	f7ff ff34 	bl	8006c54 <W25qxx_Spi>
 8006dec:	4603      	mov	r3, r0
 8006dee:	73fb      	strb	r3, [r7, #15]
            w25qxx.StatusRegister2 = status;
 8006df0:	4a0b      	ldr	r2, [pc, #44]	; (8006e20 <W25qxx_ReadStatusRegister+0x78>)
 8006df2:	7bfb      	ldrb	r3, [r7, #15]
 8006df4:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
        break;
 8006df8:	e00b      	b.n	8006e12 <W25qxx_ReadStatusRegister+0x6a>
        default : {
            W25qxx_Spi(READ_STAT_REG3);
 8006dfa:	2015      	movs	r0, #21
 8006dfc:	f7ff ff2a 	bl	8006c54 <W25qxx_Spi>
            status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8006e00:	20a5      	movs	r0, #165	; 0xa5
 8006e02:	f7ff ff27 	bl	8006c54 <W25qxx_Spi>
 8006e06:	4603      	mov	r3, r0
 8006e08:	73fb      	strb	r3, [r7, #15]
            w25qxx.StatusRegister3 = status;
 8006e0a:	4a05      	ldr	r2, [pc, #20]	; (8006e20 <W25qxx_ReadStatusRegister+0x78>)
 8006e0c:	7bfb      	ldrb	r3, [r7, #15]
 8006e0e:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
        }
    }

    W25_UNSELECT();
 8006e12:	f7ff ff13 	bl	8006c3c <W25_UNSELECT>

    return status;
 8006e16:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e18:	4618      	mov	r0, r3
 8006e1a:	3710      	adds	r7, #16
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	bd80      	pop	{r7, pc}
 8006e20:	20003850 	.word	0x20003850

08006e24 <W25qxx_WaitForWriteEnd>:

    W25_UNSELECT();
}
//------------------------------------------------------------------------------------------
void W25qxx_WaitForWriteEnd(void)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	af00      	add	r7, sp, #0
    W25qxx_Delay(1);
 8006e28:	2001      	movs	r0, #1
 8006e2a:	f000 fd0b 	bl	8007844 <HAL_Delay>

    W25_SELECT();
 8006e2e:	f7ff fef9 	bl	8006c24 <W25_SELECT>

    W25qxx_Spi(READ_STAT_REG1);
 8006e32:	2005      	movs	r0, #5
 8006e34:	f7ff ff0e 	bl	8006c54 <W25qxx_Spi>
    do
    {
        w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8006e38:	20a5      	movs	r0, #165	; 0xa5
 8006e3a:	f7ff ff0b 	bl	8006c54 <W25qxx_Spi>
 8006e3e:	4603      	mov	r3, r0
 8006e40:	461a      	mov	r2, r3
 8006e42:	4b08      	ldr	r3, [pc, #32]	; (8006e64 <W25qxx_WaitForWriteEnd+0x40>)
 8006e44:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
        W25qxx_Delay(1);
 8006e48:	2001      	movs	r0, #1
 8006e4a:	f000 fcfb 	bl	8007844 <HAL_Delay>
    } while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 8006e4e:	4b05      	ldr	r3, [pc, #20]	; (8006e64 <W25qxx_WaitForWriteEnd+0x40>)
 8006e50:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8006e54:	f003 0301 	and.w	r3, r3, #1
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d1ed      	bne.n	8006e38 <W25qxx_WaitForWriteEnd+0x14>

    W25_UNSELECT();
 8006e5c:	f7ff feee 	bl	8006c3c <W25_UNSELECT>
}
 8006e60:	bf00      	nop
 8006e62:	bd80      	pop	{r7, pc}
 8006e64:	20003850 	.word	0x20003850

08006e68 <W25qxx_Init>:
//------------------------------------------------------------------------------------------
bool W25qxx_Init(void)
{
 8006e68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e6a:	b089      	sub	sp, #36	; 0x24
 8006e6c:	af06      	add	r7, sp, #24

	W25qxx_Reset();
 8006e6e:	f7ff ff13 	bl	8006c98 <W25qxx_Reset>


    w25qxx.Lock = 1;
 8006e72:	4b54      	ldr	r3, [pc, #336]	; (8006fc4 <W25qxx_Init+0x15c>)
 8006e74:	2201      	movs	r2, #1
 8006e76:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
    bool ret = false;
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	71fb      	strb	r3, [r7, #7]

    W25_UNSELECT();
 8006e7e:	f7ff fedd 	bl	8006c3c <W25_UNSELECT>

    uint32_t id = W25qxx_ReadID() & 0xffff;
 8006e82:	f7ff ff1d 	bl	8006cc0 <W25qxx_ReadID>
 8006e86:	4603      	mov	r3, r0
 8006e88:	b29b      	uxth	r3, r3
 8006e8a:	603b      	str	r3, [r7, #0]
//#ifdef W25QXX_DEBUG
    Report(1, "w25qxx Init Begin... Chip ID:0x%X\r\n", id);
 8006e8c:	683a      	ldr	r2, [r7, #0]
 8006e8e:	494e      	ldr	r1, [pc, #312]	; (8006fc8 <W25qxx_Init+0x160>)
 8006e90:	2001      	movs	r0, #1
 8006e92:	f7fd ff0f 	bl	8004cb4 <Report>
//#endif
    id &= 0xff;
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	b2db      	uxtb	r3, r3
 8006e9a:	603b      	str	r3, [r7, #0]
    id -= 0x10;//0x4010;
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	3b10      	subs	r3, #16
 8006ea0:	603b      	str	r3, [r7, #0]
    if (id > 0x0a) id = 0;
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	2b0a      	cmp	r3, #10
 8006ea6:	d901      	bls.n	8006eac <W25qxx_Init+0x44>
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	603b      	str	r3, [r7, #0]
    w25qxx.ID         = id;              //W25Q10..W25Q512
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	b2da      	uxtb	r2, r3
 8006eb0:	4b44      	ldr	r3, [pc, #272]	; (8006fc4 <W25qxx_Init+0x15c>)
 8006eb2:	701a      	strb	r2, [r3, #0]
    w25qxx.BlockCount = all_chipBLK[id]; //0..1024;
 8006eb4:	4a45      	ldr	r2, [pc, #276]	; (8006fcc <W25qxx_Init+0x164>)
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ebc:	4a41      	ldr	r2, [pc, #260]	; (8006fc4 <W25qxx_Init+0x15c>)
 8006ebe:	f8c2 301b 	str.w	r3, [r2, #27]
//#ifdef W25QXX_DEBUG
    Report(1, "Chip %s\r\n", all_chipID[id]);
 8006ec2:	4a43      	ldr	r2, [pc, #268]	; (8006fd0 <W25qxx_Init+0x168>)
 8006ec4:	683b      	ldr	r3, [r7, #0]
 8006ec6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006eca:	461a      	mov	r2, r3
 8006ecc:	4941      	ldr	r1, [pc, #260]	; (8006fd4 <W25qxx_Init+0x16c>)
 8006ece:	2001      	movs	r0, #1
 8006ed0:	f7fd fef0 	bl	8004cb4 <Report>
//#endif

    if (id) {
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d06b      	beq.n	8006fb2 <W25qxx_Init+0x14a>
    	w25qxx.PageSize = 256;
 8006eda:	4b3a      	ldr	r3, [pc, #232]	; (8006fc4 <W25qxx_Init+0x15c>)
 8006edc:	2200      	movs	r2, #0
 8006ede:	725a      	strb	r2, [r3, #9]
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	f042 0201 	orr.w	r2, r2, #1
 8006ee6:	729a      	strb	r2, [r3, #10]
    	w25qxx.SectorSize = 0x1000;
 8006ee8:	4b36      	ldr	r3, [pc, #216]	; (8006fc4 <W25qxx_Init+0x15c>)
 8006eea:	2200      	movs	r2, #0
 8006eec:	73da      	strb	r2, [r3, #15]
 8006eee:	2200      	movs	r2, #0
 8006ef0:	f042 0210 	orr.w	r2, r2, #16
 8006ef4:	741a      	strb	r2, [r3, #16]
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	745a      	strb	r2, [r3, #17]
 8006efa:	2200      	movs	r2, #0
 8006efc:	749a      	strb	r2, [r3, #18]
    	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 8006efe:	4b31      	ldr	r3, [pc, #196]	; (8006fc4 <W25qxx_Init+0x15c>)
 8006f00:	f8d3 301b 	ldr.w	r3, [r3, #27]
 8006f04:	011b      	lsls	r3, r3, #4
 8006f06:	4a2f      	ldr	r2, [pc, #188]	; (8006fc4 <W25qxx_Init+0x15c>)
 8006f08:	f8c2 3013 	str.w	r3, [r2, #19]
    	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 8006f0c:	4b2d      	ldr	r3, [pc, #180]	; (8006fc4 <W25qxx_Init+0x15c>)
 8006f0e:	f8d3 3013 	ldr.w	r3, [r3, #19]
 8006f12:	4a2c      	ldr	r2, [pc, #176]	; (8006fc4 <W25qxx_Init+0x15c>)
 8006f14:	f8d2 200f 	ldr.w	r2, [r2, #15]
 8006f18:	fb02 f303 	mul.w	r3, r2, r3
 8006f1c:	4a29      	ldr	r2, [pc, #164]	; (8006fc4 <W25qxx_Init+0x15c>)
 8006f1e:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 8006f22:	b292      	uxth	r2, r2
 8006f24:	fbb3 f3f2 	udiv	r3, r3, r2
 8006f28:	4a26      	ldr	r2, [pc, #152]	; (8006fc4 <W25qxx_Init+0x15c>)
 8006f2a:	f8c2 300b 	str.w	r3, [r2, #11]
    	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 8006f2e:	4b25      	ldr	r3, [pc, #148]	; (8006fc4 <W25qxx_Init+0x15c>)
 8006f30:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8006f34:	011b      	lsls	r3, r3, #4
 8006f36:	4a23      	ldr	r2, [pc, #140]	; (8006fc4 <W25qxx_Init+0x15c>)
 8006f38:	f8c2 3017 	str.w	r3, [r2, #23]
    	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 8006f3c:	4b21      	ldr	r3, [pc, #132]	; (8006fc4 <W25qxx_Init+0x15c>)
 8006f3e:	f8d3 3013 	ldr.w	r3, [r3, #19]
 8006f42:	4a20      	ldr	r2, [pc, #128]	; (8006fc4 <W25qxx_Init+0x15c>)
 8006f44:	f8d2 200f 	ldr.w	r2, [r2, #15]
 8006f48:	fb02 f303 	mul.w	r3, r2, r3
 8006f4c:	0a9b      	lsrs	r3, r3, #10
 8006f4e:	4a1d      	ldr	r2, [pc, #116]	; (8006fc4 <W25qxx_Init+0x15c>)
 8006f50:	f8c2 301f 	str.w	r3, [r2, #31]
    	W25qxx_ReadUniqID();
 8006f54:	f7ff fede 	bl	8006d14 <W25qxx_ReadUniqID>
    	W25qxx_ReadStatusRegister(1);
 8006f58:	2001      	movs	r0, #1
 8006f5a:	f7ff ff25 	bl	8006da8 <W25qxx_ReadStatusRegister>
    	W25qxx_ReadStatusRegister(2);
 8006f5e:	2002      	movs	r0, #2
 8006f60:	f7ff ff22 	bl	8006da8 <W25qxx_ReadStatusRegister>
    	W25qxx_ReadStatusRegister(3);
 8006f64:	2003      	movs	r0, #3
 8006f66:	f7ff ff1f 	bl	8006da8 <W25qxx_ReadStatusRegister>
    	ret = true;
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	71fb      	strb	r3, [r7, #7]
                 "\tSector Size:\t%u bytes\r\n"
                 "\tSector Count:\t%u\r\n"
                 "\tBlock Size:\t%u bytes\r\n"
                 "\tBlock Count:\t%u\r\n"
                 "\tCapacity:\t%u KBytes\r\n",
                 w25qxx.PageSize,
 8006f6e:	4b15      	ldr	r3, [pc, #84]	; (8006fc4 <W25qxx_Init+0x15c>)
 8006f70:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8006f74:	b29b      	uxth	r3, r3
    	Report(0,"\tPage Size:\t%u bytes\r\n"
 8006f76:	461e      	mov	r6, r3
 8006f78:	4b12      	ldr	r3, [pc, #72]	; (8006fc4 <W25qxx_Init+0x15c>)
 8006f7a:	f8d3 500b 	ldr.w	r5, [r3, #11]
 8006f7e:	4b11      	ldr	r3, [pc, #68]	; (8006fc4 <W25qxx_Init+0x15c>)
 8006f80:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8006f84:	4a0f      	ldr	r2, [pc, #60]	; (8006fc4 <W25qxx_Init+0x15c>)
 8006f86:	f8d2 2013 	ldr.w	r2, [r2, #19]
 8006f8a:	490e      	ldr	r1, [pc, #56]	; (8006fc4 <W25qxx_Init+0x15c>)
 8006f8c:	f8d1 1017 	ldr.w	r1, [r1, #23]
 8006f90:	480c      	ldr	r0, [pc, #48]	; (8006fc4 <W25qxx_Init+0x15c>)
 8006f92:	f8d0 001b 	ldr.w	r0, [r0, #27]
 8006f96:	4c0b      	ldr	r4, [pc, #44]	; (8006fc4 <W25qxx_Init+0x15c>)
 8006f98:	f8d4 401f 	ldr.w	r4, [r4, #31]
 8006f9c:	9404      	str	r4, [sp, #16]
 8006f9e:	9003      	str	r0, [sp, #12]
 8006fa0:	9102      	str	r1, [sp, #8]
 8006fa2:	9201      	str	r2, [sp, #4]
 8006fa4:	9300      	str	r3, [sp, #0]
 8006fa6:	462b      	mov	r3, r5
 8006fa8:	4632      	mov	r2, r6
 8006faa:	490b      	ldr	r1, [pc, #44]	; (8006fd8 <W25qxx_Init+0x170>)
 8006fac:	2000      	movs	r0, #0
 8006fae:	f7fd fe81 	bl	8004cb4 <Report>
                 w25qxx.BlockCount,
                 w25qxx.CapacityInKiloByte);
//#endif
    }

    w25qxx.Lock = 0;
 8006fb2:	4b04      	ldr	r3, [pc, #16]	; (8006fc4 <W25qxx_Init+0x15c>)
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    return ret;
 8006fba:	79fb      	ldrb	r3, [r7, #7]
}
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	370c      	adds	r7, #12
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006fc4:	20003850 	.word	0x20003850
 8006fc8:	080145c4 	.word	0x080145c4
 8006fcc:	08015608 	.word	0x08015608
 8006fd0:	2000022c 	.word	0x2000022c
 8006fd4:	080145e8 	.word	0x080145e8
 8006fd8:	080145f4 	.word	0x080145f4

08006fdc <W25qxx_getChipID>:
//------------------------------------------------------------------------------------------
uint32_t W25qxx_getChipID()
{
 8006fdc:	b480      	push	{r7}
 8006fde:	af00      	add	r7, sp, #0
	return (uint32_t)w25qxx.ID;
 8006fe0:	4b03      	ldr	r3, [pc, #12]	; (8006ff0 <W25qxx_getChipID+0x14>)
 8006fe2:	781b      	ldrb	r3, [r3, #0]
}
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fec:	4770      	bx	lr
 8006fee:	bf00      	nop
 8006ff0:	20003850 	.word	0x20003850

08006ff4 <W25qxx_getSectorCount>:
uint32_t W25qxx_getSectorCount()
{
 8006ff4:	b480      	push	{r7}
 8006ff6:	af00      	add	r7, sp, #0
	return w25qxx.SectorCount;
 8006ff8:	4b03      	ldr	r3, [pc, #12]	; (8007008 <W25qxx_getSectorCount+0x14>)
 8006ffa:	f8d3 3013 	ldr.w	r3, [r3, #19]
}
 8006ffe:	4618      	mov	r0, r3
 8007000:	46bd      	mov	sp, r7
 8007002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007006:	4770      	bx	lr
 8007008:	20003850 	.word	0x20003850

0800700c <W25qxx_getSectorSize>:
uint32_t W25qxx_getSectorSize()
{
 800700c:	b480      	push	{r7}
 800700e:	af00      	add	r7, sp, #0
	return w25qxx.SectorSize;
 8007010:	4b03      	ldr	r3, [pc, #12]	; (8007020 <W25qxx_getSectorSize+0x14>)
 8007012:	f8d3 300f 	ldr.w	r3, [r3, #15]
}
 8007016:	4618      	mov	r0, r3
 8007018:	46bd      	mov	sp, r7
 800701a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701e:	4770      	bx	lr
 8007020:	20003850 	.word	0x20003850

08007024 <W25qxx_getPageSize>:
uint32_t W25qxx_getPageCount()
{
	return w25qxx.PageCount;
}
uint32_t W25qxx_getPageSize()
{
 8007024:	b480      	push	{r7}
 8007026:	af00      	add	r7, sp, #0
	return w25qxx.PageSize;
 8007028:	4b04      	ldr	r3, [pc, #16]	; (800703c <W25qxx_getPageSize+0x18>)
 800702a:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 800702e:	b29b      	uxth	r3, r3
}
 8007030:	4618      	mov	r0, r3
 8007032:	46bd      	mov	sp, r7
 8007034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007038:	4770      	bx	lr
 800703a:	bf00      	nop
 800703c:	20003850 	.word	0x20003850

08007040 <W25qxx_EraseSector>:

    w25qxx.Lock = 0;
}
//------------------------------------------------------------------------------------------
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 8007040:	b580      	push	{r7, lr}
 8007042:	b082      	sub	sp, #8
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
    while (w25qxx.Lock) W25qxx_Delay(1);
 8007048:	e002      	b.n	8007050 <W25qxx_EraseSector+0x10>
 800704a:	2001      	movs	r0, #1
 800704c:	f000 fbfa 	bl	8007844 <HAL_Delay>
 8007050:	4b1c      	ldr	r3, [pc, #112]	; (80070c4 <W25qxx_EraseSector+0x84>)
 8007052:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8007056:	2b00      	cmp	r3, #0
 8007058:	d1f7      	bne.n	800704a <W25qxx_EraseSector+0xa>

    w25qxx.Lock = 1;
 800705a:	4b1a      	ldr	r3, [pc, #104]	; (80070c4 <W25qxx_EraseSector+0x84>)
 800705c:	2201      	movs	r2, #1
 800705e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
#ifdef W25QXX_DEBUG
    uint32_t StartTime = HAL_GetTick();
    Report(1, "%u Begin...", SectorAddr);
#endif

    W25qxx_WaitForWriteEnd();
 8007062:	f7ff fedf 	bl	8006e24 <W25qxx_WaitForWriteEnd>
    SectorAddr = SectorAddr * w25qxx.SectorSize;
 8007066:	4b17      	ldr	r3, [pc, #92]	; (80070c4 <W25qxx_EraseSector+0x84>)
 8007068:	f8d3 200f 	ldr.w	r2, [r3, #15]
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	fb02 f303 	mul.w	r3, r2, r3
 8007072:	607b      	str	r3, [r7, #4]
    W25qxx_WriteEnable();
 8007074:	f7ff fe8a 	bl	8006d8c <W25qxx_WriteEnable>

    W25_SELECT();
 8007078:	f7ff fdd4 	bl	8006c24 <W25_SELECT>
    W25qxx_Spi(SECTOR_ERASE);
 800707c:	2020      	movs	r0, #32
 800707e:	f7ff fde9 	bl	8006c54 <W25qxx_Spi>
    //if (w25qxx.ID >= W25Q256) W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
    W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	0c1b      	lsrs	r3, r3, #16
 8007086:	b2db      	uxtb	r3, r3
 8007088:	4618      	mov	r0, r3
 800708a:	f7ff fde3 	bl	8006c54 <W25qxx_Spi>
    W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	0a1b      	lsrs	r3, r3, #8
 8007092:	b2db      	uxtb	r3, r3
 8007094:	4618      	mov	r0, r3
 8007096:	f7ff fddd 	bl	8006c54 <W25qxx_Spi>
    W25qxx_Spi(SectorAddr & 0xFF);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	b2db      	uxtb	r3, r3
 800709e:	4618      	mov	r0, r3
 80070a0:	f7ff fdd8 	bl	8006c54 <W25qxx_Spi>
    W25_UNSELECT();
 80070a4:	f7ff fdca 	bl	8006c3c <W25_UNSELECT>

    W25qxx_WaitForWriteEnd();
 80070a8:	f7ff febc 	bl	8006e24 <W25qxx_WaitForWriteEnd>

#ifdef W25QXX_DEBUG
    uint32_t dur = HAL_GetTick() - StartTime;
    Report(0, " done after %u ms (%u sec)!\r\n", dur, dur / 1000);
#endif
    W25qxx_Delay(1);
 80070ac:	2001      	movs	r0, #1
 80070ae:	f000 fbc9 	bl	8007844 <HAL_Delay>

    w25qxx.Lock = 0;
 80070b2:	4b04      	ldr	r3, [pc, #16]	; (80070c4 <W25qxx_EraseSector+0x84>)
 80070b4:	2200      	movs	r2, #0
 80070b6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
}
 80070ba:	bf00      	nop
 80070bc:	3708      	adds	r7, #8
 80070be:	46bd      	mov	sp, r7
 80070c0:	bd80      	pop	{r7, pc}
 80070c2:	bf00      	nop
 80070c4:	20003850 	.word	0x20003850

080070c8 <W25qxx_SectorToPage>:
{
    return ((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}
//------------------------------------------------------------------------------------------
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 80070c8:	b480      	push	{r7}
 80070ca:	b083      	sub	sp, #12
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
    return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 80070d0:	4b08      	ldr	r3, [pc, #32]	; (80070f4 <W25qxx_SectorToPage+0x2c>)
 80070d2:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80070d6:	687a      	ldr	r2, [r7, #4]
 80070d8:	fb02 f303 	mul.w	r3, r2, r3
 80070dc:	4a05      	ldr	r2, [pc, #20]	; (80070f4 <W25qxx_SectorToPage+0x2c>)
 80070de:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 80070e2:	b292      	uxth	r2, r2
 80070e4:	fbb3 f3f2 	udiv	r3, r3, r2
}
 80070e8:	4618      	mov	r0, r3
 80070ea:	370c      	adds	r7, #12
 80070ec:	46bd      	mov	sp, r7
 80070ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f2:	4770      	bx	lr
 80070f4:	20003850 	.word	0x20003850

080070f8 <W25qxx_IsEmptySector>:

    return false;
}
//------------------------------------------------------------------------------------------
bool W25qxx_IsEmptySector(uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToCheck_up_to_SectorSize)
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b090      	sub	sp, #64	; 0x40
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	60f8      	str	r0, [r7, #12]
 8007100:	60b9      	str	r1, [r7, #8]
 8007102:	607a      	str	r2, [r7, #4]
    while (w25qxx.Lock) W25qxx_Delay(1);
 8007104:	e002      	b.n	800710c <W25qxx_IsEmptySector+0x14>
 8007106:	2001      	movs	r0, #1
 8007108:	f000 fb9c 	bl	8007844 <HAL_Delay>
 800710c:	4b59      	ldr	r3, [pc, #356]	; (8007274 <W25qxx_IsEmptySector+0x17c>)
 800710e:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8007112:	2b00      	cmp	r3, #0
 8007114:	d1f7      	bne.n	8007106 <W25qxx_IsEmptySector+0xe>

    w25qxx.Lock = 1;
 8007116:	4b57      	ldr	r3, [pc, #348]	; (8007274 <W25qxx_IsEmptySector+0x17c>)
 8007118:	2201      	movs	r2, #1
 800711a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    if ( (NumByteToCheck_up_to_SectorSize > w25qxx.SectorSize) || (!NumByteToCheck_up_to_SectorSize) )
 800711e:	4b55      	ldr	r3, [pc, #340]	; (8007274 <W25qxx_IsEmptySector+0x17c>)
 8007120:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8007124:	687a      	ldr	r2, [r7, #4]
 8007126:	429a      	cmp	r2, r3
 8007128:	d802      	bhi.n	8007130 <W25qxx_IsEmptySector+0x38>
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d103      	bne.n	8007138 <W25qxx_IsEmptySector+0x40>
                NumByteToCheck_up_to_SectorSize = w25qxx.SectorSize;
 8007130:	4b50      	ldr	r3, [pc, #320]	; (8007274 <W25qxx_IsEmptySector+0x17c>)
 8007132:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8007136:	607b      	str	r3, [r7, #4]
    uint32_t StartTime = HAL_GetTick();
#endif

    uint8_t pBuffer[32];
    uint32_t i, WorkAddress;
    for ( i = OffsetInByte; i < w25qxx.SectorSize; i += sizeof(pBuffer)) {
 8007138:	68bb      	ldr	r3, [r7, #8]
 800713a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800713c:	e040      	b.n	80071c0 <W25qxx_IsEmptySector+0xc8>

    	W25_SELECT();
 800713e:	f7ff fd71 	bl	8006c24 <W25_SELECT>
        WorkAddress = (i + Sector_Address * w25qxx.SectorSize);
 8007142:	4b4c      	ldr	r3, [pc, #304]	; (8007274 <W25qxx_IsEmptySector+0x17c>)
 8007144:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8007148:	68fa      	ldr	r2, [r7, #12]
 800714a:	fb02 f303 	mul.w	r3, r2, r3
 800714e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007150:	4413      	add	r3, r2
 8007152:	637b      	str	r3, [r7, #52]	; 0x34
        W25qxx_Spi(DATA_READ);//FAST_READ);
 8007154:	2003      	movs	r0, #3
 8007156:	f7ff fd7d 	bl	8006c54 <W25qxx_Spi>
        //if (w25qxx.ID >= W25Q256) W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
        W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 800715a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800715c:	0c1b      	lsrs	r3, r3, #16
 800715e:	b2db      	uxtb	r3, r3
 8007160:	4618      	mov	r0, r3
 8007162:	f7ff fd77 	bl	8006c54 <W25qxx_Spi>
        W25qxx_Spi((WorkAddress & 0xFF00) >> 8);
 8007166:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007168:	0a1b      	lsrs	r3, r3, #8
 800716a:	b2db      	uxtb	r3, r3
 800716c:	4618      	mov	r0, r3
 800716e:	f7ff fd71 	bl	8006c54 <W25qxx_Spi>
        W25qxx_Spi(WorkAddress & 0xFF);
 8007172:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007174:	b2db      	uxtb	r3, r3
 8007176:	4618      	mov	r0, r3
 8007178:	f7ff fd6c 	bl	8006c54 <W25qxx_Spi>
        //W25qxx_Spi(0);
        HAL_SPI_Receive(portFLASH, pBuffer, sizeof(pBuffer), min_wait_ms);
 800717c:	4b3e      	ldr	r3, [pc, #248]	; (8007278 <W25qxx_IsEmptySector+0x180>)
 800717e:	6818      	ldr	r0, [r3, #0]
 8007180:	23fa      	movs	r3, #250	; 0xfa
 8007182:	f107 0114 	add.w	r1, r7, #20
 8007186:	2220      	movs	r2, #32
 8007188:	f004 fed5 	bl	800bf36 <HAL_SPI_Receive>
        W25_UNSELECT();
 800718c:	f7ff fd56 	bl	8006c3c <W25_UNSELECT>

        for (uint8_t x = 0; x < sizeof(pBuffer); x++) {
 8007190:	2300      	movs	r3, #0
 8007192:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007196:	e00c      	b.n	80071b2 <W25qxx_IsEmptySector+0xba>
            if (pBuffer[x] != 0xFF) goto NOT_EMPTY;
 8007198:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800719c:	3340      	adds	r3, #64	; 0x40
 800719e:	443b      	add	r3, r7
 80071a0:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 80071a4:	2bff      	cmp	r3, #255	; 0xff
 80071a6:	d159      	bne.n	800725c <W25qxx_IsEmptySector+0x164>
        for (uint8_t x = 0; x < sizeof(pBuffer); x++) {
 80071a8:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80071ac:	3301      	adds	r3, #1
 80071ae:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80071b2:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80071b6:	2b1f      	cmp	r3, #31
 80071b8:	d9ee      	bls.n	8007198 <W25qxx_IsEmptySector+0xa0>
    for ( i = OffsetInByte; i < w25qxx.SectorSize; i += sizeof(pBuffer)) {
 80071ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80071bc:	3320      	adds	r3, #32
 80071be:	63fb      	str	r3, [r7, #60]	; 0x3c
 80071c0:	4b2c      	ldr	r3, [pc, #176]	; (8007274 <W25qxx_IsEmptySector+0x17c>)
 80071c2:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80071c6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80071c8:	429a      	cmp	r2, r3
 80071ca:	d3b8      	bcc.n	800713e <W25qxx_IsEmptySector+0x46>
        }
    }
    if ((w25qxx.SectorSize + OffsetInByte) % sizeof(pBuffer) != 0) {
 80071cc:	4b29      	ldr	r3, [pc, #164]	; (8007274 <W25qxx_IsEmptySector+0x17c>)
 80071ce:	f8d3 200f 	ldr.w	r2, [r3, #15]
 80071d2:	68bb      	ldr	r3, [r7, #8]
 80071d4:	4413      	add	r3, r2
 80071d6:	f003 031f 	and.w	r3, r3, #31
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d038      	beq.n	8007250 <W25qxx_IsEmptySector+0x158>
        i -= sizeof(pBuffer);
 80071de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80071e0:	3b20      	subs	r3, #32
 80071e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        for( ; i < w25qxx.SectorSize; i++) {
 80071e4:	e02e      	b.n	8007244 <W25qxx_IsEmptySector+0x14c>

            W25_SELECT();
 80071e6:	f7ff fd1d 	bl	8006c24 <W25_SELECT>
            WorkAddress = (i + Sector_Address * w25qxx.SectorSize);
 80071ea:	4b22      	ldr	r3, [pc, #136]	; (8007274 <W25qxx_IsEmptySector+0x17c>)
 80071ec:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80071f0:	68fa      	ldr	r2, [r7, #12]
 80071f2:	fb02 f303 	mul.w	r3, r2, r3
 80071f6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80071f8:	4413      	add	r3, r2
 80071fa:	637b      	str	r3, [r7, #52]	; 0x34
            W25qxx_Spi(DATA_READ);//FAST_READ);
 80071fc:	2003      	movs	r0, #3
 80071fe:	f7ff fd29 	bl	8006c54 <W25qxx_Spi>
            //if (w25qxx.ID >= W25Q256) W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
            W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 8007202:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007204:	0c1b      	lsrs	r3, r3, #16
 8007206:	b2db      	uxtb	r3, r3
 8007208:	4618      	mov	r0, r3
 800720a:	f7ff fd23 	bl	8006c54 <W25qxx_Spi>
            W25qxx_Spi((WorkAddress & 0xFF00) >> 8);
 800720e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007210:	0a1b      	lsrs	r3, r3, #8
 8007212:	b2db      	uxtb	r3, r3
 8007214:	4618      	mov	r0, r3
 8007216:	f7ff fd1d 	bl	8006c54 <W25qxx_Spi>
            W25qxx_Spi(WorkAddress & 0xFF);
 800721a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800721c:	b2db      	uxtb	r3, r3
 800721e:	4618      	mov	r0, r3
 8007220:	f7ff fd18 	bl	8006c54 <W25qxx_Spi>
            //W25qxx_Spi(0);
            HAL_SPI_Receive(portFLASH, pBuffer, 1, min_wait_ms);
 8007224:	4b14      	ldr	r3, [pc, #80]	; (8007278 <W25qxx_IsEmptySector+0x180>)
 8007226:	6818      	ldr	r0, [r3, #0]
 8007228:	23fa      	movs	r3, #250	; 0xfa
 800722a:	f107 0114 	add.w	r1, r7, #20
 800722e:	2201      	movs	r2, #1
 8007230:	f004 fe81 	bl	800bf36 <HAL_SPI_Receive>
            W25_UNSELECT();
 8007234:	f7ff fd02 	bl	8006c3c <W25_UNSELECT>

            if (pBuffer[0] != 0xFF) goto NOT_EMPTY;
 8007238:	7d3b      	ldrb	r3, [r7, #20]
 800723a:	2bff      	cmp	r3, #255	; 0xff
 800723c:	d110      	bne.n	8007260 <W25qxx_IsEmptySector+0x168>
        for( ; i < w25qxx.SectorSize; i++) {
 800723e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007240:	3301      	adds	r3, #1
 8007242:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007244:	4b0b      	ldr	r3, [pc, #44]	; (8007274 <W25qxx_IsEmptySector+0x17c>)
 8007246:	f8d3 300f 	ldr.w	r3, [r3, #15]
 800724a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800724c:	429a      	cmp	r2, r3
 800724e:	d3ca      	bcc.n	80071e6 <W25qxx_IsEmptySector+0xee>
#ifdef W25QXX_DEBUG
    Report(1, "w25qxx CheckSector is Empty in %u ms\r\n", HAL_GetTick() - StartTime);
    //W25qxx_Delay(100);
#endif

    w25qxx.Lock = 0;
 8007250:	4b08      	ldr	r3, [pc, #32]	; (8007274 <W25qxx_IsEmptySector+0x17c>)
 8007252:	2200      	movs	r2, #0
 8007254:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    return true;
 8007258:	2301      	movs	r3, #1
 800725a:	e007      	b.n	800726c <W25qxx_IsEmptySector+0x174>
            if (pBuffer[x] != 0xFF) goto NOT_EMPTY;
 800725c:	bf00      	nop
 800725e:	e000      	b.n	8007262 <W25qxx_IsEmptySector+0x16a>
            if (pBuffer[0] != 0xFF) goto NOT_EMPTY;
 8007260:	bf00      	nop
#ifdef W25QXX_DEBUG
    Report(1, "w25qxx CheckSector is Not Empty in %u ms\r\n", HAL_GetTick() - StartTime);
    //W25qxx_Delay(100);
#endif

    w25qxx.Lock = 0;
 8007262:	4b04      	ldr	r3, [pc, #16]	; (8007274 <W25qxx_IsEmptySector+0x17c>)
 8007264:	2200      	movs	r2, #0
 8007266:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    return false;
 800726a:	2300      	movs	r3, #0
}
 800726c:	4618      	mov	r0, r3
 800726e:	3740      	adds	r7, #64	; 0x40
 8007270:	46bd      	mov	sp, r7
 8007272:	bd80      	pop	{r7, pc}
 8007274:	20003850 	.word	0x20003850
 8007278:	2000000c 	.word	0x2000000c

0800727c <W25qxx_WritePage>:

    w25qxx.Lock = 0;
}
//------------------------------------------------------------------------------------------
void W25qxx_WritePage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_PageSize)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b086      	sub	sp, #24
 8007280:	af00      	add	r7, sp, #0
 8007282:	60f8      	str	r0, [r7, #12]
 8007284:	60b9      	str	r1, [r7, #8]
 8007286:	607a      	str	r2, [r7, #4]
 8007288:	603b      	str	r3, [r7, #0]
    while (w25qxx.Lock) W25qxx_Delay(1);
 800728a:	e002      	b.n	8007292 <W25qxx_WritePage+0x16>
 800728c:	2001      	movs	r0, #1
 800728e:	f000 fad9 	bl	8007844 <HAL_Delay>
 8007292:	4b4d      	ldr	r3, [pc, #308]	; (80073c8 <W25qxx_WritePage+0x14c>)
 8007294:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8007298:	2b00      	cmp	r3, #0
 800729a:	d1f7      	bne.n	800728c <W25qxx_WritePage+0x10>

    w25qxx.Lock = 1;
 800729c:	4b4a      	ldr	r3, [pc, #296]	; (80073c8 <W25qxx_WritePage+0x14c>)
 800729e:	2201      	movs	r2, #1
 80072a0:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    if ( ((NumByteToWrite_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || !NumByteToWrite_up_to_PageSize )
 80072a4:	683a      	ldr	r2, [r7, #0]
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	4413      	add	r3, r2
 80072aa:	4a47      	ldr	r2, [pc, #284]	; (80073c8 <W25qxx_WritePage+0x14c>)
 80072ac:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 80072b0:	b292      	uxth	r2, r2
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d802      	bhi.n	80072bc <W25qxx_WritePage+0x40>
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d107      	bne.n	80072cc <W25qxx_WritePage+0x50>
                NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 80072bc:	4b42      	ldr	r3, [pc, #264]	; (80073c8 <W25qxx_WritePage+0x14c>)
 80072be:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 80072c2:	b29b      	uxth	r3, r3
 80072c4:	461a      	mov	r2, r3
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	1ad3      	subs	r3, r2, r3
 80072ca:	603b      	str	r3, [r7, #0]
    if ( (OffsetInByte + NumByteToWrite_up_to_PageSize) > w25qxx.PageSize )
 80072cc:	687a      	ldr	r2, [r7, #4]
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	4413      	add	r3, r2
 80072d2:	4a3d      	ldr	r2, [pc, #244]	; (80073c8 <W25qxx_WritePage+0x14c>)
 80072d4:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 80072d8:	b292      	uxth	r2, r2
 80072da:	4293      	cmp	r3, r2
 80072dc:	d907      	bls.n	80072ee <W25qxx_WritePage+0x72>
                NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 80072de:	4b3a      	ldr	r3, [pc, #232]	; (80073c8 <W25qxx_WritePage+0x14c>)
 80072e0:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 80072e4:	b29b      	uxth	r3, r3
 80072e6:	461a      	mov	r2, r3
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	1ad3      	subs	r3, r2, r3
 80072ec:	603b      	str	r3, [r7, #0]
    Report(1, "%s WritePage:0x%X(%u), Offset:%u ,Writes %u Bytes, begin...\r\n",
                 __func__, Page_Address, Page_Address, OffsetInByte, NumByteToWrite_up_to_PageSize);
    uint32_t StartTime = HAL_GetTick();
#endif

    W25qxx_WaitForWriteEnd();
 80072ee:	f7ff fd99 	bl	8006e24 <W25qxx_WaitForWriteEnd>
    W25qxx_WriteEnable();
 80072f2:	f7ff fd4b 	bl	8006d8c <W25qxx_WriteEnable>

    Page_Address = (Page_Address * w25qxx.PageSize) + OffsetInByte;
 80072f6:	4b34      	ldr	r3, [pc, #208]	; (80073c8 <W25qxx_WritePage+0x14c>)
 80072f8:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 80072fc:	b29b      	uxth	r3, r3
 80072fe:	461a      	mov	r2, r3
 8007300:	68bb      	ldr	r3, [r7, #8]
 8007302:	fb02 f303 	mul.w	r3, r2, r3
 8007306:	687a      	ldr	r2, [r7, #4]
 8007308:	4413      	add	r3, r2
 800730a:	60bb      	str	r3, [r7, #8]
    W25qxx_Spi((Page_Address & 0xFF00) >> 8);
    W25qxx_Spi(Page_Address&0xFF);
    HAL_SPI_Transmit(portFLASH, pBuffer, NumByteToWrite_up_to_PageSize, min_wait_ms);
    W25_UNSELECT();*/

    uint16_t lens = NumByteToWrite_up_to_PageSize + PAGE_HDR_BYTES;
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	b29b      	uxth	r3, r3
 8007310:	3304      	adds	r3, #4
 8007312:	82fb      	strh	r3, [r7, #22]
    int idx = 0;
 8007314:	2300      	movs	r3, #0
 8007316:	613b      	str	r3, [r7, #16]
    pageTmp[idx++] = PAGE_PROG;
 8007318:	693b      	ldr	r3, [r7, #16]
 800731a:	1c5a      	adds	r2, r3, #1
 800731c:	613a      	str	r2, [r7, #16]
 800731e:	4a2b      	ldr	r2, [pc, #172]	; (80073cc <W25qxx_WritePage+0x150>)
 8007320:	2102      	movs	r1, #2
 8007322:	54d1      	strb	r1, [r2, r3]
    //if (w25qxx.ID >= W25Q256) pageTmp[idx++] = (Page_Address & 0xFF000000) >> 24;
    pageTmp[idx++] = (Page_Address & 0xFF0000) >> 16;
 8007324:	68bb      	ldr	r3, [r7, #8]
 8007326:	0c19      	lsrs	r1, r3, #16
 8007328:	693b      	ldr	r3, [r7, #16]
 800732a:	1c5a      	adds	r2, r3, #1
 800732c:	613a      	str	r2, [r7, #16]
 800732e:	b2c9      	uxtb	r1, r1
 8007330:	4a26      	ldr	r2, [pc, #152]	; (80073cc <W25qxx_WritePage+0x150>)
 8007332:	54d1      	strb	r1, [r2, r3]
    pageTmp[idx++] = (Page_Address& 0xFF00) >> 8;
 8007334:	68bb      	ldr	r3, [r7, #8]
 8007336:	0a19      	lsrs	r1, r3, #8
 8007338:	693b      	ldr	r3, [r7, #16]
 800733a:	1c5a      	adds	r2, r3, #1
 800733c:	613a      	str	r2, [r7, #16]
 800733e:	b2c9      	uxtb	r1, r1
 8007340:	4a22      	ldr	r2, [pc, #136]	; (80073cc <W25qxx_WritePage+0x150>)
 8007342:	54d1      	strb	r1, [r2, r3]
    pageTmp[idx++] = Page_Address & 0xFF;
 8007344:	693b      	ldr	r3, [r7, #16]
 8007346:	1c5a      	adds	r2, r3, #1
 8007348:	613a      	str	r2, [r7, #16]
 800734a:	68ba      	ldr	r2, [r7, #8]
 800734c:	b2d1      	uxtb	r1, r2
 800734e:	4a1f      	ldr	r2, [pc, #124]	; (80073cc <W25qxx_WritePage+0x150>)
 8007350:	54d1      	strb	r1, [r2, r3]
    memcpy(&pageTmp[PAGE_HDR_BYTES], pBuffer, NumByteToWrite_up_to_PageSize);//w25qxx.PageSize);
 8007352:	683a      	ldr	r2, [r7, #0]
 8007354:	68f9      	ldr	r1, [r7, #12]
 8007356:	481e      	ldr	r0, [pc, #120]	; (80073d0 <W25qxx_WritePage+0x154>)
 8007358:	f008 fa80 	bl	800f85c <memcpy>

    spiRdy = 0;
 800735c:	4b1d      	ldr	r3, [pc, #116]	; (80073d4 <W25qxx_WritePage+0x158>)
 800735e:	2200      	movs	r2, #0
 8007360:	701a      	strb	r2, [r3, #0]

w25_withDMA = 1;
 8007362:	4b1d      	ldr	r3, [pc, #116]	; (80073d8 <W25qxx_WritePage+0x15c>)
 8007364:	2201      	movs	r2, #1
 8007366:	701a      	strb	r2, [r3, #0]
    W25_SELECT();
 8007368:	f7ff fc5c 	bl	8006c24 <W25_SELECT>
    if (w25_withDMA) {
 800736c:	4b1a      	ldr	r3, [pc, #104]	; (80073d8 <W25qxx_WritePage+0x15c>)
 800736e:	781b      	ldrb	r3, [r3, #0]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d012      	beq.n	800739a <W25qxx_WritePage+0x11e>
    	HAL_SPI_Transmit_DMA(portFLASH, pageTmp, lens);
 8007374:	4b19      	ldr	r3, [pc, #100]	; (80073dc <W25qxx_WritePage+0x160>)
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	8afa      	ldrh	r2, [r7, #22]
 800737a:	4914      	ldr	r1, [pc, #80]	; (80073cc <W25qxx_WritePage+0x150>)
 800737c:	4618      	mov	r0, r3
 800737e:	f005 f91d 	bl	800c5bc <HAL_SPI_Transmit_DMA>
    	while (!spiRdy) {
 8007382:	e002      	b.n	800738a <W25qxx_WritePage+0x10e>
    		W25qxx_Delay(1);
 8007384:	2001      	movs	r0, #1
 8007386:	f000 fa5d 	bl	8007844 <HAL_Delay>
    	while (!spiRdy) {
 800738a:	4b12      	ldr	r3, [pc, #72]	; (80073d4 <W25qxx_WritePage+0x158>)
 800738c:	781b      	ldrb	r3, [r3, #0]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d0f8      	beq.n	8007384 <W25qxx_WritePage+0x108>
    	}
w25_withDMA = 0;
 8007392:	4b11      	ldr	r3, [pc, #68]	; (80073d8 <W25qxx_WritePage+0x15c>)
 8007394:	2200      	movs	r2, #0
 8007396:	701a      	strb	r2, [r3, #0]
 8007398:	e00d      	b.n	80073b6 <W25qxx_WritePage+0x13a>
    } else {
    	HAL_SPI_Transmit(portFLASH, pageTmp, lens, min_wait_ms);
 800739a:	4b10      	ldr	r3, [pc, #64]	; (80073dc <W25qxx_WritePage+0x160>)
 800739c:	6818      	ldr	r0, [r3, #0]
 800739e:	23fa      	movs	r3, #250	; 0xfa
 80073a0:	8afa      	ldrh	r2, [r7, #22]
 80073a2:	490a      	ldr	r1, [pc, #40]	; (80073cc <W25qxx_WritePage+0x150>)
 80073a4:	f004 fc59 	bl	800bc5a <HAL_SPI_Transmit>

    	W25_UNSELECT();
 80073a8:	f7ff fc48 	bl	8006c3c <W25_UNSELECT>

    	W25qxx_WaitForWriteEnd();
 80073ac:	f7ff fd3a 	bl	8006e24 <W25qxx_WaitForWriteEnd>

    	spiRdy = 1;
 80073b0:	4b08      	ldr	r3, [pc, #32]	; (80073d4 <W25qxx_WritePage+0x158>)
 80073b2:	2201      	movs	r2, #1
 80073b4:	701a      	strb	r2, [r3, #0]
    	Report(0, "\r\n");
    	Report(1, "%s done after %u ms\r\n", __func__, StartTime);
#endif
    }

    w25qxx.Lock = 0;
 80073b6:	4b04      	ldr	r3, [pc, #16]	; (80073c8 <W25qxx_WritePage+0x14c>)
 80073b8:	2200      	movs	r2, #0
 80073ba:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
}
 80073be:	bf00      	nop
 80073c0:	3718      	adds	r7, #24
 80073c2:	46bd      	mov	sp, r7
 80073c4:	bd80      	pop	{r7, pc}
 80073c6:	bf00      	nop
 80073c8:	20003850 	.word	0x20003850
 80073cc:	20003878 	.word	0x20003878
 80073d0:	2000387c 	.word	0x2000387c
 80073d4:	200001e4 	.word	0x200001e4
 80073d8:	2000397d 	.word	0x2000397d
 80073dc:	2000000c 	.word	0x2000000c

080073e0 <W25qxx_WriteSector>:
//------------------------------------------------------------------------------------------
void W25qxx_WriteSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_SectorSize)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b088      	sub	sp, #32
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	60f8      	str	r0, [r7, #12]
 80073e8:	60b9      	str	r1, [r7, #8]
 80073ea:	607a      	str	r2, [r7, #4]
 80073ec:	603b      	str	r3, [r7, #0]
    if ((NumByteToWrite_up_to_SectorSize > w25qxx.SectorSize) || !NumByteToWrite_up_to_SectorSize)
 80073ee:	4b31      	ldr	r3, [pc, #196]	; (80074b4 <W25qxx_WriteSector+0xd4>)
 80073f0:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80073f4:	683a      	ldr	r2, [r7, #0]
 80073f6:	429a      	cmp	r2, r3
 80073f8:	d802      	bhi.n	8007400 <W25qxx_WriteSector+0x20>
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d103      	bne.n	8007408 <W25qxx_WriteSector+0x28>
                NumByteToWrite_up_to_SectorSize = w25qxx.SectorSize;
 8007400:	4b2c      	ldr	r3, [pc, #176]	; (80074b4 <W25qxx_WriteSector+0xd4>)
 8007402:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8007406:	603b      	str	r3, [r7, #0]
    Report(1, "%s WriteSector:0x%X(%u), Offset:%u ,Write %u Bytes, begin...\r\n",
                 __func__, Sector_Address, Sector_Address, OffsetInByte, NumByteToWrite_up_to_SectorSize);
    //W25qxx_Delay(100);
#endif

    if (OffsetInByte >= w25qxx.SectorSize) {
 8007408:	4b2a      	ldr	r3, [pc, #168]	; (80074b4 <W25qxx_WriteSector+0xd4>)
 800740a:	f8d3 300f 	ldr.w	r3, [r3, #15]
 800740e:	687a      	ldr	r2, [r7, #4]
 8007410:	429a      	cmp	r2, r3
 8007412:	d24b      	bcs.n	80074ac <W25qxx_WriteSector+0xcc>
        return;
    }

    int32_t BytesToWrite;
    uint32_t LocalOffset, StartPage;
    if ((OffsetInByte + NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 8007414:	687a      	ldr	r2, [r7, #4]
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	441a      	add	r2, r3
 800741a:	4b26      	ldr	r3, [pc, #152]	; (80074b4 <W25qxx_WriteSector+0xd4>)
 800741c:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8007420:	429a      	cmp	r2, r3
 8007422:	d906      	bls.n	8007432 <W25qxx_WriteSector+0x52>
        BytesToWrite = w25qxx.SectorSize - OffsetInByte;
 8007424:	4b23      	ldr	r3, [pc, #140]	; (80074b4 <W25qxx_WriteSector+0xd4>)
 8007426:	f8d3 200f 	ldr.w	r2, [r3, #15]
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	1ad3      	subs	r3, r2, r3
 800742e:	61fb      	str	r3, [r7, #28]
 8007430:	e001      	b.n	8007436 <W25qxx_WriteSector+0x56>
    else
        BytesToWrite = NumByteToWrite_up_to_SectorSize;
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	61fb      	str	r3, [r7, #28]
    StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8007436:	68b8      	ldr	r0, [r7, #8]
 8007438:	f7ff fe46 	bl	80070c8 <W25qxx_SectorToPage>
 800743c:	4602      	mov	r2, r0
 800743e:	4b1d      	ldr	r3, [pc, #116]	; (80074b4 <W25qxx_WriteSector+0xd4>)
 8007440:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8007444:	b29b      	uxth	r3, r3
 8007446:	4619      	mov	r1, r3
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	fbb3 f3f1 	udiv	r3, r3, r1
 800744e:	4413      	add	r3, r2
 8007450:	617b      	str	r3, [r7, #20]
    LocalOffset = OffsetInByte % w25qxx.PageSize;
 8007452:	4b18      	ldr	r3, [pc, #96]	; (80074b4 <W25qxx_WriteSector+0xd4>)
 8007454:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8007458:	b29b      	uxth	r3, r3
 800745a:	461a      	mov	r2, r3
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	fbb3 f1f2 	udiv	r1, r3, r2
 8007462:	fb01 f202 	mul.w	r2, r1, r2
 8007466:	1a9b      	subs	r3, r3, r2
 8007468:	61bb      	str	r3, [r7, #24]

    do
    {
        W25qxx_WritePage(pBuffer, StartPage, LocalOffset, BytesToWrite);
 800746a:	69fb      	ldr	r3, [r7, #28]
 800746c:	69ba      	ldr	r2, [r7, #24]
 800746e:	6979      	ldr	r1, [r7, #20]
 8007470:	68f8      	ldr	r0, [r7, #12]
 8007472:	f7ff ff03 	bl	800727c <W25qxx_WritePage>
        StartPage++;
 8007476:	697b      	ldr	r3, [r7, #20]
 8007478:	3301      	adds	r3, #1
 800747a:	617b      	str	r3, [r7, #20]
        BytesToWrite -= w25qxx.PageSize - LocalOffset;
 800747c:	4b0d      	ldr	r3, [pc, #52]	; (80074b4 <W25qxx_WriteSector+0xd4>)
 800747e:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8007482:	b29b      	uxth	r3, r3
 8007484:	461a      	mov	r2, r3
 8007486:	69bb      	ldr	r3, [r7, #24]
 8007488:	1a9a      	subs	r2, r3, r2
 800748a:	69fb      	ldr	r3, [r7, #28]
 800748c:	4413      	add	r3, r2
 800748e:	61fb      	str	r3, [r7, #28]
        pBuffer += w25qxx.PageSize;
 8007490:	4b08      	ldr	r3, [pc, #32]	; (80074b4 <W25qxx_WriteSector+0xd4>)
 8007492:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8007496:	b29b      	uxth	r3, r3
 8007498:	461a      	mov	r2, r3
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	4413      	add	r3, r2
 800749e:	60fb      	str	r3, [r7, #12]
        LocalOffset = 0;
 80074a0:	2300      	movs	r3, #0
 80074a2:	61bb      	str	r3, [r7, #24]
    } while(BytesToWrite > 0);
 80074a4:	69fb      	ldr	r3, [r7, #28]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	dcdf      	bgt.n	800746a <W25qxx_WriteSector+0x8a>
 80074aa:	e000      	b.n	80074ae <W25qxx_WriteSector+0xce>
        return;
 80074ac:	bf00      	nop
#ifdef W25QXX_DEBUG
    Report(1, "%s Done\r\n", __func__);
    //W25qxx_Delay(100);
#endif

}
 80074ae:	3720      	adds	r7, #32
 80074b0:	46bd      	mov	sp, r7
 80074b2:	bd80      	pop	{r7, pc}
 80074b4:	20003850 	.word	0x20003850

080074b8 <W25qxx_ReadPage>:

    w25qxx.Lock = 0;
}
//------------------------------------------------------------------------------------------
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b088      	sub	sp, #32
 80074bc:	af02      	add	r7, sp, #8
 80074be:	60f8      	str	r0, [r7, #12]
 80074c0:	60b9      	str	r1, [r7, #8]
 80074c2:	607a      	str	r2, [r7, #4]
 80074c4:	603b      	str	r3, [r7, #0]
    while (w25qxx.Lock) W25qxx_Delay(1);
 80074c6:	e002      	b.n	80074ce <W25qxx_ReadPage+0x16>
 80074c8:	2001      	movs	r0, #1
 80074ca:	f000 f9bb 	bl	8007844 <HAL_Delay>
 80074ce:	4b51      	ldr	r3, [pc, #324]	; (8007614 <W25qxx_ReadPage+0x15c>)
 80074d0:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d1f7      	bne.n	80074c8 <W25qxx_ReadPage+0x10>

    w25qxx.Lock = 1;
 80074d8:	4b4e      	ldr	r3, [pc, #312]	; (8007614 <W25qxx_ReadPage+0x15c>)
 80074da:	2201      	movs	r2, #1
 80074dc:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || !NumByteToRead_up_to_PageSize)
 80074e0:	4b4c      	ldr	r3, [pc, #304]	; (8007614 <W25qxx_ReadPage+0x15c>)
 80074e2:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 80074e6:	b29b      	uxth	r3, r3
 80074e8:	461a      	mov	r2, r3
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	4293      	cmp	r3, r2
 80074ee:	d802      	bhi.n	80074f6 <W25qxx_ReadPage+0x3e>
 80074f0:	683b      	ldr	r3, [r7, #0]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d104      	bne.n	8007500 <W25qxx_ReadPage+0x48>
        NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 80074f6:	4b47      	ldr	r3, [pc, #284]	; (8007614 <W25qxx_ReadPage+0x15c>)
 80074f8:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 80074fc:	b29b      	uxth	r3, r3
 80074fe:	603b      	str	r3, [r7, #0]
    if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 8007500:	687a      	ldr	r2, [r7, #4]
 8007502:	683b      	ldr	r3, [r7, #0]
 8007504:	4413      	add	r3, r2
 8007506:	4a43      	ldr	r2, [pc, #268]	; (8007614 <W25qxx_ReadPage+0x15c>)
 8007508:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 800750c:	b292      	uxth	r2, r2
 800750e:	4293      	cmp	r3, r2
 8007510:	d907      	bls.n	8007522 <W25qxx_ReadPage+0x6a>
        NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8007512:	4b40      	ldr	r3, [pc, #256]	; (8007614 <W25qxx_ReadPage+0x15c>)
 8007514:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8007518:	b29b      	uxth	r3, r3
 800751a:	461a      	mov	r2, r3
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	1ad3      	subs	r3, r2, r3
 8007520:	603b      	str	r3, [r7, #0]
                 __func__, Page_Address, Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
    //W25qxx_Delay(100);
    uint32_t StartTime = HAL_GetTick();
#endif

    Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 8007522:	4b3c      	ldr	r3, [pc, #240]	; (8007614 <W25qxx_ReadPage+0x15c>)
 8007524:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8007528:	b29b      	uxth	r3, r3
 800752a:	461a      	mov	r2, r3
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	fb02 f303 	mul.w	r3, r2, r3
 8007532:	687a      	ldr	r2, [r7, #4]
 8007534:	4413      	add	r3, r2
 8007536:	60bb      	str	r3, [r7, #8]
    W25qxx_Spi(Page_Address & 0xFF);
    //W25qxx_Spi(0);
    HAL_SPI_Receive(portFLASH, pBuffer, NumByteToRead_up_to_PageSize, min_wait_ms);
    W25_UNSELECT();
    */
    memset(pageTmp, 0, sizeof(pageTmp));
 8007538:	f240 1205 	movw	r2, #261	; 0x105
 800753c:	2100      	movs	r1, #0
 800753e:	4836      	ldr	r0, [pc, #216]	; (8007618 <W25qxx_ReadPage+0x160>)
 8007540:	f008 f99a 	bl	800f878 <memset>
    uint16_t lens = NumByteToRead_up_to_PageSize + PAGE_HDR_BYTES;// + 1;
 8007544:	683b      	ldr	r3, [r7, #0]
 8007546:	b29b      	uxth	r3, r3
 8007548:	3304      	adds	r3, #4
 800754a:	82fb      	strh	r3, [r7, #22]
    int idx = 0;
 800754c:	2300      	movs	r3, #0
 800754e:	613b      	str	r3, [r7, #16]
    pageTmp[idx++] = DATA_READ;//FAST_READ;
 8007550:	693b      	ldr	r3, [r7, #16]
 8007552:	1c5a      	adds	r2, r3, #1
 8007554:	613a      	str	r2, [r7, #16]
 8007556:	4a30      	ldr	r2, [pc, #192]	; (8007618 <W25qxx_ReadPage+0x160>)
 8007558:	2103      	movs	r1, #3
 800755a:	54d1      	strb	r1, [r2, r3]
    //if (w25qxx.ID >= W25Q256) pageTmp[idx++] = (Page_Address & 0xFF000000) >> 24;
    pageTmp[idx++] = (Page_Address & 0xFF0000) >> 16;
 800755c:	68bb      	ldr	r3, [r7, #8]
 800755e:	0c19      	lsrs	r1, r3, #16
 8007560:	693b      	ldr	r3, [r7, #16]
 8007562:	1c5a      	adds	r2, r3, #1
 8007564:	613a      	str	r2, [r7, #16]
 8007566:	b2c9      	uxtb	r1, r1
 8007568:	4a2b      	ldr	r2, [pc, #172]	; (8007618 <W25qxx_ReadPage+0x160>)
 800756a:	54d1      	strb	r1, [r2, r3]
    pageTmp[idx++] = (Page_Address& 0xFF00) >> 8;
 800756c:	68bb      	ldr	r3, [r7, #8]
 800756e:	0a19      	lsrs	r1, r3, #8
 8007570:	693b      	ldr	r3, [r7, #16]
 8007572:	1c5a      	adds	r2, r3, #1
 8007574:	613a      	str	r2, [r7, #16]
 8007576:	b2c9      	uxtb	r1, r1
 8007578:	4a27      	ldr	r2, [pc, #156]	; (8007618 <W25qxx_ReadPage+0x160>)
 800757a:	54d1      	strb	r1, [r2, r3]
    pageTmp[idx++] = Page_Address & 0xFF;
 800757c:	693b      	ldr	r3, [r7, #16]
 800757e:	1c5a      	adds	r2, r3, #1
 8007580:	613a      	str	r2, [r7, #16]
 8007582:	68ba      	ldr	r2, [r7, #8]
 8007584:	b2d1      	uxtb	r1, r2
 8007586:	4a24      	ldr	r2, [pc, #144]	; (8007618 <W25qxx_ReadPage+0x160>)
 8007588:	54d1      	strb	r1, [r2, r3]
    //pageTmp[idx++] = 0;
    spiRdy = 0;
 800758a:	4b24      	ldr	r3, [pc, #144]	; (800761c <W25qxx_ReadPage+0x164>)
 800758c:	2200      	movs	r2, #0
 800758e:	701a      	strb	r2, [r3, #0]

w25_withDMA = 1;
 8007590:	4b23      	ldr	r3, [pc, #140]	; (8007620 <W25qxx_ReadPage+0x168>)
 8007592:	2201      	movs	r2, #1
 8007594:	701a      	strb	r2, [r3, #0]
    W25_SELECT();
 8007596:	f7ff fb45 	bl	8006c24 <W25_SELECT>
    if (w25_withDMA) {
 800759a:	4b21      	ldr	r3, [pc, #132]	; (8007620 <W25qxx_ReadPage+0x168>)
 800759c:	781b      	ldrb	r3, [r3, #0]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d012      	beq.n	80075c8 <W25qxx_ReadPage+0x110>
    	HAL_SPI_TransmitReceive_DMA(portFLASH, pageTmp, pageTmp, lens);
 80075a2:	4b20      	ldr	r3, [pc, #128]	; (8007624 <W25qxx_ReadPage+0x16c>)
 80075a4:	6818      	ldr	r0, [r3, #0]
 80075a6:	8afb      	ldrh	r3, [r7, #22]
 80075a8:	4a1b      	ldr	r2, [pc, #108]	; (8007618 <W25qxx_ReadPage+0x160>)
 80075aa:	491b      	ldr	r1, [pc, #108]	; (8007618 <W25qxx_ReadPage+0x160>)
 80075ac:	f005 f8fa 	bl	800c7a4 <HAL_SPI_TransmitReceive_DMA>
    	while (!spiRdy) {
 80075b0:	e002      	b.n	80075b8 <W25qxx_ReadPage+0x100>
    		W25qxx_Delay(1);
 80075b2:	2001      	movs	r0, #1
 80075b4:	f000 f946 	bl	8007844 <HAL_Delay>
    	while (!spiRdy) {
 80075b8:	4b18      	ldr	r3, [pc, #96]	; (800761c <W25qxx_ReadPage+0x164>)
 80075ba:	781b      	ldrb	r3, [r3, #0]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d0f8      	beq.n	80075b2 <W25qxx_ReadPage+0xfa>
    	}
w25_withDMA = 0;
 80075c0:	4b17      	ldr	r3, [pc, #92]	; (8007620 <W25qxx_ReadPage+0x168>)
 80075c2:	2200      	movs	r2, #0
 80075c4:	701a      	strb	r2, [r3, #0]
 80075c6:	e017      	b.n	80075f8 <W25qxx_ReadPage+0x140>
    } else {
    	if (HAL_SPI_TransmitReceive(portFLASH, pageTmp, pageTmp, lens, min_wait_ms) != HAL_OK) devError |= devSPI;
 80075c8:	4b16      	ldr	r3, [pc, #88]	; (8007624 <W25qxx_ReadPage+0x16c>)
 80075ca:	6818      	ldr	r0, [r3, #0]
 80075cc:	22fa      	movs	r2, #250	; 0xfa
 80075ce:	8afb      	ldrh	r3, [r7, #22]
 80075d0:	9200      	str	r2, [sp, #0]
 80075d2:	4a11      	ldr	r2, [pc, #68]	; (8007618 <W25qxx_ReadPage+0x160>)
 80075d4:	4910      	ldr	r1, [pc, #64]	; (8007618 <W25qxx_ReadPage+0x160>)
 80075d6:	f004 fdde 	bl	800c196 <HAL_SPI_TransmitReceive>
 80075da:	4603      	mov	r3, r0
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d006      	beq.n	80075ee <W25qxx_ReadPage+0x136>
 80075e0:	4b11      	ldr	r3, [pc, #68]	; (8007628 <W25qxx_ReadPage+0x170>)
 80075e2:	881b      	ldrh	r3, [r3, #0]
 80075e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80075e8:	b29a      	uxth	r2, r3
 80075ea:	4b0f      	ldr	r3, [pc, #60]	; (8007628 <W25qxx_ReadPage+0x170>)
 80075ec:	801a      	strh	r2, [r3, #0]
    	W25_UNSELECT();
 80075ee:	f7ff fb25 	bl	8006c3c <W25_UNSELECT>

    	spiRdy = 1;
 80075f2:	4b0a      	ldr	r3, [pc, #40]	; (800761c <W25qxx_ReadPage+0x164>)
 80075f4:	2201      	movs	r2, #1
 80075f6:	701a      	strb	r2, [r3, #0]
    }
	memcpy(pBuffer, &pageTmp[PAGE_HDR_BYTES], NumByteToRead_up_to_PageSize);//w25qxx.PageSize);
 80075f8:	683a      	ldr	r2, [r7, #0]
 80075fa:	490c      	ldr	r1, [pc, #48]	; (800762c <W25qxx_ReadPage+0x174>)
 80075fc:	68f8      	ldr	r0, [r7, #12]
 80075fe:	f008 f92d 	bl	800f85c <memcpy>
    	Report(0, "\r\n");
    	Report(1, "%s done after %u ms\r\n", __func__, StartTime);
#endif


    w25qxx.Lock = 0;
 8007602:	4b04      	ldr	r3, [pc, #16]	; (8007614 <W25qxx_ReadPage+0x15c>)
 8007604:	2200      	movs	r2, #0
 8007606:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
}
 800760a:	bf00      	nop
 800760c:	3718      	adds	r7, #24
 800760e:	46bd      	mov	sp, r7
 8007610:	bd80      	pop	{r7, pc}
 8007612:	bf00      	nop
 8007614:	20003850 	.word	0x20003850
 8007618:	20003878 	.word	0x20003878
 800761c:	200001e4 	.word	0x200001e4
 8007620:	2000397d 	.word	0x2000397d
 8007624:	2000000c 	.word	0x2000000c
 8007628:	20001bc8 	.word	0x20001bc8
 800762c:	2000387c 	.word	0x2000387c

08007630 <W25qxx_ReadSector>:
//------------------------------------------------------------------------------------------
void W25qxx_ReadSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_SectorSize)
{
 8007630:	b580      	push	{r7, lr}
 8007632:	b088      	sub	sp, #32
 8007634:	af00      	add	r7, sp, #0
 8007636:	60f8      	str	r0, [r7, #12]
 8007638:	60b9      	str	r1, [r7, #8]
 800763a:	607a      	str	r2, [r7, #4]
 800763c:	603b      	str	r3, [r7, #0]
    if ((NumByteToRead_up_to_SectorSize > w25qxx.SectorSize) || !NumByteToRead_up_to_SectorSize)
 800763e:	4b31      	ldr	r3, [pc, #196]	; (8007704 <W25qxx_ReadSector+0xd4>)
 8007640:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8007644:	683a      	ldr	r2, [r7, #0]
 8007646:	429a      	cmp	r2, r3
 8007648:	d802      	bhi.n	8007650 <W25qxx_ReadSector+0x20>
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	2b00      	cmp	r3, #0
 800764e:	d103      	bne.n	8007658 <W25qxx_ReadSector+0x28>
                NumByteToRead_up_to_SectorSize = w25qxx.SectorSize;
 8007650:	4b2c      	ldr	r3, [pc, #176]	; (8007704 <W25qxx_ReadSector+0xd4>)
 8007652:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8007656:	603b      	str	r3, [r7, #0]
    Report(1, "%s:0x%X(%u), Offset:%u ,Read %u Bytes, begin...\r\n",
                 __func__, Sector_Address, Sector_Address, OffsetInByte, NumByteToRead_up_to_SectorSize);
    //W25qxx_Delay(100);
#endif

    if (OffsetInByte >= w25qxx.SectorSize) {
 8007658:	4b2a      	ldr	r3, [pc, #168]	; (8007704 <W25qxx_ReadSector+0xd4>)
 800765a:	f8d3 300f 	ldr.w	r3, [r3, #15]
 800765e:	687a      	ldr	r2, [r7, #4]
 8007660:	429a      	cmp	r2, r3
 8007662:	d24b      	bcs.n	80076fc <W25qxx_ReadSector+0xcc>
        return;
    }

    int32_t BytesToRead;
    uint32_t LocalOffset, StartPage;
    if ((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 8007664:	687a      	ldr	r2, [r7, #4]
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	441a      	add	r2, r3
 800766a:	4b26      	ldr	r3, [pc, #152]	; (8007704 <W25qxx_ReadSector+0xd4>)
 800766c:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8007670:	429a      	cmp	r2, r3
 8007672:	d906      	bls.n	8007682 <W25qxx_ReadSector+0x52>
        BytesToRead = w25qxx.SectorSize - OffsetInByte;
 8007674:	4b23      	ldr	r3, [pc, #140]	; (8007704 <W25qxx_ReadSector+0xd4>)
 8007676:	f8d3 200f 	ldr.w	r2, [r3, #15]
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	1ad3      	subs	r3, r2, r3
 800767e:	61fb      	str	r3, [r7, #28]
 8007680:	e001      	b.n	8007686 <W25qxx_ReadSector+0x56>
    else
        BytesToRead = NumByteToRead_up_to_SectorSize;
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	61fb      	str	r3, [r7, #28]
    StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8007686:	68b8      	ldr	r0, [r7, #8]
 8007688:	f7ff fd1e 	bl	80070c8 <W25qxx_SectorToPage>
 800768c:	4602      	mov	r2, r0
 800768e:	4b1d      	ldr	r3, [pc, #116]	; (8007704 <W25qxx_ReadSector+0xd4>)
 8007690:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8007694:	b29b      	uxth	r3, r3
 8007696:	4619      	mov	r1, r3
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	fbb3 f3f1 	udiv	r3, r3, r1
 800769e:	4413      	add	r3, r2
 80076a0:	617b      	str	r3, [r7, #20]
    LocalOffset = OffsetInByte % w25qxx.PageSize;
 80076a2:	4b18      	ldr	r3, [pc, #96]	; (8007704 <W25qxx_ReadSector+0xd4>)
 80076a4:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 80076a8:	b29b      	uxth	r3, r3
 80076aa:	461a      	mov	r2, r3
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	fbb3 f1f2 	udiv	r1, r3, r2
 80076b2:	fb01 f202 	mul.w	r2, r1, r2
 80076b6:	1a9b      	subs	r3, r3, r2
 80076b8:	61bb      	str	r3, [r7, #24]
    do {
        W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 80076ba:	69fb      	ldr	r3, [r7, #28]
 80076bc:	69ba      	ldr	r2, [r7, #24]
 80076be:	6979      	ldr	r1, [r7, #20]
 80076c0:	68f8      	ldr	r0, [r7, #12]
 80076c2:	f7ff fef9 	bl	80074b8 <W25qxx_ReadPage>
        StartPage++;
 80076c6:	697b      	ldr	r3, [r7, #20]
 80076c8:	3301      	adds	r3, #1
 80076ca:	617b      	str	r3, [r7, #20]
        BytesToRead -= w25qxx.PageSize - LocalOffset;
 80076cc:	4b0d      	ldr	r3, [pc, #52]	; (8007704 <W25qxx_ReadSector+0xd4>)
 80076ce:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 80076d2:	b29b      	uxth	r3, r3
 80076d4:	461a      	mov	r2, r3
 80076d6:	69bb      	ldr	r3, [r7, #24]
 80076d8:	1a9a      	subs	r2, r3, r2
 80076da:	69fb      	ldr	r3, [r7, #28]
 80076dc:	4413      	add	r3, r2
 80076de:	61fb      	str	r3, [r7, #28]
        pBuffer += w25qxx.PageSize;
 80076e0:	4b08      	ldr	r3, [pc, #32]	; (8007704 <W25qxx_ReadSector+0xd4>)
 80076e2:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 80076e6:	b29b      	uxth	r3, r3
 80076e8:	461a      	mov	r2, r3
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	4413      	add	r3, r2
 80076ee:	60fb      	str	r3, [r7, #12]
        LocalOffset = 0;
 80076f0:	2300      	movs	r3, #0
 80076f2:	61bb      	str	r3, [r7, #24]
    } while(BytesToRead > 0);
 80076f4:	69fb      	ldr	r3, [r7, #28]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	dcdf      	bgt.n	80076ba <W25qxx_ReadSector+0x8a>
 80076fa:	e000      	b.n	80076fe <W25qxx_ReadSector+0xce>
        return;
 80076fc:	bf00      	nop
#ifdef W25QXX_DEBUG
    Report(1, "%s done\r\n", __func__);
    //W25qxx_Delay(100);
#endif

}
 80076fe:	3720      	adds	r7, #32
 8007700:	46bd      	mov	sp, r7
 8007702:	bd80      	pop	{r7, pc}
 8007704:	20003850 	.word	0x20003850

08007708 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8007708:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007740 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800770c:	f7ff fa78 	bl	8006c00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007710:	480c      	ldr	r0, [pc, #48]	; (8007744 <LoopForever+0x6>)
  ldr r1, =_edata
 8007712:	490d      	ldr	r1, [pc, #52]	; (8007748 <LoopForever+0xa>)
  ldr r2, =_sidata
 8007714:	4a0d      	ldr	r2, [pc, #52]	; (800774c <LoopForever+0xe>)
  movs r3, #0
 8007716:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007718:	e002      	b.n	8007720 <LoopCopyDataInit>

0800771a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800771a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800771c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800771e:	3304      	adds	r3, #4

08007720 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007720:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007722:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007724:	d3f9      	bcc.n	800771a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007726:	4a0a      	ldr	r2, [pc, #40]	; (8007750 <LoopForever+0x12>)
  ldr r4, =_ebss
 8007728:	4c0a      	ldr	r4, [pc, #40]	; (8007754 <LoopForever+0x16>)
  movs r3, #0
 800772a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800772c:	e001      	b.n	8007732 <LoopFillZerobss>

0800772e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800772e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007730:	3204      	adds	r2, #4

08007732 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007732:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007734:	d3fb      	bcc.n	800772e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8007736:	f008 f85d 	bl	800f7f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800773a:	f7fa fd93 	bl	8002264 <main>

0800773e <LoopForever>:

LoopForever:
    b LoopForever
 800773e:	e7fe      	b.n	800773e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8007740:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8007744:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007748:	20000434 	.word	0x20000434
  ldr r2, =_sidata
 800774c:	08015ae4 	.word	0x08015ae4
  ldr r2, =_sbss
 8007750:	20000438 	.word	0x20000438
  ldr r4, =_ebss
 8007754:	20003994 	.word	0x20003994

08007758 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007758:	e7fe      	b.n	8007758 <ADC1_2_IRQHandler>

0800775a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800775a:	b580      	push	{r7, lr}
 800775c:	b082      	sub	sp, #8
 800775e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8007760:	2300      	movs	r3, #0
 8007762:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007764:	2003      	movs	r0, #3
 8007766:	f000 f9a5 	bl	8007ab4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800776a:	200f      	movs	r0, #15
 800776c:	f000 f80e 	bl	800778c <HAL_InitTick>
 8007770:	4603      	mov	r3, r0
 8007772:	2b00      	cmp	r3, #0
 8007774:	d002      	beq.n	800777c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8007776:	2301      	movs	r3, #1
 8007778:	71fb      	strb	r3, [r7, #7]
 800777a:	e001      	b.n	8007780 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800777c:	f7fe fd24 	bl	80061c8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8007780:	79fb      	ldrb	r3, [r7, #7]
}
 8007782:	4618      	mov	r0, r3
 8007784:	3708      	adds	r7, #8
 8007786:	46bd      	mov	sp, r7
 8007788:	bd80      	pop	{r7, pc}
	...

0800778c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b084      	sub	sp, #16
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8007794:	2300      	movs	r3, #0
 8007796:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8007798:	4b17      	ldr	r3, [pc, #92]	; (80077f8 <HAL_InitTick+0x6c>)
 800779a:	781b      	ldrb	r3, [r3, #0]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d023      	beq.n	80077e8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80077a0:	4b16      	ldr	r3, [pc, #88]	; (80077fc <HAL_InitTick+0x70>)
 80077a2:	681a      	ldr	r2, [r3, #0]
 80077a4:	4b14      	ldr	r3, [pc, #80]	; (80077f8 <HAL_InitTick+0x6c>)
 80077a6:	781b      	ldrb	r3, [r3, #0]
 80077a8:	4619      	mov	r1, r3
 80077aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80077ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80077b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80077b6:	4618      	mov	r0, r3
 80077b8:	f000 f9bf 	bl	8007b3a <HAL_SYSTICK_Config>
 80077bc:	4603      	mov	r3, r0
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d10f      	bne.n	80077e2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2b0f      	cmp	r3, #15
 80077c6:	d809      	bhi.n	80077dc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80077c8:	2200      	movs	r2, #0
 80077ca:	6879      	ldr	r1, [r7, #4]
 80077cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80077d0:	f000 f97b 	bl	8007aca <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80077d4:	4a0a      	ldr	r2, [pc, #40]	; (8007800 <HAL_InitTick+0x74>)
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6013      	str	r3, [r2, #0]
 80077da:	e007      	b.n	80077ec <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80077dc:	2301      	movs	r3, #1
 80077de:	73fb      	strb	r3, [r7, #15]
 80077e0:	e004      	b.n	80077ec <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80077e2:	2301      	movs	r3, #1
 80077e4:	73fb      	strb	r3, [r7, #15]
 80077e6:	e001      	b.n	80077ec <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80077e8:	2301      	movs	r3, #1
 80077ea:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80077ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80077ee:	4618      	mov	r0, r3
 80077f0:	3710      	adds	r7, #16
 80077f2:	46bd      	mov	sp, r7
 80077f4:	bd80      	pop	{r7, pc}
 80077f6:	bf00      	nop
 80077f8:	2000025c 	.word	0x2000025c
 80077fc:	20000228 	.word	0x20000228
 8007800:	20000258 	.word	0x20000258

08007804 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007804:	b480      	push	{r7}
 8007806:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8007808:	4b06      	ldr	r3, [pc, #24]	; (8007824 <HAL_IncTick+0x20>)
 800780a:	781b      	ldrb	r3, [r3, #0]
 800780c:	461a      	mov	r2, r3
 800780e:	4b06      	ldr	r3, [pc, #24]	; (8007828 <HAL_IncTick+0x24>)
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	4413      	add	r3, r2
 8007814:	4a04      	ldr	r2, [pc, #16]	; (8007828 <HAL_IncTick+0x24>)
 8007816:	6013      	str	r3, [r2, #0]
}
 8007818:	bf00      	nop
 800781a:	46bd      	mov	sp, r7
 800781c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007820:	4770      	bx	lr
 8007822:	bf00      	nop
 8007824:	2000025c 	.word	0x2000025c
 8007828:	20003980 	.word	0x20003980

0800782c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800782c:	b480      	push	{r7}
 800782e:	af00      	add	r7, sp, #0
  return uwTick;
 8007830:	4b03      	ldr	r3, [pc, #12]	; (8007840 <HAL_GetTick+0x14>)
 8007832:	681b      	ldr	r3, [r3, #0]
}
 8007834:	4618      	mov	r0, r3
 8007836:	46bd      	mov	sp, r7
 8007838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783c:	4770      	bx	lr
 800783e:	bf00      	nop
 8007840:	20003980 	.word	0x20003980

08007844 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007844:	b580      	push	{r7, lr}
 8007846:	b084      	sub	sp, #16
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800784c:	f7ff ffee 	bl	800782c <HAL_GetTick>
 8007850:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800785c:	d005      	beq.n	800786a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800785e:	4b0a      	ldr	r3, [pc, #40]	; (8007888 <HAL_Delay+0x44>)
 8007860:	781b      	ldrb	r3, [r3, #0]
 8007862:	461a      	mov	r2, r3
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	4413      	add	r3, r2
 8007868:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800786a:	bf00      	nop
 800786c:	f7ff ffde 	bl	800782c <HAL_GetTick>
 8007870:	4602      	mov	r2, r0
 8007872:	68bb      	ldr	r3, [r7, #8]
 8007874:	1ad3      	subs	r3, r2, r3
 8007876:	68fa      	ldr	r2, [r7, #12]
 8007878:	429a      	cmp	r2, r3
 800787a:	d8f7      	bhi.n	800786c <HAL_Delay+0x28>
  {
  }
}
 800787c:	bf00      	nop
 800787e:	bf00      	nop
 8007880:	3710      	adds	r7, #16
 8007882:	46bd      	mov	sp, r7
 8007884:	bd80      	pop	{r7, pc}
 8007886:	bf00      	nop
 8007888:	2000025c 	.word	0x2000025c

0800788c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 800788c:	b480      	push	{r7}
 800788e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8007890:	4b05      	ldr	r3, [pc, #20]	; (80078a8 <HAL_SuspendTick+0x1c>)
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	4a04      	ldr	r2, [pc, #16]	; (80078a8 <HAL_SuspendTick+0x1c>)
 8007896:	f023 0302 	bic.w	r3, r3, #2
 800789a:	6013      	str	r3, [r2, #0]
}
 800789c:	bf00      	nop
 800789e:	46bd      	mov	sp, r7
 80078a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a4:	4770      	bx	lr
 80078a6:	bf00      	nop
 80078a8:	e000e010 	.word	0xe000e010

080078ac <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 80078ac:	b480      	push	{r7}
 80078ae:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 80078b0:	4b05      	ldr	r3, [pc, #20]	; (80078c8 <HAL_ResumeTick+0x1c>)
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	4a04      	ldr	r2, [pc, #16]	; (80078c8 <HAL_ResumeTick+0x1c>)
 80078b6:	f043 0302 	orr.w	r3, r3, #2
 80078ba:	6013      	str	r3, [r2, #0]
}
 80078bc:	bf00      	nop
 80078be:	46bd      	mov	sp, r7
 80078c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c4:	4770      	bx	lr
 80078c6:	bf00      	nop
 80078c8:	e000e010 	.word	0xe000e010

080078cc <__NVIC_SetPriorityGrouping>:
{
 80078cc:	b480      	push	{r7}
 80078ce:	b085      	sub	sp, #20
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	f003 0307 	and.w	r3, r3, #7
 80078da:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80078dc:	4b0c      	ldr	r3, [pc, #48]	; (8007910 <__NVIC_SetPriorityGrouping+0x44>)
 80078de:	68db      	ldr	r3, [r3, #12]
 80078e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80078e2:	68ba      	ldr	r2, [r7, #8]
 80078e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80078e8:	4013      	ands	r3, r2
 80078ea:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80078f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80078f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80078fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80078fe:	4a04      	ldr	r2, [pc, #16]	; (8007910 <__NVIC_SetPriorityGrouping+0x44>)
 8007900:	68bb      	ldr	r3, [r7, #8]
 8007902:	60d3      	str	r3, [r2, #12]
}
 8007904:	bf00      	nop
 8007906:	3714      	adds	r7, #20
 8007908:	46bd      	mov	sp, r7
 800790a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790e:	4770      	bx	lr
 8007910:	e000ed00 	.word	0xe000ed00

08007914 <__NVIC_GetPriorityGrouping>:
{
 8007914:	b480      	push	{r7}
 8007916:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007918:	4b04      	ldr	r3, [pc, #16]	; (800792c <__NVIC_GetPriorityGrouping+0x18>)
 800791a:	68db      	ldr	r3, [r3, #12]
 800791c:	0a1b      	lsrs	r3, r3, #8
 800791e:	f003 0307 	and.w	r3, r3, #7
}
 8007922:	4618      	mov	r0, r3
 8007924:	46bd      	mov	sp, r7
 8007926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792a:	4770      	bx	lr
 800792c:	e000ed00 	.word	0xe000ed00

08007930 <__NVIC_EnableIRQ>:
{
 8007930:	b480      	push	{r7}
 8007932:	b083      	sub	sp, #12
 8007934:	af00      	add	r7, sp, #0
 8007936:	4603      	mov	r3, r0
 8007938:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800793a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800793e:	2b00      	cmp	r3, #0
 8007940:	db0b      	blt.n	800795a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007942:	79fb      	ldrb	r3, [r7, #7]
 8007944:	f003 021f 	and.w	r2, r3, #31
 8007948:	4907      	ldr	r1, [pc, #28]	; (8007968 <__NVIC_EnableIRQ+0x38>)
 800794a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800794e:	095b      	lsrs	r3, r3, #5
 8007950:	2001      	movs	r0, #1
 8007952:	fa00 f202 	lsl.w	r2, r0, r2
 8007956:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800795a:	bf00      	nop
 800795c:	370c      	adds	r7, #12
 800795e:	46bd      	mov	sp, r7
 8007960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007964:	4770      	bx	lr
 8007966:	bf00      	nop
 8007968:	e000e100 	.word	0xe000e100

0800796c <__NVIC_DisableIRQ>:
{
 800796c:	b480      	push	{r7}
 800796e:	b083      	sub	sp, #12
 8007970:	af00      	add	r7, sp, #0
 8007972:	4603      	mov	r3, r0
 8007974:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800797a:	2b00      	cmp	r3, #0
 800797c:	db12      	blt.n	80079a4 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800797e:	79fb      	ldrb	r3, [r7, #7]
 8007980:	f003 021f 	and.w	r2, r3, #31
 8007984:	490a      	ldr	r1, [pc, #40]	; (80079b0 <__NVIC_DisableIRQ+0x44>)
 8007986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800798a:	095b      	lsrs	r3, r3, #5
 800798c:	2001      	movs	r0, #1
 800798e:	fa00 f202 	lsl.w	r2, r0, r2
 8007992:	3320      	adds	r3, #32
 8007994:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8007998:	f3bf 8f4f 	dsb	sy
}
 800799c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800799e:	f3bf 8f6f 	isb	sy
}
 80079a2:	bf00      	nop
}
 80079a4:	bf00      	nop
 80079a6:	370c      	adds	r7, #12
 80079a8:	46bd      	mov	sp, r7
 80079aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ae:	4770      	bx	lr
 80079b0:	e000e100 	.word	0xe000e100

080079b4 <__NVIC_SetPriority>:
{
 80079b4:	b480      	push	{r7}
 80079b6:	b083      	sub	sp, #12
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	4603      	mov	r3, r0
 80079bc:	6039      	str	r1, [r7, #0]
 80079be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80079c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	db0a      	blt.n	80079de <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	b2da      	uxtb	r2, r3
 80079cc:	490c      	ldr	r1, [pc, #48]	; (8007a00 <__NVIC_SetPriority+0x4c>)
 80079ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80079d2:	0112      	lsls	r2, r2, #4
 80079d4:	b2d2      	uxtb	r2, r2
 80079d6:	440b      	add	r3, r1
 80079d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80079dc:	e00a      	b.n	80079f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80079de:	683b      	ldr	r3, [r7, #0]
 80079e0:	b2da      	uxtb	r2, r3
 80079e2:	4908      	ldr	r1, [pc, #32]	; (8007a04 <__NVIC_SetPriority+0x50>)
 80079e4:	79fb      	ldrb	r3, [r7, #7]
 80079e6:	f003 030f 	and.w	r3, r3, #15
 80079ea:	3b04      	subs	r3, #4
 80079ec:	0112      	lsls	r2, r2, #4
 80079ee:	b2d2      	uxtb	r2, r2
 80079f0:	440b      	add	r3, r1
 80079f2:	761a      	strb	r2, [r3, #24]
}
 80079f4:	bf00      	nop
 80079f6:	370c      	adds	r7, #12
 80079f8:	46bd      	mov	sp, r7
 80079fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fe:	4770      	bx	lr
 8007a00:	e000e100 	.word	0xe000e100
 8007a04:	e000ed00 	.word	0xe000ed00

08007a08 <NVIC_EncodePriority>:
{
 8007a08:	b480      	push	{r7}
 8007a0a:	b089      	sub	sp, #36	; 0x24
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	60f8      	str	r0, [r7, #12]
 8007a10:	60b9      	str	r1, [r7, #8]
 8007a12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	f003 0307 	and.w	r3, r3, #7
 8007a1a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007a1c:	69fb      	ldr	r3, [r7, #28]
 8007a1e:	f1c3 0307 	rsb	r3, r3, #7
 8007a22:	2b04      	cmp	r3, #4
 8007a24:	bf28      	it	cs
 8007a26:	2304      	movcs	r3, #4
 8007a28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007a2a:	69fb      	ldr	r3, [r7, #28]
 8007a2c:	3304      	adds	r3, #4
 8007a2e:	2b06      	cmp	r3, #6
 8007a30:	d902      	bls.n	8007a38 <NVIC_EncodePriority+0x30>
 8007a32:	69fb      	ldr	r3, [r7, #28]
 8007a34:	3b03      	subs	r3, #3
 8007a36:	e000      	b.n	8007a3a <NVIC_EncodePriority+0x32>
 8007a38:	2300      	movs	r3, #0
 8007a3a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007a3c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007a40:	69bb      	ldr	r3, [r7, #24]
 8007a42:	fa02 f303 	lsl.w	r3, r2, r3
 8007a46:	43da      	mvns	r2, r3
 8007a48:	68bb      	ldr	r3, [r7, #8]
 8007a4a:	401a      	ands	r2, r3
 8007a4c:	697b      	ldr	r3, [r7, #20]
 8007a4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007a50:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8007a54:	697b      	ldr	r3, [r7, #20]
 8007a56:	fa01 f303 	lsl.w	r3, r1, r3
 8007a5a:	43d9      	mvns	r1, r3
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007a60:	4313      	orrs	r3, r2
}
 8007a62:	4618      	mov	r0, r3
 8007a64:	3724      	adds	r7, #36	; 0x24
 8007a66:	46bd      	mov	sp, r7
 8007a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6c:	4770      	bx	lr
	...

08007a70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b082      	sub	sp, #8
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	3b01      	subs	r3, #1
 8007a7c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007a80:	d301      	bcc.n	8007a86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007a82:	2301      	movs	r3, #1
 8007a84:	e00f      	b.n	8007aa6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007a86:	4a0a      	ldr	r2, [pc, #40]	; (8007ab0 <SysTick_Config+0x40>)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	3b01      	subs	r3, #1
 8007a8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007a8e:	210f      	movs	r1, #15
 8007a90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007a94:	f7ff ff8e 	bl	80079b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007a98:	4b05      	ldr	r3, [pc, #20]	; (8007ab0 <SysTick_Config+0x40>)
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007a9e:	4b04      	ldr	r3, [pc, #16]	; (8007ab0 <SysTick_Config+0x40>)
 8007aa0:	2207      	movs	r2, #7
 8007aa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007aa4:	2300      	movs	r3, #0
}
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	3708      	adds	r7, #8
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	bd80      	pop	{r7, pc}
 8007aae:	bf00      	nop
 8007ab0:	e000e010 	.word	0xe000e010

08007ab4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007ab4:	b580      	push	{r7, lr}
 8007ab6:	b082      	sub	sp, #8
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007abc:	6878      	ldr	r0, [r7, #4]
 8007abe:	f7ff ff05 	bl	80078cc <__NVIC_SetPriorityGrouping>
}
 8007ac2:	bf00      	nop
 8007ac4:	3708      	adds	r7, #8
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	bd80      	pop	{r7, pc}

08007aca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007aca:	b580      	push	{r7, lr}
 8007acc:	b086      	sub	sp, #24
 8007ace:	af00      	add	r7, sp, #0
 8007ad0:	4603      	mov	r3, r0
 8007ad2:	60b9      	str	r1, [r7, #8]
 8007ad4:	607a      	str	r2, [r7, #4]
 8007ad6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8007ad8:	2300      	movs	r3, #0
 8007ada:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007adc:	f7ff ff1a 	bl	8007914 <__NVIC_GetPriorityGrouping>
 8007ae0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007ae2:	687a      	ldr	r2, [r7, #4]
 8007ae4:	68b9      	ldr	r1, [r7, #8]
 8007ae6:	6978      	ldr	r0, [r7, #20]
 8007ae8:	f7ff ff8e 	bl	8007a08 <NVIC_EncodePriority>
 8007aec:	4602      	mov	r2, r0
 8007aee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007af2:	4611      	mov	r1, r2
 8007af4:	4618      	mov	r0, r3
 8007af6:	f7ff ff5d 	bl	80079b4 <__NVIC_SetPriority>
}
 8007afa:	bf00      	nop
 8007afc:	3718      	adds	r7, #24
 8007afe:	46bd      	mov	sp, r7
 8007b00:	bd80      	pop	{r7, pc}

08007b02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007b02:	b580      	push	{r7, lr}
 8007b04:	b082      	sub	sp, #8
 8007b06:	af00      	add	r7, sp, #0
 8007b08:	4603      	mov	r3, r0
 8007b0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007b0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b10:	4618      	mov	r0, r3
 8007b12:	f7ff ff0d 	bl	8007930 <__NVIC_EnableIRQ>
}
 8007b16:	bf00      	nop
 8007b18:	3708      	adds	r7, #8
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	bd80      	pop	{r7, pc}

08007b1e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8007b1e:	b580      	push	{r7, lr}
 8007b20:	b082      	sub	sp, #8
 8007b22:	af00      	add	r7, sp, #0
 8007b24:	4603      	mov	r3, r0
 8007b26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8007b28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	f7ff ff1d 	bl	800796c <__NVIC_DisableIRQ>
}
 8007b32:	bf00      	nop
 8007b34:	3708      	adds	r7, #8
 8007b36:	46bd      	mov	sp, r7
 8007b38:	bd80      	pop	{r7, pc}

08007b3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007b3a:	b580      	push	{r7, lr}
 8007b3c:	b082      	sub	sp, #8
 8007b3e:	af00      	add	r7, sp, #0
 8007b40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007b42:	6878      	ldr	r0, [r7, #4]
 8007b44:	f7ff ff94 	bl	8007a70 <SysTick_Config>
 8007b48:	4603      	mov	r3, r0
}
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	3708      	adds	r7, #8
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	bd80      	pop	{r7, pc}
	...

08007b54 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007b54:	b480      	push	{r7}
 8007b56:	b085      	sub	sp, #20
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d101      	bne.n	8007b66 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8007b62:	2301      	movs	r3, #1
 8007b64:	e098      	b.n	8007c98 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	461a      	mov	r2, r3
 8007b6c:	4b4d      	ldr	r3, [pc, #308]	; (8007ca4 <HAL_DMA_Init+0x150>)
 8007b6e:	429a      	cmp	r2, r3
 8007b70:	d80f      	bhi.n	8007b92 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	461a      	mov	r2, r3
 8007b78:	4b4b      	ldr	r3, [pc, #300]	; (8007ca8 <HAL_DMA_Init+0x154>)
 8007b7a:	4413      	add	r3, r2
 8007b7c:	4a4b      	ldr	r2, [pc, #300]	; (8007cac <HAL_DMA_Init+0x158>)
 8007b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8007b82:	091b      	lsrs	r3, r3, #4
 8007b84:	009a      	lsls	r2, r3, #2
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	4a48      	ldr	r2, [pc, #288]	; (8007cb0 <HAL_DMA_Init+0x15c>)
 8007b8e:	641a      	str	r2, [r3, #64]	; 0x40
 8007b90:	e00e      	b.n	8007bb0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	461a      	mov	r2, r3
 8007b98:	4b46      	ldr	r3, [pc, #280]	; (8007cb4 <HAL_DMA_Init+0x160>)
 8007b9a:	4413      	add	r3, r2
 8007b9c:	4a43      	ldr	r2, [pc, #268]	; (8007cac <HAL_DMA_Init+0x158>)
 8007b9e:	fba2 2303 	umull	r2, r3, r2, r3
 8007ba2:	091b      	lsrs	r3, r3, #4
 8007ba4:	009a      	lsls	r2, r3, #2
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	4a42      	ldr	r2, [pc, #264]	; (8007cb8 <HAL_DMA_Init+0x164>)
 8007bae:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2202      	movs	r2, #2
 8007bb4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007bc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007bca:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8007bd4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	691b      	ldr	r3, [r3, #16]
 8007bda:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007be0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	699b      	ldr	r3, [r3, #24]
 8007be6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007bec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6a1b      	ldr	r3, [r3, #32]
 8007bf2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007bf4:	68fa      	ldr	r2, [r7, #12]
 8007bf6:	4313      	orrs	r3, r2
 8007bf8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	68fa      	ldr	r2, [r7, #12]
 8007c00:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	689b      	ldr	r3, [r3, #8]
 8007c06:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007c0a:	d039      	beq.n	8007c80 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c10:	4a27      	ldr	r2, [pc, #156]	; (8007cb0 <HAL_DMA_Init+0x15c>)
 8007c12:	4293      	cmp	r3, r2
 8007c14:	d11a      	bne.n	8007c4c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8007c16:	4b29      	ldr	r3, [pc, #164]	; (8007cbc <HAL_DMA_Init+0x168>)
 8007c18:	681a      	ldr	r2, [r3, #0]
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c1e:	f003 031c 	and.w	r3, r3, #28
 8007c22:	210f      	movs	r1, #15
 8007c24:	fa01 f303 	lsl.w	r3, r1, r3
 8007c28:	43db      	mvns	r3, r3
 8007c2a:	4924      	ldr	r1, [pc, #144]	; (8007cbc <HAL_DMA_Init+0x168>)
 8007c2c:	4013      	ands	r3, r2
 8007c2e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8007c30:	4b22      	ldr	r3, [pc, #136]	; (8007cbc <HAL_DMA_Init+0x168>)
 8007c32:	681a      	ldr	r2, [r3, #0]
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6859      	ldr	r1, [r3, #4]
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c3c:	f003 031c 	and.w	r3, r3, #28
 8007c40:	fa01 f303 	lsl.w	r3, r1, r3
 8007c44:	491d      	ldr	r1, [pc, #116]	; (8007cbc <HAL_DMA_Init+0x168>)
 8007c46:	4313      	orrs	r3, r2
 8007c48:	600b      	str	r3, [r1, #0]
 8007c4a:	e019      	b.n	8007c80 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8007c4c:	4b1c      	ldr	r3, [pc, #112]	; (8007cc0 <HAL_DMA_Init+0x16c>)
 8007c4e:	681a      	ldr	r2, [r3, #0]
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c54:	f003 031c 	and.w	r3, r3, #28
 8007c58:	210f      	movs	r1, #15
 8007c5a:	fa01 f303 	lsl.w	r3, r1, r3
 8007c5e:	43db      	mvns	r3, r3
 8007c60:	4917      	ldr	r1, [pc, #92]	; (8007cc0 <HAL_DMA_Init+0x16c>)
 8007c62:	4013      	ands	r3, r2
 8007c64:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8007c66:	4b16      	ldr	r3, [pc, #88]	; (8007cc0 <HAL_DMA_Init+0x16c>)
 8007c68:	681a      	ldr	r2, [r3, #0]
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6859      	ldr	r1, [r3, #4]
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c72:	f003 031c 	and.w	r3, r3, #28
 8007c76:	fa01 f303 	lsl.w	r3, r1, r3
 8007c7a:	4911      	ldr	r1, [pc, #68]	; (8007cc0 <HAL_DMA_Init+0x16c>)
 8007c7c:	4313      	orrs	r3, r2
 8007c7e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2200      	movs	r2, #0
 8007c84:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	2201      	movs	r2, #1
 8007c8a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2200      	movs	r2, #0
 8007c92:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8007c96:	2300      	movs	r3, #0
}
 8007c98:	4618      	mov	r0, r3
 8007c9a:	3714      	adds	r7, #20
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca2:	4770      	bx	lr
 8007ca4:	40020407 	.word	0x40020407
 8007ca8:	bffdfff8 	.word	0xbffdfff8
 8007cac:	cccccccd 	.word	0xcccccccd
 8007cb0:	40020000 	.word	0x40020000
 8007cb4:	bffdfbf8 	.word	0xbffdfbf8
 8007cb8:	40020400 	.word	0x40020400
 8007cbc:	400200a8 	.word	0x400200a8
 8007cc0:	400204a8 	.word	0x400204a8

08007cc4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b086      	sub	sp, #24
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	60f8      	str	r0, [r7, #12]
 8007ccc:	60b9      	str	r1, [r7, #8]
 8007cce:	607a      	str	r2, [r7, #4]
 8007cd0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007cdc:	2b01      	cmp	r3, #1
 8007cde:	d101      	bne.n	8007ce4 <HAL_DMA_Start_IT+0x20>
 8007ce0:	2302      	movs	r3, #2
 8007ce2:	e04b      	b.n	8007d7c <HAL_DMA_Start_IT+0xb8>
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	2201      	movs	r2, #1
 8007ce8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007cf2:	b2db      	uxtb	r3, r3
 8007cf4:	2b01      	cmp	r3, #1
 8007cf6:	d13a      	bne.n	8007d6e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	2202      	movs	r2, #2
 8007cfc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	2200      	movs	r2, #0
 8007d04:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	681a      	ldr	r2, [r3, #0]
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f022 0201 	bic.w	r2, r2, #1
 8007d14:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	687a      	ldr	r2, [r7, #4]
 8007d1a:	68b9      	ldr	r1, [r7, #8]
 8007d1c:	68f8      	ldr	r0, [r7, #12]
 8007d1e:	f000 f96d 	bl	8007ffc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d008      	beq.n	8007d3c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	681a      	ldr	r2, [r3, #0]
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f042 020e 	orr.w	r2, r2, #14
 8007d38:	601a      	str	r2, [r3, #0]
 8007d3a:	e00f      	b.n	8007d5c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	681a      	ldr	r2, [r3, #0]
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	f022 0204 	bic.w	r2, r2, #4
 8007d4a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	681a      	ldr	r2, [r3, #0]
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	f042 020a 	orr.w	r2, r2, #10
 8007d5a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	681a      	ldr	r2, [r3, #0]
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	f042 0201 	orr.w	r2, r2, #1
 8007d6a:	601a      	str	r2, [r3, #0]
 8007d6c:	e005      	b.n	8007d7a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	2200      	movs	r2, #0
 8007d72:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8007d76:	2302      	movs	r3, #2
 8007d78:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8007d7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	3718      	adds	r7, #24
 8007d80:	46bd      	mov	sp, r7
 8007d82:	bd80      	pop	{r7, pc}

08007d84 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007d84:	b480      	push	{r7}
 8007d86:	b085      	sub	sp, #20
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007d96:	b2db      	uxtb	r3, r3
 8007d98:	2b02      	cmp	r3, #2
 8007d9a:	d008      	beq.n	8007dae <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2204      	movs	r2, #4
 8007da0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	2200      	movs	r2, #0
 8007da6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007daa:	2301      	movs	r3, #1
 8007dac:	e022      	b.n	8007df4 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	681a      	ldr	r2, [r3, #0]
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	f022 020e 	bic.w	r2, r2, #14
 8007dbc:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	681a      	ldr	r2, [r3, #0]
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f022 0201 	bic.w	r2, r2, #1
 8007dcc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007dd2:	f003 021c 	and.w	r2, r3, #28
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dda:	2101      	movs	r1, #1
 8007ddc:	fa01 f202 	lsl.w	r2, r1, r2
 8007de0:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2201      	movs	r2, #1
 8007de6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2200      	movs	r2, #0
 8007dee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8007df2:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8007df4:	4618      	mov	r0, r3
 8007df6:	3714      	adds	r7, #20
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfe:	4770      	bx	lr

08007e00 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b084      	sub	sp, #16
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007e08:	2300      	movs	r3, #0
 8007e0a:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007e12:	b2db      	uxtb	r3, r3
 8007e14:	2b02      	cmp	r3, #2
 8007e16:	d005      	beq.n	8007e24 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2204      	movs	r2, #4
 8007e1c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8007e1e:	2301      	movs	r3, #1
 8007e20:	73fb      	strb	r3, [r7, #15]
 8007e22:	e029      	b.n	8007e78 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	681a      	ldr	r2, [r3, #0]
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f022 020e 	bic.w	r2, r2, #14
 8007e32:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	681a      	ldr	r2, [r3, #0]
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f022 0201 	bic.w	r2, r2, #1
 8007e42:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e48:	f003 021c 	and.w	r2, r3, #28
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e50:	2101      	movs	r1, #1
 8007e52:	fa01 f202 	lsl.w	r2, r1, r2
 8007e56:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2201      	movs	r2, #1
 8007e5c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2200      	movs	r2, #0
 8007e64:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d003      	beq.n	8007e78 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e74:	6878      	ldr	r0, [r7, #4]
 8007e76:	4798      	blx	r3
    }
  }
  return status;
 8007e78:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	3710      	adds	r7, #16
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	bd80      	pop	{r7, pc}

08007e82 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007e82:	b580      	push	{r7, lr}
 8007e84:	b084      	sub	sp, #16
 8007e86:	af00      	add	r7, sp, #0
 8007e88:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e9e:	f003 031c 	and.w	r3, r3, #28
 8007ea2:	2204      	movs	r2, #4
 8007ea4:	409a      	lsls	r2, r3
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	4013      	ands	r3, r2
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d026      	beq.n	8007efc <HAL_DMA_IRQHandler+0x7a>
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	f003 0304 	and.w	r3, r3, #4
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d021      	beq.n	8007efc <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	f003 0320 	and.w	r3, r3, #32
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d107      	bne.n	8007ed6 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	681a      	ldr	r2, [r3, #0]
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	f022 0204 	bic.w	r2, r2, #4
 8007ed4:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007eda:	f003 021c 	and.w	r2, r3, #28
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ee2:	2104      	movs	r1, #4
 8007ee4:	fa01 f202 	lsl.w	r2, r1, r2
 8007ee8:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d071      	beq.n	8007fd6 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ef6:	6878      	ldr	r0, [r7, #4]
 8007ef8:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8007efa:	e06c      	b.n	8007fd6 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f00:	f003 031c 	and.w	r3, r3, #28
 8007f04:	2202      	movs	r2, #2
 8007f06:	409a      	lsls	r2, r3
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	4013      	ands	r3, r2
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d02e      	beq.n	8007f6e <HAL_DMA_IRQHandler+0xec>
 8007f10:	68bb      	ldr	r3, [r7, #8]
 8007f12:	f003 0302 	and.w	r3, r3, #2
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d029      	beq.n	8007f6e <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	f003 0320 	and.w	r3, r3, #32
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d10b      	bne.n	8007f40 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	681a      	ldr	r2, [r3, #0]
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f022 020a 	bic.w	r2, r2, #10
 8007f36:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2201      	movs	r2, #1
 8007f3c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f44:	f003 021c 	and.w	r2, r3, #28
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f4c:	2102      	movs	r1, #2
 8007f4e:	fa01 f202 	lsl.w	r2, r1, r2
 8007f52:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2200      	movs	r2, #0
 8007f58:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d038      	beq.n	8007fd6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f68:	6878      	ldr	r0, [r7, #4]
 8007f6a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8007f6c:	e033      	b.n	8007fd6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f72:	f003 031c 	and.w	r3, r3, #28
 8007f76:	2208      	movs	r2, #8
 8007f78:	409a      	lsls	r2, r3
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	4013      	ands	r3, r2
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d02a      	beq.n	8007fd8 <HAL_DMA_IRQHandler+0x156>
 8007f82:	68bb      	ldr	r3, [r7, #8]
 8007f84:	f003 0308 	and.w	r3, r3, #8
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d025      	beq.n	8007fd8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	681a      	ldr	r2, [r3, #0]
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	f022 020e 	bic.w	r2, r2, #14
 8007f9a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007fa0:	f003 021c 	and.w	r2, r3, #28
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fa8:	2101      	movs	r1, #1
 8007faa:	fa01 f202 	lsl.w	r2, r1, r2
 8007fae:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2201      	movs	r2, #1
 8007fb4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	2201      	movs	r2, #1
 8007fba:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d004      	beq.n	8007fd8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fd2:	6878      	ldr	r0, [r7, #4]
 8007fd4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007fd6:	bf00      	nop
 8007fd8:	bf00      	nop
}
 8007fda:	3710      	adds	r7, #16
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	bd80      	pop	{r7, pc}

08007fe0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	b083      	sub	sp, #12
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007fee:	b2db      	uxtb	r3, r3
}
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	370c      	adds	r7, #12
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffa:	4770      	bx	lr

08007ffc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007ffc:	b480      	push	{r7}
 8007ffe:	b085      	sub	sp, #20
 8008000:	af00      	add	r7, sp, #0
 8008002:	60f8      	str	r0, [r7, #12]
 8008004:	60b9      	str	r1, [r7, #8]
 8008006:	607a      	str	r2, [r7, #4]
 8008008:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800800e:	f003 021c 	and.w	r2, r3, #28
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008016:	2101      	movs	r1, #1
 8008018:	fa01 f202 	lsl.w	r2, r1, r2
 800801c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	683a      	ldr	r2, [r7, #0]
 8008024:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	689b      	ldr	r3, [r3, #8]
 800802a:	2b10      	cmp	r3, #16
 800802c:	d108      	bne.n	8008040 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	687a      	ldr	r2, [r7, #4]
 8008034:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	68ba      	ldr	r2, [r7, #8]
 800803c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800803e:	e007      	b.n	8008050 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	68ba      	ldr	r2, [r7, #8]
 8008046:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	687a      	ldr	r2, [r7, #4]
 800804e:	60da      	str	r2, [r3, #12]
}
 8008050:	bf00      	nop
 8008052:	3714      	adds	r7, #20
 8008054:	46bd      	mov	sp, r7
 8008056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805a:	4770      	bx	lr

0800805c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800805c:	b480      	push	{r7}
 800805e:	b087      	sub	sp, #28
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
 8008064:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8008066:	2300      	movs	r3, #0
 8008068:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800806a:	e17f      	b.n	800836c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	681a      	ldr	r2, [r3, #0]
 8008070:	2101      	movs	r1, #1
 8008072:	697b      	ldr	r3, [r7, #20]
 8008074:	fa01 f303 	lsl.w	r3, r1, r3
 8008078:	4013      	ands	r3, r2
 800807a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	2b00      	cmp	r3, #0
 8008080:	f000 8171 	beq.w	8008366 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008084:	683b      	ldr	r3, [r7, #0]
 8008086:	685b      	ldr	r3, [r3, #4]
 8008088:	f003 0303 	and.w	r3, r3, #3
 800808c:	2b01      	cmp	r3, #1
 800808e:	d005      	beq.n	800809c <HAL_GPIO_Init+0x40>
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	685b      	ldr	r3, [r3, #4]
 8008094:	f003 0303 	and.w	r3, r3, #3
 8008098:	2b02      	cmp	r3, #2
 800809a:	d130      	bne.n	80080fe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	689b      	ldr	r3, [r3, #8]
 80080a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80080a2:	697b      	ldr	r3, [r7, #20]
 80080a4:	005b      	lsls	r3, r3, #1
 80080a6:	2203      	movs	r2, #3
 80080a8:	fa02 f303 	lsl.w	r3, r2, r3
 80080ac:	43db      	mvns	r3, r3
 80080ae:	693a      	ldr	r2, [r7, #16]
 80080b0:	4013      	ands	r3, r2
 80080b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80080b4:	683b      	ldr	r3, [r7, #0]
 80080b6:	68da      	ldr	r2, [r3, #12]
 80080b8:	697b      	ldr	r3, [r7, #20]
 80080ba:	005b      	lsls	r3, r3, #1
 80080bc:	fa02 f303 	lsl.w	r3, r2, r3
 80080c0:	693a      	ldr	r2, [r7, #16]
 80080c2:	4313      	orrs	r3, r2
 80080c4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	693a      	ldr	r2, [r7, #16]
 80080ca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	685b      	ldr	r3, [r3, #4]
 80080d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80080d2:	2201      	movs	r2, #1
 80080d4:	697b      	ldr	r3, [r7, #20]
 80080d6:	fa02 f303 	lsl.w	r3, r2, r3
 80080da:	43db      	mvns	r3, r3
 80080dc:	693a      	ldr	r2, [r7, #16]
 80080de:	4013      	ands	r3, r2
 80080e0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80080e2:	683b      	ldr	r3, [r7, #0]
 80080e4:	685b      	ldr	r3, [r3, #4]
 80080e6:	091b      	lsrs	r3, r3, #4
 80080e8:	f003 0201 	and.w	r2, r3, #1
 80080ec:	697b      	ldr	r3, [r7, #20]
 80080ee:	fa02 f303 	lsl.w	r3, r2, r3
 80080f2:	693a      	ldr	r2, [r7, #16]
 80080f4:	4313      	orrs	r3, r2
 80080f6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	693a      	ldr	r2, [r7, #16]
 80080fc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	685b      	ldr	r3, [r3, #4]
 8008102:	f003 0303 	and.w	r3, r3, #3
 8008106:	2b03      	cmp	r3, #3
 8008108:	d118      	bne.n	800813c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800810e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8008110:	2201      	movs	r2, #1
 8008112:	697b      	ldr	r3, [r7, #20]
 8008114:	fa02 f303 	lsl.w	r3, r2, r3
 8008118:	43db      	mvns	r3, r3
 800811a:	693a      	ldr	r2, [r7, #16]
 800811c:	4013      	ands	r3, r2
 800811e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8008120:	683b      	ldr	r3, [r7, #0]
 8008122:	685b      	ldr	r3, [r3, #4]
 8008124:	08db      	lsrs	r3, r3, #3
 8008126:	f003 0201 	and.w	r2, r3, #1
 800812a:	697b      	ldr	r3, [r7, #20]
 800812c:	fa02 f303 	lsl.w	r3, r2, r3
 8008130:	693a      	ldr	r2, [r7, #16]
 8008132:	4313      	orrs	r3, r2
 8008134:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	693a      	ldr	r2, [r7, #16]
 800813a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	685b      	ldr	r3, [r3, #4]
 8008140:	f003 0303 	and.w	r3, r3, #3
 8008144:	2b03      	cmp	r3, #3
 8008146:	d017      	beq.n	8008178 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	68db      	ldr	r3, [r3, #12]
 800814c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800814e:	697b      	ldr	r3, [r7, #20]
 8008150:	005b      	lsls	r3, r3, #1
 8008152:	2203      	movs	r2, #3
 8008154:	fa02 f303 	lsl.w	r3, r2, r3
 8008158:	43db      	mvns	r3, r3
 800815a:	693a      	ldr	r2, [r7, #16]
 800815c:	4013      	ands	r3, r2
 800815e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008160:	683b      	ldr	r3, [r7, #0]
 8008162:	689a      	ldr	r2, [r3, #8]
 8008164:	697b      	ldr	r3, [r7, #20]
 8008166:	005b      	lsls	r3, r3, #1
 8008168:	fa02 f303 	lsl.w	r3, r2, r3
 800816c:	693a      	ldr	r2, [r7, #16]
 800816e:	4313      	orrs	r3, r2
 8008170:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	693a      	ldr	r2, [r7, #16]
 8008176:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	685b      	ldr	r3, [r3, #4]
 800817c:	f003 0303 	and.w	r3, r3, #3
 8008180:	2b02      	cmp	r3, #2
 8008182:	d123      	bne.n	80081cc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8008184:	697b      	ldr	r3, [r7, #20]
 8008186:	08da      	lsrs	r2, r3, #3
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	3208      	adds	r2, #8
 800818c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008190:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8008192:	697b      	ldr	r3, [r7, #20]
 8008194:	f003 0307 	and.w	r3, r3, #7
 8008198:	009b      	lsls	r3, r3, #2
 800819a:	220f      	movs	r2, #15
 800819c:	fa02 f303 	lsl.w	r3, r2, r3
 80081a0:	43db      	mvns	r3, r3
 80081a2:	693a      	ldr	r2, [r7, #16]
 80081a4:	4013      	ands	r3, r2
 80081a6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80081a8:	683b      	ldr	r3, [r7, #0]
 80081aa:	691a      	ldr	r2, [r3, #16]
 80081ac:	697b      	ldr	r3, [r7, #20]
 80081ae:	f003 0307 	and.w	r3, r3, #7
 80081b2:	009b      	lsls	r3, r3, #2
 80081b4:	fa02 f303 	lsl.w	r3, r2, r3
 80081b8:	693a      	ldr	r2, [r7, #16]
 80081ba:	4313      	orrs	r3, r2
 80081bc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80081be:	697b      	ldr	r3, [r7, #20]
 80081c0:	08da      	lsrs	r2, r3, #3
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	3208      	adds	r2, #8
 80081c6:	6939      	ldr	r1, [r7, #16]
 80081c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80081d2:	697b      	ldr	r3, [r7, #20]
 80081d4:	005b      	lsls	r3, r3, #1
 80081d6:	2203      	movs	r2, #3
 80081d8:	fa02 f303 	lsl.w	r3, r2, r3
 80081dc:	43db      	mvns	r3, r3
 80081de:	693a      	ldr	r2, [r7, #16]
 80081e0:	4013      	ands	r3, r2
 80081e2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80081e4:	683b      	ldr	r3, [r7, #0]
 80081e6:	685b      	ldr	r3, [r3, #4]
 80081e8:	f003 0203 	and.w	r2, r3, #3
 80081ec:	697b      	ldr	r3, [r7, #20]
 80081ee:	005b      	lsls	r3, r3, #1
 80081f0:	fa02 f303 	lsl.w	r3, r2, r3
 80081f4:	693a      	ldr	r2, [r7, #16]
 80081f6:	4313      	orrs	r3, r2
 80081f8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	693a      	ldr	r2, [r7, #16]
 80081fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8008200:	683b      	ldr	r3, [r7, #0]
 8008202:	685b      	ldr	r3, [r3, #4]
 8008204:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008208:	2b00      	cmp	r3, #0
 800820a:	f000 80ac 	beq.w	8008366 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800820e:	4b5f      	ldr	r3, [pc, #380]	; (800838c <HAL_GPIO_Init+0x330>)
 8008210:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008212:	4a5e      	ldr	r2, [pc, #376]	; (800838c <HAL_GPIO_Init+0x330>)
 8008214:	f043 0301 	orr.w	r3, r3, #1
 8008218:	6613      	str	r3, [r2, #96]	; 0x60
 800821a:	4b5c      	ldr	r3, [pc, #368]	; (800838c <HAL_GPIO_Init+0x330>)
 800821c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800821e:	f003 0301 	and.w	r3, r3, #1
 8008222:	60bb      	str	r3, [r7, #8]
 8008224:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8008226:	4a5a      	ldr	r2, [pc, #360]	; (8008390 <HAL_GPIO_Init+0x334>)
 8008228:	697b      	ldr	r3, [r7, #20]
 800822a:	089b      	lsrs	r3, r3, #2
 800822c:	3302      	adds	r3, #2
 800822e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008232:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8008234:	697b      	ldr	r3, [r7, #20]
 8008236:	f003 0303 	and.w	r3, r3, #3
 800823a:	009b      	lsls	r3, r3, #2
 800823c:	220f      	movs	r2, #15
 800823e:	fa02 f303 	lsl.w	r3, r2, r3
 8008242:	43db      	mvns	r3, r3
 8008244:	693a      	ldr	r2, [r7, #16]
 8008246:	4013      	ands	r3, r2
 8008248:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8008250:	d025      	beq.n	800829e <HAL_GPIO_Init+0x242>
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	4a4f      	ldr	r2, [pc, #316]	; (8008394 <HAL_GPIO_Init+0x338>)
 8008256:	4293      	cmp	r3, r2
 8008258:	d01f      	beq.n	800829a <HAL_GPIO_Init+0x23e>
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	4a4e      	ldr	r2, [pc, #312]	; (8008398 <HAL_GPIO_Init+0x33c>)
 800825e:	4293      	cmp	r3, r2
 8008260:	d019      	beq.n	8008296 <HAL_GPIO_Init+0x23a>
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	4a4d      	ldr	r2, [pc, #308]	; (800839c <HAL_GPIO_Init+0x340>)
 8008266:	4293      	cmp	r3, r2
 8008268:	d013      	beq.n	8008292 <HAL_GPIO_Init+0x236>
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	4a4c      	ldr	r2, [pc, #304]	; (80083a0 <HAL_GPIO_Init+0x344>)
 800826e:	4293      	cmp	r3, r2
 8008270:	d00d      	beq.n	800828e <HAL_GPIO_Init+0x232>
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	4a4b      	ldr	r2, [pc, #300]	; (80083a4 <HAL_GPIO_Init+0x348>)
 8008276:	4293      	cmp	r3, r2
 8008278:	d007      	beq.n	800828a <HAL_GPIO_Init+0x22e>
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	4a4a      	ldr	r2, [pc, #296]	; (80083a8 <HAL_GPIO_Init+0x34c>)
 800827e:	4293      	cmp	r3, r2
 8008280:	d101      	bne.n	8008286 <HAL_GPIO_Init+0x22a>
 8008282:	2306      	movs	r3, #6
 8008284:	e00c      	b.n	80082a0 <HAL_GPIO_Init+0x244>
 8008286:	2307      	movs	r3, #7
 8008288:	e00a      	b.n	80082a0 <HAL_GPIO_Init+0x244>
 800828a:	2305      	movs	r3, #5
 800828c:	e008      	b.n	80082a0 <HAL_GPIO_Init+0x244>
 800828e:	2304      	movs	r3, #4
 8008290:	e006      	b.n	80082a0 <HAL_GPIO_Init+0x244>
 8008292:	2303      	movs	r3, #3
 8008294:	e004      	b.n	80082a0 <HAL_GPIO_Init+0x244>
 8008296:	2302      	movs	r3, #2
 8008298:	e002      	b.n	80082a0 <HAL_GPIO_Init+0x244>
 800829a:	2301      	movs	r3, #1
 800829c:	e000      	b.n	80082a0 <HAL_GPIO_Init+0x244>
 800829e:	2300      	movs	r3, #0
 80082a0:	697a      	ldr	r2, [r7, #20]
 80082a2:	f002 0203 	and.w	r2, r2, #3
 80082a6:	0092      	lsls	r2, r2, #2
 80082a8:	4093      	lsls	r3, r2
 80082aa:	693a      	ldr	r2, [r7, #16]
 80082ac:	4313      	orrs	r3, r2
 80082ae:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80082b0:	4937      	ldr	r1, [pc, #220]	; (8008390 <HAL_GPIO_Init+0x334>)
 80082b2:	697b      	ldr	r3, [r7, #20]
 80082b4:	089b      	lsrs	r3, r3, #2
 80082b6:	3302      	adds	r3, #2
 80082b8:	693a      	ldr	r2, [r7, #16]
 80082ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80082be:	4b3b      	ldr	r3, [pc, #236]	; (80083ac <HAL_GPIO_Init+0x350>)
 80082c0:	689b      	ldr	r3, [r3, #8]
 80082c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	43db      	mvns	r3, r3
 80082c8:	693a      	ldr	r2, [r7, #16]
 80082ca:	4013      	ands	r3, r2
 80082cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	685b      	ldr	r3, [r3, #4]
 80082d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d003      	beq.n	80082e2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80082da:	693a      	ldr	r2, [r7, #16]
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	4313      	orrs	r3, r2
 80082e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80082e2:	4a32      	ldr	r2, [pc, #200]	; (80083ac <HAL_GPIO_Init+0x350>)
 80082e4:	693b      	ldr	r3, [r7, #16]
 80082e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80082e8:	4b30      	ldr	r3, [pc, #192]	; (80083ac <HAL_GPIO_Init+0x350>)
 80082ea:	68db      	ldr	r3, [r3, #12]
 80082ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	43db      	mvns	r3, r3
 80082f2:	693a      	ldr	r2, [r7, #16]
 80082f4:	4013      	ands	r3, r2
 80082f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80082f8:	683b      	ldr	r3, [r7, #0]
 80082fa:	685b      	ldr	r3, [r3, #4]
 80082fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008300:	2b00      	cmp	r3, #0
 8008302:	d003      	beq.n	800830c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8008304:	693a      	ldr	r2, [r7, #16]
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	4313      	orrs	r3, r2
 800830a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800830c:	4a27      	ldr	r2, [pc, #156]	; (80083ac <HAL_GPIO_Init+0x350>)
 800830e:	693b      	ldr	r3, [r7, #16]
 8008310:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8008312:	4b26      	ldr	r3, [pc, #152]	; (80083ac <HAL_GPIO_Init+0x350>)
 8008314:	685b      	ldr	r3, [r3, #4]
 8008316:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	43db      	mvns	r3, r3
 800831c:	693a      	ldr	r2, [r7, #16]
 800831e:	4013      	ands	r3, r2
 8008320:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	685b      	ldr	r3, [r3, #4]
 8008326:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800832a:	2b00      	cmp	r3, #0
 800832c:	d003      	beq.n	8008336 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800832e:	693a      	ldr	r2, [r7, #16]
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	4313      	orrs	r3, r2
 8008334:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008336:	4a1d      	ldr	r2, [pc, #116]	; (80083ac <HAL_GPIO_Init+0x350>)
 8008338:	693b      	ldr	r3, [r7, #16]
 800833a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800833c:	4b1b      	ldr	r3, [pc, #108]	; (80083ac <HAL_GPIO_Init+0x350>)
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	43db      	mvns	r3, r3
 8008346:	693a      	ldr	r2, [r7, #16]
 8008348:	4013      	ands	r3, r2
 800834a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800834c:	683b      	ldr	r3, [r7, #0]
 800834e:	685b      	ldr	r3, [r3, #4]
 8008350:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008354:	2b00      	cmp	r3, #0
 8008356:	d003      	beq.n	8008360 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8008358:	693a      	ldr	r2, [r7, #16]
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	4313      	orrs	r3, r2
 800835e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008360:	4a12      	ldr	r2, [pc, #72]	; (80083ac <HAL_GPIO_Init+0x350>)
 8008362:	693b      	ldr	r3, [r7, #16]
 8008364:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8008366:	697b      	ldr	r3, [r7, #20]
 8008368:	3301      	adds	r3, #1
 800836a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800836c:	683b      	ldr	r3, [r7, #0]
 800836e:	681a      	ldr	r2, [r3, #0]
 8008370:	697b      	ldr	r3, [r7, #20]
 8008372:	fa22 f303 	lsr.w	r3, r2, r3
 8008376:	2b00      	cmp	r3, #0
 8008378:	f47f ae78 	bne.w	800806c <HAL_GPIO_Init+0x10>
  }
}
 800837c:	bf00      	nop
 800837e:	bf00      	nop
 8008380:	371c      	adds	r7, #28
 8008382:	46bd      	mov	sp, r7
 8008384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008388:	4770      	bx	lr
 800838a:	bf00      	nop
 800838c:	40021000 	.word	0x40021000
 8008390:	40010000 	.word	0x40010000
 8008394:	48000400 	.word	0x48000400
 8008398:	48000800 	.word	0x48000800
 800839c:	48000c00 	.word	0x48000c00
 80083a0:	48001000 	.word	0x48001000
 80083a4:	48001400 	.word	0x48001400
 80083a8:	48001800 	.word	0x48001800
 80083ac:	40010400 	.word	0x40010400

080083b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80083b0:	b480      	push	{r7}
 80083b2:	b085      	sub	sp, #20
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
 80083b8:	460b      	mov	r3, r1
 80083ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	691a      	ldr	r2, [r3, #16]
 80083c0:	887b      	ldrh	r3, [r7, #2]
 80083c2:	4013      	ands	r3, r2
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d002      	beq.n	80083ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80083c8:	2301      	movs	r3, #1
 80083ca:	73fb      	strb	r3, [r7, #15]
 80083cc:	e001      	b.n	80083d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80083ce:	2300      	movs	r3, #0
 80083d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80083d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80083d4:	4618      	mov	r0, r3
 80083d6:	3714      	adds	r7, #20
 80083d8:	46bd      	mov	sp, r7
 80083da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083de:	4770      	bx	lr

080083e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80083e0:	b480      	push	{r7}
 80083e2:	b083      	sub	sp, #12
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
 80083e8:	460b      	mov	r3, r1
 80083ea:	807b      	strh	r3, [r7, #2]
 80083ec:	4613      	mov	r3, r2
 80083ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80083f0:	787b      	ldrb	r3, [r7, #1]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d003      	beq.n	80083fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80083f6:	887a      	ldrh	r2, [r7, #2]
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80083fc:	e002      	b.n	8008404 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80083fe:	887a      	ldrh	r2, [r7, #2]
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008404:	bf00      	nop
 8008406:	370c      	adds	r7, #12
 8008408:	46bd      	mov	sp, r7
 800840a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840e:	4770      	bx	lr

08008410 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008410:	b480      	push	{r7}
 8008412:	b085      	sub	sp, #20
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
 8008418:	460b      	mov	r3, r1
 800841a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	695b      	ldr	r3, [r3, #20]
 8008420:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8008422:	887a      	ldrh	r2, [r7, #2]
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	4013      	ands	r3, r2
 8008428:	041a      	lsls	r2, r3, #16
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	43d9      	mvns	r1, r3
 800842e:	887b      	ldrh	r3, [r7, #2]
 8008430:	400b      	ands	r3, r1
 8008432:	431a      	orrs	r2, r3
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	619a      	str	r2, [r3, #24]
}
 8008438:	bf00      	nop
 800843a:	3714      	adds	r7, #20
 800843c:	46bd      	mov	sp, r7
 800843e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008442:	4770      	bx	lr

08008444 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b082      	sub	sp, #8
 8008448:	af00      	add	r7, sp, #0
 800844a:	4603      	mov	r3, r0
 800844c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800844e:	4b08      	ldr	r3, [pc, #32]	; (8008470 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008450:	695a      	ldr	r2, [r3, #20]
 8008452:	88fb      	ldrh	r3, [r7, #6]
 8008454:	4013      	ands	r3, r2
 8008456:	2b00      	cmp	r3, #0
 8008458:	d006      	beq.n	8008468 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800845a:	4a05      	ldr	r2, [pc, #20]	; (8008470 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800845c:	88fb      	ldrh	r3, [r7, #6]
 800845e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008460:	88fb      	ldrh	r3, [r7, #6]
 8008462:	4618      	mov	r0, r3
 8008464:	f7fd f9ca 	bl	80057fc <HAL_GPIO_EXTI_Callback>
  }
}
 8008468:	bf00      	nop
 800846a:	3708      	adds	r7, #8
 800846c:	46bd      	mov	sp, r7
 800846e:	bd80      	pop	{r7, pc}
 8008470:	40010400 	.word	0x40010400

08008474 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008474:	b580      	push	{r7, lr}
 8008476:	b082      	sub	sp, #8
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d101      	bne.n	8008486 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008482:	2301      	movs	r3, #1
 8008484:	e081      	b.n	800858a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800848c:	b2db      	uxtb	r3, r3
 800848e:	2b00      	cmp	r3, #0
 8008490:	d106      	bne.n	80084a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2200      	movs	r2, #0
 8008496:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800849a:	6878      	ldr	r0, [r7, #4]
 800849c:	f7fd feb8 	bl	8006210 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2224      	movs	r2, #36	; 0x24
 80084a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	681a      	ldr	r2, [r3, #0]
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	f022 0201 	bic.w	r2, r2, #1
 80084b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	685a      	ldr	r2, [r3, #4]
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80084c4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	689a      	ldr	r2, [r3, #8]
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80084d4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	68db      	ldr	r3, [r3, #12]
 80084da:	2b01      	cmp	r3, #1
 80084dc:	d107      	bne.n	80084ee <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	689a      	ldr	r2, [r3, #8]
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80084ea:	609a      	str	r2, [r3, #8]
 80084ec:	e006      	b.n	80084fc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	689a      	ldr	r2, [r3, #8]
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80084fa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	68db      	ldr	r3, [r3, #12]
 8008500:	2b02      	cmp	r3, #2
 8008502:	d104      	bne.n	800850e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800850c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	685b      	ldr	r3, [r3, #4]
 8008514:	687a      	ldr	r2, [r7, #4]
 8008516:	6812      	ldr	r2, [r2, #0]
 8008518:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800851c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008520:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	68da      	ldr	r2, [r3, #12]
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008530:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	691a      	ldr	r2, [r3, #16]
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	695b      	ldr	r3, [r3, #20]
 800853a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	699b      	ldr	r3, [r3, #24]
 8008542:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	430a      	orrs	r2, r1
 800854a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	69d9      	ldr	r1, [r3, #28]
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	6a1a      	ldr	r2, [r3, #32]
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	430a      	orrs	r2, r1
 800855a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	681a      	ldr	r2, [r3, #0]
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	f042 0201 	orr.w	r2, r2, #1
 800856a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	2200      	movs	r2, #0
 8008570:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	2220      	movs	r2, #32
 8008576:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	2200      	movs	r2, #0
 800857e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	2200      	movs	r2, #0
 8008584:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8008588:	2300      	movs	r3, #0
}
 800858a:	4618      	mov	r0, r3
 800858c:	3708      	adds	r7, #8
 800858e:	46bd      	mov	sp, r7
 8008590:	bd80      	pop	{r7, pc}
	...

08008594 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008594:	b580      	push	{r7, lr}
 8008596:	b088      	sub	sp, #32
 8008598:	af02      	add	r7, sp, #8
 800859a:	60f8      	str	r0, [r7, #12]
 800859c:	607a      	str	r2, [r7, #4]
 800859e:	461a      	mov	r2, r3
 80085a0:	460b      	mov	r3, r1
 80085a2:	817b      	strh	r3, [r7, #10]
 80085a4:	4613      	mov	r3, r2
 80085a6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80085ae:	b2db      	uxtb	r3, r3
 80085b0:	2b20      	cmp	r3, #32
 80085b2:	f040 80da 	bne.w	800876a <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80085bc:	2b01      	cmp	r3, #1
 80085be:	d101      	bne.n	80085c4 <HAL_I2C_Master_Transmit+0x30>
 80085c0:	2302      	movs	r3, #2
 80085c2:	e0d3      	b.n	800876c <HAL_I2C_Master_Transmit+0x1d8>
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	2201      	movs	r2, #1
 80085c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80085cc:	f7ff f92e 	bl	800782c <HAL_GetTick>
 80085d0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80085d2:	697b      	ldr	r3, [r7, #20]
 80085d4:	9300      	str	r3, [sp, #0]
 80085d6:	2319      	movs	r3, #25
 80085d8:	2201      	movs	r2, #1
 80085da:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80085de:	68f8      	ldr	r0, [r7, #12]
 80085e0:	f001 f8d1 	bl	8009786 <I2C_WaitOnFlagUntilTimeout>
 80085e4:	4603      	mov	r3, r0
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d001      	beq.n	80085ee <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80085ea:	2301      	movs	r3, #1
 80085ec:	e0be      	b.n	800876c <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	2221      	movs	r2, #33	; 0x21
 80085f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	2210      	movs	r2, #16
 80085fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	2200      	movs	r2, #0
 8008602:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	687a      	ldr	r2, [r7, #4]
 8008608:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	893a      	ldrh	r2, [r7, #8]
 800860e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	2200      	movs	r2, #0
 8008614:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800861a:	b29b      	uxth	r3, r3
 800861c:	2bff      	cmp	r3, #255	; 0xff
 800861e:	d90e      	bls.n	800863e <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	22ff      	movs	r2, #255	; 0xff
 8008624:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800862a:	b2da      	uxtb	r2, r3
 800862c:	8979      	ldrh	r1, [r7, #10]
 800862e:	4b51      	ldr	r3, [pc, #324]	; (8008774 <HAL_I2C_Master_Transmit+0x1e0>)
 8008630:	9300      	str	r3, [sp, #0]
 8008632:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008636:	68f8      	ldr	r0, [r7, #12]
 8008638:	f001 fa4e 	bl	8009ad8 <I2C_TransferConfig>
 800863c:	e06c      	b.n	8008718 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008642:	b29a      	uxth	r2, r3
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800864c:	b2da      	uxtb	r2, r3
 800864e:	8979      	ldrh	r1, [r7, #10]
 8008650:	4b48      	ldr	r3, [pc, #288]	; (8008774 <HAL_I2C_Master_Transmit+0x1e0>)
 8008652:	9300      	str	r3, [sp, #0]
 8008654:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008658:	68f8      	ldr	r0, [r7, #12]
 800865a:	f001 fa3d 	bl	8009ad8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800865e:	e05b      	b.n	8008718 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008660:	697a      	ldr	r2, [r7, #20]
 8008662:	6a39      	ldr	r1, [r7, #32]
 8008664:	68f8      	ldr	r0, [r7, #12]
 8008666:	f001 f8ce 	bl	8009806 <I2C_WaitOnTXISFlagUntilTimeout>
 800866a:	4603      	mov	r3, r0
 800866c:	2b00      	cmp	r3, #0
 800866e:	d001      	beq.n	8008674 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8008670:	2301      	movs	r3, #1
 8008672:	e07b      	b.n	800876c <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008678:	781a      	ldrb	r2, [r3, #0]
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008684:	1c5a      	adds	r2, r3, #1
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800868e:	b29b      	uxth	r3, r3
 8008690:	3b01      	subs	r3, #1
 8008692:	b29a      	uxth	r2, r3
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800869c:	3b01      	subs	r3, #1
 800869e:	b29a      	uxth	r2, r3
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80086a8:	b29b      	uxth	r3, r3
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d034      	beq.n	8008718 <HAL_I2C_Master_Transmit+0x184>
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d130      	bne.n	8008718 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80086b6:	697b      	ldr	r3, [r7, #20]
 80086b8:	9300      	str	r3, [sp, #0]
 80086ba:	6a3b      	ldr	r3, [r7, #32]
 80086bc:	2200      	movs	r2, #0
 80086be:	2180      	movs	r1, #128	; 0x80
 80086c0:	68f8      	ldr	r0, [r7, #12]
 80086c2:	f001 f860 	bl	8009786 <I2C_WaitOnFlagUntilTimeout>
 80086c6:	4603      	mov	r3, r0
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d001      	beq.n	80086d0 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80086cc:	2301      	movs	r3, #1
 80086ce:	e04d      	b.n	800876c <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80086d4:	b29b      	uxth	r3, r3
 80086d6:	2bff      	cmp	r3, #255	; 0xff
 80086d8:	d90e      	bls.n	80086f8 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	22ff      	movs	r2, #255	; 0xff
 80086de:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80086e4:	b2da      	uxtb	r2, r3
 80086e6:	8979      	ldrh	r1, [r7, #10]
 80086e8:	2300      	movs	r3, #0
 80086ea:	9300      	str	r3, [sp, #0]
 80086ec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80086f0:	68f8      	ldr	r0, [r7, #12]
 80086f2:	f001 f9f1 	bl	8009ad8 <I2C_TransferConfig>
 80086f6:	e00f      	b.n	8008718 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80086fc:	b29a      	uxth	r2, r3
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008706:	b2da      	uxtb	r2, r3
 8008708:	8979      	ldrh	r1, [r7, #10]
 800870a:	2300      	movs	r3, #0
 800870c:	9300      	str	r3, [sp, #0]
 800870e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008712:	68f8      	ldr	r0, [r7, #12]
 8008714:	f001 f9e0 	bl	8009ad8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800871c:	b29b      	uxth	r3, r3
 800871e:	2b00      	cmp	r3, #0
 8008720:	d19e      	bne.n	8008660 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008722:	697a      	ldr	r2, [r7, #20]
 8008724:	6a39      	ldr	r1, [r7, #32]
 8008726:	68f8      	ldr	r0, [r7, #12]
 8008728:	f001 f8ad 	bl	8009886 <I2C_WaitOnSTOPFlagUntilTimeout>
 800872c:	4603      	mov	r3, r0
 800872e:	2b00      	cmp	r3, #0
 8008730:	d001      	beq.n	8008736 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8008732:	2301      	movs	r3, #1
 8008734:	e01a      	b.n	800876c <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	2220      	movs	r2, #32
 800873c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	6859      	ldr	r1, [r3, #4]
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	681a      	ldr	r2, [r3, #0]
 8008748:	4b0b      	ldr	r3, [pc, #44]	; (8008778 <HAL_I2C_Master_Transmit+0x1e4>)
 800874a:	400b      	ands	r3, r1
 800874c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	2220      	movs	r2, #32
 8008752:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	2200      	movs	r2, #0
 800875a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	2200      	movs	r2, #0
 8008762:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008766:	2300      	movs	r3, #0
 8008768:	e000      	b.n	800876c <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800876a:	2302      	movs	r3, #2
  }
}
 800876c:	4618      	mov	r0, r3
 800876e:	3718      	adds	r7, #24
 8008770:	46bd      	mov	sp, r7
 8008772:	bd80      	pop	{r7, pc}
 8008774:	80002000 	.word	0x80002000
 8008778:	fe00e800 	.word	0xfe00e800

0800877c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800877c:	b580      	push	{r7, lr}
 800877e:	b088      	sub	sp, #32
 8008780:	af02      	add	r7, sp, #8
 8008782:	60f8      	str	r0, [r7, #12]
 8008784:	4608      	mov	r0, r1
 8008786:	4611      	mov	r1, r2
 8008788:	461a      	mov	r2, r3
 800878a:	4603      	mov	r3, r0
 800878c:	817b      	strh	r3, [r7, #10]
 800878e:	460b      	mov	r3, r1
 8008790:	813b      	strh	r3, [r7, #8]
 8008792:	4613      	mov	r3, r2
 8008794:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800879c:	b2db      	uxtb	r3, r3
 800879e:	2b20      	cmp	r3, #32
 80087a0:	f040 80f9 	bne.w	8008996 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80087a4:	6a3b      	ldr	r3, [r7, #32]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d002      	beq.n	80087b0 <HAL_I2C_Mem_Write+0x34>
 80087aa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d105      	bne.n	80087bc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80087b6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80087b8:	2301      	movs	r3, #1
 80087ba:	e0ed      	b.n	8008998 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80087c2:	2b01      	cmp	r3, #1
 80087c4:	d101      	bne.n	80087ca <HAL_I2C_Mem_Write+0x4e>
 80087c6:	2302      	movs	r3, #2
 80087c8:	e0e6      	b.n	8008998 <HAL_I2C_Mem_Write+0x21c>
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	2201      	movs	r2, #1
 80087ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80087d2:	f7ff f82b 	bl	800782c <HAL_GetTick>
 80087d6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80087d8:	697b      	ldr	r3, [r7, #20]
 80087da:	9300      	str	r3, [sp, #0]
 80087dc:	2319      	movs	r3, #25
 80087de:	2201      	movs	r2, #1
 80087e0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80087e4:	68f8      	ldr	r0, [r7, #12]
 80087e6:	f000 ffce 	bl	8009786 <I2C_WaitOnFlagUntilTimeout>
 80087ea:	4603      	mov	r3, r0
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d001      	beq.n	80087f4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80087f0:	2301      	movs	r3, #1
 80087f2:	e0d1      	b.n	8008998 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	2221      	movs	r2, #33	; 0x21
 80087f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	2240      	movs	r2, #64	; 0x40
 8008800:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	2200      	movs	r2, #0
 8008808:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	6a3a      	ldr	r2, [r7, #32]
 800880e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008814:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	2200      	movs	r2, #0
 800881a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800881c:	88f8      	ldrh	r0, [r7, #6]
 800881e:	893a      	ldrh	r2, [r7, #8]
 8008820:	8979      	ldrh	r1, [r7, #10]
 8008822:	697b      	ldr	r3, [r7, #20]
 8008824:	9301      	str	r3, [sp, #4]
 8008826:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008828:	9300      	str	r3, [sp, #0]
 800882a:	4603      	mov	r3, r0
 800882c:	68f8      	ldr	r0, [r7, #12]
 800882e:	f000 fb87 	bl	8008f40 <I2C_RequestMemoryWrite>
 8008832:	4603      	mov	r3, r0
 8008834:	2b00      	cmp	r3, #0
 8008836:	d005      	beq.n	8008844 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	2200      	movs	r2, #0
 800883c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8008840:	2301      	movs	r3, #1
 8008842:	e0a9      	b.n	8008998 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008848:	b29b      	uxth	r3, r3
 800884a:	2bff      	cmp	r3, #255	; 0xff
 800884c:	d90e      	bls.n	800886c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	22ff      	movs	r2, #255	; 0xff
 8008852:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008858:	b2da      	uxtb	r2, r3
 800885a:	8979      	ldrh	r1, [r7, #10]
 800885c:	2300      	movs	r3, #0
 800885e:	9300      	str	r3, [sp, #0]
 8008860:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008864:	68f8      	ldr	r0, [r7, #12]
 8008866:	f001 f937 	bl	8009ad8 <I2C_TransferConfig>
 800886a:	e00f      	b.n	800888c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008870:	b29a      	uxth	r2, r3
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800887a:	b2da      	uxtb	r2, r3
 800887c:	8979      	ldrh	r1, [r7, #10]
 800887e:	2300      	movs	r3, #0
 8008880:	9300      	str	r3, [sp, #0]
 8008882:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008886:	68f8      	ldr	r0, [r7, #12]
 8008888:	f001 f926 	bl	8009ad8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800888c:	697a      	ldr	r2, [r7, #20]
 800888e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008890:	68f8      	ldr	r0, [r7, #12]
 8008892:	f000 ffb8 	bl	8009806 <I2C_WaitOnTXISFlagUntilTimeout>
 8008896:	4603      	mov	r3, r0
 8008898:	2b00      	cmp	r3, #0
 800889a:	d001      	beq.n	80088a0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800889c:	2301      	movs	r3, #1
 800889e:	e07b      	b.n	8008998 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088a4:	781a      	ldrb	r2, [r3, #0]
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088b0:	1c5a      	adds	r2, r3, #1
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80088ba:	b29b      	uxth	r3, r3
 80088bc:	3b01      	subs	r3, #1
 80088be:	b29a      	uxth	r2, r3
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80088c8:	3b01      	subs	r3, #1
 80088ca:	b29a      	uxth	r2, r3
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80088d4:	b29b      	uxth	r3, r3
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d034      	beq.n	8008944 <HAL_I2C_Mem_Write+0x1c8>
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d130      	bne.n	8008944 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80088e2:	697b      	ldr	r3, [r7, #20]
 80088e4:	9300      	str	r3, [sp, #0]
 80088e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088e8:	2200      	movs	r2, #0
 80088ea:	2180      	movs	r1, #128	; 0x80
 80088ec:	68f8      	ldr	r0, [r7, #12]
 80088ee:	f000 ff4a 	bl	8009786 <I2C_WaitOnFlagUntilTimeout>
 80088f2:	4603      	mov	r3, r0
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d001      	beq.n	80088fc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80088f8:	2301      	movs	r3, #1
 80088fa:	e04d      	b.n	8008998 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008900:	b29b      	uxth	r3, r3
 8008902:	2bff      	cmp	r3, #255	; 0xff
 8008904:	d90e      	bls.n	8008924 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	22ff      	movs	r2, #255	; 0xff
 800890a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008910:	b2da      	uxtb	r2, r3
 8008912:	8979      	ldrh	r1, [r7, #10]
 8008914:	2300      	movs	r3, #0
 8008916:	9300      	str	r3, [sp, #0]
 8008918:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800891c:	68f8      	ldr	r0, [r7, #12]
 800891e:	f001 f8db 	bl	8009ad8 <I2C_TransferConfig>
 8008922:	e00f      	b.n	8008944 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008928:	b29a      	uxth	r2, r3
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008932:	b2da      	uxtb	r2, r3
 8008934:	8979      	ldrh	r1, [r7, #10]
 8008936:	2300      	movs	r3, #0
 8008938:	9300      	str	r3, [sp, #0]
 800893a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800893e:	68f8      	ldr	r0, [r7, #12]
 8008940:	f001 f8ca 	bl	8009ad8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008948:	b29b      	uxth	r3, r3
 800894a:	2b00      	cmp	r3, #0
 800894c:	d19e      	bne.n	800888c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800894e:	697a      	ldr	r2, [r7, #20]
 8008950:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008952:	68f8      	ldr	r0, [r7, #12]
 8008954:	f000 ff97 	bl	8009886 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008958:	4603      	mov	r3, r0
 800895a:	2b00      	cmp	r3, #0
 800895c:	d001      	beq.n	8008962 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800895e:	2301      	movs	r3, #1
 8008960:	e01a      	b.n	8008998 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	2220      	movs	r2, #32
 8008968:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	6859      	ldr	r1, [r3, #4]
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	681a      	ldr	r2, [r3, #0]
 8008974:	4b0a      	ldr	r3, [pc, #40]	; (80089a0 <HAL_I2C_Mem_Write+0x224>)
 8008976:	400b      	ands	r3, r1
 8008978:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	2220      	movs	r2, #32
 800897e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	2200      	movs	r2, #0
 8008986:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	2200      	movs	r2, #0
 800898e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008992:	2300      	movs	r3, #0
 8008994:	e000      	b.n	8008998 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8008996:	2302      	movs	r3, #2
  }
}
 8008998:	4618      	mov	r0, r3
 800899a:	3718      	adds	r7, #24
 800899c:	46bd      	mov	sp, r7
 800899e:	bd80      	pop	{r7, pc}
 80089a0:	fe00e800 	.word	0xfe00e800

080089a4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	b088      	sub	sp, #32
 80089a8:	af02      	add	r7, sp, #8
 80089aa:	60f8      	str	r0, [r7, #12]
 80089ac:	4608      	mov	r0, r1
 80089ae:	4611      	mov	r1, r2
 80089b0:	461a      	mov	r2, r3
 80089b2:	4603      	mov	r3, r0
 80089b4:	817b      	strh	r3, [r7, #10]
 80089b6:	460b      	mov	r3, r1
 80089b8:	813b      	strh	r3, [r7, #8]
 80089ba:	4613      	mov	r3, r2
 80089bc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80089c4:	b2db      	uxtb	r3, r3
 80089c6:	2b20      	cmp	r3, #32
 80089c8:	f040 80fd 	bne.w	8008bc6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80089cc:	6a3b      	ldr	r3, [r7, #32]
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d002      	beq.n	80089d8 <HAL_I2C_Mem_Read+0x34>
 80089d2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d105      	bne.n	80089e4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80089de:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80089e0:	2301      	movs	r3, #1
 80089e2:	e0f1      	b.n	8008bc8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80089ea:	2b01      	cmp	r3, #1
 80089ec:	d101      	bne.n	80089f2 <HAL_I2C_Mem_Read+0x4e>
 80089ee:	2302      	movs	r3, #2
 80089f0:	e0ea      	b.n	8008bc8 <HAL_I2C_Mem_Read+0x224>
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	2201      	movs	r2, #1
 80089f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80089fa:	f7fe ff17 	bl	800782c <HAL_GetTick>
 80089fe:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008a00:	697b      	ldr	r3, [r7, #20]
 8008a02:	9300      	str	r3, [sp, #0]
 8008a04:	2319      	movs	r3, #25
 8008a06:	2201      	movs	r2, #1
 8008a08:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008a0c:	68f8      	ldr	r0, [r7, #12]
 8008a0e:	f000 feba 	bl	8009786 <I2C_WaitOnFlagUntilTimeout>
 8008a12:	4603      	mov	r3, r0
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d001      	beq.n	8008a1c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8008a18:	2301      	movs	r3, #1
 8008a1a:	e0d5      	b.n	8008bc8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	2222      	movs	r2, #34	; 0x22
 8008a20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	2240      	movs	r2, #64	; 0x40
 8008a28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	2200      	movs	r2, #0
 8008a30:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	6a3a      	ldr	r2, [r7, #32]
 8008a36:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008a3c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	2200      	movs	r2, #0
 8008a42:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008a44:	88f8      	ldrh	r0, [r7, #6]
 8008a46:	893a      	ldrh	r2, [r7, #8]
 8008a48:	8979      	ldrh	r1, [r7, #10]
 8008a4a:	697b      	ldr	r3, [r7, #20]
 8008a4c:	9301      	str	r3, [sp, #4]
 8008a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a50:	9300      	str	r3, [sp, #0]
 8008a52:	4603      	mov	r3, r0
 8008a54:	68f8      	ldr	r0, [r7, #12]
 8008a56:	f000 fac7 	bl	8008fe8 <I2C_RequestMemoryRead>
 8008a5a:	4603      	mov	r3, r0
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d005      	beq.n	8008a6c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	2200      	movs	r2, #0
 8008a64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8008a68:	2301      	movs	r3, #1
 8008a6a:	e0ad      	b.n	8008bc8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a70:	b29b      	uxth	r3, r3
 8008a72:	2bff      	cmp	r3, #255	; 0xff
 8008a74:	d90e      	bls.n	8008a94 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	22ff      	movs	r2, #255	; 0xff
 8008a7a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a80:	b2da      	uxtb	r2, r3
 8008a82:	8979      	ldrh	r1, [r7, #10]
 8008a84:	4b52      	ldr	r3, [pc, #328]	; (8008bd0 <HAL_I2C_Mem_Read+0x22c>)
 8008a86:	9300      	str	r3, [sp, #0]
 8008a88:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008a8c:	68f8      	ldr	r0, [r7, #12]
 8008a8e:	f001 f823 	bl	8009ad8 <I2C_TransferConfig>
 8008a92:	e00f      	b.n	8008ab4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a98:	b29a      	uxth	r2, r3
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008aa2:	b2da      	uxtb	r2, r3
 8008aa4:	8979      	ldrh	r1, [r7, #10]
 8008aa6:	4b4a      	ldr	r3, [pc, #296]	; (8008bd0 <HAL_I2C_Mem_Read+0x22c>)
 8008aa8:	9300      	str	r3, [sp, #0]
 8008aaa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008aae:	68f8      	ldr	r0, [r7, #12]
 8008ab0:	f001 f812 	bl	8009ad8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8008ab4:	697b      	ldr	r3, [r7, #20]
 8008ab6:	9300      	str	r3, [sp, #0]
 8008ab8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aba:	2200      	movs	r2, #0
 8008abc:	2104      	movs	r1, #4
 8008abe:	68f8      	ldr	r0, [r7, #12]
 8008ac0:	f000 fe61 	bl	8009786 <I2C_WaitOnFlagUntilTimeout>
 8008ac4:	4603      	mov	r3, r0
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d001      	beq.n	8008ace <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8008aca:	2301      	movs	r3, #1
 8008acc:	e07c      	b.n	8008bc8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ad8:	b2d2      	uxtb	r2, r2
 8008ada:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ae0:	1c5a      	adds	r2, r3, #1
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008aea:	3b01      	subs	r3, #1
 8008aec:	b29a      	uxth	r2, r3
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008af6:	b29b      	uxth	r3, r3
 8008af8:	3b01      	subs	r3, #1
 8008afa:	b29a      	uxth	r2, r3
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b04:	b29b      	uxth	r3, r3
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d034      	beq.n	8008b74 <HAL_I2C_Mem_Read+0x1d0>
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d130      	bne.n	8008b74 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008b12:	697b      	ldr	r3, [r7, #20]
 8008b14:	9300      	str	r3, [sp, #0]
 8008b16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b18:	2200      	movs	r2, #0
 8008b1a:	2180      	movs	r1, #128	; 0x80
 8008b1c:	68f8      	ldr	r0, [r7, #12]
 8008b1e:	f000 fe32 	bl	8009786 <I2C_WaitOnFlagUntilTimeout>
 8008b22:	4603      	mov	r3, r0
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d001      	beq.n	8008b2c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8008b28:	2301      	movs	r3, #1
 8008b2a:	e04d      	b.n	8008bc8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b30:	b29b      	uxth	r3, r3
 8008b32:	2bff      	cmp	r3, #255	; 0xff
 8008b34:	d90e      	bls.n	8008b54 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	22ff      	movs	r2, #255	; 0xff
 8008b3a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b40:	b2da      	uxtb	r2, r3
 8008b42:	8979      	ldrh	r1, [r7, #10]
 8008b44:	2300      	movs	r3, #0
 8008b46:	9300      	str	r3, [sp, #0]
 8008b48:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008b4c:	68f8      	ldr	r0, [r7, #12]
 8008b4e:	f000 ffc3 	bl	8009ad8 <I2C_TransferConfig>
 8008b52:	e00f      	b.n	8008b74 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b58:	b29a      	uxth	r2, r3
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b62:	b2da      	uxtb	r2, r3
 8008b64:	8979      	ldrh	r1, [r7, #10]
 8008b66:	2300      	movs	r3, #0
 8008b68:	9300      	str	r3, [sp, #0]
 8008b6a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008b6e:	68f8      	ldr	r0, [r7, #12]
 8008b70:	f000 ffb2 	bl	8009ad8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b78:	b29b      	uxth	r3, r3
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d19a      	bne.n	8008ab4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008b7e:	697a      	ldr	r2, [r7, #20]
 8008b80:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008b82:	68f8      	ldr	r0, [r7, #12]
 8008b84:	f000 fe7f 	bl	8009886 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008b88:	4603      	mov	r3, r0
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d001      	beq.n	8008b92 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8008b8e:	2301      	movs	r3, #1
 8008b90:	e01a      	b.n	8008bc8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	2220      	movs	r2, #32
 8008b98:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	6859      	ldr	r1, [r3, #4]
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	681a      	ldr	r2, [r3, #0]
 8008ba4:	4b0b      	ldr	r3, [pc, #44]	; (8008bd4 <HAL_I2C_Mem_Read+0x230>)
 8008ba6:	400b      	ands	r3, r1
 8008ba8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	2220      	movs	r2, #32
 8008bae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	e000      	b.n	8008bc8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8008bc6:	2302      	movs	r3, #2
  }
}
 8008bc8:	4618      	mov	r0, r3
 8008bca:	3718      	adds	r7, #24
 8008bcc:	46bd      	mov	sp, r7
 8008bce:	bd80      	pop	{r7, pc}
 8008bd0:	80002400 	.word	0x80002400
 8008bd4:	fe00e800 	.word	0xfe00e800

08008bd8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	b084      	sub	sp, #16
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	699b      	ldr	r3, [r3, #24]
 8008be6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d005      	beq.n	8008c04 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bfc:	68ba      	ldr	r2, [r7, #8]
 8008bfe:	68f9      	ldr	r1, [r7, #12]
 8008c00:	6878      	ldr	r0, [r7, #4]
 8008c02:	4798      	blx	r3
  }
}
 8008c04:	bf00      	nop
 8008c06:	3710      	adds	r7, #16
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	bd80      	pop	{r7, pc}

08008c0c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8008c0c:	b580      	push	{r7, lr}
 8008c0e:	b086      	sub	sp, #24
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	699b      	ldr	r3, [r3, #24]
 8008c1a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8008c24:	697b      	ldr	r3, [r7, #20]
 8008c26:	0a1b      	lsrs	r3, r3, #8
 8008c28:	f003 0301 	and.w	r3, r3, #1
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d010      	beq.n	8008c52 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8008c30:	693b      	ldr	r3, [r7, #16]
 8008c32:	09db      	lsrs	r3, r3, #7
 8008c34:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d00a      	beq.n	8008c52 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c40:	f043 0201 	orr.w	r2, r3, #1
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008c50:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8008c52:	697b      	ldr	r3, [r7, #20]
 8008c54:	0a9b      	lsrs	r3, r3, #10
 8008c56:	f003 0301 	and.w	r3, r3, #1
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d010      	beq.n	8008c80 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8008c5e:	693b      	ldr	r3, [r7, #16]
 8008c60:	09db      	lsrs	r3, r3, #7
 8008c62:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d00a      	beq.n	8008c80 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c6e:	f043 0208 	orr.w	r2, r3, #8
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008c7e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8008c80:	697b      	ldr	r3, [r7, #20]
 8008c82:	0a5b      	lsrs	r3, r3, #9
 8008c84:	f003 0301 	and.w	r3, r3, #1
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d010      	beq.n	8008cae <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8008c8c:	693b      	ldr	r3, [r7, #16]
 8008c8e:	09db      	lsrs	r3, r3, #7
 8008c90:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d00a      	beq.n	8008cae <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c9c:	f043 0202 	orr.w	r2, r3, #2
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008cac:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008cb2:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	f003 030b 	and.w	r3, r3, #11
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d003      	beq.n	8008cc6 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8008cbe:	68f9      	ldr	r1, [r7, #12]
 8008cc0:	6878      	ldr	r0, [r7, #4]
 8008cc2:	f000 fc27 	bl	8009514 <I2C_ITError>
  }
}
 8008cc6:	bf00      	nop
 8008cc8:	3718      	adds	r7, #24
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	bd80      	pop	{r7, pc}

08008cce <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008cce:	b480      	push	{r7}
 8008cd0:	b083      	sub	sp, #12
 8008cd2:	af00      	add	r7, sp, #0
 8008cd4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8008cd6:	bf00      	nop
 8008cd8:	370c      	adds	r7, #12
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce0:	4770      	bx	lr

08008ce2 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008ce2:	b480      	push	{r7}
 8008ce4:	b083      	sub	sp, #12
 8008ce6:	af00      	add	r7, sp, #0
 8008ce8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8008cea:	bf00      	nop
 8008cec:	370c      	adds	r7, #12
 8008cee:	46bd      	mov	sp, r7
 8008cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf4:	4770      	bx	lr

08008cf6 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8008cf6:	b480      	push	{r7}
 8008cf8:	b083      	sub	sp, #12
 8008cfa:	af00      	add	r7, sp, #0
 8008cfc:	6078      	str	r0, [r7, #4]
 8008cfe:	460b      	mov	r3, r1
 8008d00:	70fb      	strb	r3, [r7, #3]
 8008d02:	4613      	mov	r3, r2
 8008d04:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8008d06:	bf00      	nop
 8008d08:	370c      	adds	r7, #12
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d10:	4770      	bx	lr

08008d12 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008d12:	b480      	push	{r7}
 8008d14:	b083      	sub	sp, #12
 8008d16:	af00      	add	r7, sp, #0
 8008d18:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8008d1a:	bf00      	nop
 8008d1c:	370c      	adds	r7, #12
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d24:	4770      	bx	lr

08008d26 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008d26:	b480      	push	{r7}
 8008d28:	b083      	sub	sp, #12
 8008d2a:	af00      	add	r7, sp, #0
 8008d2c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8008d2e:	bf00      	nop
 8008d30:	370c      	adds	r7, #12
 8008d32:	46bd      	mov	sp, r7
 8008d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d38:	4770      	bx	lr

08008d3a <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8008d3a:	b580      	push	{r7, lr}
 8008d3c:	b086      	sub	sp, #24
 8008d3e:	af00      	add	r7, sp, #0
 8008d40:	60f8      	str	r0, [r7, #12]
 8008d42:	60b9      	str	r1, [r7, #8]
 8008d44:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d4a:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8008d4c:	68bb      	ldr	r3, [r7, #8]
 8008d4e:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008d56:	2b01      	cmp	r3, #1
 8008d58:	d101      	bne.n	8008d5e <I2C_Slave_ISR_IT+0x24>
 8008d5a:	2302      	movs	r3, #2
 8008d5c:	e0ec      	b.n	8008f38 <I2C_Slave_ISR_IT+0x1fe>
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	2201      	movs	r2, #1
 8008d62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008d66:	693b      	ldr	r3, [r7, #16]
 8008d68:	095b      	lsrs	r3, r3, #5
 8008d6a:	f003 0301 	and.w	r3, r3, #1
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d009      	beq.n	8008d86 <I2C_Slave_ISR_IT+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	095b      	lsrs	r3, r3, #5
 8008d76:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d003      	beq.n	8008d86 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8008d7e:	6939      	ldr	r1, [r7, #16]
 8008d80:	68f8      	ldr	r0, [r7, #12]
 8008d82:	f000 fa67 	bl	8009254 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008d86:	693b      	ldr	r3, [r7, #16]
 8008d88:	091b      	lsrs	r3, r3, #4
 8008d8a:	f003 0301 	and.w	r3, r3, #1
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d04d      	beq.n	8008e2e <I2C_Slave_ISR_IT+0xf4>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	091b      	lsrs	r3, r3, #4
 8008d96:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d047      	beq.n	8008e2e <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008da2:	b29b      	uxth	r3, r3
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d128      	bne.n	8008dfa <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008dae:	b2db      	uxtb	r3, r3
 8008db0:	2b28      	cmp	r3, #40	; 0x28
 8008db2:	d108      	bne.n	8008dc6 <I2C_Slave_ISR_IT+0x8c>
 8008db4:	697b      	ldr	r3, [r7, #20]
 8008db6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008dba:	d104      	bne.n	8008dc6 <I2C_Slave_ISR_IT+0x8c>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8008dbc:	6939      	ldr	r1, [r7, #16]
 8008dbe:	68f8      	ldr	r0, [r7, #12]
 8008dc0:	f000 fb52 	bl	8009468 <I2C_ITListenCplt>
 8008dc4:	e032      	b.n	8008e2c <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008dcc:	b2db      	uxtb	r3, r3
 8008dce:	2b29      	cmp	r3, #41	; 0x29
 8008dd0:	d10e      	bne.n	8008df0 <I2C_Slave_ISR_IT+0xb6>
 8008dd2:	697b      	ldr	r3, [r7, #20]
 8008dd4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008dd8:	d00a      	beq.n	8008df0 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	2210      	movs	r2, #16
 8008de0:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8008de2:	68f8      	ldr	r0, [r7, #12]
 8008de4:	f000 fc8d 	bl	8009702 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008de8:	68f8      	ldr	r0, [r7, #12]
 8008dea:	f000 f9d5 	bl	8009198 <I2C_ITSlaveSeqCplt>
 8008dee:	e01d      	b.n	8008e2c <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	2210      	movs	r2, #16
 8008df6:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8008df8:	e096      	b.n	8008f28 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	2210      	movs	r2, #16
 8008e00:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e06:	f043 0204 	orr.w	r2, r3, #4
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8008e0e:	697b      	ldr	r3, [r7, #20]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d004      	beq.n	8008e1e <I2C_Slave_ISR_IT+0xe4>
 8008e14:	697b      	ldr	r3, [r7, #20]
 8008e16:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008e1a:	f040 8085 	bne.w	8008f28 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e22:	4619      	mov	r1, r3
 8008e24:	68f8      	ldr	r0, [r7, #12]
 8008e26:	f000 fb75 	bl	8009514 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8008e2a:	e07d      	b.n	8008f28 <I2C_Slave_ISR_IT+0x1ee>
 8008e2c:	e07c      	b.n	8008f28 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8008e2e:	693b      	ldr	r3, [r7, #16]
 8008e30:	089b      	lsrs	r3, r3, #2
 8008e32:	f003 0301 	and.w	r3, r3, #1
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d030      	beq.n	8008e9c <I2C_Slave_ISR_IT+0x162>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	089b      	lsrs	r3, r3, #2
 8008e3e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d02a      	beq.n	8008e9c <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e4a:	b29b      	uxth	r3, r3
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d018      	beq.n	8008e82 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e5a:	b2d2      	uxtb	r2, r2
 8008e5c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e62:	1c5a      	adds	r2, r3, #1
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e6c:	3b01      	subs	r3, #1
 8008e6e:	b29a      	uxth	r2, r3
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e78:	b29b      	uxth	r3, r3
 8008e7a:	3b01      	subs	r3, #1
 8008e7c:	b29a      	uxth	r2, r3
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e86:	b29b      	uxth	r3, r3
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d14f      	bne.n	8008f2c <I2C_Slave_ISR_IT+0x1f2>
 8008e8c:	697b      	ldr	r3, [r7, #20]
 8008e8e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008e92:	d04b      	beq.n	8008f2c <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8008e94:	68f8      	ldr	r0, [r7, #12]
 8008e96:	f000 f97f 	bl	8009198 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8008e9a:	e047      	b.n	8008f2c <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008e9c:	693b      	ldr	r3, [r7, #16]
 8008e9e:	08db      	lsrs	r3, r3, #3
 8008ea0:	f003 0301 	and.w	r3, r3, #1
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d00a      	beq.n	8008ebe <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	08db      	lsrs	r3, r3, #3
 8008eac:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d004      	beq.n	8008ebe <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8008eb4:	6939      	ldr	r1, [r7, #16]
 8008eb6:	68f8      	ldr	r0, [r7, #12]
 8008eb8:	f000 f8ea 	bl	8009090 <I2C_ITAddrCplt>
 8008ebc:	e037      	b.n	8008f2e <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008ebe:	693b      	ldr	r3, [r7, #16]
 8008ec0:	085b      	lsrs	r3, r3, #1
 8008ec2:	f003 0301 	and.w	r3, r3, #1
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d031      	beq.n	8008f2e <I2C_Slave_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	085b      	lsrs	r3, r3, #1
 8008ece:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d02b      	beq.n	8008f2e <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008eda:	b29b      	uxth	r3, r3
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d018      	beq.n	8008f12 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ee4:	781a      	ldrb	r2, [r3, #0]
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ef0:	1c5a      	adds	r2, r3, #1
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008efa:	b29b      	uxth	r3, r3
 8008efc:	3b01      	subs	r3, #1
 8008efe:	b29a      	uxth	r2, r3
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f08:	3b01      	subs	r3, #1
 8008f0a:	b29a      	uxth	r2, r3
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	851a      	strh	r2, [r3, #40]	; 0x28
 8008f10:	e00d      	b.n	8008f2e <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8008f12:	697b      	ldr	r3, [r7, #20]
 8008f14:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008f18:	d002      	beq.n	8008f20 <I2C_Slave_ISR_IT+0x1e6>
 8008f1a:	697b      	ldr	r3, [r7, #20]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d106      	bne.n	8008f2e <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008f20:	68f8      	ldr	r0, [r7, #12]
 8008f22:	f000 f939 	bl	8009198 <I2C_ITSlaveSeqCplt>
 8008f26:	e002      	b.n	8008f2e <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8008f28:	bf00      	nop
 8008f2a:	e000      	b.n	8008f2e <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 8008f2c:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	2200      	movs	r2, #0
 8008f32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008f36:	2300      	movs	r3, #0
}
 8008f38:	4618      	mov	r0, r3
 8008f3a:	3718      	adds	r7, #24
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	bd80      	pop	{r7, pc}

08008f40 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b086      	sub	sp, #24
 8008f44:	af02      	add	r7, sp, #8
 8008f46:	60f8      	str	r0, [r7, #12]
 8008f48:	4608      	mov	r0, r1
 8008f4a:	4611      	mov	r1, r2
 8008f4c:	461a      	mov	r2, r3
 8008f4e:	4603      	mov	r3, r0
 8008f50:	817b      	strh	r3, [r7, #10]
 8008f52:	460b      	mov	r3, r1
 8008f54:	813b      	strh	r3, [r7, #8]
 8008f56:	4613      	mov	r3, r2
 8008f58:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8008f5a:	88fb      	ldrh	r3, [r7, #6]
 8008f5c:	b2da      	uxtb	r2, r3
 8008f5e:	8979      	ldrh	r1, [r7, #10]
 8008f60:	4b20      	ldr	r3, [pc, #128]	; (8008fe4 <I2C_RequestMemoryWrite+0xa4>)
 8008f62:	9300      	str	r3, [sp, #0]
 8008f64:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008f68:	68f8      	ldr	r0, [r7, #12]
 8008f6a:	f000 fdb5 	bl	8009ad8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008f6e:	69fa      	ldr	r2, [r7, #28]
 8008f70:	69b9      	ldr	r1, [r7, #24]
 8008f72:	68f8      	ldr	r0, [r7, #12]
 8008f74:	f000 fc47 	bl	8009806 <I2C_WaitOnTXISFlagUntilTimeout>
 8008f78:	4603      	mov	r3, r0
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d001      	beq.n	8008f82 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8008f7e:	2301      	movs	r3, #1
 8008f80:	e02c      	b.n	8008fdc <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008f82:	88fb      	ldrh	r3, [r7, #6]
 8008f84:	2b01      	cmp	r3, #1
 8008f86:	d105      	bne.n	8008f94 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008f88:	893b      	ldrh	r3, [r7, #8]
 8008f8a:	b2da      	uxtb	r2, r3
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	629a      	str	r2, [r3, #40]	; 0x28
 8008f92:	e015      	b.n	8008fc0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008f94:	893b      	ldrh	r3, [r7, #8]
 8008f96:	0a1b      	lsrs	r3, r3, #8
 8008f98:	b29b      	uxth	r3, r3
 8008f9a:	b2da      	uxtb	r2, r3
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008fa2:	69fa      	ldr	r2, [r7, #28]
 8008fa4:	69b9      	ldr	r1, [r7, #24]
 8008fa6:	68f8      	ldr	r0, [r7, #12]
 8008fa8:	f000 fc2d 	bl	8009806 <I2C_WaitOnTXISFlagUntilTimeout>
 8008fac:	4603      	mov	r3, r0
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d001      	beq.n	8008fb6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8008fb2:	2301      	movs	r3, #1
 8008fb4:	e012      	b.n	8008fdc <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008fb6:	893b      	ldrh	r3, [r7, #8]
 8008fb8:	b2da      	uxtb	r2, r3
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8008fc0:	69fb      	ldr	r3, [r7, #28]
 8008fc2:	9300      	str	r3, [sp, #0]
 8008fc4:	69bb      	ldr	r3, [r7, #24]
 8008fc6:	2200      	movs	r2, #0
 8008fc8:	2180      	movs	r1, #128	; 0x80
 8008fca:	68f8      	ldr	r0, [r7, #12]
 8008fcc:	f000 fbdb 	bl	8009786 <I2C_WaitOnFlagUntilTimeout>
 8008fd0:	4603      	mov	r3, r0
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d001      	beq.n	8008fda <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8008fd6:	2301      	movs	r3, #1
 8008fd8:	e000      	b.n	8008fdc <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8008fda:	2300      	movs	r3, #0
}
 8008fdc:	4618      	mov	r0, r3
 8008fde:	3710      	adds	r7, #16
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	bd80      	pop	{r7, pc}
 8008fe4:	80002000 	.word	0x80002000

08008fe8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b086      	sub	sp, #24
 8008fec:	af02      	add	r7, sp, #8
 8008fee:	60f8      	str	r0, [r7, #12]
 8008ff0:	4608      	mov	r0, r1
 8008ff2:	4611      	mov	r1, r2
 8008ff4:	461a      	mov	r2, r3
 8008ff6:	4603      	mov	r3, r0
 8008ff8:	817b      	strh	r3, [r7, #10]
 8008ffa:	460b      	mov	r3, r1
 8008ffc:	813b      	strh	r3, [r7, #8]
 8008ffe:	4613      	mov	r3, r2
 8009000:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8009002:	88fb      	ldrh	r3, [r7, #6]
 8009004:	b2da      	uxtb	r2, r3
 8009006:	8979      	ldrh	r1, [r7, #10]
 8009008:	4b20      	ldr	r3, [pc, #128]	; (800908c <I2C_RequestMemoryRead+0xa4>)
 800900a:	9300      	str	r3, [sp, #0]
 800900c:	2300      	movs	r3, #0
 800900e:	68f8      	ldr	r0, [r7, #12]
 8009010:	f000 fd62 	bl	8009ad8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009014:	69fa      	ldr	r2, [r7, #28]
 8009016:	69b9      	ldr	r1, [r7, #24]
 8009018:	68f8      	ldr	r0, [r7, #12]
 800901a:	f000 fbf4 	bl	8009806 <I2C_WaitOnTXISFlagUntilTimeout>
 800901e:	4603      	mov	r3, r0
 8009020:	2b00      	cmp	r3, #0
 8009022:	d001      	beq.n	8009028 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8009024:	2301      	movs	r3, #1
 8009026:	e02c      	b.n	8009082 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009028:	88fb      	ldrh	r3, [r7, #6]
 800902a:	2b01      	cmp	r3, #1
 800902c:	d105      	bne.n	800903a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800902e:	893b      	ldrh	r3, [r7, #8]
 8009030:	b2da      	uxtb	r2, r3
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	629a      	str	r2, [r3, #40]	; 0x28
 8009038:	e015      	b.n	8009066 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800903a:	893b      	ldrh	r3, [r7, #8]
 800903c:	0a1b      	lsrs	r3, r3, #8
 800903e:	b29b      	uxth	r3, r3
 8009040:	b2da      	uxtb	r2, r3
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009048:	69fa      	ldr	r2, [r7, #28]
 800904a:	69b9      	ldr	r1, [r7, #24]
 800904c:	68f8      	ldr	r0, [r7, #12]
 800904e:	f000 fbda 	bl	8009806 <I2C_WaitOnTXISFlagUntilTimeout>
 8009052:	4603      	mov	r3, r0
 8009054:	2b00      	cmp	r3, #0
 8009056:	d001      	beq.n	800905c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8009058:	2301      	movs	r3, #1
 800905a:	e012      	b.n	8009082 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800905c:	893b      	ldrh	r3, [r7, #8]
 800905e:	b2da      	uxtb	r2, r3
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8009066:	69fb      	ldr	r3, [r7, #28]
 8009068:	9300      	str	r3, [sp, #0]
 800906a:	69bb      	ldr	r3, [r7, #24]
 800906c:	2200      	movs	r2, #0
 800906e:	2140      	movs	r1, #64	; 0x40
 8009070:	68f8      	ldr	r0, [r7, #12]
 8009072:	f000 fb88 	bl	8009786 <I2C_WaitOnFlagUntilTimeout>
 8009076:	4603      	mov	r3, r0
 8009078:	2b00      	cmp	r3, #0
 800907a:	d001      	beq.n	8009080 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800907c:	2301      	movs	r3, #1
 800907e:	e000      	b.n	8009082 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8009080:	2300      	movs	r3, #0
}
 8009082:	4618      	mov	r0, r3
 8009084:	3710      	adds	r7, #16
 8009086:	46bd      	mov	sp, r7
 8009088:	bd80      	pop	{r7, pc}
 800908a:	bf00      	nop
 800908c:	80002000 	.word	0x80002000

08009090 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009090:	b580      	push	{r7, lr}
 8009092:	b084      	sub	sp, #16
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
 8009098:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80090a0:	b2db      	uxtb	r3, r3
 80090a2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80090a6:	2b28      	cmp	r3, #40	; 0x28
 80090a8:	d16a      	bne.n	8009180 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	699b      	ldr	r3, [r3, #24]
 80090b0:	0c1b      	lsrs	r3, r3, #16
 80090b2:	b2db      	uxtb	r3, r3
 80090b4:	f003 0301 	and.w	r3, r3, #1
 80090b8:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	699b      	ldr	r3, [r3, #24]
 80090c0:	0c1b      	lsrs	r3, r3, #16
 80090c2:	b29b      	uxth	r3, r3
 80090c4:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80090c8:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	689b      	ldr	r3, [r3, #8]
 80090d0:	b29b      	uxth	r3, r3
 80090d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80090d6:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	68db      	ldr	r3, [r3, #12]
 80090de:	b29b      	uxth	r3, r3
 80090e0:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80090e4:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	68db      	ldr	r3, [r3, #12]
 80090ea:	2b02      	cmp	r3, #2
 80090ec:	d138      	bne.n	8009160 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80090ee:	897b      	ldrh	r3, [r7, #10]
 80090f0:	09db      	lsrs	r3, r3, #7
 80090f2:	b29a      	uxth	r2, r3
 80090f4:	89bb      	ldrh	r3, [r7, #12]
 80090f6:	4053      	eors	r3, r2
 80090f8:	b29b      	uxth	r3, r3
 80090fa:	f003 0306 	and.w	r3, r3, #6
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d11c      	bne.n	800913c <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8009102:	897b      	ldrh	r3, [r7, #10]
 8009104:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800910a:	1c5a      	adds	r2, r3, #1
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009114:	2b02      	cmp	r3, #2
 8009116:	d13b      	bne.n	8009190 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	2200      	movs	r2, #0
 800911c:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	2208      	movs	r2, #8
 8009124:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	2200      	movs	r2, #0
 800912a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800912e:	89ba      	ldrh	r2, [r7, #12]
 8009130:	7bfb      	ldrb	r3, [r7, #15]
 8009132:	4619      	mov	r1, r3
 8009134:	6878      	ldr	r0, [r7, #4]
 8009136:	f7ff fdde 	bl	8008cf6 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800913a:	e029      	b.n	8009190 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800913c:	893b      	ldrh	r3, [r7, #8]
 800913e:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8009140:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009144:	6878      	ldr	r0, [r7, #4]
 8009146:	f000 fcf9 	bl	8009b3c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	2200      	movs	r2, #0
 800914e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8009152:	89ba      	ldrh	r2, [r7, #12]
 8009154:	7bfb      	ldrb	r3, [r7, #15]
 8009156:	4619      	mov	r1, r3
 8009158:	6878      	ldr	r0, [r7, #4]
 800915a:	f7ff fdcc 	bl	8008cf6 <HAL_I2C_AddrCallback>
}
 800915e:	e017      	b.n	8009190 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8009160:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009164:	6878      	ldr	r0, [r7, #4]
 8009166:	f000 fce9 	bl	8009b3c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	2200      	movs	r2, #0
 800916e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8009172:	89ba      	ldrh	r2, [r7, #12]
 8009174:	7bfb      	ldrb	r3, [r7, #15]
 8009176:	4619      	mov	r1, r3
 8009178:	6878      	ldr	r0, [r7, #4]
 800917a:	f7ff fdbc 	bl	8008cf6 <HAL_I2C_AddrCallback>
}
 800917e:	e007      	b.n	8009190 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	2208      	movs	r2, #8
 8009186:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	2200      	movs	r2, #0
 800918c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8009190:	bf00      	nop
 8009192:	3710      	adds	r7, #16
 8009194:	46bd      	mov	sp, r7
 8009196:	bd80      	pop	{r7, pc}

08009198 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8009198:	b580      	push	{r7, lr}
 800919a:	b084      	sub	sp, #16
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2200      	movs	r2, #0
 80091ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	0b9b      	lsrs	r3, r3, #14
 80091b4:	f003 0301 	and.w	r3, r3, #1
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d008      	beq.n	80091ce <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	681a      	ldr	r2, [r3, #0]
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80091ca:	601a      	str	r2, [r3, #0]
 80091cc:	e00d      	b.n	80091ea <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	0bdb      	lsrs	r3, r3, #15
 80091d2:	f003 0301 	and.w	r3, r3, #1
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d007      	beq.n	80091ea <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	681a      	ldr	r2, [r3, #0]
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80091e8:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80091f0:	b2db      	uxtb	r3, r3
 80091f2:	2b29      	cmp	r3, #41	; 0x29
 80091f4:	d112      	bne.n	800921c <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	2228      	movs	r2, #40	; 0x28
 80091fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	2221      	movs	r2, #33	; 0x21
 8009202:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009204:	2101      	movs	r1, #1
 8009206:	6878      	ldr	r0, [r7, #4]
 8009208:	f000 fc98 	bl	8009b3c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	2200      	movs	r2, #0
 8009210:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009214:	6878      	ldr	r0, [r7, #4]
 8009216:	f7ff fd5a 	bl	8008cce <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800921a:	e017      	b.n	800924c <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009222:	b2db      	uxtb	r3, r3
 8009224:	2b2a      	cmp	r3, #42	; 0x2a
 8009226:	d111      	bne.n	800924c <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	2228      	movs	r2, #40	; 0x28
 800922c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	2222      	movs	r2, #34	; 0x22
 8009234:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8009236:	2102      	movs	r1, #2
 8009238:	6878      	ldr	r0, [r7, #4]
 800923a:	f000 fc7f 	bl	8009b3c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	2200      	movs	r2, #0
 8009242:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009246:	6878      	ldr	r0, [r7, #4]
 8009248:	f7ff fd4b 	bl	8008ce2 <HAL_I2C_SlaveRxCpltCallback>
}
 800924c:	bf00      	nop
 800924e:	3710      	adds	r7, #16
 8009250:	46bd      	mov	sp, r7
 8009252:	bd80      	pop	{r7, pc}

08009254 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009254:	b580      	push	{r7, lr}
 8009256:	b086      	sub	sp, #24
 8009258:	af00      	add	r7, sp, #0
 800925a:	6078      	str	r0, [r7, #4]
 800925c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8009266:	683b      	ldr	r3, [r7, #0]
 8009268:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009270:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	2220      	movs	r2, #32
 8009278:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800927a:	7bfb      	ldrb	r3, [r7, #15]
 800927c:	2b21      	cmp	r3, #33	; 0x21
 800927e:	d002      	beq.n	8009286 <I2C_ITSlaveCplt+0x32>
 8009280:	7bfb      	ldrb	r3, [r7, #15]
 8009282:	2b29      	cmp	r3, #41	; 0x29
 8009284:	d108      	bne.n	8009298 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8009286:	f248 0101 	movw	r1, #32769	; 0x8001
 800928a:	6878      	ldr	r0, [r7, #4]
 800928c:	f000 fc56 	bl	8009b3c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	2221      	movs	r2, #33	; 0x21
 8009294:	631a      	str	r2, [r3, #48]	; 0x30
 8009296:	e00d      	b.n	80092b4 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009298:	7bfb      	ldrb	r3, [r7, #15]
 800929a:	2b22      	cmp	r3, #34	; 0x22
 800929c:	d002      	beq.n	80092a4 <I2C_ITSlaveCplt+0x50>
 800929e:	7bfb      	ldrb	r3, [r7, #15]
 80092a0:	2b2a      	cmp	r3, #42	; 0x2a
 80092a2:	d107      	bne.n	80092b4 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80092a4:	f248 0102 	movw	r1, #32770	; 0x8002
 80092a8:	6878      	ldr	r0, [r7, #4]
 80092aa:	f000 fc47 	bl	8009b3c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	2222      	movs	r2, #34	; 0x22
 80092b2:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	685a      	ldr	r2, [r3, #4]
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80092c2:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	6859      	ldr	r1, [r3, #4]
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681a      	ldr	r2, [r3, #0]
 80092ce:	4b64      	ldr	r3, [pc, #400]	; (8009460 <I2C_ITSlaveCplt+0x20c>)
 80092d0:	400b      	ands	r3, r1
 80092d2:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80092d4:	6878      	ldr	r0, [r7, #4]
 80092d6:	f000 fa14 	bl	8009702 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80092da:	693b      	ldr	r3, [r7, #16]
 80092dc:	0b9b      	lsrs	r3, r3, #14
 80092de:	f003 0301 	and.w	r3, r3, #1
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d013      	beq.n	800930e <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	681a      	ldr	r2, [r3, #0]
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80092f4:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d020      	beq.n	8009340 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	685b      	ldr	r3, [r3, #4]
 8009306:	b29a      	uxth	r2, r3
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800930c:	e018      	b.n	8009340 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800930e:	693b      	ldr	r3, [r7, #16]
 8009310:	0bdb      	lsrs	r3, r3, #15
 8009312:	f003 0301 	and.w	r3, r3, #1
 8009316:	2b00      	cmp	r3, #0
 8009318:	d012      	beq.n	8009340 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	681a      	ldr	r2, [r3, #0]
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009328:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800932e:	2b00      	cmp	r3, #0
 8009330:	d006      	beq.n	8009340 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	685b      	ldr	r3, [r3, #4]
 800933a:	b29a      	uxth	r2, r3
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8009340:	697b      	ldr	r3, [r7, #20]
 8009342:	089b      	lsrs	r3, r3, #2
 8009344:	f003 0301 	and.w	r3, r3, #1
 8009348:	2b00      	cmp	r3, #0
 800934a:	d020      	beq.n	800938e <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800934c:	697b      	ldr	r3, [r7, #20]
 800934e:	f023 0304 	bic.w	r3, r3, #4
 8009352:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800935e:	b2d2      	uxtb	r2, r2
 8009360:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009366:	1c5a      	adds	r2, r3, #1
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009370:	2b00      	cmp	r3, #0
 8009372:	d00c      	beq.n	800938e <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009378:	3b01      	subs	r3, #1
 800937a:	b29a      	uxth	r2, r3
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009384:	b29b      	uxth	r3, r3
 8009386:	3b01      	subs	r3, #1
 8009388:	b29a      	uxth	r2, r3
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009392:	b29b      	uxth	r3, r3
 8009394:	2b00      	cmp	r3, #0
 8009396:	d005      	beq.n	80093a4 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800939c:	f043 0204 	orr.w	r2, r3, #4
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	2200      	movs	r2, #0
 80093a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	2200      	movs	r2, #0
 80093b0:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d010      	beq.n	80093dc <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80093be:	4619      	mov	r1, r3
 80093c0:	6878      	ldr	r0, [r7, #4]
 80093c2:	f000 f8a7 	bl	8009514 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80093cc:	b2db      	uxtb	r3, r3
 80093ce:	2b28      	cmp	r3, #40	; 0x28
 80093d0:	d141      	bne.n	8009456 <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80093d2:	6979      	ldr	r1, [r7, #20]
 80093d4:	6878      	ldr	r0, [r7, #4]
 80093d6:	f000 f847 	bl	8009468 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80093da:	e03c      	b.n	8009456 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093e0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80093e4:	d014      	beq.n	8009410 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 80093e6:	6878      	ldr	r0, [r7, #4]
 80093e8:	f7ff fed6 	bl	8009198 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	4a1d      	ldr	r2, [pc, #116]	; (8009464 <I2C_ITSlaveCplt+0x210>)
 80093f0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	2220      	movs	r2, #32
 80093f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	2200      	movs	r2, #0
 80093fe:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	2200      	movs	r2, #0
 8009404:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8009408:	6878      	ldr	r0, [r7, #4]
 800940a:	f7ff fc82 	bl	8008d12 <HAL_I2C_ListenCpltCallback>
}
 800940e:	e022      	b.n	8009456 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009416:	b2db      	uxtb	r3, r3
 8009418:	2b22      	cmp	r3, #34	; 0x22
 800941a:	d10e      	bne.n	800943a <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	2220      	movs	r2, #32
 8009420:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	2200      	movs	r2, #0
 8009428:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	2200      	movs	r2, #0
 800942e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009432:	6878      	ldr	r0, [r7, #4]
 8009434:	f7ff fc55 	bl	8008ce2 <HAL_I2C_SlaveRxCpltCallback>
}
 8009438:	e00d      	b.n	8009456 <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	2220      	movs	r2, #32
 800943e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	2200      	movs	r2, #0
 8009446:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	2200      	movs	r2, #0
 800944c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009450:	6878      	ldr	r0, [r7, #4]
 8009452:	f7ff fc3c 	bl	8008cce <HAL_I2C_SlaveTxCpltCallback>
}
 8009456:	bf00      	nop
 8009458:	3718      	adds	r7, #24
 800945a:	46bd      	mov	sp, r7
 800945c:	bd80      	pop	{r7, pc}
 800945e:	bf00      	nop
 8009460:	fe00e800 	.word	0xfe00e800
 8009464:	ffff0000 	.word	0xffff0000

08009468 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009468:	b580      	push	{r7, lr}
 800946a:	b082      	sub	sp, #8
 800946c:	af00      	add	r7, sp, #0
 800946e:	6078      	str	r0, [r7, #4]
 8009470:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	4a26      	ldr	r2, [pc, #152]	; (8009510 <I2C_ITListenCplt+0xa8>)
 8009476:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	2200      	movs	r2, #0
 800947c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	2220      	movs	r2, #32
 8009482:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	2200      	movs	r2, #0
 800948a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	2200      	movs	r2, #0
 8009492:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8009494:	683b      	ldr	r3, [r7, #0]
 8009496:	089b      	lsrs	r3, r3, #2
 8009498:	f003 0301 	and.w	r3, r3, #1
 800949c:	2b00      	cmp	r3, #0
 800949e:	d022      	beq.n	80094e6 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094aa:	b2d2      	uxtb	r2, r2
 80094ac:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094b2:	1c5a      	adds	r2, r3, #1
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d012      	beq.n	80094e6 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80094c4:	3b01      	subs	r3, #1
 80094c6:	b29a      	uxth	r2, r3
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094d0:	b29b      	uxth	r3, r3
 80094d2:	3b01      	subs	r3, #1
 80094d4:	b29a      	uxth	r2, r3
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80094de:	f043 0204 	orr.w	r2, r3, #4
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80094e6:	f248 0103 	movw	r1, #32771	; 0x8003
 80094ea:	6878      	ldr	r0, [r7, #4]
 80094ec:	f000 fb26 	bl	8009b3c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	2210      	movs	r2, #16
 80094f6:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	2200      	movs	r2, #0
 80094fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8009500:	6878      	ldr	r0, [r7, #4]
 8009502:	f7ff fc06 	bl	8008d12 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8009506:	bf00      	nop
 8009508:	3708      	adds	r7, #8
 800950a:	46bd      	mov	sp, r7
 800950c:	bd80      	pop	{r7, pc}
 800950e:	bf00      	nop
 8009510:	ffff0000 	.word	0xffff0000

08009514 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8009514:	b580      	push	{r7, lr}
 8009516:	b084      	sub	sp, #16
 8009518:	af00      	add	r7, sp, #0
 800951a:	6078      	str	r0, [r7, #4]
 800951c:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009524:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	2200      	movs	r2, #0
 800952a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	4a5d      	ldr	r2, [pc, #372]	; (80096a8 <I2C_ITError+0x194>)
 8009532:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	2200      	movs	r2, #0
 8009538:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	431a      	orrs	r2, r3
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8009546:	7bfb      	ldrb	r3, [r7, #15]
 8009548:	2b28      	cmp	r3, #40	; 0x28
 800954a:	d005      	beq.n	8009558 <I2C_ITError+0x44>
 800954c:	7bfb      	ldrb	r3, [r7, #15]
 800954e:	2b29      	cmp	r3, #41	; 0x29
 8009550:	d002      	beq.n	8009558 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8009552:	7bfb      	ldrb	r3, [r7, #15]
 8009554:	2b2a      	cmp	r3, #42	; 0x2a
 8009556:	d10b      	bne.n	8009570 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009558:	2103      	movs	r1, #3
 800955a:	6878      	ldr	r0, [r7, #4]
 800955c:	f000 faee 	bl	8009b3c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	2228      	movs	r2, #40	; 0x28
 8009564:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	4a50      	ldr	r2, [pc, #320]	; (80096ac <I2C_ITError+0x198>)
 800956c:	635a      	str	r2, [r3, #52]	; 0x34
 800956e:	e011      	b.n	8009594 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009570:	f248 0103 	movw	r1, #32771	; 0x8003
 8009574:	6878      	ldr	r0, [r7, #4]
 8009576:	f000 fae1 	bl	8009b3c <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009580:	b2db      	uxtb	r3, r3
 8009582:	2b60      	cmp	r3, #96	; 0x60
 8009584:	d003      	beq.n	800958e <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	2220      	movs	r2, #32
 800958a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	2200      	movs	r2, #0
 8009592:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009598:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d039      	beq.n	8009616 <I2C_ITError+0x102>
 80095a2:	68bb      	ldr	r3, [r7, #8]
 80095a4:	2b11      	cmp	r3, #17
 80095a6:	d002      	beq.n	80095ae <I2C_ITError+0x9a>
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	2b21      	cmp	r3, #33	; 0x21
 80095ac:	d133      	bne.n	8009616 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80095b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80095bc:	d107      	bne.n	80095ce <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	681a      	ldr	r2, [r3, #0]
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80095cc:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095d2:	4618      	mov	r0, r3
 80095d4:	f7fe fd04 	bl	8007fe0 <HAL_DMA_GetState>
 80095d8:	4603      	mov	r3, r0
 80095da:	2b01      	cmp	r3, #1
 80095dc:	d017      	beq.n	800960e <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095e2:	4a33      	ldr	r2, [pc, #204]	; (80096b0 <I2C_ITError+0x19c>)
 80095e4:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	2200      	movs	r2, #0
 80095ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095f2:	4618      	mov	r0, r3
 80095f4:	f7fe fc04 	bl	8007e00 <HAL_DMA_Abort_IT>
 80095f8:	4603      	mov	r3, r0
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d04d      	beq.n	800969a <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009602:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009604:	687a      	ldr	r2, [r7, #4]
 8009606:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009608:	4610      	mov	r0, r2
 800960a:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800960c:	e045      	b.n	800969a <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800960e:	6878      	ldr	r0, [r7, #4]
 8009610:	f000 f850 	bl	80096b4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009614:	e041      	b.n	800969a <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800961a:	2b00      	cmp	r3, #0
 800961c:	d039      	beq.n	8009692 <I2C_ITError+0x17e>
 800961e:	68bb      	ldr	r3, [r7, #8]
 8009620:	2b12      	cmp	r3, #18
 8009622:	d002      	beq.n	800962a <I2C_ITError+0x116>
 8009624:	68bb      	ldr	r3, [r7, #8]
 8009626:	2b22      	cmp	r3, #34	; 0x22
 8009628:	d133      	bne.n	8009692 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009634:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009638:	d107      	bne.n	800964a <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	681a      	ldr	r2, [r3, #0]
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009648:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800964e:	4618      	mov	r0, r3
 8009650:	f7fe fcc6 	bl	8007fe0 <HAL_DMA_GetState>
 8009654:	4603      	mov	r3, r0
 8009656:	2b01      	cmp	r3, #1
 8009658:	d017      	beq.n	800968a <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800965e:	4a14      	ldr	r2, [pc, #80]	; (80096b0 <I2C_ITError+0x19c>)
 8009660:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	2200      	movs	r2, #0
 8009666:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800966e:	4618      	mov	r0, r3
 8009670:	f7fe fbc6 	bl	8007e00 <HAL_DMA_Abort_IT>
 8009674:	4603      	mov	r3, r0
 8009676:	2b00      	cmp	r3, #0
 8009678:	d011      	beq.n	800969e <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800967e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009680:	687a      	ldr	r2, [r7, #4]
 8009682:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8009684:	4610      	mov	r0, r2
 8009686:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009688:	e009      	b.n	800969e <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800968a:	6878      	ldr	r0, [r7, #4]
 800968c:	f000 f812 	bl	80096b4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009690:	e005      	b.n	800969e <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8009692:	6878      	ldr	r0, [r7, #4]
 8009694:	f000 f80e 	bl	80096b4 <I2C_TreatErrorCallback>
  }
}
 8009698:	e002      	b.n	80096a0 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800969a:	bf00      	nop
 800969c:	e000      	b.n	80096a0 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800969e:	bf00      	nop
}
 80096a0:	bf00      	nop
 80096a2:	3710      	adds	r7, #16
 80096a4:	46bd      	mov	sp, r7
 80096a6:	bd80      	pop	{r7, pc}
 80096a8:	ffff0000 	.word	0xffff0000
 80096ac:	08008d3b 	.word	0x08008d3b
 80096b0:	0800974b 	.word	0x0800974b

080096b4 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80096b4:	b580      	push	{r7, lr}
 80096b6:	b082      	sub	sp, #8
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80096c2:	b2db      	uxtb	r3, r3
 80096c4:	2b60      	cmp	r3, #96	; 0x60
 80096c6:	d10e      	bne.n	80096e6 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	2220      	movs	r2, #32
 80096cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	2200      	movs	r2, #0
 80096d4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	2200      	movs	r2, #0
 80096da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80096de:	6878      	ldr	r0, [r7, #4]
 80096e0:	f7ff fb21 	bl	8008d26 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80096e4:	e009      	b.n	80096fa <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	2200      	movs	r2, #0
 80096ea:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	2200      	movs	r2, #0
 80096f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80096f4:	6878      	ldr	r0, [r7, #4]
 80096f6:	f7fc f867 	bl	80057c8 <HAL_I2C_ErrorCallback>
}
 80096fa:	bf00      	nop
 80096fc:	3708      	adds	r7, #8
 80096fe:	46bd      	mov	sp, r7
 8009700:	bd80      	pop	{r7, pc}

08009702 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009702:	b480      	push	{r7}
 8009704:	b083      	sub	sp, #12
 8009706:	af00      	add	r7, sp, #0
 8009708:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	699b      	ldr	r3, [r3, #24]
 8009710:	f003 0302 	and.w	r3, r3, #2
 8009714:	2b02      	cmp	r3, #2
 8009716:	d103      	bne.n	8009720 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	2200      	movs	r2, #0
 800971e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	699b      	ldr	r3, [r3, #24]
 8009726:	f003 0301 	and.w	r3, r3, #1
 800972a:	2b01      	cmp	r3, #1
 800972c:	d007      	beq.n	800973e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	699a      	ldr	r2, [r3, #24]
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	f042 0201 	orr.w	r2, r2, #1
 800973c:	619a      	str	r2, [r3, #24]
  }
}
 800973e:	bf00      	nop
 8009740:	370c      	adds	r7, #12
 8009742:	46bd      	mov	sp, r7
 8009744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009748:	4770      	bx	lr

0800974a <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800974a:	b580      	push	{r7, lr}
 800974c:	b084      	sub	sp, #16
 800974e:	af00      	add	r7, sp, #0
 8009750:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009756:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800975c:	2b00      	cmp	r3, #0
 800975e:	d003      	beq.n	8009768 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009764:	2200      	movs	r2, #0
 8009766:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800976c:	2b00      	cmp	r3, #0
 800976e:	d003      	beq.n	8009778 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009774:	2200      	movs	r2, #0
 8009776:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8009778:	68f8      	ldr	r0, [r7, #12]
 800977a:	f7ff ff9b 	bl	80096b4 <I2C_TreatErrorCallback>
}
 800977e:	bf00      	nop
 8009780:	3710      	adds	r7, #16
 8009782:	46bd      	mov	sp, r7
 8009784:	bd80      	pop	{r7, pc}

08009786 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009786:	b580      	push	{r7, lr}
 8009788:	b084      	sub	sp, #16
 800978a:	af00      	add	r7, sp, #0
 800978c:	60f8      	str	r0, [r7, #12]
 800978e:	60b9      	str	r1, [r7, #8]
 8009790:	603b      	str	r3, [r7, #0]
 8009792:	4613      	mov	r3, r2
 8009794:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009796:	e022      	b.n	80097de <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009798:	683b      	ldr	r3, [r7, #0]
 800979a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800979e:	d01e      	beq.n	80097de <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80097a0:	f7fe f844 	bl	800782c <HAL_GetTick>
 80097a4:	4602      	mov	r2, r0
 80097a6:	69bb      	ldr	r3, [r7, #24]
 80097a8:	1ad3      	subs	r3, r2, r3
 80097aa:	683a      	ldr	r2, [r7, #0]
 80097ac:	429a      	cmp	r2, r3
 80097ae:	d302      	bcc.n	80097b6 <I2C_WaitOnFlagUntilTimeout+0x30>
 80097b0:	683b      	ldr	r3, [r7, #0]
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d113      	bne.n	80097de <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80097ba:	f043 0220 	orr.w	r2, r3, #32
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	2220      	movs	r2, #32
 80097c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	2200      	movs	r2, #0
 80097ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	2200      	movs	r2, #0
 80097d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80097da:	2301      	movs	r3, #1
 80097dc:	e00f      	b.n	80097fe <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	699a      	ldr	r2, [r3, #24]
 80097e4:	68bb      	ldr	r3, [r7, #8]
 80097e6:	4013      	ands	r3, r2
 80097e8:	68ba      	ldr	r2, [r7, #8]
 80097ea:	429a      	cmp	r2, r3
 80097ec:	bf0c      	ite	eq
 80097ee:	2301      	moveq	r3, #1
 80097f0:	2300      	movne	r3, #0
 80097f2:	b2db      	uxtb	r3, r3
 80097f4:	461a      	mov	r2, r3
 80097f6:	79fb      	ldrb	r3, [r7, #7]
 80097f8:	429a      	cmp	r2, r3
 80097fa:	d0cd      	beq.n	8009798 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80097fc:	2300      	movs	r3, #0
}
 80097fe:	4618      	mov	r0, r3
 8009800:	3710      	adds	r7, #16
 8009802:	46bd      	mov	sp, r7
 8009804:	bd80      	pop	{r7, pc}

08009806 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009806:	b580      	push	{r7, lr}
 8009808:	b084      	sub	sp, #16
 800980a:	af00      	add	r7, sp, #0
 800980c:	60f8      	str	r0, [r7, #12]
 800980e:	60b9      	str	r1, [r7, #8]
 8009810:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009812:	e02c      	b.n	800986e <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009814:	687a      	ldr	r2, [r7, #4]
 8009816:	68b9      	ldr	r1, [r7, #8]
 8009818:	68f8      	ldr	r0, [r7, #12]
 800981a:	f000 f871 	bl	8009900 <I2C_IsErrorOccurred>
 800981e:	4603      	mov	r3, r0
 8009820:	2b00      	cmp	r3, #0
 8009822:	d001      	beq.n	8009828 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009824:	2301      	movs	r3, #1
 8009826:	e02a      	b.n	800987e <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009828:	68bb      	ldr	r3, [r7, #8]
 800982a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800982e:	d01e      	beq.n	800986e <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009830:	f7fd fffc 	bl	800782c <HAL_GetTick>
 8009834:	4602      	mov	r2, r0
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	1ad3      	subs	r3, r2, r3
 800983a:	68ba      	ldr	r2, [r7, #8]
 800983c:	429a      	cmp	r2, r3
 800983e:	d302      	bcc.n	8009846 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009840:	68bb      	ldr	r3, [r7, #8]
 8009842:	2b00      	cmp	r3, #0
 8009844:	d113      	bne.n	800986e <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800984a:	f043 0220 	orr.w	r2, r3, #32
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	2220      	movs	r2, #32
 8009856:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	2200      	movs	r2, #0
 800985e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	2200      	movs	r2, #0
 8009866:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800986a:	2301      	movs	r3, #1
 800986c:	e007      	b.n	800987e <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	699b      	ldr	r3, [r3, #24]
 8009874:	f003 0302 	and.w	r3, r3, #2
 8009878:	2b02      	cmp	r3, #2
 800987a:	d1cb      	bne.n	8009814 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800987c:	2300      	movs	r3, #0
}
 800987e:	4618      	mov	r0, r3
 8009880:	3710      	adds	r7, #16
 8009882:	46bd      	mov	sp, r7
 8009884:	bd80      	pop	{r7, pc}

08009886 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009886:	b580      	push	{r7, lr}
 8009888:	b084      	sub	sp, #16
 800988a:	af00      	add	r7, sp, #0
 800988c:	60f8      	str	r0, [r7, #12]
 800988e:	60b9      	str	r1, [r7, #8]
 8009890:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009892:	e028      	b.n	80098e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009894:	687a      	ldr	r2, [r7, #4]
 8009896:	68b9      	ldr	r1, [r7, #8]
 8009898:	68f8      	ldr	r0, [r7, #12]
 800989a:	f000 f831 	bl	8009900 <I2C_IsErrorOccurred>
 800989e:	4603      	mov	r3, r0
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d001      	beq.n	80098a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80098a4:	2301      	movs	r3, #1
 80098a6:	e026      	b.n	80098f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80098a8:	f7fd ffc0 	bl	800782c <HAL_GetTick>
 80098ac:	4602      	mov	r2, r0
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	1ad3      	subs	r3, r2, r3
 80098b2:	68ba      	ldr	r2, [r7, #8]
 80098b4:	429a      	cmp	r2, r3
 80098b6:	d302      	bcc.n	80098be <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80098b8:	68bb      	ldr	r3, [r7, #8]
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d113      	bne.n	80098e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80098c2:	f043 0220 	orr.w	r2, r3, #32
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	2220      	movs	r2, #32
 80098ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	2200      	movs	r2, #0
 80098d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	2200      	movs	r2, #0
 80098de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80098e2:	2301      	movs	r3, #1
 80098e4:	e007      	b.n	80098f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	699b      	ldr	r3, [r3, #24]
 80098ec:	f003 0320 	and.w	r3, r3, #32
 80098f0:	2b20      	cmp	r3, #32
 80098f2:	d1cf      	bne.n	8009894 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80098f4:	2300      	movs	r3, #0
}
 80098f6:	4618      	mov	r0, r3
 80098f8:	3710      	adds	r7, #16
 80098fa:	46bd      	mov	sp, r7
 80098fc:	bd80      	pop	{r7, pc}
	...

08009900 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009900:	b580      	push	{r7, lr}
 8009902:	b08a      	sub	sp, #40	; 0x28
 8009904:	af00      	add	r7, sp, #0
 8009906:	60f8      	str	r0, [r7, #12]
 8009908:	60b9      	str	r1, [r7, #8]
 800990a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800990c:	2300      	movs	r3, #0
 800990e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	699b      	ldr	r3, [r3, #24]
 8009918:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800991a:	2300      	movs	r3, #0
 800991c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8009922:	69bb      	ldr	r3, [r7, #24]
 8009924:	f003 0310 	and.w	r3, r3, #16
 8009928:	2b00      	cmp	r3, #0
 800992a:	d075      	beq.n	8009a18 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	2210      	movs	r2, #16
 8009932:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009934:	e056      	b.n	80099e4 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8009936:	68bb      	ldr	r3, [r7, #8]
 8009938:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800993c:	d052      	beq.n	80099e4 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800993e:	f7fd ff75 	bl	800782c <HAL_GetTick>
 8009942:	4602      	mov	r2, r0
 8009944:	69fb      	ldr	r3, [r7, #28]
 8009946:	1ad3      	subs	r3, r2, r3
 8009948:	68ba      	ldr	r2, [r7, #8]
 800994a:	429a      	cmp	r2, r3
 800994c:	d302      	bcc.n	8009954 <I2C_IsErrorOccurred+0x54>
 800994e:	68bb      	ldr	r3, [r7, #8]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d147      	bne.n	80099e4 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	685b      	ldr	r3, [r3, #4]
 800995a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800995e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009966:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	699b      	ldr	r3, [r3, #24]
 800996e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009972:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009976:	d12e      	bne.n	80099d6 <I2C_IsErrorOccurred+0xd6>
 8009978:	697b      	ldr	r3, [r7, #20]
 800997a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800997e:	d02a      	beq.n	80099d6 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8009980:	7cfb      	ldrb	r3, [r7, #19]
 8009982:	2b20      	cmp	r3, #32
 8009984:	d027      	beq.n	80099d6 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	685a      	ldr	r2, [r3, #4]
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009994:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8009996:	f7fd ff49 	bl	800782c <HAL_GetTick>
 800999a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800999c:	e01b      	b.n	80099d6 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800999e:	f7fd ff45 	bl	800782c <HAL_GetTick>
 80099a2:	4602      	mov	r2, r0
 80099a4:	69fb      	ldr	r3, [r7, #28]
 80099a6:	1ad3      	subs	r3, r2, r3
 80099a8:	2b19      	cmp	r3, #25
 80099aa:	d914      	bls.n	80099d6 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80099b0:	f043 0220 	orr.w	r2, r3, #32
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	2220      	movs	r2, #32
 80099bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	2200      	movs	r2, #0
 80099c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	2200      	movs	r2, #0
 80099cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 80099d0:	2301      	movs	r3, #1
 80099d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	699b      	ldr	r3, [r3, #24]
 80099dc:	f003 0320 	and.w	r3, r3, #32
 80099e0:	2b20      	cmp	r3, #32
 80099e2:	d1dc      	bne.n	800999e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	699b      	ldr	r3, [r3, #24]
 80099ea:	f003 0320 	and.w	r3, r3, #32
 80099ee:	2b20      	cmp	r3, #32
 80099f0:	d003      	beq.n	80099fa <I2C_IsErrorOccurred+0xfa>
 80099f2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d09d      	beq.n	8009936 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80099fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d103      	bne.n	8009a0a <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	2220      	movs	r2, #32
 8009a08:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8009a0a:	6a3b      	ldr	r3, [r7, #32]
 8009a0c:	f043 0304 	orr.w	r3, r3, #4
 8009a10:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8009a12:	2301      	movs	r3, #1
 8009a14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	699b      	ldr	r3, [r3, #24]
 8009a1e:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8009a20:	69bb      	ldr	r3, [r7, #24]
 8009a22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d00b      	beq.n	8009a42 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8009a2a:	6a3b      	ldr	r3, [r7, #32]
 8009a2c:	f043 0301 	orr.w	r3, r3, #1
 8009a30:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009a3a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009a3c:	2301      	movs	r3, #1
 8009a3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009a42:	69bb      	ldr	r3, [r7, #24]
 8009a44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d00b      	beq.n	8009a64 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8009a4c:	6a3b      	ldr	r3, [r7, #32]
 8009a4e:	f043 0308 	orr.w	r3, r3, #8
 8009a52:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009a5c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009a5e:	2301      	movs	r3, #1
 8009a60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8009a64:	69bb      	ldr	r3, [r7, #24]
 8009a66:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d00b      	beq.n	8009a86 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8009a6e:	6a3b      	ldr	r3, [r7, #32]
 8009a70:	f043 0302 	orr.w	r3, r3, #2
 8009a74:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009a7e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009a80:	2301      	movs	r3, #1
 8009a82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8009a86:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d01c      	beq.n	8009ac8 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009a8e:	68f8      	ldr	r0, [r7, #12]
 8009a90:	f7ff fe37 	bl	8009702 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	6859      	ldr	r1, [r3, #4]
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	681a      	ldr	r2, [r3, #0]
 8009a9e:	4b0d      	ldr	r3, [pc, #52]	; (8009ad4 <I2C_IsErrorOccurred+0x1d4>)
 8009aa0:	400b      	ands	r3, r1
 8009aa2:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009aa8:	6a3b      	ldr	r3, [r7, #32]
 8009aaa:	431a      	orrs	r2, r3
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	2220      	movs	r2, #32
 8009ab4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	2200      	movs	r2, #0
 8009abc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	2200      	movs	r2, #0
 8009ac4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8009ac8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8009acc:	4618      	mov	r0, r3
 8009ace:	3728      	adds	r7, #40	; 0x28
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	bd80      	pop	{r7, pc}
 8009ad4:	fe00e800 	.word	0xfe00e800

08009ad8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8009ad8:	b480      	push	{r7}
 8009ada:	b087      	sub	sp, #28
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	60f8      	str	r0, [r7, #12]
 8009ae0:	607b      	str	r3, [r7, #4]
 8009ae2:	460b      	mov	r3, r1
 8009ae4:	817b      	strh	r3, [r7, #10]
 8009ae6:	4613      	mov	r3, r2
 8009ae8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009aea:	897b      	ldrh	r3, [r7, #10]
 8009aec:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009af0:	7a7b      	ldrb	r3, [r7, #9]
 8009af2:	041b      	lsls	r3, r3, #16
 8009af4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009af8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009afe:	6a3b      	ldr	r3, [r7, #32]
 8009b00:	4313      	orrs	r3, r2
 8009b02:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009b06:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	685a      	ldr	r2, [r3, #4]
 8009b0e:	6a3b      	ldr	r3, [r7, #32]
 8009b10:	0d5b      	lsrs	r3, r3, #21
 8009b12:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8009b16:	4b08      	ldr	r3, [pc, #32]	; (8009b38 <I2C_TransferConfig+0x60>)
 8009b18:	430b      	orrs	r3, r1
 8009b1a:	43db      	mvns	r3, r3
 8009b1c:	ea02 0103 	and.w	r1, r2, r3
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	697a      	ldr	r2, [r7, #20]
 8009b26:	430a      	orrs	r2, r1
 8009b28:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8009b2a:	bf00      	nop
 8009b2c:	371c      	adds	r7, #28
 8009b2e:	46bd      	mov	sp, r7
 8009b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b34:	4770      	bx	lr
 8009b36:	bf00      	nop
 8009b38:	03ff63ff 	.word	0x03ff63ff

08009b3c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8009b3c:	b480      	push	{r7}
 8009b3e:	b085      	sub	sp, #20
 8009b40:	af00      	add	r7, sp, #0
 8009b42:	6078      	str	r0, [r7, #4]
 8009b44:	460b      	mov	r3, r1
 8009b46:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8009b48:	2300      	movs	r3, #0
 8009b4a:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8009b4c:	887b      	ldrh	r3, [r7, #2]
 8009b4e:	f003 0301 	and.w	r3, r3, #1
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d00f      	beq.n	8009b76 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8009b5c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009b64:	b2db      	uxtb	r3, r3
 8009b66:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009b6a:	2b28      	cmp	r3, #40	; 0x28
 8009b6c:	d003      	beq.n	8009b76 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8009b74:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8009b76:	887b      	ldrh	r3, [r7, #2]
 8009b78:	f003 0302 	and.w	r3, r3, #2
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d00f      	beq.n	8009ba0 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8009b86:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009b8e:	b2db      	uxtb	r3, r3
 8009b90:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009b94:	2b28      	cmp	r3, #40	; 0x28
 8009b96:	d003      	beq.n	8009ba0 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8009b9e:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8009ba0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	da03      	bge.n	8009bb0 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8009bae:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8009bb0:	887b      	ldrh	r3, [r7, #2]
 8009bb2:	2b10      	cmp	r3, #16
 8009bb4:	d103      	bne.n	8009bbe <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8009bbc:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8009bbe:	887b      	ldrh	r3, [r7, #2]
 8009bc0:	2b20      	cmp	r3, #32
 8009bc2:	d103      	bne.n	8009bcc <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	f043 0320 	orr.w	r3, r3, #32
 8009bca:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8009bcc:	887b      	ldrh	r3, [r7, #2]
 8009bce:	2b40      	cmp	r3, #64	; 0x40
 8009bd0:	d103      	bne.n	8009bda <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009bd8:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	6819      	ldr	r1, [r3, #0]
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	43da      	mvns	r2, r3
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	400a      	ands	r2, r1
 8009bea:	601a      	str	r2, [r3, #0]
}
 8009bec:	bf00      	nop
 8009bee:	3714      	adds	r7, #20
 8009bf0:	46bd      	mov	sp, r7
 8009bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf6:	4770      	bx	lr

08009bf8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009bf8:	b480      	push	{r7}
 8009bfa:	b083      	sub	sp, #12
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	6078      	str	r0, [r7, #4]
 8009c00:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009c08:	b2db      	uxtb	r3, r3
 8009c0a:	2b20      	cmp	r3, #32
 8009c0c:	d138      	bne.n	8009c80 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009c14:	2b01      	cmp	r3, #1
 8009c16:	d101      	bne.n	8009c1c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009c18:	2302      	movs	r3, #2
 8009c1a:	e032      	b.n	8009c82 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	2201      	movs	r2, #1
 8009c20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	2224      	movs	r2, #36	; 0x24
 8009c28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	681a      	ldr	r2, [r3, #0]
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	f022 0201 	bic.w	r2, r2, #1
 8009c3a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	681a      	ldr	r2, [r3, #0]
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8009c4a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	6819      	ldr	r1, [r3, #0]
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	683a      	ldr	r2, [r7, #0]
 8009c58:	430a      	orrs	r2, r1
 8009c5a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	681a      	ldr	r2, [r3, #0]
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	f042 0201 	orr.w	r2, r2, #1
 8009c6a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	2220      	movs	r2, #32
 8009c70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	2200      	movs	r2, #0
 8009c78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	e000      	b.n	8009c82 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009c80:	2302      	movs	r3, #2
  }
}
 8009c82:	4618      	mov	r0, r3
 8009c84:	370c      	adds	r7, #12
 8009c86:	46bd      	mov	sp, r7
 8009c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c8c:	4770      	bx	lr

08009c8e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009c8e:	b480      	push	{r7}
 8009c90:	b085      	sub	sp, #20
 8009c92:	af00      	add	r7, sp, #0
 8009c94:	6078      	str	r0, [r7, #4]
 8009c96:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009c9e:	b2db      	uxtb	r3, r3
 8009ca0:	2b20      	cmp	r3, #32
 8009ca2:	d139      	bne.n	8009d18 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009caa:	2b01      	cmp	r3, #1
 8009cac:	d101      	bne.n	8009cb2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009cae:	2302      	movs	r3, #2
 8009cb0:	e033      	b.n	8009d1a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	2201      	movs	r2, #1
 8009cb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	2224      	movs	r2, #36	; 0x24
 8009cbe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	681a      	ldr	r2, [r3, #0]
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	f022 0201 	bic.w	r2, r2, #1
 8009cd0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8009ce0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009ce2:	683b      	ldr	r3, [r7, #0]
 8009ce4:	021b      	lsls	r3, r3, #8
 8009ce6:	68fa      	ldr	r2, [r7, #12]
 8009ce8:	4313      	orrs	r3, r2
 8009cea:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	68fa      	ldr	r2, [r7, #12]
 8009cf2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	681a      	ldr	r2, [r3, #0]
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	f042 0201 	orr.w	r2, r2, #1
 8009d02:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	2220      	movs	r2, #32
 8009d08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	2200      	movs	r2, #0
 8009d10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009d14:	2300      	movs	r3, #0
 8009d16:	e000      	b.n	8009d1a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009d18:	2302      	movs	r3, #2
  }
}
 8009d1a:	4618      	mov	r0, r3
 8009d1c:	3714      	adds	r7, #20
 8009d1e:	46bd      	mov	sp, r7
 8009d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d24:	4770      	bx	lr
	...

08009d28 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C4 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C4 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8009d28:	b480      	push	{r7}
 8009d2a:	b085      	sub	sp, #20
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009d30:	4b0b      	ldr	r3, [pc, #44]	; (8009d60 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8009d32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009d34:	4a0a      	ldr	r2, [pc, #40]	; (8009d60 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8009d36:	f043 0301 	orr.w	r3, r3, #1
 8009d3a:	6613      	str	r3, [r2, #96]	; 0x60
 8009d3c:	4b08      	ldr	r3, [pc, #32]	; (8009d60 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8009d3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009d40:	f003 0301 	and.w	r3, r3, #1
 8009d44:	60fb      	str	r3, [r7, #12]
 8009d46:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 8009d48:	4b06      	ldr	r3, [pc, #24]	; (8009d64 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8009d4a:	685a      	ldr	r2, [r3, #4]
 8009d4c:	4905      	ldr	r1, [pc, #20]	; (8009d64 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	4313      	orrs	r3, r2
 8009d52:	604b      	str	r3, [r1, #4]
}
 8009d54:	bf00      	nop
 8009d56:	3714      	adds	r7, #20
 8009d58:	46bd      	mov	sp, r7
 8009d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d5e:	4770      	bx	lr
 8009d60:	40021000 	.word	0x40021000
 8009d64:	40010000 	.word	0x40010000

08009d68 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8009d68:	b580      	push	{r7, lr}
 8009d6a:	b082      	sub	sp, #8
 8009d6c:	af00      	add	r7, sp, #0
 8009d6e:	6078      	str	r0, [r7, #4]
 8009d70:	460b      	mov	r3, r1
 8009d72:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d10c      	bne.n	8009d94 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8009d7a:	4b13      	ldr	r3, [pc, #76]	; (8009dc8 <HAL_PWR_EnterSLEEPMode+0x60>)
 8009d7c:	695b      	ldr	r3, [r3, #20]
 8009d7e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009d82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009d86:	d10e      	bne.n	8009da6 <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8009d88:	f000 f8b6 	bl	8009ef8 <HAL_PWREx_DisableLowPowerRunMode>
 8009d8c:	4603      	mov	r3, r0
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d009      	beq.n	8009da6 <HAL_PWR_EnterSLEEPMode+0x3e>
      {
        return ;
 8009d92:	e016      	b.n	8009dc2 <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF) == RESET)
 8009d94:	4b0c      	ldr	r3, [pc, #48]	; (8009dc8 <HAL_PWR_EnterSLEEPMode+0x60>)
 8009d96:	695b      	ldr	r3, [r3, #20]
 8009d98:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009d9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009da0:	d001      	beq.n	8009da6 <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8009da2:	f000 f899 	bl	8009ed8 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8009da6:	4b09      	ldr	r3, [pc, #36]	; (8009dcc <HAL_PWR_EnterSLEEPMode+0x64>)
 8009da8:	691b      	ldr	r3, [r3, #16]
 8009daa:	4a08      	ldr	r2, [pc, #32]	; (8009dcc <HAL_PWR_EnterSLEEPMode+0x64>)
 8009dac:	f023 0304 	bic.w	r3, r3, #4
 8009db0:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8009db2:	78fb      	ldrb	r3, [r7, #3]
 8009db4:	2b01      	cmp	r3, #1
 8009db6:	d101      	bne.n	8009dbc <HAL_PWR_EnterSLEEPMode+0x54>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8009db8:	bf30      	wfi
 8009dba:	e002      	b.n	8009dc2 <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8009dbc:	bf40      	sev
    __WFE();
 8009dbe:	bf20      	wfe
    __WFE();
 8009dc0:	bf20      	wfe
  }

}
 8009dc2:	3708      	adds	r7, #8
 8009dc4:	46bd      	mov	sp, r7
 8009dc6:	bd80      	pop	{r7, pc}
 8009dc8:	40007000 	.word	0x40007000
 8009dcc:	e000ed00 	.word	0xe000ed00

08009dd0 <HAL_PWR_EnableSleepOnExit>:
  *       Setting this bit is useful when the processor is expected to run only on
  *       interruptions handling.
  * @retval None
  */
void HAL_PWR_EnableSleepOnExit(void)
{
 8009dd0:	b480      	push	{r7}
 8009dd2:	af00      	add	r7, sp, #0
  /* Set SLEEPONEXIT bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 8009dd4:	4b05      	ldr	r3, [pc, #20]	; (8009dec <HAL_PWR_EnableSleepOnExit+0x1c>)
 8009dd6:	691b      	ldr	r3, [r3, #16]
 8009dd8:	4a04      	ldr	r2, [pc, #16]	; (8009dec <HAL_PWR_EnableSleepOnExit+0x1c>)
 8009dda:	f043 0302 	orr.w	r3, r3, #2
 8009dde:	6113      	str	r3, [r2, #16]
}
 8009de0:	bf00      	nop
 8009de2:	46bd      	mov	sp, r7
 8009de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de8:	4770      	bx	lr
 8009dea:	bf00      	nop
 8009dec:	e000ed00 	.word	0xe000ed00

08009df0 <HAL_PWR_DisableSleepOnExit>:
  * @note Clear SLEEPONEXIT bit of SCR register. When this bit is set, the processor
  *       re-enters SLEEP mode when an interruption handling is over.
  * @retval None
  */
void HAL_PWR_DisableSleepOnExit(void)
{
 8009df0:	b480      	push	{r7}
 8009df2:	af00      	add	r7, sp, #0
  /* Clear SLEEPONEXIT bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 8009df4:	4b05      	ldr	r3, [pc, #20]	; (8009e0c <HAL_PWR_DisableSleepOnExit+0x1c>)
 8009df6:	691b      	ldr	r3, [r3, #16]
 8009df8:	4a04      	ldr	r2, [pc, #16]	; (8009e0c <HAL_PWR_DisableSleepOnExit+0x1c>)
 8009dfa:	f023 0302 	bic.w	r3, r3, #2
 8009dfe:	6113      	str	r3, [r2, #16]
}
 8009e00:	bf00      	nop
 8009e02:	46bd      	mov	sp, r7
 8009e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e08:	4770      	bx	lr
 8009e0a:	bf00      	nop
 8009e0c:	e000ed00 	.word	0xe000ed00

08009e10 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8009e10:	b480      	push	{r7}
 8009e12:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8009e14:	4b04      	ldr	r3, [pc, #16]	; (8009e28 <HAL_PWREx_GetVoltageRange+0x18>)
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8009e1c:	4618      	mov	r0, r3
 8009e1e:	46bd      	mov	sp, r7
 8009e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e24:	4770      	bx	lr
 8009e26:	bf00      	nop
 8009e28:	40007000 	.word	0x40007000

08009e2c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009e2c:	b480      	push	{r7}
 8009e2e:	b085      	sub	sp, #20
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009e3a:	d130      	bne.n	8009e9e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8009e3c:	4b23      	ldr	r3, [pc, #140]	; (8009ecc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009e44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009e48:	d038      	beq.n	8009ebc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009e4a:	4b20      	ldr	r3, [pc, #128]	; (8009ecc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009e52:	4a1e      	ldr	r2, [pc, #120]	; (8009ecc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009e54:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009e58:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009e5a:	4b1d      	ldr	r3, [pc, #116]	; (8009ed0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	2232      	movs	r2, #50	; 0x32
 8009e60:	fb02 f303 	mul.w	r3, r2, r3
 8009e64:	4a1b      	ldr	r2, [pc, #108]	; (8009ed4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8009e66:	fba2 2303 	umull	r2, r3, r2, r3
 8009e6a:	0c9b      	lsrs	r3, r3, #18
 8009e6c:	3301      	adds	r3, #1
 8009e6e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009e70:	e002      	b.n	8009e78 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	3b01      	subs	r3, #1
 8009e76:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009e78:	4b14      	ldr	r3, [pc, #80]	; (8009ecc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009e7a:	695b      	ldr	r3, [r3, #20]
 8009e7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009e80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009e84:	d102      	bne.n	8009e8c <HAL_PWREx_ControlVoltageScaling+0x60>
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d1f2      	bne.n	8009e72 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009e8c:	4b0f      	ldr	r3, [pc, #60]	; (8009ecc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009e8e:	695b      	ldr	r3, [r3, #20]
 8009e90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009e94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009e98:	d110      	bne.n	8009ebc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8009e9a:	2303      	movs	r3, #3
 8009e9c:	e00f      	b.n	8009ebe <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8009e9e:	4b0b      	ldr	r3, [pc, #44]	; (8009ecc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009ea6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009eaa:	d007      	beq.n	8009ebc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009eac:	4b07      	ldr	r3, [pc, #28]	; (8009ecc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009eb4:	4a05      	ldr	r2, [pc, #20]	; (8009ecc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009eb6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009eba:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8009ebc:	2300      	movs	r3, #0
}
 8009ebe:	4618      	mov	r0, r3
 8009ec0:	3714      	adds	r7, #20
 8009ec2:	46bd      	mov	sp, r7
 8009ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec8:	4770      	bx	lr
 8009eca:	bf00      	nop
 8009ecc:	40007000 	.word	0x40007000
 8009ed0:	20000228 	.word	0x20000228
 8009ed4:	431bde83 	.word	0x431bde83

08009ed8 <HAL_PWREx_EnableLowPowerRunMode>:
  *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
  *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8009ed8:	b480      	push	{r7}
 8009eda:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8009edc:	4b05      	ldr	r3, [pc, #20]	; (8009ef4 <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	4a04      	ldr	r2, [pc, #16]	; (8009ef4 <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 8009ee2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009ee6:	6013      	str	r3, [r2, #0]
}
 8009ee8:	bf00      	nop
 8009eea:	46bd      	mov	sp, r7
 8009eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef0:	4770      	bx	lr
 8009ef2:	bf00      	nop
 8009ef4:	40007000 	.word	0x40007000

08009ef8 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8009ef8:	b480      	push	{r7}
 8009efa:	b083      	sub	sp, #12
 8009efc:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8009efe:	4b17      	ldr	r3, [pc, #92]	; (8009f5c <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	4a16      	ldr	r2, [pc, #88]	; (8009f5c <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8009f04:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009f08:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009f0a:	4b15      	ldr	r3, [pc, #84]	; (8009f60 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	2232      	movs	r2, #50	; 0x32
 8009f10:	fb02 f303 	mul.w	r3, r2, r3
 8009f14:	4a13      	ldr	r2, [pc, #76]	; (8009f64 <HAL_PWREx_DisableLowPowerRunMode+0x6c>)
 8009f16:	fba2 2303 	umull	r2, r3, r2, r3
 8009f1a:	0c9b      	lsrs	r3, r3, #18
 8009f1c:	3301      	adds	r3, #1
 8009f1e:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8009f20:	e002      	b.n	8009f28 <HAL_PWREx_DisableLowPowerRunMode+0x30>
  {
    wait_loop_index--;
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	3b01      	subs	r3, #1
 8009f26:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8009f28:	4b0c      	ldr	r3, [pc, #48]	; (8009f5c <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8009f2a:	695b      	ldr	r3, [r3, #20]
 8009f2c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009f30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009f34:	d102      	bne.n	8009f3c <HAL_PWREx_DisableLowPowerRunMode+0x44>
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d1f2      	bne.n	8009f22 <HAL_PWREx_DisableLowPowerRunMode+0x2a>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8009f3c:	4b07      	ldr	r3, [pc, #28]	; (8009f5c <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8009f3e:	695b      	ldr	r3, [r3, #20]
 8009f40:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009f44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009f48:	d101      	bne.n	8009f4e <HAL_PWREx_DisableLowPowerRunMode+0x56>
  {
    return HAL_TIMEOUT;
 8009f4a:	2303      	movs	r3, #3
 8009f4c:	e000      	b.n	8009f50 <HAL_PWREx_DisableLowPowerRunMode+0x58>
  }

  return HAL_OK;
 8009f4e:	2300      	movs	r3, #0
}
 8009f50:	4618      	mov	r0, r3
 8009f52:	370c      	adds	r7, #12
 8009f54:	46bd      	mov	sp, r7
 8009f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f5a:	4770      	bx	lr
 8009f5c:	40007000 	.word	0x40007000
 8009f60:	20000228 	.word	0x20000228
 8009f64:	431bde83 	.word	0x431bde83

08009f68 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009f68:	b580      	push	{r7, lr}
 8009f6a:	b088      	sub	sp, #32
 8009f6c:	af00      	add	r7, sp, #0
 8009f6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d101      	bne.n	8009f7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009f76:	2301      	movs	r3, #1
 8009f78:	e3ca      	b.n	800a710 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009f7a:	4b97      	ldr	r3, [pc, #604]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 8009f7c:	689b      	ldr	r3, [r3, #8]
 8009f7e:	f003 030c 	and.w	r3, r3, #12
 8009f82:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009f84:	4b94      	ldr	r3, [pc, #592]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 8009f86:	68db      	ldr	r3, [r3, #12]
 8009f88:	f003 0303 	and.w	r3, r3, #3
 8009f8c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	f003 0310 	and.w	r3, r3, #16
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	f000 80e4 	beq.w	800a164 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8009f9c:	69bb      	ldr	r3, [r7, #24]
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d007      	beq.n	8009fb2 <HAL_RCC_OscConfig+0x4a>
 8009fa2:	69bb      	ldr	r3, [r7, #24]
 8009fa4:	2b0c      	cmp	r3, #12
 8009fa6:	f040 808b 	bne.w	800a0c0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8009faa:	697b      	ldr	r3, [r7, #20]
 8009fac:	2b01      	cmp	r3, #1
 8009fae:	f040 8087 	bne.w	800a0c0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8009fb2:	4b89      	ldr	r3, [pc, #548]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	f003 0302 	and.w	r3, r3, #2
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d005      	beq.n	8009fca <HAL_RCC_OscConfig+0x62>
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	699b      	ldr	r3, [r3, #24]
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d101      	bne.n	8009fca <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8009fc6:	2301      	movs	r3, #1
 8009fc8:	e3a2      	b.n	800a710 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	6a1a      	ldr	r2, [r3, #32]
 8009fce:	4b82      	ldr	r3, [pc, #520]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	f003 0308 	and.w	r3, r3, #8
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d004      	beq.n	8009fe4 <HAL_RCC_OscConfig+0x7c>
 8009fda:	4b7f      	ldr	r3, [pc, #508]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009fe2:	e005      	b.n	8009ff0 <HAL_RCC_OscConfig+0x88>
 8009fe4:	4b7c      	ldr	r3, [pc, #496]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 8009fe6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009fea:	091b      	lsrs	r3, r3, #4
 8009fec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009ff0:	4293      	cmp	r3, r2
 8009ff2:	d223      	bcs.n	800a03c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	6a1b      	ldr	r3, [r3, #32]
 8009ff8:	4618      	mov	r0, r3
 8009ffa:	f000 fd55 	bl	800aaa8 <RCC_SetFlashLatencyFromMSIRange>
 8009ffe:	4603      	mov	r3, r0
 800a000:	2b00      	cmp	r3, #0
 800a002:	d001      	beq.n	800a008 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800a004:	2301      	movs	r3, #1
 800a006:	e383      	b.n	800a710 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a008:	4b73      	ldr	r3, [pc, #460]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	4a72      	ldr	r2, [pc, #456]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 800a00e:	f043 0308 	orr.w	r3, r3, #8
 800a012:	6013      	str	r3, [r2, #0]
 800a014:	4b70      	ldr	r3, [pc, #448]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	6a1b      	ldr	r3, [r3, #32]
 800a020:	496d      	ldr	r1, [pc, #436]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 800a022:	4313      	orrs	r3, r2
 800a024:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a026:	4b6c      	ldr	r3, [pc, #432]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 800a028:	685b      	ldr	r3, [r3, #4]
 800a02a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	69db      	ldr	r3, [r3, #28]
 800a032:	021b      	lsls	r3, r3, #8
 800a034:	4968      	ldr	r1, [pc, #416]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 800a036:	4313      	orrs	r3, r2
 800a038:	604b      	str	r3, [r1, #4]
 800a03a:	e025      	b.n	800a088 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a03c:	4b66      	ldr	r3, [pc, #408]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	4a65      	ldr	r2, [pc, #404]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 800a042:	f043 0308 	orr.w	r3, r3, #8
 800a046:	6013      	str	r3, [r2, #0]
 800a048:	4b63      	ldr	r3, [pc, #396]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	6a1b      	ldr	r3, [r3, #32]
 800a054:	4960      	ldr	r1, [pc, #384]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 800a056:	4313      	orrs	r3, r2
 800a058:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a05a:	4b5f      	ldr	r3, [pc, #380]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 800a05c:	685b      	ldr	r3, [r3, #4]
 800a05e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	69db      	ldr	r3, [r3, #28]
 800a066:	021b      	lsls	r3, r3, #8
 800a068:	495b      	ldr	r1, [pc, #364]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 800a06a:	4313      	orrs	r3, r2
 800a06c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a06e:	69bb      	ldr	r3, [r7, #24]
 800a070:	2b00      	cmp	r3, #0
 800a072:	d109      	bne.n	800a088 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	6a1b      	ldr	r3, [r3, #32]
 800a078:	4618      	mov	r0, r3
 800a07a:	f000 fd15 	bl	800aaa8 <RCC_SetFlashLatencyFromMSIRange>
 800a07e:	4603      	mov	r3, r0
 800a080:	2b00      	cmp	r3, #0
 800a082:	d001      	beq.n	800a088 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800a084:	2301      	movs	r3, #1
 800a086:	e343      	b.n	800a710 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a088:	f000 fc4a 	bl	800a920 <HAL_RCC_GetSysClockFreq>
 800a08c:	4602      	mov	r2, r0
 800a08e:	4b52      	ldr	r3, [pc, #328]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 800a090:	689b      	ldr	r3, [r3, #8]
 800a092:	091b      	lsrs	r3, r3, #4
 800a094:	f003 030f 	and.w	r3, r3, #15
 800a098:	4950      	ldr	r1, [pc, #320]	; (800a1dc <HAL_RCC_OscConfig+0x274>)
 800a09a:	5ccb      	ldrb	r3, [r1, r3]
 800a09c:	f003 031f 	and.w	r3, r3, #31
 800a0a0:	fa22 f303 	lsr.w	r3, r2, r3
 800a0a4:	4a4e      	ldr	r2, [pc, #312]	; (800a1e0 <HAL_RCC_OscConfig+0x278>)
 800a0a6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800a0a8:	4b4e      	ldr	r3, [pc, #312]	; (800a1e4 <HAL_RCC_OscConfig+0x27c>)
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	4618      	mov	r0, r3
 800a0ae:	f7fd fb6d 	bl	800778c <HAL_InitTick>
 800a0b2:	4603      	mov	r3, r0
 800a0b4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800a0b6:	7bfb      	ldrb	r3, [r7, #15]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d052      	beq.n	800a162 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800a0bc:	7bfb      	ldrb	r3, [r7, #15]
 800a0be:	e327      	b.n	800a710 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	699b      	ldr	r3, [r3, #24]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d032      	beq.n	800a12e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800a0c8:	4b43      	ldr	r3, [pc, #268]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	4a42      	ldr	r2, [pc, #264]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 800a0ce:	f043 0301 	orr.w	r3, r3, #1
 800a0d2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800a0d4:	f7fd fbaa 	bl	800782c <HAL_GetTick>
 800a0d8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a0da:	e008      	b.n	800a0ee <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a0dc:	f7fd fba6 	bl	800782c <HAL_GetTick>
 800a0e0:	4602      	mov	r2, r0
 800a0e2:	693b      	ldr	r3, [r7, #16]
 800a0e4:	1ad3      	subs	r3, r2, r3
 800a0e6:	2b02      	cmp	r3, #2
 800a0e8:	d901      	bls.n	800a0ee <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800a0ea:	2303      	movs	r3, #3
 800a0ec:	e310      	b.n	800a710 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a0ee:	4b3a      	ldr	r3, [pc, #232]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	f003 0302 	and.w	r3, r3, #2
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d0f0      	beq.n	800a0dc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a0fa:	4b37      	ldr	r3, [pc, #220]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	4a36      	ldr	r2, [pc, #216]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 800a100:	f043 0308 	orr.w	r3, r3, #8
 800a104:	6013      	str	r3, [r2, #0]
 800a106:	4b34      	ldr	r3, [pc, #208]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	6a1b      	ldr	r3, [r3, #32]
 800a112:	4931      	ldr	r1, [pc, #196]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 800a114:	4313      	orrs	r3, r2
 800a116:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a118:	4b2f      	ldr	r3, [pc, #188]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 800a11a:	685b      	ldr	r3, [r3, #4]
 800a11c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	69db      	ldr	r3, [r3, #28]
 800a124:	021b      	lsls	r3, r3, #8
 800a126:	492c      	ldr	r1, [pc, #176]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 800a128:	4313      	orrs	r3, r2
 800a12a:	604b      	str	r3, [r1, #4]
 800a12c:	e01a      	b.n	800a164 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800a12e:	4b2a      	ldr	r3, [pc, #168]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	4a29      	ldr	r2, [pc, #164]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 800a134:	f023 0301 	bic.w	r3, r3, #1
 800a138:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800a13a:	f7fd fb77 	bl	800782c <HAL_GetTick>
 800a13e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800a140:	e008      	b.n	800a154 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a142:	f7fd fb73 	bl	800782c <HAL_GetTick>
 800a146:	4602      	mov	r2, r0
 800a148:	693b      	ldr	r3, [r7, #16]
 800a14a:	1ad3      	subs	r3, r2, r3
 800a14c:	2b02      	cmp	r3, #2
 800a14e:	d901      	bls.n	800a154 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800a150:	2303      	movs	r3, #3
 800a152:	e2dd      	b.n	800a710 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800a154:	4b20      	ldr	r3, [pc, #128]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	f003 0302 	and.w	r3, r3, #2
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d1f0      	bne.n	800a142 <HAL_RCC_OscConfig+0x1da>
 800a160:	e000      	b.n	800a164 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800a162:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	f003 0301 	and.w	r3, r3, #1
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d074      	beq.n	800a25a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800a170:	69bb      	ldr	r3, [r7, #24]
 800a172:	2b08      	cmp	r3, #8
 800a174:	d005      	beq.n	800a182 <HAL_RCC_OscConfig+0x21a>
 800a176:	69bb      	ldr	r3, [r7, #24]
 800a178:	2b0c      	cmp	r3, #12
 800a17a:	d10e      	bne.n	800a19a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800a17c:	697b      	ldr	r3, [r7, #20]
 800a17e:	2b03      	cmp	r3, #3
 800a180:	d10b      	bne.n	800a19a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a182:	4b15      	ldr	r3, [pc, #84]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d064      	beq.n	800a258 <HAL_RCC_OscConfig+0x2f0>
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	685b      	ldr	r3, [r3, #4]
 800a192:	2b00      	cmp	r3, #0
 800a194:	d160      	bne.n	800a258 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800a196:	2301      	movs	r3, #1
 800a198:	e2ba      	b.n	800a710 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	685b      	ldr	r3, [r3, #4]
 800a19e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a1a2:	d106      	bne.n	800a1b2 <HAL_RCC_OscConfig+0x24a>
 800a1a4:	4b0c      	ldr	r3, [pc, #48]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	4a0b      	ldr	r2, [pc, #44]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 800a1aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a1ae:	6013      	str	r3, [r2, #0]
 800a1b0:	e026      	b.n	800a200 <HAL_RCC_OscConfig+0x298>
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	685b      	ldr	r3, [r3, #4]
 800a1b6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a1ba:	d115      	bne.n	800a1e8 <HAL_RCC_OscConfig+0x280>
 800a1bc:	4b06      	ldr	r3, [pc, #24]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	4a05      	ldr	r2, [pc, #20]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 800a1c2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a1c6:	6013      	str	r3, [r2, #0]
 800a1c8:	4b03      	ldr	r3, [pc, #12]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	4a02      	ldr	r2, [pc, #8]	; (800a1d8 <HAL_RCC_OscConfig+0x270>)
 800a1ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a1d2:	6013      	str	r3, [r2, #0]
 800a1d4:	e014      	b.n	800a200 <HAL_RCC_OscConfig+0x298>
 800a1d6:	bf00      	nop
 800a1d8:	40021000 	.word	0x40021000
 800a1dc:	080155c0 	.word	0x080155c0
 800a1e0:	20000228 	.word	0x20000228
 800a1e4:	20000258 	.word	0x20000258
 800a1e8:	4ba0      	ldr	r3, [pc, #640]	; (800a46c <HAL_RCC_OscConfig+0x504>)
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	4a9f      	ldr	r2, [pc, #636]	; (800a46c <HAL_RCC_OscConfig+0x504>)
 800a1ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a1f2:	6013      	str	r3, [r2, #0]
 800a1f4:	4b9d      	ldr	r3, [pc, #628]	; (800a46c <HAL_RCC_OscConfig+0x504>)
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	4a9c      	ldr	r2, [pc, #624]	; (800a46c <HAL_RCC_OscConfig+0x504>)
 800a1fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a1fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	685b      	ldr	r3, [r3, #4]
 800a204:	2b00      	cmp	r3, #0
 800a206:	d013      	beq.n	800a230 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a208:	f7fd fb10 	bl	800782c <HAL_GetTick>
 800a20c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a20e:	e008      	b.n	800a222 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a210:	f7fd fb0c 	bl	800782c <HAL_GetTick>
 800a214:	4602      	mov	r2, r0
 800a216:	693b      	ldr	r3, [r7, #16]
 800a218:	1ad3      	subs	r3, r2, r3
 800a21a:	2b64      	cmp	r3, #100	; 0x64
 800a21c:	d901      	bls.n	800a222 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800a21e:	2303      	movs	r3, #3
 800a220:	e276      	b.n	800a710 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a222:	4b92      	ldr	r3, [pc, #584]	; (800a46c <HAL_RCC_OscConfig+0x504>)
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d0f0      	beq.n	800a210 <HAL_RCC_OscConfig+0x2a8>
 800a22e:	e014      	b.n	800a25a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a230:	f7fd fafc 	bl	800782c <HAL_GetTick>
 800a234:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a236:	e008      	b.n	800a24a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a238:	f7fd faf8 	bl	800782c <HAL_GetTick>
 800a23c:	4602      	mov	r2, r0
 800a23e:	693b      	ldr	r3, [r7, #16]
 800a240:	1ad3      	subs	r3, r2, r3
 800a242:	2b64      	cmp	r3, #100	; 0x64
 800a244:	d901      	bls.n	800a24a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800a246:	2303      	movs	r3, #3
 800a248:	e262      	b.n	800a710 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a24a:	4b88      	ldr	r3, [pc, #544]	; (800a46c <HAL_RCC_OscConfig+0x504>)
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a252:	2b00      	cmp	r3, #0
 800a254:	d1f0      	bne.n	800a238 <HAL_RCC_OscConfig+0x2d0>
 800a256:	e000      	b.n	800a25a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a258:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	f003 0302 	and.w	r3, r3, #2
 800a262:	2b00      	cmp	r3, #0
 800a264:	d060      	beq.n	800a328 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800a266:	69bb      	ldr	r3, [r7, #24]
 800a268:	2b04      	cmp	r3, #4
 800a26a:	d005      	beq.n	800a278 <HAL_RCC_OscConfig+0x310>
 800a26c:	69bb      	ldr	r3, [r7, #24]
 800a26e:	2b0c      	cmp	r3, #12
 800a270:	d119      	bne.n	800a2a6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800a272:	697b      	ldr	r3, [r7, #20]
 800a274:	2b02      	cmp	r3, #2
 800a276:	d116      	bne.n	800a2a6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a278:	4b7c      	ldr	r3, [pc, #496]	; (800a46c <HAL_RCC_OscConfig+0x504>)
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a280:	2b00      	cmp	r3, #0
 800a282:	d005      	beq.n	800a290 <HAL_RCC_OscConfig+0x328>
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	68db      	ldr	r3, [r3, #12]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d101      	bne.n	800a290 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800a28c:	2301      	movs	r3, #1
 800a28e:	e23f      	b.n	800a710 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a290:	4b76      	ldr	r3, [pc, #472]	; (800a46c <HAL_RCC_OscConfig+0x504>)
 800a292:	685b      	ldr	r3, [r3, #4]
 800a294:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	691b      	ldr	r3, [r3, #16]
 800a29c:	061b      	lsls	r3, r3, #24
 800a29e:	4973      	ldr	r1, [pc, #460]	; (800a46c <HAL_RCC_OscConfig+0x504>)
 800a2a0:	4313      	orrs	r3, r2
 800a2a2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a2a4:	e040      	b.n	800a328 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	68db      	ldr	r3, [r3, #12]
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d023      	beq.n	800a2f6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a2ae:	4b6f      	ldr	r3, [pc, #444]	; (800a46c <HAL_RCC_OscConfig+0x504>)
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	4a6e      	ldr	r2, [pc, #440]	; (800a46c <HAL_RCC_OscConfig+0x504>)
 800a2b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a2b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a2ba:	f7fd fab7 	bl	800782c <HAL_GetTick>
 800a2be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a2c0:	e008      	b.n	800a2d4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a2c2:	f7fd fab3 	bl	800782c <HAL_GetTick>
 800a2c6:	4602      	mov	r2, r0
 800a2c8:	693b      	ldr	r3, [r7, #16]
 800a2ca:	1ad3      	subs	r3, r2, r3
 800a2cc:	2b02      	cmp	r3, #2
 800a2ce:	d901      	bls.n	800a2d4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800a2d0:	2303      	movs	r3, #3
 800a2d2:	e21d      	b.n	800a710 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a2d4:	4b65      	ldr	r3, [pc, #404]	; (800a46c <HAL_RCC_OscConfig+0x504>)
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d0f0      	beq.n	800a2c2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a2e0:	4b62      	ldr	r3, [pc, #392]	; (800a46c <HAL_RCC_OscConfig+0x504>)
 800a2e2:	685b      	ldr	r3, [r3, #4]
 800a2e4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	691b      	ldr	r3, [r3, #16]
 800a2ec:	061b      	lsls	r3, r3, #24
 800a2ee:	495f      	ldr	r1, [pc, #380]	; (800a46c <HAL_RCC_OscConfig+0x504>)
 800a2f0:	4313      	orrs	r3, r2
 800a2f2:	604b      	str	r3, [r1, #4]
 800a2f4:	e018      	b.n	800a328 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a2f6:	4b5d      	ldr	r3, [pc, #372]	; (800a46c <HAL_RCC_OscConfig+0x504>)
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	4a5c      	ldr	r2, [pc, #368]	; (800a46c <HAL_RCC_OscConfig+0x504>)
 800a2fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a300:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a302:	f7fd fa93 	bl	800782c <HAL_GetTick>
 800a306:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a308:	e008      	b.n	800a31c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a30a:	f7fd fa8f 	bl	800782c <HAL_GetTick>
 800a30e:	4602      	mov	r2, r0
 800a310:	693b      	ldr	r3, [r7, #16]
 800a312:	1ad3      	subs	r3, r2, r3
 800a314:	2b02      	cmp	r3, #2
 800a316:	d901      	bls.n	800a31c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800a318:	2303      	movs	r3, #3
 800a31a:	e1f9      	b.n	800a710 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a31c:	4b53      	ldr	r3, [pc, #332]	; (800a46c <HAL_RCC_OscConfig+0x504>)
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a324:	2b00      	cmp	r3, #0
 800a326:	d1f0      	bne.n	800a30a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	f003 0308 	and.w	r3, r3, #8
 800a330:	2b00      	cmp	r3, #0
 800a332:	d03c      	beq.n	800a3ae <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	695b      	ldr	r3, [r3, #20]
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d01c      	beq.n	800a376 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a33c:	4b4b      	ldr	r3, [pc, #300]	; (800a46c <HAL_RCC_OscConfig+0x504>)
 800a33e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a342:	4a4a      	ldr	r2, [pc, #296]	; (800a46c <HAL_RCC_OscConfig+0x504>)
 800a344:	f043 0301 	orr.w	r3, r3, #1
 800a348:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a34c:	f7fd fa6e 	bl	800782c <HAL_GetTick>
 800a350:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a352:	e008      	b.n	800a366 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a354:	f7fd fa6a 	bl	800782c <HAL_GetTick>
 800a358:	4602      	mov	r2, r0
 800a35a:	693b      	ldr	r3, [r7, #16]
 800a35c:	1ad3      	subs	r3, r2, r3
 800a35e:	2b02      	cmp	r3, #2
 800a360:	d901      	bls.n	800a366 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800a362:	2303      	movs	r3, #3
 800a364:	e1d4      	b.n	800a710 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a366:	4b41      	ldr	r3, [pc, #260]	; (800a46c <HAL_RCC_OscConfig+0x504>)
 800a368:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a36c:	f003 0302 	and.w	r3, r3, #2
 800a370:	2b00      	cmp	r3, #0
 800a372:	d0ef      	beq.n	800a354 <HAL_RCC_OscConfig+0x3ec>
 800a374:	e01b      	b.n	800a3ae <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a376:	4b3d      	ldr	r3, [pc, #244]	; (800a46c <HAL_RCC_OscConfig+0x504>)
 800a378:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a37c:	4a3b      	ldr	r2, [pc, #236]	; (800a46c <HAL_RCC_OscConfig+0x504>)
 800a37e:	f023 0301 	bic.w	r3, r3, #1
 800a382:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a386:	f7fd fa51 	bl	800782c <HAL_GetTick>
 800a38a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a38c:	e008      	b.n	800a3a0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a38e:	f7fd fa4d 	bl	800782c <HAL_GetTick>
 800a392:	4602      	mov	r2, r0
 800a394:	693b      	ldr	r3, [r7, #16]
 800a396:	1ad3      	subs	r3, r2, r3
 800a398:	2b02      	cmp	r3, #2
 800a39a:	d901      	bls.n	800a3a0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800a39c:	2303      	movs	r3, #3
 800a39e:	e1b7      	b.n	800a710 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a3a0:	4b32      	ldr	r3, [pc, #200]	; (800a46c <HAL_RCC_OscConfig+0x504>)
 800a3a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a3a6:	f003 0302 	and.w	r3, r3, #2
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d1ef      	bne.n	800a38e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	f003 0304 	and.w	r3, r3, #4
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	f000 80a6 	beq.w	800a508 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a3bc:	2300      	movs	r3, #0
 800a3be:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800a3c0:	4b2a      	ldr	r3, [pc, #168]	; (800a46c <HAL_RCC_OscConfig+0x504>)
 800a3c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a3c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d10d      	bne.n	800a3e8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a3cc:	4b27      	ldr	r3, [pc, #156]	; (800a46c <HAL_RCC_OscConfig+0x504>)
 800a3ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a3d0:	4a26      	ldr	r2, [pc, #152]	; (800a46c <HAL_RCC_OscConfig+0x504>)
 800a3d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a3d6:	6593      	str	r3, [r2, #88]	; 0x58
 800a3d8:	4b24      	ldr	r3, [pc, #144]	; (800a46c <HAL_RCC_OscConfig+0x504>)
 800a3da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a3dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a3e0:	60bb      	str	r3, [r7, #8]
 800a3e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a3e4:	2301      	movs	r3, #1
 800a3e6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a3e8:	4b21      	ldr	r3, [pc, #132]	; (800a470 <HAL_RCC_OscConfig+0x508>)
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d118      	bne.n	800a426 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a3f4:	4b1e      	ldr	r3, [pc, #120]	; (800a470 <HAL_RCC_OscConfig+0x508>)
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	4a1d      	ldr	r2, [pc, #116]	; (800a470 <HAL_RCC_OscConfig+0x508>)
 800a3fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a3fe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a400:	f7fd fa14 	bl	800782c <HAL_GetTick>
 800a404:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a406:	e008      	b.n	800a41a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a408:	f7fd fa10 	bl	800782c <HAL_GetTick>
 800a40c:	4602      	mov	r2, r0
 800a40e:	693b      	ldr	r3, [r7, #16]
 800a410:	1ad3      	subs	r3, r2, r3
 800a412:	2b02      	cmp	r3, #2
 800a414:	d901      	bls.n	800a41a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800a416:	2303      	movs	r3, #3
 800a418:	e17a      	b.n	800a710 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a41a:	4b15      	ldr	r3, [pc, #84]	; (800a470 <HAL_RCC_OscConfig+0x508>)
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a422:	2b00      	cmp	r3, #0
 800a424:	d0f0      	beq.n	800a408 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	689b      	ldr	r3, [r3, #8]
 800a42a:	2b01      	cmp	r3, #1
 800a42c:	d108      	bne.n	800a440 <HAL_RCC_OscConfig+0x4d8>
 800a42e:	4b0f      	ldr	r3, [pc, #60]	; (800a46c <HAL_RCC_OscConfig+0x504>)
 800a430:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a434:	4a0d      	ldr	r2, [pc, #52]	; (800a46c <HAL_RCC_OscConfig+0x504>)
 800a436:	f043 0301 	orr.w	r3, r3, #1
 800a43a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a43e:	e029      	b.n	800a494 <HAL_RCC_OscConfig+0x52c>
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	689b      	ldr	r3, [r3, #8]
 800a444:	2b05      	cmp	r3, #5
 800a446:	d115      	bne.n	800a474 <HAL_RCC_OscConfig+0x50c>
 800a448:	4b08      	ldr	r3, [pc, #32]	; (800a46c <HAL_RCC_OscConfig+0x504>)
 800a44a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a44e:	4a07      	ldr	r2, [pc, #28]	; (800a46c <HAL_RCC_OscConfig+0x504>)
 800a450:	f043 0304 	orr.w	r3, r3, #4
 800a454:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a458:	4b04      	ldr	r3, [pc, #16]	; (800a46c <HAL_RCC_OscConfig+0x504>)
 800a45a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a45e:	4a03      	ldr	r2, [pc, #12]	; (800a46c <HAL_RCC_OscConfig+0x504>)
 800a460:	f043 0301 	orr.w	r3, r3, #1
 800a464:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a468:	e014      	b.n	800a494 <HAL_RCC_OscConfig+0x52c>
 800a46a:	bf00      	nop
 800a46c:	40021000 	.word	0x40021000
 800a470:	40007000 	.word	0x40007000
 800a474:	4b9c      	ldr	r3, [pc, #624]	; (800a6e8 <HAL_RCC_OscConfig+0x780>)
 800a476:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a47a:	4a9b      	ldr	r2, [pc, #620]	; (800a6e8 <HAL_RCC_OscConfig+0x780>)
 800a47c:	f023 0301 	bic.w	r3, r3, #1
 800a480:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a484:	4b98      	ldr	r3, [pc, #608]	; (800a6e8 <HAL_RCC_OscConfig+0x780>)
 800a486:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a48a:	4a97      	ldr	r2, [pc, #604]	; (800a6e8 <HAL_RCC_OscConfig+0x780>)
 800a48c:	f023 0304 	bic.w	r3, r3, #4
 800a490:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	689b      	ldr	r3, [r3, #8]
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d016      	beq.n	800a4ca <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a49c:	f7fd f9c6 	bl	800782c <HAL_GetTick>
 800a4a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a4a2:	e00a      	b.n	800a4ba <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a4a4:	f7fd f9c2 	bl	800782c <HAL_GetTick>
 800a4a8:	4602      	mov	r2, r0
 800a4aa:	693b      	ldr	r3, [r7, #16]
 800a4ac:	1ad3      	subs	r3, r2, r3
 800a4ae:	f241 3288 	movw	r2, #5000	; 0x1388
 800a4b2:	4293      	cmp	r3, r2
 800a4b4:	d901      	bls.n	800a4ba <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800a4b6:	2303      	movs	r3, #3
 800a4b8:	e12a      	b.n	800a710 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a4ba:	4b8b      	ldr	r3, [pc, #556]	; (800a6e8 <HAL_RCC_OscConfig+0x780>)
 800a4bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a4c0:	f003 0302 	and.w	r3, r3, #2
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d0ed      	beq.n	800a4a4 <HAL_RCC_OscConfig+0x53c>
 800a4c8:	e015      	b.n	800a4f6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a4ca:	f7fd f9af 	bl	800782c <HAL_GetTick>
 800a4ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a4d0:	e00a      	b.n	800a4e8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a4d2:	f7fd f9ab 	bl	800782c <HAL_GetTick>
 800a4d6:	4602      	mov	r2, r0
 800a4d8:	693b      	ldr	r3, [r7, #16]
 800a4da:	1ad3      	subs	r3, r2, r3
 800a4dc:	f241 3288 	movw	r2, #5000	; 0x1388
 800a4e0:	4293      	cmp	r3, r2
 800a4e2:	d901      	bls.n	800a4e8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800a4e4:	2303      	movs	r3, #3
 800a4e6:	e113      	b.n	800a710 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a4e8:	4b7f      	ldr	r3, [pc, #508]	; (800a6e8 <HAL_RCC_OscConfig+0x780>)
 800a4ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a4ee:	f003 0302 	and.w	r3, r3, #2
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d1ed      	bne.n	800a4d2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a4f6:	7ffb      	ldrb	r3, [r7, #31]
 800a4f8:	2b01      	cmp	r3, #1
 800a4fa:	d105      	bne.n	800a508 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a4fc:	4b7a      	ldr	r3, [pc, #488]	; (800a6e8 <HAL_RCC_OscConfig+0x780>)
 800a4fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a500:	4a79      	ldr	r2, [pc, #484]	; (800a6e8 <HAL_RCC_OscConfig+0x780>)
 800a502:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a506:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	f000 80fe 	beq.w	800a70e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a516:	2b02      	cmp	r3, #2
 800a518:	f040 80d0 	bne.w	800a6bc <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800a51c:	4b72      	ldr	r3, [pc, #456]	; (800a6e8 <HAL_RCC_OscConfig+0x780>)
 800a51e:	68db      	ldr	r3, [r3, #12]
 800a520:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a522:	697b      	ldr	r3, [r7, #20]
 800a524:	f003 0203 	and.w	r2, r3, #3
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a52c:	429a      	cmp	r2, r3
 800a52e:	d130      	bne.n	800a592 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a530:	697b      	ldr	r3, [r7, #20]
 800a532:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a53a:	3b01      	subs	r3, #1
 800a53c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a53e:	429a      	cmp	r2, r3
 800a540:	d127      	bne.n	800a592 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a542:	697b      	ldr	r3, [r7, #20]
 800a544:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a54c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a54e:	429a      	cmp	r2, r3
 800a550:	d11f      	bne.n	800a592 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800a552:	697b      	ldr	r3, [r7, #20]
 800a554:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a558:	687a      	ldr	r2, [r7, #4]
 800a55a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a55c:	2a07      	cmp	r2, #7
 800a55e:	bf14      	ite	ne
 800a560:	2201      	movne	r2, #1
 800a562:	2200      	moveq	r2, #0
 800a564:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a566:	4293      	cmp	r3, r2
 800a568:	d113      	bne.n	800a592 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a56a:	697b      	ldr	r3, [r7, #20]
 800a56c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a574:	085b      	lsrs	r3, r3, #1
 800a576:	3b01      	subs	r3, #1
 800a578:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800a57a:	429a      	cmp	r2, r3
 800a57c:	d109      	bne.n	800a592 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800a57e:	697b      	ldr	r3, [r7, #20]
 800a580:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a588:	085b      	lsrs	r3, r3, #1
 800a58a:	3b01      	subs	r3, #1
 800a58c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a58e:	429a      	cmp	r2, r3
 800a590:	d06e      	beq.n	800a670 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a592:	69bb      	ldr	r3, [r7, #24]
 800a594:	2b0c      	cmp	r3, #12
 800a596:	d069      	beq.n	800a66c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800a598:	4b53      	ldr	r3, [pc, #332]	; (800a6e8 <HAL_RCC_OscConfig+0x780>)
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d105      	bne.n	800a5b0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800a5a4:	4b50      	ldr	r3, [pc, #320]	; (800a6e8 <HAL_RCC_OscConfig+0x780>)
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d001      	beq.n	800a5b4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800a5b0:	2301      	movs	r3, #1
 800a5b2:	e0ad      	b.n	800a710 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800a5b4:	4b4c      	ldr	r3, [pc, #304]	; (800a6e8 <HAL_RCC_OscConfig+0x780>)
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	4a4b      	ldr	r2, [pc, #300]	; (800a6e8 <HAL_RCC_OscConfig+0x780>)
 800a5ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a5be:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a5c0:	f7fd f934 	bl	800782c <HAL_GetTick>
 800a5c4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a5c6:	e008      	b.n	800a5da <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a5c8:	f7fd f930 	bl	800782c <HAL_GetTick>
 800a5cc:	4602      	mov	r2, r0
 800a5ce:	693b      	ldr	r3, [r7, #16]
 800a5d0:	1ad3      	subs	r3, r2, r3
 800a5d2:	2b02      	cmp	r3, #2
 800a5d4:	d901      	bls.n	800a5da <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800a5d6:	2303      	movs	r3, #3
 800a5d8:	e09a      	b.n	800a710 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a5da:	4b43      	ldr	r3, [pc, #268]	; (800a6e8 <HAL_RCC_OscConfig+0x780>)
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d1f0      	bne.n	800a5c8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a5e6:	4b40      	ldr	r3, [pc, #256]	; (800a6e8 <HAL_RCC_OscConfig+0x780>)
 800a5e8:	68da      	ldr	r2, [r3, #12]
 800a5ea:	4b40      	ldr	r3, [pc, #256]	; (800a6ec <HAL_RCC_OscConfig+0x784>)
 800a5ec:	4013      	ands	r3, r2
 800a5ee:	687a      	ldr	r2, [r7, #4]
 800a5f0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800a5f2:	687a      	ldr	r2, [r7, #4]
 800a5f4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800a5f6:	3a01      	subs	r2, #1
 800a5f8:	0112      	lsls	r2, r2, #4
 800a5fa:	4311      	orrs	r1, r2
 800a5fc:	687a      	ldr	r2, [r7, #4]
 800a5fe:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a600:	0212      	lsls	r2, r2, #8
 800a602:	4311      	orrs	r1, r2
 800a604:	687a      	ldr	r2, [r7, #4]
 800a606:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800a608:	0852      	lsrs	r2, r2, #1
 800a60a:	3a01      	subs	r2, #1
 800a60c:	0552      	lsls	r2, r2, #21
 800a60e:	4311      	orrs	r1, r2
 800a610:	687a      	ldr	r2, [r7, #4]
 800a612:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800a614:	0852      	lsrs	r2, r2, #1
 800a616:	3a01      	subs	r2, #1
 800a618:	0652      	lsls	r2, r2, #25
 800a61a:	4311      	orrs	r1, r2
 800a61c:	687a      	ldr	r2, [r7, #4]
 800a61e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a620:	0912      	lsrs	r2, r2, #4
 800a622:	0452      	lsls	r2, r2, #17
 800a624:	430a      	orrs	r2, r1
 800a626:	4930      	ldr	r1, [pc, #192]	; (800a6e8 <HAL_RCC_OscConfig+0x780>)
 800a628:	4313      	orrs	r3, r2
 800a62a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800a62c:	4b2e      	ldr	r3, [pc, #184]	; (800a6e8 <HAL_RCC_OscConfig+0x780>)
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	4a2d      	ldr	r2, [pc, #180]	; (800a6e8 <HAL_RCC_OscConfig+0x780>)
 800a632:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a636:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a638:	4b2b      	ldr	r3, [pc, #172]	; (800a6e8 <HAL_RCC_OscConfig+0x780>)
 800a63a:	68db      	ldr	r3, [r3, #12]
 800a63c:	4a2a      	ldr	r2, [pc, #168]	; (800a6e8 <HAL_RCC_OscConfig+0x780>)
 800a63e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a642:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a644:	f7fd f8f2 	bl	800782c <HAL_GetTick>
 800a648:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a64a:	e008      	b.n	800a65e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a64c:	f7fd f8ee 	bl	800782c <HAL_GetTick>
 800a650:	4602      	mov	r2, r0
 800a652:	693b      	ldr	r3, [r7, #16]
 800a654:	1ad3      	subs	r3, r2, r3
 800a656:	2b02      	cmp	r3, #2
 800a658:	d901      	bls.n	800a65e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800a65a:	2303      	movs	r3, #3
 800a65c:	e058      	b.n	800a710 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a65e:	4b22      	ldr	r3, [pc, #136]	; (800a6e8 <HAL_RCC_OscConfig+0x780>)
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a666:	2b00      	cmp	r3, #0
 800a668:	d0f0      	beq.n	800a64c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a66a:	e050      	b.n	800a70e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800a66c:	2301      	movs	r3, #1
 800a66e:	e04f      	b.n	800a710 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a670:	4b1d      	ldr	r3, [pc, #116]	; (800a6e8 <HAL_RCC_OscConfig+0x780>)
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d148      	bne.n	800a70e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800a67c:	4b1a      	ldr	r3, [pc, #104]	; (800a6e8 <HAL_RCC_OscConfig+0x780>)
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	4a19      	ldr	r2, [pc, #100]	; (800a6e8 <HAL_RCC_OscConfig+0x780>)
 800a682:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a686:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a688:	4b17      	ldr	r3, [pc, #92]	; (800a6e8 <HAL_RCC_OscConfig+0x780>)
 800a68a:	68db      	ldr	r3, [r3, #12]
 800a68c:	4a16      	ldr	r2, [pc, #88]	; (800a6e8 <HAL_RCC_OscConfig+0x780>)
 800a68e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a692:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a694:	f7fd f8ca 	bl	800782c <HAL_GetTick>
 800a698:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a69a:	e008      	b.n	800a6ae <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a69c:	f7fd f8c6 	bl	800782c <HAL_GetTick>
 800a6a0:	4602      	mov	r2, r0
 800a6a2:	693b      	ldr	r3, [r7, #16]
 800a6a4:	1ad3      	subs	r3, r2, r3
 800a6a6:	2b02      	cmp	r3, #2
 800a6a8:	d901      	bls.n	800a6ae <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800a6aa:	2303      	movs	r3, #3
 800a6ac:	e030      	b.n	800a710 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a6ae:	4b0e      	ldr	r3, [pc, #56]	; (800a6e8 <HAL_RCC_OscConfig+0x780>)
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d0f0      	beq.n	800a69c <HAL_RCC_OscConfig+0x734>
 800a6ba:	e028      	b.n	800a70e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a6bc:	69bb      	ldr	r3, [r7, #24]
 800a6be:	2b0c      	cmp	r3, #12
 800a6c0:	d023      	beq.n	800a70a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a6c2:	4b09      	ldr	r3, [pc, #36]	; (800a6e8 <HAL_RCC_OscConfig+0x780>)
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	4a08      	ldr	r2, [pc, #32]	; (800a6e8 <HAL_RCC_OscConfig+0x780>)
 800a6c8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a6cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a6ce:	f7fd f8ad 	bl	800782c <HAL_GetTick>
 800a6d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a6d4:	e00c      	b.n	800a6f0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a6d6:	f7fd f8a9 	bl	800782c <HAL_GetTick>
 800a6da:	4602      	mov	r2, r0
 800a6dc:	693b      	ldr	r3, [r7, #16]
 800a6de:	1ad3      	subs	r3, r2, r3
 800a6e0:	2b02      	cmp	r3, #2
 800a6e2:	d905      	bls.n	800a6f0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800a6e4:	2303      	movs	r3, #3
 800a6e6:	e013      	b.n	800a710 <HAL_RCC_OscConfig+0x7a8>
 800a6e8:	40021000 	.word	0x40021000
 800a6ec:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a6f0:	4b09      	ldr	r3, [pc, #36]	; (800a718 <HAL_RCC_OscConfig+0x7b0>)
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d1ec      	bne.n	800a6d6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800a6fc:	4b06      	ldr	r3, [pc, #24]	; (800a718 <HAL_RCC_OscConfig+0x7b0>)
 800a6fe:	68da      	ldr	r2, [r3, #12]
 800a700:	4905      	ldr	r1, [pc, #20]	; (800a718 <HAL_RCC_OscConfig+0x7b0>)
 800a702:	4b06      	ldr	r3, [pc, #24]	; (800a71c <HAL_RCC_OscConfig+0x7b4>)
 800a704:	4013      	ands	r3, r2
 800a706:	60cb      	str	r3, [r1, #12]
 800a708:	e001      	b.n	800a70e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800a70a:	2301      	movs	r3, #1
 800a70c:	e000      	b.n	800a710 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800a70e:	2300      	movs	r3, #0
}
 800a710:	4618      	mov	r0, r3
 800a712:	3720      	adds	r7, #32
 800a714:	46bd      	mov	sp, r7
 800a716:	bd80      	pop	{r7, pc}
 800a718:	40021000 	.word	0x40021000
 800a71c:	feeefffc 	.word	0xfeeefffc

0800a720 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a720:	b580      	push	{r7, lr}
 800a722:	b084      	sub	sp, #16
 800a724:	af00      	add	r7, sp, #0
 800a726:	6078      	str	r0, [r7, #4]
 800a728:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d101      	bne.n	800a734 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a730:	2301      	movs	r3, #1
 800a732:	e0e7      	b.n	800a904 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a734:	4b75      	ldr	r3, [pc, #468]	; (800a90c <HAL_RCC_ClockConfig+0x1ec>)
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	f003 0307 	and.w	r3, r3, #7
 800a73c:	683a      	ldr	r2, [r7, #0]
 800a73e:	429a      	cmp	r2, r3
 800a740:	d910      	bls.n	800a764 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a742:	4b72      	ldr	r3, [pc, #456]	; (800a90c <HAL_RCC_ClockConfig+0x1ec>)
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	f023 0207 	bic.w	r2, r3, #7
 800a74a:	4970      	ldr	r1, [pc, #448]	; (800a90c <HAL_RCC_ClockConfig+0x1ec>)
 800a74c:	683b      	ldr	r3, [r7, #0]
 800a74e:	4313      	orrs	r3, r2
 800a750:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a752:	4b6e      	ldr	r3, [pc, #440]	; (800a90c <HAL_RCC_ClockConfig+0x1ec>)
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	f003 0307 	and.w	r3, r3, #7
 800a75a:	683a      	ldr	r2, [r7, #0]
 800a75c:	429a      	cmp	r2, r3
 800a75e:	d001      	beq.n	800a764 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800a760:	2301      	movs	r3, #1
 800a762:	e0cf      	b.n	800a904 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	f003 0302 	and.w	r3, r3, #2
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d010      	beq.n	800a792 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	689a      	ldr	r2, [r3, #8]
 800a774:	4b66      	ldr	r3, [pc, #408]	; (800a910 <HAL_RCC_ClockConfig+0x1f0>)
 800a776:	689b      	ldr	r3, [r3, #8]
 800a778:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a77c:	429a      	cmp	r2, r3
 800a77e:	d908      	bls.n	800a792 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a780:	4b63      	ldr	r3, [pc, #396]	; (800a910 <HAL_RCC_ClockConfig+0x1f0>)
 800a782:	689b      	ldr	r3, [r3, #8]
 800a784:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	689b      	ldr	r3, [r3, #8]
 800a78c:	4960      	ldr	r1, [pc, #384]	; (800a910 <HAL_RCC_ClockConfig+0x1f0>)
 800a78e:	4313      	orrs	r3, r2
 800a790:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	f003 0301 	and.w	r3, r3, #1
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d04c      	beq.n	800a838 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	685b      	ldr	r3, [r3, #4]
 800a7a2:	2b03      	cmp	r3, #3
 800a7a4:	d107      	bne.n	800a7b6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a7a6:	4b5a      	ldr	r3, [pc, #360]	; (800a910 <HAL_RCC_ClockConfig+0x1f0>)
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d121      	bne.n	800a7f6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800a7b2:	2301      	movs	r3, #1
 800a7b4:	e0a6      	b.n	800a904 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	685b      	ldr	r3, [r3, #4]
 800a7ba:	2b02      	cmp	r3, #2
 800a7bc:	d107      	bne.n	800a7ce <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a7be:	4b54      	ldr	r3, [pc, #336]	; (800a910 <HAL_RCC_ClockConfig+0x1f0>)
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d115      	bne.n	800a7f6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800a7ca:	2301      	movs	r3, #1
 800a7cc:	e09a      	b.n	800a904 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	685b      	ldr	r3, [r3, #4]
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d107      	bne.n	800a7e6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a7d6:	4b4e      	ldr	r3, [pc, #312]	; (800a910 <HAL_RCC_ClockConfig+0x1f0>)
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	f003 0302 	and.w	r3, r3, #2
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d109      	bne.n	800a7f6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800a7e2:	2301      	movs	r3, #1
 800a7e4:	e08e      	b.n	800a904 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a7e6:	4b4a      	ldr	r3, [pc, #296]	; (800a910 <HAL_RCC_ClockConfig+0x1f0>)
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d101      	bne.n	800a7f6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800a7f2:	2301      	movs	r3, #1
 800a7f4:	e086      	b.n	800a904 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a7f6:	4b46      	ldr	r3, [pc, #280]	; (800a910 <HAL_RCC_ClockConfig+0x1f0>)
 800a7f8:	689b      	ldr	r3, [r3, #8]
 800a7fa:	f023 0203 	bic.w	r2, r3, #3
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	685b      	ldr	r3, [r3, #4]
 800a802:	4943      	ldr	r1, [pc, #268]	; (800a910 <HAL_RCC_ClockConfig+0x1f0>)
 800a804:	4313      	orrs	r3, r2
 800a806:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a808:	f7fd f810 	bl	800782c <HAL_GetTick>
 800a80c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a80e:	e00a      	b.n	800a826 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a810:	f7fd f80c 	bl	800782c <HAL_GetTick>
 800a814:	4602      	mov	r2, r0
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	1ad3      	subs	r3, r2, r3
 800a81a:	f241 3288 	movw	r2, #5000	; 0x1388
 800a81e:	4293      	cmp	r3, r2
 800a820:	d901      	bls.n	800a826 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800a822:	2303      	movs	r3, #3
 800a824:	e06e      	b.n	800a904 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a826:	4b3a      	ldr	r3, [pc, #232]	; (800a910 <HAL_RCC_ClockConfig+0x1f0>)
 800a828:	689b      	ldr	r3, [r3, #8]
 800a82a:	f003 020c 	and.w	r2, r3, #12
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	685b      	ldr	r3, [r3, #4]
 800a832:	009b      	lsls	r3, r3, #2
 800a834:	429a      	cmp	r2, r3
 800a836:	d1eb      	bne.n	800a810 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	f003 0302 	and.w	r3, r3, #2
 800a840:	2b00      	cmp	r3, #0
 800a842:	d010      	beq.n	800a866 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	689a      	ldr	r2, [r3, #8]
 800a848:	4b31      	ldr	r3, [pc, #196]	; (800a910 <HAL_RCC_ClockConfig+0x1f0>)
 800a84a:	689b      	ldr	r3, [r3, #8]
 800a84c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a850:	429a      	cmp	r2, r3
 800a852:	d208      	bcs.n	800a866 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a854:	4b2e      	ldr	r3, [pc, #184]	; (800a910 <HAL_RCC_ClockConfig+0x1f0>)
 800a856:	689b      	ldr	r3, [r3, #8]
 800a858:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	689b      	ldr	r3, [r3, #8]
 800a860:	492b      	ldr	r1, [pc, #172]	; (800a910 <HAL_RCC_ClockConfig+0x1f0>)
 800a862:	4313      	orrs	r3, r2
 800a864:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a866:	4b29      	ldr	r3, [pc, #164]	; (800a90c <HAL_RCC_ClockConfig+0x1ec>)
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	f003 0307 	and.w	r3, r3, #7
 800a86e:	683a      	ldr	r2, [r7, #0]
 800a870:	429a      	cmp	r2, r3
 800a872:	d210      	bcs.n	800a896 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a874:	4b25      	ldr	r3, [pc, #148]	; (800a90c <HAL_RCC_ClockConfig+0x1ec>)
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	f023 0207 	bic.w	r2, r3, #7
 800a87c:	4923      	ldr	r1, [pc, #140]	; (800a90c <HAL_RCC_ClockConfig+0x1ec>)
 800a87e:	683b      	ldr	r3, [r7, #0]
 800a880:	4313      	orrs	r3, r2
 800a882:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a884:	4b21      	ldr	r3, [pc, #132]	; (800a90c <HAL_RCC_ClockConfig+0x1ec>)
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	f003 0307 	and.w	r3, r3, #7
 800a88c:	683a      	ldr	r2, [r7, #0]
 800a88e:	429a      	cmp	r2, r3
 800a890:	d001      	beq.n	800a896 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800a892:	2301      	movs	r3, #1
 800a894:	e036      	b.n	800a904 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	f003 0304 	and.w	r3, r3, #4
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d008      	beq.n	800a8b4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a8a2:	4b1b      	ldr	r3, [pc, #108]	; (800a910 <HAL_RCC_ClockConfig+0x1f0>)
 800a8a4:	689b      	ldr	r3, [r3, #8]
 800a8a6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	68db      	ldr	r3, [r3, #12]
 800a8ae:	4918      	ldr	r1, [pc, #96]	; (800a910 <HAL_RCC_ClockConfig+0x1f0>)
 800a8b0:	4313      	orrs	r3, r2
 800a8b2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	f003 0308 	and.w	r3, r3, #8
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d009      	beq.n	800a8d4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a8c0:	4b13      	ldr	r3, [pc, #76]	; (800a910 <HAL_RCC_ClockConfig+0x1f0>)
 800a8c2:	689b      	ldr	r3, [r3, #8]
 800a8c4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	691b      	ldr	r3, [r3, #16]
 800a8cc:	00db      	lsls	r3, r3, #3
 800a8ce:	4910      	ldr	r1, [pc, #64]	; (800a910 <HAL_RCC_ClockConfig+0x1f0>)
 800a8d0:	4313      	orrs	r3, r2
 800a8d2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a8d4:	f000 f824 	bl	800a920 <HAL_RCC_GetSysClockFreq>
 800a8d8:	4602      	mov	r2, r0
 800a8da:	4b0d      	ldr	r3, [pc, #52]	; (800a910 <HAL_RCC_ClockConfig+0x1f0>)
 800a8dc:	689b      	ldr	r3, [r3, #8]
 800a8de:	091b      	lsrs	r3, r3, #4
 800a8e0:	f003 030f 	and.w	r3, r3, #15
 800a8e4:	490b      	ldr	r1, [pc, #44]	; (800a914 <HAL_RCC_ClockConfig+0x1f4>)
 800a8e6:	5ccb      	ldrb	r3, [r1, r3]
 800a8e8:	f003 031f 	and.w	r3, r3, #31
 800a8ec:	fa22 f303 	lsr.w	r3, r2, r3
 800a8f0:	4a09      	ldr	r2, [pc, #36]	; (800a918 <HAL_RCC_ClockConfig+0x1f8>)
 800a8f2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800a8f4:	4b09      	ldr	r3, [pc, #36]	; (800a91c <HAL_RCC_ClockConfig+0x1fc>)
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	4618      	mov	r0, r3
 800a8fa:	f7fc ff47 	bl	800778c <HAL_InitTick>
 800a8fe:	4603      	mov	r3, r0
 800a900:	72fb      	strb	r3, [r7, #11]

  return status;
 800a902:	7afb      	ldrb	r3, [r7, #11]
}
 800a904:	4618      	mov	r0, r3
 800a906:	3710      	adds	r7, #16
 800a908:	46bd      	mov	sp, r7
 800a90a:	bd80      	pop	{r7, pc}
 800a90c:	40022000 	.word	0x40022000
 800a910:	40021000 	.word	0x40021000
 800a914:	080155c0 	.word	0x080155c0
 800a918:	20000228 	.word	0x20000228
 800a91c:	20000258 	.word	0x20000258

0800a920 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a920:	b480      	push	{r7}
 800a922:	b089      	sub	sp, #36	; 0x24
 800a924:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800a926:	2300      	movs	r3, #0
 800a928:	61fb      	str	r3, [r7, #28]
 800a92a:	2300      	movs	r3, #0
 800a92c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a92e:	4b3e      	ldr	r3, [pc, #248]	; (800aa28 <HAL_RCC_GetSysClockFreq+0x108>)
 800a930:	689b      	ldr	r3, [r3, #8]
 800a932:	f003 030c 	and.w	r3, r3, #12
 800a936:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a938:	4b3b      	ldr	r3, [pc, #236]	; (800aa28 <HAL_RCC_GetSysClockFreq+0x108>)
 800a93a:	68db      	ldr	r3, [r3, #12]
 800a93c:	f003 0303 	and.w	r3, r3, #3
 800a940:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800a942:	693b      	ldr	r3, [r7, #16]
 800a944:	2b00      	cmp	r3, #0
 800a946:	d005      	beq.n	800a954 <HAL_RCC_GetSysClockFreq+0x34>
 800a948:	693b      	ldr	r3, [r7, #16]
 800a94a:	2b0c      	cmp	r3, #12
 800a94c:	d121      	bne.n	800a992 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	2b01      	cmp	r3, #1
 800a952:	d11e      	bne.n	800a992 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800a954:	4b34      	ldr	r3, [pc, #208]	; (800aa28 <HAL_RCC_GetSysClockFreq+0x108>)
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	f003 0308 	and.w	r3, r3, #8
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d107      	bne.n	800a970 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800a960:	4b31      	ldr	r3, [pc, #196]	; (800aa28 <HAL_RCC_GetSysClockFreq+0x108>)
 800a962:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a966:	0a1b      	lsrs	r3, r3, #8
 800a968:	f003 030f 	and.w	r3, r3, #15
 800a96c:	61fb      	str	r3, [r7, #28]
 800a96e:	e005      	b.n	800a97c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800a970:	4b2d      	ldr	r3, [pc, #180]	; (800aa28 <HAL_RCC_GetSysClockFreq+0x108>)
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	091b      	lsrs	r3, r3, #4
 800a976:	f003 030f 	and.w	r3, r3, #15
 800a97a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800a97c:	4a2b      	ldr	r2, [pc, #172]	; (800aa2c <HAL_RCC_GetSysClockFreq+0x10c>)
 800a97e:	69fb      	ldr	r3, [r7, #28]
 800a980:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a984:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a986:	693b      	ldr	r3, [r7, #16]
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d10d      	bne.n	800a9a8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800a98c:	69fb      	ldr	r3, [r7, #28]
 800a98e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a990:	e00a      	b.n	800a9a8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800a992:	693b      	ldr	r3, [r7, #16]
 800a994:	2b04      	cmp	r3, #4
 800a996:	d102      	bne.n	800a99e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a998:	4b25      	ldr	r3, [pc, #148]	; (800aa30 <HAL_RCC_GetSysClockFreq+0x110>)
 800a99a:	61bb      	str	r3, [r7, #24]
 800a99c:	e004      	b.n	800a9a8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800a99e:	693b      	ldr	r3, [r7, #16]
 800a9a0:	2b08      	cmp	r3, #8
 800a9a2:	d101      	bne.n	800a9a8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a9a4:	4b23      	ldr	r3, [pc, #140]	; (800aa34 <HAL_RCC_GetSysClockFreq+0x114>)
 800a9a6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800a9a8:	693b      	ldr	r3, [r7, #16]
 800a9aa:	2b0c      	cmp	r3, #12
 800a9ac:	d134      	bne.n	800aa18 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a9ae:	4b1e      	ldr	r3, [pc, #120]	; (800aa28 <HAL_RCC_GetSysClockFreq+0x108>)
 800a9b0:	68db      	ldr	r3, [r3, #12]
 800a9b2:	f003 0303 	and.w	r3, r3, #3
 800a9b6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a9b8:	68bb      	ldr	r3, [r7, #8]
 800a9ba:	2b02      	cmp	r3, #2
 800a9bc:	d003      	beq.n	800a9c6 <HAL_RCC_GetSysClockFreq+0xa6>
 800a9be:	68bb      	ldr	r3, [r7, #8]
 800a9c0:	2b03      	cmp	r3, #3
 800a9c2:	d003      	beq.n	800a9cc <HAL_RCC_GetSysClockFreq+0xac>
 800a9c4:	e005      	b.n	800a9d2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800a9c6:	4b1a      	ldr	r3, [pc, #104]	; (800aa30 <HAL_RCC_GetSysClockFreq+0x110>)
 800a9c8:	617b      	str	r3, [r7, #20]
      break;
 800a9ca:	e005      	b.n	800a9d8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800a9cc:	4b19      	ldr	r3, [pc, #100]	; (800aa34 <HAL_RCC_GetSysClockFreq+0x114>)
 800a9ce:	617b      	str	r3, [r7, #20]
      break;
 800a9d0:	e002      	b.n	800a9d8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800a9d2:	69fb      	ldr	r3, [r7, #28]
 800a9d4:	617b      	str	r3, [r7, #20]
      break;
 800a9d6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a9d8:	4b13      	ldr	r3, [pc, #76]	; (800aa28 <HAL_RCC_GetSysClockFreq+0x108>)
 800a9da:	68db      	ldr	r3, [r3, #12]
 800a9dc:	091b      	lsrs	r3, r3, #4
 800a9de:	f003 0307 	and.w	r3, r3, #7
 800a9e2:	3301      	adds	r3, #1
 800a9e4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800a9e6:	4b10      	ldr	r3, [pc, #64]	; (800aa28 <HAL_RCC_GetSysClockFreq+0x108>)
 800a9e8:	68db      	ldr	r3, [r3, #12]
 800a9ea:	0a1b      	lsrs	r3, r3, #8
 800a9ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a9f0:	697a      	ldr	r2, [r7, #20]
 800a9f2:	fb03 f202 	mul.w	r2, r3, r2
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a9fc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a9fe:	4b0a      	ldr	r3, [pc, #40]	; (800aa28 <HAL_RCC_GetSysClockFreq+0x108>)
 800aa00:	68db      	ldr	r3, [r3, #12]
 800aa02:	0e5b      	lsrs	r3, r3, #25
 800aa04:	f003 0303 	and.w	r3, r3, #3
 800aa08:	3301      	adds	r3, #1
 800aa0a:	005b      	lsls	r3, r3, #1
 800aa0c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800aa0e:	697a      	ldr	r2, [r7, #20]
 800aa10:	683b      	ldr	r3, [r7, #0]
 800aa12:	fbb2 f3f3 	udiv	r3, r2, r3
 800aa16:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800aa18:	69bb      	ldr	r3, [r7, #24]
}
 800aa1a:	4618      	mov	r0, r3
 800aa1c:	3724      	adds	r7, #36	; 0x24
 800aa1e:	46bd      	mov	sp, r7
 800aa20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa24:	4770      	bx	lr
 800aa26:	bf00      	nop
 800aa28:	40021000 	.word	0x40021000
 800aa2c:	080155d8 	.word	0x080155d8
 800aa30:	00f42400 	.word	0x00f42400
 800aa34:	007a1200 	.word	0x007a1200

0800aa38 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800aa38:	b480      	push	{r7}
 800aa3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800aa3c:	4b03      	ldr	r3, [pc, #12]	; (800aa4c <HAL_RCC_GetHCLKFreq+0x14>)
 800aa3e:	681b      	ldr	r3, [r3, #0]
}
 800aa40:	4618      	mov	r0, r3
 800aa42:	46bd      	mov	sp, r7
 800aa44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa48:	4770      	bx	lr
 800aa4a:	bf00      	nop
 800aa4c:	20000228 	.word	0x20000228

0800aa50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800aa50:	b580      	push	{r7, lr}
 800aa52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800aa54:	f7ff fff0 	bl	800aa38 <HAL_RCC_GetHCLKFreq>
 800aa58:	4602      	mov	r2, r0
 800aa5a:	4b06      	ldr	r3, [pc, #24]	; (800aa74 <HAL_RCC_GetPCLK1Freq+0x24>)
 800aa5c:	689b      	ldr	r3, [r3, #8]
 800aa5e:	0a1b      	lsrs	r3, r3, #8
 800aa60:	f003 0307 	and.w	r3, r3, #7
 800aa64:	4904      	ldr	r1, [pc, #16]	; (800aa78 <HAL_RCC_GetPCLK1Freq+0x28>)
 800aa66:	5ccb      	ldrb	r3, [r1, r3]
 800aa68:	f003 031f 	and.w	r3, r3, #31
 800aa6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800aa70:	4618      	mov	r0, r3
 800aa72:	bd80      	pop	{r7, pc}
 800aa74:	40021000 	.word	0x40021000
 800aa78:	080155d0 	.word	0x080155d0

0800aa7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800aa7c:	b580      	push	{r7, lr}
 800aa7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800aa80:	f7ff ffda 	bl	800aa38 <HAL_RCC_GetHCLKFreq>
 800aa84:	4602      	mov	r2, r0
 800aa86:	4b06      	ldr	r3, [pc, #24]	; (800aaa0 <HAL_RCC_GetPCLK2Freq+0x24>)
 800aa88:	689b      	ldr	r3, [r3, #8]
 800aa8a:	0adb      	lsrs	r3, r3, #11
 800aa8c:	f003 0307 	and.w	r3, r3, #7
 800aa90:	4904      	ldr	r1, [pc, #16]	; (800aaa4 <HAL_RCC_GetPCLK2Freq+0x28>)
 800aa92:	5ccb      	ldrb	r3, [r1, r3]
 800aa94:	f003 031f 	and.w	r3, r3, #31
 800aa98:	fa22 f303 	lsr.w	r3, r2, r3
}
 800aa9c:	4618      	mov	r0, r3
 800aa9e:	bd80      	pop	{r7, pc}
 800aaa0:	40021000 	.word	0x40021000
 800aaa4:	080155d0 	.word	0x080155d0

0800aaa8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800aaa8:	b580      	push	{r7, lr}
 800aaaa:	b086      	sub	sp, #24
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800aab0:	2300      	movs	r3, #0
 800aab2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800aab4:	4b2a      	ldr	r3, [pc, #168]	; (800ab60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800aab6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aab8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d003      	beq.n	800aac8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800aac0:	f7ff f9a6 	bl	8009e10 <HAL_PWREx_GetVoltageRange>
 800aac4:	6178      	str	r0, [r7, #20]
 800aac6:	e014      	b.n	800aaf2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800aac8:	4b25      	ldr	r3, [pc, #148]	; (800ab60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800aaca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aacc:	4a24      	ldr	r2, [pc, #144]	; (800ab60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800aace:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aad2:	6593      	str	r3, [r2, #88]	; 0x58
 800aad4:	4b22      	ldr	r3, [pc, #136]	; (800ab60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800aad6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aad8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aadc:	60fb      	str	r3, [r7, #12]
 800aade:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800aae0:	f7ff f996 	bl	8009e10 <HAL_PWREx_GetVoltageRange>
 800aae4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800aae6:	4b1e      	ldr	r3, [pc, #120]	; (800ab60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800aae8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aaea:	4a1d      	ldr	r2, [pc, #116]	; (800ab60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800aaec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800aaf0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800aaf2:	697b      	ldr	r3, [r7, #20]
 800aaf4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aaf8:	d10b      	bne.n	800ab12 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	2b80      	cmp	r3, #128	; 0x80
 800aafe:	d919      	bls.n	800ab34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	2ba0      	cmp	r3, #160	; 0xa0
 800ab04:	d902      	bls.n	800ab0c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800ab06:	2302      	movs	r3, #2
 800ab08:	613b      	str	r3, [r7, #16]
 800ab0a:	e013      	b.n	800ab34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800ab0c:	2301      	movs	r3, #1
 800ab0e:	613b      	str	r3, [r7, #16]
 800ab10:	e010      	b.n	800ab34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	2b80      	cmp	r3, #128	; 0x80
 800ab16:	d902      	bls.n	800ab1e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800ab18:	2303      	movs	r3, #3
 800ab1a:	613b      	str	r3, [r7, #16]
 800ab1c:	e00a      	b.n	800ab34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	2b80      	cmp	r3, #128	; 0x80
 800ab22:	d102      	bne.n	800ab2a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800ab24:	2302      	movs	r3, #2
 800ab26:	613b      	str	r3, [r7, #16]
 800ab28:	e004      	b.n	800ab34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	2b70      	cmp	r3, #112	; 0x70
 800ab2e:	d101      	bne.n	800ab34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800ab30:	2301      	movs	r3, #1
 800ab32:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800ab34:	4b0b      	ldr	r3, [pc, #44]	; (800ab64 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	f023 0207 	bic.w	r2, r3, #7
 800ab3c:	4909      	ldr	r1, [pc, #36]	; (800ab64 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800ab3e:	693b      	ldr	r3, [r7, #16]
 800ab40:	4313      	orrs	r3, r2
 800ab42:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800ab44:	4b07      	ldr	r3, [pc, #28]	; (800ab64 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	f003 0307 	and.w	r3, r3, #7
 800ab4c:	693a      	ldr	r2, [r7, #16]
 800ab4e:	429a      	cmp	r2, r3
 800ab50:	d001      	beq.n	800ab56 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800ab52:	2301      	movs	r3, #1
 800ab54:	e000      	b.n	800ab58 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800ab56:	2300      	movs	r3, #0
}
 800ab58:	4618      	mov	r0, r3
 800ab5a:	3718      	adds	r7, #24
 800ab5c:	46bd      	mov	sp, r7
 800ab5e:	bd80      	pop	{r7, pc}
 800ab60:	40021000 	.word	0x40021000
 800ab64:	40022000 	.word	0x40022000

0800ab68 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800ab68:	b580      	push	{r7, lr}
 800ab6a:	b086      	sub	sp, #24
 800ab6c:	af00      	add	r7, sp, #0
 800ab6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800ab70:	2300      	movs	r3, #0
 800ab72:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800ab74:	2300      	movs	r3, #0
 800ab76:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d041      	beq.n	800ac08 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ab88:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800ab8c:	d02a      	beq.n	800abe4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800ab8e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800ab92:	d824      	bhi.n	800abde <HAL_RCCEx_PeriphCLKConfig+0x76>
 800ab94:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800ab98:	d008      	beq.n	800abac <HAL_RCCEx_PeriphCLKConfig+0x44>
 800ab9a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800ab9e:	d81e      	bhi.n	800abde <HAL_RCCEx_PeriphCLKConfig+0x76>
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d00a      	beq.n	800abba <HAL_RCCEx_PeriphCLKConfig+0x52>
 800aba4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800aba8:	d010      	beq.n	800abcc <HAL_RCCEx_PeriphCLKConfig+0x64>
 800abaa:	e018      	b.n	800abde <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800abac:	4b86      	ldr	r3, [pc, #536]	; (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800abae:	68db      	ldr	r3, [r3, #12]
 800abb0:	4a85      	ldr	r2, [pc, #532]	; (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800abb2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800abb6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800abb8:	e015      	b.n	800abe6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	3304      	adds	r3, #4
 800abbe:	2100      	movs	r1, #0
 800abc0:	4618      	mov	r0, r3
 800abc2:	f000 fabb 	bl	800b13c <RCCEx_PLLSAI1_Config>
 800abc6:	4603      	mov	r3, r0
 800abc8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800abca:	e00c      	b.n	800abe6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	3320      	adds	r3, #32
 800abd0:	2100      	movs	r1, #0
 800abd2:	4618      	mov	r0, r3
 800abd4:	f000 fba6 	bl	800b324 <RCCEx_PLLSAI2_Config>
 800abd8:	4603      	mov	r3, r0
 800abda:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800abdc:	e003      	b.n	800abe6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800abde:	2301      	movs	r3, #1
 800abe0:	74fb      	strb	r3, [r7, #19]
      break;
 800abe2:	e000      	b.n	800abe6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800abe4:	bf00      	nop
    }

    if(ret == HAL_OK)
 800abe6:	7cfb      	ldrb	r3, [r7, #19]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d10b      	bne.n	800ac04 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800abec:	4b76      	ldr	r3, [pc, #472]	; (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800abee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800abf2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800abfa:	4973      	ldr	r1, [pc, #460]	; (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800abfc:	4313      	orrs	r3, r2
 800abfe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800ac02:	e001      	b.n	800ac08 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ac04:	7cfb      	ldrb	r3, [r7, #19]
 800ac06:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d041      	beq.n	800ac98 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ac18:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800ac1c:	d02a      	beq.n	800ac74 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800ac1e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800ac22:	d824      	bhi.n	800ac6e <HAL_RCCEx_PeriphCLKConfig+0x106>
 800ac24:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ac28:	d008      	beq.n	800ac3c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800ac2a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ac2e:	d81e      	bhi.n	800ac6e <HAL_RCCEx_PeriphCLKConfig+0x106>
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d00a      	beq.n	800ac4a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800ac34:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800ac38:	d010      	beq.n	800ac5c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800ac3a:	e018      	b.n	800ac6e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800ac3c:	4b62      	ldr	r3, [pc, #392]	; (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800ac3e:	68db      	ldr	r3, [r3, #12]
 800ac40:	4a61      	ldr	r2, [pc, #388]	; (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800ac42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ac46:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800ac48:	e015      	b.n	800ac76 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	3304      	adds	r3, #4
 800ac4e:	2100      	movs	r1, #0
 800ac50:	4618      	mov	r0, r3
 800ac52:	f000 fa73 	bl	800b13c <RCCEx_PLLSAI1_Config>
 800ac56:	4603      	mov	r3, r0
 800ac58:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800ac5a:	e00c      	b.n	800ac76 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	3320      	adds	r3, #32
 800ac60:	2100      	movs	r1, #0
 800ac62:	4618      	mov	r0, r3
 800ac64:	f000 fb5e 	bl	800b324 <RCCEx_PLLSAI2_Config>
 800ac68:	4603      	mov	r3, r0
 800ac6a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800ac6c:	e003      	b.n	800ac76 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800ac6e:	2301      	movs	r3, #1
 800ac70:	74fb      	strb	r3, [r7, #19]
      break;
 800ac72:	e000      	b.n	800ac76 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800ac74:	bf00      	nop
    }

    if(ret == HAL_OK)
 800ac76:	7cfb      	ldrb	r3, [r7, #19]
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d10b      	bne.n	800ac94 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800ac7c:	4b52      	ldr	r3, [pc, #328]	; (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800ac7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ac82:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ac8a:	494f      	ldr	r1, [pc, #316]	; (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800ac8c:	4313      	orrs	r3, r2
 800ac8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800ac92:	e001      	b.n	800ac98 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ac94:	7cfb      	ldrb	r3, [r7, #19]
 800ac96:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	f000 80a0 	beq.w	800ade6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800aca6:	2300      	movs	r3, #0
 800aca8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800acaa:	4b47      	ldr	r3, [pc, #284]	; (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800acac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800acae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d101      	bne.n	800acba <HAL_RCCEx_PeriphCLKConfig+0x152>
 800acb6:	2301      	movs	r3, #1
 800acb8:	e000      	b.n	800acbc <HAL_RCCEx_PeriphCLKConfig+0x154>
 800acba:	2300      	movs	r3, #0
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d00d      	beq.n	800acdc <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800acc0:	4b41      	ldr	r3, [pc, #260]	; (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800acc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800acc4:	4a40      	ldr	r2, [pc, #256]	; (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800acc6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800acca:	6593      	str	r3, [r2, #88]	; 0x58
 800accc:	4b3e      	ldr	r3, [pc, #248]	; (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800acce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800acd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800acd4:	60bb      	str	r3, [r7, #8]
 800acd6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800acd8:	2301      	movs	r3, #1
 800acda:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800acdc:	4b3b      	ldr	r3, [pc, #236]	; (800adcc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	4a3a      	ldr	r2, [pc, #232]	; (800adcc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800ace2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ace6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800ace8:	f7fc fda0 	bl	800782c <HAL_GetTick>
 800acec:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800acee:	e009      	b.n	800ad04 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800acf0:	f7fc fd9c 	bl	800782c <HAL_GetTick>
 800acf4:	4602      	mov	r2, r0
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	1ad3      	subs	r3, r2, r3
 800acfa:	2b02      	cmp	r3, #2
 800acfc:	d902      	bls.n	800ad04 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800acfe:	2303      	movs	r3, #3
 800ad00:	74fb      	strb	r3, [r7, #19]
        break;
 800ad02:	e005      	b.n	800ad10 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800ad04:	4b31      	ldr	r3, [pc, #196]	; (800adcc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d0ef      	beq.n	800acf0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800ad10:	7cfb      	ldrb	r3, [r7, #19]
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d15c      	bne.n	800add0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800ad16:	4b2c      	ldr	r3, [pc, #176]	; (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800ad18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad1c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ad20:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800ad22:	697b      	ldr	r3, [r7, #20]
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d01f      	beq.n	800ad68 <HAL_RCCEx_PeriphCLKConfig+0x200>
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ad2e:	697a      	ldr	r2, [r7, #20]
 800ad30:	429a      	cmp	r2, r3
 800ad32:	d019      	beq.n	800ad68 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800ad34:	4b24      	ldr	r3, [pc, #144]	; (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800ad36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ad3e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800ad40:	4b21      	ldr	r3, [pc, #132]	; (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800ad42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad46:	4a20      	ldr	r2, [pc, #128]	; (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800ad48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ad4c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800ad50:	4b1d      	ldr	r3, [pc, #116]	; (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800ad52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad56:	4a1c      	ldr	r2, [pc, #112]	; (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800ad58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ad5c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800ad60:	4a19      	ldr	r2, [pc, #100]	; (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800ad62:	697b      	ldr	r3, [r7, #20]
 800ad64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800ad68:	697b      	ldr	r3, [r7, #20]
 800ad6a:	f003 0301 	and.w	r3, r3, #1
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d016      	beq.n	800ada0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad72:	f7fc fd5b 	bl	800782c <HAL_GetTick>
 800ad76:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ad78:	e00b      	b.n	800ad92 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ad7a:	f7fc fd57 	bl	800782c <HAL_GetTick>
 800ad7e:	4602      	mov	r2, r0
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	1ad3      	subs	r3, r2, r3
 800ad84:	f241 3288 	movw	r2, #5000	; 0x1388
 800ad88:	4293      	cmp	r3, r2
 800ad8a:	d902      	bls.n	800ad92 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800ad8c:	2303      	movs	r3, #3
 800ad8e:	74fb      	strb	r3, [r7, #19]
            break;
 800ad90:	e006      	b.n	800ada0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ad92:	4b0d      	ldr	r3, [pc, #52]	; (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800ad94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad98:	f003 0302 	and.w	r3, r3, #2
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d0ec      	beq.n	800ad7a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800ada0:	7cfb      	ldrb	r3, [r7, #19]
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d10c      	bne.n	800adc0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ada6:	4b08      	ldr	r3, [pc, #32]	; (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800ada8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800adac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800adb6:	4904      	ldr	r1, [pc, #16]	; (800adc8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800adb8:	4313      	orrs	r3, r2
 800adba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800adbe:	e009      	b.n	800add4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800adc0:	7cfb      	ldrb	r3, [r7, #19]
 800adc2:	74bb      	strb	r3, [r7, #18]
 800adc4:	e006      	b.n	800add4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800adc6:	bf00      	nop
 800adc8:	40021000 	.word	0x40021000
 800adcc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800add0:	7cfb      	ldrb	r3, [r7, #19]
 800add2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800add4:	7c7b      	ldrb	r3, [r7, #17]
 800add6:	2b01      	cmp	r3, #1
 800add8:	d105      	bne.n	800ade6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800adda:	4b9e      	ldr	r3, [pc, #632]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800addc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800adde:	4a9d      	ldr	r2, [pc, #628]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ade0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ade4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	f003 0301 	and.w	r3, r3, #1
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d00a      	beq.n	800ae08 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800adf2:	4b98      	ldr	r3, [pc, #608]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800adf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800adf8:	f023 0203 	bic.w	r2, r3, #3
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae00:	4994      	ldr	r1, [pc, #592]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ae02:	4313      	orrs	r3, r2
 800ae04:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	f003 0302 	and.w	r3, r3, #2
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d00a      	beq.n	800ae2a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800ae14:	4b8f      	ldr	r3, [pc, #572]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ae16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ae1a:	f023 020c 	bic.w	r2, r3, #12
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ae22:	498c      	ldr	r1, [pc, #560]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ae24:	4313      	orrs	r3, r2
 800ae26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	f003 0304 	and.w	r3, r3, #4
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d00a      	beq.n	800ae4c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800ae36:	4b87      	ldr	r3, [pc, #540]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ae38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ae3c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae44:	4983      	ldr	r1, [pc, #524]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ae46:	4313      	orrs	r3, r2
 800ae48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	f003 0308 	and.w	r3, r3, #8
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d00a      	beq.n	800ae6e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800ae58:	4b7e      	ldr	r3, [pc, #504]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ae5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ae5e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae66:	497b      	ldr	r1, [pc, #492]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ae68:	4313      	orrs	r3, r2
 800ae6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	f003 0310 	and.w	r3, r3, #16
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d00a      	beq.n	800ae90 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800ae7a:	4b76      	ldr	r3, [pc, #472]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ae7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ae80:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ae88:	4972      	ldr	r1, [pc, #456]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ae8a:	4313      	orrs	r3, r2
 800ae8c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	f003 0320 	and.w	r3, r3, #32
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d00a      	beq.n	800aeb2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800ae9c:	4b6d      	ldr	r3, [pc, #436]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ae9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aea2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aeaa:	496a      	ldr	r1, [pc, #424]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800aeac:	4313      	orrs	r3, r2
 800aeae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d00a      	beq.n	800aed4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800aebe:	4b65      	ldr	r3, [pc, #404]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800aec0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aec4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aecc:	4961      	ldr	r1, [pc, #388]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800aece:	4313      	orrs	r3, r2
 800aed0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d00a      	beq.n	800aef6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800aee0:	4b5c      	ldr	r3, [pc, #368]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800aee2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aee6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800aeee:	4959      	ldr	r1, [pc, #356]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800aef0:	4313      	orrs	r3, r2
 800aef2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d00a      	beq.n	800af18 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800af02:	4b54      	ldr	r3, [pc, #336]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800af04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800af08:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800af10:	4950      	ldr	r1, [pc, #320]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800af12:	4313      	orrs	r3, r2
 800af14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800af20:	2b00      	cmp	r3, #0
 800af22:	d00a      	beq.n	800af3a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800af24:	4b4b      	ldr	r3, [pc, #300]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800af26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800af2a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800af32:	4948      	ldr	r1, [pc, #288]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800af34:	4313      	orrs	r3, r2
 800af36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800af42:	2b00      	cmp	r3, #0
 800af44:	d00a      	beq.n	800af5c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800af46:	4b43      	ldr	r3, [pc, #268]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800af48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800af4c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800af54:	493f      	ldr	r1, [pc, #252]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800af56:	4313      	orrs	r3, r2
 800af58:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800af64:	2b00      	cmp	r3, #0
 800af66:	d028      	beq.n	800afba <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800af68:	4b3a      	ldr	r3, [pc, #232]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800af6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800af6e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800af76:	4937      	ldr	r1, [pc, #220]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800af78:	4313      	orrs	r3, r2
 800af7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800af82:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800af86:	d106      	bne.n	800af96 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800af88:	4b32      	ldr	r3, [pc, #200]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800af8a:	68db      	ldr	r3, [r3, #12]
 800af8c:	4a31      	ldr	r2, [pc, #196]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800af8e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800af92:	60d3      	str	r3, [r2, #12]
 800af94:	e011      	b.n	800afba <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800af9a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800af9e:	d10c      	bne.n	800afba <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	3304      	adds	r3, #4
 800afa4:	2101      	movs	r1, #1
 800afa6:	4618      	mov	r0, r3
 800afa8:	f000 f8c8 	bl	800b13c <RCCEx_PLLSAI1_Config>
 800afac:	4603      	mov	r3, r0
 800afae:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800afb0:	7cfb      	ldrb	r3, [r7, #19]
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d001      	beq.n	800afba <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800afb6:	7cfb      	ldrb	r3, [r7, #19]
 800afb8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d028      	beq.n	800b018 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800afc6:	4b23      	ldr	r3, [pc, #140]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800afc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800afcc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800afd4:	491f      	ldr	r1, [pc, #124]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800afd6:	4313      	orrs	r3, r2
 800afd8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800afe0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800afe4:	d106      	bne.n	800aff4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800afe6:	4b1b      	ldr	r3, [pc, #108]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800afe8:	68db      	ldr	r3, [r3, #12]
 800afea:	4a1a      	ldr	r2, [pc, #104]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800afec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800aff0:	60d3      	str	r3, [r2, #12]
 800aff2:	e011      	b.n	800b018 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aff8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800affc:	d10c      	bne.n	800b018 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	3304      	adds	r3, #4
 800b002:	2101      	movs	r1, #1
 800b004:	4618      	mov	r0, r3
 800b006:	f000 f899 	bl	800b13c <RCCEx_PLLSAI1_Config>
 800b00a:	4603      	mov	r3, r0
 800b00c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b00e:	7cfb      	ldrb	r3, [r7, #19]
 800b010:	2b00      	cmp	r3, #0
 800b012:	d001      	beq.n	800b018 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800b014:	7cfb      	ldrb	r3, [r7, #19]
 800b016:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b020:	2b00      	cmp	r3, #0
 800b022:	d02b      	beq.n	800b07c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b024:	4b0b      	ldr	r3, [pc, #44]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b026:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b02a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b032:	4908      	ldr	r1, [pc, #32]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b034:	4313      	orrs	r3, r2
 800b036:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b03e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b042:	d109      	bne.n	800b058 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b044:	4b03      	ldr	r3, [pc, #12]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b046:	68db      	ldr	r3, [r3, #12]
 800b048:	4a02      	ldr	r2, [pc, #8]	; (800b054 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b04a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b04e:	60d3      	str	r3, [r2, #12]
 800b050:	e014      	b.n	800b07c <HAL_RCCEx_PeriphCLKConfig+0x514>
 800b052:	bf00      	nop
 800b054:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b05c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b060:	d10c      	bne.n	800b07c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	3304      	adds	r3, #4
 800b066:	2101      	movs	r1, #1
 800b068:	4618      	mov	r0, r3
 800b06a:	f000 f867 	bl	800b13c <RCCEx_PLLSAI1_Config>
 800b06e:	4603      	mov	r3, r0
 800b070:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b072:	7cfb      	ldrb	r3, [r7, #19]
 800b074:	2b00      	cmp	r3, #0
 800b076:	d001      	beq.n	800b07c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800b078:	7cfb      	ldrb	r3, [r7, #19]
 800b07a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b084:	2b00      	cmp	r3, #0
 800b086:	d02f      	beq.n	800b0e8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b088:	4b2b      	ldr	r3, [pc, #172]	; (800b138 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800b08a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b08e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b096:	4928      	ldr	r1, [pc, #160]	; (800b138 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800b098:	4313      	orrs	r3, r2
 800b09a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b0a2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b0a6:	d10d      	bne.n	800b0c4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	3304      	adds	r3, #4
 800b0ac:	2102      	movs	r1, #2
 800b0ae:	4618      	mov	r0, r3
 800b0b0:	f000 f844 	bl	800b13c <RCCEx_PLLSAI1_Config>
 800b0b4:	4603      	mov	r3, r0
 800b0b6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b0b8:	7cfb      	ldrb	r3, [r7, #19]
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d014      	beq.n	800b0e8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800b0be:	7cfb      	ldrb	r3, [r7, #19]
 800b0c0:	74bb      	strb	r3, [r7, #18]
 800b0c2:	e011      	b.n	800b0e8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b0c8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b0cc:	d10c      	bne.n	800b0e8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	3320      	adds	r3, #32
 800b0d2:	2102      	movs	r1, #2
 800b0d4:	4618      	mov	r0, r3
 800b0d6:	f000 f925 	bl	800b324 <RCCEx_PLLSAI2_Config>
 800b0da:	4603      	mov	r3, r0
 800b0dc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b0de:	7cfb      	ldrb	r3, [r7, #19]
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d001      	beq.n	800b0e8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800b0e4:	7cfb      	ldrb	r3, [r7, #19]
 800b0e6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d00a      	beq.n	800b10a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800b0f4:	4b10      	ldr	r3, [pc, #64]	; (800b138 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800b0f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b0fa:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b102:	490d      	ldr	r1, [pc, #52]	; (800b138 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800b104:	4313      	orrs	r3, r2
 800b106:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b112:	2b00      	cmp	r3, #0
 800b114:	d00b      	beq.n	800b12e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800b116:	4b08      	ldr	r3, [pc, #32]	; (800b138 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800b118:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b11c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b126:	4904      	ldr	r1, [pc, #16]	; (800b138 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800b128:	4313      	orrs	r3, r2
 800b12a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800b12e:	7cbb      	ldrb	r3, [r7, #18]
}
 800b130:	4618      	mov	r0, r3
 800b132:	3718      	adds	r7, #24
 800b134:	46bd      	mov	sp, r7
 800b136:	bd80      	pop	{r7, pc}
 800b138:	40021000 	.word	0x40021000

0800b13c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800b13c:	b580      	push	{r7, lr}
 800b13e:	b084      	sub	sp, #16
 800b140:	af00      	add	r7, sp, #0
 800b142:	6078      	str	r0, [r7, #4]
 800b144:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b146:	2300      	movs	r3, #0
 800b148:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800b14a:	4b75      	ldr	r3, [pc, #468]	; (800b320 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b14c:	68db      	ldr	r3, [r3, #12]
 800b14e:	f003 0303 	and.w	r3, r3, #3
 800b152:	2b00      	cmp	r3, #0
 800b154:	d018      	beq.n	800b188 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800b156:	4b72      	ldr	r3, [pc, #456]	; (800b320 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b158:	68db      	ldr	r3, [r3, #12]
 800b15a:	f003 0203 	and.w	r2, r3, #3
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	429a      	cmp	r2, r3
 800b164:	d10d      	bne.n	800b182 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	681b      	ldr	r3, [r3, #0]
       ||
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d009      	beq.n	800b182 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800b16e:	4b6c      	ldr	r3, [pc, #432]	; (800b320 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b170:	68db      	ldr	r3, [r3, #12]
 800b172:	091b      	lsrs	r3, r3, #4
 800b174:	f003 0307 	and.w	r3, r3, #7
 800b178:	1c5a      	adds	r2, r3, #1
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	685b      	ldr	r3, [r3, #4]
       ||
 800b17e:	429a      	cmp	r2, r3
 800b180:	d047      	beq.n	800b212 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800b182:	2301      	movs	r3, #1
 800b184:	73fb      	strb	r3, [r7, #15]
 800b186:	e044      	b.n	800b212 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	2b03      	cmp	r3, #3
 800b18e:	d018      	beq.n	800b1c2 <RCCEx_PLLSAI1_Config+0x86>
 800b190:	2b03      	cmp	r3, #3
 800b192:	d825      	bhi.n	800b1e0 <RCCEx_PLLSAI1_Config+0xa4>
 800b194:	2b01      	cmp	r3, #1
 800b196:	d002      	beq.n	800b19e <RCCEx_PLLSAI1_Config+0x62>
 800b198:	2b02      	cmp	r3, #2
 800b19a:	d009      	beq.n	800b1b0 <RCCEx_PLLSAI1_Config+0x74>
 800b19c:	e020      	b.n	800b1e0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800b19e:	4b60      	ldr	r3, [pc, #384]	; (800b320 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	f003 0302 	and.w	r3, r3, #2
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d11d      	bne.n	800b1e6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800b1aa:	2301      	movs	r3, #1
 800b1ac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b1ae:	e01a      	b.n	800b1e6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800b1b0:	4b5b      	ldr	r3, [pc, #364]	; (800b320 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d116      	bne.n	800b1ea <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800b1bc:	2301      	movs	r3, #1
 800b1be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b1c0:	e013      	b.n	800b1ea <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800b1c2:	4b57      	ldr	r3, [pc, #348]	; (800b320 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d10f      	bne.n	800b1ee <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800b1ce:	4b54      	ldr	r3, [pc, #336]	; (800b320 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d109      	bne.n	800b1ee <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800b1da:	2301      	movs	r3, #1
 800b1dc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b1de:	e006      	b.n	800b1ee <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800b1e0:	2301      	movs	r3, #1
 800b1e2:	73fb      	strb	r3, [r7, #15]
      break;
 800b1e4:	e004      	b.n	800b1f0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800b1e6:	bf00      	nop
 800b1e8:	e002      	b.n	800b1f0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800b1ea:	bf00      	nop
 800b1ec:	e000      	b.n	800b1f0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800b1ee:	bf00      	nop
    }

    if(status == HAL_OK)
 800b1f0:	7bfb      	ldrb	r3, [r7, #15]
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d10d      	bne.n	800b212 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800b1f6:	4b4a      	ldr	r3, [pc, #296]	; (800b320 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b1f8:	68db      	ldr	r3, [r3, #12]
 800b1fa:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	6819      	ldr	r1, [r3, #0]
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	685b      	ldr	r3, [r3, #4]
 800b206:	3b01      	subs	r3, #1
 800b208:	011b      	lsls	r3, r3, #4
 800b20a:	430b      	orrs	r3, r1
 800b20c:	4944      	ldr	r1, [pc, #272]	; (800b320 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b20e:	4313      	orrs	r3, r2
 800b210:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800b212:	7bfb      	ldrb	r3, [r7, #15]
 800b214:	2b00      	cmp	r3, #0
 800b216:	d17d      	bne.n	800b314 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800b218:	4b41      	ldr	r3, [pc, #260]	; (800b320 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	4a40      	ldr	r2, [pc, #256]	; (800b320 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b21e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800b222:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b224:	f7fc fb02 	bl	800782c <HAL_GetTick>
 800b228:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800b22a:	e009      	b.n	800b240 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b22c:	f7fc fafe 	bl	800782c <HAL_GetTick>
 800b230:	4602      	mov	r2, r0
 800b232:	68bb      	ldr	r3, [r7, #8]
 800b234:	1ad3      	subs	r3, r2, r3
 800b236:	2b02      	cmp	r3, #2
 800b238:	d902      	bls.n	800b240 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800b23a:	2303      	movs	r3, #3
 800b23c:	73fb      	strb	r3, [r7, #15]
        break;
 800b23e:	e005      	b.n	800b24c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800b240:	4b37      	ldr	r3, [pc, #220]	; (800b320 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d1ef      	bne.n	800b22c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800b24c:	7bfb      	ldrb	r3, [r7, #15]
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d160      	bne.n	800b314 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800b252:	683b      	ldr	r3, [r7, #0]
 800b254:	2b00      	cmp	r3, #0
 800b256:	d111      	bne.n	800b27c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b258:	4b31      	ldr	r3, [pc, #196]	; (800b320 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b25a:	691b      	ldr	r3, [r3, #16]
 800b25c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800b260:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b264:	687a      	ldr	r2, [r7, #4]
 800b266:	6892      	ldr	r2, [r2, #8]
 800b268:	0211      	lsls	r1, r2, #8
 800b26a:	687a      	ldr	r2, [r7, #4]
 800b26c:	68d2      	ldr	r2, [r2, #12]
 800b26e:	0912      	lsrs	r2, r2, #4
 800b270:	0452      	lsls	r2, r2, #17
 800b272:	430a      	orrs	r2, r1
 800b274:	492a      	ldr	r1, [pc, #168]	; (800b320 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b276:	4313      	orrs	r3, r2
 800b278:	610b      	str	r3, [r1, #16]
 800b27a:	e027      	b.n	800b2cc <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800b27c:	683b      	ldr	r3, [r7, #0]
 800b27e:	2b01      	cmp	r3, #1
 800b280:	d112      	bne.n	800b2a8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b282:	4b27      	ldr	r3, [pc, #156]	; (800b320 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b284:	691b      	ldr	r3, [r3, #16]
 800b286:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800b28a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800b28e:	687a      	ldr	r2, [r7, #4]
 800b290:	6892      	ldr	r2, [r2, #8]
 800b292:	0211      	lsls	r1, r2, #8
 800b294:	687a      	ldr	r2, [r7, #4]
 800b296:	6912      	ldr	r2, [r2, #16]
 800b298:	0852      	lsrs	r2, r2, #1
 800b29a:	3a01      	subs	r2, #1
 800b29c:	0552      	lsls	r2, r2, #21
 800b29e:	430a      	orrs	r2, r1
 800b2a0:	491f      	ldr	r1, [pc, #124]	; (800b320 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b2a2:	4313      	orrs	r3, r2
 800b2a4:	610b      	str	r3, [r1, #16]
 800b2a6:	e011      	b.n	800b2cc <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b2a8:	4b1d      	ldr	r3, [pc, #116]	; (800b320 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b2aa:	691b      	ldr	r3, [r3, #16]
 800b2ac:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800b2b0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800b2b4:	687a      	ldr	r2, [r7, #4]
 800b2b6:	6892      	ldr	r2, [r2, #8]
 800b2b8:	0211      	lsls	r1, r2, #8
 800b2ba:	687a      	ldr	r2, [r7, #4]
 800b2bc:	6952      	ldr	r2, [r2, #20]
 800b2be:	0852      	lsrs	r2, r2, #1
 800b2c0:	3a01      	subs	r2, #1
 800b2c2:	0652      	lsls	r2, r2, #25
 800b2c4:	430a      	orrs	r2, r1
 800b2c6:	4916      	ldr	r1, [pc, #88]	; (800b320 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b2c8:	4313      	orrs	r3, r2
 800b2ca:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800b2cc:	4b14      	ldr	r3, [pc, #80]	; (800b320 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	4a13      	ldr	r2, [pc, #76]	; (800b320 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b2d2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800b2d6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b2d8:	f7fc faa8 	bl	800782c <HAL_GetTick>
 800b2dc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800b2de:	e009      	b.n	800b2f4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b2e0:	f7fc faa4 	bl	800782c <HAL_GetTick>
 800b2e4:	4602      	mov	r2, r0
 800b2e6:	68bb      	ldr	r3, [r7, #8]
 800b2e8:	1ad3      	subs	r3, r2, r3
 800b2ea:	2b02      	cmp	r3, #2
 800b2ec:	d902      	bls.n	800b2f4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800b2ee:	2303      	movs	r3, #3
 800b2f0:	73fb      	strb	r3, [r7, #15]
          break;
 800b2f2:	e005      	b.n	800b300 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800b2f4:	4b0a      	ldr	r3, [pc, #40]	; (800b320 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d0ef      	beq.n	800b2e0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800b300:	7bfb      	ldrb	r3, [r7, #15]
 800b302:	2b00      	cmp	r3, #0
 800b304:	d106      	bne.n	800b314 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800b306:	4b06      	ldr	r3, [pc, #24]	; (800b320 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b308:	691a      	ldr	r2, [r3, #16]
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	699b      	ldr	r3, [r3, #24]
 800b30e:	4904      	ldr	r1, [pc, #16]	; (800b320 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b310:	4313      	orrs	r3, r2
 800b312:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800b314:	7bfb      	ldrb	r3, [r7, #15]
}
 800b316:	4618      	mov	r0, r3
 800b318:	3710      	adds	r7, #16
 800b31a:	46bd      	mov	sp, r7
 800b31c:	bd80      	pop	{r7, pc}
 800b31e:	bf00      	nop
 800b320:	40021000 	.word	0x40021000

0800b324 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800b324:	b580      	push	{r7, lr}
 800b326:	b084      	sub	sp, #16
 800b328:	af00      	add	r7, sp, #0
 800b32a:	6078      	str	r0, [r7, #4]
 800b32c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b32e:	2300      	movs	r3, #0
 800b330:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800b332:	4b6a      	ldr	r3, [pc, #424]	; (800b4dc <RCCEx_PLLSAI2_Config+0x1b8>)
 800b334:	68db      	ldr	r3, [r3, #12]
 800b336:	f003 0303 	and.w	r3, r3, #3
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d018      	beq.n	800b370 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800b33e:	4b67      	ldr	r3, [pc, #412]	; (800b4dc <RCCEx_PLLSAI2_Config+0x1b8>)
 800b340:	68db      	ldr	r3, [r3, #12]
 800b342:	f003 0203 	and.w	r2, r3, #3
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	429a      	cmp	r2, r3
 800b34c:	d10d      	bne.n	800b36a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	681b      	ldr	r3, [r3, #0]
       ||
 800b352:	2b00      	cmp	r3, #0
 800b354:	d009      	beq.n	800b36a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800b356:	4b61      	ldr	r3, [pc, #388]	; (800b4dc <RCCEx_PLLSAI2_Config+0x1b8>)
 800b358:	68db      	ldr	r3, [r3, #12]
 800b35a:	091b      	lsrs	r3, r3, #4
 800b35c:	f003 0307 	and.w	r3, r3, #7
 800b360:	1c5a      	adds	r2, r3, #1
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	685b      	ldr	r3, [r3, #4]
       ||
 800b366:	429a      	cmp	r2, r3
 800b368:	d047      	beq.n	800b3fa <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800b36a:	2301      	movs	r3, #1
 800b36c:	73fb      	strb	r3, [r7, #15]
 800b36e:	e044      	b.n	800b3fa <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	2b03      	cmp	r3, #3
 800b376:	d018      	beq.n	800b3aa <RCCEx_PLLSAI2_Config+0x86>
 800b378:	2b03      	cmp	r3, #3
 800b37a:	d825      	bhi.n	800b3c8 <RCCEx_PLLSAI2_Config+0xa4>
 800b37c:	2b01      	cmp	r3, #1
 800b37e:	d002      	beq.n	800b386 <RCCEx_PLLSAI2_Config+0x62>
 800b380:	2b02      	cmp	r3, #2
 800b382:	d009      	beq.n	800b398 <RCCEx_PLLSAI2_Config+0x74>
 800b384:	e020      	b.n	800b3c8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800b386:	4b55      	ldr	r3, [pc, #340]	; (800b4dc <RCCEx_PLLSAI2_Config+0x1b8>)
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	f003 0302 	and.w	r3, r3, #2
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d11d      	bne.n	800b3ce <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800b392:	2301      	movs	r3, #1
 800b394:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b396:	e01a      	b.n	800b3ce <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800b398:	4b50      	ldr	r3, [pc, #320]	; (800b4dc <RCCEx_PLLSAI2_Config+0x1b8>)
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d116      	bne.n	800b3d2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800b3a4:	2301      	movs	r3, #1
 800b3a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b3a8:	e013      	b.n	800b3d2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800b3aa:	4b4c      	ldr	r3, [pc, #304]	; (800b4dc <RCCEx_PLLSAI2_Config+0x1b8>)
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d10f      	bne.n	800b3d6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800b3b6:	4b49      	ldr	r3, [pc, #292]	; (800b4dc <RCCEx_PLLSAI2_Config+0x1b8>)
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d109      	bne.n	800b3d6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800b3c2:	2301      	movs	r3, #1
 800b3c4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b3c6:	e006      	b.n	800b3d6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800b3c8:	2301      	movs	r3, #1
 800b3ca:	73fb      	strb	r3, [r7, #15]
      break;
 800b3cc:	e004      	b.n	800b3d8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800b3ce:	bf00      	nop
 800b3d0:	e002      	b.n	800b3d8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800b3d2:	bf00      	nop
 800b3d4:	e000      	b.n	800b3d8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800b3d6:	bf00      	nop
    }

    if(status == HAL_OK)
 800b3d8:	7bfb      	ldrb	r3, [r7, #15]
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d10d      	bne.n	800b3fa <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800b3de:	4b3f      	ldr	r3, [pc, #252]	; (800b4dc <RCCEx_PLLSAI2_Config+0x1b8>)
 800b3e0:	68db      	ldr	r3, [r3, #12]
 800b3e2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	6819      	ldr	r1, [r3, #0]
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	685b      	ldr	r3, [r3, #4]
 800b3ee:	3b01      	subs	r3, #1
 800b3f0:	011b      	lsls	r3, r3, #4
 800b3f2:	430b      	orrs	r3, r1
 800b3f4:	4939      	ldr	r1, [pc, #228]	; (800b4dc <RCCEx_PLLSAI2_Config+0x1b8>)
 800b3f6:	4313      	orrs	r3, r2
 800b3f8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800b3fa:	7bfb      	ldrb	r3, [r7, #15]
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d167      	bne.n	800b4d0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800b400:	4b36      	ldr	r3, [pc, #216]	; (800b4dc <RCCEx_PLLSAI2_Config+0x1b8>)
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	4a35      	ldr	r2, [pc, #212]	; (800b4dc <RCCEx_PLLSAI2_Config+0x1b8>)
 800b406:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b40a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b40c:	f7fc fa0e 	bl	800782c <HAL_GetTick>
 800b410:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800b412:	e009      	b.n	800b428 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800b414:	f7fc fa0a 	bl	800782c <HAL_GetTick>
 800b418:	4602      	mov	r2, r0
 800b41a:	68bb      	ldr	r3, [r7, #8]
 800b41c:	1ad3      	subs	r3, r2, r3
 800b41e:	2b02      	cmp	r3, #2
 800b420:	d902      	bls.n	800b428 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800b422:	2303      	movs	r3, #3
 800b424:	73fb      	strb	r3, [r7, #15]
        break;
 800b426:	e005      	b.n	800b434 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800b428:	4b2c      	ldr	r3, [pc, #176]	; (800b4dc <RCCEx_PLLSAI2_Config+0x1b8>)
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b430:	2b00      	cmp	r3, #0
 800b432:	d1ef      	bne.n	800b414 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800b434:	7bfb      	ldrb	r3, [r7, #15]
 800b436:	2b00      	cmp	r3, #0
 800b438:	d14a      	bne.n	800b4d0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800b43a:	683b      	ldr	r3, [r7, #0]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d111      	bne.n	800b464 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b440:	4b26      	ldr	r3, [pc, #152]	; (800b4dc <RCCEx_PLLSAI2_Config+0x1b8>)
 800b442:	695b      	ldr	r3, [r3, #20]
 800b444:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800b448:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b44c:	687a      	ldr	r2, [r7, #4]
 800b44e:	6892      	ldr	r2, [r2, #8]
 800b450:	0211      	lsls	r1, r2, #8
 800b452:	687a      	ldr	r2, [r7, #4]
 800b454:	68d2      	ldr	r2, [r2, #12]
 800b456:	0912      	lsrs	r2, r2, #4
 800b458:	0452      	lsls	r2, r2, #17
 800b45a:	430a      	orrs	r2, r1
 800b45c:	491f      	ldr	r1, [pc, #124]	; (800b4dc <RCCEx_PLLSAI2_Config+0x1b8>)
 800b45e:	4313      	orrs	r3, r2
 800b460:	614b      	str	r3, [r1, #20]
 800b462:	e011      	b.n	800b488 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b464:	4b1d      	ldr	r3, [pc, #116]	; (800b4dc <RCCEx_PLLSAI2_Config+0x1b8>)
 800b466:	695b      	ldr	r3, [r3, #20]
 800b468:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800b46c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800b470:	687a      	ldr	r2, [r7, #4]
 800b472:	6892      	ldr	r2, [r2, #8]
 800b474:	0211      	lsls	r1, r2, #8
 800b476:	687a      	ldr	r2, [r7, #4]
 800b478:	6912      	ldr	r2, [r2, #16]
 800b47a:	0852      	lsrs	r2, r2, #1
 800b47c:	3a01      	subs	r2, #1
 800b47e:	0652      	lsls	r2, r2, #25
 800b480:	430a      	orrs	r2, r1
 800b482:	4916      	ldr	r1, [pc, #88]	; (800b4dc <RCCEx_PLLSAI2_Config+0x1b8>)
 800b484:	4313      	orrs	r3, r2
 800b486:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800b488:	4b14      	ldr	r3, [pc, #80]	; (800b4dc <RCCEx_PLLSAI2_Config+0x1b8>)
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	4a13      	ldr	r2, [pc, #76]	; (800b4dc <RCCEx_PLLSAI2_Config+0x1b8>)
 800b48e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b492:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b494:	f7fc f9ca 	bl	800782c <HAL_GetTick>
 800b498:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800b49a:	e009      	b.n	800b4b0 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800b49c:	f7fc f9c6 	bl	800782c <HAL_GetTick>
 800b4a0:	4602      	mov	r2, r0
 800b4a2:	68bb      	ldr	r3, [r7, #8]
 800b4a4:	1ad3      	subs	r3, r2, r3
 800b4a6:	2b02      	cmp	r3, #2
 800b4a8:	d902      	bls.n	800b4b0 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800b4aa:	2303      	movs	r3, #3
 800b4ac:	73fb      	strb	r3, [r7, #15]
          break;
 800b4ae:	e005      	b.n	800b4bc <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800b4b0:	4b0a      	ldr	r3, [pc, #40]	; (800b4dc <RCCEx_PLLSAI2_Config+0x1b8>)
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d0ef      	beq.n	800b49c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800b4bc:	7bfb      	ldrb	r3, [r7, #15]
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d106      	bne.n	800b4d0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800b4c2:	4b06      	ldr	r3, [pc, #24]	; (800b4dc <RCCEx_PLLSAI2_Config+0x1b8>)
 800b4c4:	695a      	ldr	r2, [r3, #20]
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	695b      	ldr	r3, [r3, #20]
 800b4ca:	4904      	ldr	r1, [pc, #16]	; (800b4dc <RCCEx_PLLSAI2_Config+0x1b8>)
 800b4cc:	4313      	orrs	r3, r2
 800b4ce:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800b4d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4d2:	4618      	mov	r0, r3
 800b4d4:	3710      	adds	r7, #16
 800b4d6:	46bd      	mov	sp, r7
 800b4d8:	bd80      	pop	{r7, pc}
 800b4da:	bf00      	nop
 800b4dc:	40021000 	.word	0x40021000

0800b4e0 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800b4e0:	b580      	push	{r7, lr}
 800b4e2:	b084      	sub	sp, #16
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800b4e8:	2301      	movs	r3, #1
 800b4ea:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d06c      	beq.n	800b5cc <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800b4f8:	b2db      	uxtb	r3, r3
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d106      	bne.n	800b50c <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	2200      	movs	r2, #0
 800b502:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800b506:	6878      	ldr	r0, [r7, #4]
 800b508:	f7fa ff54 	bl	80063b4 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	2202      	movs	r2, #2
 800b510:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	22ca      	movs	r2, #202	; 0xca
 800b51a:	625a      	str	r2, [r3, #36]	; 0x24
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	2253      	movs	r2, #83	; 0x53
 800b522:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800b524:	6878      	ldr	r0, [r7, #4]
 800b526:	f000 fa49 	bl	800b9bc <RTC_EnterInitMode>
 800b52a:	4603      	mov	r3, r0
 800b52c:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800b52e:	7bfb      	ldrb	r3, [r7, #15]
 800b530:	2b00      	cmp	r3, #0
 800b532:	d14b      	bne.n	800b5cc <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	689b      	ldr	r3, [r3, #8]
 800b53a:	687a      	ldr	r2, [r7, #4]
 800b53c:	6812      	ldr	r2, [r2, #0]
 800b53e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b542:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b546:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	6899      	ldr	r1, [r3, #8]
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	685a      	ldr	r2, [r3, #4]
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	691b      	ldr	r3, [r3, #16]
 800b556:	431a      	orrs	r2, r3
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	699b      	ldr	r3, [r3, #24]
 800b55c:	431a      	orrs	r2, r3
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	430a      	orrs	r2, r1
 800b564:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	687a      	ldr	r2, [r7, #4]
 800b56c:	68d2      	ldr	r2, [r2, #12]
 800b56e:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	6919      	ldr	r1, [r3, #16]
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	689b      	ldr	r3, [r3, #8]
 800b57a:	041a      	lsls	r2, r3, #16
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	430a      	orrs	r2, r1
 800b582:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800b584:	6878      	ldr	r0, [r7, #4]
 800b586:	f000 fa4d 	bl	800ba24 <RTC_ExitInitMode>
 800b58a:	4603      	mov	r3, r0
 800b58c:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800b58e:	7bfb      	ldrb	r3, [r7, #15]
 800b590:	2b00      	cmp	r3, #0
 800b592:	d11b      	bne.n	800b5cc <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	f022 0203 	bic.w	r2, r2, #3
 800b5a2:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	69da      	ldr	r2, [r3, #28]
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	695b      	ldr	r3, [r3, #20]
 800b5b2:	431a      	orrs	r2, r3
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	430a      	orrs	r2, r1
 800b5ba:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	22ff      	movs	r2, #255	; 0xff
 800b5c2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_READY;
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	2201      	movs	r2, #1
 800b5c8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 800b5cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5ce:	4618      	mov	r0, r3
 800b5d0:	3710      	adds	r7, #16
 800b5d2:	46bd      	mov	sp, r7
 800b5d4:	bd80      	pop	{r7, pc}

0800b5d6 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800b5d6:	b590      	push	{r4, r7, lr}
 800b5d8:	b087      	sub	sp, #28
 800b5da:	af00      	add	r7, sp, #0
 800b5dc:	60f8      	str	r0, [r7, #12]
 800b5de:	60b9      	str	r1, [r7, #8]
 800b5e0:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 800b5e8:	2b01      	cmp	r3, #1
 800b5ea:	d101      	bne.n	800b5f0 <HAL_RTC_SetTime+0x1a>
 800b5ec:	2302      	movs	r3, #2
 800b5ee:	e08b      	b.n	800b708 <HAL_RTC_SetTime+0x132>
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	2201      	movs	r2, #1
 800b5f4:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	2202      	movs	r2, #2
 800b5fc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	22ca      	movs	r2, #202	; 0xca
 800b606:	625a      	str	r2, [r3, #36]	; 0x24
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	2253      	movs	r2, #83	; 0x53
 800b60e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800b610:	68f8      	ldr	r0, [r7, #12]
 800b612:	f000 f9d3 	bl	800b9bc <RTC_EnterInitMode>
 800b616:	4603      	mov	r3, r0
 800b618:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800b61a:	7cfb      	ldrb	r3, [r7, #19]
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d163      	bne.n	800b6e8 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	2b00      	cmp	r3, #0
 800b624:	d126      	bne.n	800b674 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800b626:	68fb      	ldr	r3, [r7, #12]
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	689b      	ldr	r3, [r3, #8]
 800b62c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b630:	2b00      	cmp	r3, #0
 800b632:	d102      	bne.n	800b63a <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800b634:	68bb      	ldr	r3, [r7, #8]
 800b636:	2200      	movs	r2, #0
 800b638:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b63a:	68bb      	ldr	r3, [r7, #8]
 800b63c:	781b      	ldrb	r3, [r3, #0]
 800b63e:	4618      	mov	r0, r3
 800b640:	f000 fa2e 	bl	800baa0 <RTC_ByteToBcd2>
 800b644:	4603      	mov	r3, r0
 800b646:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b648:	68bb      	ldr	r3, [r7, #8]
 800b64a:	785b      	ldrb	r3, [r3, #1]
 800b64c:	4618      	mov	r0, r3
 800b64e:	f000 fa27 	bl	800baa0 <RTC_ByteToBcd2>
 800b652:	4603      	mov	r3, r0
 800b654:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b656:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800b658:	68bb      	ldr	r3, [r7, #8]
 800b65a:	789b      	ldrb	r3, [r3, #2]
 800b65c:	4618      	mov	r0, r3
 800b65e:	f000 fa1f 	bl	800baa0 <RTC_ByteToBcd2>
 800b662:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b664:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800b668:	68bb      	ldr	r3, [r7, #8]
 800b66a:	78db      	ldrb	r3, [r3, #3]
 800b66c:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b66e:	4313      	orrs	r3, r2
 800b670:	617b      	str	r3, [r7, #20]
 800b672:	e018      	b.n	800b6a6 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	689b      	ldr	r3, [r3, #8]
 800b67a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d102      	bne.n	800b688 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800b682:	68bb      	ldr	r3, [r7, #8]
 800b684:	2200      	movs	r2, #0
 800b686:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b688:	68bb      	ldr	r3, [r7, #8]
 800b68a:	781b      	ldrb	r3, [r3, #0]
 800b68c:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b68e:	68bb      	ldr	r3, [r7, #8]
 800b690:	785b      	ldrb	r3, [r3, #1]
 800b692:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b694:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800b696:	68ba      	ldr	r2, [r7, #8]
 800b698:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b69a:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800b69c:	68bb      	ldr	r3, [r7, #8]
 800b69e:	78db      	ldrb	r3, [r3, #3]
 800b6a0:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b6a2:	4313      	orrs	r3, r2
 800b6a4:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	681a      	ldr	r2, [r3, #0]
 800b6aa:	697b      	ldr	r3, [r7, #20]
 800b6ac:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800b6b0:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800b6b4:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	689a      	ldr	r2, [r3, #8]
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800b6c4:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	6899      	ldr	r1, [r3, #8]
 800b6cc:	68bb      	ldr	r3, [r7, #8]
 800b6ce:	68da      	ldr	r2, [r3, #12]
 800b6d0:	68bb      	ldr	r3, [r7, #8]
 800b6d2:	691b      	ldr	r3, [r3, #16]
 800b6d4:	431a      	orrs	r2, r3
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	430a      	orrs	r2, r1
 800b6dc:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800b6de:	68f8      	ldr	r0, [r7, #12]
 800b6e0:	f000 f9a0 	bl	800ba24 <RTC_ExitInitMode>
 800b6e4:	4603      	mov	r3, r0
 800b6e6:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	22ff      	movs	r2, #255	; 0xff
 800b6ee:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800b6f0:	7cfb      	ldrb	r3, [r7, #19]
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d103      	bne.n	800b6fe <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	2201      	movs	r2, #1
 800b6fa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b6fe:	68fb      	ldr	r3, [r7, #12]
 800b700:	2200      	movs	r2, #0
 800b702:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800b706:	7cfb      	ldrb	r3, [r7, #19]
}
 800b708:	4618      	mov	r0, r3
 800b70a:	371c      	adds	r7, #28
 800b70c:	46bd      	mov	sp, r7
 800b70e:	bd90      	pop	{r4, r7, pc}

0800b710 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800b710:	b580      	push	{r7, lr}
 800b712:	b086      	sub	sp, #24
 800b714:	af00      	add	r7, sp, #0
 800b716:	60f8      	str	r0, [r7, #12]
 800b718:	60b9      	str	r1, [r7, #8]
 800b71a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b722:	68bb      	ldr	r3, [r7, #8]
 800b724:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	691b      	ldr	r3, [r3, #16]
 800b72c:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800b730:	68bb      	ldr	r3, [r7, #8]
 800b732:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800b73e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800b742:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 800b744:	697b      	ldr	r3, [r7, #20]
 800b746:	0c1b      	lsrs	r3, r3, #16
 800b748:	b2db      	uxtb	r3, r3
 800b74a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b74e:	b2da      	uxtb	r2, r3
 800b750:	68bb      	ldr	r3, [r7, #8]
 800b752:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800b754:	697b      	ldr	r3, [r7, #20]
 800b756:	0a1b      	lsrs	r3, r3, #8
 800b758:	b2db      	uxtb	r3, r3
 800b75a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b75e:	b2da      	uxtb	r2, r3
 800b760:	68bb      	ldr	r3, [r7, #8]
 800b762:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 800b764:	697b      	ldr	r3, [r7, #20]
 800b766:	b2db      	uxtb	r3, r3
 800b768:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b76c:	b2da      	uxtb	r2, r3
 800b76e:	68bb      	ldr	r3, [r7, #8]
 800b770:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800b772:	697b      	ldr	r3, [r7, #20]
 800b774:	0d9b      	lsrs	r3, r3, #22
 800b776:	b2db      	uxtb	r3, r3
 800b778:	f003 0301 	and.w	r3, r3, #1
 800b77c:	b2da      	uxtb	r2, r3
 800b77e:	68bb      	ldr	r3, [r7, #8]
 800b780:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	2b00      	cmp	r3, #0
 800b786:	d11a      	bne.n	800b7be <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800b788:	68bb      	ldr	r3, [r7, #8]
 800b78a:	781b      	ldrb	r3, [r3, #0]
 800b78c:	4618      	mov	r0, r3
 800b78e:	f000 f9a7 	bl	800bae0 <RTC_Bcd2ToByte>
 800b792:	4603      	mov	r3, r0
 800b794:	461a      	mov	r2, r3
 800b796:	68bb      	ldr	r3, [r7, #8]
 800b798:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800b79a:	68bb      	ldr	r3, [r7, #8]
 800b79c:	785b      	ldrb	r3, [r3, #1]
 800b79e:	4618      	mov	r0, r3
 800b7a0:	f000 f99e 	bl	800bae0 <RTC_Bcd2ToByte>
 800b7a4:	4603      	mov	r3, r0
 800b7a6:	461a      	mov	r2, r3
 800b7a8:	68bb      	ldr	r3, [r7, #8]
 800b7aa:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800b7ac:	68bb      	ldr	r3, [r7, #8]
 800b7ae:	789b      	ldrb	r3, [r3, #2]
 800b7b0:	4618      	mov	r0, r3
 800b7b2:	f000 f995 	bl	800bae0 <RTC_Bcd2ToByte>
 800b7b6:	4603      	mov	r3, r0
 800b7b8:	461a      	mov	r2, r3
 800b7ba:	68bb      	ldr	r3, [r7, #8]
 800b7bc:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800b7be:	2300      	movs	r3, #0
}
 800b7c0:	4618      	mov	r0, r3
 800b7c2:	3718      	adds	r7, #24
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	bd80      	pop	{r7, pc}

0800b7c8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800b7c8:	b590      	push	{r4, r7, lr}
 800b7ca:	b087      	sub	sp, #28
 800b7cc:	af00      	add	r7, sp, #0
 800b7ce:	60f8      	str	r0, [r7, #12]
 800b7d0:	60b9      	str	r1, [r7, #8]
 800b7d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	f893 3020 	ldrb.w	r3, [r3, #32]
 800b7da:	2b01      	cmp	r3, #1
 800b7dc:	d101      	bne.n	800b7e2 <HAL_RTC_SetDate+0x1a>
 800b7de:	2302      	movs	r3, #2
 800b7e0:	e075      	b.n	800b8ce <HAL_RTC_SetDate+0x106>
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	2201      	movs	r2, #1
 800b7e6:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	2202      	movs	r2, #2
 800b7ee:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d10e      	bne.n	800b816 <HAL_RTC_SetDate+0x4e>
 800b7f8:	68bb      	ldr	r3, [r7, #8]
 800b7fa:	785b      	ldrb	r3, [r3, #1]
 800b7fc:	f003 0310 	and.w	r3, r3, #16
 800b800:	2b00      	cmp	r3, #0
 800b802:	d008      	beq.n	800b816 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800b804:	68bb      	ldr	r3, [r7, #8]
 800b806:	785b      	ldrb	r3, [r3, #1]
 800b808:	f023 0310 	bic.w	r3, r3, #16
 800b80c:	b2db      	uxtb	r3, r3
 800b80e:	330a      	adds	r3, #10
 800b810:	b2da      	uxtb	r2, r3
 800b812:	68bb      	ldr	r3, [r7, #8]
 800b814:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d11c      	bne.n	800b856 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800b81c:	68bb      	ldr	r3, [r7, #8]
 800b81e:	78db      	ldrb	r3, [r3, #3]
 800b820:	4618      	mov	r0, r3
 800b822:	f000 f93d 	bl	800baa0 <RTC_ByteToBcd2>
 800b826:	4603      	mov	r3, r0
 800b828:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800b82a:	68bb      	ldr	r3, [r7, #8]
 800b82c:	785b      	ldrb	r3, [r3, #1]
 800b82e:	4618      	mov	r0, r3
 800b830:	f000 f936 	bl	800baa0 <RTC_ByteToBcd2>
 800b834:	4603      	mov	r3, r0
 800b836:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800b838:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 800b83a:	68bb      	ldr	r3, [r7, #8]
 800b83c:	789b      	ldrb	r3, [r3, #2]
 800b83e:	4618      	mov	r0, r3
 800b840:	f000 f92e 	bl	800baa0 <RTC_ByteToBcd2>
 800b844:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800b846:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800b84a:	68bb      	ldr	r3, [r7, #8]
 800b84c:	781b      	ldrb	r3, [r3, #0]
 800b84e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800b850:	4313      	orrs	r3, r2
 800b852:	617b      	str	r3, [r7, #20]
 800b854:	e00e      	b.n	800b874 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800b856:	68bb      	ldr	r3, [r7, #8]
 800b858:	78db      	ldrb	r3, [r3, #3]
 800b85a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800b85c:	68bb      	ldr	r3, [r7, #8]
 800b85e:	785b      	ldrb	r3, [r3, #1]
 800b860:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800b862:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 800b864:	68ba      	ldr	r2, [r7, #8]
 800b866:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800b868:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800b86a:	68bb      	ldr	r3, [r7, #8]
 800b86c:	781b      	ldrb	r3, [r3, #0]
 800b86e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800b870:	4313      	orrs	r3, r2
 800b872:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	22ca      	movs	r2, #202	; 0xca
 800b87a:	625a      	str	r2, [r3, #36]	; 0x24
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	2253      	movs	r2, #83	; 0x53
 800b882:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800b884:	68f8      	ldr	r0, [r7, #12]
 800b886:	f000 f899 	bl	800b9bc <RTC_EnterInitMode>
 800b88a:	4603      	mov	r3, r0
 800b88c:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800b88e:	7cfb      	ldrb	r3, [r7, #19]
 800b890:	2b00      	cmp	r3, #0
 800b892:	d10c      	bne.n	800b8ae <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	681a      	ldr	r2, [r3, #0]
 800b898:	697b      	ldr	r3, [r7, #20]
 800b89a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800b89e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800b8a2:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800b8a4:	68f8      	ldr	r0, [r7, #12]
 800b8a6:	f000 f8bd 	bl	800ba24 <RTC_ExitInitMode>
 800b8aa:	4603      	mov	r3, r0
 800b8ac:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	22ff      	movs	r2, #255	; 0xff
 800b8b4:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800b8b6:	7cfb      	ldrb	r3, [r7, #19]
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d103      	bne.n	800b8c4 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	2201      	movs	r2, #1
 800b8c0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	2200      	movs	r2, #0
 800b8c8:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800b8cc:	7cfb      	ldrb	r3, [r7, #19]
}
 800b8ce:	4618      	mov	r0, r3
 800b8d0:	371c      	adds	r7, #28
 800b8d2:	46bd      	mov	sp, r7
 800b8d4:	bd90      	pop	{r4, r7, pc}

0800b8d6 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800b8d6:	b580      	push	{r7, lr}
 800b8d8:	b086      	sub	sp, #24
 800b8da:	af00      	add	r7, sp, #0
 800b8dc:	60f8      	str	r0, [r7, #12]
 800b8de:	60b9      	str	r1, [r7, #8]
 800b8e0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	685b      	ldr	r3, [r3, #4]
 800b8e8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800b8ec:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800b8f0:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800b8f2:	697b      	ldr	r3, [r7, #20]
 800b8f4:	0c1b      	lsrs	r3, r3, #16
 800b8f6:	b2da      	uxtb	r2, r3
 800b8f8:	68bb      	ldr	r3, [r7, #8]
 800b8fa:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800b8fc:	697b      	ldr	r3, [r7, #20]
 800b8fe:	0a1b      	lsrs	r3, r3, #8
 800b900:	b2db      	uxtb	r3, r3
 800b902:	f003 031f 	and.w	r3, r3, #31
 800b906:	b2da      	uxtb	r2, r3
 800b908:	68bb      	ldr	r3, [r7, #8]
 800b90a:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800b90c:	697b      	ldr	r3, [r7, #20]
 800b90e:	b2db      	uxtb	r3, r3
 800b910:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b914:	b2da      	uxtb	r2, r3
 800b916:	68bb      	ldr	r3, [r7, #8]
 800b918:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 800b91a:	697b      	ldr	r3, [r7, #20]
 800b91c:	0b5b      	lsrs	r3, r3, #13
 800b91e:	b2db      	uxtb	r3, r3
 800b920:	f003 0307 	and.w	r3, r3, #7
 800b924:	b2da      	uxtb	r2, r3
 800b926:	68bb      	ldr	r3, [r7, #8]
 800b928:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d11a      	bne.n	800b966 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800b930:	68bb      	ldr	r3, [r7, #8]
 800b932:	78db      	ldrb	r3, [r3, #3]
 800b934:	4618      	mov	r0, r3
 800b936:	f000 f8d3 	bl	800bae0 <RTC_Bcd2ToByte>
 800b93a:	4603      	mov	r3, r0
 800b93c:	461a      	mov	r2, r3
 800b93e:	68bb      	ldr	r3, [r7, #8]
 800b940:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800b942:	68bb      	ldr	r3, [r7, #8]
 800b944:	785b      	ldrb	r3, [r3, #1]
 800b946:	4618      	mov	r0, r3
 800b948:	f000 f8ca 	bl	800bae0 <RTC_Bcd2ToByte>
 800b94c:	4603      	mov	r3, r0
 800b94e:	461a      	mov	r2, r3
 800b950:	68bb      	ldr	r3, [r7, #8]
 800b952:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800b954:	68bb      	ldr	r3, [r7, #8]
 800b956:	789b      	ldrb	r3, [r3, #2]
 800b958:	4618      	mov	r0, r3
 800b95a:	f000 f8c1 	bl	800bae0 <RTC_Bcd2ToByte>
 800b95e:	4603      	mov	r3, r0
 800b960:	461a      	mov	r2, r3
 800b962:	68bb      	ldr	r3, [r7, #8]
 800b964:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800b966:	2300      	movs	r3, #0
}
 800b968:	4618      	mov	r0, r3
 800b96a:	3718      	adds	r7, #24
 800b96c:	46bd      	mov	sp, r7
 800b96e:	bd80      	pop	{r7, pc}

0800b970 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800b970:	b580      	push	{r7, lr}
 800b972:	b084      	sub	sp, #16
 800b974:	af00      	add	r7, sp, #0
 800b976:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	68da      	ldr	r2, [r3, #12]
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800b986:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 800b988:	f7fb ff50 	bl	800782c <HAL_GetTick>
 800b98c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800b98e:	e009      	b.n	800b9a4 <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800b990:	f7fb ff4c 	bl	800782c <HAL_GetTick>
 800b994:	4602      	mov	r2, r0
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	1ad3      	subs	r3, r2, r3
 800b99a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b99e:	d901      	bls.n	800b9a4 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800b9a0:	2303      	movs	r3, #3
 800b9a2:	e007      	b.n	800b9b4 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	68db      	ldr	r3, [r3, #12]
 800b9aa:	f003 0320 	and.w	r3, r3, #32
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d0ee      	beq.n	800b990 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800b9b2:	2300      	movs	r3, #0
}
 800b9b4:	4618      	mov	r0, r3
 800b9b6:	3710      	adds	r7, #16
 800b9b8:	46bd      	mov	sp, r7
 800b9ba:	bd80      	pop	{r7, pc}

0800b9bc <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800b9bc:	b580      	push	{r7, lr}
 800b9be:	b084      	sub	sp, #16
 800b9c0:	af00      	add	r7, sp, #0
 800b9c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b9c4:	2300      	movs	r3, #0
 800b9c6:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	68db      	ldr	r3, [r3, #12]
 800b9ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d120      	bne.n	800ba18 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b9de:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800b9e0:	f7fb ff24 	bl	800782c <HAL_GetTick>
 800b9e4:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800b9e6:	e00d      	b.n	800ba04 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800b9e8:	f7fb ff20 	bl	800782c <HAL_GetTick>
 800b9ec:	4602      	mov	r2, r0
 800b9ee:	68bb      	ldr	r3, [r7, #8]
 800b9f0:	1ad3      	subs	r3, r2, r3
 800b9f2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b9f6:	d905      	bls.n	800ba04 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800b9f8:	2303      	movs	r3, #3
 800b9fa:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	2203      	movs	r2, #3
 800ba00:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	68db      	ldr	r3, [r3, #12]
 800ba0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d102      	bne.n	800ba18 <RTC_EnterInitMode+0x5c>
 800ba12:	7bfb      	ldrb	r3, [r7, #15]
 800ba14:	2b03      	cmp	r3, #3
 800ba16:	d1e7      	bne.n	800b9e8 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 800ba18:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba1a:	4618      	mov	r0, r3
 800ba1c:	3710      	adds	r7, #16
 800ba1e:	46bd      	mov	sp, r7
 800ba20:	bd80      	pop	{r7, pc}
	...

0800ba24 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800ba24:	b580      	push	{r7, lr}
 800ba26:	b084      	sub	sp, #16
 800ba28:	af00      	add	r7, sp, #0
 800ba2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ba2c:	2300      	movs	r3, #0
 800ba2e:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 800ba30:	4b1a      	ldr	r3, [pc, #104]	; (800ba9c <RTC_ExitInitMode+0x78>)
 800ba32:	68db      	ldr	r3, [r3, #12]
 800ba34:	4a19      	ldr	r2, [pc, #100]	; (800ba9c <RTC_ExitInitMode+0x78>)
 800ba36:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ba3a:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800ba3c:	4b17      	ldr	r3, [pc, #92]	; (800ba9c <RTC_ExitInitMode+0x78>)
 800ba3e:	689b      	ldr	r3, [r3, #8]
 800ba40:	f003 0320 	and.w	r3, r3, #32
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d10c      	bne.n	800ba62 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800ba48:	6878      	ldr	r0, [r7, #4]
 800ba4a:	f7ff ff91 	bl	800b970 <HAL_RTC_WaitForSynchro>
 800ba4e:	4603      	mov	r3, r0
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	d01e      	beq.n	800ba92 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	2203      	movs	r2, #3
 800ba58:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800ba5c:	2303      	movs	r3, #3
 800ba5e:	73fb      	strb	r3, [r7, #15]
 800ba60:	e017      	b.n	800ba92 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800ba62:	4b0e      	ldr	r3, [pc, #56]	; (800ba9c <RTC_ExitInitMode+0x78>)
 800ba64:	689b      	ldr	r3, [r3, #8]
 800ba66:	4a0d      	ldr	r2, [pc, #52]	; (800ba9c <RTC_ExitInitMode+0x78>)
 800ba68:	f023 0320 	bic.w	r3, r3, #32
 800ba6c:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800ba6e:	6878      	ldr	r0, [r7, #4]
 800ba70:	f7ff ff7e 	bl	800b970 <HAL_RTC_WaitForSynchro>
 800ba74:	4603      	mov	r3, r0
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d005      	beq.n	800ba86 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	2203      	movs	r2, #3
 800ba7e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800ba82:	2303      	movs	r3, #3
 800ba84:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800ba86:	4b05      	ldr	r3, [pc, #20]	; (800ba9c <RTC_ExitInitMode+0x78>)
 800ba88:	689b      	ldr	r3, [r3, #8]
 800ba8a:	4a04      	ldr	r2, [pc, #16]	; (800ba9c <RTC_ExitInitMode+0x78>)
 800ba8c:	f043 0320 	orr.w	r3, r3, #32
 800ba90:	6093      	str	r3, [r2, #8]
  }

  return status;
 800ba92:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba94:	4618      	mov	r0, r3
 800ba96:	3710      	adds	r7, #16
 800ba98:	46bd      	mov	sp, r7
 800ba9a:	bd80      	pop	{r7, pc}
 800ba9c:	40002800 	.word	0x40002800

0800baa0 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800baa0:	b480      	push	{r7}
 800baa2:	b085      	sub	sp, #20
 800baa4:	af00      	add	r7, sp, #0
 800baa6:	4603      	mov	r3, r0
 800baa8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800baaa:	2300      	movs	r3, #0
 800baac:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 800baae:	79fb      	ldrb	r3, [r7, #7]
 800bab0:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 800bab2:	e005      	b.n	800bac0 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	3301      	adds	r3, #1
 800bab8:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 800baba:	7afb      	ldrb	r3, [r7, #11]
 800babc:	3b0a      	subs	r3, #10
 800babe:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 800bac0:	7afb      	ldrb	r3, [r7, #11]
 800bac2:	2b09      	cmp	r3, #9
 800bac4:	d8f6      	bhi.n	800bab4 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	b2db      	uxtb	r3, r3
 800baca:	011b      	lsls	r3, r3, #4
 800bacc:	b2da      	uxtb	r2, r3
 800bace:	7afb      	ldrb	r3, [r7, #11]
 800bad0:	4313      	orrs	r3, r2
 800bad2:	b2db      	uxtb	r3, r3
}
 800bad4:	4618      	mov	r0, r3
 800bad6:	3714      	adds	r7, #20
 800bad8:	46bd      	mov	sp, r7
 800bada:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bade:	4770      	bx	lr

0800bae0 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800bae0:	b480      	push	{r7}
 800bae2:	b085      	sub	sp, #20
 800bae4:	af00      	add	r7, sp, #0
 800bae6:	4603      	mov	r3, r0
 800bae8:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800baea:	79fb      	ldrb	r3, [r7, #7]
 800baec:	091b      	lsrs	r3, r3, #4
 800baee:	b2db      	uxtb	r3, r3
 800baf0:	461a      	mov	r2, r3
 800baf2:	0092      	lsls	r2, r2, #2
 800baf4:	4413      	add	r3, r2
 800baf6:	005b      	lsls	r3, r3, #1
 800baf8:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 800bafa:	79fb      	ldrb	r3, [r7, #7]
 800bafc:	f003 030f 	and.w	r3, r3, #15
 800bb00:	b2da      	uxtb	r2, r3
 800bb02:	7bfb      	ldrb	r3, [r7, #15]
 800bb04:	4413      	add	r3, r2
 800bb06:	b2db      	uxtb	r3, r3
}
 800bb08:	4618      	mov	r0, r3
 800bb0a:	3714      	adds	r7, #20
 800bb0c:	46bd      	mov	sp, r7
 800bb0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb12:	4770      	bx	lr

0800bb14 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800bb14:	b580      	push	{r7, lr}
 800bb16:	b084      	sub	sp, #16
 800bb18:	af00      	add	r7, sp, #0
 800bb1a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d101      	bne.n	800bb26 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800bb22:	2301      	movs	r3, #1
 800bb24:	e095      	b.n	800bc52 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d108      	bne.n	800bb40 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	685b      	ldr	r3, [r3, #4]
 800bb32:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bb36:	d009      	beq.n	800bb4c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	2200      	movs	r2, #0
 800bb3c:	61da      	str	r2, [r3, #28]
 800bb3e:	e005      	b.n	800bb4c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	2200      	movs	r2, #0
 800bb44:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	2200      	movs	r2, #0
 800bb4a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	2200      	movs	r2, #0
 800bb50:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800bb58:	b2db      	uxtb	r3, r3
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d106      	bne.n	800bb6c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	2200      	movs	r2, #0
 800bb62:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800bb66:	6878      	ldr	r0, [r7, #4]
 800bb68:	f7fa fc56 	bl	8006418 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	2202      	movs	r2, #2
 800bb70:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	681a      	ldr	r2, [r3, #0]
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bb82:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	68db      	ldr	r3, [r3, #12]
 800bb88:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bb8c:	d902      	bls.n	800bb94 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800bb8e:	2300      	movs	r3, #0
 800bb90:	60fb      	str	r3, [r7, #12]
 800bb92:	e002      	b.n	800bb9a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800bb94:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bb98:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	68db      	ldr	r3, [r3, #12]
 800bb9e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800bba2:	d007      	beq.n	800bbb4 <HAL_SPI_Init+0xa0>
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	68db      	ldr	r3, [r3, #12]
 800bba8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bbac:	d002      	beq.n	800bbb4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	2200      	movs	r2, #0
 800bbb2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	685b      	ldr	r3, [r3, #4]
 800bbb8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	689b      	ldr	r3, [r3, #8]
 800bbc0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800bbc4:	431a      	orrs	r2, r3
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	691b      	ldr	r3, [r3, #16]
 800bbca:	f003 0302 	and.w	r3, r3, #2
 800bbce:	431a      	orrs	r2, r3
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	695b      	ldr	r3, [r3, #20]
 800bbd4:	f003 0301 	and.w	r3, r3, #1
 800bbd8:	431a      	orrs	r2, r3
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	699b      	ldr	r3, [r3, #24]
 800bbde:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800bbe2:	431a      	orrs	r2, r3
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	69db      	ldr	r3, [r3, #28]
 800bbe8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800bbec:	431a      	orrs	r2, r3
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	6a1b      	ldr	r3, [r3, #32]
 800bbf2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bbf6:	ea42 0103 	orr.w	r1, r2, r3
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bbfe:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	430a      	orrs	r2, r1
 800bc08:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	699b      	ldr	r3, [r3, #24]
 800bc0e:	0c1b      	lsrs	r3, r3, #16
 800bc10:	f003 0204 	and.w	r2, r3, #4
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc18:	f003 0310 	and.w	r3, r3, #16
 800bc1c:	431a      	orrs	r2, r3
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bc22:	f003 0308 	and.w	r3, r3, #8
 800bc26:	431a      	orrs	r2, r3
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	68db      	ldr	r3, [r3, #12]
 800bc2c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800bc30:	ea42 0103 	orr.w	r1, r2, r3
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	430a      	orrs	r2, r1
 800bc40:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	2200      	movs	r2, #0
 800bc46:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	2201      	movs	r2, #1
 800bc4c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800bc50:	2300      	movs	r3, #0
}
 800bc52:	4618      	mov	r0, r3
 800bc54:	3710      	adds	r7, #16
 800bc56:	46bd      	mov	sp, r7
 800bc58:	bd80      	pop	{r7, pc}

0800bc5a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bc5a:	b580      	push	{r7, lr}
 800bc5c:	b088      	sub	sp, #32
 800bc5e:	af00      	add	r7, sp, #0
 800bc60:	60f8      	str	r0, [r7, #12]
 800bc62:	60b9      	str	r1, [r7, #8]
 800bc64:	603b      	str	r3, [r7, #0]
 800bc66:	4613      	mov	r3, r2
 800bc68:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800bc6a:	2300      	movs	r3, #0
 800bc6c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800bc74:	2b01      	cmp	r3, #1
 800bc76:	d101      	bne.n	800bc7c <HAL_SPI_Transmit+0x22>
 800bc78:	2302      	movs	r3, #2
 800bc7a:	e158      	b.n	800bf2e <HAL_SPI_Transmit+0x2d4>
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	2201      	movs	r2, #1
 800bc80:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bc84:	f7fb fdd2 	bl	800782c <HAL_GetTick>
 800bc88:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800bc8a:	88fb      	ldrh	r3, [r7, #6]
 800bc8c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800bc94:	b2db      	uxtb	r3, r3
 800bc96:	2b01      	cmp	r3, #1
 800bc98:	d002      	beq.n	800bca0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800bc9a:	2302      	movs	r3, #2
 800bc9c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800bc9e:	e13d      	b.n	800bf1c <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 800bca0:	68bb      	ldr	r3, [r7, #8]
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d002      	beq.n	800bcac <HAL_SPI_Transmit+0x52>
 800bca6:	88fb      	ldrh	r3, [r7, #6]
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d102      	bne.n	800bcb2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800bcac:	2301      	movs	r3, #1
 800bcae:	77fb      	strb	r3, [r7, #31]
    goto error;
 800bcb0:	e134      	b.n	800bf1c <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	2203      	movs	r2, #3
 800bcb6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	2200      	movs	r2, #0
 800bcbe:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	68ba      	ldr	r2, [r7, #8]
 800bcc4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	88fa      	ldrh	r2, [r7, #6]
 800bcca:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	88fa      	ldrh	r2, [r7, #6]
 800bcd0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	2200      	movs	r2, #0
 800bcd6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800bcd8:	68fb      	ldr	r3, [r7, #12]
 800bcda:	2200      	movs	r2, #0
 800bcdc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800bce0:	68fb      	ldr	r3, [r7, #12]
 800bce2:	2200      	movs	r2, #0
 800bce4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	2200      	movs	r2, #0
 800bcec:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	2200      	movs	r2, #0
 800bcf2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	689b      	ldr	r3, [r3, #8]
 800bcf8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bcfc:	d10f      	bne.n	800bd1e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	681b      	ldr	r3, [r3, #0]
 800bd02:	681a      	ldr	r2, [r3, #0]
 800bd04:	68fb      	ldr	r3, [r7, #12]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bd0c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	681a      	ldr	r2, [r3, #0]
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800bd1c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bd28:	2b40      	cmp	r3, #64	; 0x40
 800bd2a:	d007      	beq.n	800bd3c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	681a      	ldr	r2, [r3, #0]
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bd3a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	68db      	ldr	r3, [r3, #12]
 800bd40:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bd44:	d94b      	bls.n	800bdde <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	685b      	ldr	r3, [r3, #4]
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d002      	beq.n	800bd54 <HAL_SPI_Transmit+0xfa>
 800bd4e:	8afb      	ldrh	r3, [r7, #22]
 800bd50:	2b01      	cmp	r3, #1
 800bd52:	d13e      	bne.n	800bdd2 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd58:	881a      	ldrh	r2, [r3, #0]
 800bd5a:	68fb      	ldr	r3, [r7, #12]
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd64:	1c9a      	adds	r2, r3, #2
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bd6e:	b29b      	uxth	r3, r3
 800bd70:	3b01      	subs	r3, #1
 800bd72:	b29a      	uxth	r2, r3
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800bd78:	e02b      	b.n	800bdd2 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	689b      	ldr	r3, [r3, #8]
 800bd80:	f003 0302 	and.w	r3, r3, #2
 800bd84:	2b02      	cmp	r3, #2
 800bd86:	d112      	bne.n	800bdae <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd8c:	881a      	ldrh	r2, [r3, #0]
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd98:	1c9a      	adds	r2, r3, #2
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bda2:	b29b      	uxth	r3, r3
 800bda4:	3b01      	subs	r3, #1
 800bda6:	b29a      	uxth	r2, r3
 800bda8:	68fb      	ldr	r3, [r7, #12]
 800bdaa:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bdac:	e011      	b.n	800bdd2 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bdae:	f7fb fd3d 	bl	800782c <HAL_GetTick>
 800bdb2:	4602      	mov	r2, r0
 800bdb4:	69bb      	ldr	r3, [r7, #24]
 800bdb6:	1ad3      	subs	r3, r2, r3
 800bdb8:	683a      	ldr	r2, [r7, #0]
 800bdba:	429a      	cmp	r2, r3
 800bdbc:	d803      	bhi.n	800bdc6 <HAL_SPI_Transmit+0x16c>
 800bdbe:	683b      	ldr	r3, [r7, #0]
 800bdc0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bdc4:	d102      	bne.n	800bdcc <HAL_SPI_Transmit+0x172>
 800bdc6:	683b      	ldr	r3, [r7, #0]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d102      	bne.n	800bdd2 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800bdcc:	2303      	movs	r3, #3
 800bdce:	77fb      	strb	r3, [r7, #31]
          goto error;
 800bdd0:	e0a4      	b.n	800bf1c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bdd6:	b29b      	uxth	r3, r3
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d1ce      	bne.n	800bd7a <HAL_SPI_Transmit+0x120>
 800bddc:	e07c      	b.n	800bed8 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	685b      	ldr	r3, [r3, #4]
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d002      	beq.n	800bdec <HAL_SPI_Transmit+0x192>
 800bde6:	8afb      	ldrh	r3, [r7, #22]
 800bde8:	2b01      	cmp	r3, #1
 800bdea:	d170      	bne.n	800bece <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bdf0:	b29b      	uxth	r3, r3
 800bdf2:	2b01      	cmp	r3, #1
 800bdf4:	d912      	bls.n	800be1c <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bdf6:	68fb      	ldr	r3, [r7, #12]
 800bdf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bdfa:	881a      	ldrh	r2, [r3, #0]
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be06:	1c9a      	adds	r2, r3, #2
 800be08:	68fb      	ldr	r3, [r7, #12]
 800be0a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be10:	b29b      	uxth	r3, r3
 800be12:	3b02      	subs	r3, #2
 800be14:	b29a      	uxth	r2, r3
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	87da      	strh	r2, [r3, #62]	; 0x3e
 800be1a:	e058      	b.n	800bece <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	330c      	adds	r3, #12
 800be26:	7812      	ldrb	r2, [r2, #0]
 800be28:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be2e:	1c5a      	adds	r2, r3, #1
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be38:	b29b      	uxth	r3, r3
 800be3a:	3b01      	subs	r3, #1
 800be3c:	b29a      	uxth	r2, r3
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800be42:	e044      	b.n	800bece <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	689b      	ldr	r3, [r3, #8]
 800be4a:	f003 0302 	and.w	r3, r3, #2
 800be4e:	2b02      	cmp	r3, #2
 800be50:	d12b      	bne.n	800beaa <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be56:	b29b      	uxth	r3, r3
 800be58:	2b01      	cmp	r3, #1
 800be5a:	d912      	bls.n	800be82 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be60:	881a      	ldrh	r2, [r3, #0]
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be6c:	1c9a      	adds	r2, r3, #2
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be76:	b29b      	uxth	r3, r3
 800be78:	3b02      	subs	r3, #2
 800be7a:	b29a      	uxth	r2, r3
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	87da      	strh	r2, [r3, #62]	; 0x3e
 800be80:	e025      	b.n	800bece <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	330c      	adds	r3, #12
 800be8c:	7812      	ldrb	r2, [r2, #0]
 800be8e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be94:	1c5a      	adds	r2, r3, #1
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800be9a:	68fb      	ldr	r3, [r7, #12]
 800be9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be9e:	b29b      	uxth	r3, r3
 800bea0:	3b01      	subs	r3, #1
 800bea2:	b29a      	uxth	r2, r3
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bea8:	e011      	b.n	800bece <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800beaa:	f7fb fcbf 	bl	800782c <HAL_GetTick>
 800beae:	4602      	mov	r2, r0
 800beb0:	69bb      	ldr	r3, [r7, #24]
 800beb2:	1ad3      	subs	r3, r2, r3
 800beb4:	683a      	ldr	r2, [r7, #0]
 800beb6:	429a      	cmp	r2, r3
 800beb8:	d803      	bhi.n	800bec2 <HAL_SPI_Transmit+0x268>
 800beba:	683b      	ldr	r3, [r7, #0]
 800bebc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bec0:	d102      	bne.n	800bec8 <HAL_SPI_Transmit+0x26e>
 800bec2:	683b      	ldr	r3, [r7, #0]
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	d102      	bne.n	800bece <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800bec8:	2303      	movs	r3, #3
 800beca:	77fb      	strb	r3, [r7, #31]
          goto error;
 800becc:	e026      	b.n	800bf1c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bed2:	b29b      	uxth	r3, r3
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d1b5      	bne.n	800be44 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bed8:	69ba      	ldr	r2, [r7, #24]
 800beda:	6839      	ldr	r1, [r7, #0]
 800bedc:	68f8      	ldr	r0, [r7, #12]
 800bede:	f001 f9dd 	bl	800d29c <SPI_EndRxTxTransaction>
 800bee2:	4603      	mov	r3, r0
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d002      	beq.n	800beee <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	2220      	movs	r2, #32
 800beec:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	689b      	ldr	r3, [r3, #8]
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d10a      	bne.n	800bf0c <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bef6:	2300      	movs	r3, #0
 800bef8:	613b      	str	r3, [r7, #16]
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	68db      	ldr	r3, [r3, #12]
 800bf00:	613b      	str	r3, [r7, #16]
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	689b      	ldr	r3, [r3, #8]
 800bf08:	613b      	str	r3, [r7, #16]
 800bf0a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d002      	beq.n	800bf1a <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 800bf14:	2301      	movs	r3, #1
 800bf16:	77fb      	strb	r3, [r7, #31]
 800bf18:	e000      	b.n	800bf1c <HAL_SPI_Transmit+0x2c2>
  }

error:
 800bf1a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800bf1c:	68fb      	ldr	r3, [r7, #12]
 800bf1e:	2201      	movs	r2, #1
 800bf20:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800bf24:	68fb      	ldr	r3, [r7, #12]
 800bf26:	2200      	movs	r2, #0
 800bf28:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800bf2c:	7ffb      	ldrb	r3, [r7, #31]
}
 800bf2e:	4618      	mov	r0, r3
 800bf30:	3720      	adds	r7, #32
 800bf32:	46bd      	mov	sp, r7
 800bf34:	bd80      	pop	{r7, pc}

0800bf36 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bf36:	b580      	push	{r7, lr}
 800bf38:	b088      	sub	sp, #32
 800bf3a:	af02      	add	r7, sp, #8
 800bf3c:	60f8      	str	r0, [r7, #12]
 800bf3e:	60b9      	str	r1, [r7, #8]
 800bf40:	603b      	str	r3, [r7, #0]
 800bf42:	4613      	mov	r3, r2
 800bf44:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800bf46:	2300      	movs	r3, #0
 800bf48:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	685b      	ldr	r3, [r3, #4]
 800bf4e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bf52:	d112      	bne.n	800bf7a <HAL_SPI_Receive+0x44>
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	689b      	ldr	r3, [r3, #8]
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d10e      	bne.n	800bf7a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	2204      	movs	r2, #4
 800bf60:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800bf64:	88fa      	ldrh	r2, [r7, #6]
 800bf66:	683b      	ldr	r3, [r7, #0]
 800bf68:	9300      	str	r3, [sp, #0]
 800bf6a:	4613      	mov	r3, r2
 800bf6c:	68ba      	ldr	r2, [r7, #8]
 800bf6e:	68b9      	ldr	r1, [r7, #8]
 800bf70:	68f8      	ldr	r0, [r7, #12]
 800bf72:	f000 f910 	bl	800c196 <HAL_SPI_TransmitReceive>
 800bf76:	4603      	mov	r3, r0
 800bf78:	e109      	b.n	800c18e <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800bf80:	2b01      	cmp	r3, #1
 800bf82:	d101      	bne.n	800bf88 <HAL_SPI_Receive+0x52>
 800bf84:	2302      	movs	r3, #2
 800bf86:	e102      	b.n	800c18e <HAL_SPI_Receive+0x258>
 800bf88:	68fb      	ldr	r3, [r7, #12]
 800bf8a:	2201      	movs	r2, #1
 800bf8c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bf90:	f7fb fc4c 	bl	800782c <HAL_GetTick>
 800bf94:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800bf9c:	b2db      	uxtb	r3, r3
 800bf9e:	2b01      	cmp	r3, #1
 800bfa0:	d002      	beq.n	800bfa8 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800bfa2:	2302      	movs	r3, #2
 800bfa4:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bfa6:	e0e9      	b.n	800c17c <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 800bfa8:	68bb      	ldr	r3, [r7, #8]
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d002      	beq.n	800bfb4 <HAL_SPI_Receive+0x7e>
 800bfae:	88fb      	ldrh	r3, [r7, #6]
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d102      	bne.n	800bfba <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800bfb4:	2301      	movs	r3, #1
 800bfb6:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bfb8:	e0e0      	b.n	800c17c <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	2204      	movs	r2, #4
 800bfbe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	2200      	movs	r2, #0
 800bfc6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	68ba      	ldr	r2, [r7, #8]
 800bfcc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	88fa      	ldrh	r2, [r7, #6]
 800bfd2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	88fa      	ldrh	r2, [r7, #6]
 800bfda:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	2200      	movs	r2, #0
 800bfe2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	2200      	movs	r2, #0
 800bfe8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	2200      	movs	r2, #0
 800bfee:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800bff0:	68fb      	ldr	r3, [r7, #12]
 800bff2:	2200      	movs	r2, #0
 800bff4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800bff6:	68fb      	ldr	r3, [r7, #12]
 800bff8:	2200      	movs	r2, #0
 800bffa:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bffc:	68fb      	ldr	r3, [r7, #12]
 800bffe:	68db      	ldr	r3, [r3, #12]
 800c000:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c004:	d908      	bls.n	800c018 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c006:	68fb      	ldr	r3, [r7, #12]
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	685a      	ldr	r2, [r3, #4]
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800c014:	605a      	str	r2, [r3, #4]
 800c016:	e007      	b.n	800c028 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	685a      	ldr	r2, [r3, #4]
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800c026:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	689b      	ldr	r3, [r3, #8]
 800c02c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c030:	d10f      	bne.n	800c052 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	681a      	ldr	r2, [r3, #0]
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c040:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	681a      	ldr	r2, [r3, #0]
 800c048:	68fb      	ldr	r3, [r7, #12]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c050:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c05c:	2b40      	cmp	r3, #64	; 0x40
 800c05e:	d007      	beq.n	800c070 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	681a      	ldr	r2, [r3, #0]
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c06e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	68db      	ldr	r3, [r3, #12]
 800c074:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c078:	d867      	bhi.n	800c14a <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800c07a:	e030      	b.n	800c0de <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	689b      	ldr	r3, [r3, #8]
 800c082:	f003 0301 	and.w	r3, r3, #1
 800c086:	2b01      	cmp	r3, #1
 800c088:	d117      	bne.n	800c0ba <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	f103 020c 	add.w	r2, r3, #12
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c096:	7812      	ldrb	r2, [r2, #0]
 800c098:	b2d2      	uxtb	r2, r2
 800c09a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0a0:	1c5a      	adds	r2, r3, #1
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c0ac:	b29b      	uxth	r3, r3
 800c0ae:	3b01      	subs	r3, #1
 800c0b0:	b29a      	uxth	r2, r3
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800c0b8:	e011      	b.n	800c0de <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c0ba:	f7fb fbb7 	bl	800782c <HAL_GetTick>
 800c0be:	4602      	mov	r2, r0
 800c0c0:	693b      	ldr	r3, [r7, #16]
 800c0c2:	1ad3      	subs	r3, r2, r3
 800c0c4:	683a      	ldr	r2, [r7, #0]
 800c0c6:	429a      	cmp	r2, r3
 800c0c8:	d803      	bhi.n	800c0d2 <HAL_SPI_Receive+0x19c>
 800c0ca:	683b      	ldr	r3, [r7, #0]
 800c0cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c0d0:	d102      	bne.n	800c0d8 <HAL_SPI_Receive+0x1a2>
 800c0d2:	683b      	ldr	r3, [r7, #0]
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d102      	bne.n	800c0de <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 800c0d8:	2303      	movs	r3, #3
 800c0da:	75fb      	strb	r3, [r7, #23]
          goto error;
 800c0dc:	e04e      	b.n	800c17c <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c0e4:	b29b      	uxth	r3, r3
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	d1c8      	bne.n	800c07c <HAL_SPI_Receive+0x146>
 800c0ea:	e034      	b.n	800c156 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	689b      	ldr	r3, [r3, #8]
 800c0f2:	f003 0301 	and.w	r3, r3, #1
 800c0f6:	2b01      	cmp	r3, #1
 800c0f8:	d115      	bne.n	800c126 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	68da      	ldr	r2, [r3, #12]
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c104:	b292      	uxth	r2, r2
 800c106:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c10c:	1c9a      	adds	r2, r3, #2
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c118:	b29b      	uxth	r3, r3
 800c11a:	3b01      	subs	r3, #1
 800c11c:	b29a      	uxth	r2, r3
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800c124:	e011      	b.n	800c14a <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c126:	f7fb fb81 	bl	800782c <HAL_GetTick>
 800c12a:	4602      	mov	r2, r0
 800c12c:	693b      	ldr	r3, [r7, #16]
 800c12e:	1ad3      	subs	r3, r2, r3
 800c130:	683a      	ldr	r2, [r7, #0]
 800c132:	429a      	cmp	r2, r3
 800c134:	d803      	bhi.n	800c13e <HAL_SPI_Receive+0x208>
 800c136:	683b      	ldr	r3, [r7, #0]
 800c138:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c13c:	d102      	bne.n	800c144 <HAL_SPI_Receive+0x20e>
 800c13e:	683b      	ldr	r3, [r7, #0]
 800c140:	2b00      	cmp	r3, #0
 800c142:	d102      	bne.n	800c14a <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 800c144:	2303      	movs	r3, #3
 800c146:	75fb      	strb	r3, [r7, #23]
          goto error;
 800c148:	e018      	b.n	800c17c <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c150:	b29b      	uxth	r3, r3
 800c152:	2b00      	cmp	r3, #0
 800c154:	d1ca      	bne.n	800c0ec <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c156:	693a      	ldr	r2, [r7, #16]
 800c158:	6839      	ldr	r1, [r7, #0]
 800c15a:	68f8      	ldr	r0, [r7, #12]
 800c15c:	f001 f846 	bl	800d1ec <SPI_EndRxTransaction>
 800c160:	4603      	mov	r3, r0
 800c162:	2b00      	cmp	r3, #0
 800c164:	d002      	beq.n	800c16c <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	2220      	movs	r2, #32
 800c16a:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c170:	2b00      	cmp	r3, #0
 800c172:	d002      	beq.n	800c17a <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 800c174:	2301      	movs	r3, #1
 800c176:	75fb      	strb	r3, [r7, #23]
 800c178:	e000      	b.n	800c17c <HAL_SPI_Receive+0x246>
  }

error :
 800c17a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	2201      	movs	r2, #1
 800c180:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	2200      	movs	r2, #0
 800c188:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800c18c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c18e:	4618      	mov	r0, r3
 800c190:	3718      	adds	r7, #24
 800c192:	46bd      	mov	sp, r7
 800c194:	bd80      	pop	{r7, pc}

0800c196 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800c196:	b580      	push	{r7, lr}
 800c198:	b08a      	sub	sp, #40	; 0x28
 800c19a:	af00      	add	r7, sp, #0
 800c19c:	60f8      	str	r0, [r7, #12]
 800c19e:	60b9      	str	r1, [r7, #8]
 800c1a0:	607a      	str	r2, [r7, #4]
 800c1a2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800c1a4:	2301      	movs	r3, #1
 800c1a6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800c1a8:	2300      	movs	r3, #0
 800c1aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800c1b4:	2b01      	cmp	r3, #1
 800c1b6:	d101      	bne.n	800c1bc <HAL_SPI_TransmitReceive+0x26>
 800c1b8:	2302      	movs	r3, #2
 800c1ba:	e1fb      	b.n	800c5b4 <HAL_SPI_TransmitReceive+0x41e>
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	2201      	movs	r2, #1
 800c1c0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c1c4:	f7fb fb32 	bl	800782c <HAL_GetTick>
 800c1c8:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800c1ca:	68fb      	ldr	r3, [r7, #12]
 800c1cc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c1d0:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	685b      	ldr	r3, [r3, #4]
 800c1d6:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800c1d8:	887b      	ldrh	r3, [r7, #2]
 800c1da:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800c1dc:	887b      	ldrh	r3, [r7, #2]
 800c1de:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800c1e0:	7efb      	ldrb	r3, [r7, #27]
 800c1e2:	2b01      	cmp	r3, #1
 800c1e4:	d00e      	beq.n	800c204 <HAL_SPI_TransmitReceive+0x6e>
 800c1e6:	697b      	ldr	r3, [r7, #20]
 800c1e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c1ec:	d106      	bne.n	800c1fc <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	689b      	ldr	r3, [r3, #8]
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d102      	bne.n	800c1fc <HAL_SPI_TransmitReceive+0x66>
 800c1f6:	7efb      	ldrb	r3, [r7, #27]
 800c1f8:	2b04      	cmp	r3, #4
 800c1fa:	d003      	beq.n	800c204 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800c1fc:	2302      	movs	r3, #2
 800c1fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800c202:	e1cd      	b.n	800c5a0 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800c204:	68bb      	ldr	r3, [r7, #8]
 800c206:	2b00      	cmp	r3, #0
 800c208:	d005      	beq.n	800c216 <HAL_SPI_TransmitReceive+0x80>
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d002      	beq.n	800c216 <HAL_SPI_TransmitReceive+0x80>
 800c210:	887b      	ldrh	r3, [r7, #2]
 800c212:	2b00      	cmp	r3, #0
 800c214:	d103      	bne.n	800c21e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800c216:	2301      	movs	r3, #1
 800c218:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800c21c:	e1c0      	b.n	800c5a0 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c224:	b2db      	uxtb	r3, r3
 800c226:	2b04      	cmp	r3, #4
 800c228:	d003      	beq.n	800c232 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c22a:	68fb      	ldr	r3, [r7, #12]
 800c22c:	2205      	movs	r2, #5
 800c22e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	2200      	movs	r2, #0
 800c236:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	687a      	ldr	r2, [r7, #4]
 800c23c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	887a      	ldrh	r2, [r7, #2]
 800c242:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	887a      	ldrh	r2, [r7, #2]
 800c24a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	68ba      	ldr	r2, [r7, #8]
 800c252:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	887a      	ldrh	r2, [r7, #2]
 800c258:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	887a      	ldrh	r2, [r7, #2]
 800c25e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	2200      	movs	r2, #0
 800c264:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	2200      	movs	r2, #0
 800c26a:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	68db      	ldr	r3, [r3, #12]
 800c270:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c274:	d802      	bhi.n	800c27c <HAL_SPI_TransmitReceive+0xe6>
 800c276:	8a3b      	ldrh	r3, [r7, #16]
 800c278:	2b01      	cmp	r3, #1
 800c27a:	d908      	bls.n	800c28e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	685a      	ldr	r2, [r3, #4]
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800c28a:	605a      	str	r2, [r3, #4]
 800c28c:	e007      	b.n	800c29e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	685a      	ldr	r2, [r3, #4]
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800c29c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c2a8:	2b40      	cmp	r3, #64	; 0x40
 800c2aa:	d007      	beq.n	800c2bc <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	681a      	ldr	r2, [r3, #0]
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c2ba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c2bc:	68fb      	ldr	r3, [r7, #12]
 800c2be:	68db      	ldr	r3, [r3, #12]
 800c2c0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c2c4:	d97c      	bls.n	800c3c0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	685b      	ldr	r3, [r3, #4]
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d002      	beq.n	800c2d4 <HAL_SPI_TransmitReceive+0x13e>
 800c2ce:	8a7b      	ldrh	r3, [r7, #18]
 800c2d0:	2b01      	cmp	r3, #1
 800c2d2:	d169      	bne.n	800c3a8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c2d8:	881a      	ldrh	r2, [r3, #0]
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c2e4:	1c9a      	adds	r2, r3, #2
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800c2ea:	68fb      	ldr	r3, [r7, #12]
 800c2ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c2ee:	b29b      	uxth	r3, r3
 800c2f0:	3b01      	subs	r3, #1
 800c2f2:	b29a      	uxth	r2, r3
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c2f8:	e056      	b.n	800c3a8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	689b      	ldr	r3, [r3, #8]
 800c300:	f003 0302 	and.w	r3, r3, #2
 800c304:	2b02      	cmp	r3, #2
 800c306:	d11b      	bne.n	800c340 <HAL_SPI_TransmitReceive+0x1aa>
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c30c:	b29b      	uxth	r3, r3
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d016      	beq.n	800c340 <HAL_SPI_TransmitReceive+0x1aa>
 800c312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c314:	2b01      	cmp	r3, #1
 800c316:	d113      	bne.n	800c340 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c31c:	881a      	ldrh	r2, [r3, #0]
 800c31e:	68fb      	ldr	r3, [r7, #12]
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c328:	1c9a      	adds	r2, r3, #2
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c332:	b29b      	uxth	r3, r3
 800c334:	3b01      	subs	r3, #1
 800c336:	b29a      	uxth	r2, r3
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c33c:	2300      	movs	r3, #0
 800c33e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	689b      	ldr	r3, [r3, #8]
 800c346:	f003 0301 	and.w	r3, r3, #1
 800c34a:	2b01      	cmp	r3, #1
 800c34c:	d11c      	bne.n	800c388 <HAL_SPI_TransmitReceive+0x1f2>
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c354:	b29b      	uxth	r3, r3
 800c356:	2b00      	cmp	r3, #0
 800c358:	d016      	beq.n	800c388 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c35a:	68fb      	ldr	r3, [r7, #12]
 800c35c:	681b      	ldr	r3, [r3, #0]
 800c35e:	68da      	ldr	r2, [r3, #12]
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c364:	b292      	uxth	r2, r2
 800c366:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c36c:	1c9a      	adds	r2, r3, #2
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c378:	b29b      	uxth	r3, r3
 800c37a:	3b01      	subs	r3, #1
 800c37c:	b29a      	uxth	r2, r3
 800c37e:	68fb      	ldr	r3, [r7, #12]
 800c380:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c384:	2301      	movs	r3, #1
 800c386:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800c388:	f7fb fa50 	bl	800782c <HAL_GetTick>
 800c38c:	4602      	mov	r2, r0
 800c38e:	69fb      	ldr	r3, [r7, #28]
 800c390:	1ad3      	subs	r3, r2, r3
 800c392:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c394:	429a      	cmp	r2, r3
 800c396:	d807      	bhi.n	800c3a8 <HAL_SPI_TransmitReceive+0x212>
 800c398:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c39a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c39e:	d003      	beq.n	800c3a8 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800c3a0:	2303      	movs	r3, #3
 800c3a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800c3a6:	e0fb      	b.n	800c5a0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c3ac:	b29b      	uxth	r3, r3
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d1a3      	bne.n	800c2fa <HAL_SPI_TransmitReceive+0x164>
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c3b8:	b29b      	uxth	r3, r3
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	d19d      	bne.n	800c2fa <HAL_SPI_TransmitReceive+0x164>
 800c3be:	e0df      	b.n	800c580 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	685b      	ldr	r3, [r3, #4]
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d003      	beq.n	800c3d0 <HAL_SPI_TransmitReceive+0x23a>
 800c3c8:	8a7b      	ldrh	r3, [r7, #18]
 800c3ca:	2b01      	cmp	r3, #1
 800c3cc:	f040 80cb 	bne.w	800c566 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c3d4:	b29b      	uxth	r3, r3
 800c3d6:	2b01      	cmp	r3, #1
 800c3d8:	d912      	bls.n	800c400 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c3de:	881a      	ldrh	r2, [r3, #0]
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c3e6:	68fb      	ldr	r3, [r7, #12]
 800c3e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c3ea:	1c9a      	adds	r2, r3, #2
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c3f4:	b29b      	uxth	r3, r3
 800c3f6:	3b02      	subs	r3, #2
 800c3f8:	b29a      	uxth	r2, r3
 800c3fa:	68fb      	ldr	r3, [r7, #12]
 800c3fc:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c3fe:	e0b2      	b.n	800c566 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c400:	68fb      	ldr	r3, [r7, #12]
 800c402:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c404:	68fb      	ldr	r3, [r7, #12]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	330c      	adds	r3, #12
 800c40a:	7812      	ldrb	r2, [r2, #0]
 800c40c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800c40e:	68fb      	ldr	r3, [r7, #12]
 800c410:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c412:	1c5a      	adds	r2, r3, #1
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c41c:	b29b      	uxth	r3, r3
 800c41e:	3b01      	subs	r3, #1
 800c420:	b29a      	uxth	r2, r3
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c426:	e09e      	b.n	800c566 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	689b      	ldr	r3, [r3, #8]
 800c42e:	f003 0302 	and.w	r3, r3, #2
 800c432:	2b02      	cmp	r3, #2
 800c434:	d134      	bne.n	800c4a0 <HAL_SPI_TransmitReceive+0x30a>
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c43a:	b29b      	uxth	r3, r3
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d02f      	beq.n	800c4a0 <HAL_SPI_TransmitReceive+0x30a>
 800c440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c442:	2b01      	cmp	r3, #1
 800c444:	d12c      	bne.n	800c4a0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c44a:	b29b      	uxth	r3, r3
 800c44c:	2b01      	cmp	r3, #1
 800c44e:	d912      	bls.n	800c476 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c450:	68fb      	ldr	r3, [r7, #12]
 800c452:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c454:	881a      	ldrh	r2, [r3, #0]
 800c456:	68fb      	ldr	r3, [r7, #12]
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c460:	1c9a      	adds	r2, r3, #2
 800c462:	68fb      	ldr	r3, [r7, #12]
 800c464:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c46a:	b29b      	uxth	r3, r3
 800c46c:	3b02      	subs	r3, #2
 800c46e:	b29a      	uxth	r2, r3
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c474:	e012      	b.n	800c49c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c47a:	68fb      	ldr	r3, [r7, #12]
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	330c      	adds	r3, #12
 800c480:	7812      	ldrb	r2, [r2, #0]
 800c482:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c488:	1c5a      	adds	r2, r3, #1
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800c48e:	68fb      	ldr	r3, [r7, #12]
 800c490:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c492:	b29b      	uxth	r3, r3
 800c494:	3b01      	subs	r3, #1
 800c496:	b29a      	uxth	r2, r3
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c49c:	2300      	movs	r3, #0
 800c49e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	689b      	ldr	r3, [r3, #8]
 800c4a6:	f003 0301 	and.w	r3, r3, #1
 800c4aa:	2b01      	cmp	r3, #1
 800c4ac:	d148      	bne.n	800c540 <HAL_SPI_TransmitReceive+0x3aa>
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c4b4:	b29b      	uxth	r3, r3
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d042      	beq.n	800c540 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c4c0:	b29b      	uxth	r3, r3
 800c4c2:	2b01      	cmp	r3, #1
 800c4c4:	d923      	bls.n	800c50e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c4c6:	68fb      	ldr	r3, [r7, #12]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	68da      	ldr	r2, [r3, #12]
 800c4cc:	68fb      	ldr	r3, [r7, #12]
 800c4ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c4d0:	b292      	uxth	r2, r2
 800c4d2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c4d8:	1c9a      	adds	r2, r3, #2
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c4e4:	b29b      	uxth	r3, r3
 800c4e6:	3b02      	subs	r3, #2
 800c4e8:	b29a      	uxth	r2, r3
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c4f6:	b29b      	uxth	r3, r3
 800c4f8:	2b01      	cmp	r3, #1
 800c4fa:	d81f      	bhi.n	800c53c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	685a      	ldr	r2, [r3, #4]
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800c50a:	605a      	str	r2, [r3, #4]
 800c50c:	e016      	b.n	800c53c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	f103 020c 	add.w	r2, r3, #12
 800c516:	68fb      	ldr	r3, [r7, #12]
 800c518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c51a:	7812      	ldrb	r2, [r2, #0]
 800c51c:	b2d2      	uxtb	r2, r2
 800c51e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800c520:	68fb      	ldr	r3, [r7, #12]
 800c522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c524:	1c5a      	adds	r2, r3, #1
 800c526:	68fb      	ldr	r3, [r7, #12]
 800c528:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c530:	b29b      	uxth	r3, r3
 800c532:	3b01      	subs	r3, #1
 800c534:	b29a      	uxth	r2, r3
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c53c:	2301      	movs	r3, #1
 800c53e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800c540:	f7fb f974 	bl	800782c <HAL_GetTick>
 800c544:	4602      	mov	r2, r0
 800c546:	69fb      	ldr	r3, [r7, #28]
 800c548:	1ad3      	subs	r3, r2, r3
 800c54a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c54c:	429a      	cmp	r2, r3
 800c54e:	d803      	bhi.n	800c558 <HAL_SPI_TransmitReceive+0x3c2>
 800c550:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c552:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c556:	d102      	bne.n	800c55e <HAL_SPI_TransmitReceive+0x3c8>
 800c558:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d103      	bne.n	800c566 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800c55e:	2303      	movs	r3, #3
 800c560:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800c564:	e01c      	b.n	800c5a0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c566:	68fb      	ldr	r3, [r7, #12]
 800c568:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c56a:	b29b      	uxth	r3, r3
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	f47f af5b 	bne.w	800c428 <HAL_SPI_TransmitReceive+0x292>
 800c572:	68fb      	ldr	r3, [r7, #12]
 800c574:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c578:	b29b      	uxth	r3, r3
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	f47f af54 	bne.w	800c428 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c580:	69fa      	ldr	r2, [r7, #28]
 800c582:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c584:	68f8      	ldr	r0, [r7, #12]
 800c586:	f000 fe89 	bl	800d29c <SPI_EndRxTxTransaction>
 800c58a:	4603      	mov	r3, r0
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d006      	beq.n	800c59e <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800c590:	2301      	movs	r3, #1
 800c592:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	2220      	movs	r2, #32
 800c59a:	661a      	str	r2, [r3, #96]	; 0x60
 800c59c:	e000      	b.n	800c5a0 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800c59e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c5a0:	68fb      	ldr	r3, [r7, #12]
 800c5a2:	2201      	movs	r2, #1
 800c5a4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	2200      	movs	r2, #0
 800c5ac:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800c5b0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800c5b4:	4618      	mov	r0, r3
 800c5b6:	3728      	adds	r7, #40	; 0x28
 800c5b8:	46bd      	mov	sp, r7
 800c5ba:	bd80      	pop	{r7, pc}

0800c5bc <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800c5bc:	b580      	push	{r7, lr}
 800c5be:	b086      	sub	sp, #24
 800c5c0:	af00      	add	r7, sp, #0
 800c5c2:	60f8      	str	r0, [r7, #12]
 800c5c4:	60b9      	str	r1, [r7, #8]
 800c5c6:	4613      	mov	r3, r2
 800c5c8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800c5d4:	2b01      	cmp	r3, #1
 800c5d6:	d101      	bne.n	800c5dc <HAL_SPI_Transmit_DMA+0x20>
 800c5d8:	2302      	movs	r3, #2
 800c5da:	e0d8      	b.n	800c78e <HAL_SPI_Transmit_DMA+0x1d2>
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	2201      	movs	r2, #1
 800c5e0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 800c5e4:	68fb      	ldr	r3, [r7, #12]
 800c5e6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c5ea:	b2db      	uxtb	r3, r3
 800c5ec:	2b01      	cmp	r3, #1
 800c5ee:	d002      	beq.n	800c5f6 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800c5f0:	2302      	movs	r3, #2
 800c5f2:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c5f4:	e0c6      	b.n	800c784 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 800c5f6:	68bb      	ldr	r3, [r7, #8]
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	d002      	beq.n	800c602 <HAL_SPI_Transmit_DMA+0x46>
 800c5fc:	88fb      	ldrh	r3, [r7, #6]
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d102      	bne.n	800c608 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800c602:	2301      	movs	r3, #1
 800c604:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c606:	e0bd      	b.n	800c784 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c608:	68fb      	ldr	r3, [r7, #12]
 800c60a:	2203      	movs	r2, #3
 800c60c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c610:	68fb      	ldr	r3, [r7, #12]
 800c612:	2200      	movs	r2, #0
 800c614:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800c616:	68fb      	ldr	r3, [r7, #12]
 800c618:	68ba      	ldr	r2, [r7, #8]
 800c61a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	88fa      	ldrh	r2, [r7, #6]
 800c620:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800c622:	68fb      	ldr	r3, [r7, #12]
 800c624:	88fa      	ldrh	r2, [r7, #6]
 800c626:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800c628:	68fb      	ldr	r3, [r7, #12]
 800c62a:	2200      	movs	r2, #0
 800c62c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	2200      	movs	r2, #0
 800c632:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800c634:	68fb      	ldr	r3, [r7, #12]
 800c636:	2200      	movs	r2, #0
 800c638:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 800c63a:	68fb      	ldr	r3, [r7, #12]
 800c63c:	2200      	movs	r2, #0
 800c63e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	2200      	movs	r2, #0
 800c646:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	689b      	ldr	r3, [r3, #8]
 800c64e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c652:	d10f      	bne.n	800c674 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	681a      	ldr	r2, [r3, #0]
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c662:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	681a      	ldr	r2, [r3, #0]
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c672:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800c674:	68fb      	ldr	r3, [r7, #12]
 800c676:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c678:	4a47      	ldr	r2, [pc, #284]	; (800c798 <HAL_SPI_Transmit_DMA+0x1dc>)
 800c67a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800c67c:	68fb      	ldr	r3, [r7, #12]
 800c67e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c680:	4a46      	ldr	r2, [pc, #280]	; (800c79c <HAL_SPI_Transmit_DMA+0x1e0>)
 800c682:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c688:	4a45      	ldr	r2, [pc, #276]	; (800c7a0 <HAL_SPI_Transmit_DMA+0x1e4>)
 800c68a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c690:	2200      	movs	r2, #0
 800c692:	639a      	str	r2, [r3, #56]	; 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	685a      	ldr	r2, [r3, #4]
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c6a2:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	68db      	ldr	r3, [r3, #12]
 800c6a8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c6ac:	d82d      	bhi.n	800c70a <HAL_SPI_Transmit_DMA+0x14e>
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c6b2:	699b      	ldr	r3, [r3, #24]
 800c6b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c6b8:	d127      	bne.n	800c70a <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 800c6ba:	68fb      	ldr	r3, [r7, #12]
 800c6bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c6be:	b29b      	uxth	r3, r3
 800c6c0:	f003 0301 	and.w	r3, r3, #1
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d10f      	bne.n	800c6e8 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	685a      	ldr	r2, [r3, #4]
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c6d6:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c6dc:	b29b      	uxth	r3, r3
 800c6de:	085b      	lsrs	r3, r3, #1
 800c6e0:	b29a      	uxth	r2, r3
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c6e6:	e010      	b.n	800c70a <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800c6e8:	68fb      	ldr	r3, [r7, #12]
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	685a      	ldr	r2, [r3, #4]
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	681b      	ldr	r3, [r3, #0]
 800c6f2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c6f6:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c6fc:	b29b      	uxth	r3, r3
 800c6fe:	085b      	lsrs	r3, r3, #1
 800c700:	b29b      	uxth	r3, r3
 800c702:	3301      	adds	r3, #1
 800c704:	b29a      	uxth	r2, r3
 800c706:	68fb      	ldr	r3, [r7, #12]
 800c708:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800c70a:	68fb      	ldr	r3, [r7, #12]
 800c70c:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c712:	4619      	mov	r1, r3
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	330c      	adds	r3, #12
 800c71a:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c720:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800c722:	f7fb facf 	bl	8007cc4 <HAL_DMA_Start_IT>
 800c726:	4603      	mov	r3, r0
 800c728:	2b00      	cmp	r3, #0
 800c72a:	d00c      	beq.n	800c746 <HAL_SPI_Transmit_DMA+0x18a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c730:	f043 0210 	orr.w	r2, r3, #16
 800c734:	68fb      	ldr	r3, [r7, #12]
 800c736:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800c738:	2301      	movs	r3, #1
 800c73a:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	2201      	movs	r2, #1
 800c740:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 800c744:	e01e      	b.n	800c784 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	681b      	ldr	r3, [r3, #0]
 800c74c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c750:	2b40      	cmp	r3, #64	; 0x40
 800c752:	d007      	beq.n	800c764 <HAL_SPI_Transmit_DMA+0x1a8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	681a      	ldr	r2, [r3, #0]
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c762:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800c764:	68fb      	ldr	r3, [r7, #12]
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	685a      	ldr	r2, [r3, #4]
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	f042 0220 	orr.w	r2, r2, #32
 800c772:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	681b      	ldr	r3, [r3, #0]
 800c778:	685a      	ldr	r2, [r3, #4]
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	f042 0202 	orr.w	r2, r2, #2
 800c782:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	2200      	movs	r2, #0
 800c788:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800c78c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c78e:	4618      	mov	r0, r3
 800c790:	3718      	adds	r7, #24
 800c792:	46bd      	mov	sp, r7
 800c794:	bd80      	pop	{r7, pc}
 800c796:	bf00      	nop
 800c798:	0800cef3 	.word	0x0800cef3
 800c79c:	0800cd15 	.word	0x0800cd15
 800c7a0:	0800cf47 	.word	0x0800cf47

0800c7a4 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800c7a4:	b580      	push	{r7, lr}
 800c7a6:	b086      	sub	sp, #24
 800c7a8:	af00      	add	r7, sp, #0
 800c7aa:	60f8      	str	r0, [r7, #12]
 800c7ac:	60b9      	str	r1, [r7, #8]
 800c7ae:	607a      	str	r2, [r7, #4]
 800c7b0:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c7b2:	2300      	movs	r3, #0
 800c7b4:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800c7bc:	2b01      	cmp	r3, #1
 800c7be:	d101      	bne.n	800c7c4 <HAL_SPI_TransmitReceive_DMA+0x20>
 800c7c0:	2302      	movs	r3, #2
 800c7c2:	e16c      	b.n	800ca9e <HAL_SPI_TransmitReceive_DMA+0x2fa>
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	2201      	movs	r2, #1
 800c7c8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800c7cc:	68fb      	ldr	r3, [r7, #12]
 800c7ce:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c7d2:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	685b      	ldr	r3, [r3, #4]
 800c7d8:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800c7da:	7dbb      	ldrb	r3, [r7, #22]
 800c7dc:	2b01      	cmp	r3, #1
 800c7de:	d00d      	beq.n	800c7fc <HAL_SPI_TransmitReceive_DMA+0x58>
 800c7e0:	693b      	ldr	r3, [r7, #16]
 800c7e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c7e6:	d106      	bne.n	800c7f6 <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	689b      	ldr	r3, [r3, #8]
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	d102      	bne.n	800c7f6 <HAL_SPI_TransmitReceive_DMA+0x52>
 800c7f0:	7dbb      	ldrb	r3, [r7, #22]
 800c7f2:	2b04      	cmp	r3, #4
 800c7f4:	d002      	beq.n	800c7fc <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 800c7f6:	2302      	movs	r3, #2
 800c7f8:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c7fa:	e14b      	b.n	800ca94 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800c7fc:	68bb      	ldr	r3, [r7, #8]
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d005      	beq.n	800c80e <HAL_SPI_TransmitReceive_DMA+0x6a>
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	2b00      	cmp	r3, #0
 800c806:	d002      	beq.n	800c80e <HAL_SPI_TransmitReceive_DMA+0x6a>
 800c808:	887b      	ldrh	r3, [r7, #2]
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d102      	bne.n	800c814 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 800c80e:	2301      	movs	r3, #1
 800c810:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c812:	e13f      	b.n	800ca94 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c81a:	b2db      	uxtb	r3, r3
 800c81c:	2b04      	cmp	r3, #4
 800c81e:	d003      	beq.n	800c828 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	2205      	movs	r2, #5
 800c824:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c828:	68fb      	ldr	r3, [r7, #12]
 800c82a:	2200      	movs	r2, #0
 800c82c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	68ba      	ldr	r2, [r7, #8]
 800c832:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	887a      	ldrh	r2, [r7, #2]
 800c838:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	887a      	ldrh	r2, [r7, #2]
 800c83e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c840:	68fb      	ldr	r3, [r7, #12]
 800c842:	687a      	ldr	r2, [r7, #4]
 800c844:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	887a      	ldrh	r2, [r7, #2]
 800c84a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	887a      	ldrh	r2, [r7, #2]
 800c852:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	2200      	movs	r2, #0
 800c85a:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	2200      	movs	r2, #0
 800c860:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 800c862:	68fb      	ldr	r3, [r7, #12]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	685a      	ldr	r2, [r3, #4]
 800c868:	68fb      	ldr	r3, [r7, #12]
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 800c870:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c872:	68fb      	ldr	r3, [r7, #12]
 800c874:	68db      	ldr	r3, [r3, #12]
 800c876:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c87a:	d908      	bls.n	800c88e <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c87c:	68fb      	ldr	r3, [r7, #12]
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	685a      	ldr	r2, [r3, #4]
 800c882:	68fb      	ldr	r3, [r7, #12]
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800c88a:	605a      	str	r2, [r3, #4]
 800c88c:	e06f      	b.n	800c96e <HAL_SPI_TransmitReceive_DMA+0x1ca>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	685a      	ldr	r2, [r3, #4]
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800c89c:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c8a2:	699b      	ldr	r3, [r3, #24]
 800c8a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c8a8:	d126      	bne.n	800c8f8 <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800c8ae:	f003 0301 	and.w	r3, r3, #1
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	d10f      	bne.n	800c8d6 <HAL_SPI_TransmitReceive_DMA+0x132>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	685a      	ldr	r2, [r3, #4]
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	681b      	ldr	r3, [r3, #0]
 800c8c0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c8c4:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c8ca:	b29b      	uxth	r3, r3
 800c8cc:	085b      	lsrs	r3, r3, #1
 800c8ce:	b29a      	uxth	r2, r3
 800c8d0:	68fb      	ldr	r3, [r7, #12]
 800c8d2:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c8d4:	e010      	b.n	800c8f8 <HAL_SPI_TransmitReceive_DMA+0x154>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	685a      	ldr	r2, [r3, #4]
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c8e4:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c8ea:	b29b      	uxth	r3, r3
 800c8ec:	085b      	lsrs	r3, r3, #1
 800c8ee:	b29b      	uxth	r3, r3
 800c8f0:	3301      	adds	r3, #1
 800c8f2:	b29a      	uxth	r2, r3
 800c8f4:	68fb      	ldr	r3, [r7, #12]
 800c8f6:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c8fc:	699b      	ldr	r3, [r3, #24]
 800c8fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c902:	d134      	bne.n	800c96e <HAL_SPI_TransmitReceive_DMA+0x1ca>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	681b      	ldr	r3, [r3, #0]
 800c908:	685a      	ldr	r2, [r3, #4]
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800c912:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800c914:	68fb      	ldr	r3, [r7, #12]
 800c916:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c91a:	b29b      	uxth	r3, r3
 800c91c:	f003 0301 	and.w	r3, r3, #1
 800c920:	2b00      	cmp	r3, #0
 800c922:	d111      	bne.n	800c948 <HAL_SPI_TransmitReceive_DMA+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	685a      	ldr	r2, [r3, #4]
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c932:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c93a:	b29b      	uxth	r3, r3
 800c93c:	085b      	lsrs	r3, r3, #1
 800c93e:	b29a      	uxth	r2, r3
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800c946:	e012      	b.n	800c96e <HAL_SPI_TransmitReceive_DMA+0x1ca>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800c948:	68fb      	ldr	r3, [r7, #12]
 800c94a:	681b      	ldr	r3, [r3, #0]
 800c94c:	685a      	ldr	r2, [r3, #4]
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c956:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c95e:	b29b      	uxth	r3, r3
 800c960:	085b      	lsrs	r3, r3, #1
 800c962:	b29b      	uxth	r3, r3
 800c964:	3301      	adds	r3, #1
 800c966:	b29a      	uxth	r2, r3
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800c96e:	68fb      	ldr	r3, [r7, #12]
 800c970:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c974:	b2db      	uxtb	r3, r3
 800c976:	2b04      	cmp	r3, #4
 800c978:	d108      	bne.n	800c98c <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800c97a:	68fb      	ldr	r3, [r7, #12]
 800c97c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c97e:	4a4a      	ldr	r2, [pc, #296]	; (800caa8 <HAL_SPI_TransmitReceive_DMA+0x304>)
 800c980:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800c982:	68fb      	ldr	r3, [r7, #12]
 800c984:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c986:	4a49      	ldr	r2, [pc, #292]	; (800caac <HAL_SPI_TransmitReceive_DMA+0x308>)
 800c988:	62da      	str	r2, [r3, #44]	; 0x2c
 800c98a:	e007      	b.n	800c99c <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c990:	4a47      	ldr	r2, [pc, #284]	; (800cab0 <HAL_SPI_TransmitReceive_DMA+0x30c>)
 800c992:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800c994:	68fb      	ldr	r3, [r7, #12]
 800c996:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c998:	4a46      	ldr	r2, [pc, #280]	; (800cab4 <HAL_SPI_TransmitReceive_DMA+0x310>)
 800c99a:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800c99c:	68fb      	ldr	r3, [r7, #12]
 800c99e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c9a0:	4a45      	ldr	r2, [pc, #276]	; (800cab8 <HAL_SPI_TransmitReceive_DMA+0x314>)
 800c9a2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c9a8:	2200      	movs	r2, #0
 800c9aa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800c9b0:	68fb      	ldr	r3, [r7, #12]
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	330c      	adds	r3, #12
 800c9b6:	4619      	mov	r1, r3
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c9bc:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c9c4:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800c9c6:	f7fb f97d 	bl	8007cc4 <HAL_DMA_Start_IT>
 800c9ca:	4603      	mov	r3, r0
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	d00c      	beq.n	800c9ea <HAL_SPI_TransmitReceive_DMA+0x246>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c9d4:	f043 0210 	orr.w	r2, r3, #16
 800c9d8:	68fb      	ldr	r3, [r7, #12]
 800c9da:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800c9dc:	2301      	movs	r3, #1
 800c9de:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800c9e0:	68fb      	ldr	r3, [r7, #12]
 800c9e2:	2201      	movs	r2, #1
 800c9e4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 800c9e8:	e054      	b.n	800ca94 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800c9ea:	68fb      	ldr	r3, [r7, #12]
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	685a      	ldr	r2, [r3, #4]
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	f042 0201 	orr.w	r2, r2, #1
 800c9f8:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800c9fa:	68fb      	ldr	r3, [r7, #12]
 800c9fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c9fe:	2200      	movs	r2, #0
 800ca00:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ca06:	2200      	movs	r2, #0
 800ca08:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ca0e:	2200      	movs	r2, #0
 800ca10:	635a      	str	r2, [r3, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ca16:	2200      	movs	r2, #0
 800ca18:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800ca1a:	68fb      	ldr	r3, [r7, #12]
 800ca1c:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca22:	4619      	mov	r1, r3
 800ca24:	68fb      	ldr	r3, [r7, #12]
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	330c      	adds	r3, #12
 800ca2a:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800ca2c:	68fb      	ldr	r3, [r7, #12]
 800ca2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ca30:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800ca32:	f7fb f947 	bl	8007cc4 <HAL_DMA_Start_IT>
 800ca36:	4603      	mov	r3, r0
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d00c      	beq.n	800ca56 <HAL_SPI_TransmitReceive_DMA+0x2b2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ca40:	f043 0210 	orr.w	r2, r3, #16
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800ca48:	2301      	movs	r3, #1
 800ca4a:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800ca4c:	68fb      	ldr	r3, [r7, #12]
 800ca4e:	2201      	movs	r2, #1
 800ca50:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 800ca54:	e01e      	b.n	800ca94 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca60:	2b40      	cmp	r3, #64	; 0x40
 800ca62:	d007      	beq.n	800ca74 <HAL_SPI_TransmitReceive_DMA+0x2d0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	681b      	ldr	r3, [r3, #0]
 800ca68:	681a      	ldr	r2, [r3, #0]
 800ca6a:	68fb      	ldr	r3, [r7, #12]
 800ca6c:	681b      	ldr	r3, [r3, #0]
 800ca6e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ca72:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	685a      	ldr	r2, [r3, #4]
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	f042 0220 	orr.w	r2, r2, #32
 800ca82:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800ca84:	68fb      	ldr	r3, [r7, #12]
 800ca86:	681b      	ldr	r3, [r3, #0]
 800ca88:	685a      	ldr	r2, [r3, #4]
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	f042 0202 	orr.w	r2, r2, #2
 800ca92:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ca94:	68fb      	ldr	r3, [r7, #12]
 800ca96:	2200      	movs	r2, #0
 800ca98:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800ca9c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca9e:	4618      	mov	r0, r3
 800caa0:	3718      	adds	r7, #24
 800caa2:	46bd      	mov	sp, r7
 800caa4:	bd80      	pop	{r7, pc}
 800caa6:	bf00      	nop
 800caa8:	0800cf0f 	.word	0x0800cf0f
 800caac:	0800cdbb 	.word	0x0800cdbb
 800cab0:	0800cf2b 	.word	0x0800cf2b
 800cab4:	0800ce63 	.word	0x0800ce63
 800cab8:	0800cf47 	.word	0x0800cf47

0800cabc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800cabc:	b580      	push	{r7, lr}
 800cabe:	b088      	sub	sp, #32
 800cac0:	af00      	add	r7, sp, #0
 800cac2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	681b      	ldr	r3, [r3, #0]
 800cac8:	685b      	ldr	r3, [r3, #4]
 800caca:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	681b      	ldr	r3, [r3, #0]
 800cad0:	689b      	ldr	r3, [r3, #8]
 800cad2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800cad4:	69bb      	ldr	r3, [r7, #24]
 800cad6:	099b      	lsrs	r3, r3, #6
 800cad8:	f003 0301 	and.w	r3, r3, #1
 800cadc:	2b00      	cmp	r3, #0
 800cade:	d10f      	bne.n	800cb00 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800cae0:	69bb      	ldr	r3, [r7, #24]
 800cae2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d00a      	beq.n	800cb00 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800caea:	69fb      	ldr	r3, [r7, #28]
 800caec:	099b      	lsrs	r3, r3, #6
 800caee:	f003 0301 	and.w	r3, r3, #1
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d004      	beq.n	800cb00 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cafa:	6878      	ldr	r0, [r7, #4]
 800cafc:	4798      	blx	r3
    return;
 800cafe:	e0d7      	b.n	800ccb0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800cb00:	69bb      	ldr	r3, [r7, #24]
 800cb02:	085b      	lsrs	r3, r3, #1
 800cb04:	f003 0301 	and.w	r3, r3, #1
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	d00a      	beq.n	800cb22 <HAL_SPI_IRQHandler+0x66>
 800cb0c:	69fb      	ldr	r3, [r7, #28]
 800cb0e:	09db      	lsrs	r3, r3, #7
 800cb10:	f003 0301 	and.w	r3, r3, #1
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	d004      	beq.n	800cb22 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cb1c:	6878      	ldr	r0, [r7, #4]
 800cb1e:	4798      	blx	r3
    return;
 800cb20:	e0c6      	b.n	800ccb0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800cb22:	69bb      	ldr	r3, [r7, #24]
 800cb24:	095b      	lsrs	r3, r3, #5
 800cb26:	f003 0301 	and.w	r3, r3, #1
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d10c      	bne.n	800cb48 <HAL_SPI_IRQHandler+0x8c>
 800cb2e:	69bb      	ldr	r3, [r7, #24]
 800cb30:	099b      	lsrs	r3, r3, #6
 800cb32:	f003 0301 	and.w	r3, r3, #1
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	d106      	bne.n	800cb48 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800cb3a:	69bb      	ldr	r3, [r7, #24]
 800cb3c:	0a1b      	lsrs	r3, r3, #8
 800cb3e:	f003 0301 	and.w	r3, r3, #1
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	f000 80b4 	beq.w	800ccb0 <HAL_SPI_IRQHandler+0x1f4>
 800cb48:	69fb      	ldr	r3, [r7, #28]
 800cb4a:	095b      	lsrs	r3, r3, #5
 800cb4c:	f003 0301 	and.w	r3, r3, #1
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	f000 80ad 	beq.w	800ccb0 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800cb56:	69bb      	ldr	r3, [r7, #24]
 800cb58:	099b      	lsrs	r3, r3, #6
 800cb5a:	f003 0301 	and.w	r3, r3, #1
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d023      	beq.n	800cbaa <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800cb68:	b2db      	uxtb	r3, r3
 800cb6a:	2b03      	cmp	r3, #3
 800cb6c:	d011      	beq.n	800cb92 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cb72:	f043 0204 	orr.w	r2, r3, #4
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800cb7a:	2300      	movs	r3, #0
 800cb7c:	617b      	str	r3, [r7, #20]
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	68db      	ldr	r3, [r3, #12]
 800cb84:	617b      	str	r3, [r7, #20]
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	681b      	ldr	r3, [r3, #0]
 800cb8a:	689b      	ldr	r3, [r3, #8]
 800cb8c:	617b      	str	r3, [r7, #20]
 800cb8e:	697b      	ldr	r3, [r7, #20]
 800cb90:	e00b      	b.n	800cbaa <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800cb92:	2300      	movs	r3, #0
 800cb94:	613b      	str	r3, [r7, #16]
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	68db      	ldr	r3, [r3, #12]
 800cb9c:	613b      	str	r3, [r7, #16]
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	689b      	ldr	r3, [r3, #8]
 800cba4:	613b      	str	r3, [r7, #16]
 800cba6:	693b      	ldr	r3, [r7, #16]
        return;
 800cba8:	e082      	b.n	800ccb0 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800cbaa:	69bb      	ldr	r3, [r7, #24]
 800cbac:	095b      	lsrs	r3, r3, #5
 800cbae:	f003 0301 	and.w	r3, r3, #1
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d014      	beq.n	800cbe0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cbba:	f043 0201 	orr.w	r2, r3, #1
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800cbc2:	2300      	movs	r3, #0
 800cbc4:	60fb      	str	r3, [r7, #12]
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	681b      	ldr	r3, [r3, #0]
 800cbca:	689b      	ldr	r3, [r3, #8]
 800cbcc:	60fb      	str	r3, [r7, #12]
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	681a      	ldr	r2, [r3, #0]
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cbdc:	601a      	str	r2, [r3, #0]
 800cbde:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800cbe0:	69bb      	ldr	r3, [r7, #24]
 800cbe2:	0a1b      	lsrs	r3, r3, #8
 800cbe4:	f003 0301 	and.w	r3, r3, #1
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d00c      	beq.n	800cc06 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cbf0:	f043 0208 	orr.w	r2, r3, #8
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800cbf8:	2300      	movs	r3, #0
 800cbfa:	60bb      	str	r3, [r7, #8]
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	689b      	ldr	r3, [r3, #8]
 800cc02:	60bb      	str	r3, [r7, #8]
 800cc04:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	d04f      	beq.n	800ccae <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	685a      	ldr	r2, [r3, #4]
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800cc1c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	2201      	movs	r2, #1
 800cc22:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800cc26:	69fb      	ldr	r3, [r7, #28]
 800cc28:	f003 0302 	and.w	r3, r3, #2
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d104      	bne.n	800cc3a <HAL_SPI_IRQHandler+0x17e>
 800cc30:	69fb      	ldr	r3, [r7, #28]
 800cc32:	f003 0301 	and.w	r3, r3, #1
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	d034      	beq.n	800cca4 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	685a      	ldr	r2, [r3, #4]
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	f022 0203 	bic.w	r2, r2, #3
 800cc48:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d011      	beq.n	800cc76 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cc56:	4a18      	ldr	r2, [pc, #96]	; (800ccb8 <HAL_SPI_IRQHandler+0x1fc>)
 800cc58:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cc5e:	4618      	mov	r0, r3
 800cc60:	f7fb f8ce 	bl	8007e00 <HAL_DMA_Abort_IT>
 800cc64:	4603      	mov	r3, r0
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	d005      	beq.n	800cc76 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cc6e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d016      	beq.n	800ccac <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cc82:	4a0d      	ldr	r2, [pc, #52]	; (800ccb8 <HAL_SPI_IRQHandler+0x1fc>)
 800cc84:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cc8a:	4618      	mov	r0, r3
 800cc8c:	f7fb f8b8 	bl	8007e00 <HAL_DMA_Abort_IT>
 800cc90:	4603      	mov	r3, r0
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	d00a      	beq.n	800ccac <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cc9a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 800cca2:	e003      	b.n	800ccac <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800cca4:	6878      	ldr	r0, [r7, #4]
 800cca6:	f7f8 fd7b 	bl	80057a0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800ccaa:	e000      	b.n	800ccae <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800ccac:	bf00      	nop
    return;
 800ccae:	bf00      	nop
  }
}
 800ccb0:	3720      	adds	r7, #32
 800ccb2:	46bd      	mov	sp, r7
 800ccb4:	bd80      	pop	{r7, pc}
 800ccb6:	bf00      	nop
 800ccb8:	0800cf87 	.word	0x0800cf87

0800ccbc <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800ccbc:	b480      	push	{r7}
 800ccbe:	b083      	sub	sp, #12
 800ccc0:	af00      	add	r7, sp, #0
 800ccc2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800ccc4:	bf00      	nop
 800ccc6:	370c      	adds	r7, #12
 800ccc8:	46bd      	mov	sp, r7
 800ccca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccce:	4770      	bx	lr

0800ccd0 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800ccd0:	b480      	push	{r7}
 800ccd2:	b083      	sub	sp, #12
 800ccd4:	af00      	add	r7, sp, #0
 800ccd6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800ccd8:	bf00      	nop
 800ccda:	370c      	adds	r7, #12
 800ccdc:	46bd      	mov	sp, r7
 800ccde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cce2:	4770      	bx	lr

0800cce4 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800cce4:	b480      	push	{r7}
 800cce6:	b083      	sub	sp, #12
 800cce8:	af00      	add	r7, sp, #0
 800ccea:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800ccec:	bf00      	nop
 800ccee:	370c      	adds	r7, #12
 800ccf0:	46bd      	mov	sp, r7
 800ccf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccf6:	4770      	bx	lr

0800ccf8 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800ccf8:	b480      	push	{r7}
 800ccfa:	b083      	sub	sp, #12
 800ccfc:	af00      	add	r7, sp, #0
 800ccfe:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800cd06:	b2db      	uxtb	r3, r3
}
 800cd08:	4618      	mov	r0, r3
 800cd0a:	370c      	adds	r7, #12
 800cd0c:	46bd      	mov	sp, r7
 800cd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd12:	4770      	bx	lr

0800cd14 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800cd14:	b580      	push	{r7, lr}
 800cd16:	b086      	sub	sp, #24
 800cd18:	af00      	add	r7, sp, #0
 800cd1a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cd20:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800cd22:	f7fa fd83 	bl	800782c <HAL_GetTick>
 800cd26:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	681b      	ldr	r3, [r3, #0]
 800cd2e:	f003 0320 	and.w	r3, r3, #32
 800cd32:	2b20      	cmp	r3, #32
 800cd34:	d03b      	beq.n	800cdae <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800cd36:	697b      	ldr	r3, [r7, #20]
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	685a      	ldr	r2, [r3, #4]
 800cd3c:	697b      	ldr	r3, [r7, #20]
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	f022 0220 	bic.w	r2, r2, #32
 800cd44:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800cd46:	697b      	ldr	r3, [r7, #20]
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	685a      	ldr	r2, [r3, #4]
 800cd4c:	697b      	ldr	r3, [r7, #20]
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	f022 0202 	bic.w	r2, r2, #2
 800cd54:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800cd56:	693a      	ldr	r2, [r7, #16]
 800cd58:	2164      	movs	r1, #100	; 0x64
 800cd5a:	6978      	ldr	r0, [r7, #20]
 800cd5c:	f000 fa9e 	bl	800d29c <SPI_EndRxTxTransaction>
 800cd60:	4603      	mov	r3, r0
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d005      	beq.n	800cd72 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cd66:	697b      	ldr	r3, [r7, #20]
 800cd68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cd6a:	f043 0220 	orr.w	r2, r3, #32
 800cd6e:	697b      	ldr	r3, [r7, #20]
 800cd70:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800cd72:	697b      	ldr	r3, [r7, #20]
 800cd74:	689b      	ldr	r3, [r3, #8]
 800cd76:	2b00      	cmp	r3, #0
 800cd78:	d10a      	bne.n	800cd90 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800cd7a:	2300      	movs	r3, #0
 800cd7c:	60fb      	str	r3, [r7, #12]
 800cd7e:	697b      	ldr	r3, [r7, #20]
 800cd80:	681b      	ldr	r3, [r3, #0]
 800cd82:	68db      	ldr	r3, [r3, #12]
 800cd84:	60fb      	str	r3, [r7, #12]
 800cd86:	697b      	ldr	r3, [r7, #20]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	689b      	ldr	r3, [r3, #8]
 800cd8c:	60fb      	str	r3, [r7, #12]
 800cd8e:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800cd90:	697b      	ldr	r3, [r7, #20]
 800cd92:	2200      	movs	r2, #0
 800cd94:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800cd96:	697b      	ldr	r3, [r7, #20]
 800cd98:	2201      	movs	r2, #1
 800cd9a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800cd9e:	697b      	ldr	r3, [r7, #20]
 800cda0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d003      	beq.n	800cdae <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800cda6:	6978      	ldr	r0, [r7, #20]
 800cda8:	f7f8 fcfa 	bl	80057a0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800cdac:	e002      	b.n	800cdb4 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800cdae:	6978      	ldr	r0, [r7, #20]
 800cdb0:	f7f8 fcdf 	bl	8005772 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cdb4:	3718      	adds	r7, #24
 800cdb6:	46bd      	mov	sp, r7
 800cdb8:	bd80      	pop	{r7, pc}

0800cdba <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800cdba:	b580      	push	{r7, lr}
 800cdbc:	b084      	sub	sp, #16
 800cdbe:	af00      	add	r7, sp, #0
 800cdc0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cdc6:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800cdc8:	f7fa fd30 	bl	800782c <HAL_GetTick>
 800cdcc:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	f003 0320 	and.w	r3, r3, #32
 800cdd8:	2b20      	cmp	r3, #32
 800cdda:	d03c      	beq.n	800ce56 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	685a      	ldr	r2, [r3, #4]
 800cde2:	68fb      	ldr	r3, [r7, #12]
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	f022 0220 	bic.w	r2, r2, #32
 800cdea:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	689b      	ldr	r3, [r3, #8]
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d10d      	bne.n	800ce10 <SPI_DMAReceiveCplt+0x56>
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	685b      	ldr	r3, [r3, #4]
 800cdf8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cdfc:	d108      	bne.n	800ce10 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	685a      	ldr	r2, [r3, #4]
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	f022 0203 	bic.w	r2, r2, #3
 800ce0c:	605a      	str	r2, [r3, #4]
 800ce0e:	e007      	b.n	800ce20 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	681b      	ldr	r3, [r3, #0]
 800ce14:	685a      	ldr	r2, [r3, #4]
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	f022 0201 	bic.w	r2, r2, #1
 800ce1e:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800ce20:	68ba      	ldr	r2, [r7, #8]
 800ce22:	2164      	movs	r1, #100	; 0x64
 800ce24:	68f8      	ldr	r0, [r7, #12]
 800ce26:	f000 f9e1 	bl	800d1ec <SPI_EndRxTransaction>
 800ce2a:	4603      	mov	r3, r0
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	d002      	beq.n	800ce36 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	2220      	movs	r2, #32
 800ce34:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 800ce36:	68fb      	ldr	r3, [r7, #12]
 800ce38:	2200      	movs	r2, #0
 800ce3a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800ce3e:	68fb      	ldr	r3, [r7, #12]
 800ce40:	2201      	movs	r2, #1
 800ce42:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ce46:	68fb      	ldr	r3, [r7, #12]
 800ce48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ce4a:	2b00      	cmp	r3, #0
 800ce4c:	d003      	beq.n	800ce56 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800ce4e:	68f8      	ldr	r0, [r7, #12]
 800ce50:	f7f8 fca6 	bl	80057a0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800ce54:	e002      	b.n	800ce5c <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800ce56:	68f8      	ldr	r0, [r7, #12]
 800ce58:	f7f8 fc80 	bl	800575c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ce5c:	3710      	adds	r7, #16
 800ce5e:	46bd      	mov	sp, r7
 800ce60:	bd80      	pop	{r7, pc}

0800ce62 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ce62:	b580      	push	{r7, lr}
 800ce64:	b084      	sub	sp, #16
 800ce66:	af00      	add	r7, sp, #0
 800ce68:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ce6e:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ce70:	f7fa fcdc 	bl	800782c <HAL_GetTick>
 800ce74:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	f003 0320 	and.w	r3, r3, #32
 800ce80:	2b20      	cmp	r3, #32
 800ce82:	d030      	beq.n	800cee6 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	685a      	ldr	r2, [r3, #4]
 800ce8a:	68fb      	ldr	r3, [r7, #12]
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	f022 0220 	bic.w	r2, r2, #32
 800ce92:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800ce94:	68ba      	ldr	r2, [r7, #8]
 800ce96:	2164      	movs	r1, #100	; 0x64
 800ce98:	68f8      	ldr	r0, [r7, #12]
 800ce9a:	f000 f9ff 	bl	800d29c <SPI_EndRxTxTransaction>
 800ce9e:	4603      	mov	r3, r0
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d005      	beq.n	800ceb0 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cea8:	f043 0220 	orr.w	r2, r3, #32
 800ceac:	68fb      	ldr	r3, [r7, #12]
 800ceae:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800ceb0:	68fb      	ldr	r3, [r7, #12]
 800ceb2:	681b      	ldr	r3, [r3, #0]
 800ceb4:	685a      	ldr	r2, [r3, #4]
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	f022 0203 	bic.w	r2, r2, #3
 800cebe:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800cec0:	68fb      	ldr	r3, [r7, #12]
 800cec2:	2200      	movs	r2, #0
 800cec4:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	2200      	movs	r2, #0
 800ceca:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800cece:	68fb      	ldr	r3, [r7, #12]
 800ced0:	2201      	movs	r2, #1
 800ced2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d003      	beq.n	800cee6 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800cede:	68f8      	ldr	r0, [r7, #12]
 800cee0:	f7f8 fc5e 	bl	80057a0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800cee4:	e002      	b.n	800ceec <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800cee6:	68f8      	ldr	r0, [r7, #12]
 800cee8:	f7f8 fc4e 	bl	8005788 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ceec:	3710      	adds	r7, #16
 800ceee:	46bd      	mov	sp, r7
 800cef0:	bd80      	pop	{r7, pc}

0800cef2 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800cef2:	b580      	push	{r7, lr}
 800cef4:	b084      	sub	sp, #16
 800cef6:	af00      	add	r7, sp, #0
 800cef8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cefe:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800cf00:	68f8      	ldr	r0, [r7, #12]
 800cf02:	f7ff fedb 	bl	800ccbc <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cf06:	bf00      	nop
 800cf08:	3710      	adds	r7, #16
 800cf0a:	46bd      	mov	sp, r7
 800cf0c:	bd80      	pop	{r7, pc}

0800cf0e <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800cf0e:	b580      	push	{r7, lr}
 800cf10:	b084      	sub	sp, #16
 800cf12:	af00      	add	r7, sp, #0
 800cf14:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cf1a:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800cf1c:	68f8      	ldr	r0, [r7, #12]
 800cf1e:	f7ff fed7 	bl	800ccd0 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cf22:	bf00      	nop
 800cf24:	3710      	adds	r7, #16
 800cf26:	46bd      	mov	sp, r7
 800cf28:	bd80      	pop	{r7, pc}

0800cf2a <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800cf2a:	b580      	push	{r7, lr}
 800cf2c:	b084      	sub	sp, #16
 800cf2e:	af00      	add	r7, sp, #0
 800cf30:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cf36:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800cf38:	68f8      	ldr	r0, [r7, #12]
 800cf3a:	f7ff fed3 	bl	800cce4 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cf3e:	bf00      	nop
 800cf40:	3710      	adds	r7, #16
 800cf42:	46bd      	mov	sp, r7
 800cf44:	bd80      	pop	{r7, pc}

0800cf46 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800cf46:	b580      	push	{r7, lr}
 800cf48:	b084      	sub	sp, #16
 800cf4a:	af00      	add	r7, sp, #0
 800cf4c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cf52:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800cf54:	68fb      	ldr	r3, [r7, #12]
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	685a      	ldr	r2, [r3, #4]
 800cf5a:	68fb      	ldr	r3, [r7, #12]
 800cf5c:	681b      	ldr	r3, [r3, #0]
 800cf5e:	f022 0203 	bic.w	r2, r2, #3
 800cf62:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800cf64:	68fb      	ldr	r3, [r7, #12]
 800cf66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cf68:	f043 0210 	orr.w	r2, r3, #16
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800cf70:	68fb      	ldr	r3, [r7, #12]
 800cf72:	2201      	movs	r2, #1
 800cf74:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800cf78:	68f8      	ldr	r0, [r7, #12]
 800cf7a:	f7f8 fc11 	bl	80057a0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cf7e:	bf00      	nop
 800cf80:	3710      	adds	r7, #16
 800cf82:	46bd      	mov	sp, r7
 800cf84:	bd80      	pop	{r7, pc}

0800cf86 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800cf86:	b580      	push	{r7, lr}
 800cf88:	b084      	sub	sp, #16
 800cf8a:	af00      	add	r7, sp, #0
 800cf8c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cf92:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	2200      	movs	r2, #0
 800cf98:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	2200      	movs	r2, #0
 800cfa0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800cfa2:	68f8      	ldr	r0, [r7, #12]
 800cfa4:	f7f8 fbfc 	bl	80057a0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cfa8:	bf00      	nop
 800cfaa:	3710      	adds	r7, #16
 800cfac:	46bd      	mov	sp, r7
 800cfae:	bd80      	pop	{r7, pc}

0800cfb0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800cfb0:	b580      	push	{r7, lr}
 800cfb2:	b088      	sub	sp, #32
 800cfb4:	af00      	add	r7, sp, #0
 800cfb6:	60f8      	str	r0, [r7, #12]
 800cfb8:	60b9      	str	r1, [r7, #8]
 800cfba:	603b      	str	r3, [r7, #0]
 800cfbc:	4613      	mov	r3, r2
 800cfbe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800cfc0:	f7fa fc34 	bl	800782c <HAL_GetTick>
 800cfc4:	4602      	mov	r2, r0
 800cfc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfc8:	1a9b      	subs	r3, r3, r2
 800cfca:	683a      	ldr	r2, [r7, #0]
 800cfcc:	4413      	add	r3, r2
 800cfce:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800cfd0:	f7fa fc2c 	bl	800782c <HAL_GetTick>
 800cfd4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800cfd6:	4b39      	ldr	r3, [pc, #228]	; (800d0bc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	015b      	lsls	r3, r3, #5
 800cfdc:	0d1b      	lsrs	r3, r3, #20
 800cfde:	69fa      	ldr	r2, [r7, #28]
 800cfe0:	fb02 f303 	mul.w	r3, r2, r3
 800cfe4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800cfe6:	e054      	b.n	800d092 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800cfe8:	683b      	ldr	r3, [r7, #0]
 800cfea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cfee:	d050      	beq.n	800d092 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800cff0:	f7fa fc1c 	bl	800782c <HAL_GetTick>
 800cff4:	4602      	mov	r2, r0
 800cff6:	69bb      	ldr	r3, [r7, #24]
 800cff8:	1ad3      	subs	r3, r2, r3
 800cffa:	69fa      	ldr	r2, [r7, #28]
 800cffc:	429a      	cmp	r2, r3
 800cffe:	d902      	bls.n	800d006 <SPI_WaitFlagStateUntilTimeout+0x56>
 800d000:	69fb      	ldr	r3, [r7, #28]
 800d002:	2b00      	cmp	r3, #0
 800d004:	d13d      	bne.n	800d082 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800d006:	68fb      	ldr	r3, [r7, #12]
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	685a      	ldr	r2, [r3, #4]
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	681b      	ldr	r3, [r3, #0]
 800d010:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800d014:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d016:	68fb      	ldr	r3, [r7, #12]
 800d018:	685b      	ldr	r3, [r3, #4]
 800d01a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d01e:	d111      	bne.n	800d044 <SPI_WaitFlagStateUntilTimeout+0x94>
 800d020:	68fb      	ldr	r3, [r7, #12]
 800d022:	689b      	ldr	r3, [r3, #8]
 800d024:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d028:	d004      	beq.n	800d034 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d02a:	68fb      	ldr	r3, [r7, #12]
 800d02c:	689b      	ldr	r3, [r3, #8]
 800d02e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d032:	d107      	bne.n	800d044 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	681a      	ldr	r2, [r3, #0]
 800d03a:	68fb      	ldr	r3, [r7, #12]
 800d03c:	681b      	ldr	r3, [r3, #0]
 800d03e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d042:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d044:	68fb      	ldr	r3, [r7, #12]
 800d046:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d048:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d04c:	d10f      	bne.n	800d06e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800d04e:	68fb      	ldr	r3, [r7, #12]
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	681a      	ldr	r2, [r3, #0]
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d05c:	601a      	str	r2, [r3, #0]
 800d05e:	68fb      	ldr	r3, [r7, #12]
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	681a      	ldr	r2, [r3, #0]
 800d064:	68fb      	ldr	r3, [r7, #12]
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d06c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800d06e:	68fb      	ldr	r3, [r7, #12]
 800d070:	2201      	movs	r2, #1
 800d072:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d076:	68fb      	ldr	r3, [r7, #12]
 800d078:	2200      	movs	r2, #0
 800d07a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800d07e:	2303      	movs	r3, #3
 800d080:	e017      	b.n	800d0b2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800d082:	697b      	ldr	r3, [r7, #20]
 800d084:	2b00      	cmp	r3, #0
 800d086:	d101      	bne.n	800d08c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800d088:	2300      	movs	r3, #0
 800d08a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800d08c:	697b      	ldr	r3, [r7, #20]
 800d08e:	3b01      	subs	r3, #1
 800d090:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d092:	68fb      	ldr	r3, [r7, #12]
 800d094:	681b      	ldr	r3, [r3, #0]
 800d096:	689a      	ldr	r2, [r3, #8]
 800d098:	68bb      	ldr	r3, [r7, #8]
 800d09a:	4013      	ands	r3, r2
 800d09c:	68ba      	ldr	r2, [r7, #8]
 800d09e:	429a      	cmp	r2, r3
 800d0a0:	bf0c      	ite	eq
 800d0a2:	2301      	moveq	r3, #1
 800d0a4:	2300      	movne	r3, #0
 800d0a6:	b2db      	uxtb	r3, r3
 800d0a8:	461a      	mov	r2, r3
 800d0aa:	79fb      	ldrb	r3, [r7, #7]
 800d0ac:	429a      	cmp	r2, r3
 800d0ae:	d19b      	bne.n	800cfe8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800d0b0:	2300      	movs	r3, #0
}
 800d0b2:	4618      	mov	r0, r3
 800d0b4:	3720      	adds	r7, #32
 800d0b6:	46bd      	mov	sp, r7
 800d0b8:	bd80      	pop	{r7, pc}
 800d0ba:	bf00      	nop
 800d0bc:	20000228 	.word	0x20000228

0800d0c0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800d0c0:	b580      	push	{r7, lr}
 800d0c2:	b08a      	sub	sp, #40	; 0x28
 800d0c4:	af00      	add	r7, sp, #0
 800d0c6:	60f8      	str	r0, [r7, #12]
 800d0c8:	60b9      	str	r1, [r7, #8]
 800d0ca:	607a      	str	r2, [r7, #4]
 800d0cc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800d0ce:	2300      	movs	r3, #0
 800d0d0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800d0d2:	f7fa fbab 	bl	800782c <HAL_GetTick>
 800d0d6:	4602      	mov	r2, r0
 800d0d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d0da:	1a9b      	subs	r3, r3, r2
 800d0dc:	683a      	ldr	r2, [r7, #0]
 800d0de:	4413      	add	r3, r2
 800d0e0:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800d0e2:	f7fa fba3 	bl	800782c <HAL_GetTick>
 800d0e6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800d0e8:	68fb      	ldr	r3, [r7, #12]
 800d0ea:	681b      	ldr	r3, [r3, #0]
 800d0ec:	330c      	adds	r3, #12
 800d0ee:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800d0f0:	4b3d      	ldr	r3, [pc, #244]	; (800d1e8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800d0f2:	681a      	ldr	r2, [r3, #0]
 800d0f4:	4613      	mov	r3, r2
 800d0f6:	009b      	lsls	r3, r3, #2
 800d0f8:	4413      	add	r3, r2
 800d0fa:	00da      	lsls	r2, r3, #3
 800d0fc:	1ad3      	subs	r3, r2, r3
 800d0fe:	0d1b      	lsrs	r3, r3, #20
 800d100:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d102:	fb02 f303 	mul.w	r3, r2, r3
 800d106:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800d108:	e060      	b.n	800d1cc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800d10a:	68bb      	ldr	r3, [r7, #8]
 800d10c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800d110:	d107      	bne.n	800d122 <SPI_WaitFifoStateUntilTimeout+0x62>
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	2b00      	cmp	r3, #0
 800d116:	d104      	bne.n	800d122 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800d118:	69fb      	ldr	r3, [r7, #28]
 800d11a:	781b      	ldrb	r3, [r3, #0]
 800d11c:	b2db      	uxtb	r3, r3
 800d11e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800d120:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800d122:	683b      	ldr	r3, [r7, #0]
 800d124:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d128:	d050      	beq.n	800d1cc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800d12a:	f7fa fb7f 	bl	800782c <HAL_GetTick>
 800d12e:	4602      	mov	r2, r0
 800d130:	6a3b      	ldr	r3, [r7, #32]
 800d132:	1ad3      	subs	r3, r2, r3
 800d134:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d136:	429a      	cmp	r2, r3
 800d138:	d902      	bls.n	800d140 <SPI_WaitFifoStateUntilTimeout+0x80>
 800d13a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d13d      	bne.n	800d1bc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	681b      	ldr	r3, [r3, #0]
 800d144:	685a      	ldr	r2, [r3, #4]
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	681b      	ldr	r3, [r3, #0]
 800d14a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800d14e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d150:	68fb      	ldr	r3, [r7, #12]
 800d152:	685b      	ldr	r3, [r3, #4]
 800d154:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d158:	d111      	bne.n	800d17e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	689b      	ldr	r3, [r3, #8]
 800d15e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d162:	d004      	beq.n	800d16e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d164:	68fb      	ldr	r3, [r7, #12]
 800d166:	689b      	ldr	r3, [r3, #8]
 800d168:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d16c:	d107      	bne.n	800d17e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800d16e:	68fb      	ldr	r3, [r7, #12]
 800d170:	681b      	ldr	r3, [r3, #0]
 800d172:	681a      	ldr	r2, [r3, #0]
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	681b      	ldr	r3, [r3, #0]
 800d178:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d17c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d17e:	68fb      	ldr	r3, [r7, #12]
 800d180:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d182:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d186:	d10f      	bne.n	800d1a8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800d188:	68fb      	ldr	r3, [r7, #12]
 800d18a:	681b      	ldr	r3, [r3, #0]
 800d18c:	681a      	ldr	r2, [r3, #0]
 800d18e:	68fb      	ldr	r3, [r7, #12]
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d196:	601a      	str	r2, [r3, #0]
 800d198:	68fb      	ldr	r3, [r7, #12]
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	681a      	ldr	r2, [r3, #0]
 800d19e:	68fb      	ldr	r3, [r7, #12]
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d1a6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	2201      	movs	r2, #1
 800d1ac:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d1b0:	68fb      	ldr	r3, [r7, #12]
 800d1b2:	2200      	movs	r2, #0
 800d1b4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800d1b8:	2303      	movs	r3, #3
 800d1ba:	e010      	b.n	800d1de <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800d1bc:	69bb      	ldr	r3, [r7, #24]
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d101      	bne.n	800d1c6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800d1c2:	2300      	movs	r3, #0
 800d1c4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800d1c6:	69bb      	ldr	r3, [r7, #24]
 800d1c8:	3b01      	subs	r3, #1
 800d1ca:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800d1cc:	68fb      	ldr	r3, [r7, #12]
 800d1ce:	681b      	ldr	r3, [r3, #0]
 800d1d0:	689a      	ldr	r2, [r3, #8]
 800d1d2:	68bb      	ldr	r3, [r7, #8]
 800d1d4:	4013      	ands	r3, r2
 800d1d6:	687a      	ldr	r2, [r7, #4]
 800d1d8:	429a      	cmp	r2, r3
 800d1da:	d196      	bne.n	800d10a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800d1dc:	2300      	movs	r3, #0
}
 800d1de:	4618      	mov	r0, r3
 800d1e0:	3728      	adds	r7, #40	; 0x28
 800d1e2:	46bd      	mov	sp, r7
 800d1e4:	bd80      	pop	{r7, pc}
 800d1e6:	bf00      	nop
 800d1e8:	20000228 	.word	0x20000228

0800d1ec <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800d1ec:	b580      	push	{r7, lr}
 800d1ee:	b086      	sub	sp, #24
 800d1f0:	af02      	add	r7, sp, #8
 800d1f2:	60f8      	str	r0, [r7, #12]
 800d1f4:	60b9      	str	r1, [r7, #8]
 800d1f6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d1f8:	68fb      	ldr	r3, [r7, #12]
 800d1fa:	685b      	ldr	r3, [r3, #4]
 800d1fc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d200:	d111      	bne.n	800d226 <SPI_EndRxTransaction+0x3a>
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	689b      	ldr	r3, [r3, #8]
 800d206:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d20a:	d004      	beq.n	800d216 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	689b      	ldr	r3, [r3, #8]
 800d210:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d214:	d107      	bne.n	800d226 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800d216:	68fb      	ldr	r3, [r7, #12]
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	681a      	ldr	r2, [r3, #0]
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	681b      	ldr	r3, [r3, #0]
 800d220:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d224:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	9300      	str	r3, [sp, #0]
 800d22a:	68bb      	ldr	r3, [r7, #8]
 800d22c:	2200      	movs	r2, #0
 800d22e:	2180      	movs	r1, #128	; 0x80
 800d230:	68f8      	ldr	r0, [r7, #12]
 800d232:	f7ff febd 	bl	800cfb0 <SPI_WaitFlagStateUntilTimeout>
 800d236:	4603      	mov	r3, r0
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d007      	beq.n	800d24c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d240:	f043 0220 	orr.w	r2, r3, #32
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800d248:	2303      	movs	r3, #3
 800d24a:	e023      	b.n	800d294 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	685b      	ldr	r3, [r3, #4]
 800d250:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d254:	d11d      	bne.n	800d292 <SPI_EndRxTransaction+0xa6>
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	689b      	ldr	r3, [r3, #8]
 800d25a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d25e:	d004      	beq.n	800d26a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d260:	68fb      	ldr	r3, [r7, #12]
 800d262:	689b      	ldr	r3, [r3, #8]
 800d264:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d268:	d113      	bne.n	800d292 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	9300      	str	r3, [sp, #0]
 800d26e:	68bb      	ldr	r3, [r7, #8]
 800d270:	2200      	movs	r2, #0
 800d272:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800d276:	68f8      	ldr	r0, [r7, #12]
 800d278:	f7ff ff22 	bl	800d0c0 <SPI_WaitFifoStateUntilTimeout>
 800d27c:	4603      	mov	r3, r0
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d007      	beq.n	800d292 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d286:	f043 0220 	orr.w	r2, r3, #32
 800d28a:	68fb      	ldr	r3, [r7, #12]
 800d28c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800d28e:	2303      	movs	r3, #3
 800d290:	e000      	b.n	800d294 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800d292:	2300      	movs	r3, #0
}
 800d294:	4618      	mov	r0, r3
 800d296:	3710      	adds	r7, #16
 800d298:	46bd      	mov	sp, r7
 800d29a:	bd80      	pop	{r7, pc}

0800d29c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800d29c:	b580      	push	{r7, lr}
 800d29e:	b086      	sub	sp, #24
 800d2a0:	af02      	add	r7, sp, #8
 800d2a2:	60f8      	str	r0, [r7, #12]
 800d2a4:	60b9      	str	r1, [r7, #8]
 800d2a6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	9300      	str	r3, [sp, #0]
 800d2ac:	68bb      	ldr	r3, [r7, #8]
 800d2ae:	2200      	movs	r2, #0
 800d2b0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800d2b4:	68f8      	ldr	r0, [r7, #12]
 800d2b6:	f7ff ff03 	bl	800d0c0 <SPI_WaitFifoStateUntilTimeout>
 800d2ba:	4603      	mov	r3, r0
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	d007      	beq.n	800d2d0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d2c0:	68fb      	ldr	r3, [r7, #12]
 800d2c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d2c4:	f043 0220 	orr.w	r2, r3, #32
 800d2c8:	68fb      	ldr	r3, [r7, #12]
 800d2ca:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800d2cc:	2303      	movs	r3, #3
 800d2ce:	e027      	b.n	800d320 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	9300      	str	r3, [sp, #0]
 800d2d4:	68bb      	ldr	r3, [r7, #8]
 800d2d6:	2200      	movs	r2, #0
 800d2d8:	2180      	movs	r1, #128	; 0x80
 800d2da:	68f8      	ldr	r0, [r7, #12]
 800d2dc:	f7ff fe68 	bl	800cfb0 <SPI_WaitFlagStateUntilTimeout>
 800d2e0:	4603      	mov	r3, r0
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	d007      	beq.n	800d2f6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d2e6:	68fb      	ldr	r3, [r7, #12]
 800d2e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d2ea:	f043 0220 	orr.w	r2, r3, #32
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800d2f2:	2303      	movs	r3, #3
 800d2f4:	e014      	b.n	800d320 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	9300      	str	r3, [sp, #0]
 800d2fa:	68bb      	ldr	r3, [r7, #8]
 800d2fc:	2200      	movs	r2, #0
 800d2fe:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800d302:	68f8      	ldr	r0, [r7, #12]
 800d304:	f7ff fedc 	bl	800d0c0 <SPI_WaitFifoStateUntilTimeout>
 800d308:	4603      	mov	r3, r0
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d007      	beq.n	800d31e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d312:	f043 0220 	orr.w	r2, r3, #32
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800d31a:	2303      	movs	r3, #3
 800d31c:	e000      	b.n	800d320 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800d31e:	2300      	movs	r3, #0
}
 800d320:	4618      	mov	r0, r3
 800d322:	3710      	adds	r7, #16
 800d324:	46bd      	mov	sp, r7
 800d326:	bd80      	pop	{r7, pc}

0800d328 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d328:	b580      	push	{r7, lr}
 800d32a:	b082      	sub	sp, #8
 800d32c:	af00      	add	r7, sp, #0
 800d32e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	2b00      	cmp	r3, #0
 800d334:	d101      	bne.n	800d33a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d336:	2301      	movs	r3, #1
 800d338:	e049      	b.n	800d3ce <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d340:	b2db      	uxtb	r3, r3
 800d342:	2b00      	cmp	r3, #0
 800d344:	d106      	bne.n	800d354 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	2200      	movs	r2, #0
 800d34a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d34e:	6878      	ldr	r0, [r7, #4]
 800d350:	f7f9 f972 	bl	8006638 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	2202      	movs	r2, #2
 800d358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	681a      	ldr	r2, [r3, #0]
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	3304      	adds	r3, #4
 800d364:	4619      	mov	r1, r3
 800d366:	4610      	mov	r0, r2
 800d368:	f000 fae6 	bl	800d938 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	2201      	movs	r2, #1
 800d370:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	2201      	movs	r2, #1
 800d378:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	2201      	movs	r2, #1
 800d380:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	2201      	movs	r2, #1
 800d388:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	2201      	movs	r2, #1
 800d390:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	2201      	movs	r2, #1
 800d398:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	2201      	movs	r2, #1
 800d3a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	2201      	movs	r2, #1
 800d3a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	2201      	movs	r2, #1
 800d3b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	2201      	movs	r2, #1
 800d3b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	2201      	movs	r2, #1
 800d3c0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	2201      	movs	r2, #1
 800d3c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d3cc:	2300      	movs	r3, #0
}
 800d3ce:	4618      	mov	r0, r3
 800d3d0:	3708      	adds	r7, #8
 800d3d2:	46bd      	mov	sp, r7
 800d3d4:	bd80      	pop	{r7, pc}
	...

0800d3d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d3d8:	b480      	push	{r7}
 800d3da:	b085      	sub	sp, #20
 800d3dc:	af00      	add	r7, sp, #0
 800d3de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d3e6:	b2db      	uxtb	r3, r3
 800d3e8:	2b01      	cmp	r3, #1
 800d3ea:	d001      	beq.n	800d3f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800d3ec:	2301      	movs	r3, #1
 800d3ee:	e04f      	b.n	800d490 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	2202      	movs	r2, #2
 800d3f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	68da      	ldr	r2, [r3, #12]
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	681b      	ldr	r3, [r3, #0]
 800d402:	f042 0201 	orr.w	r2, r2, #1
 800d406:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	681b      	ldr	r3, [r3, #0]
 800d40c:	4a23      	ldr	r2, [pc, #140]	; (800d49c <HAL_TIM_Base_Start_IT+0xc4>)
 800d40e:	4293      	cmp	r3, r2
 800d410:	d01d      	beq.n	800d44e <HAL_TIM_Base_Start_IT+0x76>
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d41a:	d018      	beq.n	800d44e <HAL_TIM_Base_Start_IT+0x76>
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	681b      	ldr	r3, [r3, #0]
 800d420:	4a1f      	ldr	r2, [pc, #124]	; (800d4a0 <HAL_TIM_Base_Start_IT+0xc8>)
 800d422:	4293      	cmp	r3, r2
 800d424:	d013      	beq.n	800d44e <HAL_TIM_Base_Start_IT+0x76>
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	4a1e      	ldr	r2, [pc, #120]	; (800d4a4 <HAL_TIM_Base_Start_IT+0xcc>)
 800d42c:	4293      	cmp	r3, r2
 800d42e:	d00e      	beq.n	800d44e <HAL_TIM_Base_Start_IT+0x76>
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	4a1c      	ldr	r2, [pc, #112]	; (800d4a8 <HAL_TIM_Base_Start_IT+0xd0>)
 800d436:	4293      	cmp	r3, r2
 800d438:	d009      	beq.n	800d44e <HAL_TIM_Base_Start_IT+0x76>
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	681b      	ldr	r3, [r3, #0]
 800d43e:	4a1b      	ldr	r2, [pc, #108]	; (800d4ac <HAL_TIM_Base_Start_IT+0xd4>)
 800d440:	4293      	cmp	r3, r2
 800d442:	d004      	beq.n	800d44e <HAL_TIM_Base_Start_IT+0x76>
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	4a19      	ldr	r2, [pc, #100]	; (800d4b0 <HAL_TIM_Base_Start_IT+0xd8>)
 800d44a:	4293      	cmp	r3, r2
 800d44c:	d115      	bne.n	800d47a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	681b      	ldr	r3, [r3, #0]
 800d452:	689a      	ldr	r2, [r3, #8]
 800d454:	4b17      	ldr	r3, [pc, #92]	; (800d4b4 <HAL_TIM_Base_Start_IT+0xdc>)
 800d456:	4013      	ands	r3, r2
 800d458:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	2b06      	cmp	r3, #6
 800d45e:	d015      	beq.n	800d48c <HAL_TIM_Base_Start_IT+0xb4>
 800d460:	68fb      	ldr	r3, [r7, #12]
 800d462:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d466:	d011      	beq.n	800d48c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	681b      	ldr	r3, [r3, #0]
 800d46c:	681a      	ldr	r2, [r3, #0]
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	f042 0201 	orr.w	r2, r2, #1
 800d476:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d478:	e008      	b.n	800d48c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	681a      	ldr	r2, [r3, #0]
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	f042 0201 	orr.w	r2, r2, #1
 800d488:	601a      	str	r2, [r3, #0]
 800d48a:	e000      	b.n	800d48e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d48c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d48e:	2300      	movs	r3, #0
}
 800d490:	4618      	mov	r0, r3
 800d492:	3714      	adds	r7, #20
 800d494:	46bd      	mov	sp, r7
 800d496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d49a:	4770      	bx	lr
 800d49c:	40012c00 	.word	0x40012c00
 800d4a0:	40000400 	.word	0x40000400
 800d4a4:	40000800 	.word	0x40000800
 800d4a8:	40000c00 	.word	0x40000c00
 800d4ac:	40013400 	.word	0x40013400
 800d4b0:	40014000 	.word	0x40014000
 800d4b4:	00010007 	.word	0x00010007

0800d4b8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800d4b8:	b480      	push	{r7}
 800d4ba:	b083      	sub	sp, #12
 800d4bc:	af00      	add	r7, sp, #0
 800d4be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	68da      	ldr	r2, [r3, #12]
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	f022 0201 	bic.w	r2, r2, #1
 800d4ce:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	681b      	ldr	r3, [r3, #0]
 800d4d4:	6a1a      	ldr	r2, [r3, #32]
 800d4d6:	f241 1311 	movw	r3, #4369	; 0x1111
 800d4da:	4013      	ands	r3, r2
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d10f      	bne.n	800d500 <HAL_TIM_Base_Stop_IT+0x48>
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	6a1a      	ldr	r2, [r3, #32]
 800d4e6:	f240 4344 	movw	r3, #1092	; 0x444
 800d4ea:	4013      	ands	r3, r2
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d107      	bne.n	800d500 <HAL_TIM_Base_Stop_IT+0x48>
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	681a      	ldr	r2, [r3, #0]
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	f022 0201 	bic.w	r2, r2, #1
 800d4fe:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	2201      	movs	r2, #1
 800d504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800d508:	2300      	movs	r3, #0
}
 800d50a:	4618      	mov	r0, r3
 800d50c:	370c      	adds	r7, #12
 800d50e:	46bd      	mov	sp, r7
 800d510:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d514:	4770      	bx	lr

0800d516 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d516:	b580      	push	{r7, lr}
 800d518:	b082      	sub	sp, #8
 800d51a:	af00      	add	r7, sp, #0
 800d51c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	681b      	ldr	r3, [r3, #0]
 800d522:	691b      	ldr	r3, [r3, #16]
 800d524:	f003 0302 	and.w	r3, r3, #2
 800d528:	2b02      	cmp	r3, #2
 800d52a:	d122      	bne.n	800d572 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	68db      	ldr	r3, [r3, #12]
 800d532:	f003 0302 	and.w	r3, r3, #2
 800d536:	2b02      	cmp	r3, #2
 800d538:	d11b      	bne.n	800d572 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	f06f 0202 	mvn.w	r2, #2
 800d542:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	2201      	movs	r2, #1
 800d548:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	699b      	ldr	r3, [r3, #24]
 800d550:	f003 0303 	and.w	r3, r3, #3
 800d554:	2b00      	cmp	r3, #0
 800d556:	d003      	beq.n	800d560 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d558:	6878      	ldr	r0, [r7, #4]
 800d55a:	f000 f9ce 	bl	800d8fa <HAL_TIM_IC_CaptureCallback>
 800d55e:	e005      	b.n	800d56c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d560:	6878      	ldr	r0, [r7, #4]
 800d562:	f000 f9c0 	bl	800d8e6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d566:	6878      	ldr	r0, [r7, #4]
 800d568:	f000 f9d1 	bl	800d90e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	2200      	movs	r2, #0
 800d570:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	691b      	ldr	r3, [r3, #16]
 800d578:	f003 0304 	and.w	r3, r3, #4
 800d57c:	2b04      	cmp	r3, #4
 800d57e:	d122      	bne.n	800d5c6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	68db      	ldr	r3, [r3, #12]
 800d586:	f003 0304 	and.w	r3, r3, #4
 800d58a:	2b04      	cmp	r3, #4
 800d58c:	d11b      	bne.n	800d5c6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	681b      	ldr	r3, [r3, #0]
 800d592:	f06f 0204 	mvn.w	r2, #4
 800d596:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	2202      	movs	r2, #2
 800d59c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	681b      	ldr	r3, [r3, #0]
 800d5a2:	699b      	ldr	r3, [r3, #24]
 800d5a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	d003      	beq.n	800d5b4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d5ac:	6878      	ldr	r0, [r7, #4]
 800d5ae:	f000 f9a4 	bl	800d8fa <HAL_TIM_IC_CaptureCallback>
 800d5b2:	e005      	b.n	800d5c0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d5b4:	6878      	ldr	r0, [r7, #4]
 800d5b6:	f000 f996 	bl	800d8e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d5ba:	6878      	ldr	r0, [r7, #4]
 800d5bc:	f000 f9a7 	bl	800d90e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	2200      	movs	r2, #0
 800d5c4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	681b      	ldr	r3, [r3, #0]
 800d5ca:	691b      	ldr	r3, [r3, #16]
 800d5cc:	f003 0308 	and.w	r3, r3, #8
 800d5d0:	2b08      	cmp	r3, #8
 800d5d2:	d122      	bne.n	800d61a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	681b      	ldr	r3, [r3, #0]
 800d5d8:	68db      	ldr	r3, [r3, #12]
 800d5da:	f003 0308 	and.w	r3, r3, #8
 800d5de:	2b08      	cmp	r3, #8
 800d5e0:	d11b      	bne.n	800d61a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	681b      	ldr	r3, [r3, #0]
 800d5e6:	f06f 0208 	mvn.w	r2, #8
 800d5ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	2204      	movs	r2, #4
 800d5f0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	69db      	ldr	r3, [r3, #28]
 800d5f8:	f003 0303 	and.w	r3, r3, #3
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d003      	beq.n	800d608 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d600:	6878      	ldr	r0, [r7, #4]
 800d602:	f000 f97a 	bl	800d8fa <HAL_TIM_IC_CaptureCallback>
 800d606:	e005      	b.n	800d614 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d608:	6878      	ldr	r0, [r7, #4]
 800d60a:	f000 f96c 	bl	800d8e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d60e:	6878      	ldr	r0, [r7, #4]
 800d610:	f000 f97d 	bl	800d90e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	2200      	movs	r2, #0
 800d618:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	681b      	ldr	r3, [r3, #0]
 800d61e:	691b      	ldr	r3, [r3, #16]
 800d620:	f003 0310 	and.w	r3, r3, #16
 800d624:	2b10      	cmp	r3, #16
 800d626:	d122      	bne.n	800d66e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	68db      	ldr	r3, [r3, #12]
 800d62e:	f003 0310 	and.w	r3, r3, #16
 800d632:	2b10      	cmp	r3, #16
 800d634:	d11b      	bne.n	800d66e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	f06f 0210 	mvn.w	r2, #16
 800d63e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	2208      	movs	r2, #8
 800d644:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	681b      	ldr	r3, [r3, #0]
 800d64a:	69db      	ldr	r3, [r3, #28]
 800d64c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d650:	2b00      	cmp	r3, #0
 800d652:	d003      	beq.n	800d65c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d654:	6878      	ldr	r0, [r7, #4]
 800d656:	f000 f950 	bl	800d8fa <HAL_TIM_IC_CaptureCallback>
 800d65a:	e005      	b.n	800d668 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d65c:	6878      	ldr	r0, [r7, #4]
 800d65e:	f000 f942 	bl	800d8e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d662:	6878      	ldr	r0, [r7, #4]
 800d664:	f000 f953 	bl	800d90e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	2200      	movs	r2, #0
 800d66c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	681b      	ldr	r3, [r3, #0]
 800d672:	691b      	ldr	r3, [r3, #16]
 800d674:	f003 0301 	and.w	r3, r3, #1
 800d678:	2b01      	cmp	r3, #1
 800d67a:	d10e      	bne.n	800d69a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	68db      	ldr	r3, [r3, #12]
 800d682:	f003 0301 	and.w	r3, r3, #1
 800d686:	2b01      	cmp	r3, #1
 800d688:	d107      	bne.n	800d69a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	681b      	ldr	r3, [r3, #0]
 800d68e:	f06f 0201 	mvn.w	r2, #1
 800d692:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d694:	6878      	ldr	r0, [r7, #4]
 800d696:	f7f7 fb8f 	bl	8004db8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	691b      	ldr	r3, [r3, #16]
 800d6a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d6a4:	2b80      	cmp	r3, #128	; 0x80
 800d6a6:	d10e      	bne.n	800d6c6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	681b      	ldr	r3, [r3, #0]
 800d6ac:	68db      	ldr	r3, [r3, #12]
 800d6ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d6b2:	2b80      	cmp	r3, #128	; 0x80
 800d6b4:	d107      	bne.n	800d6c6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800d6be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d6c0:	6878      	ldr	r0, [r7, #4]
 800d6c2:	f000 faff 	bl	800dcc4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	681b      	ldr	r3, [r3, #0]
 800d6ca:	691b      	ldr	r3, [r3, #16]
 800d6cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d6d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d6d4:	d10e      	bne.n	800d6f4 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	681b      	ldr	r3, [r3, #0]
 800d6da:	68db      	ldr	r3, [r3, #12]
 800d6dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d6e0:	2b80      	cmp	r3, #128	; 0x80
 800d6e2:	d107      	bne.n	800d6f4 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	681b      	ldr	r3, [r3, #0]
 800d6e8:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800d6ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800d6ee:	6878      	ldr	r0, [r7, #4]
 800d6f0:	f000 faf2 	bl	800dcd8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	691b      	ldr	r3, [r3, #16]
 800d6fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d6fe:	2b40      	cmp	r3, #64	; 0x40
 800d700:	d10e      	bne.n	800d720 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	681b      	ldr	r3, [r3, #0]
 800d706:	68db      	ldr	r3, [r3, #12]
 800d708:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d70c:	2b40      	cmp	r3, #64	; 0x40
 800d70e:	d107      	bne.n	800d720 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	681b      	ldr	r3, [r3, #0]
 800d714:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800d718:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d71a:	6878      	ldr	r0, [r7, #4]
 800d71c:	f000 f901 	bl	800d922 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	681b      	ldr	r3, [r3, #0]
 800d724:	691b      	ldr	r3, [r3, #16]
 800d726:	f003 0320 	and.w	r3, r3, #32
 800d72a:	2b20      	cmp	r3, #32
 800d72c:	d10e      	bne.n	800d74c <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	681b      	ldr	r3, [r3, #0]
 800d732:	68db      	ldr	r3, [r3, #12]
 800d734:	f003 0320 	and.w	r3, r3, #32
 800d738:	2b20      	cmp	r3, #32
 800d73a:	d107      	bne.n	800d74c <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	681b      	ldr	r3, [r3, #0]
 800d740:	f06f 0220 	mvn.w	r2, #32
 800d744:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d746:	6878      	ldr	r0, [r7, #4]
 800d748:	f000 fab2 	bl	800dcb0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d74c:	bf00      	nop
 800d74e:	3708      	adds	r7, #8
 800d750:	46bd      	mov	sp, r7
 800d752:	bd80      	pop	{r7, pc}

0800d754 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d754:	b580      	push	{r7, lr}
 800d756:	b084      	sub	sp, #16
 800d758:	af00      	add	r7, sp, #0
 800d75a:	6078      	str	r0, [r7, #4]
 800d75c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d75e:	2300      	movs	r3, #0
 800d760:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d768:	2b01      	cmp	r3, #1
 800d76a:	d101      	bne.n	800d770 <HAL_TIM_ConfigClockSource+0x1c>
 800d76c:	2302      	movs	r3, #2
 800d76e:	e0b6      	b.n	800d8de <HAL_TIM_ConfigClockSource+0x18a>
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	2201      	movs	r2, #1
 800d774:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	2202      	movs	r2, #2
 800d77c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	681b      	ldr	r3, [r3, #0]
 800d784:	689b      	ldr	r3, [r3, #8]
 800d786:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d788:	68bb      	ldr	r3, [r7, #8]
 800d78a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d78e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800d792:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d794:	68bb      	ldr	r3, [r7, #8]
 800d796:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d79a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	681b      	ldr	r3, [r3, #0]
 800d7a0:	68ba      	ldr	r2, [r7, #8]
 800d7a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d7a4:	683b      	ldr	r3, [r7, #0]
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d7ac:	d03e      	beq.n	800d82c <HAL_TIM_ConfigClockSource+0xd8>
 800d7ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d7b2:	f200 8087 	bhi.w	800d8c4 <HAL_TIM_ConfigClockSource+0x170>
 800d7b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d7ba:	f000 8086 	beq.w	800d8ca <HAL_TIM_ConfigClockSource+0x176>
 800d7be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d7c2:	d87f      	bhi.n	800d8c4 <HAL_TIM_ConfigClockSource+0x170>
 800d7c4:	2b70      	cmp	r3, #112	; 0x70
 800d7c6:	d01a      	beq.n	800d7fe <HAL_TIM_ConfigClockSource+0xaa>
 800d7c8:	2b70      	cmp	r3, #112	; 0x70
 800d7ca:	d87b      	bhi.n	800d8c4 <HAL_TIM_ConfigClockSource+0x170>
 800d7cc:	2b60      	cmp	r3, #96	; 0x60
 800d7ce:	d050      	beq.n	800d872 <HAL_TIM_ConfigClockSource+0x11e>
 800d7d0:	2b60      	cmp	r3, #96	; 0x60
 800d7d2:	d877      	bhi.n	800d8c4 <HAL_TIM_ConfigClockSource+0x170>
 800d7d4:	2b50      	cmp	r3, #80	; 0x50
 800d7d6:	d03c      	beq.n	800d852 <HAL_TIM_ConfigClockSource+0xfe>
 800d7d8:	2b50      	cmp	r3, #80	; 0x50
 800d7da:	d873      	bhi.n	800d8c4 <HAL_TIM_ConfigClockSource+0x170>
 800d7dc:	2b40      	cmp	r3, #64	; 0x40
 800d7de:	d058      	beq.n	800d892 <HAL_TIM_ConfigClockSource+0x13e>
 800d7e0:	2b40      	cmp	r3, #64	; 0x40
 800d7e2:	d86f      	bhi.n	800d8c4 <HAL_TIM_ConfigClockSource+0x170>
 800d7e4:	2b30      	cmp	r3, #48	; 0x30
 800d7e6:	d064      	beq.n	800d8b2 <HAL_TIM_ConfigClockSource+0x15e>
 800d7e8:	2b30      	cmp	r3, #48	; 0x30
 800d7ea:	d86b      	bhi.n	800d8c4 <HAL_TIM_ConfigClockSource+0x170>
 800d7ec:	2b20      	cmp	r3, #32
 800d7ee:	d060      	beq.n	800d8b2 <HAL_TIM_ConfigClockSource+0x15e>
 800d7f0:	2b20      	cmp	r3, #32
 800d7f2:	d867      	bhi.n	800d8c4 <HAL_TIM_ConfigClockSource+0x170>
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	d05c      	beq.n	800d8b2 <HAL_TIM_ConfigClockSource+0x15e>
 800d7f8:	2b10      	cmp	r3, #16
 800d7fa:	d05a      	beq.n	800d8b2 <HAL_TIM_ConfigClockSource+0x15e>
 800d7fc:	e062      	b.n	800d8c4 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	6818      	ldr	r0, [r3, #0]
 800d802:	683b      	ldr	r3, [r7, #0]
 800d804:	6899      	ldr	r1, [r3, #8]
 800d806:	683b      	ldr	r3, [r7, #0]
 800d808:	685a      	ldr	r2, [r3, #4]
 800d80a:	683b      	ldr	r3, [r7, #0]
 800d80c:	68db      	ldr	r3, [r3, #12]
 800d80e:	f000 f9a7 	bl	800db60 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	681b      	ldr	r3, [r3, #0]
 800d816:	689b      	ldr	r3, [r3, #8]
 800d818:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d81a:	68bb      	ldr	r3, [r7, #8]
 800d81c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800d820:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	681b      	ldr	r3, [r3, #0]
 800d826:	68ba      	ldr	r2, [r7, #8]
 800d828:	609a      	str	r2, [r3, #8]
      break;
 800d82a:	e04f      	b.n	800d8cc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	6818      	ldr	r0, [r3, #0]
 800d830:	683b      	ldr	r3, [r7, #0]
 800d832:	6899      	ldr	r1, [r3, #8]
 800d834:	683b      	ldr	r3, [r7, #0]
 800d836:	685a      	ldr	r2, [r3, #4]
 800d838:	683b      	ldr	r3, [r7, #0]
 800d83a:	68db      	ldr	r3, [r3, #12]
 800d83c:	f000 f990 	bl	800db60 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	681b      	ldr	r3, [r3, #0]
 800d844:	689a      	ldr	r2, [r3, #8]
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	681b      	ldr	r3, [r3, #0]
 800d84a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d84e:	609a      	str	r2, [r3, #8]
      break;
 800d850:	e03c      	b.n	800d8cc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	6818      	ldr	r0, [r3, #0]
 800d856:	683b      	ldr	r3, [r7, #0]
 800d858:	6859      	ldr	r1, [r3, #4]
 800d85a:	683b      	ldr	r3, [r7, #0]
 800d85c:	68db      	ldr	r3, [r3, #12]
 800d85e:	461a      	mov	r2, r3
 800d860:	f000 f904 	bl	800da6c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	681b      	ldr	r3, [r3, #0]
 800d868:	2150      	movs	r1, #80	; 0x50
 800d86a:	4618      	mov	r0, r3
 800d86c:	f000 f95d 	bl	800db2a <TIM_ITRx_SetConfig>
      break;
 800d870:	e02c      	b.n	800d8cc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	6818      	ldr	r0, [r3, #0]
 800d876:	683b      	ldr	r3, [r7, #0]
 800d878:	6859      	ldr	r1, [r3, #4]
 800d87a:	683b      	ldr	r3, [r7, #0]
 800d87c:	68db      	ldr	r3, [r3, #12]
 800d87e:	461a      	mov	r2, r3
 800d880:	f000 f923 	bl	800daca <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	2160      	movs	r1, #96	; 0x60
 800d88a:	4618      	mov	r0, r3
 800d88c:	f000 f94d 	bl	800db2a <TIM_ITRx_SetConfig>
      break;
 800d890:	e01c      	b.n	800d8cc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	6818      	ldr	r0, [r3, #0]
 800d896:	683b      	ldr	r3, [r7, #0]
 800d898:	6859      	ldr	r1, [r3, #4]
 800d89a:	683b      	ldr	r3, [r7, #0]
 800d89c:	68db      	ldr	r3, [r3, #12]
 800d89e:	461a      	mov	r2, r3
 800d8a0:	f000 f8e4 	bl	800da6c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	681b      	ldr	r3, [r3, #0]
 800d8a8:	2140      	movs	r1, #64	; 0x40
 800d8aa:	4618      	mov	r0, r3
 800d8ac:	f000 f93d 	bl	800db2a <TIM_ITRx_SetConfig>
      break;
 800d8b0:	e00c      	b.n	800d8cc <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	681a      	ldr	r2, [r3, #0]
 800d8b6:	683b      	ldr	r3, [r7, #0]
 800d8b8:	681b      	ldr	r3, [r3, #0]
 800d8ba:	4619      	mov	r1, r3
 800d8bc:	4610      	mov	r0, r2
 800d8be:	f000 f934 	bl	800db2a <TIM_ITRx_SetConfig>
      break;
 800d8c2:	e003      	b.n	800d8cc <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800d8c4:	2301      	movs	r3, #1
 800d8c6:	73fb      	strb	r3, [r7, #15]
      break;
 800d8c8:	e000      	b.n	800d8cc <HAL_TIM_ConfigClockSource+0x178>
      break;
 800d8ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	2201      	movs	r2, #1
 800d8d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	2200      	movs	r2, #0
 800d8d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800d8dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8de:	4618      	mov	r0, r3
 800d8e0:	3710      	adds	r7, #16
 800d8e2:	46bd      	mov	sp, r7
 800d8e4:	bd80      	pop	{r7, pc}

0800d8e6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d8e6:	b480      	push	{r7}
 800d8e8:	b083      	sub	sp, #12
 800d8ea:	af00      	add	r7, sp, #0
 800d8ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d8ee:	bf00      	nop
 800d8f0:	370c      	adds	r7, #12
 800d8f2:	46bd      	mov	sp, r7
 800d8f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8f8:	4770      	bx	lr

0800d8fa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d8fa:	b480      	push	{r7}
 800d8fc:	b083      	sub	sp, #12
 800d8fe:	af00      	add	r7, sp, #0
 800d900:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d902:	bf00      	nop
 800d904:	370c      	adds	r7, #12
 800d906:	46bd      	mov	sp, r7
 800d908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d90c:	4770      	bx	lr

0800d90e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d90e:	b480      	push	{r7}
 800d910:	b083      	sub	sp, #12
 800d912:	af00      	add	r7, sp, #0
 800d914:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d916:	bf00      	nop
 800d918:	370c      	adds	r7, #12
 800d91a:	46bd      	mov	sp, r7
 800d91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d920:	4770      	bx	lr

0800d922 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d922:	b480      	push	{r7}
 800d924:	b083      	sub	sp, #12
 800d926:	af00      	add	r7, sp, #0
 800d928:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d92a:	bf00      	nop
 800d92c:	370c      	adds	r7, #12
 800d92e:	46bd      	mov	sp, r7
 800d930:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d934:	4770      	bx	lr
	...

0800d938 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d938:	b480      	push	{r7}
 800d93a:	b085      	sub	sp, #20
 800d93c:	af00      	add	r7, sp, #0
 800d93e:	6078      	str	r0, [r7, #4]
 800d940:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	681b      	ldr	r3, [r3, #0]
 800d946:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	4a40      	ldr	r2, [pc, #256]	; (800da4c <TIM_Base_SetConfig+0x114>)
 800d94c:	4293      	cmp	r3, r2
 800d94e:	d013      	beq.n	800d978 <TIM_Base_SetConfig+0x40>
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d956:	d00f      	beq.n	800d978 <TIM_Base_SetConfig+0x40>
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	4a3d      	ldr	r2, [pc, #244]	; (800da50 <TIM_Base_SetConfig+0x118>)
 800d95c:	4293      	cmp	r3, r2
 800d95e:	d00b      	beq.n	800d978 <TIM_Base_SetConfig+0x40>
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	4a3c      	ldr	r2, [pc, #240]	; (800da54 <TIM_Base_SetConfig+0x11c>)
 800d964:	4293      	cmp	r3, r2
 800d966:	d007      	beq.n	800d978 <TIM_Base_SetConfig+0x40>
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	4a3b      	ldr	r2, [pc, #236]	; (800da58 <TIM_Base_SetConfig+0x120>)
 800d96c:	4293      	cmp	r3, r2
 800d96e:	d003      	beq.n	800d978 <TIM_Base_SetConfig+0x40>
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	4a3a      	ldr	r2, [pc, #232]	; (800da5c <TIM_Base_SetConfig+0x124>)
 800d974:	4293      	cmp	r3, r2
 800d976:	d108      	bne.n	800d98a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d978:	68fb      	ldr	r3, [r7, #12]
 800d97a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d97e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d980:	683b      	ldr	r3, [r7, #0]
 800d982:	685b      	ldr	r3, [r3, #4]
 800d984:	68fa      	ldr	r2, [r7, #12]
 800d986:	4313      	orrs	r3, r2
 800d988:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	4a2f      	ldr	r2, [pc, #188]	; (800da4c <TIM_Base_SetConfig+0x114>)
 800d98e:	4293      	cmp	r3, r2
 800d990:	d01f      	beq.n	800d9d2 <TIM_Base_SetConfig+0x9a>
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d998:	d01b      	beq.n	800d9d2 <TIM_Base_SetConfig+0x9a>
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	4a2c      	ldr	r2, [pc, #176]	; (800da50 <TIM_Base_SetConfig+0x118>)
 800d99e:	4293      	cmp	r3, r2
 800d9a0:	d017      	beq.n	800d9d2 <TIM_Base_SetConfig+0x9a>
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	4a2b      	ldr	r2, [pc, #172]	; (800da54 <TIM_Base_SetConfig+0x11c>)
 800d9a6:	4293      	cmp	r3, r2
 800d9a8:	d013      	beq.n	800d9d2 <TIM_Base_SetConfig+0x9a>
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	4a2a      	ldr	r2, [pc, #168]	; (800da58 <TIM_Base_SetConfig+0x120>)
 800d9ae:	4293      	cmp	r3, r2
 800d9b0:	d00f      	beq.n	800d9d2 <TIM_Base_SetConfig+0x9a>
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	4a29      	ldr	r2, [pc, #164]	; (800da5c <TIM_Base_SetConfig+0x124>)
 800d9b6:	4293      	cmp	r3, r2
 800d9b8:	d00b      	beq.n	800d9d2 <TIM_Base_SetConfig+0x9a>
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	4a28      	ldr	r2, [pc, #160]	; (800da60 <TIM_Base_SetConfig+0x128>)
 800d9be:	4293      	cmp	r3, r2
 800d9c0:	d007      	beq.n	800d9d2 <TIM_Base_SetConfig+0x9a>
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	4a27      	ldr	r2, [pc, #156]	; (800da64 <TIM_Base_SetConfig+0x12c>)
 800d9c6:	4293      	cmp	r3, r2
 800d9c8:	d003      	beq.n	800d9d2 <TIM_Base_SetConfig+0x9a>
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	4a26      	ldr	r2, [pc, #152]	; (800da68 <TIM_Base_SetConfig+0x130>)
 800d9ce:	4293      	cmp	r3, r2
 800d9d0:	d108      	bne.n	800d9e4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d9d2:	68fb      	ldr	r3, [r7, #12]
 800d9d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d9d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d9da:	683b      	ldr	r3, [r7, #0]
 800d9dc:	68db      	ldr	r3, [r3, #12]
 800d9de:	68fa      	ldr	r2, [r7, #12]
 800d9e0:	4313      	orrs	r3, r2
 800d9e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d9e4:	68fb      	ldr	r3, [r7, #12]
 800d9e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d9ea:	683b      	ldr	r3, [r7, #0]
 800d9ec:	695b      	ldr	r3, [r3, #20]
 800d9ee:	4313      	orrs	r3, r2
 800d9f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	68fa      	ldr	r2, [r7, #12]
 800d9f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d9f8:	683b      	ldr	r3, [r7, #0]
 800d9fa:	689a      	ldr	r2, [r3, #8]
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800da00:	683b      	ldr	r3, [r7, #0]
 800da02:	681a      	ldr	r2, [r3, #0]
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	4a10      	ldr	r2, [pc, #64]	; (800da4c <TIM_Base_SetConfig+0x114>)
 800da0c:	4293      	cmp	r3, r2
 800da0e:	d00f      	beq.n	800da30 <TIM_Base_SetConfig+0xf8>
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	4a12      	ldr	r2, [pc, #72]	; (800da5c <TIM_Base_SetConfig+0x124>)
 800da14:	4293      	cmp	r3, r2
 800da16:	d00b      	beq.n	800da30 <TIM_Base_SetConfig+0xf8>
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	4a11      	ldr	r2, [pc, #68]	; (800da60 <TIM_Base_SetConfig+0x128>)
 800da1c:	4293      	cmp	r3, r2
 800da1e:	d007      	beq.n	800da30 <TIM_Base_SetConfig+0xf8>
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	4a10      	ldr	r2, [pc, #64]	; (800da64 <TIM_Base_SetConfig+0x12c>)
 800da24:	4293      	cmp	r3, r2
 800da26:	d003      	beq.n	800da30 <TIM_Base_SetConfig+0xf8>
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	4a0f      	ldr	r2, [pc, #60]	; (800da68 <TIM_Base_SetConfig+0x130>)
 800da2c:	4293      	cmp	r3, r2
 800da2e:	d103      	bne.n	800da38 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800da30:	683b      	ldr	r3, [r7, #0]
 800da32:	691a      	ldr	r2, [r3, #16]
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	2201      	movs	r2, #1
 800da3c:	615a      	str	r2, [r3, #20]
}
 800da3e:	bf00      	nop
 800da40:	3714      	adds	r7, #20
 800da42:	46bd      	mov	sp, r7
 800da44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da48:	4770      	bx	lr
 800da4a:	bf00      	nop
 800da4c:	40012c00 	.word	0x40012c00
 800da50:	40000400 	.word	0x40000400
 800da54:	40000800 	.word	0x40000800
 800da58:	40000c00 	.word	0x40000c00
 800da5c:	40013400 	.word	0x40013400
 800da60:	40014000 	.word	0x40014000
 800da64:	40014400 	.word	0x40014400
 800da68:	40014800 	.word	0x40014800

0800da6c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800da6c:	b480      	push	{r7}
 800da6e:	b087      	sub	sp, #28
 800da70:	af00      	add	r7, sp, #0
 800da72:	60f8      	str	r0, [r7, #12]
 800da74:	60b9      	str	r1, [r7, #8]
 800da76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800da78:	68fb      	ldr	r3, [r7, #12]
 800da7a:	6a1b      	ldr	r3, [r3, #32]
 800da7c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800da7e:	68fb      	ldr	r3, [r7, #12]
 800da80:	6a1b      	ldr	r3, [r3, #32]
 800da82:	f023 0201 	bic.w	r2, r3, #1
 800da86:	68fb      	ldr	r3, [r7, #12]
 800da88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800da8a:	68fb      	ldr	r3, [r7, #12]
 800da8c:	699b      	ldr	r3, [r3, #24]
 800da8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800da90:	693b      	ldr	r3, [r7, #16]
 800da92:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800da96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	011b      	lsls	r3, r3, #4
 800da9c:	693a      	ldr	r2, [r7, #16]
 800da9e:	4313      	orrs	r3, r2
 800daa0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800daa2:	697b      	ldr	r3, [r7, #20]
 800daa4:	f023 030a 	bic.w	r3, r3, #10
 800daa8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800daaa:	697a      	ldr	r2, [r7, #20]
 800daac:	68bb      	ldr	r3, [r7, #8]
 800daae:	4313      	orrs	r3, r2
 800dab0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800dab2:	68fb      	ldr	r3, [r7, #12]
 800dab4:	693a      	ldr	r2, [r7, #16]
 800dab6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	697a      	ldr	r2, [r7, #20]
 800dabc:	621a      	str	r2, [r3, #32]
}
 800dabe:	bf00      	nop
 800dac0:	371c      	adds	r7, #28
 800dac2:	46bd      	mov	sp, r7
 800dac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dac8:	4770      	bx	lr

0800daca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800daca:	b480      	push	{r7}
 800dacc:	b087      	sub	sp, #28
 800dace:	af00      	add	r7, sp, #0
 800dad0:	60f8      	str	r0, [r7, #12]
 800dad2:	60b9      	str	r1, [r7, #8]
 800dad4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800dad6:	68fb      	ldr	r3, [r7, #12]
 800dad8:	6a1b      	ldr	r3, [r3, #32]
 800dada:	f023 0210 	bic.w	r2, r3, #16
 800dade:	68fb      	ldr	r3, [r7, #12]
 800dae0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800dae2:	68fb      	ldr	r3, [r7, #12]
 800dae4:	699b      	ldr	r3, [r3, #24]
 800dae6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800dae8:	68fb      	ldr	r3, [r7, #12]
 800daea:	6a1b      	ldr	r3, [r3, #32]
 800daec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800daee:	697b      	ldr	r3, [r7, #20]
 800daf0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800daf4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	031b      	lsls	r3, r3, #12
 800dafa:	697a      	ldr	r2, [r7, #20]
 800dafc:	4313      	orrs	r3, r2
 800dafe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800db00:	693b      	ldr	r3, [r7, #16]
 800db02:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800db06:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800db08:	68bb      	ldr	r3, [r7, #8]
 800db0a:	011b      	lsls	r3, r3, #4
 800db0c:	693a      	ldr	r2, [r7, #16]
 800db0e:	4313      	orrs	r3, r2
 800db10:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800db12:	68fb      	ldr	r3, [r7, #12]
 800db14:	697a      	ldr	r2, [r7, #20]
 800db16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800db18:	68fb      	ldr	r3, [r7, #12]
 800db1a:	693a      	ldr	r2, [r7, #16]
 800db1c:	621a      	str	r2, [r3, #32]
}
 800db1e:	bf00      	nop
 800db20:	371c      	adds	r7, #28
 800db22:	46bd      	mov	sp, r7
 800db24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db28:	4770      	bx	lr

0800db2a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800db2a:	b480      	push	{r7}
 800db2c:	b085      	sub	sp, #20
 800db2e:	af00      	add	r7, sp, #0
 800db30:	6078      	str	r0, [r7, #4]
 800db32:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	689b      	ldr	r3, [r3, #8]
 800db38:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800db40:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800db42:	683a      	ldr	r2, [r7, #0]
 800db44:	68fb      	ldr	r3, [r7, #12]
 800db46:	4313      	orrs	r3, r2
 800db48:	f043 0307 	orr.w	r3, r3, #7
 800db4c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	68fa      	ldr	r2, [r7, #12]
 800db52:	609a      	str	r2, [r3, #8]
}
 800db54:	bf00      	nop
 800db56:	3714      	adds	r7, #20
 800db58:	46bd      	mov	sp, r7
 800db5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db5e:	4770      	bx	lr

0800db60 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800db60:	b480      	push	{r7}
 800db62:	b087      	sub	sp, #28
 800db64:	af00      	add	r7, sp, #0
 800db66:	60f8      	str	r0, [r7, #12]
 800db68:	60b9      	str	r1, [r7, #8]
 800db6a:	607a      	str	r2, [r7, #4]
 800db6c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800db6e:	68fb      	ldr	r3, [r7, #12]
 800db70:	689b      	ldr	r3, [r3, #8]
 800db72:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800db74:	697b      	ldr	r3, [r7, #20]
 800db76:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800db7a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800db7c:	683b      	ldr	r3, [r7, #0]
 800db7e:	021a      	lsls	r2, r3, #8
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	431a      	orrs	r2, r3
 800db84:	68bb      	ldr	r3, [r7, #8]
 800db86:	4313      	orrs	r3, r2
 800db88:	697a      	ldr	r2, [r7, #20]
 800db8a:	4313      	orrs	r3, r2
 800db8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800db8e:	68fb      	ldr	r3, [r7, #12]
 800db90:	697a      	ldr	r2, [r7, #20]
 800db92:	609a      	str	r2, [r3, #8]
}
 800db94:	bf00      	nop
 800db96:	371c      	adds	r7, #28
 800db98:	46bd      	mov	sp, r7
 800db9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db9e:	4770      	bx	lr

0800dba0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800dba0:	b480      	push	{r7}
 800dba2:	b085      	sub	sp, #20
 800dba4:	af00      	add	r7, sp, #0
 800dba6:	6078      	str	r0, [r7, #4]
 800dba8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dbb0:	2b01      	cmp	r3, #1
 800dbb2:	d101      	bne.n	800dbb8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800dbb4:	2302      	movs	r3, #2
 800dbb6:	e068      	b.n	800dc8a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	2201      	movs	r2, #1
 800dbbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	2202      	movs	r2, #2
 800dbc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	681b      	ldr	r3, [r3, #0]
 800dbcc:	685b      	ldr	r3, [r3, #4]
 800dbce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	689b      	ldr	r3, [r3, #8]
 800dbd6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	4a2e      	ldr	r2, [pc, #184]	; (800dc98 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800dbde:	4293      	cmp	r3, r2
 800dbe0:	d004      	beq.n	800dbec <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	681b      	ldr	r3, [r3, #0]
 800dbe6:	4a2d      	ldr	r2, [pc, #180]	; (800dc9c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800dbe8:	4293      	cmp	r3, r2
 800dbea:	d108      	bne.n	800dbfe <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800dbec:	68fb      	ldr	r3, [r7, #12]
 800dbee:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800dbf2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800dbf4:	683b      	ldr	r3, [r7, #0]
 800dbf6:	685b      	ldr	r3, [r3, #4]
 800dbf8:	68fa      	ldr	r2, [r7, #12]
 800dbfa:	4313      	orrs	r3, r2
 800dbfc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800dbfe:	68fb      	ldr	r3, [r7, #12]
 800dc00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dc04:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800dc06:	683b      	ldr	r3, [r7, #0]
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	68fa      	ldr	r2, [r7, #12]
 800dc0c:	4313      	orrs	r3, r2
 800dc0e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	68fa      	ldr	r2, [r7, #12]
 800dc16:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	4a1e      	ldr	r2, [pc, #120]	; (800dc98 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800dc1e:	4293      	cmp	r3, r2
 800dc20:	d01d      	beq.n	800dc5e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dc2a:	d018      	beq.n	800dc5e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	4a1b      	ldr	r2, [pc, #108]	; (800dca0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800dc32:	4293      	cmp	r3, r2
 800dc34:	d013      	beq.n	800dc5e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	681b      	ldr	r3, [r3, #0]
 800dc3a:	4a1a      	ldr	r2, [pc, #104]	; (800dca4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800dc3c:	4293      	cmp	r3, r2
 800dc3e:	d00e      	beq.n	800dc5e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	4a18      	ldr	r2, [pc, #96]	; (800dca8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800dc46:	4293      	cmp	r3, r2
 800dc48:	d009      	beq.n	800dc5e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	681b      	ldr	r3, [r3, #0]
 800dc4e:	4a13      	ldr	r2, [pc, #76]	; (800dc9c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800dc50:	4293      	cmp	r3, r2
 800dc52:	d004      	beq.n	800dc5e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	681b      	ldr	r3, [r3, #0]
 800dc58:	4a14      	ldr	r2, [pc, #80]	; (800dcac <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800dc5a:	4293      	cmp	r3, r2
 800dc5c:	d10c      	bne.n	800dc78 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800dc5e:	68bb      	ldr	r3, [r7, #8]
 800dc60:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800dc64:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800dc66:	683b      	ldr	r3, [r7, #0]
 800dc68:	689b      	ldr	r3, [r3, #8]
 800dc6a:	68ba      	ldr	r2, [r7, #8]
 800dc6c:	4313      	orrs	r3, r2
 800dc6e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	681b      	ldr	r3, [r3, #0]
 800dc74:	68ba      	ldr	r2, [r7, #8]
 800dc76:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	2201      	movs	r2, #1
 800dc7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	2200      	movs	r2, #0
 800dc84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800dc88:	2300      	movs	r3, #0
}
 800dc8a:	4618      	mov	r0, r3
 800dc8c:	3714      	adds	r7, #20
 800dc8e:	46bd      	mov	sp, r7
 800dc90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc94:	4770      	bx	lr
 800dc96:	bf00      	nop
 800dc98:	40012c00 	.word	0x40012c00
 800dc9c:	40013400 	.word	0x40013400
 800dca0:	40000400 	.word	0x40000400
 800dca4:	40000800 	.word	0x40000800
 800dca8:	40000c00 	.word	0x40000c00
 800dcac:	40014000 	.word	0x40014000

0800dcb0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800dcb0:	b480      	push	{r7}
 800dcb2:	b083      	sub	sp, #12
 800dcb4:	af00      	add	r7, sp, #0
 800dcb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800dcb8:	bf00      	nop
 800dcba:	370c      	adds	r7, #12
 800dcbc:	46bd      	mov	sp, r7
 800dcbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcc2:	4770      	bx	lr

0800dcc4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800dcc4:	b480      	push	{r7}
 800dcc6:	b083      	sub	sp, #12
 800dcc8:	af00      	add	r7, sp, #0
 800dcca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800dccc:	bf00      	nop
 800dcce:	370c      	adds	r7, #12
 800dcd0:	46bd      	mov	sp, r7
 800dcd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcd6:	4770      	bx	lr

0800dcd8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800dcd8:	b480      	push	{r7}
 800dcda:	b083      	sub	sp, #12
 800dcdc:	af00      	add	r7, sp, #0
 800dcde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800dce0:	bf00      	nop
 800dce2:	370c      	adds	r7, #12
 800dce4:	46bd      	mov	sp, r7
 800dce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcea:	4770      	bx	lr

0800dcec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800dcec:	b580      	push	{r7, lr}
 800dcee:	b082      	sub	sp, #8
 800dcf0:	af00      	add	r7, sp, #0
 800dcf2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d101      	bne.n	800dcfe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800dcfa:	2301      	movs	r3, #1
 800dcfc:	e040      	b.n	800dd80 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800dd02:	2b00      	cmp	r3, #0
 800dd04:	d106      	bne.n	800dd14 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	2200      	movs	r2, #0
 800dd0a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800dd0e:	6878      	ldr	r0, [r7, #4]
 800dd10:	f7f8 fcd4 	bl	80066bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	2224      	movs	r2, #36	; 0x24
 800dd18:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	681b      	ldr	r3, [r3, #0]
 800dd1e:	681a      	ldr	r2, [r3, #0]
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	f022 0201 	bic.w	r2, r2, #1
 800dd28:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800dd2a:	6878      	ldr	r0, [r7, #4]
 800dd2c:	f000 fc9e 	bl	800e66c <UART_SetConfig>
 800dd30:	4603      	mov	r3, r0
 800dd32:	2b01      	cmp	r3, #1
 800dd34:	d101      	bne.n	800dd3a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800dd36:	2301      	movs	r3, #1
 800dd38:	e022      	b.n	800dd80 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d002      	beq.n	800dd48 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800dd42:	6878      	ldr	r0, [r7, #4]
 800dd44:	f000 ff4a 	bl	800ebdc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	681b      	ldr	r3, [r3, #0]
 800dd4c:	685a      	ldr	r2, [r3, #4]
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	681b      	ldr	r3, [r3, #0]
 800dd52:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800dd56:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	681b      	ldr	r3, [r3, #0]
 800dd5c:	689a      	ldr	r2, [r3, #8]
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	681b      	ldr	r3, [r3, #0]
 800dd62:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800dd66:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	681b      	ldr	r3, [r3, #0]
 800dd6c:	681a      	ldr	r2, [r3, #0]
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	f042 0201 	orr.w	r2, r2, #1
 800dd76:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800dd78:	6878      	ldr	r0, [r7, #4]
 800dd7a:	f000 ffd1 	bl	800ed20 <UART_CheckIdleState>
 800dd7e:	4603      	mov	r3, r0
}
 800dd80:	4618      	mov	r0, r3
 800dd82:	3708      	adds	r7, #8
 800dd84:	46bd      	mov	sp, r7
 800dd86:	bd80      	pop	{r7, pc}

0800dd88 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800dd88:	b580      	push	{r7, lr}
 800dd8a:	b08a      	sub	sp, #40	; 0x28
 800dd8c:	af02      	add	r7, sp, #8
 800dd8e:	60f8      	str	r0, [r7, #12]
 800dd90:	60b9      	str	r1, [r7, #8]
 800dd92:	603b      	str	r3, [r7, #0]
 800dd94:	4613      	mov	r3, r2
 800dd96:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800dd98:	68fb      	ldr	r3, [r7, #12]
 800dd9a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800dd9c:	2b20      	cmp	r3, #32
 800dd9e:	f040 8082 	bne.w	800dea6 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800dda2:	68bb      	ldr	r3, [r7, #8]
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	d002      	beq.n	800ddae <HAL_UART_Transmit+0x26>
 800dda8:	88fb      	ldrh	r3, [r7, #6]
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	d101      	bne.n	800ddb2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800ddae:	2301      	movs	r3, #1
 800ddb0:	e07a      	b.n	800dea8 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800ddb2:	68fb      	ldr	r3, [r7, #12]
 800ddb4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800ddb8:	2b01      	cmp	r3, #1
 800ddba:	d101      	bne.n	800ddc0 <HAL_UART_Transmit+0x38>
 800ddbc:	2302      	movs	r3, #2
 800ddbe:	e073      	b.n	800dea8 <HAL_UART_Transmit+0x120>
 800ddc0:	68fb      	ldr	r3, [r7, #12]
 800ddc2:	2201      	movs	r2, #1
 800ddc4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ddc8:	68fb      	ldr	r3, [r7, #12]
 800ddca:	2200      	movs	r2, #0
 800ddcc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ddd0:	68fb      	ldr	r3, [r7, #12]
 800ddd2:	2221      	movs	r2, #33	; 0x21
 800ddd4:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ddd6:	f7f9 fd29 	bl	800782c <HAL_GetTick>
 800ddda:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800dddc:	68fb      	ldr	r3, [r7, #12]
 800ddde:	88fa      	ldrh	r2, [r7, #6]
 800dde0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800dde4:	68fb      	ldr	r3, [r7, #12]
 800dde6:	88fa      	ldrh	r2, [r7, #6]
 800dde8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ddec:	68fb      	ldr	r3, [r7, #12]
 800ddee:	689b      	ldr	r3, [r3, #8]
 800ddf0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ddf4:	d108      	bne.n	800de08 <HAL_UART_Transmit+0x80>
 800ddf6:	68fb      	ldr	r3, [r7, #12]
 800ddf8:	691b      	ldr	r3, [r3, #16]
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d104      	bne.n	800de08 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800ddfe:	2300      	movs	r3, #0
 800de00:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800de02:	68bb      	ldr	r3, [r7, #8]
 800de04:	61bb      	str	r3, [r7, #24]
 800de06:	e003      	b.n	800de10 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800de08:	68bb      	ldr	r3, [r7, #8]
 800de0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800de0c:	2300      	movs	r3, #0
 800de0e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800de10:	68fb      	ldr	r3, [r7, #12]
 800de12:	2200      	movs	r2, #0
 800de14:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800de18:	e02d      	b.n	800de76 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800de1a:	683b      	ldr	r3, [r7, #0]
 800de1c:	9300      	str	r3, [sp, #0]
 800de1e:	697b      	ldr	r3, [r7, #20]
 800de20:	2200      	movs	r2, #0
 800de22:	2180      	movs	r1, #128	; 0x80
 800de24:	68f8      	ldr	r0, [r7, #12]
 800de26:	f000 ffc4 	bl	800edb2 <UART_WaitOnFlagUntilTimeout>
 800de2a:	4603      	mov	r3, r0
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d001      	beq.n	800de34 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800de30:	2303      	movs	r3, #3
 800de32:	e039      	b.n	800dea8 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800de34:	69fb      	ldr	r3, [r7, #28]
 800de36:	2b00      	cmp	r3, #0
 800de38:	d10b      	bne.n	800de52 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800de3a:	69bb      	ldr	r3, [r7, #24]
 800de3c:	881a      	ldrh	r2, [r3, #0]
 800de3e:	68fb      	ldr	r3, [r7, #12]
 800de40:	681b      	ldr	r3, [r3, #0]
 800de42:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800de46:	b292      	uxth	r2, r2
 800de48:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800de4a:	69bb      	ldr	r3, [r7, #24]
 800de4c:	3302      	adds	r3, #2
 800de4e:	61bb      	str	r3, [r7, #24]
 800de50:	e008      	b.n	800de64 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800de52:	69fb      	ldr	r3, [r7, #28]
 800de54:	781a      	ldrb	r2, [r3, #0]
 800de56:	68fb      	ldr	r3, [r7, #12]
 800de58:	681b      	ldr	r3, [r3, #0]
 800de5a:	b292      	uxth	r2, r2
 800de5c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800de5e:	69fb      	ldr	r3, [r7, #28]
 800de60:	3301      	adds	r3, #1
 800de62:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800de64:	68fb      	ldr	r3, [r7, #12]
 800de66:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800de6a:	b29b      	uxth	r3, r3
 800de6c:	3b01      	subs	r3, #1
 800de6e:	b29a      	uxth	r2, r3
 800de70:	68fb      	ldr	r3, [r7, #12]
 800de72:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800de76:	68fb      	ldr	r3, [r7, #12]
 800de78:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800de7c:	b29b      	uxth	r3, r3
 800de7e:	2b00      	cmp	r3, #0
 800de80:	d1cb      	bne.n	800de1a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800de82:	683b      	ldr	r3, [r7, #0]
 800de84:	9300      	str	r3, [sp, #0]
 800de86:	697b      	ldr	r3, [r7, #20]
 800de88:	2200      	movs	r2, #0
 800de8a:	2140      	movs	r1, #64	; 0x40
 800de8c:	68f8      	ldr	r0, [r7, #12]
 800de8e:	f000 ff90 	bl	800edb2 <UART_WaitOnFlagUntilTimeout>
 800de92:	4603      	mov	r3, r0
 800de94:	2b00      	cmp	r3, #0
 800de96:	d001      	beq.n	800de9c <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800de98:	2303      	movs	r3, #3
 800de9a:	e005      	b.n	800dea8 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800de9c:	68fb      	ldr	r3, [r7, #12]
 800de9e:	2220      	movs	r2, #32
 800dea0:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800dea2:	2300      	movs	r3, #0
 800dea4:	e000      	b.n	800dea8 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800dea6:	2302      	movs	r3, #2
  }
}
 800dea8:	4618      	mov	r0, r3
 800deaa:	3720      	adds	r7, #32
 800deac:	46bd      	mov	sp, r7
 800deae:	bd80      	pop	{r7, pc}

0800deb0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800deb0:	b580      	push	{r7, lr}
 800deb2:	b08a      	sub	sp, #40	; 0x28
 800deb4:	af00      	add	r7, sp, #0
 800deb6:	60f8      	str	r0, [r7, #12]
 800deb8:	60b9      	str	r1, [r7, #8]
 800deba:	4613      	mov	r3, r2
 800debc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800debe:	68fb      	ldr	r3, [r7, #12]
 800dec0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800dec2:	2b20      	cmp	r3, #32
 800dec4:	d142      	bne.n	800df4c <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800dec6:	68bb      	ldr	r3, [r7, #8]
 800dec8:	2b00      	cmp	r3, #0
 800deca:	d002      	beq.n	800ded2 <HAL_UART_Receive_IT+0x22>
 800decc:	88fb      	ldrh	r3, [r7, #6]
 800dece:	2b00      	cmp	r3, #0
 800ded0:	d101      	bne.n	800ded6 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800ded2:	2301      	movs	r3, #1
 800ded4:	e03b      	b.n	800df4e <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 800ded6:	68fb      	ldr	r3, [r7, #12]
 800ded8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800dedc:	2b01      	cmp	r3, #1
 800dede:	d101      	bne.n	800dee4 <HAL_UART_Receive_IT+0x34>
 800dee0:	2302      	movs	r3, #2
 800dee2:	e034      	b.n	800df4e <HAL_UART_Receive_IT+0x9e>
 800dee4:	68fb      	ldr	r3, [r7, #12]
 800dee6:	2201      	movs	r2, #1
 800dee8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800deec:	68fb      	ldr	r3, [r7, #12]
 800deee:	2200      	movs	r2, #0
 800def0:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800def2:	68fb      	ldr	r3, [r7, #12]
 800def4:	681b      	ldr	r3, [r3, #0]
 800def6:	4a18      	ldr	r2, [pc, #96]	; (800df58 <HAL_UART_Receive_IT+0xa8>)
 800def8:	4293      	cmp	r3, r2
 800defa:	d01f      	beq.n	800df3c <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800defc:	68fb      	ldr	r3, [r7, #12]
 800defe:	681b      	ldr	r3, [r3, #0]
 800df00:	685b      	ldr	r3, [r3, #4]
 800df02:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800df06:	2b00      	cmp	r3, #0
 800df08:	d018      	beq.n	800df3c <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800df0a:	68fb      	ldr	r3, [r7, #12]
 800df0c:	681b      	ldr	r3, [r3, #0]
 800df0e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df10:	697b      	ldr	r3, [r7, #20]
 800df12:	e853 3f00 	ldrex	r3, [r3]
 800df16:	613b      	str	r3, [r7, #16]
   return(result);
 800df18:	693b      	ldr	r3, [r7, #16]
 800df1a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800df1e:	627b      	str	r3, [r7, #36]	; 0x24
 800df20:	68fb      	ldr	r3, [r7, #12]
 800df22:	681b      	ldr	r3, [r3, #0]
 800df24:	461a      	mov	r2, r3
 800df26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df28:	623b      	str	r3, [r7, #32]
 800df2a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df2c:	69f9      	ldr	r1, [r7, #28]
 800df2e:	6a3a      	ldr	r2, [r7, #32]
 800df30:	e841 2300 	strex	r3, r2, [r1]
 800df34:	61bb      	str	r3, [r7, #24]
   return(result);
 800df36:	69bb      	ldr	r3, [r7, #24]
 800df38:	2b00      	cmp	r3, #0
 800df3a:	d1e6      	bne.n	800df0a <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800df3c:	88fb      	ldrh	r3, [r7, #6]
 800df3e:	461a      	mov	r2, r3
 800df40:	68b9      	ldr	r1, [r7, #8]
 800df42:	68f8      	ldr	r0, [r7, #12]
 800df44:	f000 fffa 	bl	800ef3c <UART_Start_Receive_IT>
 800df48:	4603      	mov	r3, r0
 800df4a:	e000      	b.n	800df4e <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800df4c:	2302      	movs	r3, #2
  }
}
 800df4e:	4618      	mov	r0, r3
 800df50:	3728      	adds	r7, #40	; 0x28
 800df52:	46bd      	mov	sp, r7
 800df54:	bd80      	pop	{r7, pc}
 800df56:	bf00      	nop
 800df58:	40008000 	.word	0x40008000

0800df5c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800df5c:	b580      	push	{r7, lr}
 800df5e:	b08a      	sub	sp, #40	; 0x28
 800df60:	af00      	add	r7, sp, #0
 800df62:	60f8      	str	r0, [r7, #12]
 800df64:	60b9      	str	r1, [r7, #8]
 800df66:	4613      	mov	r3, r2
 800df68:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800df6a:	68fb      	ldr	r3, [r7, #12]
 800df6c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800df6e:	2b20      	cmp	r3, #32
 800df70:	d178      	bne.n	800e064 <HAL_UART_Transmit_DMA+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800df72:	68bb      	ldr	r3, [r7, #8]
 800df74:	2b00      	cmp	r3, #0
 800df76:	d002      	beq.n	800df7e <HAL_UART_Transmit_DMA+0x22>
 800df78:	88fb      	ldrh	r3, [r7, #6]
 800df7a:	2b00      	cmp	r3, #0
 800df7c:	d101      	bne.n	800df82 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 800df7e:	2301      	movs	r3, #1
 800df80:	e071      	b.n	800e066 <HAL_UART_Transmit_DMA+0x10a>
    }

    __HAL_LOCK(huart);
 800df82:	68fb      	ldr	r3, [r7, #12]
 800df84:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800df88:	2b01      	cmp	r3, #1
 800df8a:	d101      	bne.n	800df90 <HAL_UART_Transmit_DMA+0x34>
 800df8c:	2302      	movs	r3, #2
 800df8e:	e06a      	b.n	800e066 <HAL_UART_Transmit_DMA+0x10a>
 800df90:	68fb      	ldr	r3, [r7, #12]
 800df92:	2201      	movs	r2, #1
 800df94:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 800df98:	68fb      	ldr	r3, [r7, #12]
 800df9a:	68ba      	ldr	r2, [r7, #8]
 800df9c:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800df9e:	68fb      	ldr	r3, [r7, #12]
 800dfa0:	88fa      	ldrh	r2, [r7, #6]
 800dfa2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800dfa6:	68fb      	ldr	r3, [r7, #12]
 800dfa8:	88fa      	ldrh	r2, [r7, #6]
 800dfaa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dfae:	68fb      	ldr	r3, [r7, #12]
 800dfb0:	2200      	movs	r2, #0
 800dfb2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800dfb6:	68fb      	ldr	r3, [r7, #12]
 800dfb8:	2221      	movs	r2, #33	; 0x21
 800dfba:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmatx != NULL)
 800dfbc:	68fb      	ldr	r3, [r7, #12]
 800dfbe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dfc0:	2b00      	cmp	r3, #0
 800dfc2:	d02b      	beq.n	800e01c <HAL_UART_Transmit_DMA+0xc0>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800dfc4:	68fb      	ldr	r3, [r7, #12]
 800dfc6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dfc8:	4a29      	ldr	r2, [pc, #164]	; (800e070 <HAL_UART_Transmit_DMA+0x114>)
 800dfca:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800dfcc:	68fb      	ldr	r3, [r7, #12]
 800dfce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dfd0:	4a28      	ldr	r2, [pc, #160]	; (800e074 <HAL_UART_Transmit_DMA+0x118>)
 800dfd2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800dfd4:	68fb      	ldr	r3, [r7, #12]
 800dfd6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dfd8:	4a27      	ldr	r2, [pc, #156]	; (800e078 <HAL_UART_Transmit_DMA+0x11c>)
 800dfda:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800dfdc:	68fb      	ldr	r3, [r7, #12]
 800dfde:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dfe0:	2200      	movs	r2, #0
 800dfe2:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800dfe4:	68fb      	ldr	r3, [r7, #12]
 800dfe6:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800dfe8:	68fb      	ldr	r3, [r7, #12]
 800dfea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800dfec:	4619      	mov	r1, r3
 800dfee:	68fb      	ldr	r3, [r7, #12]
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	3328      	adds	r3, #40	; 0x28
 800dff4:	461a      	mov	r2, r3
 800dff6:	88fb      	ldrh	r3, [r7, #6]
 800dff8:	f7f9 fe64 	bl	8007cc4 <HAL_DMA_Start_IT>
 800dffc:	4603      	mov	r3, r0
 800dffe:	2b00      	cmp	r3, #0
 800e000:	d00c      	beq.n	800e01c <HAL_UART_Transmit_DMA+0xc0>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e002:	68fb      	ldr	r3, [r7, #12]
 800e004:	2210      	movs	r2, #16
 800e006:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 800e00a:	68fb      	ldr	r3, [r7, #12]
 800e00c:	2200      	movs	r2, #0
 800e00e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800e012:	68fb      	ldr	r3, [r7, #12]
 800e014:	2220      	movs	r2, #32
 800e016:	679a      	str	r2, [r3, #120]	; 0x78

        return HAL_ERROR;
 800e018:	2301      	movs	r3, #1
 800e01a:	e024      	b.n	800e066 <HAL_UART_Transmit_DMA+0x10a>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800e01c:	68fb      	ldr	r3, [r7, #12]
 800e01e:	681b      	ldr	r3, [r3, #0]
 800e020:	2240      	movs	r2, #64	; 0x40
 800e022:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 800e024:	68fb      	ldr	r3, [r7, #12]
 800e026:	2200      	movs	r2, #0
 800e028:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e02c:	68fb      	ldr	r3, [r7, #12]
 800e02e:	681b      	ldr	r3, [r3, #0]
 800e030:	3308      	adds	r3, #8
 800e032:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e034:	697b      	ldr	r3, [r7, #20]
 800e036:	e853 3f00 	ldrex	r3, [r3]
 800e03a:	613b      	str	r3, [r7, #16]
   return(result);
 800e03c:	693b      	ldr	r3, [r7, #16]
 800e03e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e042:	627b      	str	r3, [r7, #36]	; 0x24
 800e044:	68fb      	ldr	r3, [r7, #12]
 800e046:	681b      	ldr	r3, [r3, #0]
 800e048:	3308      	adds	r3, #8
 800e04a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e04c:	623a      	str	r2, [r7, #32]
 800e04e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e050:	69f9      	ldr	r1, [r7, #28]
 800e052:	6a3a      	ldr	r2, [r7, #32]
 800e054:	e841 2300 	strex	r3, r2, [r1]
 800e058:	61bb      	str	r3, [r7, #24]
   return(result);
 800e05a:	69bb      	ldr	r3, [r7, #24]
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	d1e5      	bne.n	800e02c <HAL_UART_Transmit_DMA+0xd0>

    return HAL_OK;
 800e060:	2300      	movs	r3, #0
 800e062:	e000      	b.n	800e066 <HAL_UART_Transmit_DMA+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800e064:	2302      	movs	r3, #2
  }
}
 800e066:	4618      	mov	r0, r3
 800e068:	3728      	adds	r7, #40	; 0x28
 800e06a:	46bd      	mov	sp, r7
 800e06c:	bd80      	pop	{r7, pc}
 800e06e:	bf00      	nop
 800e070:	0800f1e3 	.word	0x0800f1e3
 800e074:	0800f27d 	.word	0x0800f27d
 800e078:	0800f299 	.word	0x0800f299

0800e07c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800e07c:	b580      	push	{r7, lr}
 800e07e:	b0ba      	sub	sp, #232	; 0xe8
 800e080:	af00      	add	r7, sp, #0
 800e082:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	681b      	ldr	r3, [r3, #0]
 800e088:	69db      	ldr	r3, [r3, #28]
 800e08a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	681b      	ldr	r3, [r3, #0]
 800e092:	681b      	ldr	r3, [r3, #0]
 800e094:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	681b      	ldr	r3, [r3, #0]
 800e09c:	689b      	ldr	r3, [r3, #8]
 800e09e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800e0a2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800e0a6:	f640 030f 	movw	r3, #2063	; 0x80f
 800e0aa:	4013      	ands	r3, r2
 800e0ac:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800e0b0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	d115      	bne.n	800e0e4 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800e0b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e0bc:	f003 0320 	and.w	r3, r3, #32
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d00f      	beq.n	800e0e4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800e0c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e0c8:	f003 0320 	and.w	r3, r3, #32
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d009      	beq.n	800e0e4 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	f000 82a6 	beq.w	800e626 <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e0de:	6878      	ldr	r0, [r7, #4]
 800e0e0:	4798      	blx	r3
      }
      return;
 800e0e2:	e2a0      	b.n	800e626 <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800e0e4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	f000 8117 	beq.w	800e31c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800e0ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e0f2:	f003 0301 	and.w	r3, r3, #1
 800e0f6:	2b00      	cmp	r3, #0
 800e0f8:	d106      	bne.n	800e108 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800e0fa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800e0fe:	4b85      	ldr	r3, [pc, #532]	; (800e314 <HAL_UART_IRQHandler+0x298>)
 800e100:	4013      	ands	r3, r2
 800e102:	2b00      	cmp	r3, #0
 800e104:	f000 810a 	beq.w	800e31c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e108:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e10c:	f003 0301 	and.w	r3, r3, #1
 800e110:	2b00      	cmp	r3, #0
 800e112:	d011      	beq.n	800e138 <HAL_UART_IRQHandler+0xbc>
 800e114:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e118:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e11c:	2b00      	cmp	r3, #0
 800e11e:	d00b      	beq.n	800e138 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	2201      	movs	r2, #1
 800e126:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e12e:	f043 0201 	orr.w	r2, r3, #1
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e138:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e13c:	f003 0302 	and.w	r3, r3, #2
 800e140:	2b00      	cmp	r3, #0
 800e142:	d011      	beq.n	800e168 <HAL_UART_IRQHandler+0xec>
 800e144:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e148:	f003 0301 	and.w	r3, r3, #1
 800e14c:	2b00      	cmp	r3, #0
 800e14e:	d00b      	beq.n	800e168 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	681b      	ldr	r3, [r3, #0]
 800e154:	2202      	movs	r2, #2
 800e156:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e15e:	f043 0204 	orr.w	r2, r3, #4
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e168:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e16c:	f003 0304 	and.w	r3, r3, #4
 800e170:	2b00      	cmp	r3, #0
 800e172:	d011      	beq.n	800e198 <HAL_UART_IRQHandler+0x11c>
 800e174:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e178:	f003 0301 	and.w	r3, r3, #1
 800e17c:	2b00      	cmp	r3, #0
 800e17e:	d00b      	beq.n	800e198 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	681b      	ldr	r3, [r3, #0]
 800e184:	2204      	movs	r2, #4
 800e186:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e18e:	f043 0202 	orr.w	r2, r3, #2
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800e198:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e19c:	f003 0308 	and.w	r3, r3, #8
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	d017      	beq.n	800e1d4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800e1a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e1a8:	f003 0320 	and.w	r3, r3, #32
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	d105      	bne.n	800e1bc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800e1b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e1b4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	d00b      	beq.n	800e1d4 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	681b      	ldr	r3, [r3, #0]
 800e1c0:	2208      	movs	r2, #8
 800e1c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e1ca:	f043 0208 	orr.w	r2, r3, #8
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800e1d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e1d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e1dc:	2b00      	cmp	r3, #0
 800e1de:	d012      	beq.n	800e206 <HAL_UART_IRQHandler+0x18a>
 800e1e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e1e4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800e1e8:	2b00      	cmp	r3, #0
 800e1ea:	d00c      	beq.n	800e206 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	681b      	ldr	r3, [r3, #0]
 800e1f0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e1f4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e1fc:	f043 0220 	orr.w	r2, r3, #32
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	f000 820c 	beq.w	800e62a <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800e212:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e216:	f003 0320 	and.w	r3, r3, #32
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	d00d      	beq.n	800e23a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800e21e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e222:	f003 0320 	and.w	r3, r3, #32
 800e226:	2b00      	cmp	r3, #0
 800e228:	d007      	beq.n	800e23a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e22e:	2b00      	cmp	r3, #0
 800e230:	d003      	beq.n	800e23a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e236:	6878      	ldr	r0, [r7, #4]
 800e238:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e240:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	681b      	ldr	r3, [r3, #0]
 800e248:	689b      	ldr	r3, [r3, #8]
 800e24a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e24e:	2b40      	cmp	r3, #64	; 0x40
 800e250:	d005      	beq.n	800e25e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800e252:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800e256:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	d04f      	beq.n	800e2fe <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800e25e:	6878      	ldr	r0, [r7, #4]
 800e260:	f000 ff5c 	bl	800f11c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	681b      	ldr	r3, [r3, #0]
 800e268:	689b      	ldr	r3, [r3, #8]
 800e26a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e26e:	2b40      	cmp	r3, #64	; 0x40
 800e270:	d141      	bne.n	800e2f6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	3308      	adds	r3, #8
 800e278:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e27c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800e280:	e853 3f00 	ldrex	r3, [r3]
 800e284:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800e288:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800e28c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e290:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	681b      	ldr	r3, [r3, #0]
 800e298:	3308      	adds	r3, #8
 800e29a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800e29e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800e2a2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2a6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800e2aa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800e2ae:	e841 2300 	strex	r3, r2, [r1]
 800e2b2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800e2b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800e2ba:	2b00      	cmp	r3, #0
 800e2bc:	d1d9      	bne.n	800e272 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e2c2:	2b00      	cmp	r3, #0
 800e2c4:	d013      	beq.n	800e2ee <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e2ca:	4a13      	ldr	r2, [pc, #76]	; (800e318 <HAL_UART_IRQHandler+0x29c>)
 800e2cc:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e2d2:	4618      	mov	r0, r3
 800e2d4:	f7f9 fd94 	bl	8007e00 <HAL_DMA_Abort_IT>
 800e2d8:	4603      	mov	r3, r0
 800e2da:	2b00      	cmp	r3, #0
 800e2dc:	d017      	beq.n	800e30e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e2e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e2e4:	687a      	ldr	r2, [r7, #4]
 800e2e6:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800e2e8:	4610      	mov	r0, r2
 800e2ea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e2ec:	e00f      	b.n	800e30e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800e2ee:	6878      	ldr	r0, [r7, #4]
 800e2f0:	f7f6 fe74 	bl	8004fdc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e2f4:	e00b      	b.n	800e30e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e2f6:	6878      	ldr	r0, [r7, #4]
 800e2f8:	f7f6 fe70 	bl	8004fdc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e2fc:	e007      	b.n	800e30e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800e2fe:	6878      	ldr	r0, [r7, #4]
 800e300:	f7f6 fe6c 	bl	8004fdc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	2200      	movs	r2, #0
 800e308:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800e30c:	e18d      	b.n	800e62a <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e30e:	bf00      	nop
    return;
 800e310:	e18b      	b.n	800e62a <HAL_UART_IRQHandler+0x5ae>
 800e312:	bf00      	nop
 800e314:	04000120 	.word	0x04000120
 800e318:	0800f315 	.word	0x0800f315

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e320:	2b01      	cmp	r3, #1
 800e322:	f040 8146 	bne.w	800e5b2 <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800e326:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e32a:	f003 0310 	and.w	r3, r3, #16
 800e32e:	2b00      	cmp	r3, #0
 800e330:	f000 813f 	beq.w	800e5b2 <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800e334:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e338:	f003 0310 	and.w	r3, r3, #16
 800e33c:	2b00      	cmp	r3, #0
 800e33e:	f000 8138 	beq.w	800e5b2 <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	681b      	ldr	r3, [r3, #0]
 800e346:	2210      	movs	r2, #16
 800e348:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	681b      	ldr	r3, [r3, #0]
 800e34e:	689b      	ldr	r3, [r3, #8]
 800e350:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e354:	2b40      	cmp	r3, #64	; 0x40
 800e356:	f040 80b4 	bne.w	800e4c2 <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e35e:	681b      	ldr	r3, [r3, #0]
 800e360:	685b      	ldr	r3, [r3, #4]
 800e362:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800e366:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800e36a:	2b00      	cmp	r3, #0
 800e36c:	f000 815f 	beq.w	800e62e <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800e376:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800e37a:	429a      	cmp	r2, r3
 800e37c:	f080 8157 	bcs.w	800e62e <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800e386:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	681b      	ldr	r3, [r3, #0]
 800e392:	f003 0320 	and.w	r3, r3, #32
 800e396:	2b00      	cmp	r3, #0
 800e398:	f040 8085 	bne.w	800e4a6 <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	681b      	ldr	r3, [r3, #0]
 800e3a0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800e3a8:	e853 3f00 	ldrex	r3, [r3]
 800e3ac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800e3b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800e3b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e3b8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	681b      	ldr	r3, [r3, #0]
 800e3c0:	461a      	mov	r2, r3
 800e3c2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800e3c6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800e3ca:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3ce:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800e3d2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800e3d6:	e841 2300 	strex	r3, r2, [r1]
 800e3da:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800e3de:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d1da      	bne.n	800e39c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	681b      	ldr	r3, [r3, #0]
 800e3ea:	3308      	adds	r3, #8
 800e3ec:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e3f0:	e853 3f00 	ldrex	r3, [r3]
 800e3f4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800e3f6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e3f8:	f023 0301 	bic.w	r3, r3, #1
 800e3fc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	681b      	ldr	r3, [r3, #0]
 800e404:	3308      	adds	r3, #8
 800e406:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800e40a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800e40e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e410:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800e412:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800e416:	e841 2300 	strex	r3, r2, [r1]
 800e41a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800e41c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e41e:	2b00      	cmp	r3, #0
 800e420:	d1e1      	bne.n	800e3e6 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	681b      	ldr	r3, [r3, #0]
 800e426:	3308      	adds	r3, #8
 800e428:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e42a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e42c:	e853 3f00 	ldrex	r3, [r3]
 800e430:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800e432:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e434:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e438:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	681b      	ldr	r3, [r3, #0]
 800e440:	3308      	adds	r3, #8
 800e442:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800e446:	66fa      	str	r2, [r7, #108]	; 0x6c
 800e448:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e44a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800e44c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800e44e:	e841 2300 	strex	r3, r2, [r1]
 800e452:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800e454:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e456:	2b00      	cmp	r3, #0
 800e458:	d1e3      	bne.n	800e422 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	2220      	movs	r2, #32
 800e45e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	2200      	movs	r2, #0
 800e464:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	681b      	ldr	r3, [r3, #0]
 800e46a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e46c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e46e:	e853 3f00 	ldrex	r3, [r3]
 800e472:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800e474:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e476:	f023 0310 	bic.w	r3, r3, #16
 800e47a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	681b      	ldr	r3, [r3, #0]
 800e482:	461a      	mov	r2, r3
 800e484:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800e488:	65bb      	str	r3, [r7, #88]	; 0x58
 800e48a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e48c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e48e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800e490:	e841 2300 	strex	r3, r2, [r1]
 800e494:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800e496:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e498:	2b00      	cmp	r3, #0
 800e49a:	d1e4      	bne.n	800e466 <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e4a0:	4618      	mov	r0, r3
 800e4a2:	f7f9 fc6f 	bl	8007d84 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800e4b2:	b29b      	uxth	r3, r3
 800e4b4:	1ad3      	subs	r3, r2, r3
 800e4b6:	b29b      	uxth	r3, r3
 800e4b8:	4619      	mov	r1, r3
 800e4ba:	6878      	ldr	r0, [r7, #4]
 800e4bc:	f000 f8ca 	bl	800e654 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e4c0:	e0b5      	b.n	800e62e <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800e4ce:	b29b      	uxth	r3, r3
 800e4d0:	1ad3      	subs	r3, r2, r3
 800e4d2:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800e4dc:	b29b      	uxth	r3, r3
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	f000 80a7 	beq.w	800e632 <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 800e4e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800e4e8:	2b00      	cmp	r3, #0
 800e4ea:	f000 80a2 	beq.w	800e632 <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	681b      	ldr	r3, [r3, #0]
 800e4f2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e4f6:	e853 3f00 	ldrex	r3, [r3]
 800e4fa:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800e4fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e4fe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e502:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	681b      	ldr	r3, [r3, #0]
 800e50a:	461a      	mov	r2, r3
 800e50c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800e510:	647b      	str	r3, [r7, #68]	; 0x44
 800e512:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e514:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e516:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e518:	e841 2300 	strex	r3, r2, [r1]
 800e51c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800e51e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e520:	2b00      	cmp	r3, #0
 800e522:	d1e4      	bne.n	800e4ee <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	681b      	ldr	r3, [r3, #0]
 800e528:	3308      	adds	r3, #8
 800e52a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e52c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e52e:	e853 3f00 	ldrex	r3, [r3]
 800e532:	623b      	str	r3, [r7, #32]
   return(result);
 800e534:	6a3b      	ldr	r3, [r7, #32]
 800e536:	f023 0301 	bic.w	r3, r3, #1
 800e53a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	681b      	ldr	r3, [r3, #0]
 800e542:	3308      	adds	r3, #8
 800e544:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800e548:	633a      	str	r2, [r7, #48]	; 0x30
 800e54a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e54c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e54e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e550:	e841 2300 	strex	r3, r2, [r1]
 800e554:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800e556:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e558:	2b00      	cmp	r3, #0
 800e55a:	d1e3      	bne.n	800e524 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	2220      	movs	r2, #32
 800e560:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	2200      	movs	r2, #0
 800e566:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	2200      	movs	r2, #0
 800e56c:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	681b      	ldr	r3, [r3, #0]
 800e572:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e574:	693b      	ldr	r3, [r7, #16]
 800e576:	e853 3f00 	ldrex	r3, [r3]
 800e57a:	60fb      	str	r3, [r7, #12]
   return(result);
 800e57c:	68fb      	ldr	r3, [r7, #12]
 800e57e:	f023 0310 	bic.w	r3, r3, #16
 800e582:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	681b      	ldr	r3, [r3, #0]
 800e58a:	461a      	mov	r2, r3
 800e58c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800e590:	61fb      	str	r3, [r7, #28]
 800e592:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e594:	69b9      	ldr	r1, [r7, #24]
 800e596:	69fa      	ldr	r2, [r7, #28]
 800e598:	e841 2300 	strex	r3, r2, [r1]
 800e59c:	617b      	str	r3, [r7, #20]
   return(result);
 800e59e:	697b      	ldr	r3, [r7, #20]
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d1e4      	bne.n	800e56e <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e5a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800e5a8:	4619      	mov	r1, r3
 800e5aa:	6878      	ldr	r0, [r7, #4]
 800e5ac:	f000 f852 	bl	800e654 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e5b0:	e03f      	b.n	800e632 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e5b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e5b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e5ba:	2b00      	cmp	r3, #0
 800e5bc:	d00e      	beq.n	800e5dc <HAL_UART_IRQHandler+0x560>
 800e5be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e5c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	d008      	beq.n	800e5dc <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	681b      	ldr	r3, [r3, #0]
 800e5ce:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800e5d2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800e5d4:	6878      	ldr	r0, [r7, #4]
 800e5d6:	f001 f83d 	bl	800f654 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e5da:	e02d      	b.n	800e638 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800e5dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e5e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	d00e      	beq.n	800e606 <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800e5e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e5ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e5f0:	2b00      	cmp	r3, #0
 800e5f2:	d008      	beq.n	800e606 <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	d01c      	beq.n	800e636 <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e600:	6878      	ldr	r0, [r7, #4]
 800e602:	4798      	blx	r3
    }
    return;
 800e604:	e017      	b.n	800e636 <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e606:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e60a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e60e:	2b00      	cmp	r3, #0
 800e610:	d012      	beq.n	800e638 <HAL_UART_IRQHandler+0x5bc>
 800e612:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e616:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e61a:	2b00      	cmp	r3, #0
 800e61c:	d00c      	beq.n	800e638 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 800e61e:	6878      	ldr	r0, [r7, #4]
 800e620:	f000 fe8e 	bl	800f340 <UART_EndTransmit_IT>
    return;
 800e624:	e008      	b.n	800e638 <HAL_UART_IRQHandler+0x5bc>
      return;
 800e626:	bf00      	nop
 800e628:	e006      	b.n	800e638 <HAL_UART_IRQHandler+0x5bc>
    return;
 800e62a:	bf00      	nop
 800e62c:	e004      	b.n	800e638 <HAL_UART_IRQHandler+0x5bc>
      return;
 800e62e:	bf00      	nop
 800e630:	e002      	b.n	800e638 <HAL_UART_IRQHandler+0x5bc>
      return;
 800e632:	bf00      	nop
 800e634:	e000      	b.n	800e638 <HAL_UART_IRQHandler+0x5bc>
    return;
 800e636:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800e638:	37e8      	adds	r7, #232	; 0xe8
 800e63a:	46bd      	mov	sp, r7
 800e63c:	bd80      	pop	{r7, pc}
 800e63e:	bf00      	nop

0800e640 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800e640:	b480      	push	{r7}
 800e642:	b083      	sub	sp, #12
 800e644:	af00      	add	r7, sp, #0
 800e646:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800e648:	bf00      	nop
 800e64a:	370c      	adds	r7, #12
 800e64c:	46bd      	mov	sp, r7
 800e64e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e652:	4770      	bx	lr

0800e654 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800e654:	b480      	push	{r7}
 800e656:	b083      	sub	sp, #12
 800e658:	af00      	add	r7, sp, #0
 800e65a:	6078      	str	r0, [r7, #4]
 800e65c:	460b      	mov	r3, r1
 800e65e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800e660:	bf00      	nop
 800e662:	370c      	adds	r7, #12
 800e664:	46bd      	mov	sp, r7
 800e666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e66a:	4770      	bx	lr

0800e66c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e66c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e670:	b08a      	sub	sp, #40	; 0x28
 800e672:	af00      	add	r7, sp, #0
 800e674:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e676:	2300      	movs	r3, #0
 800e678:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e67c:	68fb      	ldr	r3, [r7, #12]
 800e67e:	689a      	ldr	r2, [r3, #8]
 800e680:	68fb      	ldr	r3, [r7, #12]
 800e682:	691b      	ldr	r3, [r3, #16]
 800e684:	431a      	orrs	r2, r3
 800e686:	68fb      	ldr	r3, [r7, #12]
 800e688:	695b      	ldr	r3, [r3, #20]
 800e68a:	431a      	orrs	r2, r3
 800e68c:	68fb      	ldr	r3, [r7, #12]
 800e68e:	69db      	ldr	r3, [r3, #28]
 800e690:	4313      	orrs	r3, r2
 800e692:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e694:	68fb      	ldr	r3, [r7, #12]
 800e696:	681b      	ldr	r3, [r3, #0]
 800e698:	681a      	ldr	r2, [r3, #0]
 800e69a:	4ba4      	ldr	r3, [pc, #656]	; (800e92c <UART_SetConfig+0x2c0>)
 800e69c:	4013      	ands	r3, r2
 800e69e:	68fa      	ldr	r2, [r7, #12]
 800e6a0:	6812      	ldr	r2, [r2, #0]
 800e6a2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e6a4:	430b      	orrs	r3, r1
 800e6a6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e6a8:	68fb      	ldr	r3, [r7, #12]
 800e6aa:	681b      	ldr	r3, [r3, #0]
 800e6ac:	685b      	ldr	r3, [r3, #4]
 800e6ae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800e6b2:	68fb      	ldr	r3, [r7, #12]
 800e6b4:	68da      	ldr	r2, [r3, #12]
 800e6b6:	68fb      	ldr	r3, [r7, #12]
 800e6b8:	681b      	ldr	r3, [r3, #0]
 800e6ba:	430a      	orrs	r2, r1
 800e6bc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e6be:	68fb      	ldr	r3, [r7, #12]
 800e6c0:	699b      	ldr	r3, [r3, #24]
 800e6c2:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	681b      	ldr	r3, [r3, #0]
 800e6c8:	4a99      	ldr	r2, [pc, #612]	; (800e930 <UART_SetConfig+0x2c4>)
 800e6ca:	4293      	cmp	r3, r2
 800e6cc:	d004      	beq.n	800e6d8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	6a1b      	ldr	r3, [r3, #32]
 800e6d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e6d4:	4313      	orrs	r3, r2
 800e6d6:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e6d8:	68fb      	ldr	r3, [r7, #12]
 800e6da:	681b      	ldr	r3, [r3, #0]
 800e6dc:	689b      	ldr	r3, [r3, #8]
 800e6de:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800e6e2:	68fb      	ldr	r3, [r7, #12]
 800e6e4:	681b      	ldr	r3, [r3, #0]
 800e6e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e6e8:	430a      	orrs	r2, r1
 800e6ea:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e6ec:	68fb      	ldr	r3, [r7, #12]
 800e6ee:	681b      	ldr	r3, [r3, #0]
 800e6f0:	4a90      	ldr	r2, [pc, #576]	; (800e934 <UART_SetConfig+0x2c8>)
 800e6f2:	4293      	cmp	r3, r2
 800e6f4:	d126      	bne.n	800e744 <UART_SetConfig+0xd8>
 800e6f6:	4b90      	ldr	r3, [pc, #576]	; (800e938 <UART_SetConfig+0x2cc>)
 800e6f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e6fc:	f003 0303 	and.w	r3, r3, #3
 800e700:	2b03      	cmp	r3, #3
 800e702:	d81b      	bhi.n	800e73c <UART_SetConfig+0xd0>
 800e704:	a201      	add	r2, pc, #4	; (adr r2, 800e70c <UART_SetConfig+0xa0>)
 800e706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e70a:	bf00      	nop
 800e70c:	0800e71d 	.word	0x0800e71d
 800e710:	0800e72d 	.word	0x0800e72d
 800e714:	0800e725 	.word	0x0800e725
 800e718:	0800e735 	.word	0x0800e735
 800e71c:	2301      	movs	r3, #1
 800e71e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e722:	e116      	b.n	800e952 <UART_SetConfig+0x2e6>
 800e724:	2302      	movs	r3, #2
 800e726:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e72a:	e112      	b.n	800e952 <UART_SetConfig+0x2e6>
 800e72c:	2304      	movs	r3, #4
 800e72e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e732:	e10e      	b.n	800e952 <UART_SetConfig+0x2e6>
 800e734:	2308      	movs	r3, #8
 800e736:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e73a:	e10a      	b.n	800e952 <UART_SetConfig+0x2e6>
 800e73c:	2310      	movs	r3, #16
 800e73e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e742:	e106      	b.n	800e952 <UART_SetConfig+0x2e6>
 800e744:	68fb      	ldr	r3, [r7, #12]
 800e746:	681b      	ldr	r3, [r3, #0]
 800e748:	4a7c      	ldr	r2, [pc, #496]	; (800e93c <UART_SetConfig+0x2d0>)
 800e74a:	4293      	cmp	r3, r2
 800e74c:	d138      	bne.n	800e7c0 <UART_SetConfig+0x154>
 800e74e:	4b7a      	ldr	r3, [pc, #488]	; (800e938 <UART_SetConfig+0x2cc>)
 800e750:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e754:	f003 030c 	and.w	r3, r3, #12
 800e758:	2b0c      	cmp	r3, #12
 800e75a:	d82d      	bhi.n	800e7b8 <UART_SetConfig+0x14c>
 800e75c:	a201      	add	r2, pc, #4	; (adr r2, 800e764 <UART_SetConfig+0xf8>)
 800e75e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e762:	bf00      	nop
 800e764:	0800e799 	.word	0x0800e799
 800e768:	0800e7b9 	.word	0x0800e7b9
 800e76c:	0800e7b9 	.word	0x0800e7b9
 800e770:	0800e7b9 	.word	0x0800e7b9
 800e774:	0800e7a9 	.word	0x0800e7a9
 800e778:	0800e7b9 	.word	0x0800e7b9
 800e77c:	0800e7b9 	.word	0x0800e7b9
 800e780:	0800e7b9 	.word	0x0800e7b9
 800e784:	0800e7a1 	.word	0x0800e7a1
 800e788:	0800e7b9 	.word	0x0800e7b9
 800e78c:	0800e7b9 	.word	0x0800e7b9
 800e790:	0800e7b9 	.word	0x0800e7b9
 800e794:	0800e7b1 	.word	0x0800e7b1
 800e798:	2300      	movs	r3, #0
 800e79a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e79e:	e0d8      	b.n	800e952 <UART_SetConfig+0x2e6>
 800e7a0:	2302      	movs	r3, #2
 800e7a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e7a6:	e0d4      	b.n	800e952 <UART_SetConfig+0x2e6>
 800e7a8:	2304      	movs	r3, #4
 800e7aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e7ae:	e0d0      	b.n	800e952 <UART_SetConfig+0x2e6>
 800e7b0:	2308      	movs	r3, #8
 800e7b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e7b6:	e0cc      	b.n	800e952 <UART_SetConfig+0x2e6>
 800e7b8:	2310      	movs	r3, #16
 800e7ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e7be:	e0c8      	b.n	800e952 <UART_SetConfig+0x2e6>
 800e7c0:	68fb      	ldr	r3, [r7, #12]
 800e7c2:	681b      	ldr	r3, [r3, #0]
 800e7c4:	4a5e      	ldr	r2, [pc, #376]	; (800e940 <UART_SetConfig+0x2d4>)
 800e7c6:	4293      	cmp	r3, r2
 800e7c8:	d125      	bne.n	800e816 <UART_SetConfig+0x1aa>
 800e7ca:	4b5b      	ldr	r3, [pc, #364]	; (800e938 <UART_SetConfig+0x2cc>)
 800e7cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e7d0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800e7d4:	2b30      	cmp	r3, #48	; 0x30
 800e7d6:	d016      	beq.n	800e806 <UART_SetConfig+0x19a>
 800e7d8:	2b30      	cmp	r3, #48	; 0x30
 800e7da:	d818      	bhi.n	800e80e <UART_SetConfig+0x1a2>
 800e7dc:	2b20      	cmp	r3, #32
 800e7de:	d00a      	beq.n	800e7f6 <UART_SetConfig+0x18a>
 800e7e0:	2b20      	cmp	r3, #32
 800e7e2:	d814      	bhi.n	800e80e <UART_SetConfig+0x1a2>
 800e7e4:	2b00      	cmp	r3, #0
 800e7e6:	d002      	beq.n	800e7ee <UART_SetConfig+0x182>
 800e7e8:	2b10      	cmp	r3, #16
 800e7ea:	d008      	beq.n	800e7fe <UART_SetConfig+0x192>
 800e7ec:	e00f      	b.n	800e80e <UART_SetConfig+0x1a2>
 800e7ee:	2300      	movs	r3, #0
 800e7f0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e7f4:	e0ad      	b.n	800e952 <UART_SetConfig+0x2e6>
 800e7f6:	2302      	movs	r3, #2
 800e7f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e7fc:	e0a9      	b.n	800e952 <UART_SetConfig+0x2e6>
 800e7fe:	2304      	movs	r3, #4
 800e800:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e804:	e0a5      	b.n	800e952 <UART_SetConfig+0x2e6>
 800e806:	2308      	movs	r3, #8
 800e808:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e80c:	e0a1      	b.n	800e952 <UART_SetConfig+0x2e6>
 800e80e:	2310      	movs	r3, #16
 800e810:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e814:	e09d      	b.n	800e952 <UART_SetConfig+0x2e6>
 800e816:	68fb      	ldr	r3, [r7, #12]
 800e818:	681b      	ldr	r3, [r3, #0]
 800e81a:	4a4a      	ldr	r2, [pc, #296]	; (800e944 <UART_SetConfig+0x2d8>)
 800e81c:	4293      	cmp	r3, r2
 800e81e:	d125      	bne.n	800e86c <UART_SetConfig+0x200>
 800e820:	4b45      	ldr	r3, [pc, #276]	; (800e938 <UART_SetConfig+0x2cc>)
 800e822:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e826:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800e82a:	2bc0      	cmp	r3, #192	; 0xc0
 800e82c:	d016      	beq.n	800e85c <UART_SetConfig+0x1f0>
 800e82e:	2bc0      	cmp	r3, #192	; 0xc0
 800e830:	d818      	bhi.n	800e864 <UART_SetConfig+0x1f8>
 800e832:	2b80      	cmp	r3, #128	; 0x80
 800e834:	d00a      	beq.n	800e84c <UART_SetConfig+0x1e0>
 800e836:	2b80      	cmp	r3, #128	; 0x80
 800e838:	d814      	bhi.n	800e864 <UART_SetConfig+0x1f8>
 800e83a:	2b00      	cmp	r3, #0
 800e83c:	d002      	beq.n	800e844 <UART_SetConfig+0x1d8>
 800e83e:	2b40      	cmp	r3, #64	; 0x40
 800e840:	d008      	beq.n	800e854 <UART_SetConfig+0x1e8>
 800e842:	e00f      	b.n	800e864 <UART_SetConfig+0x1f8>
 800e844:	2300      	movs	r3, #0
 800e846:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e84a:	e082      	b.n	800e952 <UART_SetConfig+0x2e6>
 800e84c:	2302      	movs	r3, #2
 800e84e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e852:	e07e      	b.n	800e952 <UART_SetConfig+0x2e6>
 800e854:	2304      	movs	r3, #4
 800e856:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e85a:	e07a      	b.n	800e952 <UART_SetConfig+0x2e6>
 800e85c:	2308      	movs	r3, #8
 800e85e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e862:	e076      	b.n	800e952 <UART_SetConfig+0x2e6>
 800e864:	2310      	movs	r3, #16
 800e866:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e86a:	e072      	b.n	800e952 <UART_SetConfig+0x2e6>
 800e86c:	68fb      	ldr	r3, [r7, #12]
 800e86e:	681b      	ldr	r3, [r3, #0]
 800e870:	4a35      	ldr	r2, [pc, #212]	; (800e948 <UART_SetConfig+0x2dc>)
 800e872:	4293      	cmp	r3, r2
 800e874:	d12a      	bne.n	800e8cc <UART_SetConfig+0x260>
 800e876:	4b30      	ldr	r3, [pc, #192]	; (800e938 <UART_SetConfig+0x2cc>)
 800e878:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e87c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e880:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e884:	d01a      	beq.n	800e8bc <UART_SetConfig+0x250>
 800e886:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e88a:	d81b      	bhi.n	800e8c4 <UART_SetConfig+0x258>
 800e88c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e890:	d00c      	beq.n	800e8ac <UART_SetConfig+0x240>
 800e892:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e896:	d815      	bhi.n	800e8c4 <UART_SetConfig+0x258>
 800e898:	2b00      	cmp	r3, #0
 800e89a:	d003      	beq.n	800e8a4 <UART_SetConfig+0x238>
 800e89c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e8a0:	d008      	beq.n	800e8b4 <UART_SetConfig+0x248>
 800e8a2:	e00f      	b.n	800e8c4 <UART_SetConfig+0x258>
 800e8a4:	2300      	movs	r3, #0
 800e8a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e8aa:	e052      	b.n	800e952 <UART_SetConfig+0x2e6>
 800e8ac:	2302      	movs	r3, #2
 800e8ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e8b2:	e04e      	b.n	800e952 <UART_SetConfig+0x2e6>
 800e8b4:	2304      	movs	r3, #4
 800e8b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e8ba:	e04a      	b.n	800e952 <UART_SetConfig+0x2e6>
 800e8bc:	2308      	movs	r3, #8
 800e8be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e8c2:	e046      	b.n	800e952 <UART_SetConfig+0x2e6>
 800e8c4:	2310      	movs	r3, #16
 800e8c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e8ca:	e042      	b.n	800e952 <UART_SetConfig+0x2e6>
 800e8cc:	68fb      	ldr	r3, [r7, #12]
 800e8ce:	681b      	ldr	r3, [r3, #0]
 800e8d0:	4a17      	ldr	r2, [pc, #92]	; (800e930 <UART_SetConfig+0x2c4>)
 800e8d2:	4293      	cmp	r3, r2
 800e8d4:	d13a      	bne.n	800e94c <UART_SetConfig+0x2e0>
 800e8d6:	4b18      	ldr	r3, [pc, #96]	; (800e938 <UART_SetConfig+0x2cc>)
 800e8d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e8dc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800e8e0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e8e4:	d01a      	beq.n	800e91c <UART_SetConfig+0x2b0>
 800e8e6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e8ea:	d81b      	bhi.n	800e924 <UART_SetConfig+0x2b8>
 800e8ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e8f0:	d00c      	beq.n	800e90c <UART_SetConfig+0x2a0>
 800e8f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e8f6:	d815      	bhi.n	800e924 <UART_SetConfig+0x2b8>
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	d003      	beq.n	800e904 <UART_SetConfig+0x298>
 800e8fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e900:	d008      	beq.n	800e914 <UART_SetConfig+0x2a8>
 800e902:	e00f      	b.n	800e924 <UART_SetConfig+0x2b8>
 800e904:	2300      	movs	r3, #0
 800e906:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e90a:	e022      	b.n	800e952 <UART_SetConfig+0x2e6>
 800e90c:	2302      	movs	r3, #2
 800e90e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e912:	e01e      	b.n	800e952 <UART_SetConfig+0x2e6>
 800e914:	2304      	movs	r3, #4
 800e916:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e91a:	e01a      	b.n	800e952 <UART_SetConfig+0x2e6>
 800e91c:	2308      	movs	r3, #8
 800e91e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e922:	e016      	b.n	800e952 <UART_SetConfig+0x2e6>
 800e924:	2310      	movs	r3, #16
 800e926:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e92a:	e012      	b.n	800e952 <UART_SetConfig+0x2e6>
 800e92c:	efff69f3 	.word	0xefff69f3
 800e930:	40008000 	.word	0x40008000
 800e934:	40013800 	.word	0x40013800
 800e938:	40021000 	.word	0x40021000
 800e93c:	40004400 	.word	0x40004400
 800e940:	40004800 	.word	0x40004800
 800e944:	40004c00 	.word	0x40004c00
 800e948:	40005000 	.word	0x40005000
 800e94c:	2310      	movs	r3, #16
 800e94e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e952:	68fb      	ldr	r3, [r7, #12]
 800e954:	681b      	ldr	r3, [r3, #0]
 800e956:	4a9f      	ldr	r2, [pc, #636]	; (800ebd4 <UART_SetConfig+0x568>)
 800e958:	4293      	cmp	r3, r2
 800e95a:	d17a      	bne.n	800ea52 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e95c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e960:	2b08      	cmp	r3, #8
 800e962:	d824      	bhi.n	800e9ae <UART_SetConfig+0x342>
 800e964:	a201      	add	r2, pc, #4	; (adr r2, 800e96c <UART_SetConfig+0x300>)
 800e966:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e96a:	bf00      	nop
 800e96c:	0800e991 	.word	0x0800e991
 800e970:	0800e9af 	.word	0x0800e9af
 800e974:	0800e999 	.word	0x0800e999
 800e978:	0800e9af 	.word	0x0800e9af
 800e97c:	0800e99f 	.word	0x0800e99f
 800e980:	0800e9af 	.word	0x0800e9af
 800e984:	0800e9af 	.word	0x0800e9af
 800e988:	0800e9af 	.word	0x0800e9af
 800e98c:	0800e9a7 	.word	0x0800e9a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e990:	f7fc f85e 	bl	800aa50 <HAL_RCC_GetPCLK1Freq>
 800e994:	61f8      	str	r0, [r7, #28]
        break;
 800e996:	e010      	b.n	800e9ba <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e998:	4b8f      	ldr	r3, [pc, #572]	; (800ebd8 <UART_SetConfig+0x56c>)
 800e99a:	61fb      	str	r3, [r7, #28]
        break;
 800e99c:	e00d      	b.n	800e9ba <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e99e:	f7fb ffbf 	bl	800a920 <HAL_RCC_GetSysClockFreq>
 800e9a2:	61f8      	str	r0, [r7, #28]
        break;
 800e9a4:	e009      	b.n	800e9ba <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e9a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e9aa:	61fb      	str	r3, [r7, #28]
        break;
 800e9ac:	e005      	b.n	800e9ba <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800e9ae:	2300      	movs	r3, #0
 800e9b0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800e9b2:	2301      	movs	r3, #1
 800e9b4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800e9b8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e9ba:	69fb      	ldr	r3, [r7, #28]
 800e9bc:	2b00      	cmp	r3, #0
 800e9be:	f000 80fb 	beq.w	800ebb8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800e9c2:	68fb      	ldr	r3, [r7, #12]
 800e9c4:	685a      	ldr	r2, [r3, #4]
 800e9c6:	4613      	mov	r3, r2
 800e9c8:	005b      	lsls	r3, r3, #1
 800e9ca:	4413      	add	r3, r2
 800e9cc:	69fa      	ldr	r2, [r7, #28]
 800e9ce:	429a      	cmp	r2, r3
 800e9d0:	d305      	bcc.n	800e9de <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800e9d2:	68fb      	ldr	r3, [r7, #12]
 800e9d4:	685b      	ldr	r3, [r3, #4]
 800e9d6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800e9d8:	69fa      	ldr	r2, [r7, #28]
 800e9da:	429a      	cmp	r2, r3
 800e9dc:	d903      	bls.n	800e9e6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800e9de:	2301      	movs	r3, #1
 800e9e0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800e9e4:	e0e8      	b.n	800ebb8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800e9e6:	69fb      	ldr	r3, [r7, #28]
 800e9e8:	2200      	movs	r2, #0
 800e9ea:	461c      	mov	r4, r3
 800e9ec:	4615      	mov	r5, r2
 800e9ee:	f04f 0200 	mov.w	r2, #0
 800e9f2:	f04f 0300 	mov.w	r3, #0
 800e9f6:	022b      	lsls	r3, r5, #8
 800e9f8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800e9fc:	0222      	lsls	r2, r4, #8
 800e9fe:	68f9      	ldr	r1, [r7, #12]
 800ea00:	6849      	ldr	r1, [r1, #4]
 800ea02:	0849      	lsrs	r1, r1, #1
 800ea04:	2000      	movs	r0, #0
 800ea06:	4688      	mov	r8, r1
 800ea08:	4681      	mov	r9, r0
 800ea0a:	eb12 0a08 	adds.w	sl, r2, r8
 800ea0e:	eb43 0b09 	adc.w	fp, r3, r9
 800ea12:	68fb      	ldr	r3, [r7, #12]
 800ea14:	685b      	ldr	r3, [r3, #4]
 800ea16:	2200      	movs	r2, #0
 800ea18:	603b      	str	r3, [r7, #0]
 800ea1a:	607a      	str	r2, [r7, #4]
 800ea1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ea20:	4650      	mov	r0, sl
 800ea22:	4659      	mov	r1, fp
 800ea24:	f7f2 f980 	bl	8000d28 <__aeabi_uldivmod>
 800ea28:	4602      	mov	r2, r0
 800ea2a:	460b      	mov	r3, r1
 800ea2c:	4613      	mov	r3, r2
 800ea2e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ea30:	69bb      	ldr	r3, [r7, #24]
 800ea32:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ea36:	d308      	bcc.n	800ea4a <UART_SetConfig+0x3de>
 800ea38:	69bb      	ldr	r3, [r7, #24]
 800ea3a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ea3e:	d204      	bcs.n	800ea4a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800ea40:	68fb      	ldr	r3, [r7, #12]
 800ea42:	681b      	ldr	r3, [r3, #0]
 800ea44:	69ba      	ldr	r2, [r7, #24]
 800ea46:	60da      	str	r2, [r3, #12]
 800ea48:	e0b6      	b.n	800ebb8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800ea4a:	2301      	movs	r3, #1
 800ea4c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800ea50:	e0b2      	b.n	800ebb8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ea52:	68fb      	ldr	r3, [r7, #12]
 800ea54:	69db      	ldr	r3, [r3, #28]
 800ea56:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ea5a:	d15e      	bne.n	800eb1a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800ea5c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ea60:	2b08      	cmp	r3, #8
 800ea62:	d828      	bhi.n	800eab6 <UART_SetConfig+0x44a>
 800ea64:	a201      	add	r2, pc, #4	; (adr r2, 800ea6c <UART_SetConfig+0x400>)
 800ea66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea6a:	bf00      	nop
 800ea6c:	0800ea91 	.word	0x0800ea91
 800ea70:	0800ea99 	.word	0x0800ea99
 800ea74:	0800eaa1 	.word	0x0800eaa1
 800ea78:	0800eab7 	.word	0x0800eab7
 800ea7c:	0800eaa7 	.word	0x0800eaa7
 800ea80:	0800eab7 	.word	0x0800eab7
 800ea84:	0800eab7 	.word	0x0800eab7
 800ea88:	0800eab7 	.word	0x0800eab7
 800ea8c:	0800eaaf 	.word	0x0800eaaf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ea90:	f7fb ffde 	bl	800aa50 <HAL_RCC_GetPCLK1Freq>
 800ea94:	61f8      	str	r0, [r7, #28]
        break;
 800ea96:	e014      	b.n	800eac2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ea98:	f7fb fff0 	bl	800aa7c <HAL_RCC_GetPCLK2Freq>
 800ea9c:	61f8      	str	r0, [r7, #28]
        break;
 800ea9e:	e010      	b.n	800eac2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800eaa0:	4b4d      	ldr	r3, [pc, #308]	; (800ebd8 <UART_SetConfig+0x56c>)
 800eaa2:	61fb      	str	r3, [r7, #28]
        break;
 800eaa4:	e00d      	b.n	800eac2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800eaa6:	f7fb ff3b 	bl	800a920 <HAL_RCC_GetSysClockFreq>
 800eaaa:	61f8      	str	r0, [r7, #28]
        break;
 800eaac:	e009      	b.n	800eac2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800eaae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800eab2:	61fb      	str	r3, [r7, #28]
        break;
 800eab4:	e005      	b.n	800eac2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800eab6:	2300      	movs	r3, #0
 800eab8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800eaba:	2301      	movs	r3, #1
 800eabc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800eac0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800eac2:	69fb      	ldr	r3, [r7, #28]
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	d077      	beq.n	800ebb8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800eac8:	69fb      	ldr	r3, [r7, #28]
 800eaca:	005a      	lsls	r2, r3, #1
 800eacc:	68fb      	ldr	r3, [r7, #12]
 800eace:	685b      	ldr	r3, [r3, #4]
 800ead0:	085b      	lsrs	r3, r3, #1
 800ead2:	441a      	add	r2, r3
 800ead4:	68fb      	ldr	r3, [r7, #12]
 800ead6:	685b      	ldr	r3, [r3, #4]
 800ead8:	fbb2 f3f3 	udiv	r3, r2, r3
 800eadc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800eade:	69bb      	ldr	r3, [r7, #24]
 800eae0:	2b0f      	cmp	r3, #15
 800eae2:	d916      	bls.n	800eb12 <UART_SetConfig+0x4a6>
 800eae4:	69bb      	ldr	r3, [r7, #24]
 800eae6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800eaea:	d212      	bcs.n	800eb12 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800eaec:	69bb      	ldr	r3, [r7, #24]
 800eaee:	b29b      	uxth	r3, r3
 800eaf0:	f023 030f 	bic.w	r3, r3, #15
 800eaf4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800eaf6:	69bb      	ldr	r3, [r7, #24]
 800eaf8:	085b      	lsrs	r3, r3, #1
 800eafa:	b29b      	uxth	r3, r3
 800eafc:	f003 0307 	and.w	r3, r3, #7
 800eb00:	b29a      	uxth	r2, r3
 800eb02:	8afb      	ldrh	r3, [r7, #22]
 800eb04:	4313      	orrs	r3, r2
 800eb06:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800eb08:	68fb      	ldr	r3, [r7, #12]
 800eb0a:	681b      	ldr	r3, [r3, #0]
 800eb0c:	8afa      	ldrh	r2, [r7, #22]
 800eb0e:	60da      	str	r2, [r3, #12]
 800eb10:	e052      	b.n	800ebb8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800eb12:	2301      	movs	r3, #1
 800eb14:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800eb18:	e04e      	b.n	800ebb8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800eb1a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800eb1e:	2b08      	cmp	r3, #8
 800eb20:	d827      	bhi.n	800eb72 <UART_SetConfig+0x506>
 800eb22:	a201      	add	r2, pc, #4	; (adr r2, 800eb28 <UART_SetConfig+0x4bc>)
 800eb24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb28:	0800eb4d 	.word	0x0800eb4d
 800eb2c:	0800eb55 	.word	0x0800eb55
 800eb30:	0800eb5d 	.word	0x0800eb5d
 800eb34:	0800eb73 	.word	0x0800eb73
 800eb38:	0800eb63 	.word	0x0800eb63
 800eb3c:	0800eb73 	.word	0x0800eb73
 800eb40:	0800eb73 	.word	0x0800eb73
 800eb44:	0800eb73 	.word	0x0800eb73
 800eb48:	0800eb6b 	.word	0x0800eb6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800eb4c:	f7fb ff80 	bl	800aa50 <HAL_RCC_GetPCLK1Freq>
 800eb50:	61f8      	str	r0, [r7, #28]
        break;
 800eb52:	e014      	b.n	800eb7e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800eb54:	f7fb ff92 	bl	800aa7c <HAL_RCC_GetPCLK2Freq>
 800eb58:	61f8      	str	r0, [r7, #28]
        break;
 800eb5a:	e010      	b.n	800eb7e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800eb5c:	4b1e      	ldr	r3, [pc, #120]	; (800ebd8 <UART_SetConfig+0x56c>)
 800eb5e:	61fb      	str	r3, [r7, #28]
        break;
 800eb60:	e00d      	b.n	800eb7e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800eb62:	f7fb fedd 	bl	800a920 <HAL_RCC_GetSysClockFreq>
 800eb66:	61f8      	str	r0, [r7, #28]
        break;
 800eb68:	e009      	b.n	800eb7e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800eb6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800eb6e:	61fb      	str	r3, [r7, #28]
        break;
 800eb70:	e005      	b.n	800eb7e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800eb72:	2300      	movs	r3, #0
 800eb74:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800eb76:	2301      	movs	r3, #1
 800eb78:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800eb7c:	bf00      	nop
    }

    if (pclk != 0U)
 800eb7e:	69fb      	ldr	r3, [r7, #28]
 800eb80:	2b00      	cmp	r3, #0
 800eb82:	d019      	beq.n	800ebb8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800eb84:	68fb      	ldr	r3, [r7, #12]
 800eb86:	685b      	ldr	r3, [r3, #4]
 800eb88:	085a      	lsrs	r2, r3, #1
 800eb8a:	69fb      	ldr	r3, [r7, #28]
 800eb8c:	441a      	add	r2, r3
 800eb8e:	68fb      	ldr	r3, [r7, #12]
 800eb90:	685b      	ldr	r3, [r3, #4]
 800eb92:	fbb2 f3f3 	udiv	r3, r2, r3
 800eb96:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800eb98:	69bb      	ldr	r3, [r7, #24]
 800eb9a:	2b0f      	cmp	r3, #15
 800eb9c:	d909      	bls.n	800ebb2 <UART_SetConfig+0x546>
 800eb9e:	69bb      	ldr	r3, [r7, #24]
 800eba0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800eba4:	d205      	bcs.n	800ebb2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800eba6:	69bb      	ldr	r3, [r7, #24]
 800eba8:	b29a      	uxth	r2, r3
 800ebaa:	68fb      	ldr	r3, [r7, #12]
 800ebac:	681b      	ldr	r3, [r3, #0]
 800ebae:	60da      	str	r2, [r3, #12]
 800ebb0:	e002      	b.n	800ebb8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800ebb2:	2301      	movs	r3, #1
 800ebb4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ebb8:	68fb      	ldr	r3, [r7, #12]
 800ebba:	2200      	movs	r2, #0
 800ebbc:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800ebbe:	68fb      	ldr	r3, [r7, #12]
 800ebc0:	2200      	movs	r2, #0
 800ebc2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800ebc4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800ebc8:	4618      	mov	r0, r3
 800ebca:	3728      	adds	r7, #40	; 0x28
 800ebcc:	46bd      	mov	sp, r7
 800ebce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ebd2:	bf00      	nop
 800ebd4:	40008000 	.word	0x40008000
 800ebd8:	00f42400 	.word	0x00f42400

0800ebdc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ebdc:	b480      	push	{r7}
 800ebde:	b083      	sub	sp, #12
 800ebe0:	af00      	add	r7, sp, #0
 800ebe2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ebe8:	f003 0301 	and.w	r3, r3, #1
 800ebec:	2b00      	cmp	r3, #0
 800ebee:	d00a      	beq.n	800ec06 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ebf0:	687b      	ldr	r3, [r7, #4]
 800ebf2:	681b      	ldr	r3, [r3, #0]
 800ebf4:	685b      	ldr	r3, [r3, #4]
 800ebf6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	681b      	ldr	r3, [r3, #0]
 800ec02:	430a      	orrs	r2, r1
 800ec04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ec0a:	f003 0302 	and.w	r3, r3, #2
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d00a      	beq.n	800ec28 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ec12:	687b      	ldr	r3, [r7, #4]
 800ec14:	681b      	ldr	r3, [r3, #0]
 800ec16:	685b      	ldr	r3, [r3, #4]
 800ec18:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	681b      	ldr	r3, [r3, #0]
 800ec24:	430a      	orrs	r2, r1
 800ec26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ec2c:	f003 0304 	and.w	r3, r3, #4
 800ec30:	2b00      	cmp	r3, #0
 800ec32:	d00a      	beq.n	800ec4a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	681b      	ldr	r3, [r3, #0]
 800ec38:	685b      	ldr	r3, [r3, #4]
 800ec3a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	681b      	ldr	r3, [r3, #0]
 800ec46:	430a      	orrs	r2, r1
 800ec48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ec4a:	687b      	ldr	r3, [r7, #4]
 800ec4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ec4e:	f003 0308 	and.w	r3, r3, #8
 800ec52:	2b00      	cmp	r3, #0
 800ec54:	d00a      	beq.n	800ec6c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	681b      	ldr	r3, [r3, #0]
 800ec5a:	685b      	ldr	r3, [r3, #4]
 800ec5c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	681b      	ldr	r3, [r3, #0]
 800ec68:	430a      	orrs	r2, r1
 800ec6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ec70:	f003 0310 	and.w	r3, r3, #16
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d00a      	beq.n	800ec8e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	681b      	ldr	r3, [r3, #0]
 800ec7c:	689b      	ldr	r3, [r3, #8]
 800ec7e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	681b      	ldr	r3, [r3, #0]
 800ec8a:	430a      	orrs	r2, r1
 800ec8c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ec92:	f003 0320 	and.w	r3, r3, #32
 800ec96:	2b00      	cmp	r3, #0
 800ec98:	d00a      	beq.n	800ecb0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	681b      	ldr	r3, [r3, #0]
 800ec9e:	689b      	ldr	r3, [r3, #8]
 800eca0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	681b      	ldr	r3, [r3, #0]
 800ecac:	430a      	orrs	r2, r1
 800ecae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ecb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ecb8:	2b00      	cmp	r3, #0
 800ecba:	d01a      	beq.n	800ecf2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	681b      	ldr	r3, [r3, #0]
 800ecc0:	685b      	ldr	r3, [r3, #4]
 800ecc2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	681b      	ldr	r3, [r3, #0]
 800ecce:	430a      	orrs	r2, r1
 800ecd0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ecd6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ecda:	d10a      	bne.n	800ecf2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	681b      	ldr	r3, [r3, #0]
 800ece0:	685b      	ldr	r3, [r3, #4]
 800ece2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800ece6:	687b      	ldr	r3, [r7, #4]
 800ece8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	681b      	ldr	r3, [r3, #0]
 800ecee:	430a      	orrs	r2, r1
 800ecf0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ecf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ecfa:	2b00      	cmp	r3, #0
 800ecfc:	d00a      	beq.n	800ed14 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ecfe:	687b      	ldr	r3, [r7, #4]
 800ed00:	681b      	ldr	r3, [r3, #0]
 800ed02:	685b      	ldr	r3, [r3, #4]
 800ed04:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	681b      	ldr	r3, [r3, #0]
 800ed10:	430a      	orrs	r2, r1
 800ed12:	605a      	str	r2, [r3, #4]
  }
}
 800ed14:	bf00      	nop
 800ed16:	370c      	adds	r7, #12
 800ed18:	46bd      	mov	sp, r7
 800ed1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed1e:	4770      	bx	lr

0800ed20 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ed20:	b580      	push	{r7, lr}
 800ed22:	b086      	sub	sp, #24
 800ed24:	af02      	add	r7, sp, #8
 800ed26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	2200      	movs	r2, #0
 800ed2c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ed30:	f7f8 fd7c 	bl	800782c <HAL_GetTick>
 800ed34:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	681b      	ldr	r3, [r3, #0]
 800ed3a:	681b      	ldr	r3, [r3, #0]
 800ed3c:	f003 0308 	and.w	r3, r3, #8
 800ed40:	2b08      	cmp	r3, #8
 800ed42:	d10e      	bne.n	800ed62 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ed44:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ed48:	9300      	str	r3, [sp, #0]
 800ed4a:	68fb      	ldr	r3, [r7, #12]
 800ed4c:	2200      	movs	r2, #0
 800ed4e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ed52:	6878      	ldr	r0, [r7, #4]
 800ed54:	f000 f82d 	bl	800edb2 <UART_WaitOnFlagUntilTimeout>
 800ed58:	4603      	mov	r3, r0
 800ed5a:	2b00      	cmp	r3, #0
 800ed5c:	d001      	beq.n	800ed62 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ed5e:	2303      	movs	r3, #3
 800ed60:	e023      	b.n	800edaa <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	681b      	ldr	r3, [r3, #0]
 800ed66:	681b      	ldr	r3, [r3, #0]
 800ed68:	f003 0304 	and.w	r3, r3, #4
 800ed6c:	2b04      	cmp	r3, #4
 800ed6e:	d10e      	bne.n	800ed8e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ed70:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ed74:	9300      	str	r3, [sp, #0]
 800ed76:	68fb      	ldr	r3, [r7, #12]
 800ed78:	2200      	movs	r2, #0
 800ed7a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800ed7e:	6878      	ldr	r0, [r7, #4]
 800ed80:	f000 f817 	bl	800edb2 <UART_WaitOnFlagUntilTimeout>
 800ed84:	4603      	mov	r3, r0
 800ed86:	2b00      	cmp	r3, #0
 800ed88:	d001      	beq.n	800ed8e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ed8a:	2303      	movs	r3, #3
 800ed8c:	e00d      	b.n	800edaa <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	2220      	movs	r2, #32
 800ed92:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	2220      	movs	r2, #32
 800ed98:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	2200      	movs	r2, #0
 800ed9e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	2200      	movs	r2, #0
 800eda4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800eda8:	2300      	movs	r3, #0
}
 800edaa:	4618      	mov	r0, r3
 800edac:	3710      	adds	r7, #16
 800edae:	46bd      	mov	sp, r7
 800edb0:	bd80      	pop	{r7, pc}

0800edb2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800edb2:	b580      	push	{r7, lr}
 800edb4:	b09c      	sub	sp, #112	; 0x70
 800edb6:	af00      	add	r7, sp, #0
 800edb8:	60f8      	str	r0, [r7, #12]
 800edba:	60b9      	str	r1, [r7, #8]
 800edbc:	603b      	str	r3, [r7, #0]
 800edbe:	4613      	mov	r3, r2
 800edc0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800edc2:	e0a5      	b.n	800ef10 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800edc4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800edc6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800edca:	f000 80a1 	beq.w	800ef10 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800edce:	f7f8 fd2d 	bl	800782c <HAL_GetTick>
 800edd2:	4602      	mov	r2, r0
 800edd4:	683b      	ldr	r3, [r7, #0]
 800edd6:	1ad3      	subs	r3, r2, r3
 800edd8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800edda:	429a      	cmp	r2, r3
 800eddc:	d302      	bcc.n	800ede4 <UART_WaitOnFlagUntilTimeout+0x32>
 800edde:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d13e      	bne.n	800ee62 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800ede4:	68fb      	ldr	r3, [r7, #12]
 800ede6:	681b      	ldr	r3, [r3, #0]
 800ede8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800edea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800edec:	e853 3f00 	ldrex	r3, [r3]
 800edf0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800edf2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800edf4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800edf8:	667b      	str	r3, [r7, #100]	; 0x64
 800edfa:	68fb      	ldr	r3, [r7, #12]
 800edfc:	681b      	ldr	r3, [r3, #0]
 800edfe:	461a      	mov	r2, r3
 800ee00:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ee02:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ee04:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee06:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ee08:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800ee0a:	e841 2300 	strex	r3, r2, [r1]
 800ee0e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800ee10:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ee12:	2b00      	cmp	r3, #0
 800ee14:	d1e6      	bne.n	800ede4 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ee16:	68fb      	ldr	r3, [r7, #12]
 800ee18:	681b      	ldr	r3, [r3, #0]
 800ee1a:	3308      	adds	r3, #8
 800ee1c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ee20:	e853 3f00 	ldrex	r3, [r3]
 800ee24:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ee26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee28:	f023 0301 	bic.w	r3, r3, #1
 800ee2c:	663b      	str	r3, [r7, #96]	; 0x60
 800ee2e:	68fb      	ldr	r3, [r7, #12]
 800ee30:	681b      	ldr	r3, [r3, #0]
 800ee32:	3308      	adds	r3, #8
 800ee34:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ee36:	64ba      	str	r2, [r7, #72]	; 0x48
 800ee38:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee3a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ee3c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ee3e:	e841 2300 	strex	r3, r2, [r1]
 800ee42:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800ee44:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ee46:	2b00      	cmp	r3, #0
 800ee48:	d1e5      	bne.n	800ee16 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800ee4a:	68fb      	ldr	r3, [r7, #12]
 800ee4c:	2220      	movs	r2, #32
 800ee4e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800ee50:	68fb      	ldr	r3, [r7, #12]
 800ee52:	2220      	movs	r2, #32
 800ee54:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800ee56:	68fb      	ldr	r3, [r7, #12]
 800ee58:	2200      	movs	r2, #0
 800ee5a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800ee5e:	2303      	movs	r3, #3
 800ee60:	e067      	b.n	800ef32 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800ee62:	68fb      	ldr	r3, [r7, #12]
 800ee64:	681b      	ldr	r3, [r3, #0]
 800ee66:	681b      	ldr	r3, [r3, #0]
 800ee68:	f003 0304 	and.w	r3, r3, #4
 800ee6c:	2b00      	cmp	r3, #0
 800ee6e:	d04f      	beq.n	800ef10 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ee70:	68fb      	ldr	r3, [r7, #12]
 800ee72:	681b      	ldr	r3, [r3, #0]
 800ee74:	69db      	ldr	r3, [r3, #28]
 800ee76:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ee7a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ee7e:	d147      	bne.n	800ef10 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ee80:	68fb      	ldr	r3, [r7, #12]
 800ee82:	681b      	ldr	r3, [r3, #0]
 800ee84:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ee88:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800ee8a:	68fb      	ldr	r3, [r7, #12]
 800ee8c:	681b      	ldr	r3, [r3, #0]
 800ee8e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee92:	e853 3f00 	ldrex	r3, [r3]
 800ee96:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ee98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee9a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800ee9e:	66fb      	str	r3, [r7, #108]	; 0x6c
 800eea0:	68fb      	ldr	r3, [r7, #12]
 800eea2:	681b      	ldr	r3, [r3, #0]
 800eea4:	461a      	mov	r2, r3
 800eea6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800eea8:	637b      	str	r3, [r7, #52]	; 0x34
 800eeaa:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eeac:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800eeae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800eeb0:	e841 2300 	strex	r3, r2, [r1]
 800eeb4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800eeb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eeb8:	2b00      	cmp	r3, #0
 800eeba:	d1e6      	bne.n	800ee8a <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800eebc:	68fb      	ldr	r3, [r7, #12]
 800eebe:	681b      	ldr	r3, [r3, #0]
 800eec0:	3308      	adds	r3, #8
 800eec2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eec4:	697b      	ldr	r3, [r7, #20]
 800eec6:	e853 3f00 	ldrex	r3, [r3]
 800eeca:	613b      	str	r3, [r7, #16]
   return(result);
 800eecc:	693b      	ldr	r3, [r7, #16]
 800eece:	f023 0301 	bic.w	r3, r3, #1
 800eed2:	66bb      	str	r3, [r7, #104]	; 0x68
 800eed4:	68fb      	ldr	r3, [r7, #12]
 800eed6:	681b      	ldr	r3, [r3, #0]
 800eed8:	3308      	adds	r3, #8
 800eeda:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800eedc:	623a      	str	r2, [r7, #32]
 800eede:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eee0:	69f9      	ldr	r1, [r7, #28]
 800eee2:	6a3a      	ldr	r2, [r7, #32]
 800eee4:	e841 2300 	strex	r3, r2, [r1]
 800eee8:	61bb      	str	r3, [r7, #24]
   return(result);
 800eeea:	69bb      	ldr	r3, [r7, #24]
 800eeec:	2b00      	cmp	r3, #0
 800eeee:	d1e5      	bne.n	800eebc <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800eef0:	68fb      	ldr	r3, [r7, #12]
 800eef2:	2220      	movs	r2, #32
 800eef4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800eef6:	68fb      	ldr	r3, [r7, #12]
 800eef8:	2220      	movs	r2, #32
 800eefa:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800eefc:	68fb      	ldr	r3, [r7, #12]
 800eefe:	2220      	movs	r2, #32
 800ef00:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ef04:	68fb      	ldr	r3, [r7, #12]
 800ef06:	2200      	movs	r2, #0
 800ef08:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800ef0c:	2303      	movs	r3, #3
 800ef0e:	e010      	b.n	800ef32 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ef10:	68fb      	ldr	r3, [r7, #12]
 800ef12:	681b      	ldr	r3, [r3, #0]
 800ef14:	69da      	ldr	r2, [r3, #28]
 800ef16:	68bb      	ldr	r3, [r7, #8]
 800ef18:	4013      	ands	r3, r2
 800ef1a:	68ba      	ldr	r2, [r7, #8]
 800ef1c:	429a      	cmp	r2, r3
 800ef1e:	bf0c      	ite	eq
 800ef20:	2301      	moveq	r3, #1
 800ef22:	2300      	movne	r3, #0
 800ef24:	b2db      	uxtb	r3, r3
 800ef26:	461a      	mov	r2, r3
 800ef28:	79fb      	ldrb	r3, [r7, #7]
 800ef2a:	429a      	cmp	r2, r3
 800ef2c:	f43f af4a 	beq.w	800edc4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ef30:	2300      	movs	r3, #0
}
 800ef32:	4618      	mov	r0, r3
 800ef34:	3770      	adds	r7, #112	; 0x70
 800ef36:	46bd      	mov	sp, r7
 800ef38:	bd80      	pop	{r7, pc}
	...

0800ef3c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ef3c:	b480      	push	{r7}
 800ef3e:	b097      	sub	sp, #92	; 0x5c
 800ef40:	af00      	add	r7, sp, #0
 800ef42:	60f8      	str	r0, [r7, #12]
 800ef44:	60b9      	str	r1, [r7, #8]
 800ef46:	4613      	mov	r3, r2
 800ef48:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800ef4a:	68fb      	ldr	r3, [r7, #12]
 800ef4c:	68ba      	ldr	r2, [r7, #8]
 800ef4e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800ef50:	68fb      	ldr	r3, [r7, #12]
 800ef52:	88fa      	ldrh	r2, [r7, #6]
 800ef54:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800ef58:	68fb      	ldr	r3, [r7, #12]
 800ef5a:	88fa      	ldrh	r2, [r7, #6]
 800ef5c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800ef60:	68fb      	ldr	r3, [r7, #12]
 800ef62:	2200      	movs	r2, #0
 800ef64:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800ef66:	68fb      	ldr	r3, [r7, #12]
 800ef68:	689b      	ldr	r3, [r3, #8]
 800ef6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ef6e:	d10e      	bne.n	800ef8e <UART_Start_Receive_IT+0x52>
 800ef70:	68fb      	ldr	r3, [r7, #12]
 800ef72:	691b      	ldr	r3, [r3, #16]
 800ef74:	2b00      	cmp	r3, #0
 800ef76:	d105      	bne.n	800ef84 <UART_Start_Receive_IT+0x48>
 800ef78:	68fb      	ldr	r3, [r7, #12]
 800ef7a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800ef7e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ef82:	e02d      	b.n	800efe0 <UART_Start_Receive_IT+0xa4>
 800ef84:	68fb      	ldr	r3, [r7, #12]
 800ef86:	22ff      	movs	r2, #255	; 0xff
 800ef88:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ef8c:	e028      	b.n	800efe0 <UART_Start_Receive_IT+0xa4>
 800ef8e:	68fb      	ldr	r3, [r7, #12]
 800ef90:	689b      	ldr	r3, [r3, #8]
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	d10d      	bne.n	800efb2 <UART_Start_Receive_IT+0x76>
 800ef96:	68fb      	ldr	r3, [r7, #12]
 800ef98:	691b      	ldr	r3, [r3, #16]
 800ef9a:	2b00      	cmp	r3, #0
 800ef9c:	d104      	bne.n	800efa8 <UART_Start_Receive_IT+0x6c>
 800ef9e:	68fb      	ldr	r3, [r7, #12]
 800efa0:	22ff      	movs	r2, #255	; 0xff
 800efa2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800efa6:	e01b      	b.n	800efe0 <UART_Start_Receive_IT+0xa4>
 800efa8:	68fb      	ldr	r3, [r7, #12]
 800efaa:	227f      	movs	r2, #127	; 0x7f
 800efac:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800efb0:	e016      	b.n	800efe0 <UART_Start_Receive_IT+0xa4>
 800efb2:	68fb      	ldr	r3, [r7, #12]
 800efb4:	689b      	ldr	r3, [r3, #8]
 800efb6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800efba:	d10d      	bne.n	800efd8 <UART_Start_Receive_IT+0x9c>
 800efbc:	68fb      	ldr	r3, [r7, #12]
 800efbe:	691b      	ldr	r3, [r3, #16]
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	d104      	bne.n	800efce <UART_Start_Receive_IT+0x92>
 800efc4:	68fb      	ldr	r3, [r7, #12]
 800efc6:	227f      	movs	r2, #127	; 0x7f
 800efc8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800efcc:	e008      	b.n	800efe0 <UART_Start_Receive_IT+0xa4>
 800efce:	68fb      	ldr	r3, [r7, #12]
 800efd0:	223f      	movs	r2, #63	; 0x3f
 800efd2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800efd6:	e003      	b.n	800efe0 <UART_Start_Receive_IT+0xa4>
 800efd8:	68fb      	ldr	r3, [r7, #12]
 800efda:	2200      	movs	r2, #0
 800efdc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800efe0:	68fb      	ldr	r3, [r7, #12]
 800efe2:	2200      	movs	r2, #0
 800efe4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800efe8:	68fb      	ldr	r3, [r7, #12]
 800efea:	2222      	movs	r2, #34	; 0x22
 800efec:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800efee:	68fb      	ldr	r3, [r7, #12]
 800eff0:	681b      	ldr	r3, [r3, #0]
 800eff2:	3308      	adds	r3, #8
 800eff4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eff6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800eff8:	e853 3f00 	ldrex	r3, [r3]
 800effc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800effe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f000:	f043 0301 	orr.w	r3, r3, #1
 800f004:	657b      	str	r3, [r7, #84]	; 0x54
 800f006:	68fb      	ldr	r3, [r7, #12]
 800f008:	681b      	ldr	r3, [r3, #0]
 800f00a:	3308      	adds	r3, #8
 800f00c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800f00e:	64ba      	str	r2, [r7, #72]	; 0x48
 800f010:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f012:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f014:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f016:	e841 2300 	strex	r3, r2, [r1]
 800f01a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800f01c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f01e:	2b00      	cmp	r3, #0
 800f020:	d1e5      	bne.n	800efee <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f022:	68fb      	ldr	r3, [r7, #12]
 800f024:	689b      	ldr	r3, [r3, #8]
 800f026:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f02a:	d107      	bne.n	800f03c <UART_Start_Receive_IT+0x100>
 800f02c:	68fb      	ldr	r3, [r7, #12]
 800f02e:	691b      	ldr	r3, [r3, #16]
 800f030:	2b00      	cmp	r3, #0
 800f032:	d103      	bne.n	800f03c <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800f034:	68fb      	ldr	r3, [r7, #12]
 800f036:	4a24      	ldr	r2, [pc, #144]	; (800f0c8 <UART_Start_Receive_IT+0x18c>)
 800f038:	665a      	str	r2, [r3, #100]	; 0x64
 800f03a:	e002      	b.n	800f042 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800f03c:	68fb      	ldr	r3, [r7, #12]
 800f03e:	4a23      	ldr	r2, [pc, #140]	; (800f0cc <UART_Start_Receive_IT+0x190>)
 800f040:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800f042:	68fb      	ldr	r3, [r7, #12]
 800f044:	2200      	movs	r2, #0
 800f046:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800f04a:	68fb      	ldr	r3, [r7, #12]
 800f04c:	691b      	ldr	r3, [r3, #16]
 800f04e:	2b00      	cmp	r3, #0
 800f050:	d019      	beq.n	800f086 <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800f052:	68fb      	ldr	r3, [r7, #12]
 800f054:	681b      	ldr	r3, [r3, #0]
 800f056:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f058:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f05a:	e853 3f00 	ldrex	r3, [r3]
 800f05e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f062:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800f066:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f068:	68fb      	ldr	r3, [r7, #12]
 800f06a:	681b      	ldr	r3, [r3, #0]
 800f06c:	461a      	mov	r2, r3
 800f06e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f070:	637b      	str	r3, [r7, #52]	; 0x34
 800f072:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f074:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800f076:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f078:	e841 2300 	strex	r3, r2, [r1]
 800f07c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800f07e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f080:	2b00      	cmp	r3, #0
 800f082:	d1e6      	bne.n	800f052 <UART_Start_Receive_IT+0x116>
 800f084:	e018      	b.n	800f0b8 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800f086:	68fb      	ldr	r3, [r7, #12]
 800f088:	681b      	ldr	r3, [r3, #0]
 800f08a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f08c:	697b      	ldr	r3, [r7, #20]
 800f08e:	e853 3f00 	ldrex	r3, [r3]
 800f092:	613b      	str	r3, [r7, #16]
   return(result);
 800f094:	693b      	ldr	r3, [r7, #16]
 800f096:	f043 0320 	orr.w	r3, r3, #32
 800f09a:	653b      	str	r3, [r7, #80]	; 0x50
 800f09c:	68fb      	ldr	r3, [r7, #12]
 800f09e:	681b      	ldr	r3, [r3, #0]
 800f0a0:	461a      	mov	r2, r3
 800f0a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f0a4:	623b      	str	r3, [r7, #32]
 800f0a6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f0a8:	69f9      	ldr	r1, [r7, #28]
 800f0aa:	6a3a      	ldr	r2, [r7, #32]
 800f0ac:	e841 2300 	strex	r3, r2, [r1]
 800f0b0:	61bb      	str	r3, [r7, #24]
   return(result);
 800f0b2:	69bb      	ldr	r3, [r7, #24]
 800f0b4:	2b00      	cmp	r3, #0
 800f0b6:	d1e6      	bne.n	800f086 <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800f0b8:	2300      	movs	r3, #0
}
 800f0ba:	4618      	mov	r0, r3
 800f0bc:	375c      	adds	r7, #92	; 0x5c
 800f0be:	46bd      	mov	sp, r7
 800f0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0c4:	4770      	bx	lr
 800f0c6:	bf00      	nop
 800f0c8:	0800f4f5 	.word	0x0800f4f5
 800f0cc:	0800f395 	.word	0x0800f395

0800f0d0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800f0d0:	b480      	push	{r7}
 800f0d2:	b089      	sub	sp, #36	; 0x24
 800f0d4:	af00      	add	r7, sp, #0
 800f0d6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	681b      	ldr	r3, [r3, #0]
 800f0dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f0de:	68fb      	ldr	r3, [r7, #12]
 800f0e0:	e853 3f00 	ldrex	r3, [r3]
 800f0e4:	60bb      	str	r3, [r7, #8]
   return(result);
 800f0e6:	68bb      	ldr	r3, [r7, #8]
 800f0e8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800f0ec:	61fb      	str	r3, [r7, #28]
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	681b      	ldr	r3, [r3, #0]
 800f0f2:	461a      	mov	r2, r3
 800f0f4:	69fb      	ldr	r3, [r7, #28]
 800f0f6:	61bb      	str	r3, [r7, #24]
 800f0f8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f0fa:	6979      	ldr	r1, [r7, #20]
 800f0fc:	69ba      	ldr	r2, [r7, #24]
 800f0fe:	e841 2300 	strex	r3, r2, [r1]
 800f102:	613b      	str	r3, [r7, #16]
   return(result);
 800f104:	693b      	ldr	r3, [r7, #16]
 800f106:	2b00      	cmp	r3, #0
 800f108:	d1e6      	bne.n	800f0d8 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f10a:	687b      	ldr	r3, [r7, #4]
 800f10c:	2220      	movs	r2, #32
 800f10e:	679a      	str	r2, [r3, #120]	; 0x78
}
 800f110:	bf00      	nop
 800f112:	3724      	adds	r7, #36	; 0x24
 800f114:	46bd      	mov	sp, r7
 800f116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f11a:	4770      	bx	lr

0800f11c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f11c:	b480      	push	{r7}
 800f11e:	b095      	sub	sp, #84	; 0x54
 800f120:	af00      	add	r7, sp, #0
 800f122:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	681b      	ldr	r3, [r3, #0]
 800f128:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f12a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f12c:	e853 3f00 	ldrex	r3, [r3]
 800f130:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800f132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f134:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f138:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f13a:	687b      	ldr	r3, [r7, #4]
 800f13c:	681b      	ldr	r3, [r3, #0]
 800f13e:	461a      	mov	r2, r3
 800f140:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f142:	643b      	str	r3, [r7, #64]	; 0x40
 800f144:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f146:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f148:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800f14a:	e841 2300 	strex	r3, r2, [r1]
 800f14e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800f150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f152:	2b00      	cmp	r3, #0
 800f154:	d1e6      	bne.n	800f124 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	681b      	ldr	r3, [r3, #0]
 800f15a:	3308      	adds	r3, #8
 800f15c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f15e:	6a3b      	ldr	r3, [r7, #32]
 800f160:	e853 3f00 	ldrex	r3, [r3]
 800f164:	61fb      	str	r3, [r7, #28]
   return(result);
 800f166:	69fb      	ldr	r3, [r7, #28]
 800f168:	f023 0301 	bic.w	r3, r3, #1
 800f16c:	64bb      	str	r3, [r7, #72]	; 0x48
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	681b      	ldr	r3, [r3, #0]
 800f172:	3308      	adds	r3, #8
 800f174:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f176:	62fa      	str	r2, [r7, #44]	; 0x2c
 800f178:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f17a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f17c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f17e:	e841 2300 	strex	r3, r2, [r1]
 800f182:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f186:	2b00      	cmp	r3, #0
 800f188:	d1e5      	bne.n	800f156 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f18e:	2b01      	cmp	r3, #1
 800f190:	d118      	bne.n	800f1c4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	681b      	ldr	r3, [r3, #0]
 800f196:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f198:	68fb      	ldr	r3, [r7, #12]
 800f19a:	e853 3f00 	ldrex	r3, [r3]
 800f19e:	60bb      	str	r3, [r7, #8]
   return(result);
 800f1a0:	68bb      	ldr	r3, [r7, #8]
 800f1a2:	f023 0310 	bic.w	r3, r3, #16
 800f1a6:	647b      	str	r3, [r7, #68]	; 0x44
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	681b      	ldr	r3, [r3, #0]
 800f1ac:	461a      	mov	r2, r3
 800f1ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f1b0:	61bb      	str	r3, [r7, #24]
 800f1b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f1b4:	6979      	ldr	r1, [r7, #20]
 800f1b6:	69ba      	ldr	r2, [r7, #24]
 800f1b8:	e841 2300 	strex	r3, r2, [r1]
 800f1bc:	613b      	str	r3, [r7, #16]
   return(result);
 800f1be:	693b      	ldr	r3, [r7, #16]
 800f1c0:	2b00      	cmp	r3, #0
 800f1c2:	d1e6      	bne.n	800f192 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	2220      	movs	r2, #32
 800f1c8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	2200      	movs	r2, #0
 800f1ce:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	2200      	movs	r2, #0
 800f1d4:	665a      	str	r2, [r3, #100]	; 0x64
}
 800f1d6:	bf00      	nop
 800f1d8:	3754      	adds	r7, #84	; 0x54
 800f1da:	46bd      	mov	sp, r7
 800f1dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1e0:	4770      	bx	lr

0800f1e2 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800f1e2:	b580      	push	{r7, lr}
 800f1e4:	b090      	sub	sp, #64	; 0x40
 800f1e6:	af00      	add	r7, sp, #0
 800f1e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f1ee:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	681b      	ldr	r3, [r3, #0]
 800f1f4:	681b      	ldr	r3, [r3, #0]
 800f1f6:	f003 0320 	and.w	r3, r3, #32
 800f1fa:	2b00      	cmp	r3, #0
 800f1fc:	d137      	bne.n	800f26e <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800f1fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f200:	2200      	movs	r2, #0
 800f202:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800f206:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f208:	681b      	ldr	r3, [r3, #0]
 800f20a:	3308      	adds	r3, #8
 800f20c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f20e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f210:	e853 3f00 	ldrex	r3, [r3]
 800f214:	623b      	str	r3, [r7, #32]
   return(result);
 800f216:	6a3b      	ldr	r3, [r7, #32]
 800f218:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f21c:	63bb      	str	r3, [r7, #56]	; 0x38
 800f21e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f220:	681b      	ldr	r3, [r3, #0]
 800f222:	3308      	adds	r3, #8
 800f224:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f226:	633a      	str	r2, [r7, #48]	; 0x30
 800f228:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f22a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f22c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f22e:	e841 2300 	strex	r3, r2, [r1]
 800f232:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800f234:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f236:	2b00      	cmp	r3, #0
 800f238:	d1e5      	bne.n	800f206 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f23a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f23c:	681b      	ldr	r3, [r3, #0]
 800f23e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f240:	693b      	ldr	r3, [r7, #16]
 800f242:	e853 3f00 	ldrex	r3, [r3]
 800f246:	60fb      	str	r3, [r7, #12]
   return(result);
 800f248:	68fb      	ldr	r3, [r7, #12]
 800f24a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f24e:	637b      	str	r3, [r7, #52]	; 0x34
 800f250:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f252:	681b      	ldr	r3, [r3, #0]
 800f254:	461a      	mov	r2, r3
 800f256:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f258:	61fb      	str	r3, [r7, #28]
 800f25a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f25c:	69b9      	ldr	r1, [r7, #24]
 800f25e:	69fa      	ldr	r2, [r7, #28]
 800f260:	e841 2300 	strex	r3, r2, [r1]
 800f264:	617b      	str	r3, [r7, #20]
   return(result);
 800f266:	697b      	ldr	r3, [r7, #20]
 800f268:	2b00      	cmp	r3, #0
 800f26a:	d1e6      	bne.n	800f23a <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800f26c:	e002      	b.n	800f274 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800f26e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800f270:	f7f5 fe90 	bl	8004f94 <HAL_UART_TxCpltCallback>
}
 800f274:	bf00      	nop
 800f276:	3740      	adds	r7, #64	; 0x40
 800f278:	46bd      	mov	sp, r7
 800f27a:	bd80      	pop	{r7, pc}

0800f27c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800f27c:	b580      	push	{r7, lr}
 800f27e:	b084      	sub	sp, #16
 800f280:	af00      	add	r7, sp, #0
 800f282:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f284:	687b      	ldr	r3, [r7, #4]
 800f286:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f288:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800f28a:	68f8      	ldr	r0, [r7, #12]
 800f28c:	f7ff f9d8 	bl	800e640 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f290:	bf00      	nop
 800f292:	3710      	adds	r7, #16
 800f294:	46bd      	mov	sp, r7
 800f296:	bd80      	pop	{r7, pc}

0800f298 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800f298:	b580      	push	{r7, lr}
 800f29a:	b086      	sub	sp, #24
 800f29c:	af00      	add	r7, sp, #0
 800f29e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f2a4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800f2a6:	697b      	ldr	r3, [r7, #20]
 800f2a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f2aa:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800f2ac:	697b      	ldr	r3, [r7, #20]
 800f2ae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f2b0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800f2b2:	697b      	ldr	r3, [r7, #20]
 800f2b4:	681b      	ldr	r3, [r3, #0]
 800f2b6:	689b      	ldr	r3, [r3, #8]
 800f2b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f2bc:	2b80      	cmp	r3, #128	; 0x80
 800f2be:	d109      	bne.n	800f2d4 <UART_DMAError+0x3c>
 800f2c0:	693b      	ldr	r3, [r7, #16]
 800f2c2:	2b21      	cmp	r3, #33	; 0x21
 800f2c4:	d106      	bne.n	800f2d4 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800f2c6:	697b      	ldr	r3, [r7, #20]
 800f2c8:	2200      	movs	r2, #0
 800f2ca:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800f2ce:	6978      	ldr	r0, [r7, #20]
 800f2d0:	f7ff fefe 	bl	800f0d0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800f2d4:	697b      	ldr	r3, [r7, #20]
 800f2d6:	681b      	ldr	r3, [r3, #0]
 800f2d8:	689b      	ldr	r3, [r3, #8]
 800f2da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f2de:	2b40      	cmp	r3, #64	; 0x40
 800f2e0:	d109      	bne.n	800f2f6 <UART_DMAError+0x5e>
 800f2e2:	68fb      	ldr	r3, [r7, #12]
 800f2e4:	2b22      	cmp	r3, #34	; 0x22
 800f2e6:	d106      	bne.n	800f2f6 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800f2e8:	697b      	ldr	r3, [r7, #20]
 800f2ea:	2200      	movs	r2, #0
 800f2ec:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800f2f0:	6978      	ldr	r0, [r7, #20]
 800f2f2:	f7ff ff13 	bl	800f11c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800f2f6:	697b      	ldr	r3, [r7, #20]
 800f2f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f2fc:	f043 0210 	orr.w	r2, r3, #16
 800f300:	697b      	ldr	r3, [r7, #20]
 800f302:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f306:	6978      	ldr	r0, [r7, #20]
 800f308:	f7f5 fe68 	bl	8004fdc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f30c:	bf00      	nop
 800f30e:	3718      	adds	r7, #24
 800f310:	46bd      	mov	sp, r7
 800f312:	bd80      	pop	{r7, pc}

0800f314 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f314:	b580      	push	{r7, lr}
 800f316:	b084      	sub	sp, #16
 800f318:	af00      	add	r7, sp, #0
 800f31a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f320:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800f322:	68fb      	ldr	r3, [r7, #12]
 800f324:	2200      	movs	r2, #0
 800f326:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800f32a:	68fb      	ldr	r3, [r7, #12]
 800f32c:	2200      	movs	r2, #0
 800f32e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f332:	68f8      	ldr	r0, [r7, #12]
 800f334:	f7f5 fe52 	bl	8004fdc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f338:	bf00      	nop
 800f33a:	3710      	adds	r7, #16
 800f33c:	46bd      	mov	sp, r7
 800f33e:	bd80      	pop	{r7, pc}

0800f340 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f340:	b580      	push	{r7, lr}
 800f342:	b088      	sub	sp, #32
 800f344:	af00      	add	r7, sp, #0
 800f346:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	681b      	ldr	r3, [r3, #0]
 800f34c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f34e:	68fb      	ldr	r3, [r7, #12]
 800f350:	e853 3f00 	ldrex	r3, [r3]
 800f354:	60bb      	str	r3, [r7, #8]
   return(result);
 800f356:	68bb      	ldr	r3, [r7, #8]
 800f358:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f35c:	61fb      	str	r3, [r7, #28]
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	681b      	ldr	r3, [r3, #0]
 800f362:	461a      	mov	r2, r3
 800f364:	69fb      	ldr	r3, [r7, #28]
 800f366:	61bb      	str	r3, [r7, #24]
 800f368:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f36a:	6979      	ldr	r1, [r7, #20]
 800f36c:	69ba      	ldr	r2, [r7, #24]
 800f36e:	e841 2300 	strex	r3, r2, [r1]
 800f372:	613b      	str	r3, [r7, #16]
   return(result);
 800f374:	693b      	ldr	r3, [r7, #16]
 800f376:	2b00      	cmp	r3, #0
 800f378:	d1e6      	bne.n	800f348 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	2220      	movs	r2, #32
 800f37e:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	2200      	movs	r2, #0
 800f384:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800f386:	6878      	ldr	r0, [r7, #4]
 800f388:	f7f5 fe04 	bl	8004f94 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f38c:	bf00      	nop
 800f38e:	3720      	adds	r7, #32
 800f390:	46bd      	mov	sp, r7
 800f392:	bd80      	pop	{r7, pc}

0800f394 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800f394:	b580      	push	{r7, lr}
 800f396:	b096      	sub	sp, #88	; 0x58
 800f398:	af00      	add	r7, sp, #0
 800f39a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800f3a2:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f3aa:	2b22      	cmp	r3, #34	; 0x22
 800f3ac:	f040 8094 	bne.w	800f4d8 <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	681b      	ldr	r3, [r3, #0]
 800f3b4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800f3b6:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800f3ba:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800f3be:	b2d9      	uxtb	r1, r3
 800f3c0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800f3c4:	b2da      	uxtb	r2, r3
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f3ca:	400a      	ands	r2, r1
 800f3cc:	b2d2      	uxtb	r2, r2
 800f3ce:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f3d4:	1c5a      	adds	r2, r3, #1
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800f3e0:	b29b      	uxth	r3, r3
 800f3e2:	3b01      	subs	r3, #1
 800f3e4:	b29a      	uxth	r2, r3
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800f3f2:	b29b      	uxth	r3, r3
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	d179      	bne.n	800f4ec <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	681b      	ldr	r3, [r3, #0]
 800f3fc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f3fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f400:	e853 3f00 	ldrex	r3, [r3]
 800f404:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800f406:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f408:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f40c:	653b      	str	r3, [r7, #80]	; 0x50
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	681b      	ldr	r3, [r3, #0]
 800f412:	461a      	mov	r2, r3
 800f414:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f416:	647b      	str	r3, [r7, #68]	; 0x44
 800f418:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f41a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f41c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f41e:	e841 2300 	strex	r3, r2, [r1]
 800f422:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800f424:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f426:	2b00      	cmp	r3, #0
 800f428:	d1e6      	bne.n	800f3f8 <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	681b      	ldr	r3, [r3, #0]
 800f42e:	3308      	adds	r3, #8
 800f430:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f434:	e853 3f00 	ldrex	r3, [r3]
 800f438:	623b      	str	r3, [r7, #32]
   return(result);
 800f43a:	6a3b      	ldr	r3, [r7, #32]
 800f43c:	f023 0301 	bic.w	r3, r3, #1
 800f440:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	681b      	ldr	r3, [r3, #0]
 800f446:	3308      	adds	r3, #8
 800f448:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f44a:	633a      	str	r2, [r7, #48]	; 0x30
 800f44c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f44e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f450:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f452:	e841 2300 	strex	r3, r2, [r1]
 800f456:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800f458:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f45a:	2b00      	cmp	r3, #0
 800f45c:	d1e5      	bne.n	800f42a <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	2220      	movs	r2, #32
 800f462:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	2200      	movs	r2, #0
 800f468:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f46e:	2b01      	cmp	r3, #1
 800f470:	d12e      	bne.n	800f4d0 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	2200      	movs	r2, #0
 800f476:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f478:	687b      	ldr	r3, [r7, #4]
 800f47a:	681b      	ldr	r3, [r3, #0]
 800f47c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f47e:	693b      	ldr	r3, [r7, #16]
 800f480:	e853 3f00 	ldrex	r3, [r3]
 800f484:	60fb      	str	r3, [r7, #12]
   return(result);
 800f486:	68fb      	ldr	r3, [r7, #12]
 800f488:	f023 0310 	bic.w	r3, r3, #16
 800f48c:	64bb      	str	r3, [r7, #72]	; 0x48
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	681b      	ldr	r3, [r3, #0]
 800f492:	461a      	mov	r2, r3
 800f494:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f496:	61fb      	str	r3, [r7, #28]
 800f498:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f49a:	69b9      	ldr	r1, [r7, #24]
 800f49c:	69fa      	ldr	r2, [r7, #28]
 800f49e:	e841 2300 	strex	r3, r2, [r1]
 800f4a2:	617b      	str	r3, [r7, #20]
   return(result);
 800f4a4:	697b      	ldr	r3, [r7, #20]
 800f4a6:	2b00      	cmp	r3, #0
 800f4a8:	d1e6      	bne.n	800f478 <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	681b      	ldr	r3, [r3, #0]
 800f4ae:	69db      	ldr	r3, [r3, #28]
 800f4b0:	f003 0310 	and.w	r3, r3, #16
 800f4b4:	2b10      	cmp	r3, #16
 800f4b6:	d103      	bne.n	800f4c0 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	681b      	ldr	r3, [r3, #0]
 800f4bc:	2210      	movs	r2, #16
 800f4be:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800f4c6:	4619      	mov	r1, r3
 800f4c8:	6878      	ldr	r0, [r7, #4]
 800f4ca:	f7ff f8c3 	bl	800e654 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f4ce:	e00d      	b.n	800f4ec <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800f4d0:	6878      	ldr	r0, [r7, #4]
 800f4d2:	f7f5 fdad 	bl	8005030 <HAL_UART_RxCpltCallback>
}
 800f4d6:	e009      	b.n	800f4ec <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	681b      	ldr	r3, [r3, #0]
 800f4dc:	8b1b      	ldrh	r3, [r3, #24]
 800f4de:	b29a      	uxth	r2, r3
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	681b      	ldr	r3, [r3, #0]
 800f4e4:	f042 0208 	orr.w	r2, r2, #8
 800f4e8:	b292      	uxth	r2, r2
 800f4ea:	831a      	strh	r2, [r3, #24]
}
 800f4ec:	bf00      	nop
 800f4ee:	3758      	adds	r7, #88	; 0x58
 800f4f0:	46bd      	mov	sp, r7
 800f4f2:	bd80      	pop	{r7, pc}

0800f4f4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800f4f4:	b580      	push	{r7, lr}
 800f4f6:	b096      	sub	sp, #88	; 0x58
 800f4f8:	af00      	add	r7, sp, #0
 800f4fa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800f502:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f50a:	2b22      	cmp	r3, #34	; 0x22
 800f50c:	f040 8094 	bne.w	800f638 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	681b      	ldr	r3, [r3, #0]
 800f514:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800f516:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f51e:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800f520:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800f524:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800f528:	4013      	ands	r3, r2
 800f52a:	b29a      	uxth	r2, r3
 800f52c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f52e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f534:	1c9a      	adds	r2, r3, #2
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800f540:	b29b      	uxth	r3, r3
 800f542:	3b01      	subs	r3, #1
 800f544:	b29a      	uxth	r2, r3
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800f552:	b29b      	uxth	r3, r3
 800f554:	2b00      	cmp	r3, #0
 800f556:	d179      	bne.n	800f64c <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	681b      	ldr	r3, [r3, #0]
 800f55c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f55e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f560:	e853 3f00 	ldrex	r3, [r3]
 800f564:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800f566:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f568:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f56c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	681b      	ldr	r3, [r3, #0]
 800f572:	461a      	mov	r2, r3
 800f574:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f576:	643b      	str	r3, [r7, #64]	; 0x40
 800f578:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f57a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f57c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800f57e:	e841 2300 	strex	r3, r2, [r1]
 800f582:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800f584:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f586:	2b00      	cmp	r3, #0
 800f588:	d1e6      	bne.n	800f558 <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	681b      	ldr	r3, [r3, #0]
 800f58e:	3308      	adds	r3, #8
 800f590:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f592:	6a3b      	ldr	r3, [r7, #32]
 800f594:	e853 3f00 	ldrex	r3, [r3]
 800f598:	61fb      	str	r3, [r7, #28]
   return(result);
 800f59a:	69fb      	ldr	r3, [r7, #28]
 800f59c:	f023 0301 	bic.w	r3, r3, #1
 800f5a0:	64bb      	str	r3, [r7, #72]	; 0x48
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	3308      	adds	r3, #8
 800f5a8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f5aa:	62fa      	str	r2, [r7, #44]	; 0x2c
 800f5ac:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f5b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f5b2:	e841 2300 	strex	r3, r2, [r1]
 800f5b6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f5b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f5ba:	2b00      	cmp	r3, #0
 800f5bc:	d1e5      	bne.n	800f58a <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	2220      	movs	r2, #32
 800f5c2:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	2200      	movs	r2, #0
 800f5c8:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f5ca:	687b      	ldr	r3, [r7, #4]
 800f5cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f5ce:	2b01      	cmp	r3, #1
 800f5d0:	d12e      	bne.n	800f630 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f5d2:	687b      	ldr	r3, [r7, #4]
 800f5d4:	2200      	movs	r2, #0
 800f5d6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f5d8:	687b      	ldr	r3, [r7, #4]
 800f5da:	681b      	ldr	r3, [r3, #0]
 800f5dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5de:	68fb      	ldr	r3, [r7, #12]
 800f5e0:	e853 3f00 	ldrex	r3, [r3]
 800f5e4:	60bb      	str	r3, [r7, #8]
   return(result);
 800f5e6:	68bb      	ldr	r3, [r7, #8]
 800f5e8:	f023 0310 	bic.w	r3, r3, #16
 800f5ec:	647b      	str	r3, [r7, #68]	; 0x44
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	681b      	ldr	r3, [r3, #0]
 800f5f2:	461a      	mov	r2, r3
 800f5f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f5f6:	61bb      	str	r3, [r7, #24]
 800f5f8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5fa:	6979      	ldr	r1, [r7, #20]
 800f5fc:	69ba      	ldr	r2, [r7, #24]
 800f5fe:	e841 2300 	strex	r3, r2, [r1]
 800f602:	613b      	str	r3, [r7, #16]
   return(result);
 800f604:	693b      	ldr	r3, [r7, #16]
 800f606:	2b00      	cmp	r3, #0
 800f608:	d1e6      	bne.n	800f5d8 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800f60a:	687b      	ldr	r3, [r7, #4]
 800f60c:	681b      	ldr	r3, [r3, #0]
 800f60e:	69db      	ldr	r3, [r3, #28]
 800f610:	f003 0310 	and.w	r3, r3, #16
 800f614:	2b10      	cmp	r3, #16
 800f616:	d103      	bne.n	800f620 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	681b      	ldr	r3, [r3, #0]
 800f61c:	2210      	movs	r2, #16
 800f61e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f620:	687b      	ldr	r3, [r7, #4]
 800f622:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800f626:	4619      	mov	r1, r3
 800f628:	6878      	ldr	r0, [r7, #4]
 800f62a:	f7ff f813 	bl	800e654 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f62e:	e00d      	b.n	800f64c <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800f630:	6878      	ldr	r0, [r7, #4]
 800f632:	f7f5 fcfd 	bl	8005030 <HAL_UART_RxCpltCallback>
}
 800f636:	e009      	b.n	800f64c <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	681b      	ldr	r3, [r3, #0]
 800f63c:	8b1b      	ldrh	r3, [r3, #24]
 800f63e:	b29a      	uxth	r2, r3
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	681b      	ldr	r3, [r3, #0]
 800f644:	f042 0208 	orr.w	r2, r2, #8
 800f648:	b292      	uxth	r2, r2
 800f64a:	831a      	strh	r2, [r3, #24]
}
 800f64c:	bf00      	nop
 800f64e:	3758      	adds	r7, #88	; 0x58
 800f650:	46bd      	mov	sp, r7
 800f652:	bd80      	pop	{r7, pc}

0800f654 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800f654:	b480      	push	{r7}
 800f656:	b083      	sub	sp, #12
 800f658:	af00      	add	r7, sp, #0
 800f65a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800f65c:	bf00      	nop
 800f65e:	370c      	adds	r7, #12
 800f660:	46bd      	mov	sp, r7
 800f662:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f666:	4770      	bx	lr

0800f668 <atof>:
 800f668:	2100      	movs	r1, #0
 800f66a:	f001 bcf7 	b.w	801105c <strtod>

0800f66e <atoi>:
 800f66e:	220a      	movs	r2, #10
 800f670:	2100      	movs	r1, #0
 800f672:	f001 bd81 	b.w	8011178 <strtol>

0800f676 <atol>:
 800f676:	220a      	movs	r2, #10
 800f678:	2100      	movs	r1, #0
 800f67a:	f001 bd7d 	b.w	8011178 <strtol>
	...

0800f680 <calloc>:
 800f680:	4b02      	ldr	r3, [pc, #8]	; (800f68c <calloc+0xc>)
 800f682:	460a      	mov	r2, r1
 800f684:	4601      	mov	r1, r0
 800f686:	6818      	ldr	r0, [r3, #0]
 800f688:	f000 b8fe 	b.w	800f888 <_calloc_r>
 800f68c:	20000260 	.word	0x20000260

0800f690 <__errno>:
 800f690:	4b01      	ldr	r3, [pc, #4]	; (800f698 <__errno+0x8>)
 800f692:	6818      	ldr	r0, [r3, #0]
 800f694:	4770      	bx	lr
 800f696:	bf00      	nop
 800f698:	20000260 	.word	0x20000260

0800f69c <gmtime_r>:
 800f69c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f6a0:	e9d0 6700 	ldrd	r6, r7, [r0]
 800f6a4:	460c      	mov	r4, r1
 800f6a6:	4a4f      	ldr	r2, [pc, #316]	; (800f7e4 <gmtime_r+0x148>)
 800f6a8:	2300      	movs	r3, #0
 800f6aa:	4630      	mov	r0, r6
 800f6ac:	4639      	mov	r1, r7
 800f6ae:	f7f1 faeb 	bl	8000c88 <__aeabi_ldivmod>
 800f6b2:	4639      	mov	r1, r7
 800f6b4:	4605      	mov	r5, r0
 800f6b6:	4a4b      	ldr	r2, [pc, #300]	; (800f7e4 <gmtime_r+0x148>)
 800f6b8:	4630      	mov	r0, r6
 800f6ba:	2300      	movs	r3, #0
 800f6bc:	f7f1 fae4 	bl	8000c88 <__aeabi_ldivmod>
 800f6c0:	2a00      	cmp	r2, #0
 800f6c2:	f505 202f 	add.w	r0, r5, #716800	; 0xaf000
 800f6c6:	bfb7      	itett	lt
 800f6c8:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 800f6cc:	f600 236c 	addwge	r3, r0, #2668	; 0xa6c
 800f6d0:	f600 236b 	addwlt	r3, r0, #2667	; 0xa6b
 800f6d4:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 800f6d8:	f44f 6061 	mov.w	r0, #3600	; 0xe10
 800f6dc:	fbb2 f1f0 	udiv	r1, r2, r0
 800f6e0:	fb00 2211 	mls	r2, r0, r1, r2
 800f6e4:	203c      	movs	r0, #60	; 0x3c
 800f6e6:	60a1      	str	r1, [r4, #8]
 800f6e8:	fbb2 f1f0 	udiv	r1, r2, r0
 800f6ec:	fb00 2211 	mls	r2, r0, r1, r2
 800f6f0:	6061      	str	r1, [r4, #4]
 800f6f2:	6022      	str	r2, [r4, #0]
 800f6f4:	2107      	movs	r1, #7
 800f6f6:	1cda      	adds	r2, r3, #3
 800f6f8:	fb92 f1f1 	sdiv	r1, r2, r1
 800f6fc:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800f700:	1a52      	subs	r2, r2, r1
 800f702:	bf48      	it	mi
 800f704:	3207      	addmi	r2, #7
 800f706:	4d38      	ldr	r5, [pc, #224]	; (800f7e8 <gmtime_r+0x14c>)
 800f708:	4838      	ldr	r0, [pc, #224]	; (800f7ec <gmtime_r+0x150>)
 800f70a:	61a2      	str	r2, [r4, #24]
 800f70c:	2b00      	cmp	r3, #0
 800f70e:	bfb7      	itett	lt
 800f710:	f5a3 320e 	sublt.w	r2, r3, #145408	; 0x23800
 800f714:	fb93 f5f5 	sdivge	r5, r3, r5
 800f718:	f5a2 722c 	sublt.w	r2, r2, #688	; 0x2b0
 800f71c:	fb92 f5f5 	sdivlt	r5, r2, r5
 800f720:	fb00 3005 	mla	r0, r0, r5, r3
 800f724:	f648 62ac 	movw	r2, #36524	; 0x8eac
 800f728:	fbb0 f2f2 	udiv	r2, r0, r2
 800f72c:	4402      	add	r2, r0
 800f72e:	f240 53b4 	movw	r3, #1460	; 0x5b4
 800f732:	fbb0 f1f3 	udiv	r1, r0, r3
 800f736:	1a52      	subs	r2, r2, r1
 800f738:	f240 1c6d 	movw	ip, #365	; 0x16d
 800f73c:	492c      	ldr	r1, [pc, #176]	; (800f7f0 <gmtime_r+0x154>)
 800f73e:	fbb0 f1f1 	udiv	r1, r0, r1
 800f742:	2764      	movs	r7, #100	; 0x64
 800f744:	1a52      	subs	r2, r2, r1
 800f746:	fbb2 f1fc 	udiv	r1, r2, ip
 800f74a:	fbb2 f3f3 	udiv	r3, r2, r3
 800f74e:	fbb1 f6f7 	udiv	r6, r1, r7
 800f752:	1af3      	subs	r3, r6, r3
 800f754:	4403      	add	r3, r0
 800f756:	fb0c 3311 	mls	r3, ip, r1, r3
 800f75a:	2299      	movs	r2, #153	; 0x99
 800f75c:	eb03 0e83 	add.w	lr, r3, r3, lsl #2
 800f760:	f10e 0e02 	add.w	lr, lr, #2
 800f764:	f103 0c01 	add.w	ip, r3, #1
 800f768:	fbbe f0f2 	udiv	r0, lr, r2
 800f76c:	4342      	muls	r2, r0
 800f76e:	3202      	adds	r2, #2
 800f770:	f04f 0805 	mov.w	r8, #5
 800f774:	fbb2 f2f8 	udiv	r2, r2, r8
 800f778:	ebac 0c02 	sub.w	ip, ip, r2
 800f77c:	f240 52f9 	movw	r2, #1529	; 0x5f9
 800f780:	4596      	cmp	lr, r2
 800f782:	bf94      	ite	ls
 800f784:	2202      	movls	r2, #2
 800f786:	f06f 0209 	mvnhi.w	r2, #9
 800f78a:	4410      	add	r0, r2
 800f78c:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800f790:	fb02 1505 	mla	r5, r2, r5, r1
 800f794:	2801      	cmp	r0, #1
 800f796:	bf98      	it	ls
 800f798:	3501      	addls	r5, #1
 800f79a:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 800f79e:	d30d      	bcc.n	800f7bc <gmtime_r+0x120>
 800f7a0:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800f7a4:	61e3      	str	r3, [r4, #28]
 800f7a6:	f2a5 756c 	subw	r5, r5, #1900	; 0x76c
 800f7aa:	2300      	movs	r3, #0
 800f7ac:	e9c4 0504 	strd	r0, r5, [r4, #16]
 800f7b0:	f8c4 c00c 	str.w	ip, [r4, #12]
 800f7b4:	6223      	str	r3, [r4, #32]
 800f7b6:	4620      	mov	r0, r4
 800f7b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f7bc:	078a      	lsls	r2, r1, #30
 800f7be:	d102      	bne.n	800f7c6 <gmtime_r+0x12a>
 800f7c0:	fb07 1616 	mls	r6, r7, r6, r1
 800f7c4:	b95e      	cbnz	r6, 800f7de <gmtime_r+0x142>
 800f7c6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800f7ca:	fbb1 f6f2 	udiv	r6, r1, r2
 800f7ce:	fb02 1216 	mls	r2, r2, r6, r1
 800f7d2:	fab2 f282 	clz	r2, r2
 800f7d6:	0952      	lsrs	r2, r2, #5
 800f7d8:	333b      	adds	r3, #59	; 0x3b
 800f7da:	4413      	add	r3, r2
 800f7dc:	e7e2      	b.n	800f7a4 <gmtime_r+0x108>
 800f7de:	2201      	movs	r2, #1
 800f7e0:	e7fa      	b.n	800f7d8 <gmtime_r+0x13c>
 800f7e2:	bf00      	nop
 800f7e4:	00015180 	.word	0x00015180
 800f7e8:	00023ab1 	.word	0x00023ab1
 800f7ec:	fffdc54f 	.word	0xfffdc54f
 800f7f0:	00023ab0 	.word	0x00023ab0

0800f7f4 <__libc_init_array>:
 800f7f4:	b570      	push	{r4, r5, r6, lr}
 800f7f6:	4d0d      	ldr	r5, [pc, #52]	; (800f82c <__libc_init_array+0x38>)
 800f7f8:	4c0d      	ldr	r4, [pc, #52]	; (800f830 <__libc_init_array+0x3c>)
 800f7fa:	1b64      	subs	r4, r4, r5
 800f7fc:	10a4      	asrs	r4, r4, #2
 800f7fe:	2600      	movs	r6, #0
 800f800:	42a6      	cmp	r6, r4
 800f802:	d109      	bne.n	800f818 <__libc_init_array+0x24>
 800f804:	4d0b      	ldr	r5, [pc, #44]	; (800f834 <__libc_init_array+0x40>)
 800f806:	4c0c      	ldr	r4, [pc, #48]	; (800f838 <__libc_init_array+0x44>)
 800f808:	f004 fae8 	bl	8013ddc <_init>
 800f80c:	1b64      	subs	r4, r4, r5
 800f80e:	10a4      	asrs	r4, r4, #2
 800f810:	2600      	movs	r6, #0
 800f812:	42a6      	cmp	r6, r4
 800f814:	d105      	bne.n	800f822 <__libc_init_array+0x2e>
 800f816:	bd70      	pop	{r4, r5, r6, pc}
 800f818:	f855 3b04 	ldr.w	r3, [r5], #4
 800f81c:	4798      	blx	r3
 800f81e:	3601      	adds	r6, #1
 800f820:	e7ee      	b.n	800f800 <__libc_init_array+0xc>
 800f822:	f855 3b04 	ldr.w	r3, [r5], #4
 800f826:	4798      	blx	r3
 800f828:	3601      	adds	r6, #1
 800f82a:	e7f2      	b.n	800f812 <__libc_init_array+0x1e>
 800f82c:	08015adc 	.word	0x08015adc
 800f830:	08015adc 	.word	0x08015adc
 800f834:	08015adc 	.word	0x08015adc
 800f838:	08015ae0 	.word	0x08015ae0

0800f83c <malloc>:
 800f83c:	4b02      	ldr	r3, [pc, #8]	; (800f848 <malloc+0xc>)
 800f83e:	4601      	mov	r1, r0
 800f840:	6818      	ldr	r0, [r3, #0]
 800f842:	f000 b8a3 	b.w	800f98c <_malloc_r>
 800f846:	bf00      	nop
 800f848:	20000260 	.word	0x20000260

0800f84c <free>:
 800f84c:	4b02      	ldr	r3, [pc, #8]	; (800f858 <free+0xc>)
 800f84e:	4601      	mov	r1, r0
 800f850:	6818      	ldr	r0, [r3, #0]
 800f852:	f000 b82f 	b.w	800f8b4 <_free_r>
 800f856:	bf00      	nop
 800f858:	20000260 	.word	0x20000260

0800f85c <memcpy>:
 800f85c:	440a      	add	r2, r1
 800f85e:	4291      	cmp	r1, r2
 800f860:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800f864:	d100      	bne.n	800f868 <memcpy+0xc>
 800f866:	4770      	bx	lr
 800f868:	b510      	push	{r4, lr}
 800f86a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f86e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f872:	4291      	cmp	r1, r2
 800f874:	d1f9      	bne.n	800f86a <memcpy+0xe>
 800f876:	bd10      	pop	{r4, pc}

0800f878 <memset>:
 800f878:	4402      	add	r2, r0
 800f87a:	4603      	mov	r3, r0
 800f87c:	4293      	cmp	r3, r2
 800f87e:	d100      	bne.n	800f882 <memset+0xa>
 800f880:	4770      	bx	lr
 800f882:	f803 1b01 	strb.w	r1, [r3], #1
 800f886:	e7f9      	b.n	800f87c <memset+0x4>

0800f888 <_calloc_r>:
 800f888:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f88a:	fba1 2402 	umull	r2, r4, r1, r2
 800f88e:	b94c      	cbnz	r4, 800f8a4 <_calloc_r+0x1c>
 800f890:	4611      	mov	r1, r2
 800f892:	9201      	str	r2, [sp, #4]
 800f894:	f000 f87a 	bl	800f98c <_malloc_r>
 800f898:	9a01      	ldr	r2, [sp, #4]
 800f89a:	4605      	mov	r5, r0
 800f89c:	b930      	cbnz	r0, 800f8ac <_calloc_r+0x24>
 800f89e:	4628      	mov	r0, r5
 800f8a0:	b003      	add	sp, #12
 800f8a2:	bd30      	pop	{r4, r5, pc}
 800f8a4:	220c      	movs	r2, #12
 800f8a6:	6002      	str	r2, [r0, #0]
 800f8a8:	2500      	movs	r5, #0
 800f8aa:	e7f8      	b.n	800f89e <_calloc_r+0x16>
 800f8ac:	4621      	mov	r1, r4
 800f8ae:	f7ff ffe3 	bl	800f878 <memset>
 800f8b2:	e7f4      	b.n	800f89e <_calloc_r+0x16>

0800f8b4 <_free_r>:
 800f8b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f8b6:	2900      	cmp	r1, #0
 800f8b8:	d044      	beq.n	800f944 <_free_r+0x90>
 800f8ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f8be:	9001      	str	r0, [sp, #4]
 800f8c0:	2b00      	cmp	r3, #0
 800f8c2:	f1a1 0404 	sub.w	r4, r1, #4
 800f8c6:	bfb8      	it	lt
 800f8c8:	18e4      	addlt	r4, r4, r3
 800f8ca:	f002 fe9d 	bl	8012608 <__malloc_lock>
 800f8ce:	4a1e      	ldr	r2, [pc, #120]	; (800f948 <_free_r+0x94>)
 800f8d0:	9801      	ldr	r0, [sp, #4]
 800f8d2:	6813      	ldr	r3, [r2, #0]
 800f8d4:	b933      	cbnz	r3, 800f8e4 <_free_r+0x30>
 800f8d6:	6063      	str	r3, [r4, #4]
 800f8d8:	6014      	str	r4, [r2, #0]
 800f8da:	b003      	add	sp, #12
 800f8dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f8e0:	f002 be98 	b.w	8012614 <__malloc_unlock>
 800f8e4:	42a3      	cmp	r3, r4
 800f8e6:	d908      	bls.n	800f8fa <_free_r+0x46>
 800f8e8:	6825      	ldr	r5, [r4, #0]
 800f8ea:	1961      	adds	r1, r4, r5
 800f8ec:	428b      	cmp	r3, r1
 800f8ee:	bf01      	itttt	eq
 800f8f0:	6819      	ldreq	r1, [r3, #0]
 800f8f2:	685b      	ldreq	r3, [r3, #4]
 800f8f4:	1949      	addeq	r1, r1, r5
 800f8f6:	6021      	streq	r1, [r4, #0]
 800f8f8:	e7ed      	b.n	800f8d6 <_free_r+0x22>
 800f8fa:	461a      	mov	r2, r3
 800f8fc:	685b      	ldr	r3, [r3, #4]
 800f8fe:	b10b      	cbz	r3, 800f904 <_free_r+0x50>
 800f900:	42a3      	cmp	r3, r4
 800f902:	d9fa      	bls.n	800f8fa <_free_r+0x46>
 800f904:	6811      	ldr	r1, [r2, #0]
 800f906:	1855      	adds	r5, r2, r1
 800f908:	42a5      	cmp	r5, r4
 800f90a:	d10b      	bne.n	800f924 <_free_r+0x70>
 800f90c:	6824      	ldr	r4, [r4, #0]
 800f90e:	4421      	add	r1, r4
 800f910:	1854      	adds	r4, r2, r1
 800f912:	42a3      	cmp	r3, r4
 800f914:	6011      	str	r1, [r2, #0]
 800f916:	d1e0      	bne.n	800f8da <_free_r+0x26>
 800f918:	681c      	ldr	r4, [r3, #0]
 800f91a:	685b      	ldr	r3, [r3, #4]
 800f91c:	6053      	str	r3, [r2, #4]
 800f91e:	4421      	add	r1, r4
 800f920:	6011      	str	r1, [r2, #0]
 800f922:	e7da      	b.n	800f8da <_free_r+0x26>
 800f924:	d902      	bls.n	800f92c <_free_r+0x78>
 800f926:	230c      	movs	r3, #12
 800f928:	6003      	str	r3, [r0, #0]
 800f92a:	e7d6      	b.n	800f8da <_free_r+0x26>
 800f92c:	6825      	ldr	r5, [r4, #0]
 800f92e:	1961      	adds	r1, r4, r5
 800f930:	428b      	cmp	r3, r1
 800f932:	bf04      	itt	eq
 800f934:	6819      	ldreq	r1, [r3, #0]
 800f936:	685b      	ldreq	r3, [r3, #4]
 800f938:	6063      	str	r3, [r4, #4]
 800f93a:	bf04      	itt	eq
 800f93c:	1949      	addeq	r1, r1, r5
 800f93e:	6021      	streq	r1, [r4, #0]
 800f940:	6054      	str	r4, [r2, #4]
 800f942:	e7ca      	b.n	800f8da <_free_r+0x26>
 800f944:	b003      	add	sp, #12
 800f946:	bd30      	pop	{r4, r5, pc}
 800f948:	20003984 	.word	0x20003984

0800f94c <sbrk_aligned>:
 800f94c:	b570      	push	{r4, r5, r6, lr}
 800f94e:	4e0e      	ldr	r6, [pc, #56]	; (800f988 <sbrk_aligned+0x3c>)
 800f950:	460c      	mov	r4, r1
 800f952:	6831      	ldr	r1, [r6, #0]
 800f954:	4605      	mov	r5, r0
 800f956:	b911      	cbnz	r1, 800f95e <sbrk_aligned+0x12>
 800f958:	f000 fcf6 	bl	8010348 <_sbrk_r>
 800f95c:	6030      	str	r0, [r6, #0]
 800f95e:	4621      	mov	r1, r4
 800f960:	4628      	mov	r0, r5
 800f962:	f000 fcf1 	bl	8010348 <_sbrk_r>
 800f966:	1c43      	adds	r3, r0, #1
 800f968:	d00a      	beq.n	800f980 <sbrk_aligned+0x34>
 800f96a:	1cc4      	adds	r4, r0, #3
 800f96c:	f024 0403 	bic.w	r4, r4, #3
 800f970:	42a0      	cmp	r0, r4
 800f972:	d007      	beq.n	800f984 <sbrk_aligned+0x38>
 800f974:	1a21      	subs	r1, r4, r0
 800f976:	4628      	mov	r0, r5
 800f978:	f000 fce6 	bl	8010348 <_sbrk_r>
 800f97c:	3001      	adds	r0, #1
 800f97e:	d101      	bne.n	800f984 <sbrk_aligned+0x38>
 800f980:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800f984:	4620      	mov	r0, r4
 800f986:	bd70      	pop	{r4, r5, r6, pc}
 800f988:	20003988 	.word	0x20003988

0800f98c <_malloc_r>:
 800f98c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f990:	1ccd      	adds	r5, r1, #3
 800f992:	f025 0503 	bic.w	r5, r5, #3
 800f996:	3508      	adds	r5, #8
 800f998:	2d0c      	cmp	r5, #12
 800f99a:	bf38      	it	cc
 800f99c:	250c      	movcc	r5, #12
 800f99e:	2d00      	cmp	r5, #0
 800f9a0:	4607      	mov	r7, r0
 800f9a2:	db01      	blt.n	800f9a8 <_malloc_r+0x1c>
 800f9a4:	42a9      	cmp	r1, r5
 800f9a6:	d905      	bls.n	800f9b4 <_malloc_r+0x28>
 800f9a8:	230c      	movs	r3, #12
 800f9aa:	603b      	str	r3, [r7, #0]
 800f9ac:	2600      	movs	r6, #0
 800f9ae:	4630      	mov	r0, r6
 800f9b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f9b4:	4e2e      	ldr	r6, [pc, #184]	; (800fa70 <_malloc_r+0xe4>)
 800f9b6:	f002 fe27 	bl	8012608 <__malloc_lock>
 800f9ba:	6833      	ldr	r3, [r6, #0]
 800f9bc:	461c      	mov	r4, r3
 800f9be:	bb34      	cbnz	r4, 800fa0e <_malloc_r+0x82>
 800f9c0:	4629      	mov	r1, r5
 800f9c2:	4638      	mov	r0, r7
 800f9c4:	f7ff ffc2 	bl	800f94c <sbrk_aligned>
 800f9c8:	1c43      	adds	r3, r0, #1
 800f9ca:	4604      	mov	r4, r0
 800f9cc:	d14d      	bne.n	800fa6a <_malloc_r+0xde>
 800f9ce:	6834      	ldr	r4, [r6, #0]
 800f9d0:	4626      	mov	r6, r4
 800f9d2:	2e00      	cmp	r6, #0
 800f9d4:	d140      	bne.n	800fa58 <_malloc_r+0xcc>
 800f9d6:	6823      	ldr	r3, [r4, #0]
 800f9d8:	4631      	mov	r1, r6
 800f9da:	4638      	mov	r0, r7
 800f9dc:	eb04 0803 	add.w	r8, r4, r3
 800f9e0:	f000 fcb2 	bl	8010348 <_sbrk_r>
 800f9e4:	4580      	cmp	r8, r0
 800f9e6:	d13a      	bne.n	800fa5e <_malloc_r+0xd2>
 800f9e8:	6821      	ldr	r1, [r4, #0]
 800f9ea:	3503      	adds	r5, #3
 800f9ec:	1a6d      	subs	r5, r5, r1
 800f9ee:	f025 0503 	bic.w	r5, r5, #3
 800f9f2:	3508      	adds	r5, #8
 800f9f4:	2d0c      	cmp	r5, #12
 800f9f6:	bf38      	it	cc
 800f9f8:	250c      	movcc	r5, #12
 800f9fa:	4629      	mov	r1, r5
 800f9fc:	4638      	mov	r0, r7
 800f9fe:	f7ff ffa5 	bl	800f94c <sbrk_aligned>
 800fa02:	3001      	adds	r0, #1
 800fa04:	d02b      	beq.n	800fa5e <_malloc_r+0xd2>
 800fa06:	6823      	ldr	r3, [r4, #0]
 800fa08:	442b      	add	r3, r5
 800fa0a:	6023      	str	r3, [r4, #0]
 800fa0c:	e00e      	b.n	800fa2c <_malloc_r+0xa0>
 800fa0e:	6822      	ldr	r2, [r4, #0]
 800fa10:	1b52      	subs	r2, r2, r5
 800fa12:	d41e      	bmi.n	800fa52 <_malloc_r+0xc6>
 800fa14:	2a0b      	cmp	r2, #11
 800fa16:	d916      	bls.n	800fa46 <_malloc_r+0xba>
 800fa18:	1961      	adds	r1, r4, r5
 800fa1a:	42a3      	cmp	r3, r4
 800fa1c:	6025      	str	r5, [r4, #0]
 800fa1e:	bf18      	it	ne
 800fa20:	6059      	strne	r1, [r3, #4]
 800fa22:	6863      	ldr	r3, [r4, #4]
 800fa24:	bf08      	it	eq
 800fa26:	6031      	streq	r1, [r6, #0]
 800fa28:	5162      	str	r2, [r4, r5]
 800fa2a:	604b      	str	r3, [r1, #4]
 800fa2c:	4638      	mov	r0, r7
 800fa2e:	f104 060b 	add.w	r6, r4, #11
 800fa32:	f002 fdef 	bl	8012614 <__malloc_unlock>
 800fa36:	f026 0607 	bic.w	r6, r6, #7
 800fa3a:	1d23      	adds	r3, r4, #4
 800fa3c:	1af2      	subs	r2, r6, r3
 800fa3e:	d0b6      	beq.n	800f9ae <_malloc_r+0x22>
 800fa40:	1b9b      	subs	r3, r3, r6
 800fa42:	50a3      	str	r3, [r4, r2]
 800fa44:	e7b3      	b.n	800f9ae <_malloc_r+0x22>
 800fa46:	6862      	ldr	r2, [r4, #4]
 800fa48:	42a3      	cmp	r3, r4
 800fa4a:	bf0c      	ite	eq
 800fa4c:	6032      	streq	r2, [r6, #0]
 800fa4e:	605a      	strne	r2, [r3, #4]
 800fa50:	e7ec      	b.n	800fa2c <_malloc_r+0xa0>
 800fa52:	4623      	mov	r3, r4
 800fa54:	6864      	ldr	r4, [r4, #4]
 800fa56:	e7b2      	b.n	800f9be <_malloc_r+0x32>
 800fa58:	4634      	mov	r4, r6
 800fa5a:	6876      	ldr	r6, [r6, #4]
 800fa5c:	e7b9      	b.n	800f9d2 <_malloc_r+0x46>
 800fa5e:	230c      	movs	r3, #12
 800fa60:	603b      	str	r3, [r7, #0]
 800fa62:	4638      	mov	r0, r7
 800fa64:	f002 fdd6 	bl	8012614 <__malloc_unlock>
 800fa68:	e7a1      	b.n	800f9ae <_malloc_r+0x22>
 800fa6a:	6025      	str	r5, [r4, #0]
 800fa6c:	e7de      	b.n	800fa2c <_malloc_r+0xa0>
 800fa6e:	bf00      	nop
 800fa70:	20003984 	.word	0x20003984

0800fa74 <__cvt>:
 800fa74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fa78:	ec55 4b10 	vmov	r4, r5, d0
 800fa7c:	2d00      	cmp	r5, #0
 800fa7e:	460e      	mov	r6, r1
 800fa80:	4619      	mov	r1, r3
 800fa82:	462b      	mov	r3, r5
 800fa84:	bfbb      	ittet	lt
 800fa86:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800fa8a:	461d      	movlt	r5, r3
 800fa8c:	2300      	movge	r3, #0
 800fa8e:	232d      	movlt	r3, #45	; 0x2d
 800fa90:	700b      	strb	r3, [r1, #0]
 800fa92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fa94:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800fa98:	4691      	mov	r9, r2
 800fa9a:	f023 0820 	bic.w	r8, r3, #32
 800fa9e:	bfbc      	itt	lt
 800faa0:	4622      	movlt	r2, r4
 800faa2:	4614      	movlt	r4, r2
 800faa4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800faa8:	d005      	beq.n	800fab6 <__cvt+0x42>
 800faaa:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800faae:	d100      	bne.n	800fab2 <__cvt+0x3e>
 800fab0:	3601      	adds	r6, #1
 800fab2:	2102      	movs	r1, #2
 800fab4:	e000      	b.n	800fab8 <__cvt+0x44>
 800fab6:	2103      	movs	r1, #3
 800fab8:	ab03      	add	r3, sp, #12
 800faba:	9301      	str	r3, [sp, #4]
 800fabc:	ab02      	add	r3, sp, #8
 800fabe:	9300      	str	r3, [sp, #0]
 800fac0:	ec45 4b10 	vmov	d0, r4, r5
 800fac4:	4653      	mov	r3, sl
 800fac6:	4632      	mov	r2, r6
 800fac8:	f001 fc26 	bl	8011318 <_dtoa_r>
 800facc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800fad0:	4607      	mov	r7, r0
 800fad2:	d102      	bne.n	800fada <__cvt+0x66>
 800fad4:	f019 0f01 	tst.w	r9, #1
 800fad8:	d022      	beq.n	800fb20 <__cvt+0xac>
 800fada:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800fade:	eb07 0906 	add.w	r9, r7, r6
 800fae2:	d110      	bne.n	800fb06 <__cvt+0x92>
 800fae4:	783b      	ldrb	r3, [r7, #0]
 800fae6:	2b30      	cmp	r3, #48	; 0x30
 800fae8:	d10a      	bne.n	800fb00 <__cvt+0x8c>
 800faea:	2200      	movs	r2, #0
 800faec:	2300      	movs	r3, #0
 800faee:	4620      	mov	r0, r4
 800faf0:	4629      	mov	r1, r5
 800faf2:	f7f0 ffe9 	bl	8000ac8 <__aeabi_dcmpeq>
 800faf6:	b918      	cbnz	r0, 800fb00 <__cvt+0x8c>
 800faf8:	f1c6 0601 	rsb	r6, r6, #1
 800fafc:	f8ca 6000 	str.w	r6, [sl]
 800fb00:	f8da 3000 	ldr.w	r3, [sl]
 800fb04:	4499      	add	r9, r3
 800fb06:	2200      	movs	r2, #0
 800fb08:	2300      	movs	r3, #0
 800fb0a:	4620      	mov	r0, r4
 800fb0c:	4629      	mov	r1, r5
 800fb0e:	f7f0 ffdb 	bl	8000ac8 <__aeabi_dcmpeq>
 800fb12:	b108      	cbz	r0, 800fb18 <__cvt+0xa4>
 800fb14:	f8cd 900c 	str.w	r9, [sp, #12]
 800fb18:	2230      	movs	r2, #48	; 0x30
 800fb1a:	9b03      	ldr	r3, [sp, #12]
 800fb1c:	454b      	cmp	r3, r9
 800fb1e:	d307      	bcc.n	800fb30 <__cvt+0xbc>
 800fb20:	9b03      	ldr	r3, [sp, #12]
 800fb22:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fb24:	1bdb      	subs	r3, r3, r7
 800fb26:	4638      	mov	r0, r7
 800fb28:	6013      	str	r3, [r2, #0]
 800fb2a:	b004      	add	sp, #16
 800fb2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fb30:	1c59      	adds	r1, r3, #1
 800fb32:	9103      	str	r1, [sp, #12]
 800fb34:	701a      	strb	r2, [r3, #0]
 800fb36:	e7f0      	b.n	800fb1a <__cvt+0xa6>

0800fb38 <__exponent>:
 800fb38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fb3a:	4603      	mov	r3, r0
 800fb3c:	2900      	cmp	r1, #0
 800fb3e:	bfb8      	it	lt
 800fb40:	4249      	neglt	r1, r1
 800fb42:	f803 2b02 	strb.w	r2, [r3], #2
 800fb46:	bfb4      	ite	lt
 800fb48:	222d      	movlt	r2, #45	; 0x2d
 800fb4a:	222b      	movge	r2, #43	; 0x2b
 800fb4c:	2909      	cmp	r1, #9
 800fb4e:	7042      	strb	r2, [r0, #1]
 800fb50:	dd2a      	ble.n	800fba8 <__exponent+0x70>
 800fb52:	f10d 0407 	add.w	r4, sp, #7
 800fb56:	46a4      	mov	ip, r4
 800fb58:	270a      	movs	r7, #10
 800fb5a:	46a6      	mov	lr, r4
 800fb5c:	460a      	mov	r2, r1
 800fb5e:	fb91 f6f7 	sdiv	r6, r1, r7
 800fb62:	fb07 1516 	mls	r5, r7, r6, r1
 800fb66:	3530      	adds	r5, #48	; 0x30
 800fb68:	2a63      	cmp	r2, #99	; 0x63
 800fb6a:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800fb6e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800fb72:	4631      	mov	r1, r6
 800fb74:	dcf1      	bgt.n	800fb5a <__exponent+0x22>
 800fb76:	3130      	adds	r1, #48	; 0x30
 800fb78:	f1ae 0502 	sub.w	r5, lr, #2
 800fb7c:	f804 1c01 	strb.w	r1, [r4, #-1]
 800fb80:	1c44      	adds	r4, r0, #1
 800fb82:	4629      	mov	r1, r5
 800fb84:	4561      	cmp	r1, ip
 800fb86:	d30a      	bcc.n	800fb9e <__exponent+0x66>
 800fb88:	f10d 0209 	add.w	r2, sp, #9
 800fb8c:	eba2 020e 	sub.w	r2, r2, lr
 800fb90:	4565      	cmp	r5, ip
 800fb92:	bf88      	it	hi
 800fb94:	2200      	movhi	r2, #0
 800fb96:	4413      	add	r3, r2
 800fb98:	1a18      	subs	r0, r3, r0
 800fb9a:	b003      	add	sp, #12
 800fb9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fb9e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fba2:	f804 2f01 	strb.w	r2, [r4, #1]!
 800fba6:	e7ed      	b.n	800fb84 <__exponent+0x4c>
 800fba8:	2330      	movs	r3, #48	; 0x30
 800fbaa:	3130      	adds	r1, #48	; 0x30
 800fbac:	7083      	strb	r3, [r0, #2]
 800fbae:	70c1      	strb	r1, [r0, #3]
 800fbb0:	1d03      	adds	r3, r0, #4
 800fbb2:	e7f1      	b.n	800fb98 <__exponent+0x60>

0800fbb4 <_printf_float>:
 800fbb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fbb8:	ed2d 8b02 	vpush	{d8}
 800fbbc:	b08d      	sub	sp, #52	; 0x34
 800fbbe:	460c      	mov	r4, r1
 800fbc0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800fbc4:	4616      	mov	r6, r2
 800fbc6:	461f      	mov	r7, r3
 800fbc8:	4605      	mov	r5, r0
 800fbca:	f002 fd03 	bl	80125d4 <_localeconv_r>
 800fbce:	f8d0 a000 	ldr.w	sl, [r0]
 800fbd2:	4650      	mov	r0, sl
 800fbd4:	f7f0 fafc 	bl	80001d0 <strlen>
 800fbd8:	2300      	movs	r3, #0
 800fbda:	930a      	str	r3, [sp, #40]	; 0x28
 800fbdc:	6823      	ldr	r3, [r4, #0]
 800fbde:	9305      	str	r3, [sp, #20]
 800fbe0:	f8d8 3000 	ldr.w	r3, [r8]
 800fbe4:	f894 b018 	ldrb.w	fp, [r4, #24]
 800fbe8:	3307      	adds	r3, #7
 800fbea:	f023 0307 	bic.w	r3, r3, #7
 800fbee:	f103 0208 	add.w	r2, r3, #8
 800fbf2:	f8c8 2000 	str.w	r2, [r8]
 800fbf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbfa:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800fbfe:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800fc02:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800fc06:	9307      	str	r3, [sp, #28]
 800fc08:	f8cd 8018 	str.w	r8, [sp, #24]
 800fc0c:	ee08 0a10 	vmov	s16, r0
 800fc10:	4b9f      	ldr	r3, [pc, #636]	; (800fe90 <_printf_float+0x2dc>)
 800fc12:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fc16:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800fc1a:	f7f0 ff87 	bl	8000b2c <__aeabi_dcmpun>
 800fc1e:	bb88      	cbnz	r0, 800fc84 <_printf_float+0xd0>
 800fc20:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fc24:	4b9a      	ldr	r3, [pc, #616]	; (800fe90 <_printf_float+0x2dc>)
 800fc26:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800fc2a:	f7f0 ff61 	bl	8000af0 <__aeabi_dcmple>
 800fc2e:	bb48      	cbnz	r0, 800fc84 <_printf_float+0xd0>
 800fc30:	2200      	movs	r2, #0
 800fc32:	2300      	movs	r3, #0
 800fc34:	4640      	mov	r0, r8
 800fc36:	4649      	mov	r1, r9
 800fc38:	f7f0 ff50 	bl	8000adc <__aeabi_dcmplt>
 800fc3c:	b110      	cbz	r0, 800fc44 <_printf_float+0x90>
 800fc3e:	232d      	movs	r3, #45	; 0x2d
 800fc40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fc44:	4b93      	ldr	r3, [pc, #588]	; (800fe94 <_printf_float+0x2e0>)
 800fc46:	4894      	ldr	r0, [pc, #592]	; (800fe98 <_printf_float+0x2e4>)
 800fc48:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800fc4c:	bf94      	ite	ls
 800fc4e:	4698      	movls	r8, r3
 800fc50:	4680      	movhi	r8, r0
 800fc52:	2303      	movs	r3, #3
 800fc54:	6123      	str	r3, [r4, #16]
 800fc56:	9b05      	ldr	r3, [sp, #20]
 800fc58:	f023 0204 	bic.w	r2, r3, #4
 800fc5c:	6022      	str	r2, [r4, #0]
 800fc5e:	f04f 0900 	mov.w	r9, #0
 800fc62:	9700      	str	r7, [sp, #0]
 800fc64:	4633      	mov	r3, r6
 800fc66:	aa0b      	add	r2, sp, #44	; 0x2c
 800fc68:	4621      	mov	r1, r4
 800fc6a:	4628      	mov	r0, r5
 800fc6c:	f000 f9d8 	bl	8010020 <_printf_common>
 800fc70:	3001      	adds	r0, #1
 800fc72:	f040 8090 	bne.w	800fd96 <_printf_float+0x1e2>
 800fc76:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800fc7a:	b00d      	add	sp, #52	; 0x34
 800fc7c:	ecbd 8b02 	vpop	{d8}
 800fc80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc84:	4642      	mov	r2, r8
 800fc86:	464b      	mov	r3, r9
 800fc88:	4640      	mov	r0, r8
 800fc8a:	4649      	mov	r1, r9
 800fc8c:	f7f0 ff4e 	bl	8000b2c <__aeabi_dcmpun>
 800fc90:	b140      	cbz	r0, 800fca4 <_printf_float+0xf0>
 800fc92:	464b      	mov	r3, r9
 800fc94:	2b00      	cmp	r3, #0
 800fc96:	bfbc      	itt	lt
 800fc98:	232d      	movlt	r3, #45	; 0x2d
 800fc9a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800fc9e:	487f      	ldr	r0, [pc, #508]	; (800fe9c <_printf_float+0x2e8>)
 800fca0:	4b7f      	ldr	r3, [pc, #508]	; (800fea0 <_printf_float+0x2ec>)
 800fca2:	e7d1      	b.n	800fc48 <_printf_float+0x94>
 800fca4:	6863      	ldr	r3, [r4, #4]
 800fca6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800fcaa:	9206      	str	r2, [sp, #24]
 800fcac:	1c5a      	adds	r2, r3, #1
 800fcae:	d13f      	bne.n	800fd30 <_printf_float+0x17c>
 800fcb0:	2306      	movs	r3, #6
 800fcb2:	6063      	str	r3, [r4, #4]
 800fcb4:	9b05      	ldr	r3, [sp, #20]
 800fcb6:	6861      	ldr	r1, [r4, #4]
 800fcb8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800fcbc:	2300      	movs	r3, #0
 800fcbe:	9303      	str	r3, [sp, #12]
 800fcc0:	ab0a      	add	r3, sp, #40	; 0x28
 800fcc2:	e9cd b301 	strd	fp, r3, [sp, #4]
 800fcc6:	ab09      	add	r3, sp, #36	; 0x24
 800fcc8:	ec49 8b10 	vmov	d0, r8, r9
 800fccc:	9300      	str	r3, [sp, #0]
 800fcce:	6022      	str	r2, [r4, #0]
 800fcd0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800fcd4:	4628      	mov	r0, r5
 800fcd6:	f7ff fecd 	bl	800fa74 <__cvt>
 800fcda:	9b06      	ldr	r3, [sp, #24]
 800fcdc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800fcde:	2b47      	cmp	r3, #71	; 0x47
 800fce0:	4680      	mov	r8, r0
 800fce2:	d108      	bne.n	800fcf6 <_printf_float+0x142>
 800fce4:	1cc8      	adds	r0, r1, #3
 800fce6:	db02      	blt.n	800fcee <_printf_float+0x13a>
 800fce8:	6863      	ldr	r3, [r4, #4]
 800fcea:	4299      	cmp	r1, r3
 800fcec:	dd41      	ble.n	800fd72 <_printf_float+0x1be>
 800fcee:	f1ab 0b02 	sub.w	fp, fp, #2
 800fcf2:	fa5f fb8b 	uxtb.w	fp, fp
 800fcf6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800fcfa:	d820      	bhi.n	800fd3e <_printf_float+0x18a>
 800fcfc:	3901      	subs	r1, #1
 800fcfe:	465a      	mov	r2, fp
 800fd00:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800fd04:	9109      	str	r1, [sp, #36]	; 0x24
 800fd06:	f7ff ff17 	bl	800fb38 <__exponent>
 800fd0a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fd0c:	1813      	adds	r3, r2, r0
 800fd0e:	2a01      	cmp	r2, #1
 800fd10:	4681      	mov	r9, r0
 800fd12:	6123      	str	r3, [r4, #16]
 800fd14:	dc02      	bgt.n	800fd1c <_printf_float+0x168>
 800fd16:	6822      	ldr	r2, [r4, #0]
 800fd18:	07d2      	lsls	r2, r2, #31
 800fd1a:	d501      	bpl.n	800fd20 <_printf_float+0x16c>
 800fd1c:	3301      	adds	r3, #1
 800fd1e:	6123      	str	r3, [r4, #16]
 800fd20:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800fd24:	2b00      	cmp	r3, #0
 800fd26:	d09c      	beq.n	800fc62 <_printf_float+0xae>
 800fd28:	232d      	movs	r3, #45	; 0x2d
 800fd2a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fd2e:	e798      	b.n	800fc62 <_printf_float+0xae>
 800fd30:	9a06      	ldr	r2, [sp, #24]
 800fd32:	2a47      	cmp	r2, #71	; 0x47
 800fd34:	d1be      	bne.n	800fcb4 <_printf_float+0x100>
 800fd36:	2b00      	cmp	r3, #0
 800fd38:	d1bc      	bne.n	800fcb4 <_printf_float+0x100>
 800fd3a:	2301      	movs	r3, #1
 800fd3c:	e7b9      	b.n	800fcb2 <_printf_float+0xfe>
 800fd3e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800fd42:	d118      	bne.n	800fd76 <_printf_float+0x1c2>
 800fd44:	2900      	cmp	r1, #0
 800fd46:	6863      	ldr	r3, [r4, #4]
 800fd48:	dd0b      	ble.n	800fd62 <_printf_float+0x1ae>
 800fd4a:	6121      	str	r1, [r4, #16]
 800fd4c:	b913      	cbnz	r3, 800fd54 <_printf_float+0x1a0>
 800fd4e:	6822      	ldr	r2, [r4, #0]
 800fd50:	07d0      	lsls	r0, r2, #31
 800fd52:	d502      	bpl.n	800fd5a <_printf_float+0x1a6>
 800fd54:	3301      	adds	r3, #1
 800fd56:	440b      	add	r3, r1
 800fd58:	6123      	str	r3, [r4, #16]
 800fd5a:	65a1      	str	r1, [r4, #88]	; 0x58
 800fd5c:	f04f 0900 	mov.w	r9, #0
 800fd60:	e7de      	b.n	800fd20 <_printf_float+0x16c>
 800fd62:	b913      	cbnz	r3, 800fd6a <_printf_float+0x1b6>
 800fd64:	6822      	ldr	r2, [r4, #0]
 800fd66:	07d2      	lsls	r2, r2, #31
 800fd68:	d501      	bpl.n	800fd6e <_printf_float+0x1ba>
 800fd6a:	3302      	adds	r3, #2
 800fd6c:	e7f4      	b.n	800fd58 <_printf_float+0x1a4>
 800fd6e:	2301      	movs	r3, #1
 800fd70:	e7f2      	b.n	800fd58 <_printf_float+0x1a4>
 800fd72:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800fd76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fd78:	4299      	cmp	r1, r3
 800fd7a:	db05      	blt.n	800fd88 <_printf_float+0x1d4>
 800fd7c:	6823      	ldr	r3, [r4, #0]
 800fd7e:	6121      	str	r1, [r4, #16]
 800fd80:	07d8      	lsls	r0, r3, #31
 800fd82:	d5ea      	bpl.n	800fd5a <_printf_float+0x1a6>
 800fd84:	1c4b      	adds	r3, r1, #1
 800fd86:	e7e7      	b.n	800fd58 <_printf_float+0x1a4>
 800fd88:	2900      	cmp	r1, #0
 800fd8a:	bfd4      	ite	le
 800fd8c:	f1c1 0202 	rsble	r2, r1, #2
 800fd90:	2201      	movgt	r2, #1
 800fd92:	4413      	add	r3, r2
 800fd94:	e7e0      	b.n	800fd58 <_printf_float+0x1a4>
 800fd96:	6823      	ldr	r3, [r4, #0]
 800fd98:	055a      	lsls	r2, r3, #21
 800fd9a:	d407      	bmi.n	800fdac <_printf_float+0x1f8>
 800fd9c:	6923      	ldr	r3, [r4, #16]
 800fd9e:	4642      	mov	r2, r8
 800fda0:	4631      	mov	r1, r6
 800fda2:	4628      	mov	r0, r5
 800fda4:	47b8      	blx	r7
 800fda6:	3001      	adds	r0, #1
 800fda8:	d12c      	bne.n	800fe04 <_printf_float+0x250>
 800fdaa:	e764      	b.n	800fc76 <_printf_float+0xc2>
 800fdac:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800fdb0:	f240 80e0 	bls.w	800ff74 <_printf_float+0x3c0>
 800fdb4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800fdb8:	2200      	movs	r2, #0
 800fdba:	2300      	movs	r3, #0
 800fdbc:	f7f0 fe84 	bl	8000ac8 <__aeabi_dcmpeq>
 800fdc0:	2800      	cmp	r0, #0
 800fdc2:	d034      	beq.n	800fe2e <_printf_float+0x27a>
 800fdc4:	4a37      	ldr	r2, [pc, #220]	; (800fea4 <_printf_float+0x2f0>)
 800fdc6:	2301      	movs	r3, #1
 800fdc8:	4631      	mov	r1, r6
 800fdca:	4628      	mov	r0, r5
 800fdcc:	47b8      	blx	r7
 800fdce:	3001      	adds	r0, #1
 800fdd0:	f43f af51 	beq.w	800fc76 <_printf_float+0xc2>
 800fdd4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800fdd8:	429a      	cmp	r2, r3
 800fdda:	db02      	blt.n	800fde2 <_printf_float+0x22e>
 800fddc:	6823      	ldr	r3, [r4, #0]
 800fdde:	07d8      	lsls	r0, r3, #31
 800fde0:	d510      	bpl.n	800fe04 <_printf_float+0x250>
 800fde2:	ee18 3a10 	vmov	r3, s16
 800fde6:	4652      	mov	r2, sl
 800fde8:	4631      	mov	r1, r6
 800fdea:	4628      	mov	r0, r5
 800fdec:	47b8      	blx	r7
 800fdee:	3001      	adds	r0, #1
 800fdf0:	f43f af41 	beq.w	800fc76 <_printf_float+0xc2>
 800fdf4:	f04f 0800 	mov.w	r8, #0
 800fdf8:	f104 091a 	add.w	r9, r4, #26
 800fdfc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fdfe:	3b01      	subs	r3, #1
 800fe00:	4543      	cmp	r3, r8
 800fe02:	dc09      	bgt.n	800fe18 <_printf_float+0x264>
 800fe04:	6823      	ldr	r3, [r4, #0]
 800fe06:	079b      	lsls	r3, r3, #30
 800fe08:	f100 8105 	bmi.w	8010016 <_printf_float+0x462>
 800fe0c:	68e0      	ldr	r0, [r4, #12]
 800fe0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fe10:	4298      	cmp	r0, r3
 800fe12:	bfb8      	it	lt
 800fe14:	4618      	movlt	r0, r3
 800fe16:	e730      	b.n	800fc7a <_printf_float+0xc6>
 800fe18:	2301      	movs	r3, #1
 800fe1a:	464a      	mov	r2, r9
 800fe1c:	4631      	mov	r1, r6
 800fe1e:	4628      	mov	r0, r5
 800fe20:	47b8      	blx	r7
 800fe22:	3001      	adds	r0, #1
 800fe24:	f43f af27 	beq.w	800fc76 <_printf_float+0xc2>
 800fe28:	f108 0801 	add.w	r8, r8, #1
 800fe2c:	e7e6      	b.n	800fdfc <_printf_float+0x248>
 800fe2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fe30:	2b00      	cmp	r3, #0
 800fe32:	dc39      	bgt.n	800fea8 <_printf_float+0x2f4>
 800fe34:	4a1b      	ldr	r2, [pc, #108]	; (800fea4 <_printf_float+0x2f0>)
 800fe36:	2301      	movs	r3, #1
 800fe38:	4631      	mov	r1, r6
 800fe3a:	4628      	mov	r0, r5
 800fe3c:	47b8      	blx	r7
 800fe3e:	3001      	adds	r0, #1
 800fe40:	f43f af19 	beq.w	800fc76 <_printf_float+0xc2>
 800fe44:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800fe48:	4313      	orrs	r3, r2
 800fe4a:	d102      	bne.n	800fe52 <_printf_float+0x29e>
 800fe4c:	6823      	ldr	r3, [r4, #0]
 800fe4e:	07d9      	lsls	r1, r3, #31
 800fe50:	d5d8      	bpl.n	800fe04 <_printf_float+0x250>
 800fe52:	ee18 3a10 	vmov	r3, s16
 800fe56:	4652      	mov	r2, sl
 800fe58:	4631      	mov	r1, r6
 800fe5a:	4628      	mov	r0, r5
 800fe5c:	47b8      	blx	r7
 800fe5e:	3001      	adds	r0, #1
 800fe60:	f43f af09 	beq.w	800fc76 <_printf_float+0xc2>
 800fe64:	f04f 0900 	mov.w	r9, #0
 800fe68:	f104 0a1a 	add.w	sl, r4, #26
 800fe6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fe6e:	425b      	negs	r3, r3
 800fe70:	454b      	cmp	r3, r9
 800fe72:	dc01      	bgt.n	800fe78 <_printf_float+0x2c4>
 800fe74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fe76:	e792      	b.n	800fd9e <_printf_float+0x1ea>
 800fe78:	2301      	movs	r3, #1
 800fe7a:	4652      	mov	r2, sl
 800fe7c:	4631      	mov	r1, r6
 800fe7e:	4628      	mov	r0, r5
 800fe80:	47b8      	blx	r7
 800fe82:	3001      	adds	r0, #1
 800fe84:	f43f aef7 	beq.w	800fc76 <_printf_float+0xc2>
 800fe88:	f109 0901 	add.w	r9, r9, #1
 800fe8c:	e7ee      	b.n	800fe6c <_printf_float+0x2b8>
 800fe8e:	bf00      	nop
 800fe90:	7fefffff 	.word	0x7fefffff
 800fe94:	0801573c 	.word	0x0801573c
 800fe98:	08015740 	.word	0x08015740
 800fe9c:	08015748 	.word	0x08015748
 800fea0:	08015744 	.word	0x08015744
 800fea4:	0801574c 	.word	0x0801574c
 800fea8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800feaa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800feac:	429a      	cmp	r2, r3
 800feae:	bfa8      	it	ge
 800feb0:	461a      	movge	r2, r3
 800feb2:	2a00      	cmp	r2, #0
 800feb4:	4691      	mov	r9, r2
 800feb6:	dc37      	bgt.n	800ff28 <_printf_float+0x374>
 800feb8:	f04f 0b00 	mov.w	fp, #0
 800febc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fec0:	f104 021a 	add.w	r2, r4, #26
 800fec4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800fec6:	9305      	str	r3, [sp, #20]
 800fec8:	eba3 0309 	sub.w	r3, r3, r9
 800fecc:	455b      	cmp	r3, fp
 800fece:	dc33      	bgt.n	800ff38 <_printf_float+0x384>
 800fed0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800fed4:	429a      	cmp	r2, r3
 800fed6:	db3b      	blt.n	800ff50 <_printf_float+0x39c>
 800fed8:	6823      	ldr	r3, [r4, #0]
 800feda:	07da      	lsls	r2, r3, #31
 800fedc:	d438      	bmi.n	800ff50 <_printf_float+0x39c>
 800fede:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fee0:	9a05      	ldr	r2, [sp, #20]
 800fee2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800fee4:	1a9a      	subs	r2, r3, r2
 800fee6:	eba3 0901 	sub.w	r9, r3, r1
 800feea:	4591      	cmp	r9, r2
 800feec:	bfa8      	it	ge
 800feee:	4691      	movge	r9, r2
 800fef0:	f1b9 0f00 	cmp.w	r9, #0
 800fef4:	dc35      	bgt.n	800ff62 <_printf_float+0x3ae>
 800fef6:	f04f 0800 	mov.w	r8, #0
 800fefa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fefe:	f104 0a1a 	add.w	sl, r4, #26
 800ff02:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ff06:	1a9b      	subs	r3, r3, r2
 800ff08:	eba3 0309 	sub.w	r3, r3, r9
 800ff0c:	4543      	cmp	r3, r8
 800ff0e:	f77f af79 	ble.w	800fe04 <_printf_float+0x250>
 800ff12:	2301      	movs	r3, #1
 800ff14:	4652      	mov	r2, sl
 800ff16:	4631      	mov	r1, r6
 800ff18:	4628      	mov	r0, r5
 800ff1a:	47b8      	blx	r7
 800ff1c:	3001      	adds	r0, #1
 800ff1e:	f43f aeaa 	beq.w	800fc76 <_printf_float+0xc2>
 800ff22:	f108 0801 	add.w	r8, r8, #1
 800ff26:	e7ec      	b.n	800ff02 <_printf_float+0x34e>
 800ff28:	4613      	mov	r3, r2
 800ff2a:	4631      	mov	r1, r6
 800ff2c:	4642      	mov	r2, r8
 800ff2e:	4628      	mov	r0, r5
 800ff30:	47b8      	blx	r7
 800ff32:	3001      	adds	r0, #1
 800ff34:	d1c0      	bne.n	800feb8 <_printf_float+0x304>
 800ff36:	e69e      	b.n	800fc76 <_printf_float+0xc2>
 800ff38:	2301      	movs	r3, #1
 800ff3a:	4631      	mov	r1, r6
 800ff3c:	4628      	mov	r0, r5
 800ff3e:	9205      	str	r2, [sp, #20]
 800ff40:	47b8      	blx	r7
 800ff42:	3001      	adds	r0, #1
 800ff44:	f43f ae97 	beq.w	800fc76 <_printf_float+0xc2>
 800ff48:	9a05      	ldr	r2, [sp, #20]
 800ff4a:	f10b 0b01 	add.w	fp, fp, #1
 800ff4e:	e7b9      	b.n	800fec4 <_printf_float+0x310>
 800ff50:	ee18 3a10 	vmov	r3, s16
 800ff54:	4652      	mov	r2, sl
 800ff56:	4631      	mov	r1, r6
 800ff58:	4628      	mov	r0, r5
 800ff5a:	47b8      	blx	r7
 800ff5c:	3001      	adds	r0, #1
 800ff5e:	d1be      	bne.n	800fede <_printf_float+0x32a>
 800ff60:	e689      	b.n	800fc76 <_printf_float+0xc2>
 800ff62:	9a05      	ldr	r2, [sp, #20]
 800ff64:	464b      	mov	r3, r9
 800ff66:	4442      	add	r2, r8
 800ff68:	4631      	mov	r1, r6
 800ff6a:	4628      	mov	r0, r5
 800ff6c:	47b8      	blx	r7
 800ff6e:	3001      	adds	r0, #1
 800ff70:	d1c1      	bne.n	800fef6 <_printf_float+0x342>
 800ff72:	e680      	b.n	800fc76 <_printf_float+0xc2>
 800ff74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ff76:	2a01      	cmp	r2, #1
 800ff78:	dc01      	bgt.n	800ff7e <_printf_float+0x3ca>
 800ff7a:	07db      	lsls	r3, r3, #31
 800ff7c:	d538      	bpl.n	800fff0 <_printf_float+0x43c>
 800ff7e:	2301      	movs	r3, #1
 800ff80:	4642      	mov	r2, r8
 800ff82:	4631      	mov	r1, r6
 800ff84:	4628      	mov	r0, r5
 800ff86:	47b8      	blx	r7
 800ff88:	3001      	adds	r0, #1
 800ff8a:	f43f ae74 	beq.w	800fc76 <_printf_float+0xc2>
 800ff8e:	ee18 3a10 	vmov	r3, s16
 800ff92:	4652      	mov	r2, sl
 800ff94:	4631      	mov	r1, r6
 800ff96:	4628      	mov	r0, r5
 800ff98:	47b8      	blx	r7
 800ff9a:	3001      	adds	r0, #1
 800ff9c:	f43f ae6b 	beq.w	800fc76 <_printf_float+0xc2>
 800ffa0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ffa4:	2200      	movs	r2, #0
 800ffa6:	2300      	movs	r3, #0
 800ffa8:	f7f0 fd8e 	bl	8000ac8 <__aeabi_dcmpeq>
 800ffac:	b9d8      	cbnz	r0, 800ffe6 <_printf_float+0x432>
 800ffae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ffb0:	f108 0201 	add.w	r2, r8, #1
 800ffb4:	3b01      	subs	r3, #1
 800ffb6:	4631      	mov	r1, r6
 800ffb8:	4628      	mov	r0, r5
 800ffba:	47b8      	blx	r7
 800ffbc:	3001      	adds	r0, #1
 800ffbe:	d10e      	bne.n	800ffde <_printf_float+0x42a>
 800ffc0:	e659      	b.n	800fc76 <_printf_float+0xc2>
 800ffc2:	2301      	movs	r3, #1
 800ffc4:	4652      	mov	r2, sl
 800ffc6:	4631      	mov	r1, r6
 800ffc8:	4628      	mov	r0, r5
 800ffca:	47b8      	blx	r7
 800ffcc:	3001      	adds	r0, #1
 800ffce:	f43f ae52 	beq.w	800fc76 <_printf_float+0xc2>
 800ffd2:	f108 0801 	add.w	r8, r8, #1
 800ffd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ffd8:	3b01      	subs	r3, #1
 800ffda:	4543      	cmp	r3, r8
 800ffdc:	dcf1      	bgt.n	800ffc2 <_printf_float+0x40e>
 800ffde:	464b      	mov	r3, r9
 800ffe0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ffe4:	e6dc      	b.n	800fda0 <_printf_float+0x1ec>
 800ffe6:	f04f 0800 	mov.w	r8, #0
 800ffea:	f104 0a1a 	add.w	sl, r4, #26
 800ffee:	e7f2      	b.n	800ffd6 <_printf_float+0x422>
 800fff0:	2301      	movs	r3, #1
 800fff2:	4642      	mov	r2, r8
 800fff4:	e7df      	b.n	800ffb6 <_printf_float+0x402>
 800fff6:	2301      	movs	r3, #1
 800fff8:	464a      	mov	r2, r9
 800fffa:	4631      	mov	r1, r6
 800fffc:	4628      	mov	r0, r5
 800fffe:	47b8      	blx	r7
 8010000:	3001      	adds	r0, #1
 8010002:	f43f ae38 	beq.w	800fc76 <_printf_float+0xc2>
 8010006:	f108 0801 	add.w	r8, r8, #1
 801000a:	68e3      	ldr	r3, [r4, #12]
 801000c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801000e:	1a5b      	subs	r3, r3, r1
 8010010:	4543      	cmp	r3, r8
 8010012:	dcf0      	bgt.n	800fff6 <_printf_float+0x442>
 8010014:	e6fa      	b.n	800fe0c <_printf_float+0x258>
 8010016:	f04f 0800 	mov.w	r8, #0
 801001a:	f104 0919 	add.w	r9, r4, #25
 801001e:	e7f4      	b.n	801000a <_printf_float+0x456>

08010020 <_printf_common>:
 8010020:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010024:	4616      	mov	r6, r2
 8010026:	4699      	mov	r9, r3
 8010028:	688a      	ldr	r2, [r1, #8]
 801002a:	690b      	ldr	r3, [r1, #16]
 801002c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010030:	4293      	cmp	r3, r2
 8010032:	bfb8      	it	lt
 8010034:	4613      	movlt	r3, r2
 8010036:	6033      	str	r3, [r6, #0]
 8010038:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801003c:	4607      	mov	r7, r0
 801003e:	460c      	mov	r4, r1
 8010040:	b10a      	cbz	r2, 8010046 <_printf_common+0x26>
 8010042:	3301      	adds	r3, #1
 8010044:	6033      	str	r3, [r6, #0]
 8010046:	6823      	ldr	r3, [r4, #0]
 8010048:	0699      	lsls	r1, r3, #26
 801004a:	bf42      	ittt	mi
 801004c:	6833      	ldrmi	r3, [r6, #0]
 801004e:	3302      	addmi	r3, #2
 8010050:	6033      	strmi	r3, [r6, #0]
 8010052:	6825      	ldr	r5, [r4, #0]
 8010054:	f015 0506 	ands.w	r5, r5, #6
 8010058:	d106      	bne.n	8010068 <_printf_common+0x48>
 801005a:	f104 0a19 	add.w	sl, r4, #25
 801005e:	68e3      	ldr	r3, [r4, #12]
 8010060:	6832      	ldr	r2, [r6, #0]
 8010062:	1a9b      	subs	r3, r3, r2
 8010064:	42ab      	cmp	r3, r5
 8010066:	dc26      	bgt.n	80100b6 <_printf_common+0x96>
 8010068:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801006c:	1e13      	subs	r3, r2, #0
 801006e:	6822      	ldr	r2, [r4, #0]
 8010070:	bf18      	it	ne
 8010072:	2301      	movne	r3, #1
 8010074:	0692      	lsls	r2, r2, #26
 8010076:	d42b      	bmi.n	80100d0 <_printf_common+0xb0>
 8010078:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801007c:	4649      	mov	r1, r9
 801007e:	4638      	mov	r0, r7
 8010080:	47c0      	blx	r8
 8010082:	3001      	adds	r0, #1
 8010084:	d01e      	beq.n	80100c4 <_printf_common+0xa4>
 8010086:	6823      	ldr	r3, [r4, #0]
 8010088:	68e5      	ldr	r5, [r4, #12]
 801008a:	6832      	ldr	r2, [r6, #0]
 801008c:	f003 0306 	and.w	r3, r3, #6
 8010090:	2b04      	cmp	r3, #4
 8010092:	bf08      	it	eq
 8010094:	1aad      	subeq	r5, r5, r2
 8010096:	68a3      	ldr	r3, [r4, #8]
 8010098:	6922      	ldr	r2, [r4, #16]
 801009a:	bf0c      	ite	eq
 801009c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80100a0:	2500      	movne	r5, #0
 80100a2:	4293      	cmp	r3, r2
 80100a4:	bfc4      	itt	gt
 80100a6:	1a9b      	subgt	r3, r3, r2
 80100a8:	18ed      	addgt	r5, r5, r3
 80100aa:	2600      	movs	r6, #0
 80100ac:	341a      	adds	r4, #26
 80100ae:	42b5      	cmp	r5, r6
 80100b0:	d11a      	bne.n	80100e8 <_printf_common+0xc8>
 80100b2:	2000      	movs	r0, #0
 80100b4:	e008      	b.n	80100c8 <_printf_common+0xa8>
 80100b6:	2301      	movs	r3, #1
 80100b8:	4652      	mov	r2, sl
 80100ba:	4649      	mov	r1, r9
 80100bc:	4638      	mov	r0, r7
 80100be:	47c0      	blx	r8
 80100c0:	3001      	adds	r0, #1
 80100c2:	d103      	bne.n	80100cc <_printf_common+0xac>
 80100c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80100c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80100cc:	3501      	adds	r5, #1
 80100ce:	e7c6      	b.n	801005e <_printf_common+0x3e>
 80100d0:	18e1      	adds	r1, r4, r3
 80100d2:	1c5a      	adds	r2, r3, #1
 80100d4:	2030      	movs	r0, #48	; 0x30
 80100d6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80100da:	4422      	add	r2, r4
 80100dc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80100e0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80100e4:	3302      	adds	r3, #2
 80100e6:	e7c7      	b.n	8010078 <_printf_common+0x58>
 80100e8:	2301      	movs	r3, #1
 80100ea:	4622      	mov	r2, r4
 80100ec:	4649      	mov	r1, r9
 80100ee:	4638      	mov	r0, r7
 80100f0:	47c0      	blx	r8
 80100f2:	3001      	adds	r0, #1
 80100f4:	d0e6      	beq.n	80100c4 <_printf_common+0xa4>
 80100f6:	3601      	adds	r6, #1
 80100f8:	e7d9      	b.n	80100ae <_printf_common+0x8e>
	...

080100fc <_printf_i>:
 80100fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010100:	7e0f      	ldrb	r7, [r1, #24]
 8010102:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8010104:	2f78      	cmp	r7, #120	; 0x78
 8010106:	4691      	mov	r9, r2
 8010108:	4680      	mov	r8, r0
 801010a:	460c      	mov	r4, r1
 801010c:	469a      	mov	sl, r3
 801010e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8010112:	d807      	bhi.n	8010124 <_printf_i+0x28>
 8010114:	2f62      	cmp	r7, #98	; 0x62
 8010116:	d80a      	bhi.n	801012e <_printf_i+0x32>
 8010118:	2f00      	cmp	r7, #0
 801011a:	f000 80d8 	beq.w	80102ce <_printf_i+0x1d2>
 801011e:	2f58      	cmp	r7, #88	; 0x58
 8010120:	f000 80a3 	beq.w	801026a <_printf_i+0x16e>
 8010124:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010128:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801012c:	e03a      	b.n	80101a4 <_printf_i+0xa8>
 801012e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8010132:	2b15      	cmp	r3, #21
 8010134:	d8f6      	bhi.n	8010124 <_printf_i+0x28>
 8010136:	a101      	add	r1, pc, #4	; (adr r1, 801013c <_printf_i+0x40>)
 8010138:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801013c:	08010195 	.word	0x08010195
 8010140:	080101a9 	.word	0x080101a9
 8010144:	08010125 	.word	0x08010125
 8010148:	08010125 	.word	0x08010125
 801014c:	08010125 	.word	0x08010125
 8010150:	08010125 	.word	0x08010125
 8010154:	080101a9 	.word	0x080101a9
 8010158:	08010125 	.word	0x08010125
 801015c:	08010125 	.word	0x08010125
 8010160:	08010125 	.word	0x08010125
 8010164:	08010125 	.word	0x08010125
 8010168:	080102b5 	.word	0x080102b5
 801016c:	080101d9 	.word	0x080101d9
 8010170:	08010297 	.word	0x08010297
 8010174:	08010125 	.word	0x08010125
 8010178:	08010125 	.word	0x08010125
 801017c:	080102d7 	.word	0x080102d7
 8010180:	08010125 	.word	0x08010125
 8010184:	080101d9 	.word	0x080101d9
 8010188:	08010125 	.word	0x08010125
 801018c:	08010125 	.word	0x08010125
 8010190:	0801029f 	.word	0x0801029f
 8010194:	682b      	ldr	r3, [r5, #0]
 8010196:	1d1a      	adds	r2, r3, #4
 8010198:	681b      	ldr	r3, [r3, #0]
 801019a:	602a      	str	r2, [r5, #0]
 801019c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80101a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80101a4:	2301      	movs	r3, #1
 80101a6:	e0a3      	b.n	80102f0 <_printf_i+0x1f4>
 80101a8:	6820      	ldr	r0, [r4, #0]
 80101aa:	6829      	ldr	r1, [r5, #0]
 80101ac:	0606      	lsls	r6, r0, #24
 80101ae:	f101 0304 	add.w	r3, r1, #4
 80101b2:	d50a      	bpl.n	80101ca <_printf_i+0xce>
 80101b4:	680e      	ldr	r6, [r1, #0]
 80101b6:	602b      	str	r3, [r5, #0]
 80101b8:	2e00      	cmp	r6, #0
 80101ba:	da03      	bge.n	80101c4 <_printf_i+0xc8>
 80101bc:	232d      	movs	r3, #45	; 0x2d
 80101be:	4276      	negs	r6, r6
 80101c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80101c4:	485e      	ldr	r0, [pc, #376]	; (8010340 <_printf_i+0x244>)
 80101c6:	230a      	movs	r3, #10
 80101c8:	e019      	b.n	80101fe <_printf_i+0x102>
 80101ca:	680e      	ldr	r6, [r1, #0]
 80101cc:	602b      	str	r3, [r5, #0]
 80101ce:	f010 0f40 	tst.w	r0, #64	; 0x40
 80101d2:	bf18      	it	ne
 80101d4:	b236      	sxthne	r6, r6
 80101d6:	e7ef      	b.n	80101b8 <_printf_i+0xbc>
 80101d8:	682b      	ldr	r3, [r5, #0]
 80101da:	6820      	ldr	r0, [r4, #0]
 80101dc:	1d19      	adds	r1, r3, #4
 80101de:	6029      	str	r1, [r5, #0]
 80101e0:	0601      	lsls	r1, r0, #24
 80101e2:	d501      	bpl.n	80101e8 <_printf_i+0xec>
 80101e4:	681e      	ldr	r6, [r3, #0]
 80101e6:	e002      	b.n	80101ee <_printf_i+0xf2>
 80101e8:	0646      	lsls	r6, r0, #25
 80101ea:	d5fb      	bpl.n	80101e4 <_printf_i+0xe8>
 80101ec:	881e      	ldrh	r6, [r3, #0]
 80101ee:	4854      	ldr	r0, [pc, #336]	; (8010340 <_printf_i+0x244>)
 80101f0:	2f6f      	cmp	r7, #111	; 0x6f
 80101f2:	bf0c      	ite	eq
 80101f4:	2308      	moveq	r3, #8
 80101f6:	230a      	movne	r3, #10
 80101f8:	2100      	movs	r1, #0
 80101fa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80101fe:	6865      	ldr	r5, [r4, #4]
 8010200:	60a5      	str	r5, [r4, #8]
 8010202:	2d00      	cmp	r5, #0
 8010204:	bfa2      	ittt	ge
 8010206:	6821      	ldrge	r1, [r4, #0]
 8010208:	f021 0104 	bicge.w	r1, r1, #4
 801020c:	6021      	strge	r1, [r4, #0]
 801020e:	b90e      	cbnz	r6, 8010214 <_printf_i+0x118>
 8010210:	2d00      	cmp	r5, #0
 8010212:	d04d      	beq.n	80102b0 <_printf_i+0x1b4>
 8010214:	4615      	mov	r5, r2
 8010216:	fbb6 f1f3 	udiv	r1, r6, r3
 801021a:	fb03 6711 	mls	r7, r3, r1, r6
 801021e:	5dc7      	ldrb	r7, [r0, r7]
 8010220:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8010224:	4637      	mov	r7, r6
 8010226:	42bb      	cmp	r3, r7
 8010228:	460e      	mov	r6, r1
 801022a:	d9f4      	bls.n	8010216 <_printf_i+0x11a>
 801022c:	2b08      	cmp	r3, #8
 801022e:	d10b      	bne.n	8010248 <_printf_i+0x14c>
 8010230:	6823      	ldr	r3, [r4, #0]
 8010232:	07de      	lsls	r6, r3, #31
 8010234:	d508      	bpl.n	8010248 <_printf_i+0x14c>
 8010236:	6923      	ldr	r3, [r4, #16]
 8010238:	6861      	ldr	r1, [r4, #4]
 801023a:	4299      	cmp	r1, r3
 801023c:	bfde      	ittt	le
 801023e:	2330      	movle	r3, #48	; 0x30
 8010240:	f805 3c01 	strble.w	r3, [r5, #-1]
 8010244:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8010248:	1b52      	subs	r2, r2, r5
 801024a:	6122      	str	r2, [r4, #16]
 801024c:	f8cd a000 	str.w	sl, [sp]
 8010250:	464b      	mov	r3, r9
 8010252:	aa03      	add	r2, sp, #12
 8010254:	4621      	mov	r1, r4
 8010256:	4640      	mov	r0, r8
 8010258:	f7ff fee2 	bl	8010020 <_printf_common>
 801025c:	3001      	adds	r0, #1
 801025e:	d14c      	bne.n	80102fa <_printf_i+0x1fe>
 8010260:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010264:	b004      	add	sp, #16
 8010266:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801026a:	4835      	ldr	r0, [pc, #212]	; (8010340 <_printf_i+0x244>)
 801026c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8010270:	6829      	ldr	r1, [r5, #0]
 8010272:	6823      	ldr	r3, [r4, #0]
 8010274:	f851 6b04 	ldr.w	r6, [r1], #4
 8010278:	6029      	str	r1, [r5, #0]
 801027a:	061d      	lsls	r5, r3, #24
 801027c:	d514      	bpl.n	80102a8 <_printf_i+0x1ac>
 801027e:	07df      	lsls	r7, r3, #31
 8010280:	bf44      	itt	mi
 8010282:	f043 0320 	orrmi.w	r3, r3, #32
 8010286:	6023      	strmi	r3, [r4, #0]
 8010288:	b91e      	cbnz	r6, 8010292 <_printf_i+0x196>
 801028a:	6823      	ldr	r3, [r4, #0]
 801028c:	f023 0320 	bic.w	r3, r3, #32
 8010290:	6023      	str	r3, [r4, #0]
 8010292:	2310      	movs	r3, #16
 8010294:	e7b0      	b.n	80101f8 <_printf_i+0xfc>
 8010296:	6823      	ldr	r3, [r4, #0]
 8010298:	f043 0320 	orr.w	r3, r3, #32
 801029c:	6023      	str	r3, [r4, #0]
 801029e:	2378      	movs	r3, #120	; 0x78
 80102a0:	4828      	ldr	r0, [pc, #160]	; (8010344 <_printf_i+0x248>)
 80102a2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80102a6:	e7e3      	b.n	8010270 <_printf_i+0x174>
 80102a8:	0659      	lsls	r1, r3, #25
 80102aa:	bf48      	it	mi
 80102ac:	b2b6      	uxthmi	r6, r6
 80102ae:	e7e6      	b.n	801027e <_printf_i+0x182>
 80102b0:	4615      	mov	r5, r2
 80102b2:	e7bb      	b.n	801022c <_printf_i+0x130>
 80102b4:	682b      	ldr	r3, [r5, #0]
 80102b6:	6826      	ldr	r6, [r4, #0]
 80102b8:	6961      	ldr	r1, [r4, #20]
 80102ba:	1d18      	adds	r0, r3, #4
 80102bc:	6028      	str	r0, [r5, #0]
 80102be:	0635      	lsls	r5, r6, #24
 80102c0:	681b      	ldr	r3, [r3, #0]
 80102c2:	d501      	bpl.n	80102c8 <_printf_i+0x1cc>
 80102c4:	6019      	str	r1, [r3, #0]
 80102c6:	e002      	b.n	80102ce <_printf_i+0x1d2>
 80102c8:	0670      	lsls	r0, r6, #25
 80102ca:	d5fb      	bpl.n	80102c4 <_printf_i+0x1c8>
 80102cc:	8019      	strh	r1, [r3, #0]
 80102ce:	2300      	movs	r3, #0
 80102d0:	6123      	str	r3, [r4, #16]
 80102d2:	4615      	mov	r5, r2
 80102d4:	e7ba      	b.n	801024c <_printf_i+0x150>
 80102d6:	682b      	ldr	r3, [r5, #0]
 80102d8:	1d1a      	adds	r2, r3, #4
 80102da:	602a      	str	r2, [r5, #0]
 80102dc:	681d      	ldr	r5, [r3, #0]
 80102de:	6862      	ldr	r2, [r4, #4]
 80102e0:	2100      	movs	r1, #0
 80102e2:	4628      	mov	r0, r5
 80102e4:	f7ef ff7c 	bl	80001e0 <memchr>
 80102e8:	b108      	cbz	r0, 80102ee <_printf_i+0x1f2>
 80102ea:	1b40      	subs	r0, r0, r5
 80102ec:	6060      	str	r0, [r4, #4]
 80102ee:	6863      	ldr	r3, [r4, #4]
 80102f0:	6123      	str	r3, [r4, #16]
 80102f2:	2300      	movs	r3, #0
 80102f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80102f8:	e7a8      	b.n	801024c <_printf_i+0x150>
 80102fa:	6923      	ldr	r3, [r4, #16]
 80102fc:	462a      	mov	r2, r5
 80102fe:	4649      	mov	r1, r9
 8010300:	4640      	mov	r0, r8
 8010302:	47d0      	blx	sl
 8010304:	3001      	adds	r0, #1
 8010306:	d0ab      	beq.n	8010260 <_printf_i+0x164>
 8010308:	6823      	ldr	r3, [r4, #0]
 801030a:	079b      	lsls	r3, r3, #30
 801030c:	d413      	bmi.n	8010336 <_printf_i+0x23a>
 801030e:	68e0      	ldr	r0, [r4, #12]
 8010310:	9b03      	ldr	r3, [sp, #12]
 8010312:	4298      	cmp	r0, r3
 8010314:	bfb8      	it	lt
 8010316:	4618      	movlt	r0, r3
 8010318:	e7a4      	b.n	8010264 <_printf_i+0x168>
 801031a:	2301      	movs	r3, #1
 801031c:	4632      	mov	r2, r6
 801031e:	4649      	mov	r1, r9
 8010320:	4640      	mov	r0, r8
 8010322:	47d0      	blx	sl
 8010324:	3001      	adds	r0, #1
 8010326:	d09b      	beq.n	8010260 <_printf_i+0x164>
 8010328:	3501      	adds	r5, #1
 801032a:	68e3      	ldr	r3, [r4, #12]
 801032c:	9903      	ldr	r1, [sp, #12]
 801032e:	1a5b      	subs	r3, r3, r1
 8010330:	42ab      	cmp	r3, r5
 8010332:	dcf2      	bgt.n	801031a <_printf_i+0x21e>
 8010334:	e7eb      	b.n	801030e <_printf_i+0x212>
 8010336:	2500      	movs	r5, #0
 8010338:	f104 0619 	add.w	r6, r4, #25
 801033c:	e7f5      	b.n	801032a <_printf_i+0x22e>
 801033e:	bf00      	nop
 8010340:	0801574e 	.word	0x0801574e
 8010344:	0801575f 	.word	0x0801575f

08010348 <_sbrk_r>:
 8010348:	b538      	push	{r3, r4, r5, lr}
 801034a:	4d06      	ldr	r5, [pc, #24]	; (8010364 <_sbrk_r+0x1c>)
 801034c:	2300      	movs	r3, #0
 801034e:	4604      	mov	r4, r0
 8010350:	4608      	mov	r0, r1
 8010352:	602b      	str	r3, [r5, #0]
 8010354:	f7f6 fc1e 	bl	8006b94 <_sbrk>
 8010358:	1c43      	adds	r3, r0, #1
 801035a:	d102      	bne.n	8010362 <_sbrk_r+0x1a>
 801035c:	682b      	ldr	r3, [r5, #0]
 801035e:	b103      	cbz	r3, 8010362 <_sbrk_r+0x1a>
 8010360:	6023      	str	r3, [r4, #0]
 8010362:	bd38      	pop	{r3, r4, r5, pc}
 8010364:	20003990 	.word	0x20003990

08010368 <siprintf>:
 8010368:	b40e      	push	{r1, r2, r3}
 801036a:	b500      	push	{lr}
 801036c:	b09c      	sub	sp, #112	; 0x70
 801036e:	ab1d      	add	r3, sp, #116	; 0x74
 8010370:	9002      	str	r0, [sp, #8]
 8010372:	9006      	str	r0, [sp, #24]
 8010374:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8010378:	4809      	ldr	r0, [pc, #36]	; (80103a0 <siprintf+0x38>)
 801037a:	9107      	str	r1, [sp, #28]
 801037c:	9104      	str	r1, [sp, #16]
 801037e:	4909      	ldr	r1, [pc, #36]	; (80103a4 <siprintf+0x3c>)
 8010380:	f853 2b04 	ldr.w	r2, [r3], #4
 8010384:	9105      	str	r1, [sp, #20]
 8010386:	6800      	ldr	r0, [r0, #0]
 8010388:	9301      	str	r3, [sp, #4]
 801038a:	a902      	add	r1, sp, #8
 801038c:	f002 fe64 	bl	8013058 <_svfiprintf_r>
 8010390:	9b02      	ldr	r3, [sp, #8]
 8010392:	2200      	movs	r2, #0
 8010394:	701a      	strb	r2, [r3, #0]
 8010396:	b01c      	add	sp, #112	; 0x70
 8010398:	f85d eb04 	ldr.w	lr, [sp], #4
 801039c:	b003      	add	sp, #12
 801039e:	4770      	bx	lr
 80103a0:	20000260 	.word	0x20000260
 80103a4:	ffff0208 	.word	0xffff0208

080103a8 <strchr>:
 80103a8:	b2c9      	uxtb	r1, r1
 80103aa:	4603      	mov	r3, r0
 80103ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 80103b0:	b11a      	cbz	r2, 80103ba <strchr+0x12>
 80103b2:	428a      	cmp	r2, r1
 80103b4:	d1f9      	bne.n	80103aa <strchr+0x2>
 80103b6:	4618      	mov	r0, r3
 80103b8:	4770      	bx	lr
 80103ba:	2900      	cmp	r1, #0
 80103bc:	bf18      	it	ne
 80103be:	2300      	movne	r3, #0
 80103c0:	e7f9      	b.n	80103b6 <strchr+0xe>

080103c2 <strncmp>:
 80103c2:	b510      	push	{r4, lr}
 80103c4:	b17a      	cbz	r2, 80103e6 <strncmp+0x24>
 80103c6:	4603      	mov	r3, r0
 80103c8:	3901      	subs	r1, #1
 80103ca:	1884      	adds	r4, r0, r2
 80103cc:	f813 0b01 	ldrb.w	r0, [r3], #1
 80103d0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80103d4:	4290      	cmp	r0, r2
 80103d6:	d101      	bne.n	80103dc <strncmp+0x1a>
 80103d8:	42a3      	cmp	r3, r4
 80103da:	d101      	bne.n	80103e0 <strncmp+0x1e>
 80103dc:	1a80      	subs	r0, r0, r2
 80103de:	bd10      	pop	{r4, pc}
 80103e0:	2800      	cmp	r0, #0
 80103e2:	d1f3      	bne.n	80103cc <strncmp+0xa>
 80103e4:	e7fa      	b.n	80103dc <strncmp+0x1a>
 80103e6:	4610      	mov	r0, r2
 80103e8:	e7f9      	b.n	80103de <strncmp+0x1c>

080103ea <strstr>:
 80103ea:	780a      	ldrb	r2, [r1, #0]
 80103ec:	b570      	push	{r4, r5, r6, lr}
 80103ee:	b96a      	cbnz	r2, 801040c <strstr+0x22>
 80103f0:	bd70      	pop	{r4, r5, r6, pc}
 80103f2:	429a      	cmp	r2, r3
 80103f4:	d109      	bne.n	801040a <strstr+0x20>
 80103f6:	460c      	mov	r4, r1
 80103f8:	4605      	mov	r5, r0
 80103fa:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80103fe:	2b00      	cmp	r3, #0
 8010400:	d0f6      	beq.n	80103f0 <strstr+0x6>
 8010402:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8010406:	429e      	cmp	r6, r3
 8010408:	d0f7      	beq.n	80103fa <strstr+0x10>
 801040a:	3001      	adds	r0, #1
 801040c:	7803      	ldrb	r3, [r0, #0]
 801040e:	2b00      	cmp	r3, #0
 8010410:	d1ef      	bne.n	80103f2 <strstr+0x8>
 8010412:	4618      	mov	r0, r3
 8010414:	e7ec      	b.n	80103f0 <strstr+0x6>

08010416 <sulp>:
 8010416:	b570      	push	{r4, r5, r6, lr}
 8010418:	4604      	mov	r4, r0
 801041a:	460d      	mov	r5, r1
 801041c:	ec45 4b10 	vmov	d0, r4, r5
 8010420:	4616      	mov	r6, r2
 8010422:	f002 fc6f 	bl	8012d04 <__ulp>
 8010426:	ec51 0b10 	vmov	r0, r1, d0
 801042a:	b17e      	cbz	r6, 801044c <sulp+0x36>
 801042c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8010430:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8010434:	2b00      	cmp	r3, #0
 8010436:	dd09      	ble.n	801044c <sulp+0x36>
 8010438:	051b      	lsls	r3, r3, #20
 801043a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 801043e:	2400      	movs	r4, #0
 8010440:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8010444:	4622      	mov	r2, r4
 8010446:	462b      	mov	r3, r5
 8010448:	f7f0 f8d6 	bl	80005f8 <__aeabi_dmul>
 801044c:	bd70      	pop	{r4, r5, r6, pc}
	...

08010450 <_strtod_l>:
 8010450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010454:	ed2d 8b02 	vpush	{d8}
 8010458:	b09d      	sub	sp, #116	; 0x74
 801045a:	461f      	mov	r7, r3
 801045c:	2300      	movs	r3, #0
 801045e:	9318      	str	r3, [sp, #96]	; 0x60
 8010460:	4ba2      	ldr	r3, [pc, #648]	; (80106ec <_strtod_l+0x29c>)
 8010462:	9213      	str	r2, [sp, #76]	; 0x4c
 8010464:	681b      	ldr	r3, [r3, #0]
 8010466:	9305      	str	r3, [sp, #20]
 8010468:	4604      	mov	r4, r0
 801046a:	4618      	mov	r0, r3
 801046c:	4688      	mov	r8, r1
 801046e:	f7ef feaf 	bl	80001d0 <strlen>
 8010472:	f04f 0a00 	mov.w	sl, #0
 8010476:	4605      	mov	r5, r0
 8010478:	f04f 0b00 	mov.w	fp, #0
 801047c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8010480:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010482:	781a      	ldrb	r2, [r3, #0]
 8010484:	2a2b      	cmp	r2, #43	; 0x2b
 8010486:	d04e      	beq.n	8010526 <_strtod_l+0xd6>
 8010488:	d83b      	bhi.n	8010502 <_strtod_l+0xb2>
 801048a:	2a0d      	cmp	r2, #13
 801048c:	d834      	bhi.n	80104f8 <_strtod_l+0xa8>
 801048e:	2a08      	cmp	r2, #8
 8010490:	d834      	bhi.n	80104fc <_strtod_l+0xac>
 8010492:	2a00      	cmp	r2, #0
 8010494:	d03e      	beq.n	8010514 <_strtod_l+0xc4>
 8010496:	2300      	movs	r3, #0
 8010498:	930a      	str	r3, [sp, #40]	; 0x28
 801049a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 801049c:	7833      	ldrb	r3, [r6, #0]
 801049e:	2b30      	cmp	r3, #48	; 0x30
 80104a0:	f040 80b0 	bne.w	8010604 <_strtod_l+0x1b4>
 80104a4:	7873      	ldrb	r3, [r6, #1]
 80104a6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80104aa:	2b58      	cmp	r3, #88	; 0x58
 80104ac:	d168      	bne.n	8010580 <_strtod_l+0x130>
 80104ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80104b0:	9301      	str	r3, [sp, #4]
 80104b2:	ab18      	add	r3, sp, #96	; 0x60
 80104b4:	9702      	str	r7, [sp, #8]
 80104b6:	9300      	str	r3, [sp, #0]
 80104b8:	4a8d      	ldr	r2, [pc, #564]	; (80106f0 <_strtod_l+0x2a0>)
 80104ba:	ab19      	add	r3, sp, #100	; 0x64
 80104bc:	a917      	add	r1, sp, #92	; 0x5c
 80104be:	4620      	mov	r0, r4
 80104c0:	f001 fd80 	bl	8011fc4 <__gethex>
 80104c4:	f010 0707 	ands.w	r7, r0, #7
 80104c8:	4605      	mov	r5, r0
 80104ca:	d005      	beq.n	80104d8 <_strtod_l+0x88>
 80104cc:	2f06      	cmp	r7, #6
 80104ce:	d12c      	bne.n	801052a <_strtod_l+0xda>
 80104d0:	3601      	adds	r6, #1
 80104d2:	2300      	movs	r3, #0
 80104d4:	9617      	str	r6, [sp, #92]	; 0x5c
 80104d6:	930a      	str	r3, [sp, #40]	; 0x28
 80104d8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80104da:	2b00      	cmp	r3, #0
 80104dc:	f040 8590 	bne.w	8011000 <_strtod_l+0xbb0>
 80104e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80104e2:	b1eb      	cbz	r3, 8010520 <_strtod_l+0xd0>
 80104e4:	4652      	mov	r2, sl
 80104e6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80104ea:	ec43 2b10 	vmov	d0, r2, r3
 80104ee:	b01d      	add	sp, #116	; 0x74
 80104f0:	ecbd 8b02 	vpop	{d8}
 80104f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80104f8:	2a20      	cmp	r2, #32
 80104fa:	d1cc      	bne.n	8010496 <_strtod_l+0x46>
 80104fc:	3301      	adds	r3, #1
 80104fe:	9317      	str	r3, [sp, #92]	; 0x5c
 8010500:	e7be      	b.n	8010480 <_strtod_l+0x30>
 8010502:	2a2d      	cmp	r2, #45	; 0x2d
 8010504:	d1c7      	bne.n	8010496 <_strtod_l+0x46>
 8010506:	2201      	movs	r2, #1
 8010508:	920a      	str	r2, [sp, #40]	; 0x28
 801050a:	1c5a      	adds	r2, r3, #1
 801050c:	9217      	str	r2, [sp, #92]	; 0x5c
 801050e:	785b      	ldrb	r3, [r3, #1]
 8010510:	2b00      	cmp	r3, #0
 8010512:	d1c2      	bne.n	801049a <_strtod_l+0x4a>
 8010514:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010516:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 801051a:	2b00      	cmp	r3, #0
 801051c:	f040 856e 	bne.w	8010ffc <_strtod_l+0xbac>
 8010520:	4652      	mov	r2, sl
 8010522:	465b      	mov	r3, fp
 8010524:	e7e1      	b.n	80104ea <_strtod_l+0x9a>
 8010526:	2200      	movs	r2, #0
 8010528:	e7ee      	b.n	8010508 <_strtod_l+0xb8>
 801052a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801052c:	b13a      	cbz	r2, 801053e <_strtod_l+0xee>
 801052e:	2135      	movs	r1, #53	; 0x35
 8010530:	a81a      	add	r0, sp, #104	; 0x68
 8010532:	f002 fcf2 	bl	8012f1a <__copybits>
 8010536:	9918      	ldr	r1, [sp, #96]	; 0x60
 8010538:	4620      	mov	r0, r4
 801053a:	f002 f8b1 	bl	80126a0 <_Bfree>
 801053e:	3f01      	subs	r7, #1
 8010540:	2f04      	cmp	r7, #4
 8010542:	d806      	bhi.n	8010552 <_strtod_l+0x102>
 8010544:	e8df f007 	tbb	[pc, r7]
 8010548:	1714030a 	.word	0x1714030a
 801054c:	0a          	.byte	0x0a
 801054d:	00          	.byte	0x00
 801054e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8010552:	0728      	lsls	r0, r5, #28
 8010554:	d5c0      	bpl.n	80104d8 <_strtod_l+0x88>
 8010556:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 801055a:	e7bd      	b.n	80104d8 <_strtod_l+0x88>
 801055c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8010560:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8010562:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8010566:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801056a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801056e:	e7f0      	b.n	8010552 <_strtod_l+0x102>
 8010570:	f8df b180 	ldr.w	fp, [pc, #384]	; 80106f4 <_strtod_l+0x2a4>
 8010574:	e7ed      	b.n	8010552 <_strtod_l+0x102>
 8010576:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 801057a:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 801057e:	e7e8      	b.n	8010552 <_strtod_l+0x102>
 8010580:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010582:	1c5a      	adds	r2, r3, #1
 8010584:	9217      	str	r2, [sp, #92]	; 0x5c
 8010586:	785b      	ldrb	r3, [r3, #1]
 8010588:	2b30      	cmp	r3, #48	; 0x30
 801058a:	d0f9      	beq.n	8010580 <_strtod_l+0x130>
 801058c:	2b00      	cmp	r3, #0
 801058e:	d0a3      	beq.n	80104d8 <_strtod_l+0x88>
 8010590:	2301      	movs	r3, #1
 8010592:	f04f 0900 	mov.w	r9, #0
 8010596:	9304      	str	r3, [sp, #16]
 8010598:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801059a:	9308      	str	r3, [sp, #32]
 801059c:	f8cd 901c 	str.w	r9, [sp, #28]
 80105a0:	464f      	mov	r7, r9
 80105a2:	220a      	movs	r2, #10
 80105a4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80105a6:	7806      	ldrb	r6, [r0, #0]
 80105a8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80105ac:	b2d9      	uxtb	r1, r3
 80105ae:	2909      	cmp	r1, #9
 80105b0:	d92a      	bls.n	8010608 <_strtod_l+0x1b8>
 80105b2:	9905      	ldr	r1, [sp, #20]
 80105b4:	462a      	mov	r2, r5
 80105b6:	f7ff ff04 	bl	80103c2 <strncmp>
 80105ba:	b398      	cbz	r0, 8010624 <_strtod_l+0x1d4>
 80105bc:	2000      	movs	r0, #0
 80105be:	4632      	mov	r2, r6
 80105c0:	463d      	mov	r5, r7
 80105c2:	9005      	str	r0, [sp, #20]
 80105c4:	4603      	mov	r3, r0
 80105c6:	2a65      	cmp	r2, #101	; 0x65
 80105c8:	d001      	beq.n	80105ce <_strtod_l+0x17e>
 80105ca:	2a45      	cmp	r2, #69	; 0x45
 80105cc:	d118      	bne.n	8010600 <_strtod_l+0x1b0>
 80105ce:	b91d      	cbnz	r5, 80105d8 <_strtod_l+0x188>
 80105d0:	9a04      	ldr	r2, [sp, #16]
 80105d2:	4302      	orrs	r2, r0
 80105d4:	d09e      	beq.n	8010514 <_strtod_l+0xc4>
 80105d6:	2500      	movs	r5, #0
 80105d8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 80105dc:	f108 0201 	add.w	r2, r8, #1
 80105e0:	9217      	str	r2, [sp, #92]	; 0x5c
 80105e2:	f898 2001 	ldrb.w	r2, [r8, #1]
 80105e6:	2a2b      	cmp	r2, #43	; 0x2b
 80105e8:	d075      	beq.n	80106d6 <_strtod_l+0x286>
 80105ea:	2a2d      	cmp	r2, #45	; 0x2d
 80105ec:	d07b      	beq.n	80106e6 <_strtod_l+0x296>
 80105ee:	f04f 0c00 	mov.w	ip, #0
 80105f2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80105f6:	2909      	cmp	r1, #9
 80105f8:	f240 8082 	bls.w	8010700 <_strtod_l+0x2b0>
 80105fc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8010600:	2600      	movs	r6, #0
 8010602:	e09d      	b.n	8010740 <_strtod_l+0x2f0>
 8010604:	2300      	movs	r3, #0
 8010606:	e7c4      	b.n	8010592 <_strtod_l+0x142>
 8010608:	2f08      	cmp	r7, #8
 801060a:	bfd8      	it	le
 801060c:	9907      	ldrle	r1, [sp, #28]
 801060e:	f100 0001 	add.w	r0, r0, #1
 8010612:	bfda      	itte	le
 8010614:	fb02 3301 	mlale	r3, r2, r1, r3
 8010618:	9307      	strle	r3, [sp, #28]
 801061a:	fb02 3909 	mlagt	r9, r2, r9, r3
 801061e:	3701      	adds	r7, #1
 8010620:	9017      	str	r0, [sp, #92]	; 0x5c
 8010622:	e7bf      	b.n	80105a4 <_strtod_l+0x154>
 8010624:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010626:	195a      	adds	r2, r3, r5
 8010628:	9217      	str	r2, [sp, #92]	; 0x5c
 801062a:	5d5a      	ldrb	r2, [r3, r5]
 801062c:	2f00      	cmp	r7, #0
 801062e:	d037      	beq.n	80106a0 <_strtod_l+0x250>
 8010630:	9005      	str	r0, [sp, #20]
 8010632:	463d      	mov	r5, r7
 8010634:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8010638:	2b09      	cmp	r3, #9
 801063a:	d912      	bls.n	8010662 <_strtod_l+0x212>
 801063c:	2301      	movs	r3, #1
 801063e:	e7c2      	b.n	80105c6 <_strtod_l+0x176>
 8010640:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010642:	1c5a      	adds	r2, r3, #1
 8010644:	9217      	str	r2, [sp, #92]	; 0x5c
 8010646:	785a      	ldrb	r2, [r3, #1]
 8010648:	3001      	adds	r0, #1
 801064a:	2a30      	cmp	r2, #48	; 0x30
 801064c:	d0f8      	beq.n	8010640 <_strtod_l+0x1f0>
 801064e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8010652:	2b08      	cmp	r3, #8
 8010654:	f200 84d9 	bhi.w	801100a <_strtod_l+0xbba>
 8010658:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801065a:	9005      	str	r0, [sp, #20]
 801065c:	2000      	movs	r0, #0
 801065e:	9308      	str	r3, [sp, #32]
 8010660:	4605      	mov	r5, r0
 8010662:	3a30      	subs	r2, #48	; 0x30
 8010664:	f100 0301 	add.w	r3, r0, #1
 8010668:	d014      	beq.n	8010694 <_strtod_l+0x244>
 801066a:	9905      	ldr	r1, [sp, #20]
 801066c:	4419      	add	r1, r3
 801066e:	9105      	str	r1, [sp, #20]
 8010670:	462b      	mov	r3, r5
 8010672:	eb00 0e05 	add.w	lr, r0, r5
 8010676:	210a      	movs	r1, #10
 8010678:	4573      	cmp	r3, lr
 801067a:	d113      	bne.n	80106a4 <_strtod_l+0x254>
 801067c:	182b      	adds	r3, r5, r0
 801067e:	2b08      	cmp	r3, #8
 8010680:	f105 0501 	add.w	r5, r5, #1
 8010684:	4405      	add	r5, r0
 8010686:	dc1c      	bgt.n	80106c2 <_strtod_l+0x272>
 8010688:	9907      	ldr	r1, [sp, #28]
 801068a:	230a      	movs	r3, #10
 801068c:	fb03 2301 	mla	r3, r3, r1, r2
 8010690:	9307      	str	r3, [sp, #28]
 8010692:	2300      	movs	r3, #0
 8010694:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8010696:	1c51      	adds	r1, r2, #1
 8010698:	9117      	str	r1, [sp, #92]	; 0x5c
 801069a:	7852      	ldrb	r2, [r2, #1]
 801069c:	4618      	mov	r0, r3
 801069e:	e7c9      	b.n	8010634 <_strtod_l+0x1e4>
 80106a0:	4638      	mov	r0, r7
 80106a2:	e7d2      	b.n	801064a <_strtod_l+0x1fa>
 80106a4:	2b08      	cmp	r3, #8
 80106a6:	dc04      	bgt.n	80106b2 <_strtod_l+0x262>
 80106a8:	9e07      	ldr	r6, [sp, #28]
 80106aa:	434e      	muls	r6, r1
 80106ac:	9607      	str	r6, [sp, #28]
 80106ae:	3301      	adds	r3, #1
 80106b0:	e7e2      	b.n	8010678 <_strtod_l+0x228>
 80106b2:	f103 0c01 	add.w	ip, r3, #1
 80106b6:	f1bc 0f10 	cmp.w	ip, #16
 80106ba:	bfd8      	it	le
 80106bc:	fb01 f909 	mulle.w	r9, r1, r9
 80106c0:	e7f5      	b.n	80106ae <_strtod_l+0x25e>
 80106c2:	2d10      	cmp	r5, #16
 80106c4:	bfdc      	itt	le
 80106c6:	230a      	movle	r3, #10
 80106c8:	fb03 2909 	mlale	r9, r3, r9, r2
 80106cc:	e7e1      	b.n	8010692 <_strtod_l+0x242>
 80106ce:	2300      	movs	r3, #0
 80106d0:	9305      	str	r3, [sp, #20]
 80106d2:	2301      	movs	r3, #1
 80106d4:	e77c      	b.n	80105d0 <_strtod_l+0x180>
 80106d6:	f04f 0c00 	mov.w	ip, #0
 80106da:	f108 0202 	add.w	r2, r8, #2
 80106de:	9217      	str	r2, [sp, #92]	; 0x5c
 80106e0:	f898 2002 	ldrb.w	r2, [r8, #2]
 80106e4:	e785      	b.n	80105f2 <_strtod_l+0x1a2>
 80106e6:	f04f 0c01 	mov.w	ip, #1
 80106ea:	e7f6      	b.n	80106da <_strtod_l+0x28a>
 80106ec:	080158b8 	.word	0x080158b8
 80106f0:	08015770 	.word	0x08015770
 80106f4:	7ff00000 	.word	0x7ff00000
 80106f8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80106fa:	1c51      	adds	r1, r2, #1
 80106fc:	9117      	str	r1, [sp, #92]	; 0x5c
 80106fe:	7852      	ldrb	r2, [r2, #1]
 8010700:	2a30      	cmp	r2, #48	; 0x30
 8010702:	d0f9      	beq.n	80106f8 <_strtod_l+0x2a8>
 8010704:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8010708:	2908      	cmp	r1, #8
 801070a:	f63f af79 	bhi.w	8010600 <_strtod_l+0x1b0>
 801070e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8010712:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8010714:	9206      	str	r2, [sp, #24]
 8010716:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8010718:	1c51      	adds	r1, r2, #1
 801071a:	9117      	str	r1, [sp, #92]	; 0x5c
 801071c:	7852      	ldrb	r2, [r2, #1]
 801071e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8010722:	2e09      	cmp	r6, #9
 8010724:	d937      	bls.n	8010796 <_strtod_l+0x346>
 8010726:	9e06      	ldr	r6, [sp, #24]
 8010728:	1b89      	subs	r1, r1, r6
 801072a:	2908      	cmp	r1, #8
 801072c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8010730:	dc02      	bgt.n	8010738 <_strtod_l+0x2e8>
 8010732:	4576      	cmp	r6, lr
 8010734:	bfa8      	it	ge
 8010736:	4676      	movge	r6, lr
 8010738:	f1bc 0f00 	cmp.w	ip, #0
 801073c:	d000      	beq.n	8010740 <_strtod_l+0x2f0>
 801073e:	4276      	negs	r6, r6
 8010740:	2d00      	cmp	r5, #0
 8010742:	d14d      	bne.n	80107e0 <_strtod_l+0x390>
 8010744:	9904      	ldr	r1, [sp, #16]
 8010746:	4301      	orrs	r1, r0
 8010748:	f47f aec6 	bne.w	80104d8 <_strtod_l+0x88>
 801074c:	2b00      	cmp	r3, #0
 801074e:	f47f aee1 	bne.w	8010514 <_strtod_l+0xc4>
 8010752:	2a69      	cmp	r2, #105	; 0x69
 8010754:	d027      	beq.n	80107a6 <_strtod_l+0x356>
 8010756:	dc24      	bgt.n	80107a2 <_strtod_l+0x352>
 8010758:	2a49      	cmp	r2, #73	; 0x49
 801075a:	d024      	beq.n	80107a6 <_strtod_l+0x356>
 801075c:	2a4e      	cmp	r2, #78	; 0x4e
 801075e:	f47f aed9 	bne.w	8010514 <_strtod_l+0xc4>
 8010762:	499f      	ldr	r1, [pc, #636]	; (80109e0 <_strtod_l+0x590>)
 8010764:	a817      	add	r0, sp, #92	; 0x5c
 8010766:	f001 fe85 	bl	8012474 <__match>
 801076a:	2800      	cmp	r0, #0
 801076c:	f43f aed2 	beq.w	8010514 <_strtod_l+0xc4>
 8010770:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010772:	781b      	ldrb	r3, [r3, #0]
 8010774:	2b28      	cmp	r3, #40	; 0x28
 8010776:	d12d      	bne.n	80107d4 <_strtod_l+0x384>
 8010778:	499a      	ldr	r1, [pc, #616]	; (80109e4 <_strtod_l+0x594>)
 801077a:	aa1a      	add	r2, sp, #104	; 0x68
 801077c:	a817      	add	r0, sp, #92	; 0x5c
 801077e:	f001 fe8d 	bl	801249c <__hexnan>
 8010782:	2805      	cmp	r0, #5
 8010784:	d126      	bne.n	80107d4 <_strtod_l+0x384>
 8010786:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010788:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 801078c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8010790:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8010794:	e6a0      	b.n	80104d8 <_strtod_l+0x88>
 8010796:	210a      	movs	r1, #10
 8010798:	fb01 2e0e 	mla	lr, r1, lr, r2
 801079c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80107a0:	e7b9      	b.n	8010716 <_strtod_l+0x2c6>
 80107a2:	2a6e      	cmp	r2, #110	; 0x6e
 80107a4:	e7db      	b.n	801075e <_strtod_l+0x30e>
 80107a6:	4990      	ldr	r1, [pc, #576]	; (80109e8 <_strtod_l+0x598>)
 80107a8:	a817      	add	r0, sp, #92	; 0x5c
 80107aa:	f001 fe63 	bl	8012474 <__match>
 80107ae:	2800      	cmp	r0, #0
 80107b0:	f43f aeb0 	beq.w	8010514 <_strtod_l+0xc4>
 80107b4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80107b6:	498d      	ldr	r1, [pc, #564]	; (80109ec <_strtod_l+0x59c>)
 80107b8:	3b01      	subs	r3, #1
 80107ba:	a817      	add	r0, sp, #92	; 0x5c
 80107bc:	9317      	str	r3, [sp, #92]	; 0x5c
 80107be:	f001 fe59 	bl	8012474 <__match>
 80107c2:	b910      	cbnz	r0, 80107ca <_strtod_l+0x37a>
 80107c4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80107c6:	3301      	adds	r3, #1
 80107c8:	9317      	str	r3, [sp, #92]	; 0x5c
 80107ca:	f8df b230 	ldr.w	fp, [pc, #560]	; 80109fc <_strtod_l+0x5ac>
 80107ce:	f04f 0a00 	mov.w	sl, #0
 80107d2:	e681      	b.n	80104d8 <_strtod_l+0x88>
 80107d4:	4886      	ldr	r0, [pc, #536]	; (80109f0 <_strtod_l+0x5a0>)
 80107d6:	f002 fd3f 	bl	8013258 <nan>
 80107da:	ec5b ab10 	vmov	sl, fp, d0
 80107de:	e67b      	b.n	80104d8 <_strtod_l+0x88>
 80107e0:	9b05      	ldr	r3, [sp, #20]
 80107e2:	9807      	ldr	r0, [sp, #28]
 80107e4:	1af3      	subs	r3, r6, r3
 80107e6:	2f00      	cmp	r7, #0
 80107e8:	bf08      	it	eq
 80107ea:	462f      	moveq	r7, r5
 80107ec:	2d10      	cmp	r5, #16
 80107ee:	9306      	str	r3, [sp, #24]
 80107f0:	46a8      	mov	r8, r5
 80107f2:	bfa8      	it	ge
 80107f4:	f04f 0810 	movge.w	r8, #16
 80107f8:	f7ef fe84 	bl	8000504 <__aeabi_ui2d>
 80107fc:	2d09      	cmp	r5, #9
 80107fe:	4682      	mov	sl, r0
 8010800:	468b      	mov	fp, r1
 8010802:	dd13      	ble.n	801082c <_strtod_l+0x3dc>
 8010804:	4b7b      	ldr	r3, [pc, #492]	; (80109f4 <_strtod_l+0x5a4>)
 8010806:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801080a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 801080e:	f7ef fef3 	bl	80005f8 <__aeabi_dmul>
 8010812:	4682      	mov	sl, r0
 8010814:	4648      	mov	r0, r9
 8010816:	468b      	mov	fp, r1
 8010818:	f7ef fe74 	bl	8000504 <__aeabi_ui2d>
 801081c:	4602      	mov	r2, r0
 801081e:	460b      	mov	r3, r1
 8010820:	4650      	mov	r0, sl
 8010822:	4659      	mov	r1, fp
 8010824:	f7ef fd32 	bl	800028c <__adddf3>
 8010828:	4682      	mov	sl, r0
 801082a:	468b      	mov	fp, r1
 801082c:	2d0f      	cmp	r5, #15
 801082e:	dc38      	bgt.n	80108a2 <_strtod_l+0x452>
 8010830:	9b06      	ldr	r3, [sp, #24]
 8010832:	2b00      	cmp	r3, #0
 8010834:	f43f ae50 	beq.w	80104d8 <_strtod_l+0x88>
 8010838:	dd24      	ble.n	8010884 <_strtod_l+0x434>
 801083a:	2b16      	cmp	r3, #22
 801083c:	dc0b      	bgt.n	8010856 <_strtod_l+0x406>
 801083e:	496d      	ldr	r1, [pc, #436]	; (80109f4 <_strtod_l+0x5a4>)
 8010840:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8010844:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010848:	4652      	mov	r2, sl
 801084a:	465b      	mov	r3, fp
 801084c:	f7ef fed4 	bl	80005f8 <__aeabi_dmul>
 8010850:	4682      	mov	sl, r0
 8010852:	468b      	mov	fp, r1
 8010854:	e640      	b.n	80104d8 <_strtod_l+0x88>
 8010856:	9a06      	ldr	r2, [sp, #24]
 8010858:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 801085c:	4293      	cmp	r3, r2
 801085e:	db20      	blt.n	80108a2 <_strtod_l+0x452>
 8010860:	4c64      	ldr	r4, [pc, #400]	; (80109f4 <_strtod_l+0x5a4>)
 8010862:	f1c5 050f 	rsb	r5, r5, #15
 8010866:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801086a:	4652      	mov	r2, sl
 801086c:	465b      	mov	r3, fp
 801086e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010872:	f7ef fec1 	bl	80005f8 <__aeabi_dmul>
 8010876:	9b06      	ldr	r3, [sp, #24]
 8010878:	1b5d      	subs	r5, r3, r5
 801087a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801087e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8010882:	e7e3      	b.n	801084c <_strtod_l+0x3fc>
 8010884:	9b06      	ldr	r3, [sp, #24]
 8010886:	3316      	adds	r3, #22
 8010888:	db0b      	blt.n	80108a2 <_strtod_l+0x452>
 801088a:	9b05      	ldr	r3, [sp, #20]
 801088c:	1b9e      	subs	r6, r3, r6
 801088e:	4b59      	ldr	r3, [pc, #356]	; (80109f4 <_strtod_l+0x5a4>)
 8010890:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8010894:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010898:	4650      	mov	r0, sl
 801089a:	4659      	mov	r1, fp
 801089c:	f7ef ffd6 	bl	800084c <__aeabi_ddiv>
 80108a0:	e7d6      	b.n	8010850 <_strtod_l+0x400>
 80108a2:	9b06      	ldr	r3, [sp, #24]
 80108a4:	eba5 0808 	sub.w	r8, r5, r8
 80108a8:	4498      	add	r8, r3
 80108aa:	f1b8 0f00 	cmp.w	r8, #0
 80108ae:	dd74      	ble.n	801099a <_strtod_l+0x54a>
 80108b0:	f018 030f 	ands.w	r3, r8, #15
 80108b4:	d00a      	beq.n	80108cc <_strtod_l+0x47c>
 80108b6:	494f      	ldr	r1, [pc, #316]	; (80109f4 <_strtod_l+0x5a4>)
 80108b8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80108bc:	4652      	mov	r2, sl
 80108be:	465b      	mov	r3, fp
 80108c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80108c4:	f7ef fe98 	bl	80005f8 <__aeabi_dmul>
 80108c8:	4682      	mov	sl, r0
 80108ca:	468b      	mov	fp, r1
 80108cc:	f038 080f 	bics.w	r8, r8, #15
 80108d0:	d04f      	beq.n	8010972 <_strtod_l+0x522>
 80108d2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80108d6:	dd22      	ble.n	801091e <_strtod_l+0x4ce>
 80108d8:	2500      	movs	r5, #0
 80108da:	462e      	mov	r6, r5
 80108dc:	9507      	str	r5, [sp, #28]
 80108de:	9505      	str	r5, [sp, #20]
 80108e0:	2322      	movs	r3, #34	; 0x22
 80108e2:	f8df b118 	ldr.w	fp, [pc, #280]	; 80109fc <_strtod_l+0x5ac>
 80108e6:	6023      	str	r3, [r4, #0]
 80108e8:	f04f 0a00 	mov.w	sl, #0
 80108ec:	9b07      	ldr	r3, [sp, #28]
 80108ee:	2b00      	cmp	r3, #0
 80108f0:	f43f adf2 	beq.w	80104d8 <_strtod_l+0x88>
 80108f4:	9918      	ldr	r1, [sp, #96]	; 0x60
 80108f6:	4620      	mov	r0, r4
 80108f8:	f001 fed2 	bl	80126a0 <_Bfree>
 80108fc:	9905      	ldr	r1, [sp, #20]
 80108fe:	4620      	mov	r0, r4
 8010900:	f001 fece 	bl	80126a0 <_Bfree>
 8010904:	4631      	mov	r1, r6
 8010906:	4620      	mov	r0, r4
 8010908:	f001 feca 	bl	80126a0 <_Bfree>
 801090c:	9907      	ldr	r1, [sp, #28]
 801090e:	4620      	mov	r0, r4
 8010910:	f001 fec6 	bl	80126a0 <_Bfree>
 8010914:	4629      	mov	r1, r5
 8010916:	4620      	mov	r0, r4
 8010918:	f001 fec2 	bl	80126a0 <_Bfree>
 801091c:	e5dc      	b.n	80104d8 <_strtod_l+0x88>
 801091e:	4b36      	ldr	r3, [pc, #216]	; (80109f8 <_strtod_l+0x5a8>)
 8010920:	9304      	str	r3, [sp, #16]
 8010922:	2300      	movs	r3, #0
 8010924:	ea4f 1828 	mov.w	r8, r8, asr #4
 8010928:	4650      	mov	r0, sl
 801092a:	4659      	mov	r1, fp
 801092c:	4699      	mov	r9, r3
 801092e:	f1b8 0f01 	cmp.w	r8, #1
 8010932:	dc21      	bgt.n	8010978 <_strtod_l+0x528>
 8010934:	b10b      	cbz	r3, 801093a <_strtod_l+0x4ea>
 8010936:	4682      	mov	sl, r0
 8010938:	468b      	mov	fp, r1
 801093a:	4b2f      	ldr	r3, [pc, #188]	; (80109f8 <_strtod_l+0x5a8>)
 801093c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8010940:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8010944:	4652      	mov	r2, sl
 8010946:	465b      	mov	r3, fp
 8010948:	e9d9 0100 	ldrd	r0, r1, [r9]
 801094c:	f7ef fe54 	bl	80005f8 <__aeabi_dmul>
 8010950:	4b2a      	ldr	r3, [pc, #168]	; (80109fc <_strtod_l+0x5ac>)
 8010952:	460a      	mov	r2, r1
 8010954:	400b      	ands	r3, r1
 8010956:	492a      	ldr	r1, [pc, #168]	; (8010a00 <_strtod_l+0x5b0>)
 8010958:	428b      	cmp	r3, r1
 801095a:	4682      	mov	sl, r0
 801095c:	d8bc      	bhi.n	80108d8 <_strtod_l+0x488>
 801095e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8010962:	428b      	cmp	r3, r1
 8010964:	bf86      	itte	hi
 8010966:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8010a04 <_strtod_l+0x5b4>
 801096a:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 801096e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8010972:	2300      	movs	r3, #0
 8010974:	9304      	str	r3, [sp, #16]
 8010976:	e084      	b.n	8010a82 <_strtod_l+0x632>
 8010978:	f018 0f01 	tst.w	r8, #1
 801097c:	d005      	beq.n	801098a <_strtod_l+0x53a>
 801097e:	9b04      	ldr	r3, [sp, #16]
 8010980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010984:	f7ef fe38 	bl	80005f8 <__aeabi_dmul>
 8010988:	2301      	movs	r3, #1
 801098a:	9a04      	ldr	r2, [sp, #16]
 801098c:	3208      	adds	r2, #8
 801098e:	f109 0901 	add.w	r9, r9, #1
 8010992:	ea4f 0868 	mov.w	r8, r8, asr #1
 8010996:	9204      	str	r2, [sp, #16]
 8010998:	e7c9      	b.n	801092e <_strtod_l+0x4de>
 801099a:	d0ea      	beq.n	8010972 <_strtod_l+0x522>
 801099c:	f1c8 0800 	rsb	r8, r8, #0
 80109a0:	f018 020f 	ands.w	r2, r8, #15
 80109a4:	d00a      	beq.n	80109bc <_strtod_l+0x56c>
 80109a6:	4b13      	ldr	r3, [pc, #76]	; (80109f4 <_strtod_l+0x5a4>)
 80109a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80109ac:	4650      	mov	r0, sl
 80109ae:	4659      	mov	r1, fp
 80109b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109b4:	f7ef ff4a 	bl	800084c <__aeabi_ddiv>
 80109b8:	4682      	mov	sl, r0
 80109ba:	468b      	mov	fp, r1
 80109bc:	ea5f 1828 	movs.w	r8, r8, asr #4
 80109c0:	d0d7      	beq.n	8010972 <_strtod_l+0x522>
 80109c2:	f1b8 0f1f 	cmp.w	r8, #31
 80109c6:	dd1f      	ble.n	8010a08 <_strtod_l+0x5b8>
 80109c8:	2500      	movs	r5, #0
 80109ca:	462e      	mov	r6, r5
 80109cc:	9507      	str	r5, [sp, #28]
 80109ce:	9505      	str	r5, [sp, #20]
 80109d0:	2322      	movs	r3, #34	; 0x22
 80109d2:	f04f 0a00 	mov.w	sl, #0
 80109d6:	f04f 0b00 	mov.w	fp, #0
 80109da:	6023      	str	r3, [r4, #0]
 80109dc:	e786      	b.n	80108ec <_strtod_l+0x49c>
 80109de:	bf00      	nop
 80109e0:	08015749 	.word	0x08015749
 80109e4:	08015784 	.word	0x08015784
 80109e8:	08015741 	.word	0x08015741
 80109ec:	080157c3 	.word	0x080157c3
 80109f0:	08015a70 	.word	0x08015a70
 80109f4:	08015950 	.word	0x08015950
 80109f8:	08015928 	.word	0x08015928
 80109fc:	7ff00000 	.word	0x7ff00000
 8010a00:	7ca00000 	.word	0x7ca00000
 8010a04:	7fefffff 	.word	0x7fefffff
 8010a08:	f018 0310 	ands.w	r3, r8, #16
 8010a0c:	bf18      	it	ne
 8010a0e:	236a      	movne	r3, #106	; 0x6a
 8010a10:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8010dc0 <_strtod_l+0x970>
 8010a14:	9304      	str	r3, [sp, #16]
 8010a16:	4650      	mov	r0, sl
 8010a18:	4659      	mov	r1, fp
 8010a1a:	2300      	movs	r3, #0
 8010a1c:	f018 0f01 	tst.w	r8, #1
 8010a20:	d004      	beq.n	8010a2c <_strtod_l+0x5dc>
 8010a22:	e9d9 2300 	ldrd	r2, r3, [r9]
 8010a26:	f7ef fde7 	bl	80005f8 <__aeabi_dmul>
 8010a2a:	2301      	movs	r3, #1
 8010a2c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8010a30:	f109 0908 	add.w	r9, r9, #8
 8010a34:	d1f2      	bne.n	8010a1c <_strtod_l+0x5cc>
 8010a36:	b10b      	cbz	r3, 8010a3c <_strtod_l+0x5ec>
 8010a38:	4682      	mov	sl, r0
 8010a3a:	468b      	mov	fp, r1
 8010a3c:	9b04      	ldr	r3, [sp, #16]
 8010a3e:	b1c3      	cbz	r3, 8010a72 <_strtod_l+0x622>
 8010a40:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8010a44:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8010a48:	2b00      	cmp	r3, #0
 8010a4a:	4659      	mov	r1, fp
 8010a4c:	dd11      	ble.n	8010a72 <_strtod_l+0x622>
 8010a4e:	2b1f      	cmp	r3, #31
 8010a50:	f340 8124 	ble.w	8010c9c <_strtod_l+0x84c>
 8010a54:	2b34      	cmp	r3, #52	; 0x34
 8010a56:	bfde      	ittt	le
 8010a58:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8010a5c:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 8010a60:	fa03 f202 	lslle.w	r2, r3, r2
 8010a64:	f04f 0a00 	mov.w	sl, #0
 8010a68:	bfcc      	ite	gt
 8010a6a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8010a6e:	ea02 0b01 	andle.w	fp, r2, r1
 8010a72:	2200      	movs	r2, #0
 8010a74:	2300      	movs	r3, #0
 8010a76:	4650      	mov	r0, sl
 8010a78:	4659      	mov	r1, fp
 8010a7a:	f7f0 f825 	bl	8000ac8 <__aeabi_dcmpeq>
 8010a7e:	2800      	cmp	r0, #0
 8010a80:	d1a2      	bne.n	80109c8 <_strtod_l+0x578>
 8010a82:	9b07      	ldr	r3, [sp, #28]
 8010a84:	9300      	str	r3, [sp, #0]
 8010a86:	9908      	ldr	r1, [sp, #32]
 8010a88:	462b      	mov	r3, r5
 8010a8a:	463a      	mov	r2, r7
 8010a8c:	4620      	mov	r0, r4
 8010a8e:	f001 fe6f 	bl	8012770 <__s2b>
 8010a92:	9007      	str	r0, [sp, #28]
 8010a94:	2800      	cmp	r0, #0
 8010a96:	f43f af1f 	beq.w	80108d8 <_strtod_l+0x488>
 8010a9a:	9b05      	ldr	r3, [sp, #20]
 8010a9c:	1b9e      	subs	r6, r3, r6
 8010a9e:	9b06      	ldr	r3, [sp, #24]
 8010aa0:	2b00      	cmp	r3, #0
 8010aa2:	bfb4      	ite	lt
 8010aa4:	4633      	movlt	r3, r6
 8010aa6:	2300      	movge	r3, #0
 8010aa8:	930c      	str	r3, [sp, #48]	; 0x30
 8010aaa:	9b06      	ldr	r3, [sp, #24]
 8010aac:	2500      	movs	r5, #0
 8010aae:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8010ab2:	9312      	str	r3, [sp, #72]	; 0x48
 8010ab4:	462e      	mov	r6, r5
 8010ab6:	9b07      	ldr	r3, [sp, #28]
 8010ab8:	4620      	mov	r0, r4
 8010aba:	6859      	ldr	r1, [r3, #4]
 8010abc:	f001 fdb0 	bl	8012620 <_Balloc>
 8010ac0:	9005      	str	r0, [sp, #20]
 8010ac2:	2800      	cmp	r0, #0
 8010ac4:	f43f af0c 	beq.w	80108e0 <_strtod_l+0x490>
 8010ac8:	9b07      	ldr	r3, [sp, #28]
 8010aca:	691a      	ldr	r2, [r3, #16]
 8010acc:	3202      	adds	r2, #2
 8010ace:	f103 010c 	add.w	r1, r3, #12
 8010ad2:	0092      	lsls	r2, r2, #2
 8010ad4:	300c      	adds	r0, #12
 8010ad6:	f7fe fec1 	bl	800f85c <memcpy>
 8010ada:	ec4b ab10 	vmov	d0, sl, fp
 8010ade:	aa1a      	add	r2, sp, #104	; 0x68
 8010ae0:	a919      	add	r1, sp, #100	; 0x64
 8010ae2:	4620      	mov	r0, r4
 8010ae4:	f002 f98a 	bl	8012dfc <__d2b>
 8010ae8:	ec4b ab18 	vmov	d8, sl, fp
 8010aec:	9018      	str	r0, [sp, #96]	; 0x60
 8010aee:	2800      	cmp	r0, #0
 8010af0:	f43f aef6 	beq.w	80108e0 <_strtod_l+0x490>
 8010af4:	2101      	movs	r1, #1
 8010af6:	4620      	mov	r0, r4
 8010af8:	f001 fed4 	bl	80128a4 <__i2b>
 8010afc:	4606      	mov	r6, r0
 8010afe:	2800      	cmp	r0, #0
 8010b00:	f43f aeee 	beq.w	80108e0 <_strtod_l+0x490>
 8010b04:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8010b06:	9904      	ldr	r1, [sp, #16]
 8010b08:	2b00      	cmp	r3, #0
 8010b0a:	bfab      	itete	ge
 8010b0c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8010b0e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8010b10:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8010b12:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8010b16:	bfac      	ite	ge
 8010b18:	eb03 0902 	addge.w	r9, r3, r2
 8010b1c:	1ad7      	sublt	r7, r2, r3
 8010b1e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8010b20:	eba3 0801 	sub.w	r8, r3, r1
 8010b24:	4490      	add	r8, r2
 8010b26:	4ba1      	ldr	r3, [pc, #644]	; (8010dac <_strtod_l+0x95c>)
 8010b28:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8010b2c:	4598      	cmp	r8, r3
 8010b2e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8010b32:	f280 80c7 	bge.w	8010cc4 <_strtod_l+0x874>
 8010b36:	eba3 0308 	sub.w	r3, r3, r8
 8010b3a:	2b1f      	cmp	r3, #31
 8010b3c:	eba2 0203 	sub.w	r2, r2, r3
 8010b40:	f04f 0101 	mov.w	r1, #1
 8010b44:	f300 80b1 	bgt.w	8010caa <_strtod_l+0x85a>
 8010b48:	fa01 f303 	lsl.w	r3, r1, r3
 8010b4c:	930d      	str	r3, [sp, #52]	; 0x34
 8010b4e:	2300      	movs	r3, #0
 8010b50:	9308      	str	r3, [sp, #32]
 8010b52:	eb09 0802 	add.w	r8, r9, r2
 8010b56:	9b04      	ldr	r3, [sp, #16]
 8010b58:	45c1      	cmp	r9, r8
 8010b5a:	4417      	add	r7, r2
 8010b5c:	441f      	add	r7, r3
 8010b5e:	464b      	mov	r3, r9
 8010b60:	bfa8      	it	ge
 8010b62:	4643      	movge	r3, r8
 8010b64:	42bb      	cmp	r3, r7
 8010b66:	bfa8      	it	ge
 8010b68:	463b      	movge	r3, r7
 8010b6a:	2b00      	cmp	r3, #0
 8010b6c:	bfc2      	ittt	gt
 8010b6e:	eba8 0803 	subgt.w	r8, r8, r3
 8010b72:	1aff      	subgt	r7, r7, r3
 8010b74:	eba9 0903 	subgt.w	r9, r9, r3
 8010b78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010b7a:	2b00      	cmp	r3, #0
 8010b7c:	dd17      	ble.n	8010bae <_strtod_l+0x75e>
 8010b7e:	4631      	mov	r1, r6
 8010b80:	461a      	mov	r2, r3
 8010b82:	4620      	mov	r0, r4
 8010b84:	f001 ff4e 	bl	8012a24 <__pow5mult>
 8010b88:	4606      	mov	r6, r0
 8010b8a:	2800      	cmp	r0, #0
 8010b8c:	f43f aea8 	beq.w	80108e0 <_strtod_l+0x490>
 8010b90:	4601      	mov	r1, r0
 8010b92:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8010b94:	4620      	mov	r0, r4
 8010b96:	f001 fe9b 	bl	80128d0 <__multiply>
 8010b9a:	900b      	str	r0, [sp, #44]	; 0x2c
 8010b9c:	2800      	cmp	r0, #0
 8010b9e:	f43f ae9f 	beq.w	80108e0 <_strtod_l+0x490>
 8010ba2:	9918      	ldr	r1, [sp, #96]	; 0x60
 8010ba4:	4620      	mov	r0, r4
 8010ba6:	f001 fd7b 	bl	80126a0 <_Bfree>
 8010baa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010bac:	9318      	str	r3, [sp, #96]	; 0x60
 8010bae:	f1b8 0f00 	cmp.w	r8, #0
 8010bb2:	f300 808c 	bgt.w	8010cce <_strtod_l+0x87e>
 8010bb6:	9b06      	ldr	r3, [sp, #24]
 8010bb8:	2b00      	cmp	r3, #0
 8010bba:	dd08      	ble.n	8010bce <_strtod_l+0x77e>
 8010bbc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010bbe:	9905      	ldr	r1, [sp, #20]
 8010bc0:	4620      	mov	r0, r4
 8010bc2:	f001 ff2f 	bl	8012a24 <__pow5mult>
 8010bc6:	9005      	str	r0, [sp, #20]
 8010bc8:	2800      	cmp	r0, #0
 8010bca:	f43f ae89 	beq.w	80108e0 <_strtod_l+0x490>
 8010bce:	2f00      	cmp	r7, #0
 8010bd0:	dd08      	ble.n	8010be4 <_strtod_l+0x794>
 8010bd2:	9905      	ldr	r1, [sp, #20]
 8010bd4:	463a      	mov	r2, r7
 8010bd6:	4620      	mov	r0, r4
 8010bd8:	f001 ff7e 	bl	8012ad8 <__lshift>
 8010bdc:	9005      	str	r0, [sp, #20]
 8010bde:	2800      	cmp	r0, #0
 8010be0:	f43f ae7e 	beq.w	80108e0 <_strtod_l+0x490>
 8010be4:	f1b9 0f00 	cmp.w	r9, #0
 8010be8:	dd08      	ble.n	8010bfc <_strtod_l+0x7ac>
 8010bea:	4631      	mov	r1, r6
 8010bec:	464a      	mov	r2, r9
 8010bee:	4620      	mov	r0, r4
 8010bf0:	f001 ff72 	bl	8012ad8 <__lshift>
 8010bf4:	4606      	mov	r6, r0
 8010bf6:	2800      	cmp	r0, #0
 8010bf8:	f43f ae72 	beq.w	80108e0 <_strtod_l+0x490>
 8010bfc:	9a05      	ldr	r2, [sp, #20]
 8010bfe:	9918      	ldr	r1, [sp, #96]	; 0x60
 8010c00:	4620      	mov	r0, r4
 8010c02:	f001 fff5 	bl	8012bf0 <__mdiff>
 8010c06:	4605      	mov	r5, r0
 8010c08:	2800      	cmp	r0, #0
 8010c0a:	f43f ae69 	beq.w	80108e0 <_strtod_l+0x490>
 8010c0e:	68c3      	ldr	r3, [r0, #12]
 8010c10:	930b      	str	r3, [sp, #44]	; 0x2c
 8010c12:	2300      	movs	r3, #0
 8010c14:	60c3      	str	r3, [r0, #12]
 8010c16:	4631      	mov	r1, r6
 8010c18:	f001 ffce 	bl	8012bb8 <__mcmp>
 8010c1c:	2800      	cmp	r0, #0
 8010c1e:	da60      	bge.n	8010ce2 <_strtod_l+0x892>
 8010c20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010c22:	ea53 030a 	orrs.w	r3, r3, sl
 8010c26:	f040 8082 	bne.w	8010d2e <_strtod_l+0x8de>
 8010c2a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010c2e:	2b00      	cmp	r3, #0
 8010c30:	d17d      	bne.n	8010d2e <_strtod_l+0x8de>
 8010c32:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010c36:	0d1b      	lsrs	r3, r3, #20
 8010c38:	051b      	lsls	r3, r3, #20
 8010c3a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8010c3e:	d976      	bls.n	8010d2e <_strtod_l+0x8de>
 8010c40:	696b      	ldr	r3, [r5, #20]
 8010c42:	b913      	cbnz	r3, 8010c4a <_strtod_l+0x7fa>
 8010c44:	692b      	ldr	r3, [r5, #16]
 8010c46:	2b01      	cmp	r3, #1
 8010c48:	dd71      	ble.n	8010d2e <_strtod_l+0x8de>
 8010c4a:	4629      	mov	r1, r5
 8010c4c:	2201      	movs	r2, #1
 8010c4e:	4620      	mov	r0, r4
 8010c50:	f001 ff42 	bl	8012ad8 <__lshift>
 8010c54:	4631      	mov	r1, r6
 8010c56:	4605      	mov	r5, r0
 8010c58:	f001 ffae 	bl	8012bb8 <__mcmp>
 8010c5c:	2800      	cmp	r0, #0
 8010c5e:	dd66      	ble.n	8010d2e <_strtod_l+0x8de>
 8010c60:	9904      	ldr	r1, [sp, #16]
 8010c62:	4a53      	ldr	r2, [pc, #332]	; (8010db0 <_strtod_l+0x960>)
 8010c64:	465b      	mov	r3, fp
 8010c66:	2900      	cmp	r1, #0
 8010c68:	f000 8081 	beq.w	8010d6e <_strtod_l+0x91e>
 8010c6c:	ea02 010b 	and.w	r1, r2, fp
 8010c70:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8010c74:	dc7b      	bgt.n	8010d6e <_strtod_l+0x91e>
 8010c76:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8010c7a:	f77f aea9 	ble.w	80109d0 <_strtod_l+0x580>
 8010c7e:	4b4d      	ldr	r3, [pc, #308]	; (8010db4 <_strtod_l+0x964>)
 8010c80:	4650      	mov	r0, sl
 8010c82:	4659      	mov	r1, fp
 8010c84:	2200      	movs	r2, #0
 8010c86:	f7ef fcb7 	bl	80005f8 <__aeabi_dmul>
 8010c8a:	460b      	mov	r3, r1
 8010c8c:	4303      	orrs	r3, r0
 8010c8e:	bf08      	it	eq
 8010c90:	2322      	moveq	r3, #34	; 0x22
 8010c92:	4682      	mov	sl, r0
 8010c94:	468b      	mov	fp, r1
 8010c96:	bf08      	it	eq
 8010c98:	6023      	streq	r3, [r4, #0]
 8010c9a:	e62b      	b.n	80108f4 <_strtod_l+0x4a4>
 8010c9c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8010ca4:	ea03 0a0a 	and.w	sl, r3, sl
 8010ca8:	e6e3      	b.n	8010a72 <_strtod_l+0x622>
 8010caa:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8010cae:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8010cb2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8010cb6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8010cba:	fa01 f308 	lsl.w	r3, r1, r8
 8010cbe:	9308      	str	r3, [sp, #32]
 8010cc0:	910d      	str	r1, [sp, #52]	; 0x34
 8010cc2:	e746      	b.n	8010b52 <_strtod_l+0x702>
 8010cc4:	2300      	movs	r3, #0
 8010cc6:	9308      	str	r3, [sp, #32]
 8010cc8:	2301      	movs	r3, #1
 8010cca:	930d      	str	r3, [sp, #52]	; 0x34
 8010ccc:	e741      	b.n	8010b52 <_strtod_l+0x702>
 8010cce:	9918      	ldr	r1, [sp, #96]	; 0x60
 8010cd0:	4642      	mov	r2, r8
 8010cd2:	4620      	mov	r0, r4
 8010cd4:	f001 ff00 	bl	8012ad8 <__lshift>
 8010cd8:	9018      	str	r0, [sp, #96]	; 0x60
 8010cda:	2800      	cmp	r0, #0
 8010cdc:	f47f af6b 	bne.w	8010bb6 <_strtod_l+0x766>
 8010ce0:	e5fe      	b.n	80108e0 <_strtod_l+0x490>
 8010ce2:	465f      	mov	r7, fp
 8010ce4:	d16e      	bne.n	8010dc4 <_strtod_l+0x974>
 8010ce6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010ce8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010cec:	b342      	cbz	r2, 8010d40 <_strtod_l+0x8f0>
 8010cee:	4a32      	ldr	r2, [pc, #200]	; (8010db8 <_strtod_l+0x968>)
 8010cf0:	4293      	cmp	r3, r2
 8010cf2:	d128      	bne.n	8010d46 <_strtod_l+0x8f6>
 8010cf4:	9b04      	ldr	r3, [sp, #16]
 8010cf6:	4651      	mov	r1, sl
 8010cf8:	b1eb      	cbz	r3, 8010d36 <_strtod_l+0x8e6>
 8010cfa:	4b2d      	ldr	r3, [pc, #180]	; (8010db0 <_strtod_l+0x960>)
 8010cfc:	403b      	ands	r3, r7
 8010cfe:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8010d02:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010d06:	d819      	bhi.n	8010d3c <_strtod_l+0x8ec>
 8010d08:	0d1b      	lsrs	r3, r3, #20
 8010d0a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8010d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8010d12:	4299      	cmp	r1, r3
 8010d14:	d117      	bne.n	8010d46 <_strtod_l+0x8f6>
 8010d16:	4b29      	ldr	r3, [pc, #164]	; (8010dbc <_strtod_l+0x96c>)
 8010d18:	429f      	cmp	r7, r3
 8010d1a:	d102      	bne.n	8010d22 <_strtod_l+0x8d2>
 8010d1c:	3101      	adds	r1, #1
 8010d1e:	f43f addf 	beq.w	80108e0 <_strtod_l+0x490>
 8010d22:	4b23      	ldr	r3, [pc, #140]	; (8010db0 <_strtod_l+0x960>)
 8010d24:	403b      	ands	r3, r7
 8010d26:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8010d2a:	f04f 0a00 	mov.w	sl, #0
 8010d2e:	9b04      	ldr	r3, [sp, #16]
 8010d30:	2b00      	cmp	r3, #0
 8010d32:	d1a4      	bne.n	8010c7e <_strtod_l+0x82e>
 8010d34:	e5de      	b.n	80108f4 <_strtod_l+0x4a4>
 8010d36:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010d3a:	e7ea      	b.n	8010d12 <_strtod_l+0x8c2>
 8010d3c:	4613      	mov	r3, r2
 8010d3e:	e7e8      	b.n	8010d12 <_strtod_l+0x8c2>
 8010d40:	ea53 030a 	orrs.w	r3, r3, sl
 8010d44:	d08c      	beq.n	8010c60 <_strtod_l+0x810>
 8010d46:	9b08      	ldr	r3, [sp, #32]
 8010d48:	b1db      	cbz	r3, 8010d82 <_strtod_l+0x932>
 8010d4a:	423b      	tst	r3, r7
 8010d4c:	d0ef      	beq.n	8010d2e <_strtod_l+0x8de>
 8010d4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010d50:	9a04      	ldr	r2, [sp, #16]
 8010d52:	4650      	mov	r0, sl
 8010d54:	4659      	mov	r1, fp
 8010d56:	b1c3      	cbz	r3, 8010d8a <_strtod_l+0x93a>
 8010d58:	f7ff fb5d 	bl	8010416 <sulp>
 8010d5c:	4602      	mov	r2, r0
 8010d5e:	460b      	mov	r3, r1
 8010d60:	ec51 0b18 	vmov	r0, r1, d8
 8010d64:	f7ef fa92 	bl	800028c <__adddf3>
 8010d68:	4682      	mov	sl, r0
 8010d6a:	468b      	mov	fp, r1
 8010d6c:	e7df      	b.n	8010d2e <_strtod_l+0x8de>
 8010d6e:	4013      	ands	r3, r2
 8010d70:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8010d74:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8010d78:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8010d7c:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8010d80:	e7d5      	b.n	8010d2e <_strtod_l+0x8de>
 8010d82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010d84:	ea13 0f0a 	tst.w	r3, sl
 8010d88:	e7e0      	b.n	8010d4c <_strtod_l+0x8fc>
 8010d8a:	f7ff fb44 	bl	8010416 <sulp>
 8010d8e:	4602      	mov	r2, r0
 8010d90:	460b      	mov	r3, r1
 8010d92:	ec51 0b18 	vmov	r0, r1, d8
 8010d96:	f7ef fa77 	bl	8000288 <__aeabi_dsub>
 8010d9a:	2200      	movs	r2, #0
 8010d9c:	2300      	movs	r3, #0
 8010d9e:	4682      	mov	sl, r0
 8010da0:	468b      	mov	fp, r1
 8010da2:	f7ef fe91 	bl	8000ac8 <__aeabi_dcmpeq>
 8010da6:	2800      	cmp	r0, #0
 8010da8:	d0c1      	beq.n	8010d2e <_strtod_l+0x8de>
 8010daa:	e611      	b.n	80109d0 <_strtod_l+0x580>
 8010dac:	fffffc02 	.word	0xfffffc02
 8010db0:	7ff00000 	.word	0x7ff00000
 8010db4:	39500000 	.word	0x39500000
 8010db8:	000fffff 	.word	0x000fffff
 8010dbc:	7fefffff 	.word	0x7fefffff
 8010dc0:	08015798 	.word	0x08015798
 8010dc4:	4631      	mov	r1, r6
 8010dc6:	4628      	mov	r0, r5
 8010dc8:	f002 f874 	bl	8012eb4 <__ratio>
 8010dcc:	ec59 8b10 	vmov	r8, r9, d0
 8010dd0:	ee10 0a10 	vmov	r0, s0
 8010dd4:	2200      	movs	r2, #0
 8010dd6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010dda:	4649      	mov	r1, r9
 8010ddc:	f7ef fe88 	bl	8000af0 <__aeabi_dcmple>
 8010de0:	2800      	cmp	r0, #0
 8010de2:	d07a      	beq.n	8010eda <_strtod_l+0xa8a>
 8010de4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010de6:	2b00      	cmp	r3, #0
 8010de8:	d04a      	beq.n	8010e80 <_strtod_l+0xa30>
 8010dea:	4b95      	ldr	r3, [pc, #596]	; (8011040 <_strtod_l+0xbf0>)
 8010dec:	2200      	movs	r2, #0
 8010dee:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010df2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8011040 <_strtod_l+0xbf0>
 8010df6:	f04f 0800 	mov.w	r8, #0
 8010dfa:	4b92      	ldr	r3, [pc, #584]	; (8011044 <_strtod_l+0xbf4>)
 8010dfc:	403b      	ands	r3, r7
 8010dfe:	930d      	str	r3, [sp, #52]	; 0x34
 8010e00:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010e02:	4b91      	ldr	r3, [pc, #580]	; (8011048 <_strtod_l+0xbf8>)
 8010e04:	429a      	cmp	r2, r3
 8010e06:	f040 80b0 	bne.w	8010f6a <_strtod_l+0xb1a>
 8010e0a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010e0e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8010e12:	ec4b ab10 	vmov	d0, sl, fp
 8010e16:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8010e1a:	f001 ff73 	bl	8012d04 <__ulp>
 8010e1e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010e22:	ec53 2b10 	vmov	r2, r3, d0
 8010e26:	f7ef fbe7 	bl	80005f8 <__aeabi_dmul>
 8010e2a:	4652      	mov	r2, sl
 8010e2c:	465b      	mov	r3, fp
 8010e2e:	f7ef fa2d 	bl	800028c <__adddf3>
 8010e32:	460b      	mov	r3, r1
 8010e34:	4983      	ldr	r1, [pc, #524]	; (8011044 <_strtod_l+0xbf4>)
 8010e36:	4a85      	ldr	r2, [pc, #532]	; (801104c <_strtod_l+0xbfc>)
 8010e38:	4019      	ands	r1, r3
 8010e3a:	4291      	cmp	r1, r2
 8010e3c:	4682      	mov	sl, r0
 8010e3e:	d960      	bls.n	8010f02 <_strtod_l+0xab2>
 8010e40:	ee18 3a90 	vmov	r3, s17
 8010e44:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8010e48:	4293      	cmp	r3, r2
 8010e4a:	d104      	bne.n	8010e56 <_strtod_l+0xa06>
 8010e4c:	ee18 3a10 	vmov	r3, s16
 8010e50:	3301      	adds	r3, #1
 8010e52:	f43f ad45 	beq.w	80108e0 <_strtod_l+0x490>
 8010e56:	f8df b200 	ldr.w	fp, [pc, #512]	; 8011058 <_strtod_l+0xc08>
 8010e5a:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8010e5e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8010e60:	4620      	mov	r0, r4
 8010e62:	f001 fc1d 	bl	80126a0 <_Bfree>
 8010e66:	9905      	ldr	r1, [sp, #20]
 8010e68:	4620      	mov	r0, r4
 8010e6a:	f001 fc19 	bl	80126a0 <_Bfree>
 8010e6e:	4631      	mov	r1, r6
 8010e70:	4620      	mov	r0, r4
 8010e72:	f001 fc15 	bl	80126a0 <_Bfree>
 8010e76:	4629      	mov	r1, r5
 8010e78:	4620      	mov	r0, r4
 8010e7a:	f001 fc11 	bl	80126a0 <_Bfree>
 8010e7e:	e61a      	b.n	8010ab6 <_strtod_l+0x666>
 8010e80:	f1ba 0f00 	cmp.w	sl, #0
 8010e84:	d11b      	bne.n	8010ebe <_strtod_l+0xa6e>
 8010e86:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010e8a:	b9f3      	cbnz	r3, 8010eca <_strtod_l+0xa7a>
 8010e8c:	4b6c      	ldr	r3, [pc, #432]	; (8011040 <_strtod_l+0xbf0>)
 8010e8e:	2200      	movs	r2, #0
 8010e90:	4640      	mov	r0, r8
 8010e92:	4649      	mov	r1, r9
 8010e94:	f7ef fe22 	bl	8000adc <__aeabi_dcmplt>
 8010e98:	b9d0      	cbnz	r0, 8010ed0 <_strtod_l+0xa80>
 8010e9a:	4640      	mov	r0, r8
 8010e9c:	4649      	mov	r1, r9
 8010e9e:	4b6c      	ldr	r3, [pc, #432]	; (8011050 <_strtod_l+0xc00>)
 8010ea0:	2200      	movs	r2, #0
 8010ea2:	f7ef fba9 	bl	80005f8 <__aeabi_dmul>
 8010ea6:	4680      	mov	r8, r0
 8010ea8:	4689      	mov	r9, r1
 8010eaa:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8010eae:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8010eb2:	9315      	str	r3, [sp, #84]	; 0x54
 8010eb4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8010eb8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010ebc:	e79d      	b.n	8010dfa <_strtod_l+0x9aa>
 8010ebe:	f1ba 0f01 	cmp.w	sl, #1
 8010ec2:	d102      	bne.n	8010eca <_strtod_l+0xa7a>
 8010ec4:	2f00      	cmp	r7, #0
 8010ec6:	f43f ad83 	beq.w	80109d0 <_strtod_l+0x580>
 8010eca:	4b62      	ldr	r3, [pc, #392]	; (8011054 <_strtod_l+0xc04>)
 8010ecc:	2200      	movs	r2, #0
 8010ece:	e78e      	b.n	8010dee <_strtod_l+0x99e>
 8010ed0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8011050 <_strtod_l+0xc00>
 8010ed4:	f04f 0800 	mov.w	r8, #0
 8010ed8:	e7e7      	b.n	8010eaa <_strtod_l+0xa5a>
 8010eda:	4b5d      	ldr	r3, [pc, #372]	; (8011050 <_strtod_l+0xc00>)
 8010edc:	4640      	mov	r0, r8
 8010ede:	4649      	mov	r1, r9
 8010ee0:	2200      	movs	r2, #0
 8010ee2:	f7ef fb89 	bl	80005f8 <__aeabi_dmul>
 8010ee6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010ee8:	4680      	mov	r8, r0
 8010eea:	4689      	mov	r9, r1
 8010eec:	b933      	cbnz	r3, 8010efc <_strtod_l+0xaac>
 8010eee:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010ef2:	900e      	str	r0, [sp, #56]	; 0x38
 8010ef4:	930f      	str	r3, [sp, #60]	; 0x3c
 8010ef6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8010efa:	e7dd      	b.n	8010eb8 <_strtod_l+0xa68>
 8010efc:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8010f00:	e7f9      	b.n	8010ef6 <_strtod_l+0xaa6>
 8010f02:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8010f06:	9b04      	ldr	r3, [sp, #16]
 8010f08:	2b00      	cmp	r3, #0
 8010f0a:	d1a8      	bne.n	8010e5e <_strtod_l+0xa0e>
 8010f0c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010f10:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010f12:	0d1b      	lsrs	r3, r3, #20
 8010f14:	051b      	lsls	r3, r3, #20
 8010f16:	429a      	cmp	r2, r3
 8010f18:	d1a1      	bne.n	8010e5e <_strtod_l+0xa0e>
 8010f1a:	4640      	mov	r0, r8
 8010f1c:	4649      	mov	r1, r9
 8010f1e:	f7ef ff1b 	bl	8000d58 <__aeabi_d2lz>
 8010f22:	f7ef fb3b 	bl	800059c <__aeabi_l2d>
 8010f26:	4602      	mov	r2, r0
 8010f28:	460b      	mov	r3, r1
 8010f2a:	4640      	mov	r0, r8
 8010f2c:	4649      	mov	r1, r9
 8010f2e:	f7ef f9ab 	bl	8000288 <__aeabi_dsub>
 8010f32:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010f34:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010f38:	ea43 030a 	orr.w	r3, r3, sl
 8010f3c:	4313      	orrs	r3, r2
 8010f3e:	4680      	mov	r8, r0
 8010f40:	4689      	mov	r9, r1
 8010f42:	d055      	beq.n	8010ff0 <_strtod_l+0xba0>
 8010f44:	a336      	add	r3, pc, #216	; (adr r3, 8011020 <_strtod_l+0xbd0>)
 8010f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f4a:	f7ef fdc7 	bl	8000adc <__aeabi_dcmplt>
 8010f4e:	2800      	cmp	r0, #0
 8010f50:	f47f acd0 	bne.w	80108f4 <_strtod_l+0x4a4>
 8010f54:	a334      	add	r3, pc, #208	; (adr r3, 8011028 <_strtod_l+0xbd8>)
 8010f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f5a:	4640      	mov	r0, r8
 8010f5c:	4649      	mov	r1, r9
 8010f5e:	f7ef fddb 	bl	8000b18 <__aeabi_dcmpgt>
 8010f62:	2800      	cmp	r0, #0
 8010f64:	f43f af7b 	beq.w	8010e5e <_strtod_l+0xa0e>
 8010f68:	e4c4      	b.n	80108f4 <_strtod_l+0x4a4>
 8010f6a:	9b04      	ldr	r3, [sp, #16]
 8010f6c:	b333      	cbz	r3, 8010fbc <_strtod_l+0xb6c>
 8010f6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010f70:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8010f74:	d822      	bhi.n	8010fbc <_strtod_l+0xb6c>
 8010f76:	a32e      	add	r3, pc, #184	; (adr r3, 8011030 <_strtod_l+0xbe0>)
 8010f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f7c:	4640      	mov	r0, r8
 8010f7e:	4649      	mov	r1, r9
 8010f80:	f7ef fdb6 	bl	8000af0 <__aeabi_dcmple>
 8010f84:	b1a0      	cbz	r0, 8010fb0 <_strtod_l+0xb60>
 8010f86:	4649      	mov	r1, r9
 8010f88:	4640      	mov	r0, r8
 8010f8a:	f7ef fe0d 	bl	8000ba8 <__aeabi_d2uiz>
 8010f8e:	2801      	cmp	r0, #1
 8010f90:	bf38      	it	cc
 8010f92:	2001      	movcc	r0, #1
 8010f94:	f7ef fab6 	bl	8000504 <__aeabi_ui2d>
 8010f98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010f9a:	4680      	mov	r8, r0
 8010f9c:	4689      	mov	r9, r1
 8010f9e:	bb23      	cbnz	r3, 8010fea <_strtod_l+0xb9a>
 8010fa0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010fa4:	9010      	str	r0, [sp, #64]	; 0x40
 8010fa6:	9311      	str	r3, [sp, #68]	; 0x44
 8010fa8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8010fac:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010fb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010fb2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010fb4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8010fb8:	1a9b      	subs	r3, r3, r2
 8010fba:	9309      	str	r3, [sp, #36]	; 0x24
 8010fbc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010fc0:	eeb0 0a48 	vmov.f32	s0, s16
 8010fc4:	eef0 0a68 	vmov.f32	s1, s17
 8010fc8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8010fcc:	f001 fe9a 	bl	8012d04 <__ulp>
 8010fd0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010fd4:	ec53 2b10 	vmov	r2, r3, d0
 8010fd8:	f7ef fb0e 	bl	80005f8 <__aeabi_dmul>
 8010fdc:	ec53 2b18 	vmov	r2, r3, d8
 8010fe0:	f7ef f954 	bl	800028c <__adddf3>
 8010fe4:	4682      	mov	sl, r0
 8010fe6:	468b      	mov	fp, r1
 8010fe8:	e78d      	b.n	8010f06 <_strtod_l+0xab6>
 8010fea:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8010fee:	e7db      	b.n	8010fa8 <_strtod_l+0xb58>
 8010ff0:	a311      	add	r3, pc, #68	; (adr r3, 8011038 <_strtod_l+0xbe8>)
 8010ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ff6:	f7ef fd71 	bl	8000adc <__aeabi_dcmplt>
 8010ffa:	e7b2      	b.n	8010f62 <_strtod_l+0xb12>
 8010ffc:	2300      	movs	r3, #0
 8010ffe:	930a      	str	r3, [sp, #40]	; 0x28
 8011000:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8011002:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8011004:	6013      	str	r3, [r2, #0]
 8011006:	f7ff ba6b 	b.w	80104e0 <_strtod_l+0x90>
 801100a:	2a65      	cmp	r2, #101	; 0x65
 801100c:	f43f ab5f 	beq.w	80106ce <_strtod_l+0x27e>
 8011010:	2a45      	cmp	r2, #69	; 0x45
 8011012:	f43f ab5c 	beq.w	80106ce <_strtod_l+0x27e>
 8011016:	2301      	movs	r3, #1
 8011018:	f7ff bb94 	b.w	8010744 <_strtod_l+0x2f4>
 801101c:	f3af 8000 	nop.w
 8011020:	94a03595 	.word	0x94a03595
 8011024:	3fdfffff 	.word	0x3fdfffff
 8011028:	35afe535 	.word	0x35afe535
 801102c:	3fe00000 	.word	0x3fe00000
 8011030:	ffc00000 	.word	0xffc00000
 8011034:	41dfffff 	.word	0x41dfffff
 8011038:	94a03595 	.word	0x94a03595
 801103c:	3fcfffff 	.word	0x3fcfffff
 8011040:	3ff00000 	.word	0x3ff00000
 8011044:	7ff00000 	.word	0x7ff00000
 8011048:	7fe00000 	.word	0x7fe00000
 801104c:	7c9fffff 	.word	0x7c9fffff
 8011050:	3fe00000 	.word	0x3fe00000
 8011054:	bff00000 	.word	0xbff00000
 8011058:	7fefffff 	.word	0x7fefffff

0801105c <strtod>:
 801105c:	460a      	mov	r2, r1
 801105e:	4601      	mov	r1, r0
 8011060:	4802      	ldr	r0, [pc, #8]	; (801106c <strtod+0x10>)
 8011062:	4b03      	ldr	r3, [pc, #12]	; (8011070 <strtod+0x14>)
 8011064:	6800      	ldr	r0, [r0, #0]
 8011066:	f7ff b9f3 	b.w	8010450 <_strtod_l>
 801106a:	bf00      	nop
 801106c:	20000260 	.word	0x20000260
 8011070:	200002c8 	.word	0x200002c8

08011074 <_strtol_l.constprop.0>:
 8011074:	2b01      	cmp	r3, #1
 8011076:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801107a:	d001      	beq.n	8011080 <_strtol_l.constprop.0+0xc>
 801107c:	2b24      	cmp	r3, #36	; 0x24
 801107e:	d906      	bls.n	801108e <_strtol_l.constprop.0+0x1a>
 8011080:	f7fe fb06 	bl	800f690 <__errno>
 8011084:	2316      	movs	r3, #22
 8011086:	6003      	str	r3, [r0, #0]
 8011088:	2000      	movs	r0, #0
 801108a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801108e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8011174 <_strtol_l.constprop.0+0x100>
 8011092:	460d      	mov	r5, r1
 8011094:	462e      	mov	r6, r5
 8011096:	f815 4b01 	ldrb.w	r4, [r5], #1
 801109a:	f814 700c 	ldrb.w	r7, [r4, ip]
 801109e:	f017 0708 	ands.w	r7, r7, #8
 80110a2:	d1f7      	bne.n	8011094 <_strtol_l.constprop.0+0x20>
 80110a4:	2c2d      	cmp	r4, #45	; 0x2d
 80110a6:	d132      	bne.n	801110e <_strtol_l.constprop.0+0x9a>
 80110a8:	782c      	ldrb	r4, [r5, #0]
 80110aa:	2701      	movs	r7, #1
 80110ac:	1cb5      	adds	r5, r6, #2
 80110ae:	2b00      	cmp	r3, #0
 80110b0:	d05b      	beq.n	801116a <_strtol_l.constprop.0+0xf6>
 80110b2:	2b10      	cmp	r3, #16
 80110b4:	d109      	bne.n	80110ca <_strtol_l.constprop.0+0x56>
 80110b6:	2c30      	cmp	r4, #48	; 0x30
 80110b8:	d107      	bne.n	80110ca <_strtol_l.constprop.0+0x56>
 80110ba:	782c      	ldrb	r4, [r5, #0]
 80110bc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80110c0:	2c58      	cmp	r4, #88	; 0x58
 80110c2:	d14d      	bne.n	8011160 <_strtol_l.constprop.0+0xec>
 80110c4:	786c      	ldrb	r4, [r5, #1]
 80110c6:	2310      	movs	r3, #16
 80110c8:	3502      	adds	r5, #2
 80110ca:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80110ce:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80110d2:	f04f 0c00 	mov.w	ip, #0
 80110d6:	fbb8 f9f3 	udiv	r9, r8, r3
 80110da:	4666      	mov	r6, ip
 80110dc:	fb03 8a19 	mls	sl, r3, r9, r8
 80110e0:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80110e4:	f1be 0f09 	cmp.w	lr, #9
 80110e8:	d816      	bhi.n	8011118 <_strtol_l.constprop.0+0xa4>
 80110ea:	4674      	mov	r4, lr
 80110ec:	42a3      	cmp	r3, r4
 80110ee:	dd24      	ble.n	801113a <_strtol_l.constprop.0+0xc6>
 80110f0:	f1bc 0f00 	cmp.w	ip, #0
 80110f4:	db1e      	blt.n	8011134 <_strtol_l.constprop.0+0xc0>
 80110f6:	45b1      	cmp	r9, r6
 80110f8:	d31c      	bcc.n	8011134 <_strtol_l.constprop.0+0xc0>
 80110fa:	d101      	bne.n	8011100 <_strtol_l.constprop.0+0x8c>
 80110fc:	45a2      	cmp	sl, r4
 80110fe:	db19      	blt.n	8011134 <_strtol_l.constprop.0+0xc0>
 8011100:	fb06 4603 	mla	r6, r6, r3, r4
 8011104:	f04f 0c01 	mov.w	ip, #1
 8011108:	f815 4b01 	ldrb.w	r4, [r5], #1
 801110c:	e7e8      	b.n	80110e0 <_strtol_l.constprop.0+0x6c>
 801110e:	2c2b      	cmp	r4, #43	; 0x2b
 8011110:	bf04      	itt	eq
 8011112:	782c      	ldrbeq	r4, [r5, #0]
 8011114:	1cb5      	addeq	r5, r6, #2
 8011116:	e7ca      	b.n	80110ae <_strtol_l.constprop.0+0x3a>
 8011118:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 801111c:	f1be 0f19 	cmp.w	lr, #25
 8011120:	d801      	bhi.n	8011126 <_strtol_l.constprop.0+0xb2>
 8011122:	3c37      	subs	r4, #55	; 0x37
 8011124:	e7e2      	b.n	80110ec <_strtol_l.constprop.0+0x78>
 8011126:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 801112a:	f1be 0f19 	cmp.w	lr, #25
 801112e:	d804      	bhi.n	801113a <_strtol_l.constprop.0+0xc6>
 8011130:	3c57      	subs	r4, #87	; 0x57
 8011132:	e7db      	b.n	80110ec <_strtol_l.constprop.0+0x78>
 8011134:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8011138:	e7e6      	b.n	8011108 <_strtol_l.constprop.0+0x94>
 801113a:	f1bc 0f00 	cmp.w	ip, #0
 801113e:	da05      	bge.n	801114c <_strtol_l.constprop.0+0xd8>
 8011140:	2322      	movs	r3, #34	; 0x22
 8011142:	6003      	str	r3, [r0, #0]
 8011144:	4646      	mov	r6, r8
 8011146:	b942      	cbnz	r2, 801115a <_strtol_l.constprop.0+0xe6>
 8011148:	4630      	mov	r0, r6
 801114a:	e79e      	b.n	801108a <_strtol_l.constprop.0+0x16>
 801114c:	b107      	cbz	r7, 8011150 <_strtol_l.constprop.0+0xdc>
 801114e:	4276      	negs	r6, r6
 8011150:	2a00      	cmp	r2, #0
 8011152:	d0f9      	beq.n	8011148 <_strtol_l.constprop.0+0xd4>
 8011154:	f1bc 0f00 	cmp.w	ip, #0
 8011158:	d000      	beq.n	801115c <_strtol_l.constprop.0+0xe8>
 801115a:	1e69      	subs	r1, r5, #1
 801115c:	6011      	str	r1, [r2, #0]
 801115e:	e7f3      	b.n	8011148 <_strtol_l.constprop.0+0xd4>
 8011160:	2430      	movs	r4, #48	; 0x30
 8011162:	2b00      	cmp	r3, #0
 8011164:	d1b1      	bne.n	80110ca <_strtol_l.constprop.0+0x56>
 8011166:	2308      	movs	r3, #8
 8011168:	e7af      	b.n	80110ca <_strtol_l.constprop.0+0x56>
 801116a:	2c30      	cmp	r4, #48	; 0x30
 801116c:	d0a5      	beq.n	80110ba <_strtol_l.constprop.0+0x46>
 801116e:	230a      	movs	r3, #10
 8011170:	e7ab      	b.n	80110ca <_strtol_l.constprop.0+0x56>
 8011172:	bf00      	nop
 8011174:	08015635 	.word	0x08015635

08011178 <strtol>:
 8011178:	4613      	mov	r3, r2
 801117a:	460a      	mov	r2, r1
 801117c:	4601      	mov	r1, r0
 801117e:	4802      	ldr	r0, [pc, #8]	; (8011188 <strtol+0x10>)
 8011180:	6800      	ldr	r0, [r0, #0]
 8011182:	f7ff bf77 	b.w	8011074 <_strtol_l.constprop.0>
 8011186:	bf00      	nop
 8011188:	20000260 	.word	0x20000260

0801118c <_vsniprintf_r>:
 801118c:	b530      	push	{r4, r5, lr}
 801118e:	4614      	mov	r4, r2
 8011190:	2c00      	cmp	r4, #0
 8011192:	b09b      	sub	sp, #108	; 0x6c
 8011194:	4605      	mov	r5, r0
 8011196:	461a      	mov	r2, r3
 8011198:	da05      	bge.n	80111a6 <_vsniprintf_r+0x1a>
 801119a:	238b      	movs	r3, #139	; 0x8b
 801119c:	6003      	str	r3, [r0, #0]
 801119e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80111a2:	b01b      	add	sp, #108	; 0x6c
 80111a4:	bd30      	pop	{r4, r5, pc}
 80111a6:	f44f 7302 	mov.w	r3, #520	; 0x208
 80111aa:	f8ad 300c 	strh.w	r3, [sp, #12]
 80111ae:	bf14      	ite	ne
 80111b0:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 80111b4:	4623      	moveq	r3, r4
 80111b6:	9302      	str	r3, [sp, #8]
 80111b8:	9305      	str	r3, [sp, #20]
 80111ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80111be:	9100      	str	r1, [sp, #0]
 80111c0:	9104      	str	r1, [sp, #16]
 80111c2:	f8ad 300e 	strh.w	r3, [sp, #14]
 80111c6:	4669      	mov	r1, sp
 80111c8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80111ca:	f001 ff45 	bl	8013058 <_svfiprintf_r>
 80111ce:	1c43      	adds	r3, r0, #1
 80111d0:	bfbc      	itt	lt
 80111d2:	238b      	movlt	r3, #139	; 0x8b
 80111d4:	602b      	strlt	r3, [r5, #0]
 80111d6:	2c00      	cmp	r4, #0
 80111d8:	d0e3      	beq.n	80111a2 <_vsniprintf_r+0x16>
 80111da:	9b00      	ldr	r3, [sp, #0]
 80111dc:	2200      	movs	r2, #0
 80111de:	701a      	strb	r2, [r3, #0]
 80111e0:	e7df      	b.n	80111a2 <_vsniprintf_r+0x16>
	...

080111e4 <vsniprintf>:
 80111e4:	b507      	push	{r0, r1, r2, lr}
 80111e6:	9300      	str	r3, [sp, #0]
 80111e8:	4613      	mov	r3, r2
 80111ea:	460a      	mov	r2, r1
 80111ec:	4601      	mov	r1, r0
 80111ee:	4803      	ldr	r0, [pc, #12]	; (80111fc <vsniprintf+0x18>)
 80111f0:	6800      	ldr	r0, [r0, #0]
 80111f2:	f7ff ffcb 	bl	801118c <_vsniprintf_r>
 80111f6:	b003      	add	sp, #12
 80111f8:	f85d fb04 	ldr.w	pc, [sp], #4
 80111fc:	20000260 	.word	0x20000260

08011200 <quorem>:
 8011200:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011204:	6903      	ldr	r3, [r0, #16]
 8011206:	690c      	ldr	r4, [r1, #16]
 8011208:	42a3      	cmp	r3, r4
 801120a:	4607      	mov	r7, r0
 801120c:	f2c0 8081 	blt.w	8011312 <quorem+0x112>
 8011210:	3c01      	subs	r4, #1
 8011212:	f101 0814 	add.w	r8, r1, #20
 8011216:	f100 0514 	add.w	r5, r0, #20
 801121a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801121e:	9301      	str	r3, [sp, #4]
 8011220:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8011224:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011228:	3301      	adds	r3, #1
 801122a:	429a      	cmp	r2, r3
 801122c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8011230:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8011234:	fbb2 f6f3 	udiv	r6, r2, r3
 8011238:	d331      	bcc.n	801129e <quorem+0x9e>
 801123a:	f04f 0e00 	mov.w	lr, #0
 801123e:	4640      	mov	r0, r8
 8011240:	46ac      	mov	ip, r5
 8011242:	46f2      	mov	sl, lr
 8011244:	f850 2b04 	ldr.w	r2, [r0], #4
 8011248:	b293      	uxth	r3, r2
 801124a:	fb06 e303 	mla	r3, r6, r3, lr
 801124e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8011252:	b29b      	uxth	r3, r3
 8011254:	ebaa 0303 	sub.w	r3, sl, r3
 8011258:	f8dc a000 	ldr.w	sl, [ip]
 801125c:	0c12      	lsrs	r2, r2, #16
 801125e:	fa13 f38a 	uxtah	r3, r3, sl
 8011262:	fb06 e202 	mla	r2, r6, r2, lr
 8011266:	9300      	str	r3, [sp, #0]
 8011268:	9b00      	ldr	r3, [sp, #0]
 801126a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801126e:	b292      	uxth	r2, r2
 8011270:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8011274:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8011278:	f8bd 3000 	ldrh.w	r3, [sp]
 801127c:	4581      	cmp	r9, r0
 801127e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011282:	f84c 3b04 	str.w	r3, [ip], #4
 8011286:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801128a:	d2db      	bcs.n	8011244 <quorem+0x44>
 801128c:	f855 300b 	ldr.w	r3, [r5, fp]
 8011290:	b92b      	cbnz	r3, 801129e <quorem+0x9e>
 8011292:	9b01      	ldr	r3, [sp, #4]
 8011294:	3b04      	subs	r3, #4
 8011296:	429d      	cmp	r5, r3
 8011298:	461a      	mov	r2, r3
 801129a:	d32e      	bcc.n	80112fa <quorem+0xfa>
 801129c:	613c      	str	r4, [r7, #16]
 801129e:	4638      	mov	r0, r7
 80112a0:	f001 fc8a 	bl	8012bb8 <__mcmp>
 80112a4:	2800      	cmp	r0, #0
 80112a6:	db24      	blt.n	80112f2 <quorem+0xf2>
 80112a8:	3601      	adds	r6, #1
 80112aa:	4628      	mov	r0, r5
 80112ac:	f04f 0c00 	mov.w	ip, #0
 80112b0:	f858 2b04 	ldr.w	r2, [r8], #4
 80112b4:	f8d0 e000 	ldr.w	lr, [r0]
 80112b8:	b293      	uxth	r3, r2
 80112ba:	ebac 0303 	sub.w	r3, ip, r3
 80112be:	0c12      	lsrs	r2, r2, #16
 80112c0:	fa13 f38e 	uxtah	r3, r3, lr
 80112c4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80112c8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80112cc:	b29b      	uxth	r3, r3
 80112ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80112d2:	45c1      	cmp	r9, r8
 80112d4:	f840 3b04 	str.w	r3, [r0], #4
 80112d8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80112dc:	d2e8      	bcs.n	80112b0 <quorem+0xb0>
 80112de:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80112e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80112e6:	b922      	cbnz	r2, 80112f2 <quorem+0xf2>
 80112e8:	3b04      	subs	r3, #4
 80112ea:	429d      	cmp	r5, r3
 80112ec:	461a      	mov	r2, r3
 80112ee:	d30a      	bcc.n	8011306 <quorem+0x106>
 80112f0:	613c      	str	r4, [r7, #16]
 80112f2:	4630      	mov	r0, r6
 80112f4:	b003      	add	sp, #12
 80112f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80112fa:	6812      	ldr	r2, [r2, #0]
 80112fc:	3b04      	subs	r3, #4
 80112fe:	2a00      	cmp	r2, #0
 8011300:	d1cc      	bne.n	801129c <quorem+0x9c>
 8011302:	3c01      	subs	r4, #1
 8011304:	e7c7      	b.n	8011296 <quorem+0x96>
 8011306:	6812      	ldr	r2, [r2, #0]
 8011308:	3b04      	subs	r3, #4
 801130a:	2a00      	cmp	r2, #0
 801130c:	d1f0      	bne.n	80112f0 <quorem+0xf0>
 801130e:	3c01      	subs	r4, #1
 8011310:	e7eb      	b.n	80112ea <quorem+0xea>
 8011312:	2000      	movs	r0, #0
 8011314:	e7ee      	b.n	80112f4 <quorem+0xf4>
	...

08011318 <_dtoa_r>:
 8011318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801131c:	ed2d 8b04 	vpush	{d8-d9}
 8011320:	ec57 6b10 	vmov	r6, r7, d0
 8011324:	b093      	sub	sp, #76	; 0x4c
 8011326:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8011328:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 801132c:	9106      	str	r1, [sp, #24]
 801132e:	ee10 aa10 	vmov	sl, s0
 8011332:	4604      	mov	r4, r0
 8011334:	9209      	str	r2, [sp, #36]	; 0x24
 8011336:	930c      	str	r3, [sp, #48]	; 0x30
 8011338:	46bb      	mov	fp, r7
 801133a:	b975      	cbnz	r5, 801135a <_dtoa_r+0x42>
 801133c:	2010      	movs	r0, #16
 801133e:	f7fe fa7d 	bl	800f83c <malloc>
 8011342:	4602      	mov	r2, r0
 8011344:	6260      	str	r0, [r4, #36]	; 0x24
 8011346:	b920      	cbnz	r0, 8011352 <_dtoa_r+0x3a>
 8011348:	4ba7      	ldr	r3, [pc, #668]	; (80115e8 <_dtoa_r+0x2d0>)
 801134a:	21ea      	movs	r1, #234	; 0xea
 801134c:	48a7      	ldr	r0, [pc, #668]	; (80115ec <_dtoa_r+0x2d4>)
 801134e:	f001 ffed 	bl	801332c <__assert_func>
 8011352:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8011356:	6005      	str	r5, [r0, #0]
 8011358:	60c5      	str	r5, [r0, #12]
 801135a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801135c:	6819      	ldr	r1, [r3, #0]
 801135e:	b151      	cbz	r1, 8011376 <_dtoa_r+0x5e>
 8011360:	685a      	ldr	r2, [r3, #4]
 8011362:	604a      	str	r2, [r1, #4]
 8011364:	2301      	movs	r3, #1
 8011366:	4093      	lsls	r3, r2
 8011368:	608b      	str	r3, [r1, #8]
 801136a:	4620      	mov	r0, r4
 801136c:	f001 f998 	bl	80126a0 <_Bfree>
 8011370:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011372:	2200      	movs	r2, #0
 8011374:	601a      	str	r2, [r3, #0]
 8011376:	1e3b      	subs	r3, r7, #0
 8011378:	bfaa      	itet	ge
 801137a:	2300      	movge	r3, #0
 801137c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8011380:	f8c8 3000 	strge.w	r3, [r8]
 8011384:	4b9a      	ldr	r3, [pc, #616]	; (80115f0 <_dtoa_r+0x2d8>)
 8011386:	bfbc      	itt	lt
 8011388:	2201      	movlt	r2, #1
 801138a:	f8c8 2000 	strlt.w	r2, [r8]
 801138e:	ea33 030b 	bics.w	r3, r3, fp
 8011392:	d11b      	bne.n	80113cc <_dtoa_r+0xb4>
 8011394:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011396:	f242 730f 	movw	r3, #9999	; 0x270f
 801139a:	6013      	str	r3, [r2, #0]
 801139c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80113a0:	4333      	orrs	r3, r6
 80113a2:	f000 8592 	beq.w	8011eca <_dtoa_r+0xbb2>
 80113a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80113a8:	b963      	cbnz	r3, 80113c4 <_dtoa_r+0xac>
 80113aa:	4b92      	ldr	r3, [pc, #584]	; (80115f4 <_dtoa_r+0x2dc>)
 80113ac:	e022      	b.n	80113f4 <_dtoa_r+0xdc>
 80113ae:	4b92      	ldr	r3, [pc, #584]	; (80115f8 <_dtoa_r+0x2e0>)
 80113b0:	9301      	str	r3, [sp, #4]
 80113b2:	3308      	adds	r3, #8
 80113b4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80113b6:	6013      	str	r3, [r2, #0]
 80113b8:	9801      	ldr	r0, [sp, #4]
 80113ba:	b013      	add	sp, #76	; 0x4c
 80113bc:	ecbd 8b04 	vpop	{d8-d9}
 80113c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80113c4:	4b8b      	ldr	r3, [pc, #556]	; (80115f4 <_dtoa_r+0x2dc>)
 80113c6:	9301      	str	r3, [sp, #4]
 80113c8:	3303      	adds	r3, #3
 80113ca:	e7f3      	b.n	80113b4 <_dtoa_r+0x9c>
 80113cc:	2200      	movs	r2, #0
 80113ce:	2300      	movs	r3, #0
 80113d0:	4650      	mov	r0, sl
 80113d2:	4659      	mov	r1, fp
 80113d4:	f7ef fb78 	bl	8000ac8 <__aeabi_dcmpeq>
 80113d8:	ec4b ab19 	vmov	d9, sl, fp
 80113dc:	4680      	mov	r8, r0
 80113de:	b158      	cbz	r0, 80113f8 <_dtoa_r+0xe0>
 80113e0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80113e2:	2301      	movs	r3, #1
 80113e4:	6013      	str	r3, [r2, #0]
 80113e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80113e8:	2b00      	cmp	r3, #0
 80113ea:	f000 856b 	beq.w	8011ec4 <_dtoa_r+0xbac>
 80113ee:	4883      	ldr	r0, [pc, #524]	; (80115fc <_dtoa_r+0x2e4>)
 80113f0:	6018      	str	r0, [r3, #0]
 80113f2:	1e43      	subs	r3, r0, #1
 80113f4:	9301      	str	r3, [sp, #4]
 80113f6:	e7df      	b.n	80113b8 <_dtoa_r+0xa0>
 80113f8:	ec4b ab10 	vmov	d0, sl, fp
 80113fc:	aa10      	add	r2, sp, #64	; 0x40
 80113fe:	a911      	add	r1, sp, #68	; 0x44
 8011400:	4620      	mov	r0, r4
 8011402:	f001 fcfb 	bl	8012dfc <__d2b>
 8011406:	f3cb 550a 	ubfx	r5, fp, #20, #11
 801140a:	ee08 0a10 	vmov	s16, r0
 801140e:	2d00      	cmp	r5, #0
 8011410:	f000 8084 	beq.w	801151c <_dtoa_r+0x204>
 8011414:	ee19 3a90 	vmov	r3, s19
 8011418:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801141c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8011420:	4656      	mov	r6, sl
 8011422:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8011426:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801142a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 801142e:	4b74      	ldr	r3, [pc, #464]	; (8011600 <_dtoa_r+0x2e8>)
 8011430:	2200      	movs	r2, #0
 8011432:	4630      	mov	r0, r6
 8011434:	4639      	mov	r1, r7
 8011436:	f7ee ff27 	bl	8000288 <__aeabi_dsub>
 801143a:	a365      	add	r3, pc, #404	; (adr r3, 80115d0 <_dtoa_r+0x2b8>)
 801143c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011440:	f7ef f8da 	bl	80005f8 <__aeabi_dmul>
 8011444:	a364      	add	r3, pc, #400	; (adr r3, 80115d8 <_dtoa_r+0x2c0>)
 8011446:	e9d3 2300 	ldrd	r2, r3, [r3]
 801144a:	f7ee ff1f 	bl	800028c <__adddf3>
 801144e:	4606      	mov	r6, r0
 8011450:	4628      	mov	r0, r5
 8011452:	460f      	mov	r7, r1
 8011454:	f7ef f866 	bl	8000524 <__aeabi_i2d>
 8011458:	a361      	add	r3, pc, #388	; (adr r3, 80115e0 <_dtoa_r+0x2c8>)
 801145a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801145e:	f7ef f8cb 	bl	80005f8 <__aeabi_dmul>
 8011462:	4602      	mov	r2, r0
 8011464:	460b      	mov	r3, r1
 8011466:	4630      	mov	r0, r6
 8011468:	4639      	mov	r1, r7
 801146a:	f7ee ff0f 	bl	800028c <__adddf3>
 801146e:	4606      	mov	r6, r0
 8011470:	460f      	mov	r7, r1
 8011472:	f7ef fb71 	bl	8000b58 <__aeabi_d2iz>
 8011476:	2200      	movs	r2, #0
 8011478:	9000      	str	r0, [sp, #0]
 801147a:	2300      	movs	r3, #0
 801147c:	4630      	mov	r0, r6
 801147e:	4639      	mov	r1, r7
 8011480:	f7ef fb2c 	bl	8000adc <__aeabi_dcmplt>
 8011484:	b150      	cbz	r0, 801149c <_dtoa_r+0x184>
 8011486:	9800      	ldr	r0, [sp, #0]
 8011488:	f7ef f84c 	bl	8000524 <__aeabi_i2d>
 801148c:	4632      	mov	r2, r6
 801148e:	463b      	mov	r3, r7
 8011490:	f7ef fb1a 	bl	8000ac8 <__aeabi_dcmpeq>
 8011494:	b910      	cbnz	r0, 801149c <_dtoa_r+0x184>
 8011496:	9b00      	ldr	r3, [sp, #0]
 8011498:	3b01      	subs	r3, #1
 801149a:	9300      	str	r3, [sp, #0]
 801149c:	9b00      	ldr	r3, [sp, #0]
 801149e:	2b16      	cmp	r3, #22
 80114a0:	d85a      	bhi.n	8011558 <_dtoa_r+0x240>
 80114a2:	9a00      	ldr	r2, [sp, #0]
 80114a4:	4b57      	ldr	r3, [pc, #348]	; (8011604 <_dtoa_r+0x2ec>)
 80114a6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80114aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114ae:	ec51 0b19 	vmov	r0, r1, d9
 80114b2:	f7ef fb13 	bl	8000adc <__aeabi_dcmplt>
 80114b6:	2800      	cmp	r0, #0
 80114b8:	d050      	beq.n	801155c <_dtoa_r+0x244>
 80114ba:	9b00      	ldr	r3, [sp, #0]
 80114bc:	3b01      	subs	r3, #1
 80114be:	9300      	str	r3, [sp, #0]
 80114c0:	2300      	movs	r3, #0
 80114c2:	930b      	str	r3, [sp, #44]	; 0x2c
 80114c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80114c6:	1b5d      	subs	r5, r3, r5
 80114c8:	1e6b      	subs	r3, r5, #1
 80114ca:	9305      	str	r3, [sp, #20]
 80114cc:	bf45      	ittet	mi
 80114ce:	f1c5 0301 	rsbmi	r3, r5, #1
 80114d2:	9304      	strmi	r3, [sp, #16]
 80114d4:	2300      	movpl	r3, #0
 80114d6:	2300      	movmi	r3, #0
 80114d8:	bf4c      	ite	mi
 80114da:	9305      	strmi	r3, [sp, #20]
 80114dc:	9304      	strpl	r3, [sp, #16]
 80114de:	9b00      	ldr	r3, [sp, #0]
 80114e0:	2b00      	cmp	r3, #0
 80114e2:	db3d      	blt.n	8011560 <_dtoa_r+0x248>
 80114e4:	9b05      	ldr	r3, [sp, #20]
 80114e6:	9a00      	ldr	r2, [sp, #0]
 80114e8:	920a      	str	r2, [sp, #40]	; 0x28
 80114ea:	4413      	add	r3, r2
 80114ec:	9305      	str	r3, [sp, #20]
 80114ee:	2300      	movs	r3, #0
 80114f0:	9307      	str	r3, [sp, #28]
 80114f2:	9b06      	ldr	r3, [sp, #24]
 80114f4:	2b09      	cmp	r3, #9
 80114f6:	f200 8089 	bhi.w	801160c <_dtoa_r+0x2f4>
 80114fa:	2b05      	cmp	r3, #5
 80114fc:	bfc4      	itt	gt
 80114fe:	3b04      	subgt	r3, #4
 8011500:	9306      	strgt	r3, [sp, #24]
 8011502:	9b06      	ldr	r3, [sp, #24]
 8011504:	f1a3 0302 	sub.w	r3, r3, #2
 8011508:	bfcc      	ite	gt
 801150a:	2500      	movgt	r5, #0
 801150c:	2501      	movle	r5, #1
 801150e:	2b03      	cmp	r3, #3
 8011510:	f200 8087 	bhi.w	8011622 <_dtoa_r+0x30a>
 8011514:	e8df f003 	tbb	[pc, r3]
 8011518:	59383a2d 	.word	0x59383a2d
 801151c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8011520:	441d      	add	r5, r3
 8011522:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8011526:	2b20      	cmp	r3, #32
 8011528:	bfc1      	itttt	gt
 801152a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801152e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8011532:	fa0b f303 	lslgt.w	r3, fp, r3
 8011536:	fa26 f000 	lsrgt.w	r0, r6, r0
 801153a:	bfda      	itte	le
 801153c:	f1c3 0320 	rsble	r3, r3, #32
 8011540:	fa06 f003 	lslle.w	r0, r6, r3
 8011544:	4318      	orrgt	r0, r3
 8011546:	f7ee ffdd 	bl	8000504 <__aeabi_ui2d>
 801154a:	2301      	movs	r3, #1
 801154c:	4606      	mov	r6, r0
 801154e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8011552:	3d01      	subs	r5, #1
 8011554:	930e      	str	r3, [sp, #56]	; 0x38
 8011556:	e76a      	b.n	801142e <_dtoa_r+0x116>
 8011558:	2301      	movs	r3, #1
 801155a:	e7b2      	b.n	80114c2 <_dtoa_r+0x1aa>
 801155c:	900b      	str	r0, [sp, #44]	; 0x2c
 801155e:	e7b1      	b.n	80114c4 <_dtoa_r+0x1ac>
 8011560:	9b04      	ldr	r3, [sp, #16]
 8011562:	9a00      	ldr	r2, [sp, #0]
 8011564:	1a9b      	subs	r3, r3, r2
 8011566:	9304      	str	r3, [sp, #16]
 8011568:	4253      	negs	r3, r2
 801156a:	9307      	str	r3, [sp, #28]
 801156c:	2300      	movs	r3, #0
 801156e:	930a      	str	r3, [sp, #40]	; 0x28
 8011570:	e7bf      	b.n	80114f2 <_dtoa_r+0x1da>
 8011572:	2300      	movs	r3, #0
 8011574:	9308      	str	r3, [sp, #32]
 8011576:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011578:	2b00      	cmp	r3, #0
 801157a:	dc55      	bgt.n	8011628 <_dtoa_r+0x310>
 801157c:	2301      	movs	r3, #1
 801157e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8011582:	461a      	mov	r2, r3
 8011584:	9209      	str	r2, [sp, #36]	; 0x24
 8011586:	e00c      	b.n	80115a2 <_dtoa_r+0x28a>
 8011588:	2301      	movs	r3, #1
 801158a:	e7f3      	b.n	8011574 <_dtoa_r+0x25c>
 801158c:	2300      	movs	r3, #0
 801158e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011590:	9308      	str	r3, [sp, #32]
 8011592:	9b00      	ldr	r3, [sp, #0]
 8011594:	4413      	add	r3, r2
 8011596:	9302      	str	r3, [sp, #8]
 8011598:	3301      	adds	r3, #1
 801159a:	2b01      	cmp	r3, #1
 801159c:	9303      	str	r3, [sp, #12]
 801159e:	bfb8      	it	lt
 80115a0:	2301      	movlt	r3, #1
 80115a2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80115a4:	2200      	movs	r2, #0
 80115a6:	6042      	str	r2, [r0, #4]
 80115a8:	2204      	movs	r2, #4
 80115aa:	f102 0614 	add.w	r6, r2, #20
 80115ae:	429e      	cmp	r6, r3
 80115b0:	6841      	ldr	r1, [r0, #4]
 80115b2:	d93d      	bls.n	8011630 <_dtoa_r+0x318>
 80115b4:	4620      	mov	r0, r4
 80115b6:	f001 f833 	bl	8012620 <_Balloc>
 80115ba:	9001      	str	r0, [sp, #4]
 80115bc:	2800      	cmp	r0, #0
 80115be:	d13b      	bne.n	8011638 <_dtoa_r+0x320>
 80115c0:	4b11      	ldr	r3, [pc, #68]	; (8011608 <_dtoa_r+0x2f0>)
 80115c2:	4602      	mov	r2, r0
 80115c4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80115c8:	e6c0      	b.n	801134c <_dtoa_r+0x34>
 80115ca:	2301      	movs	r3, #1
 80115cc:	e7df      	b.n	801158e <_dtoa_r+0x276>
 80115ce:	bf00      	nop
 80115d0:	636f4361 	.word	0x636f4361
 80115d4:	3fd287a7 	.word	0x3fd287a7
 80115d8:	8b60c8b3 	.word	0x8b60c8b3
 80115dc:	3fc68a28 	.word	0x3fc68a28
 80115e0:	509f79fb 	.word	0x509f79fb
 80115e4:	3fd34413 	.word	0x3fd34413
 80115e8:	080157cd 	.word	0x080157cd
 80115ec:	080157e4 	.word	0x080157e4
 80115f0:	7ff00000 	.word	0x7ff00000
 80115f4:	080157c9 	.word	0x080157c9
 80115f8:	080157c0 	.word	0x080157c0
 80115fc:	0801574d 	.word	0x0801574d
 8011600:	3ff80000 	.word	0x3ff80000
 8011604:	08015950 	.word	0x08015950
 8011608:	0801583f 	.word	0x0801583f
 801160c:	2501      	movs	r5, #1
 801160e:	2300      	movs	r3, #0
 8011610:	9306      	str	r3, [sp, #24]
 8011612:	9508      	str	r5, [sp, #32]
 8011614:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011618:	e9cd 3302 	strd	r3, r3, [sp, #8]
 801161c:	2200      	movs	r2, #0
 801161e:	2312      	movs	r3, #18
 8011620:	e7b0      	b.n	8011584 <_dtoa_r+0x26c>
 8011622:	2301      	movs	r3, #1
 8011624:	9308      	str	r3, [sp, #32]
 8011626:	e7f5      	b.n	8011614 <_dtoa_r+0x2fc>
 8011628:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801162a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 801162e:	e7b8      	b.n	80115a2 <_dtoa_r+0x28a>
 8011630:	3101      	adds	r1, #1
 8011632:	6041      	str	r1, [r0, #4]
 8011634:	0052      	lsls	r2, r2, #1
 8011636:	e7b8      	b.n	80115aa <_dtoa_r+0x292>
 8011638:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801163a:	9a01      	ldr	r2, [sp, #4]
 801163c:	601a      	str	r2, [r3, #0]
 801163e:	9b03      	ldr	r3, [sp, #12]
 8011640:	2b0e      	cmp	r3, #14
 8011642:	f200 809d 	bhi.w	8011780 <_dtoa_r+0x468>
 8011646:	2d00      	cmp	r5, #0
 8011648:	f000 809a 	beq.w	8011780 <_dtoa_r+0x468>
 801164c:	9b00      	ldr	r3, [sp, #0]
 801164e:	2b00      	cmp	r3, #0
 8011650:	dd32      	ble.n	80116b8 <_dtoa_r+0x3a0>
 8011652:	4ab7      	ldr	r2, [pc, #732]	; (8011930 <_dtoa_r+0x618>)
 8011654:	f003 030f 	and.w	r3, r3, #15
 8011658:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801165c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011660:	9b00      	ldr	r3, [sp, #0]
 8011662:	05d8      	lsls	r0, r3, #23
 8011664:	ea4f 1723 	mov.w	r7, r3, asr #4
 8011668:	d516      	bpl.n	8011698 <_dtoa_r+0x380>
 801166a:	4bb2      	ldr	r3, [pc, #712]	; (8011934 <_dtoa_r+0x61c>)
 801166c:	ec51 0b19 	vmov	r0, r1, d9
 8011670:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011674:	f7ef f8ea 	bl	800084c <__aeabi_ddiv>
 8011678:	f007 070f 	and.w	r7, r7, #15
 801167c:	4682      	mov	sl, r0
 801167e:	468b      	mov	fp, r1
 8011680:	2503      	movs	r5, #3
 8011682:	4eac      	ldr	r6, [pc, #688]	; (8011934 <_dtoa_r+0x61c>)
 8011684:	b957      	cbnz	r7, 801169c <_dtoa_r+0x384>
 8011686:	4642      	mov	r2, r8
 8011688:	464b      	mov	r3, r9
 801168a:	4650      	mov	r0, sl
 801168c:	4659      	mov	r1, fp
 801168e:	f7ef f8dd 	bl	800084c <__aeabi_ddiv>
 8011692:	4682      	mov	sl, r0
 8011694:	468b      	mov	fp, r1
 8011696:	e028      	b.n	80116ea <_dtoa_r+0x3d2>
 8011698:	2502      	movs	r5, #2
 801169a:	e7f2      	b.n	8011682 <_dtoa_r+0x36a>
 801169c:	07f9      	lsls	r1, r7, #31
 801169e:	d508      	bpl.n	80116b2 <_dtoa_r+0x39a>
 80116a0:	4640      	mov	r0, r8
 80116a2:	4649      	mov	r1, r9
 80116a4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80116a8:	f7ee ffa6 	bl	80005f8 <__aeabi_dmul>
 80116ac:	3501      	adds	r5, #1
 80116ae:	4680      	mov	r8, r0
 80116b0:	4689      	mov	r9, r1
 80116b2:	107f      	asrs	r7, r7, #1
 80116b4:	3608      	adds	r6, #8
 80116b6:	e7e5      	b.n	8011684 <_dtoa_r+0x36c>
 80116b8:	f000 809b 	beq.w	80117f2 <_dtoa_r+0x4da>
 80116bc:	9b00      	ldr	r3, [sp, #0]
 80116be:	4f9d      	ldr	r7, [pc, #628]	; (8011934 <_dtoa_r+0x61c>)
 80116c0:	425e      	negs	r6, r3
 80116c2:	4b9b      	ldr	r3, [pc, #620]	; (8011930 <_dtoa_r+0x618>)
 80116c4:	f006 020f 	and.w	r2, r6, #15
 80116c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80116cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116d0:	ec51 0b19 	vmov	r0, r1, d9
 80116d4:	f7ee ff90 	bl	80005f8 <__aeabi_dmul>
 80116d8:	1136      	asrs	r6, r6, #4
 80116da:	4682      	mov	sl, r0
 80116dc:	468b      	mov	fp, r1
 80116de:	2300      	movs	r3, #0
 80116e0:	2502      	movs	r5, #2
 80116e2:	2e00      	cmp	r6, #0
 80116e4:	d17a      	bne.n	80117dc <_dtoa_r+0x4c4>
 80116e6:	2b00      	cmp	r3, #0
 80116e8:	d1d3      	bne.n	8011692 <_dtoa_r+0x37a>
 80116ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80116ec:	2b00      	cmp	r3, #0
 80116ee:	f000 8082 	beq.w	80117f6 <_dtoa_r+0x4de>
 80116f2:	4b91      	ldr	r3, [pc, #580]	; (8011938 <_dtoa_r+0x620>)
 80116f4:	2200      	movs	r2, #0
 80116f6:	4650      	mov	r0, sl
 80116f8:	4659      	mov	r1, fp
 80116fa:	f7ef f9ef 	bl	8000adc <__aeabi_dcmplt>
 80116fe:	2800      	cmp	r0, #0
 8011700:	d079      	beq.n	80117f6 <_dtoa_r+0x4de>
 8011702:	9b03      	ldr	r3, [sp, #12]
 8011704:	2b00      	cmp	r3, #0
 8011706:	d076      	beq.n	80117f6 <_dtoa_r+0x4de>
 8011708:	9b02      	ldr	r3, [sp, #8]
 801170a:	2b00      	cmp	r3, #0
 801170c:	dd36      	ble.n	801177c <_dtoa_r+0x464>
 801170e:	9b00      	ldr	r3, [sp, #0]
 8011710:	4650      	mov	r0, sl
 8011712:	4659      	mov	r1, fp
 8011714:	1e5f      	subs	r7, r3, #1
 8011716:	2200      	movs	r2, #0
 8011718:	4b88      	ldr	r3, [pc, #544]	; (801193c <_dtoa_r+0x624>)
 801171a:	f7ee ff6d 	bl	80005f8 <__aeabi_dmul>
 801171e:	9e02      	ldr	r6, [sp, #8]
 8011720:	4682      	mov	sl, r0
 8011722:	468b      	mov	fp, r1
 8011724:	3501      	adds	r5, #1
 8011726:	4628      	mov	r0, r5
 8011728:	f7ee fefc 	bl	8000524 <__aeabi_i2d>
 801172c:	4652      	mov	r2, sl
 801172e:	465b      	mov	r3, fp
 8011730:	f7ee ff62 	bl	80005f8 <__aeabi_dmul>
 8011734:	4b82      	ldr	r3, [pc, #520]	; (8011940 <_dtoa_r+0x628>)
 8011736:	2200      	movs	r2, #0
 8011738:	f7ee fda8 	bl	800028c <__adddf3>
 801173c:	46d0      	mov	r8, sl
 801173e:	46d9      	mov	r9, fp
 8011740:	4682      	mov	sl, r0
 8011742:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8011746:	2e00      	cmp	r6, #0
 8011748:	d158      	bne.n	80117fc <_dtoa_r+0x4e4>
 801174a:	4b7e      	ldr	r3, [pc, #504]	; (8011944 <_dtoa_r+0x62c>)
 801174c:	2200      	movs	r2, #0
 801174e:	4640      	mov	r0, r8
 8011750:	4649      	mov	r1, r9
 8011752:	f7ee fd99 	bl	8000288 <__aeabi_dsub>
 8011756:	4652      	mov	r2, sl
 8011758:	465b      	mov	r3, fp
 801175a:	4680      	mov	r8, r0
 801175c:	4689      	mov	r9, r1
 801175e:	f7ef f9db 	bl	8000b18 <__aeabi_dcmpgt>
 8011762:	2800      	cmp	r0, #0
 8011764:	f040 8295 	bne.w	8011c92 <_dtoa_r+0x97a>
 8011768:	4652      	mov	r2, sl
 801176a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 801176e:	4640      	mov	r0, r8
 8011770:	4649      	mov	r1, r9
 8011772:	f7ef f9b3 	bl	8000adc <__aeabi_dcmplt>
 8011776:	2800      	cmp	r0, #0
 8011778:	f040 8289 	bne.w	8011c8e <_dtoa_r+0x976>
 801177c:	ec5b ab19 	vmov	sl, fp, d9
 8011780:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011782:	2b00      	cmp	r3, #0
 8011784:	f2c0 8148 	blt.w	8011a18 <_dtoa_r+0x700>
 8011788:	9a00      	ldr	r2, [sp, #0]
 801178a:	2a0e      	cmp	r2, #14
 801178c:	f300 8144 	bgt.w	8011a18 <_dtoa_r+0x700>
 8011790:	4b67      	ldr	r3, [pc, #412]	; (8011930 <_dtoa_r+0x618>)
 8011792:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011796:	e9d3 8900 	ldrd	r8, r9, [r3]
 801179a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801179c:	2b00      	cmp	r3, #0
 801179e:	f280 80d5 	bge.w	801194c <_dtoa_r+0x634>
 80117a2:	9b03      	ldr	r3, [sp, #12]
 80117a4:	2b00      	cmp	r3, #0
 80117a6:	f300 80d1 	bgt.w	801194c <_dtoa_r+0x634>
 80117aa:	f040 826f 	bne.w	8011c8c <_dtoa_r+0x974>
 80117ae:	4b65      	ldr	r3, [pc, #404]	; (8011944 <_dtoa_r+0x62c>)
 80117b0:	2200      	movs	r2, #0
 80117b2:	4640      	mov	r0, r8
 80117b4:	4649      	mov	r1, r9
 80117b6:	f7ee ff1f 	bl	80005f8 <__aeabi_dmul>
 80117ba:	4652      	mov	r2, sl
 80117bc:	465b      	mov	r3, fp
 80117be:	f7ef f9a1 	bl	8000b04 <__aeabi_dcmpge>
 80117c2:	9e03      	ldr	r6, [sp, #12]
 80117c4:	4637      	mov	r7, r6
 80117c6:	2800      	cmp	r0, #0
 80117c8:	f040 8245 	bne.w	8011c56 <_dtoa_r+0x93e>
 80117cc:	9d01      	ldr	r5, [sp, #4]
 80117ce:	2331      	movs	r3, #49	; 0x31
 80117d0:	f805 3b01 	strb.w	r3, [r5], #1
 80117d4:	9b00      	ldr	r3, [sp, #0]
 80117d6:	3301      	adds	r3, #1
 80117d8:	9300      	str	r3, [sp, #0]
 80117da:	e240      	b.n	8011c5e <_dtoa_r+0x946>
 80117dc:	07f2      	lsls	r2, r6, #31
 80117de:	d505      	bpl.n	80117ec <_dtoa_r+0x4d4>
 80117e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80117e4:	f7ee ff08 	bl	80005f8 <__aeabi_dmul>
 80117e8:	3501      	adds	r5, #1
 80117ea:	2301      	movs	r3, #1
 80117ec:	1076      	asrs	r6, r6, #1
 80117ee:	3708      	adds	r7, #8
 80117f0:	e777      	b.n	80116e2 <_dtoa_r+0x3ca>
 80117f2:	2502      	movs	r5, #2
 80117f4:	e779      	b.n	80116ea <_dtoa_r+0x3d2>
 80117f6:	9f00      	ldr	r7, [sp, #0]
 80117f8:	9e03      	ldr	r6, [sp, #12]
 80117fa:	e794      	b.n	8011726 <_dtoa_r+0x40e>
 80117fc:	9901      	ldr	r1, [sp, #4]
 80117fe:	4b4c      	ldr	r3, [pc, #304]	; (8011930 <_dtoa_r+0x618>)
 8011800:	4431      	add	r1, r6
 8011802:	910d      	str	r1, [sp, #52]	; 0x34
 8011804:	9908      	ldr	r1, [sp, #32]
 8011806:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801180a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801180e:	2900      	cmp	r1, #0
 8011810:	d043      	beq.n	801189a <_dtoa_r+0x582>
 8011812:	494d      	ldr	r1, [pc, #308]	; (8011948 <_dtoa_r+0x630>)
 8011814:	2000      	movs	r0, #0
 8011816:	f7ef f819 	bl	800084c <__aeabi_ddiv>
 801181a:	4652      	mov	r2, sl
 801181c:	465b      	mov	r3, fp
 801181e:	f7ee fd33 	bl	8000288 <__aeabi_dsub>
 8011822:	9d01      	ldr	r5, [sp, #4]
 8011824:	4682      	mov	sl, r0
 8011826:	468b      	mov	fp, r1
 8011828:	4649      	mov	r1, r9
 801182a:	4640      	mov	r0, r8
 801182c:	f7ef f994 	bl	8000b58 <__aeabi_d2iz>
 8011830:	4606      	mov	r6, r0
 8011832:	f7ee fe77 	bl	8000524 <__aeabi_i2d>
 8011836:	4602      	mov	r2, r0
 8011838:	460b      	mov	r3, r1
 801183a:	4640      	mov	r0, r8
 801183c:	4649      	mov	r1, r9
 801183e:	f7ee fd23 	bl	8000288 <__aeabi_dsub>
 8011842:	3630      	adds	r6, #48	; 0x30
 8011844:	f805 6b01 	strb.w	r6, [r5], #1
 8011848:	4652      	mov	r2, sl
 801184a:	465b      	mov	r3, fp
 801184c:	4680      	mov	r8, r0
 801184e:	4689      	mov	r9, r1
 8011850:	f7ef f944 	bl	8000adc <__aeabi_dcmplt>
 8011854:	2800      	cmp	r0, #0
 8011856:	d163      	bne.n	8011920 <_dtoa_r+0x608>
 8011858:	4642      	mov	r2, r8
 801185a:	464b      	mov	r3, r9
 801185c:	4936      	ldr	r1, [pc, #216]	; (8011938 <_dtoa_r+0x620>)
 801185e:	2000      	movs	r0, #0
 8011860:	f7ee fd12 	bl	8000288 <__aeabi_dsub>
 8011864:	4652      	mov	r2, sl
 8011866:	465b      	mov	r3, fp
 8011868:	f7ef f938 	bl	8000adc <__aeabi_dcmplt>
 801186c:	2800      	cmp	r0, #0
 801186e:	f040 80b5 	bne.w	80119dc <_dtoa_r+0x6c4>
 8011872:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011874:	429d      	cmp	r5, r3
 8011876:	d081      	beq.n	801177c <_dtoa_r+0x464>
 8011878:	4b30      	ldr	r3, [pc, #192]	; (801193c <_dtoa_r+0x624>)
 801187a:	2200      	movs	r2, #0
 801187c:	4650      	mov	r0, sl
 801187e:	4659      	mov	r1, fp
 8011880:	f7ee feba 	bl	80005f8 <__aeabi_dmul>
 8011884:	4b2d      	ldr	r3, [pc, #180]	; (801193c <_dtoa_r+0x624>)
 8011886:	4682      	mov	sl, r0
 8011888:	468b      	mov	fp, r1
 801188a:	4640      	mov	r0, r8
 801188c:	4649      	mov	r1, r9
 801188e:	2200      	movs	r2, #0
 8011890:	f7ee feb2 	bl	80005f8 <__aeabi_dmul>
 8011894:	4680      	mov	r8, r0
 8011896:	4689      	mov	r9, r1
 8011898:	e7c6      	b.n	8011828 <_dtoa_r+0x510>
 801189a:	4650      	mov	r0, sl
 801189c:	4659      	mov	r1, fp
 801189e:	f7ee feab 	bl	80005f8 <__aeabi_dmul>
 80118a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80118a4:	9d01      	ldr	r5, [sp, #4]
 80118a6:	930f      	str	r3, [sp, #60]	; 0x3c
 80118a8:	4682      	mov	sl, r0
 80118aa:	468b      	mov	fp, r1
 80118ac:	4649      	mov	r1, r9
 80118ae:	4640      	mov	r0, r8
 80118b0:	f7ef f952 	bl	8000b58 <__aeabi_d2iz>
 80118b4:	4606      	mov	r6, r0
 80118b6:	f7ee fe35 	bl	8000524 <__aeabi_i2d>
 80118ba:	3630      	adds	r6, #48	; 0x30
 80118bc:	4602      	mov	r2, r0
 80118be:	460b      	mov	r3, r1
 80118c0:	4640      	mov	r0, r8
 80118c2:	4649      	mov	r1, r9
 80118c4:	f7ee fce0 	bl	8000288 <__aeabi_dsub>
 80118c8:	f805 6b01 	strb.w	r6, [r5], #1
 80118cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80118ce:	429d      	cmp	r5, r3
 80118d0:	4680      	mov	r8, r0
 80118d2:	4689      	mov	r9, r1
 80118d4:	f04f 0200 	mov.w	r2, #0
 80118d8:	d124      	bne.n	8011924 <_dtoa_r+0x60c>
 80118da:	4b1b      	ldr	r3, [pc, #108]	; (8011948 <_dtoa_r+0x630>)
 80118dc:	4650      	mov	r0, sl
 80118de:	4659      	mov	r1, fp
 80118e0:	f7ee fcd4 	bl	800028c <__adddf3>
 80118e4:	4602      	mov	r2, r0
 80118e6:	460b      	mov	r3, r1
 80118e8:	4640      	mov	r0, r8
 80118ea:	4649      	mov	r1, r9
 80118ec:	f7ef f914 	bl	8000b18 <__aeabi_dcmpgt>
 80118f0:	2800      	cmp	r0, #0
 80118f2:	d173      	bne.n	80119dc <_dtoa_r+0x6c4>
 80118f4:	4652      	mov	r2, sl
 80118f6:	465b      	mov	r3, fp
 80118f8:	4913      	ldr	r1, [pc, #76]	; (8011948 <_dtoa_r+0x630>)
 80118fa:	2000      	movs	r0, #0
 80118fc:	f7ee fcc4 	bl	8000288 <__aeabi_dsub>
 8011900:	4602      	mov	r2, r0
 8011902:	460b      	mov	r3, r1
 8011904:	4640      	mov	r0, r8
 8011906:	4649      	mov	r1, r9
 8011908:	f7ef f8e8 	bl	8000adc <__aeabi_dcmplt>
 801190c:	2800      	cmp	r0, #0
 801190e:	f43f af35 	beq.w	801177c <_dtoa_r+0x464>
 8011912:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8011914:	1e6b      	subs	r3, r5, #1
 8011916:	930f      	str	r3, [sp, #60]	; 0x3c
 8011918:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801191c:	2b30      	cmp	r3, #48	; 0x30
 801191e:	d0f8      	beq.n	8011912 <_dtoa_r+0x5fa>
 8011920:	9700      	str	r7, [sp, #0]
 8011922:	e049      	b.n	80119b8 <_dtoa_r+0x6a0>
 8011924:	4b05      	ldr	r3, [pc, #20]	; (801193c <_dtoa_r+0x624>)
 8011926:	f7ee fe67 	bl	80005f8 <__aeabi_dmul>
 801192a:	4680      	mov	r8, r0
 801192c:	4689      	mov	r9, r1
 801192e:	e7bd      	b.n	80118ac <_dtoa_r+0x594>
 8011930:	08015950 	.word	0x08015950
 8011934:	08015928 	.word	0x08015928
 8011938:	3ff00000 	.word	0x3ff00000
 801193c:	40240000 	.word	0x40240000
 8011940:	401c0000 	.word	0x401c0000
 8011944:	40140000 	.word	0x40140000
 8011948:	3fe00000 	.word	0x3fe00000
 801194c:	9d01      	ldr	r5, [sp, #4]
 801194e:	4656      	mov	r6, sl
 8011950:	465f      	mov	r7, fp
 8011952:	4642      	mov	r2, r8
 8011954:	464b      	mov	r3, r9
 8011956:	4630      	mov	r0, r6
 8011958:	4639      	mov	r1, r7
 801195a:	f7ee ff77 	bl	800084c <__aeabi_ddiv>
 801195e:	f7ef f8fb 	bl	8000b58 <__aeabi_d2iz>
 8011962:	4682      	mov	sl, r0
 8011964:	f7ee fdde 	bl	8000524 <__aeabi_i2d>
 8011968:	4642      	mov	r2, r8
 801196a:	464b      	mov	r3, r9
 801196c:	f7ee fe44 	bl	80005f8 <__aeabi_dmul>
 8011970:	4602      	mov	r2, r0
 8011972:	460b      	mov	r3, r1
 8011974:	4630      	mov	r0, r6
 8011976:	4639      	mov	r1, r7
 8011978:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 801197c:	f7ee fc84 	bl	8000288 <__aeabi_dsub>
 8011980:	f805 6b01 	strb.w	r6, [r5], #1
 8011984:	9e01      	ldr	r6, [sp, #4]
 8011986:	9f03      	ldr	r7, [sp, #12]
 8011988:	1bae      	subs	r6, r5, r6
 801198a:	42b7      	cmp	r7, r6
 801198c:	4602      	mov	r2, r0
 801198e:	460b      	mov	r3, r1
 8011990:	d135      	bne.n	80119fe <_dtoa_r+0x6e6>
 8011992:	f7ee fc7b 	bl	800028c <__adddf3>
 8011996:	4642      	mov	r2, r8
 8011998:	464b      	mov	r3, r9
 801199a:	4606      	mov	r6, r0
 801199c:	460f      	mov	r7, r1
 801199e:	f7ef f8bb 	bl	8000b18 <__aeabi_dcmpgt>
 80119a2:	b9d0      	cbnz	r0, 80119da <_dtoa_r+0x6c2>
 80119a4:	4642      	mov	r2, r8
 80119a6:	464b      	mov	r3, r9
 80119a8:	4630      	mov	r0, r6
 80119aa:	4639      	mov	r1, r7
 80119ac:	f7ef f88c 	bl	8000ac8 <__aeabi_dcmpeq>
 80119b0:	b110      	cbz	r0, 80119b8 <_dtoa_r+0x6a0>
 80119b2:	f01a 0f01 	tst.w	sl, #1
 80119b6:	d110      	bne.n	80119da <_dtoa_r+0x6c2>
 80119b8:	4620      	mov	r0, r4
 80119ba:	ee18 1a10 	vmov	r1, s16
 80119be:	f000 fe6f 	bl	80126a0 <_Bfree>
 80119c2:	2300      	movs	r3, #0
 80119c4:	9800      	ldr	r0, [sp, #0]
 80119c6:	702b      	strb	r3, [r5, #0]
 80119c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80119ca:	3001      	adds	r0, #1
 80119cc:	6018      	str	r0, [r3, #0]
 80119ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80119d0:	2b00      	cmp	r3, #0
 80119d2:	f43f acf1 	beq.w	80113b8 <_dtoa_r+0xa0>
 80119d6:	601d      	str	r5, [r3, #0]
 80119d8:	e4ee      	b.n	80113b8 <_dtoa_r+0xa0>
 80119da:	9f00      	ldr	r7, [sp, #0]
 80119dc:	462b      	mov	r3, r5
 80119de:	461d      	mov	r5, r3
 80119e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80119e4:	2a39      	cmp	r2, #57	; 0x39
 80119e6:	d106      	bne.n	80119f6 <_dtoa_r+0x6de>
 80119e8:	9a01      	ldr	r2, [sp, #4]
 80119ea:	429a      	cmp	r2, r3
 80119ec:	d1f7      	bne.n	80119de <_dtoa_r+0x6c6>
 80119ee:	9901      	ldr	r1, [sp, #4]
 80119f0:	2230      	movs	r2, #48	; 0x30
 80119f2:	3701      	adds	r7, #1
 80119f4:	700a      	strb	r2, [r1, #0]
 80119f6:	781a      	ldrb	r2, [r3, #0]
 80119f8:	3201      	adds	r2, #1
 80119fa:	701a      	strb	r2, [r3, #0]
 80119fc:	e790      	b.n	8011920 <_dtoa_r+0x608>
 80119fe:	4ba6      	ldr	r3, [pc, #664]	; (8011c98 <_dtoa_r+0x980>)
 8011a00:	2200      	movs	r2, #0
 8011a02:	f7ee fdf9 	bl	80005f8 <__aeabi_dmul>
 8011a06:	2200      	movs	r2, #0
 8011a08:	2300      	movs	r3, #0
 8011a0a:	4606      	mov	r6, r0
 8011a0c:	460f      	mov	r7, r1
 8011a0e:	f7ef f85b 	bl	8000ac8 <__aeabi_dcmpeq>
 8011a12:	2800      	cmp	r0, #0
 8011a14:	d09d      	beq.n	8011952 <_dtoa_r+0x63a>
 8011a16:	e7cf      	b.n	80119b8 <_dtoa_r+0x6a0>
 8011a18:	9a08      	ldr	r2, [sp, #32]
 8011a1a:	2a00      	cmp	r2, #0
 8011a1c:	f000 80d7 	beq.w	8011bce <_dtoa_r+0x8b6>
 8011a20:	9a06      	ldr	r2, [sp, #24]
 8011a22:	2a01      	cmp	r2, #1
 8011a24:	f300 80ba 	bgt.w	8011b9c <_dtoa_r+0x884>
 8011a28:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011a2a:	2a00      	cmp	r2, #0
 8011a2c:	f000 80b2 	beq.w	8011b94 <_dtoa_r+0x87c>
 8011a30:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8011a34:	9e07      	ldr	r6, [sp, #28]
 8011a36:	9d04      	ldr	r5, [sp, #16]
 8011a38:	9a04      	ldr	r2, [sp, #16]
 8011a3a:	441a      	add	r2, r3
 8011a3c:	9204      	str	r2, [sp, #16]
 8011a3e:	9a05      	ldr	r2, [sp, #20]
 8011a40:	2101      	movs	r1, #1
 8011a42:	441a      	add	r2, r3
 8011a44:	4620      	mov	r0, r4
 8011a46:	9205      	str	r2, [sp, #20]
 8011a48:	f000 ff2c 	bl	80128a4 <__i2b>
 8011a4c:	4607      	mov	r7, r0
 8011a4e:	2d00      	cmp	r5, #0
 8011a50:	dd0c      	ble.n	8011a6c <_dtoa_r+0x754>
 8011a52:	9b05      	ldr	r3, [sp, #20]
 8011a54:	2b00      	cmp	r3, #0
 8011a56:	dd09      	ble.n	8011a6c <_dtoa_r+0x754>
 8011a58:	42ab      	cmp	r3, r5
 8011a5a:	9a04      	ldr	r2, [sp, #16]
 8011a5c:	bfa8      	it	ge
 8011a5e:	462b      	movge	r3, r5
 8011a60:	1ad2      	subs	r2, r2, r3
 8011a62:	9204      	str	r2, [sp, #16]
 8011a64:	9a05      	ldr	r2, [sp, #20]
 8011a66:	1aed      	subs	r5, r5, r3
 8011a68:	1ad3      	subs	r3, r2, r3
 8011a6a:	9305      	str	r3, [sp, #20]
 8011a6c:	9b07      	ldr	r3, [sp, #28]
 8011a6e:	b31b      	cbz	r3, 8011ab8 <_dtoa_r+0x7a0>
 8011a70:	9b08      	ldr	r3, [sp, #32]
 8011a72:	2b00      	cmp	r3, #0
 8011a74:	f000 80af 	beq.w	8011bd6 <_dtoa_r+0x8be>
 8011a78:	2e00      	cmp	r6, #0
 8011a7a:	dd13      	ble.n	8011aa4 <_dtoa_r+0x78c>
 8011a7c:	4639      	mov	r1, r7
 8011a7e:	4632      	mov	r2, r6
 8011a80:	4620      	mov	r0, r4
 8011a82:	f000 ffcf 	bl	8012a24 <__pow5mult>
 8011a86:	ee18 2a10 	vmov	r2, s16
 8011a8a:	4601      	mov	r1, r0
 8011a8c:	4607      	mov	r7, r0
 8011a8e:	4620      	mov	r0, r4
 8011a90:	f000 ff1e 	bl	80128d0 <__multiply>
 8011a94:	ee18 1a10 	vmov	r1, s16
 8011a98:	4680      	mov	r8, r0
 8011a9a:	4620      	mov	r0, r4
 8011a9c:	f000 fe00 	bl	80126a0 <_Bfree>
 8011aa0:	ee08 8a10 	vmov	s16, r8
 8011aa4:	9b07      	ldr	r3, [sp, #28]
 8011aa6:	1b9a      	subs	r2, r3, r6
 8011aa8:	d006      	beq.n	8011ab8 <_dtoa_r+0x7a0>
 8011aaa:	ee18 1a10 	vmov	r1, s16
 8011aae:	4620      	mov	r0, r4
 8011ab0:	f000 ffb8 	bl	8012a24 <__pow5mult>
 8011ab4:	ee08 0a10 	vmov	s16, r0
 8011ab8:	2101      	movs	r1, #1
 8011aba:	4620      	mov	r0, r4
 8011abc:	f000 fef2 	bl	80128a4 <__i2b>
 8011ac0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011ac2:	2b00      	cmp	r3, #0
 8011ac4:	4606      	mov	r6, r0
 8011ac6:	f340 8088 	ble.w	8011bda <_dtoa_r+0x8c2>
 8011aca:	461a      	mov	r2, r3
 8011acc:	4601      	mov	r1, r0
 8011ace:	4620      	mov	r0, r4
 8011ad0:	f000 ffa8 	bl	8012a24 <__pow5mult>
 8011ad4:	9b06      	ldr	r3, [sp, #24]
 8011ad6:	2b01      	cmp	r3, #1
 8011ad8:	4606      	mov	r6, r0
 8011ada:	f340 8081 	ble.w	8011be0 <_dtoa_r+0x8c8>
 8011ade:	f04f 0800 	mov.w	r8, #0
 8011ae2:	6933      	ldr	r3, [r6, #16]
 8011ae4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8011ae8:	6918      	ldr	r0, [r3, #16]
 8011aea:	f000 fe8b 	bl	8012804 <__hi0bits>
 8011aee:	f1c0 0020 	rsb	r0, r0, #32
 8011af2:	9b05      	ldr	r3, [sp, #20]
 8011af4:	4418      	add	r0, r3
 8011af6:	f010 001f 	ands.w	r0, r0, #31
 8011afa:	f000 8092 	beq.w	8011c22 <_dtoa_r+0x90a>
 8011afe:	f1c0 0320 	rsb	r3, r0, #32
 8011b02:	2b04      	cmp	r3, #4
 8011b04:	f340 808a 	ble.w	8011c1c <_dtoa_r+0x904>
 8011b08:	f1c0 001c 	rsb	r0, r0, #28
 8011b0c:	9b04      	ldr	r3, [sp, #16]
 8011b0e:	4403      	add	r3, r0
 8011b10:	9304      	str	r3, [sp, #16]
 8011b12:	9b05      	ldr	r3, [sp, #20]
 8011b14:	4403      	add	r3, r0
 8011b16:	4405      	add	r5, r0
 8011b18:	9305      	str	r3, [sp, #20]
 8011b1a:	9b04      	ldr	r3, [sp, #16]
 8011b1c:	2b00      	cmp	r3, #0
 8011b1e:	dd07      	ble.n	8011b30 <_dtoa_r+0x818>
 8011b20:	ee18 1a10 	vmov	r1, s16
 8011b24:	461a      	mov	r2, r3
 8011b26:	4620      	mov	r0, r4
 8011b28:	f000 ffd6 	bl	8012ad8 <__lshift>
 8011b2c:	ee08 0a10 	vmov	s16, r0
 8011b30:	9b05      	ldr	r3, [sp, #20]
 8011b32:	2b00      	cmp	r3, #0
 8011b34:	dd05      	ble.n	8011b42 <_dtoa_r+0x82a>
 8011b36:	4631      	mov	r1, r6
 8011b38:	461a      	mov	r2, r3
 8011b3a:	4620      	mov	r0, r4
 8011b3c:	f000 ffcc 	bl	8012ad8 <__lshift>
 8011b40:	4606      	mov	r6, r0
 8011b42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011b44:	2b00      	cmp	r3, #0
 8011b46:	d06e      	beq.n	8011c26 <_dtoa_r+0x90e>
 8011b48:	ee18 0a10 	vmov	r0, s16
 8011b4c:	4631      	mov	r1, r6
 8011b4e:	f001 f833 	bl	8012bb8 <__mcmp>
 8011b52:	2800      	cmp	r0, #0
 8011b54:	da67      	bge.n	8011c26 <_dtoa_r+0x90e>
 8011b56:	9b00      	ldr	r3, [sp, #0]
 8011b58:	3b01      	subs	r3, #1
 8011b5a:	ee18 1a10 	vmov	r1, s16
 8011b5e:	9300      	str	r3, [sp, #0]
 8011b60:	220a      	movs	r2, #10
 8011b62:	2300      	movs	r3, #0
 8011b64:	4620      	mov	r0, r4
 8011b66:	f000 fdbd 	bl	80126e4 <__multadd>
 8011b6a:	9b08      	ldr	r3, [sp, #32]
 8011b6c:	ee08 0a10 	vmov	s16, r0
 8011b70:	2b00      	cmp	r3, #0
 8011b72:	f000 81b1 	beq.w	8011ed8 <_dtoa_r+0xbc0>
 8011b76:	2300      	movs	r3, #0
 8011b78:	4639      	mov	r1, r7
 8011b7a:	220a      	movs	r2, #10
 8011b7c:	4620      	mov	r0, r4
 8011b7e:	f000 fdb1 	bl	80126e4 <__multadd>
 8011b82:	9b02      	ldr	r3, [sp, #8]
 8011b84:	2b00      	cmp	r3, #0
 8011b86:	4607      	mov	r7, r0
 8011b88:	f300 808e 	bgt.w	8011ca8 <_dtoa_r+0x990>
 8011b8c:	9b06      	ldr	r3, [sp, #24]
 8011b8e:	2b02      	cmp	r3, #2
 8011b90:	dc51      	bgt.n	8011c36 <_dtoa_r+0x91e>
 8011b92:	e089      	b.n	8011ca8 <_dtoa_r+0x990>
 8011b94:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8011b96:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8011b9a:	e74b      	b.n	8011a34 <_dtoa_r+0x71c>
 8011b9c:	9b03      	ldr	r3, [sp, #12]
 8011b9e:	1e5e      	subs	r6, r3, #1
 8011ba0:	9b07      	ldr	r3, [sp, #28]
 8011ba2:	42b3      	cmp	r3, r6
 8011ba4:	bfbf      	itttt	lt
 8011ba6:	9b07      	ldrlt	r3, [sp, #28]
 8011ba8:	9607      	strlt	r6, [sp, #28]
 8011baa:	1af2      	sublt	r2, r6, r3
 8011bac:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8011bae:	bfb6      	itet	lt
 8011bb0:	189b      	addlt	r3, r3, r2
 8011bb2:	1b9e      	subge	r6, r3, r6
 8011bb4:	930a      	strlt	r3, [sp, #40]	; 0x28
 8011bb6:	9b03      	ldr	r3, [sp, #12]
 8011bb8:	bfb8      	it	lt
 8011bba:	2600      	movlt	r6, #0
 8011bbc:	2b00      	cmp	r3, #0
 8011bbe:	bfb7      	itett	lt
 8011bc0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8011bc4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8011bc8:	1a9d      	sublt	r5, r3, r2
 8011bca:	2300      	movlt	r3, #0
 8011bcc:	e734      	b.n	8011a38 <_dtoa_r+0x720>
 8011bce:	9e07      	ldr	r6, [sp, #28]
 8011bd0:	9d04      	ldr	r5, [sp, #16]
 8011bd2:	9f08      	ldr	r7, [sp, #32]
 8011bd4:	e73b      	b.n	8011a4e <_dtoa_r+0x736>
 8011bd6:	9a07      	ldr	r2, [sp, #28]
 8011bd8:	e767      	b.n	8011aaa <_dtoa_r+0x792>
 8011bda:	9b06      	ldr	r3, [sp, #24]
 8011bdc:	2b01      	cmp	r3, #1
 8011bde:	dc18      	bgt.n	8011c12 <_dtoa_r+0x8fa>
 8011be0:	f1ba 0f00 	cmp.w	sl, #0
 8011be4:	d115      	bne.n	8011c12 <_dtoa_r+0x8fa>
 8011be6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011bea:	b993      	cbnz	r3, 8011c12 <_dtoa_r+0x8fa>
 8011bec:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8011bf0:	0d1b      	lsrs	r3, r3, #20
 8011bf2:	051b      	lsls	r3, r3, #20
 8011bf4:	b183      	cbz	r3, 8011c18 <_dtoa_r+0x900>
 8011bf6:	9b04      	ldr	r3, [sp, #16]
 8011bf8:	3301      	adds	r3, #1
 8011bfa:	9304      	str	r3, [sp, #16]
 8011bfc:	9b05      	ldr	r3, [sp, #20]
 8011bfe:	3301      	adds	r3, #1
 8011c00:	9305      	str	r3, [sp, #20]
 8011c02:	f04f 0801 	mov.w	r8, #1
 8011c06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011c08:	2b00      	cmp	r3, #0
 8011c0a:	f47f af6a 	bne.w	8011ae2 <_dtoa_r+0x7ca>
 8011c0e:	2001      	movs	r0, #1
 8011c10:	e76f      	b.n	8011af2 <_dtoa_r+0x7da>
 8011c12:	f04f 0800 	mov.w	r8, #0
 8011c16:	e7f6      	b.n	8011c06 <_dtoa_r+0x8ee>
 8011c18:	4698      	mov	r8, r3
 8011c1a:	e7f4      	b.n	8011c06 <_dtoa_r+0x8ee>
 8011c1c:	f43f af7d 	beq.w	8011b1a <_dtoa_r+0x802>
 8011c20:	4618      	mov	r0, r3
 8011c22:	301c      	adds	r0, #28
 8011c24:	e772      	b.n	8011b0c <_dtoa_r+0x7f4>
 8011c26:	9b03      	ldr	r3, [sp, #12]
 8011c28:	2b00      	cmp	r3, #0
 8011c2a:	dc37      	bgt.n	8011c9c <_dtoa_r+0x984>
 8011c2c:	9b06      	ldr	r3, [sp, #24]
 8011c2e:	2b02      	cmp	r3, #2
 8011c30:	dd34      	ble.n	8011c9c <_dtoa_r+0x984>
 8011c32:	9b03      	ldr	r3, [sp, #12]
 8011c34:	9302      	str	r3, [sp, #8]
 8011c36:	9b02      	ldr	r3, [sp, #8]
 8011c38:	b96b      	cbnz	r3, 8011c56 <_dtoa_r+0x93e>
 8011c3a:	4631      	mov	r1, r6
 8011c3c:	2205      	movs	r2, #5
 8011c3e:	4620      	mov	r0, r4
 8011c40:	f000 fd50 	bl	80126e4 <__multadd>
 8011c44:	4601      	mov	r1, r0
 8011c46:	4606      	mov	r6, r0
 8011c48:	ee18 0a10 	vmov	r0, s16
 8011c4c:	f000 ffb4 	bl	8012bb8 <__mcmp>
 8011c50:	2800      	cmp	r0, #0
 8011c52:	f73f adbb 	bgt.w	80117cc <_dtoa_r+0x4b4>
 8011c56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011c58:	9d01      	ldr	r5, [sp, #4]
 8011c5a:	43db      	mvns	r3, r3
 8011c5c:	9300      	str	r3, [sp, #0]
 8011c5e:	f04f 0800 	mov.w	r8, #0
 8011c62:	4631      	mov	r1, r6
 8011c64:	4620      	mov	r0, r4
 8011c66:	f000 fd1b 	bl	80126a0 <_Bfree>
 8011c6a:	2f00      	cmp	r7, #0
 8011c6c:	f43f aea4 	beq.w	80119b8 <_dtoa_r+0x6a0>
 8011c70:	f1b8 0f00 	cmp.w	r8, #0
 8011c74:	d005      	beq.n	8011c82 <_dtoa_r+0x96a>
 8011c76:	45b8      	cmp	r8, r7
 8011c78:	d003      	beq.n	8011c82 <_dtoa_r+0x96a>
 8011c7a:	4641      	mov	r1, r8
 8011c7c:	4620      	mov	r0, r4
 8011c7e:	f000 fd0f 	bl	80126a0 <_Bfree>
 8011c82:	4639      	mov	r1, r7
 8011c84:	4620      	mov	r0, r4
 8011c86:	f000 fd0b 	bl	80126a0 <_Bfree>
 8011c8a:	e695      	b.n	80119b8 <_dtoa_r+0x6a0>
 8011c8c:	2600      	movs	r6, #0
 8011c8e:	4637      	mov	r7, r6
 8011c90:	e7e1      	b.n	8011c56 <_dtoa_r+0x93e>
 8011c92:	9700      	str	r7, [sp, #0]
 8011c94:	4637      	mov	r7, r6
 8011c96:	e599      	b.n	80117cc <_dtoa_r+0x4b4>
 8011c98:	40240000 	.word	0x40240000
 8011c9c:	9b08      	ldr	r3, [sp, #32]
 8011c9e:	2b00      	cmp	r3, #0
 8011ca0:	f000 80ca 	beq.w	8011e38 <_dtoa_r+0xb20>
 8011ca4:	9b03      	ldr	r3, [sp, #12]
 8011ca6:	9302      	str	r3, [sp, #8]
 8011ca8:	2d00      	cmp	r5, #0
 8011caa:	dd05      	ble.n	8011cb8 <_dtoa_r+0x9a0>
 8011cac:	4639      	mov	r1, r7
 8011cae:	462a      	mov	r2, r5
 8011cb0:	4620      	mov	r0, r4
 8011cb2:	f000 ff11 	bl	8012ad8 <__lshift>
 8011cb6:	4607      	mov	r7, r0
 8011cb8:	f1b8 0f00 	cmp.w	r8, #0
 8011cbc:	d05b      	beq.n	8011d76 <_dtoa_r+0xa5e>
 8011cbe:	6879      	ldr	r1, [r7, #4]
 8011cc0:	4620      	mov	r0, r4
 8011cc2:	f000 fcad 	bl	8012620 <_Balloc>
 8011cc6:	4605      	mov	r5, r0
 8011cc8:	b928      	cbnz	r0, 8011cd6 <_dtoa_r+0x9be>
 8011cca:	4b87      	ldr	r3, [pc, #540]	; (8011ee8 <_dtoa_r+0xbd0>)
 8011ccc:	4602      	mov	r2, r0
 8011cce:	f240 21ea 	movw	r1, #746	; 0x2ea
 8011cd2:	f7ff bb3b 	b.w	801134c <_dtoa_r+0x34>
 8011cd6:	693a      	ldr	r2, [r7, #16]
 8011cd8:	3202      	adds	r2, #2
 8011cda:	0092      	lsls	r2, r2, #2
 8011cdc:	f107 010c 	add.w	r1, r7, #12
 8011ce0:	300c      	adds	r0, #12
 8011ce2:	f7fd fdbb 	bl	800f85c <memcpy>
 8011ce6:	2201      	movs	r2, #1
 8011ce8:	4629      	mov	r1, r5
 8011cea:	4620      	mov	r0, r4
 8011cec:	f000 fef4 	bl	8012ad8 <__lshift>
 8011cf0:	9b01      	ldr	r3, [sp, #4]
 8011cf2:	f103 0901 	add.w	r9, r3, #1
 8011cf6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8011cfa:	4413      	add	r3, r2
 8011cfc:	9305      	str	r3, [sp, #20]
 8011cfe:	f00a 0301 	and.w	r3, sl, #1
 8011d02:	46b8      	mov	r8, r7
 8011d04:	9304      	str	r3, [sp, #16]
 8011d06:	4607      	mov	r7, r0
 8011d08:	4631      	mov	r1, r6
 8011d0a:	ee18 0a10 	vmov	r0, s16
 8011d0e:	f7ff fa77 	bl	8011200 <quorem>
 8011d12:	4641      	mov	r1, r8
 8011d14:	9002      	str	r0, [sp, #8]
 8011d16:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8011d1a:	ee18 0a10 	vmov	r0, s16
 8011d1e:	f000 ff4b 	bl	8012bb8 <__mcmp>
 8011d22:	463a      	mov	r2, r7
 8011d24:	9003      	str	r0, [sp, #12]
 8011d26:	4631      	mov	r1, r6
 8011d28:	4620      	mov	r0, r4
 8011d2a:	f000 ff61 	bl	8012bf0 <__mdiff>
 8011d2e:	68c2      	ldr	r2, [r0, #12]
 8011d30:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 8011d34:	4605      	mov	r5, r0
 8011d36:	bb02      	cbnz	r2, 8011d7a <_dtoa_r+0xa62>
 8011d38:	4601      	mov	r1, r0
 8011d3a:	ee18 0a10 	vmov	r0, s16
 8011d3e:	f000 ff3b 	bl	8012bb8 <__mcmp>
 8011d42:	4602      	mov	r2, r0
 8011d44:	4629      	mov	r1, r5
 8011d46:	4620      	mov	r0, r4
 8011d48:	9207      	str	r2, [sp, #28]
 8011d4a:	f000 fca9 	bl	80126a0 <_Bfree>
 8011d4e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8011d52:	ea43 0102 	orr.w	r1, r3, r2
 8011d56:	9b04      	ldr	r3, [sp, #16]
 8011d58:	430b      	orrs	r3, r1
 8011d5a:	464d      	mov	r5, r9
 8011d5c:	d10f      	bne.n	8011d7e <_dtoa_r+0xa66>
 8011d5e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8011d62:	d02a      	beq.n	8011dba <_dtoa_r+0xaa2>
 8011d64:	9b03      	ldr	r3, [sp, #12]
 8011d66:	2b00      	cmp	r3, #0
 8011d68:	dd02      	ble.n	8011d70 <_dtoa_r+0xa58>
 8011d6a:	9b02      	ldr	r3, [sp, #8]
 8011d6c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8011d70:	f88b a000 	strb.w	sl, [fp]
 8011d74:	e775      	b.n	8011c62 <_dtoa_r+0x94a>
 8011d76:	4638      	mov	r0, r7
 8011d78:	e7ba      	b.n	8011cf0 <_dtoa_r+0x9d8>
 8011d7a:	2201      	movs	r2, #1
 8011d7c:	e7e2      	b.n	8011d44 <_dtoa_r+0xa2c>
 8011d7e:	9b03      	ldr	r3, [sp, #12]
 8011d80:	2b00      	cmp	r3, #0
 8011d82:	db04      	blt.n	8011d8e <_dtoa_r+0xa76>
 8011d84:	9906      	ldr	r1, [sp, #24]
 8011d86:	430b      	orrs	r3, r1
 8011d88:	9904      	ldr	r1, [sp, #16]
 8011d8a:	430b      	orrs	r3, r1
 8011d8c:	d122      	bne.n	8011dd4 <_dtoa_r+0xabc>
 8011d8e:	2a00      	cmp	r2, #0
 8011d90:	ddee      	ble.n	8011d70 <_dtoa_r+0xa58>
 8011d92:	ee18 1a10 	vmov	r1, s16
 8011d96:	2201      	movs	r2, #1
 8011d98:	4620      	mov	r0, r4
 8011d9a:	f000 fe9d 	bl	8012ad8 <__lshift>
 8011d9e:	4631      	mov	r1, r6
 8011da0:	ee08 0a10 	vmov	s16, r0
 8011da4:	f000 ff08 	bl	8012bb8 <__mcmp>
 8011da8:	2800      	cmp	r0, #0
 8011daa:	dc03      	bgt.n	8011db4 <_dtoa_r+0xa9c>
 8011dac:	d1e0      	bne.n	8011d70 <_dtoa_r+0xa58>
 8011dae:	f01a 0f01 	tst.w	sl, #1
 8011db2:	d0dd      	beq.n	8011d70 <_dtoa_r+0xa58>
 8011db4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8011db8:	d1d7      	bne.n	8011d6a <_dtoa_r+0xa52>
 8011dba:	2339      	movs	r3, #57	; 0x39
 8011dbc:	f88b 3000 	strb.w	r3, [fp]
 8011dc0:	462b      	mov	r3, r5
 8011dc2:	461d      	mov	r5, r3
 8011dc4:	3b01      	subs	r3, #1
 8011dc6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8011dca:	2a39      	cmp	r2, #57	; 0x39
 8011dcc:	d071      	beq.n	8011eb2 <_dtoa_r+0xb9a>
 8011dce:	3201      	adds	r2, #1
 8011dd0:	701a      	strb	r2, [r3, #0]
 8011dd2:	e746      	b.n	8011c62 <_dtoa_r+0x94a>
 8011dd4:	2a00      	cmp	r2, #0
 8011dd6:	dd07      	ble.n	8011de8 <_dtoa_r+0xad0>
 8011dd8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8011ddc:	d0ed      	beq.n	8011dba <_dtoa_r+0xaa2>
 8011dde:	f10a 0301 	add.w	r3, sl, #1
 8011de2:	f88b 3000 	strb.w	r3, [fp]
 8011de6:	e73c      	b.n	8011c62 <_dtoa_r+0x94a>
 8011de8:	9b05      	ldr	r3, [sp, #20]
 8011dea:	f809 ac01 	strb.w	sl, [r9, #-1]
 8011dee:	4599      	cmp	r9, r3
 8011df0:	d047      	beq.n	8011e82 <_dtoa_r+0xb6a>
 8011df2:	ee18 1a10 	vmov	r1, s16
 8011df6:	2300      	movs	r3, #0
 8011df8:	220a      	movs	r2, #10
 8011dfa:	4620      	mov	r0, r4
 8011dfc:	f000 fc72 	bl	80126e4 <__multadd>
 8011e00:	45b8      	cmp	r8, r7
 8011e02:	ee08 0a10 	vmov	s16, r0
 8011e06:	f04f 0300 	mov.w	r3, #0
 8011e0a:	f04f 020a 	mov.w	r2, #10
 8011e0e:	4641      	mov	r1, r8
 8011e10:	4620      	mov	r0, r4
 8011e12:	d106      	bne.n	8011e22 <_dtoa_r+0xb0a>
 8011e14:	f000 fc66 	bl	80126e4 <__multadd>
 8011e18:	4680      	mov	r8, r0
 8011e1a:	4607      	mov	r7, r0
 8011e1c:	f109 0901 	add.w	r9, r9, #1
 8011e20:	e772      	b.n	8011d08 <_dtoa_r+0x9f0>
 8011e22:	f000 fc5f 	bl	80126e4 <__multadd>
 8011e26:	4639      	mov	r1, r7
 8011e28:	4680      	mov	r8, r0
 8011e2a:	2300      	movs	r3, #0
 8011e2c:	220a      	movs	r2, #10
 8011e2e:	4620      	mov	r0, r4
 8011e30:	f000 fc58 	bl	80126e4 <__multadd>
 8011e34:	4607      	mov	r7, r0
 8011e36:	e7f1      	b.n	8011e1c <_dtoa_r+0xb04>
 8011e38:	9b03      	ldr	r3, [sp, #12]
 8011e3a:	9302      	str	r3, [sp, #8]
 8011e3c:	9d01      	ldr	r5, [sp, #4]
 8011e3e:	ee18 0a10 	vmov	r0, s16
 8011e42:	4631      	mov	r1, r6
 8011e44:	f7ff f9dc 	bl	8011200 <quorem>
 8011e48:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8011e4c:	9b01      	ldr	r3, [sp, #4]
 8011e4e:	f805 ab01 	strb.w	sl, [r5], #1
 8011e52:	1aea      	subs	r2, r5, r3
 8011e54:	9b02      	ldr	r3, [sp, #8]
 8011e56:	4293      	cmp	r3, r2
 8011e58:	dd09      	ble.n	8011e6e <_dtoa_r+0xb56>
 8011e5a:	ee18 1a10 	vmov	r1, s16
 8011e5e:	2300      	movs	r3, #0
 8011e60:	220a      	movs	r2, #10
 8011e62:	4620      	mov	r0, r4
 8011e64:	f000 fc3e 	bl	80126e4 <__multadd>
 8011e68:	ee08 0a10 	vmov	s16, r0
 8011e6c:	e7e7      	b.n	8011e3e <_dtoa_r+0xb26>
 8011e6e:	9b02      	ldr	r3, [sp, #8]
 8011e70:	2b00      	cmp	r3, #0
 8011e72:	bfc8      	it	gt
 8011e74:	461d      	movgt	r5, r3
 8011e76:	9b01      	ldr	r3, [sp, #4]
 8011e78:	bfd8      	it	le
 8011e7a:	2501      	movle	r5, #1
 8011e7c:	441d      	add	r5, r3
 8011e7e:	f04f 0800 	mov.w	r8, #0
 8011e82:	ee18 1a10 	vmov	r1, s16
 8011e86:	2201      	movs	r2, #1
 8011e88:	4620      	mov	r0, r4
 8011e8a:	f000 fe25 	bl	8012ad8 <__lshift>
 8011e8e:	4631      	mov	r1, r6
 8011e90:	ee08 0a10 	vmov	s16, r0
 8011e94:	f000 fe90 	bl	8012bb8 <__mcmp>
 8011e98:	2800      	cmp	r0, #0
 8011e9a:	dc91      	bgt.n	8011dc0 <_dtoa_r+0xaa8>
 8011e9c:	d102      	bne.n	8011ea4 <_dtoa_r+0xb8c>
 8011e9e:	f01a 0f01 	tst.w	sl, #1
 8011ea2:	d18d      	bne.n	8011dc0 <_dtoa_r+0xaa8>
 8011ea4:	462b      	mov	r3, r5
 8011ea6:	461d      	mov	r5, r3
 8011ea8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011eac:	2a30      	cmp	r2, #48	; 0x30
 8011eae:	d0fa      	beq.n	8011ea6 <_dtoa_r+0xb8e>
 8011eb0:	e6d7      	b.n	8011c62 <_dtoa_r+0x94a>
 8011eb2:	9a01      	ldr	r2, [sp, #4]
 8011eb4:	429a      	cmp	r2, r3
 8011eb6:	d184      	bne.n	8011dc2 <_dtoa_r+0xaaa>
 8011eb8:	9b00      	ldr	r3, [sp, #0]
 8011eba:	3301      	adds	r3, #1
 8011ebc:	9300      	str	r3, [sp, #0]
 8011ebe:	2331      	movs	r3, #49	; 0x31
 8011ec0:	7013      	strb	r3, [r2, #0]
 8011ec2:	e6ce      	b.n	8011c62 <_dtoa_r+0x94a>
 8011ec4:	4b09      	ldr	r3, [pc, #36]	; (8011eec <_dtoa_r+0xbd4>)
 8011ec6:	f7ff ba95 	b.w	80113f4 <_dtoa_r+0xdc>
 8011eca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011ecc:	2b00      	cmp	r3, #0
 8011ece:	f47f aa6e 	bne.w	80113ae <_dtoa_r+0x96>
 8011ed2:	4b07      	ldr	r3, [pc, #28]	; (8011ef0 <_dtoa_r+0xbd8>)
 8011ed4:	f7ff ba8e 	b.w	80113f4 <_dtoa_r+0xdc>
 8011ed8:	9b02      	ldr	r3, [sp, #8]
 8011eda:	2b00      	cmp	r3, #0
 8011edc:	dcae      	bgt.n	8011e3c <_dtoa_r+0xb24>
 8011ede:	9b06      	ldr	r3, [sp, #24]
 8011ee0:	2b02      	cmp	r3, #2
 8011ee2:	f73f aea8 	bgt.w	8011c36 <_dtoa_r+0x91e>
 8011ee6:	e7a9      	b.n	8011e3c <_dtoa_r+0xb24>
 8011ee8:	0801583f 	.word	0x0801583f
 8011eec:	0801574c 	.word	0x0801574c
 8011ef0:	080157c0 	.word	0x080157c0

08011ef4 <rshift>:
 8011ef4:	6903      	ldr	r3, [r0, #16]
 8011ef6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8011efa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011efe:	ea4f 1261 	mov.w	r2, r1, asr #5
 8011f02:	f100 0414 	add.w	r4, r0, #20
 8011f06:	dd45      	ble.n	8011f94 <rshift+0xa0>
 8011f08:	f011 011f 	ands.w	r1, r1, #31
 8011f0c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8011f10:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8011f14:	d10c      	bne.n	8011f30 <rshift+0x3c>
 8011f16:	f100 0710 	add.w	r7, r0, #16
 8011f1a:	4629      	mov	r1, r5
 8011f1c:	42b1      	cmp	r1, r6
 8011f1e:	d334      	bcc.n	8011f8a <rshift+0x96>
 8011f20:	1a9b      	subs	r3, r3, r2
 8011f22:	009b      	lsls	r3, r3, #2
 8011f24:	1eea      	subs	r2, r5, #3
 8011f26:	4296      	cmp	r6, r2
 8011f28:	bf38      	it	cc
 8011f2a:	2300      	movcc	r3, #0
 8011f2c:	4423      	add	r3, r4
 8011f2e:	e015      	b.n	8011f5c <rshift+0x68>
 8011f30:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8011f34:	f1c1 0820 	rsb	r8, r1, #32
 8011f38:	40cf      	lsrs	r7, r1
 8011f3a:	f105 0e04 	add.w	lr, r5, #4
 8011f3e:	46a1      	mov	r9, r4
 8011f40:	4576      	cmp	r6, lr
 8011f42:	46f4      	mov	ip, lr
 8011f44:	d815      	bhi.n	8011f72 <rshift+0x7e>
 8011f46:	1a9a      	subs	r2, r3, r2
 8011f48:	0092      	lsls	r2, r2, #2
 8011f4a:	3a04      	subs	r2, #4
 8011f4c:	3501      	adds	r5, #1
 8011f4e:	42ae      	cmp	r6, r5
 8011f50:	bf38      	it	cc
 8011f52:	2200      	movcc	r2, #0
 8011f54:	18a3      	adds	r3, r4, r2
 8011f56:	50a7      	str	r7, [r4, r2]
 8011f58:	b107      	cbz	r7, 8011f5c <rshift+0x68>
 8011f5a:	3304      	adds	r3, #4
 8011f5c:	1b1a      	subs	r2, r3, r4
 8011f5e:	42a3      	cmp	r3, r4
 8011f60:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8011f64:	bf08      	it	eq
 8011f66:	2300      	moveq	r3, #0
 8011f68:	6102      	str	r2, [r0, #16]
 8011f6a:	bf08      	it	eq
 8011f6c:	6143      	streq	r3, [r0, #20]
 8011f6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011f72:	f8dc c000 	ldr.w	ip, [ip]
 8011f76:	fa0c fc08 	lsl.w	ip, ip, r8
 8011f7a:	ea4c 0707 	orr.w	r7, ip, r7
 8011f7e:	f849 7b04 	str.w	r7, [r9], #4
 8011f82:	f85e 7b04 	ldr.w	r7, [lr], #4
 8011f86:	40cf      	lsrs	r7, r1
 8011f88:	e7da      	b.n	8011f40 <rshift+0x4c>
 8011f8a:	f851 cb04 	ldr.w	ip, [r1], #4
 8011f8e:	f847 cf04 	str.w	ip, [r7, #4]!
 8011f92:	e7c3      	b.n	8011f1c <rshift+0x28>
 8011f94:	4623      	mov	r3, r4
 8011f96:	e7e1      	b.n	8011f5c <rshift+0x68>

08011f98 <__hexdig_fun>:
 8011f98:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8011f9c:	2b09      	cmp	r3, #9
 8011f9e:	d802      	bhi.n	8011fa6 <__hexdig_fun+0xe>
 8011fa0:	3820      	subs	r0, #32
 8011fa2:	b2c0      	uxtb	r0, r0
 8011fa4:	4770      	bx	lr
 8011fa6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8011faa:	2b05      	cmp	r3, #5
 8011fac:	d801      	bhi.n	8011fb2 <__hexdig_fun+0x1a>
 8011fae:	3847      	subs	r0, #71	; 0x47
 8011fb0:	e7f7      	b.n	8011fa2 <__hexdig_fun+0xa>
 8011fb2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8011fb6:	2b05      	cmp	r3, #5
 8011fb8:	d801      	bhi.n	8011fbe <__hexdig_fun+0x26>
 8011fba:	3827      	subs	r0, #39	; 0x27
 8011fbc:	e7f1      	b.n	8011fa2 <__hexdig_fun+0xa>
 8011fbe:	2000      	movs	r0, #0
 8011fc0:	4770      	bx	lr
	...

08011fc4 <__gethex>:
 8011fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011fc8:	ed2d 8b02 	vpush	{d8}
 8011fcc:	b089      	sub	sp, #36	; 0x24
 8011fce:	ee08 0a10 	vmov	s16, r0
 8011fd2:	9304      	str	r3, [sp, #16]
 8011fd4:	4bb4      	ldr	r3, [pc, #720]	; (80122a8 <__gethex+0x2e4>)
 8011fd6:	681b      	ldr	r3, [r3, #0]
 8011fd8:	9301      	str	r3, [sp, #4]
 8011fda:	4618      	mov	r0, r3
 8011fdc:	468b      	mov	fp, r1
 8011fde:	4690      	mov	r8, r2
 8011fe0:	f7ee f8f6 	bl	80001d0 <strlen>
 8011fe4:	9b01      	ldr	r3, [sp, #4]
 8011fe6:	f8db 2000 	ldr.w	r2, [fp]
 8011fea:	4403      	add	r3, r0
 8011fec:	4682      	mov	sl, r0
 8011fee:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8011ff2:	9305      	str	r3, [sp, #20]
 8011ff4:	1c93      	adds	r3, r2, #2
 8011ff6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8011ffa:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8011ffe:	32fe      	adds	r2, #254	; 0xfe
 8012000:	18d1      	adds	r1, r2, r3
 8012002:	461f      	mov	r7, r3
 8012004:	f813 0b01 	ldrb.w	r0, [r3], #1
 8012008:	9100      	str	r1, [sp, #0]
 801200a:	2830      	cmp	r0, #48	; 0x30
 801200c:	d0f8      	beq.n	8012000 <__gethex+0x3c>
 801200e:	f7ff ffc3 	bl	8011f98 <__hexdig_fun>
 8012012:	4604      	mov	r4, r0
 8012014:	2800      	cmp	r0, #0
 8012016:	d13a      	bne.n	801208e <__gethex+0xca>
 8012018:	9901      	ldr	r1, [sp, #4]
 801201a:	4652      	mov	r2, sl
 801201c:	4638      	mov	r0, r7
 801201e:	f7fe f9d0 	bl	80103c2 <strncmp>
 8012022:	4605      	mov	r5, r0
 8012024:	2800      	cmp	r0, #0
 8012026:	d168      	bne.n	80120fa <__gethex+0x136>
 8012028:	f817 000a 	ldrb.w	r0, [r7, sl]
 801202c:	eb07 060a 	add.w	r6, r7, sl
 8012030:	f7ff ffb2 	bl	8011f98 <__hexdig_fun>
 8012034:	2800      	cmp	r0, #0
 8012036:	d062      	beq.n	80120fe <__gethex+0x13a>
 8012038:	4633      	mov	r3, r6
 801203a:	7818      	ldrb	r0, [r3, #0]
 801203c:	2830      	cmp	r0, #48	; 0x30
 801203e:	461f      	mov	r7, r3
 8012040:	f103 0301 	add.w	r3, r3, #1
 8012044:	d0f9      	beq.n	801203a <__gethex+0x76>
 8012046:	f7ff ffa7 	bl	8011f98 <__hexdig_fun>
 801204a:	2301      	movs	r3, #1
 801204c:	fab0 f480 	clz	r4, r0
 8012050:	0964      	lsrs	r4, r4, #5
 8012052:	4635      	mov	r5, r6
 8012054:	9300      	str	r3, [sp, #0]
 8012056:	463a      	mov	r2, r7
 8012058:	4616      	mov	r6, r2
 801205a:	3201      	adds	r2, #1
 801205c:	7830      	ldrb	r0, [r6, #0]
 801205e:	f7ff ff9b 	bl	8011f98 <__hexdig_fun>
 8012062:	2800      	cmp	r0, #0
 8012064:	d1f8      	bne.n	8012058 <__gethex+0x94>
 8012066:	9901      	ldr	r1, [sp, #4]
 8012068:	4652      	mov	r2, sl
 801206a:	4630      	mov	r0, r6
 801206c:	f7fe f9a9 	bl	80103c2 <strncmp>
 8012070:	b980      	cbnz	r0, 8012094 <__gethex+0xd0>
 8012072:	b94d      	cbnz	r5, 8012088 <__gethex+0xc4>
 8012074:	eb06 050a 	add.w	r5, r6, sl
 8012078:	462a      	mov	r2, r5
 801207a:	4616      	mov	r6, r2
 801207c:	3201      	adds	r2, #1
 801207e:	7830      	ldrb	r0, [r6, #0]
 8012080:	f7ff ff8a 	bl	8011f98 <__hexdig_fun>
 8012084:	2800      	cmp	r0, #0
 8012086:	d1f8      	bne.n	801207a <__gethex+0xb6>
 8012088:	1bad      	subs	r5, r5, r6
 801208a:	00ad      	lsls	r5, r5, #2
 801208c:	e004      	b.n	8012098 <__gethex+0xd4>
 801208e:	2400      	movs	r4, #0
 8012090:	4625      	mov	r5, r4
 8012092:	e7e0      	b.n	8012056 <__gethex+0x92>
 8012094:	2d00      	cmp	r5, #0
 8012096:	d1f7      	bne.n	8012088 <__gethex+0xc4>
 8012098:	7833      	ldrb	r3, [r6, #0]
 801209a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801209e:	2b50      	cmp	r3, #80	; 0x50
 80120a0:	d13b      	bne.n	801211a <__gethex+0x156>
 80120a2:	7873      	ldrb	r3, [r6, #1]
 80120a4:	2b2b      	cmp	r3, #43	; 0x2b
 80120a6:	d02c      	beq.n	8012102 <__gethex+0x13e>
 80120a8:	2b2d      	cmp	r3, #45	; 0x2d
 80120aa:	d02e      	beq.n	801210a <__gethex+0x146>
 80120ac:	1c71      	adds	r1, r6, #1
 80120ae:	f04f 0900 	mov.w	r9, #0
 80120b2:	7808      	ldrb	r0, [r1, #0]
 80120b4:	f7ff ff70 	bl	8011f98 <__hexdig_fun>
 80120b8:	1e43      	subs	r3, r0, #1
 80120ba:	b2db      	uxtb	r3, r3
 80120bc:	2b18      	cmp	r3, #24
 80120be:	d82c      	bhi.n	801211a <__gethex+0x156>
 80120c0:	f1a0 0210 	sub.w	r2, r0, #16
 80120c4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80120c8:	f7ff ff66 	bl	8011f98 <__hexdig_fun>
 80120cc:	1e43      	subs	r3, r0, #1
 80120ce:	b2db      	uxtb	r3, r3
 80120d0:	2b18      	cmp	r3, #24
 80120d2:	d91d      	bls.n	8012110 <__gethex+0x14c>
 80120d4:	f1b9 0f00 	cmp.w	r9, #0
 80120d8:	d000      	beq.n	80120dc <__gethex+0x118>
 80120da:	4252      	negs	r2, r2
 80120dc:	4415      	add	r5, r2
 80120de:	f8cb 1000 	str.w	r1, [fp]
 80120e2:	b1e4      	cbz	r4, 801211e <__gethex+0x15a>
 80120e4:	9b00      	ldr	r3, [sp, #0]
 80120e6:	2b00      	cmp	r3, #0
 80120e8:	bf14      	ite	ne
 80120ea:	2700      	movne	r7, #0
 80120ec:	2706      	moveq	r7, #6
 80120ee:	4638      	mov	r0, r7
 80120f0:	b009      	add	sp, #36	; 0x24
 80120f2:	ecbd 8b02 	vpop	{d8}
 80120f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80120fa:	463e      	mov	r6, r7
 80120fc:	4625      	mov	r5, r4
 80120fe:	2401      	movs	r4, #1
 8012100:	e7ca      	b.n	8012098 <__gethex+0xd4>
 8012102:	f04f 0900 	mov.w	r9, #0
 8012106:	1cb1      	adds	r1, r6, #2
 8012108:	e7d3      	b.n	80120b2 <__gethex+0xee>
 801210a:	f04f 0901 	mov.w	r9, #1
 801210e:	e7fa      	b.n	8012106 <__gethex+0x142>
 8012110:	230a      	movs	r3, #10
 8012112:	fb03 0202 	mla	r2, r3, r2, r0
 8012116:	3a10      	subs	r2, #16
 8012118:	e7d4      	b.n	80120c4 <__gethex+0x100>
 801211a:	4631      	mov	r1, r6
 801211c:	e7df      	b.n	80120de <__gethex+0x11a>
 801211e:	1bf3      	subs	r3, r6, r7
 8012120:	3b01      	subs	r3, #1
 8012122:	4621      	mov	r1, r4
 8012124:	2b07      	cmp	r3, #7
 8012126:	dc0b      	bgt.n	8012140 <__gethex+0x17c>
 8012128:	ee18 0a10 	vmov	r0, s16
 801212c:	f000 fa78 	bl	8012620 <_Balloc>
 8012130:	4604      	mov	r4, r0
 8012132:	b940      	cbnz	r0, 8012146 <__gethex+0x182>
 8012134:	4b5d      	ldr	r3, [pc, #372]	; (80122ac <__gethex+0x2e8>)
 8012136:	4602      	mov	r2, r0
 8012138:	21de      	movs	r1, #222	; 0xde
 801213a:	485d      	ldr	r0, [pc, #372]	; (80122b0 <__gethex+0x2ec>)
 801213c:	f001 f8f6 	bl	801332c <__assert_func>
 8012140:	3101      	adds	r1, #1
 8012142:	105b      	asrs	r3, r3, #1
 8012144:	e7ee      	b.n	8012124 <__gethex+0x160>
 8012146:	f100 0914 	add.w	r9, r0, #20
 801214a:	f04f 0b00 	mov.w	fp, #0
 801214e:	f1ca 0301 	rsb	r3, sl, #1
 8012152:	f8cd 9008 	str.w	r9, [sp, #8]
 8012156:	f8cd b000 	str.w	fp, [sp]
 801215a:	9306      	str	r3, [sp, #24]
 801215c:	42b7      	cmp	r7, r6
 801215e:	d340      	bcc.n	80121e2 <__gethex+0x21e>
 8012160:	9802      	ldr	r0, [sp, #8]
 8012162:	9b00      	ldr	r3, [sp, #0]
 8012164:	f840 3b04 	str.w	r3, [r0], #4
 8012168:	eba0 0009 	sub.w	r0, r0, r9
 801216c:	1080      	asrs	r0, r0, #2
 801216e:	0146      	lsls	r6, r0, #5
 8012170:	6120      	str	r0, [r4, #16]
 8012172:	4618      	mov	r0, r3
 8012174:	f000 fb46 	bl	8012804 <__hi0bits>
 8012178:	1a30      	subs	r0, r6, r0
 801217a:	f8d8 6000 	ldr.w	r6, [r8]
 801217e:	42b0      	cmp	r0, r6
 8012180:	dd63      	ble.n	801224a <__gethex+0x286>
 8012182:	1b87      	subs	r7, r0, r6
 8012184:	4639      	mov	r1, r7
 8012186:	4620      	mov	r0, r4
 8012188:	f000 feea 	bl	8012f60 <__any_on>
 801218c:	4682      	mov	sl, r0
 801218e:	b1a8      	cbz	r0, 80121bc <__gethex+0x1f8>
 8012190:	1e7b      	subs	r3, r7, #1
 8012192:	1159      	asrs	r1, r3, #5
 8012194:	f003 021f 	and.w	r2, r3, #31
 8012198:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801219c:	f04f 0a01 	mov.w	sl, #1
 80121a0:	fa0a f202 	lsl.w	r2, sl, r2
 80121a4:	420a      	tst	r2, r1
 80121a6:	d009      	beq.n	80121bc <__gethex+0x1f8>
 80121a8:	4553      	cmp	r3, sl
 80121aa:	dd05      	ble.n	80121b8 <__gethex+0x1f4>
 80121ac:	1eb9      	subs	r1, r7, #2
 80121ae:	4620      	mov	r0, r4
 80121b0:	f000 fed6 	bl	8012f60 <__any_on>
 80121b4:	2800      	cmp	r0, #0
 80121b6:	d145      	bne.n	8012244 <__gethex+0x280>
 80121b8:	f04f 0a02 	mov.w	sl, #2
 80121bc:	4639      	mov	r1, r7
 80121be:	4620      	mov	r0, r4
 80121c0:	f7ff fe98 	bl	8011ef4 <rshift>
 80121c4:	443d      	add	r5, r7
 80121c6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80121ca:	42ab      	cmp	r3, r5
 80121cc:	da4c      	bge.n	8012268 <__gethex+0x2a4>
 80121ce:	ee18 0a10 	vmov	r0, s16
 80121d2:	4621      	mov	r1, r4
 80121d4:	f000 fa64 	bl	80126a0 <_Bfree>
 80121d8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80121da:	2300      	movs	r3, #0
 80121dc:	6013      	str	r3, [r2, #0]
 80121de:	27a3      	movs	r7, #163	; 0xa3
 80121e0:	e785      	b.n	80120ee <__gethex+0x12a>
 80121e2:	1e73      	subs	r3, r6, #1
 80121e4:	9a05      	ldr	r2, [sp, #20]
 80121e6:	9303      	str	r3, [sp, #12]
 80121e8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80121ec:	4293      	cmp	r3, r2
 80121ee:	d019      	beq.n	8012224 <__gethex+0x260>
 80121f0:	f1bb 0f20 	cmp.w	fp, #32
 80121f4:	d107      	bne.n	8012206 <__gethex+0x242>
 80121f6:	9b02      	ldr	r3, [sp, #8]
 80121f8:	9a00      	ldr	r2, [sp, #0]
 80121fa:	f843 2b04 	str.w	r2, [r3], #4
 80121fe:	9302      	str	r3, [sp, #8]
 8012200:	2300      	movs	r3, #0
 8012202:	9300      	str	r3, [sp, #0]
 8012204:	469b      	mov	fp, r3
 8012206:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801220a:	f7ff fec5 	bl	8011f98 <__hexdig_fun>
 801220e:	9b00      	ldr	r3, [sp, #0]
 8012210:	f000 000f 	and.w	r0, r0, #15
 8012214:	fa00 f00b 	lsl.w	r0, r0, fp
 8012218:	4303      	orrs	r3, r0
 801221a:	9300      	str	r3, [sp, #0]
 801221c:	f10b 0b04 	add.w	fp, fp, #4
 8012220:	9b03      	ldr	r3, [sp, #12]
 8012222:	e00d      	b.n	8012240 <__gethex+0x27c>
 8012224:	9b03      	ldr	r3, [sp, #12]
 8012226:	9a06      	ldr	r2, [sp, #24]
 8012228:	4413      	add	r3, r2
 801222a:	42bb      	cmp	r3, r7
 801222c:	d3e0      	bcc.n	80121f0 <__gethex+0x22c>
 801222e:	4618      	mov	r0, r3
 8012230:	9901      	ldr	r1, [sp, #4]
 8012232:	9307      	str	r3, [sp, #28]
 8012234:	4652      	mov	r2, sl
 8012236:	f7fe f8c4 	bl	80103c2 <strncmp>
 801223a:	9b07      	ldr	r3, [sp, #28]
 801223c:	2800      	cmp	r0, #0
 801223e:	d1d7      	bne.n	80121f0 <__gethex+0x22c>
 8012240:	461e      	mov	r6, r3
 8012242:	e78b      	b.n	801215c <__gethex+0x198>
 8012244:	f04f 0a03 	mov.w	sl, #3
 8012248:	e7b8      	b.n	80121bc <__gethex+0x1f8>
 801224a:	da0a      	bge.n	8012262 <__gethex+0x29e>
 801224c:	1a37      	subs	r7, r6, r0
 801224e:	4621      	mov	r1, r4
 8012250:	ee18 0a10 	vmov	r0, s16
 8012254:	463a      	mov	r2, r7
 8012256:	f000 fc3f 	bl	8012ad8 <__lshift>
 801225a:	1bed      	subs	r5, r5, r7
 801225c:	4604      	mov	r4, r0
 801225e:	f100 0914 	add.w	r9, r0, #20
 8012262:	f04f 0a00 	mov.w	sl, #0
 8012266:	e7ae      	b.n	80121c6 <__gethex+0x202>
 8012268:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801226c:	42a8      	cmp	r0, r5
 801226e:	dd72      	ble.n	8012356 <__gethex+0x392>
 8012270:	1b45      	subs	r5, r0, r5
 8012272:	42ae      	cmp	r6, r5
 8012274:	dc36      	bgt.n	80122e4 <__gethex+0x320>
 8012276:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801227a:	2b02      	cmp	r3, #2
 801227c:	d02a      	beq.n	80122d4 <__gethex+0x310>
 801227e:	2b03      	cmp	r3, #3
 8012280:	d02c      	beq.n	80122dc <__gethex+0x318>
 8012282:	2b01      	cmp	r3, #1
 8012284:	d11c      	bne.n	80122c0 <__gethex+0x2fc>
 8012286:	42ae      	cmp	r6, r5
 8012288:	d11a      	bne.n	80122c0 <__gethex+0x2fc>
 801228a:	2e01      	cmp	r6, #1
 801228c:	d112      	bne.n	80122b4 <__gethex+0x2f0>
 801228e:	9a04      	ldr	r2, [sp, #16]
 8012290:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8012294:	6013      	str	r3, [r2, #0]
 8012296:	2301      	movs	r3, #1
 8012298:	6123      	str	r3, [r4, #16]
 801229a:	f8c9 3000 	str.w	r3, [r9]
 801229e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80122a0:	2762      	movs	r7, #98	; 0x62
 80122a2:	601c      	str	r4, [r3, #0]
 80122a4:	e723      	b.n	80120ee <__gethex+0x12a>
 80122a6:	bf00      	nop
 80122a8:	080158b8 	.word	0x080158b8
 80122ac:	0801583f 	.word	0x0801583f
 80122b0:	08015850 	.word	0x08015850
 80122b4:	1e71      	subs	r1, r6, #1
 80122b6:	4620      	mov	r0, r4
 80122b8:	f000 fe52 	bl	8012f60 <__any_on>
 80122bc:	2800      	cmp	r0, #0
 80122be:	d1e6      	bne.n	801228e <__gethex+0x2ca>
 80122c0:	ee18 0a10 	vmov	r0, s16
 80122c4:	4621      	mov	r1, r4
 80122c6:	f000 f9eb 	bl	80126a0 <_Bfree>
 80122ca:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80122cc:	2300      	movs	r3, #0
 80122ce:	6013      	str	r3, [r2, #0]
 80122d0:	2750      	movs	r7, #80	; 0x50
 80122d2:	e70c      	b.n	80120ee <__gethex+0x12a>
 80122d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80122d6:	2b00      	cmp	r3, #0
 80122d8:	d1f2      	bne.n	80122c0 <__gethex+0x2fc>
 80122da:	e7d8      	b.n	801228e <__gethex+0x2ca>
 80122dc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80122de:	2b00      	cmp	r3, #0
 80122e0:	d1d5      	bne.n	801228e <__gethex+0x2ca>
 80122e2:	e7ed      	b.n	80122c0 <__gethex+0x2fc>
 80122e4:	1e6f      	subs	r7, r5, #1
 80122e6:	f1ba 0f00 	cmp.w	sl, #0
 80122ea:	d131      	bne.n	8012350 <__gethex+0x38c>
 80122ec:	b127      	cbz	r7, 80122f8 <__gethex+0x334>
 80122ee:	4639      	mov	r1, r7
 80122f0:	4620      	mov	r0, r4
 80122f2:	f000 fe35 	bl	8012f60 <__any_on>
 80122f6:	4682      	mov	sl, r0
 80122f8:	117b      	asrs	r3, r7, #5
 80122fa:	2101      	movs	r1, #1
 80122fc:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8012300:	f007 071f 	and.w	r7, r7, #31
 8012304:	fa01 f707 	lsl.w	r7, r1, r7
 8012308:	421f      	tst	r7, r3
 801230a:	4629      	mov	r1, r5
 801230c:	4620      	mov	r0, r4
 801230e:	bf18      	it	ne
 8012310:	f04a 0a02 	orrne.w	sl, sl, #2
 8012314:	1b76      	subs	r6, r6, r5
 8012316:	f7ff fded 	bl	8011ef4 <rshift>
 801231a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801231e:	2702      	movs	r7, #2
 8012320:	f1ba 0f00 	cmp.w	sl, #0
 8012324:	d048      	beq.n	80123b8 <__gethex+0x3f4>
 8012326:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801232a:	2b02      	cmp	r3, #2
 801232c:	d015      	beq.n	801235a <__gethex+0x396>
 801232e:	2b03      	cmp	r3, #3
 8012330:	d017      	beq.n	8012362 <__gethex+0x39e>
 8012332:	2b01      	cmp	r3, #1
 8012334:	d109      	bne.n	801234a <__gethex+0x386>
 8012336:	f01a 0f02 	tst.w	sl, #2
 801233a:	d006      	beq.n	801234a <__gethex+0x386>
 801233c:	f8d9 0000 	ldr.w	r0, [r9]
 8012340:	ea4a 0a00 	orr.w	sl, sl, r0
 8012344:	f01a 0f01 	tst.w	sl, #1
 8012348:	d10e      	bne.n	8012368 <__gethex+0x3a4>
 801234a:	f047 0710 	orr.w	r7, r7, #16
 801234e:	e033      	b.n	80123b8 <__gethex+0x3f4>
 8012350:	f04f 0a01 	mov.w	sl, #1
 8012354:	e7d0      	b.n	80122f8 <__gethex+0x334>
 8012356:	2701      	movs	r7, #1
 8012358:	e7e2      	b.n	8012320 <__gethex+0x35c>
 801235a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801235c:	f1c3 0301 	rsb	r3, r3, #1
 8012360:	9315      	str	r3, [sp, #84]	; 0x54
 8012362:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012364:	2b00      	cmp	r3, #0
 8012366:	d0f0      	beq.n	801234a <__gethex+0x386>
 8012368:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801236c:	f104 0314 	add.w	r3, r4, #20
 8012370:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8012374:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8012378:	f04f 0c00 	mov.w	ip, #0
 801237c:	4618      	mov	r0, r3
 801237e:	f853 2b04 	ldr.w	r2, [r3], #4
 8012382:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8012386:	d01c      	beq.n	80123c2 <__gethex+0x3fe>
 8012388:	3201      	adds	r2, #1
 801238a:	6002      	str	r2, [r0, #0]
 801238c:	2f02      	cmp	r7, #2
 801238e:	f104 0314 	add.w	r3, r4, #20
 8012392:	d13f      	bne.n	8012414 <__gethex+0x450>
 8012394:	f8d8 2000 	ldr.w	r2, [r8]
 8012398:	3a01      	subs	r2, #1
 801239a:	42b2      	cmp	r2, r6
 801239c:	d10a      	bne.n	80123b4 <__gethex+0x3f0>
 801239e:	1171      	asrs	r1, r6, #5
 80123a0:	2201      	movs	r2, #1
 80123a2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80123a6:	f006 061f 	and.w	r6, r6, #31
 80123aa:	fa02 f606 	lsl.w	r6, r2, r6
 80123ae:	421e      	tst	r6, r3
 80123b0:	bf18      	it	ne
 80123b2:	4617      	movne	r7, r2
 80123b4:	f047 0720 	orr.w	r7, r7, #32
 80123b8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80123ba:	601c      	str	r4, [r3, #0]
 80123bc:	9b04      	ldr	r3, [sp, #16]
 80123be:	601d      	str	r5, [r3, #0]
 80123c0:	e695      	b.n	80120ee <__gethex+0x12a>
 80123c2:	4299      	cmp	r1, r3
 80123c4:	f843 cc04 	str.w	ip, [r3, #-4]
 80123c8:	d8d8      	bhi.n	801237c <__gethex+0x3b8>
 80123ca:	68a3      	ldr	r3, [r4, #8]
 80123cc:	459b      	cmp	fp, r3
 80123ce:	db19      	blt.n	8012404 <__gethex+0x440>
 80123d0:	6861      	ldr	r1, [r4, #4]
 80123d2:	ee18 0a10 	vmov	r0, s16
 80123d6:	3101      	adds	r1, #1
 80123d8:	f000 f922 	bl	8012620 <_Balloc>
 80123dc:	4681      	mov	r9, r0
 80123de:	b918      	cbnz	r0, 80123e8 <__gethex+0x424>
 80123e0:	4b1a      	ldr	r3, [pc, #104]	; (801244c <__gethex+0x488>)
 80123e2:	4602      	mov	r2, r0
 80123e4:	2184      	movs	r1, #132	; 0x84
 80123e6:	e6a8      	b.n	801213a <__gethex+0x176>
 80123e8:	6922      	ldr	r2, [r4, #16]
 80123ea:	3202      	adds	r2, #2
 80123ec:	f104 010c 	add.w	r1, r4, #12
 80123f0:	0092      	lsls	r2, r2, #2
 80123f2:	300c      	adds	r0, #12
 80123f4:	f7fd fa32 	bl	800f85c <memcpy>
 80123f8:	4621      	mov	r1, r4
 80123fa:	ee18 0a10 	vmov	r0, s16
 80123fe:	f000 f94f 	bl	80126a0 <_Bfree>
 8012402:	464c      	mov	r4, r9
 8012404:	6923      	ldr	r3, [r4, #16]
 8012406:	1c5a      	adds	r2, r3, #1
 8012408:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801240c:	6122      	str	r2, [r4, #16]
 801240e:	2201      	movs	r2, #1
 8012410:	615a      	str	r2, [r3, #20]
 8012412:	e7bb      	b.n	801238c <__gethex+0x3c8>
 8012414:	6922      	ldr	r2, [r4, #16]
 8012416:	455a      	cmp	r2, fp
 8012418:	dd0b      	ble.n	8012432 <__gethex+0x46e>
 801241a:	2101      	movs	r1, #1
 801241c:	4620      	mov	r0, r4
 801241e:	f7ff fd69 	bl	8011ef4 <rshift>
 8012422:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8012426:	3501      	adds	r5, #1
 8012428:	42ab      	cmp	r3, r5
 801242a:	f6ff aed0 	blt.w	80121ce <__gethex+0x20a>
 801242e:	2701      	movs	r7, #1
 8012430:	e7c0      	b.n	80123b4 <__gethex+0x3f0>
 8012432:	f016 061f 	ands.w	r6, r6, #31
 8012436:	d0fa      	beq.n	801242e <__gethex+0x46a>
 8012438:	4453      	add	r3, sl
 801243a:	f1c6 0620 	rsb	r6, r6, #32
 801243e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8012442:	f000 f9df 	bl	8012804 <__hi0bits>
 8012446:	42b0      	cmp	r0, r6
 8012448:	dbe7      	blt.n	801241a <__gethex+0x456>
 801244a:	e7f0      	b.n	801242e <__gethex+0x46a>
 801244c:	0801583f 	.word	0x0801583f

08012450 <L_shift>:
 8012450:	f1c2 0208 	rsb	r2, r2, #8
 8012454:	0092      	lsls	r2, r2, #2
 8012456:	b570      	push	{r4, r5, r6, lr}
 8012458:	f1c2 0620 	rsb	r6, r2, #32
 801245c:	6843      	ldr	r3, [r0, #4]
 801245e:	6804      	ldr	r4, [r0, #0]
 8012460:	fa03 f506 	lsl.w	r5, r3, r6
 8012464:	432c      	orrs	r4, r5
 8012466:	40d3      	lsrs	r3, r2
 8012468:	6004      	str	r4, [r0, #0]
 801246a:	f840 3f04 	str.w	r3, [r0, #4]!
 801246e:	4288      	cmp	r0, r1
 8012470:	d3f4      	bcc.n	801245c <L_shift+0xc>
 8012472:	bd70      	pop	{r4, r5, r6, pc}

08012474 <__match>:
 8012474:	b530      	push	{r4, r5, lr}
 8012476:	6803      	ldr	r3, [r0, #0]
 8012478:	3301      	adds	r3, #1
 801247a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801247e:	b914      	cbnz	r4, 8012486 <__match+0x12>
 8012480:	6003      	str	r3, [r0, #0]
 8012482:	2001      	movs	r0, #1
 8012484:	bd30      	pop	{r4, r5, pc}
 8012486:	f813 2b01 	ldrb.w	r2, [r3], #1
 801248a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801248e:	2d19      	cmp	r5, #25
 8012490:	bf98      	it	ls
 8012492:	3220      	addls	r2, #32
 8012494:	42a2      	cmp	r2, r4
 8012496:	d0f0      	beq.n	801247a <__match+0x6>
 8012498:	2000      	movs	r0, #0
 801249a:	e7f3      	b.n	8012484 <__match+0x10>

0801249c <__hexnan>:
 801249c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124a0:	680b      	ldr	r3, [r1, #0]
 80124a2:	115e      	asrs	r6, r3, #5
 80124a4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80124a8:	f013 031f 	ands.w	r3, r3, #31
 80124ac:	b087      	sub	sp, #28
 80124ae:	bf18      	it	ne
 80124b0:	3604      	addne	r6, #4
 80124b2:	2500      	movs	r5, #0
 80124b4:	1f37      	subs	r7, r6, #4
 80124b6:	4690      	mov	r8, r2
 80124b8:	6802      	ldr	r2, [r0, #0]
 80124ba:	9301      	str	r3, [sp, #4]
 80124bc:	4682      	mov	sl, r0
 80124be:	f846 5c04 	str.w	r5, [r6, #-4]
 80124c2:	46b9      	mov	r9, r7
 80124c4:	463c      	mov	r4, r7
 80124c6:	9502      	str	r5, [sp, #8]
 80124c8:	46ab      	mov	fp, r5
 80124ca:	7851      	ldrb	r1, [r2, #1]
 80124cc:	1c53      	adds	r3, r2, #1
 80124ce:	9303      	str	r3, [sp, #12]
 80124d0:	b341      	cbz	r1, 8012524 <__hexnan+0x88>
 80124d2:	4608      	mov	r0, r1
 80124d4:	9205      	str	r2, [sp, #20]
 80124d6:	9104      	str	r1, [sp, #16]
 80124d8:	f7ff fd5e 	bl	8011f98 <__hexdig_fun>
 80124dc:	2800      	cmp	r0, #0
 80124de:	d14f      	bne.n	8012580 <__hexnan+0xe4>
 80124e0:	9904      	ldr	r1, [sp, #16]
 80124e2:	9a05      	ldr	r2, [sp, #20]
 80124e4:	2920      	cmp	r1, #32
 80124e6:	d818      	bhi.n	801251a <__hexnan+0x7e>
 80124e8:	9b02      	ldr	r3, [sp, #8]
 80124ea:	459b      	cmp	fp, r3
 80124ec:	dd13      	ble.n	8012516 <__hexnan+0x7a>
 80124ee:	454c      	cmp	r4, r9
 80124f0:	d206      	bcs.n	8012500 <__hexnan+0x64>
 80124f2:	2d07      	cmp	r5, #7
 80124f4:	dc04      	bgt.n	8012500 <__hexnan+0x64>
 80124f6:	462a      	mov	r2, r5
 80124f8:	4649      	mov	r1, r9
 80124fa:	4620      	mov	r0, r4
 80124fc:	f7ff ffa8 	bl	8012450 <L_shift>
 8012500:	4544      	cmp	r4, r8
 8012502:	d950      	bls.n	80125a6 <__hexnan+0x10a>
 8012504:	2300      	movs	r3, #0
 8012506:	f1a4 0904 	sub.w	r9, r4, #4
 801250a:	f844 3c04 	str.w	r3, [r4, #-4]
 801250e:	f8cd b008 	str.w	fp, [sp, #8]
 8012512:	464c      	mov	r4, r9
 8012514:	461d      	mov	r5, r3
 8012516:	9a03      	ldr	r2, [sp, #12]
 8012518:	e7d7      	b.n	80124ca <__hexnan+0x2e>
 801251a:	2929      	cmp	r1, #41	; 0x29
 801251c:	d156      	bne.n	80125cc <__hexnan+0x130>
 801251e:	3202      	adds	r2, #2
 8012520:	f8ca 2000 	str.w	r2, [sl]
 8012524:	f1bb 0f00 	cmp.w	fp, #0
 8012528:	d050      	beq.n	80125cc <__hexnan+0x130>
 801252a:	454c      	cmp	r4, r9
 801252c:	d206      	bcs.n	801253c <__hexnan+0xa0>
 801252e:	2d07      	cmp	r5, #7
 8012530:	dc04      	bgt.n	801253c <__hexnan+0xa0>
 8012532:	462a      	mov	r2, r5
 8012534:	4649      	mov	r1, r9
 8012536:	4620      	mov	r0, r4
 8012538:	f7ff ff8a 	bl	8012450 <L_shift>
 801253c:	4544      	cmp	r4, r8
 801253e:	d934      	bls.n	80125aa <__hexnan+0x10e>
 8012540:	f1a8 0204 	sub.w	r2, r8, #4
 8012544:	4623      	mov	r3, r4
 8012546:	f853 1b04 	ldr.w	r1, [r3], #4
 801254a:	f842 1f04 	str.w	r1, [r2, #4]!
 801254e:	429f      	cmp	r7, r3
 8012550:	d2f9      	bcs.n	8012546 <__hexnan+0xaa>
 8012552:	1b3b      	subs	r3, r7, r4
 8012554:	f023 0303 	bic.w	r3, r3, #3
 8012558:	3304      	adds	r3, #4
 801255a:	3401      	adds	r4, #1
 801255c:	3e03      	subs	r6, #3
 801255e:	42b4      	cmp	r4, r6
 8012560:	bf88      	it	hi
 8012562:	2304      	movhi	r3, #4
 8012564:	4443      	add	r3, r8
 8012566:	2200      	movs	r2, #0
 8012568:	f843 2b04 	str.w	r2, [r3], #4
 801256c:	429f      	cmp	r7, r3
 801256e:	d2fb      	bcs.n	8012568 <__hexnan+0xcc>
 8012570:	683b      	ldr	r3, [r7, #0]
 8012572:	b91b      	cbnz	r3, 801257c <__hexnan+0xe0>
 8012574:	4547      	cmp	r7, r8
 8012576:	d127      	bne.n	80125c8 <__hexnan+0x12c>
 8012578:	2301      	movs	r3, #1
 801257a:	603b      	str	r3, [r7, #0]
 801257c:	2005      	movs	r0, #5
 801257e:	e026      	b.n	80125ce <__hexnan+0x132>
 8012580:	3501      	adds	r5, #1
 8012582:	2d08      	cmp	r5, #8
 8012584:	f10b 0b01 	add.w	fp, fp, #1
 8012588:	dd06      	ble.n	8012598 <__hexnan+0xfc>
 801258a:	4544      	cmp	r4, r8
 801258c:	d9c3      	bls.n	8012516 <__hexnan+0x7a>
 801258e:	2300      	movs	r3, #0
 8012590:	f844 3c04 	str.w	r3, [r4, #-4]
 8012594:	2501      	movs	r5, #1
 8012596:	3c04      	subs	r4, #4
 8012598:	6822      	ldr	r2, [r4, #0]
 801259a:	f000 000f 	and.w	r0, r0, #15
 801259e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80125a2:	6022      	str	r2, [r4, #0]
 80125a4:	e7b7      	b.n	8012516 <__hexnan+0x7a>
 80125a6:	2508      	movs	r5, #8
 80125a8:	e7b5      	b.n	8012516 <__hexnan+0x7a>
 80125aa:	9b01      	ldr	r3, [sp, #4]
 80125ac:	2b00      	cmp	r3, #0
 80125ae:	d0df      	beq.n	8012570 <__hexnan+0xd4>
 80125b0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80125b4:	f1c3 0320 	rsb	r3, r3, #32
 80125b8:	fa22 f303 	lsr.w	r3, r2, r3
 80125bc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80125c0:	401a      	ands	r2, r3
 80125c2:	f846 2c04 	str.w	r2, [r6, #-4]
 80125c6:	e7d3      	b.n	8012570 <__hexnan+0xd4>
 80125c8:	3f04      	subs	r7, #4
 80125ca:	e7d1      	b.n	8012570 <__hexnan+0xd4>
 80125cc:	2004      	movs	r0, #4
 80125ce:	b007      	add	sp, #28
 80125d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080125d4 <_localeconv_r>:
 80125d4:	4800      	ldr	r0, [pc, #0]	; (80125d8 <_localeconv_r+0x4>)
 80125d6:	4770      	bx	lr
 80125d8:	200003b8 	.word	0x200003b8

080125dc <__retarget_lock_init_recursive>:
 80125dc:	4770      	bx	lr

080125de <__retarget_lock_acquire_recursive>:
 80125de:	4770      	bx	lr

080125e0 <__retarget_lock_release_recursive>:
 80125e0:	4770      	bx	lr

080125e2 <__ascii_mbtowc>:
 80125e2:	b082      	sub	sp, #8
 80125e4:	b901      	cbnz	r1, 80125e8 <__ascii_mbtowc+0x6>
 80125e6:	a901      	add	r1, sp, #4
 80125e8:	b142      	cbz	r2, 80125fc <__ascii_mbtowc+0x1a>
 80125ea:	b14b      	cbz	r3, 8012600 <__ascii_mbtowc+0x1e>
 80125ec:	7813      	ldrb	r3, [r2, #0]
 80125ee:	600b      	str	r3, [r1, #0]
 80125f0:	7812      	ldrb	r2, [r2, #0]
 80125f2:	1e10      	subs	r0, r2, #0
 80125f4:	bf18      	it	ne
 80125f6:	2001      	movne	r0, #1
 80125f8:	b002      	add	sp, #8
 80125fa:	4770      	bx	lr
 80125fc:	4610      	mov	r0, r2
 80125fe:	e7fb      	b.n	80125f8 <__ascii_mbtowc+0x16>
 8012600:	f06f 0001 	mvn.w	r0, #1
 8012604:	e7f8      	b.n	80125f8 <__ascii_mbtowc+0x16>
	...

08012608 <__malloc_lock>:
 8012608:	4801      	ldr	r0, [pc, #4]	; (8012610 <__malloc_lock+0x8>)
 801260a:	f7ff bfe8 	b.w	80125de <__retarget_lock_acquire_recursive>
 801260e:	bf00      	nop
 8012610:	2000398c 	.word	0x2000398c

08012614 <__malloc_unlock>:
 8012614:	4801      	ldr	r0, [pc, #4]	; (801261c <__malloc_unlock+0x8>)
 8012616:	f7ff bfe3 	b.w	80125e0 <__retarget_lock_release_recursive>
 801261a:	bf00      	nop
 801261c:	2000398c 	.word	0x2000398c

08012620 <_Balloc>:
 8012620:	b570      	push	{r4, r5, r6, lr}
 8012622:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8012624:	4604      	mov	r4, r0
 8012626:	460d      	mov	r5, r1
 8012628:	b976      	cbnz	r6, 8012648 <_Balloc+0x28>
 801262a:	2010      	movs	r0, #16
 801262c:	f7fd f906 	bl	800f83c <malloc>
 8012630:	4602      	mov	r2, r0
 8012632:	6260      	str	r0, [r4, #36]	; 0x24
 8012634:	b920      	cbnz	r0, 8012640 <_Balloc+0x20>
 8012636:	4b18      	ldr	r3, [pc, #96]	; (8012698 <_Balloc+0x78>)
 8012638:	4818      	ldr	r0, [pc, #96]	; (801269c <_Balloc+0x7c>)
 801263a:	2166      	movs	r1, #102	; 0x66
 801263c:	f000 fe76 	bl	801332c <__assert_func>
 8012640:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012644:	6006      	str	r6, [r0, #0]
 8012646:	60c6      	str	r6, [r0, #12]
 8012648:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801264a:	68f3      	ldr	r3, [r6, #12]
 801264c:	b183      	cbz	r3, 8012670 <_Balloc+0x50>
 801264e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012650:	68db      	ldr	r3, [r3, #12]
 8012652:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8012656:	b9b8      	cbnz	r0, 8012688 <_Balloc+0x68>
 8012658:	2101      	movs	r1, #1
 801265a:	fa01 f605 	lsl.w	r6, r1, r5
 801265e:	1d72      	adds	r2, r6, #5
 8012660:	0092      	lsls	r2, r2, #2
 8012662:	4620      	mov	r0, r4
 8012664:	f7fd f910 	bl	800f888 <_calloc_r>
 8012668:	b160      	cbz	r0, 8012684 <_Balloc+0x64>
 801266a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801266e:	e00e      	b.n	801268e <_Balloc+0x6e>
 8012670:	2221      	movs	r2, #33	; 0x21
 8012672:	2104      	movs	r1, #4
 8012674:	4620      	mov	r0, r4
 8012676:	f7fd f907 	bl	800f888 <_calloc_r>
 801267a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801267c:	60f0      	str	r0, [r6, #12]
 801267e:	68db      	ldr	r3, [r3, #12]
 8012680:	2b00      	cmp	r3, #0
 8012682:	d1e4      	bne.n	801264e <_Balloc+0x2e>
 8012684:	2000      	movs	r0, #0
 8012686:	bd70      	pop	{r4, r5, r6, pc}
 8012688:	6802      	ldr	r2, [r0, #0]
 801268a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801268e:	2300      	movs	r3, #0
 8012690:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012694:	e7f7      	b.n	8012686 <_Balloc+0x66>
 8012696:	bf00      	nop
 8012698:	080157cd 	.word	0x080157cd
 801269c:	080158cc 	.word	0x080158cc

080126a0 <_Bfree>:
 80126a0:	b570      	push	{r4, r5, r6, lr}
 80126a2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80126a4:	4605      	mov	r5, r0
 80126a6:	460c      	mov	r4, r1
 80126a8:	b976      	cbnz	r6, 80126c8 <_Bfree+0x28>
 80126aa:	2010      	movs	r0, #16
 80126ac:	f7fd f8c6 	bl	800f83c <malloc>
 80126b0:	4602      	mov	r2, r0
 80126b2:	6268      	str	r0, [r5, #36]	; 0x24
 80126b4:	b920      	cbnz	r0, 80126c0 <_Bfree+0x20>
 80126b6:	4b09      	ldr	r3, [pc, #36]	; (80126dc <_Bfree+0x3c>)
 80126b8:	4809      	ldr	r0, [pc, #36]	; (80126e0 <_Bfree+0x40>)
 80126ba:	218a      	movs	r1, #138	; 0x8a
 80126bc:	f000 fe36 	bl	801332c <__assert_func>
 80126c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80126c4:	6006      	str	r6, [r0, #0]
 80126c6:	60c6      	str	r6, [r0, #12]
 80126c8:	b13c      	cbz	r4, 80126da <_Bfree+0x3a>
 80126ca:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80126cc:	6862      	ldr	r2, [r4, #4]
 80126ce:	68db      	ldr	r3, [r3, #12]
 80126d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80126d4:	6021      	str	r1, [r4, #0]
 80126d6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80126da:	bd70      	pop	{r4, r5, r6, pc}
 80126dc:	080157cd 	.word	0x080157cd
 80126e0:	080158cc 	.word	0x080158cc

080126e4 <__multadd>:
 80126e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80126e8:	690d      	ldr	r5, [r1, #16]
 80126ea:	4607      	mov	r7, r0
 80126ec:	460c      	mov	r4, r1
 80126ee:	461e      	mov	r6, r3
 80126f0:	f101 0c14 	add.w	ip, r1, #20
 80126f4:	2000      	movs	r0, #0
 80126f6:	f8dc 3000 	ldr.w	r3, [ip]
 80126fa:	b299      	uxth	r1, r3
 80126fc:	fb02 6101 	mla	r1, r2, r1, r6
 8012700:	0c1e      	lsrs	r6, r3, #16
 8012702:	0c0b      	lsrs	r3, r1, #16
 8012704:	fb02 3306 	mla	r3, r2, r6, r3
 8012708:	b289      	uxth	r1, r1
 801270a:	3001      	adds	r0, #1
 801270c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012710:	4285      	cmp	r5, r0
 8012712:	f84c 1b04 	str.w	r1, [ip], #4
 8012716:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801271a:	dcec      	bgt.n	80126f6 <__multadd+0x12>
 801271c:	b30e      	cbz	r6, 8012762 <__multadd+0x7e>
 801271e:	68a3      	ldr	r3, [r4, #8]
 8012720:	42ab      	cmp	r3, r5
 8012722:	dc19      	bgt.n	8012758 <__multadd+0x74>
 8012724:	6861      	ldr	r1, [r4, #4]
 8012726:	4638      	mov	r0, r7
 8012728:	3101      	adds	r1, #1
 801272a:	f7ff ff79 	bl	8012620 <_Balloc>
 801272e:	4680      	mov	r8, r0
 8012730:	b928      	cbnz	r0, 801273e <__multadd+0x5a>
 8012732:	4602      	mov	r2, r0
 8012734:	4b0c      	ldr	r3, [pc, #48]	; (8012768 <__multadd+0x84>)
 8012736:	480d      	ldr	r0, [pc, #52]	; (801276c <__multadd+0x88>)
 8012738:	21b5      	movs	r1, #181	; 0xb5
 801273a:	f000 fdf7 	bl	801332c <__assert_func>
 801273e:	6922      	ldr	r2, [r4, #16]
 8012740:	3202      	adds	r2, #2
 8012742:	f104 010c 	add.w	r1, r4, #12
 8012746:	0092      	lsls	r2, r2, #2
 8012748:	300c      	adds	r0, #12
 801274a:	f7fd f887 	bl	800f85c <memcpy>
 801274e:	4621      	mov	r1, r4
 8012750:	4638      	mov	r0, r7
 8012752:	f7ff ffa5 	bl	80126a0 <_Bfree>
 8012756:	4644      	mov	r4, r8
 8012758:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801275c:	3501      	adds	r5, #1
 801275e:	615e      	str	r6, [r3, #20]
 8012760:	6125      	str	r5, [r4, #16]
 8012762:	4620      	mov	r0, r4
 8012764:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012768:	0801583f 	.word	0x0801583f
 801276c:	080158cc 	.word	0x080158cc

08012770 <__s2b>:
 8012770:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012774:	460c      	mov	r4, r1
 8012776:	4615      	mov	r5, r2
 8012778:	461f      	mov	r7, r3
 801277a:	2209      	movs	r2, #9
 801277c:	3308      	adds	r3, #8
 801277e:	4606      	mov	r6, r0
 8012780:	fb93 f3f2 	sdiv	r3, r3, r2
 8012784:	2100      	movs	r1, #0
 8012786:	2201      	movs	r2, #1
 8012788:	429a      	cmp	r2, r3
 801278a:	db09      	blt.n	80127a0 <__s2b+0x30>
 801278c:	4630      	mov	r0, r6
 801278e:	f7ff ff47 	bl	8012620 <_Balloc>
 8012792:	b940      	cbnz	r0, 80127a6 <__s2b+0x36>
 8012794:	4602      	mov	r2, r0
 8012796:	4b19      	ldr	r3, [pc, #100]	; (80127fc <__s2b+0x8c>)
 8012798:	4819      	ldr	r0, [pc, #100]	; (8012800 <__s2b+0x90>)
 801279a:	21ce      	movs	r1, #206	; 0xce
 801279c:	f000 fdc6 	bl	801332c <__assert_func>
 80127a0:	0052      	lsls	r2, r2, #1
 80127a2:	3101      	adds	r1, #1
 80127a4:	e7f0      	b.n	8012788 <__s2b+0x18>
 80127a6:	9b08      	ldr	r3, [sp, #32]
 80127a8:	6143      	str	r3, [r0, #20]
 80127aa:	2d09      	cmp	r5, #9
 80127ac:	f04f 0301 	mov.w	r3, #1
 80127b0:	6103      	str	r3, [r0, #16]
 80127b2:	dd16      	ble.n	80127e2 <__s2b+0x72>
 80127b4:	f104 0909 	add.w	r9, r4, #9
 80127b8:	46c8      	mov	r8, r9
 80127ba:	442c      	add	r4, r5
 80127bc:	f818 3b01 	ldrb.w	r3, [r8], #1
 80127c0:	4601      	mov	r1, r0
 80127c2:	3b30      	subs	r3, #48	; 0x30
 80127c4:	220a      	movs	r2, #10
 80127c6:	4630      	mov	r0, r6
 80127c8:	f7ff ff8c 	bl	80126e4 <__multadd>
 80127cc:	45a0      	cmp	r8, r4
 80127ce:	d1f5      	bne.n	80127bc <__s2b+0x4c>
 80127d0:	f1a5 0408 	sub.w	r4, r5, #8
 80127d4:	444c      	add	r4, r9
 80127d6:	1b2d      	subs	r5, r5, r4
 80127d8:	1963      	adds	r3, r4, r5
 80127da:	42bb      	cmp	r3, r7
 80127dc:	db04      	blt.n	80127e8 <__s2b+0x78>
 80127de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80127e2:	340a      	adds	r4, #10
 80127e4:	2509      	movs	r5, #9
 80127e6:	e7f6      	b.n	80127d6 <__s2b+0x66>
 80127e8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80127ec:	4601      	mov	r1, r0
 80127ee:	3b30      	subs	r3, #48	; 0x30
 80127f0:	220a      	movs	r2, #10
 80127f2:	4630      	mov	r0, r6
 80127f4:	f7ff ff76 	bl	80126e4 <__multadd>
 80127f8:	e7ee      	b.n	80127d8 <__s2b+0x68>
 80127fa:	bf00      	nop
 80127fc:	0801583f 	.word	0x0801583f
 8012800:	080158cc 	.word	0x080158cc

08012804 <__hi0bits>:
 8012804:	0c03      	lsrs	r3, r0, #16
 8012806:	041b      	lsls	r3, r3, #16
 8012808:	b9d3      	cbnz	r3, 8012840 <__hi0bits+0x3c>
 801280a:	0400      	lsls	r0, r0, #16
 801280c:	2310      	movs	r3, #16
 801280e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8012812:	bf04      	itt	eq
 8012814:	0200      	lsleq	r0, r0, #8
 8012816:	3308      	addeq	r3, #8
 8012818:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801281c:	bf04      	itt	eq
 801281e:	0100      	lsleq	r0, r0, #4
 8012820:	3304      	addeq	r3, #4
 8012822:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8012826:	bf04      	itt	eq
 8012828:	0080      	lsleq	r0, r0, #2
 801282a:	3302      	addeq	r3, #2
 801282c:	2800      	cmp	r0, #0
 801282e:	db05      	blt.n	801283c <__hi0bits+0x38>
 8012830:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8012834:	f103 0301 	add.w	r3, r3, #1
 8012838:	bf08      	it	eq
 801283a:	2320      	moveq	r3, #32
 801283c:	4618      	mov	r0, r3
 801283e:	4770      	bx	lr
 8012840:	2300      	movs	r3, #0
 8012842:	e7e4      	b.n	801280e <__hi0bits+0xa>

08012844 <__lo0bits>:
 8012844:	6803      	ldr	r3, [r0, #0]
 8012846:	f013 0207 	ands.w	r2, r3, #7
 801284a:	4601      	mov	r1, r0
 801284c:	d00b      	beq.n	8012866 <__lo0bits+0x22>
 801284e:	07da      	lsls	r2, r3, #31
 8012850:	d423      	bmi.n	801289a <__lo0bits+0x56>
 8012852:	0798      	lsls	r0, r3, #30
 8012854:	bf49      	itett	mi
 8012856:	085b      	lsrmi	r3, r3, #1
 8012858:	089b      	lsrpl	r3, r3, #2
 801285a:	2001      	movmi	r0, #1
 801285c:	600b      	strmi	r3, [r1, #0]
 801285e:	bf5c      	itt	pl
 8012860:	600b      	strpl	r3, [r1, #0]
 8012862:	2002      	movpl	r0, #2
 8012864:	4770      	bx	lr
 8012866:	b298      	uxth	r0, r3
 8012868:	b9a8      	cbnz	r0, 8012896 <__lo0bits+0x52>
 801286a:	0c1b      	lsrs	r3, r3, #16
 801286c:	2010      	movs	r0, #16
 801286e:	b2da      	uxtb	r2, r3
 8012870:	b90a      	cbnz	r2, 8012876 <__lo0bits+0x32>
 8012872:	3008      	adds	r0, #8
 8012874:	0a1b      	lsrs	r3, r3, #8
 8012876:	071a      	lsls	r2, r3, #28
 8012878:	bf04      	itt	eq
 801287a:	091b      	lsreq	r3, r3, #4
 801287c:	3004      	addeq	r0, #4
 801287e:	079a      	lsls	r2, r3, #30
 8012880:	bf04      	itt	eq
 8012882:	089b      	lsreq	r3, r3, #2
 8012884:	3002      	addeq	r0, #2
 8012886:	07da      	lsls	r2, r3, #31
 8012888:	d403      	bmi.n	8012892 <__lo0bits+0x4e>
 801288a:	085b      	lsrs	r3, r3, #1
 801288c:	f100 0001 	add.w	r0, r0, #1
 8012890:	d005      	beq.n	801289e <__lo0bits+0x5a>
 8012892:	600b      	str	r3, [r1, #0]
 8012894:	4770      	bx	lr
 8012896:	4610      	mov	r0, r2
 8012898:	e7e9      	b.n	801286e <__lo0bits+0x2a>
 801289a:	2000      	movs	r0, #0
 801289c:	4770      	bx	lr
 801289e:	2020      	movs	r0, #32
 80128a0:	4770      	bx	lr
	...

080128a4 <__i2b>:
 80128a4:	b510      	push	{r4, lr}
 80128a6:	460c      	mov	r4, r1
 80128a8:	2101      	movs	r1, #1
 80128aa:	f7ff feb9 	bl	8012620 <_Balloc>
 80128ae:	4602      	mov	r2, r0
 80128b0:	b928      	cbnz	r0, 80128be <__i2b+0x1a>
 80128b2:	4b05      	ldr	r3, [pc, #20]	; (80128c8 <__i2b+0x24>)
 80128b4:	4805      	ldr	r0, [pc, #20]	; (80128cc <__i2b+0x28>)
 80128b6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80128ba:	f000 fd37 	bl	801332c <__assert_func>
 80128be:	2301      	movs	r3, #1
 80128c0:	6144      	str	r4, [r0, #20]
 80128c2:	6103      	str	r3, [r0, #16]
 80128c4:	bd10      	pop	{r4, pc}
 80128c6:	bf00      	nop
 80128c8:	0801583f 	.word	0x0801583f
 80128cc:	080158cc 	.word	0x080158cc

080128d0 <__multiply>:
 80128d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80128d4:	4691      	mov	r9, r2
 80128d6:	690a      	ldr	r2, [r1, #16]
 80128d8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80128dc:	429a      	cmp	r2, r3
 80128de:	bfb8      	it	lt
 80128e0:	460b      	movlt	r3, r1
 80128e2:	460c      	mov	r4, r1
 80128e4:	bfbc      	itt	lt
 80128e6:	464c      	movlt	r4, r9
 80128e8:	4699      	movlt	r9, r3
 80128ea:	6927      	ldr	r7, [r4, #16]
 80128ec:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80128f0:	68a3      	ldr	r3, [r4, #8]
 80128f2:	6861      	ldr	r1, [r4, #4]
 80128f4:	eb07 060a 	add.w	r6, r7, sl
 80128f8:	42b3      	cmp	r3, r6
 80128fa:	b085      	sub	sp, #20
 80128fc:	bfb8      	it	lt
 80128fe:	3101      	addlt	r1, #1
 8012900:	f7ff fe8e 	bl	8012620 <_Balloc>
 8012904:	b930      	cbnz	r0, 8012914 <__multiply+0x44>
 8012906:	4602      	mov	r2, r0
 8012908:	4b44      	ldr	r3, [pc, #272]	; (8012a1c <__multiply+0x14c>)
 801290a:	4845      	ldr	r0, [pc, #276]	; (8012a20 <__multiply+0x150>)
 801290c:	f240 115d 	movw	r1, #349	; 0x15d
 8012910:	f000 fd0c 	bl	801332c <__assert_func>
 8012914:	f100 0514 	add.w	r5, r0, #20
 8012918:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801291c:	462b      	mov	r3, r5
 801291e:	2200      	movs	r2, #0
 8012920:	4543      	cmp	r3, r8
 8012922:	d321      	bcc.n	8012968 <__multiply+0x98>
 8012924:	f104 0314 	add.w	r3, r4, #20
 8012928:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801292c:	f109 0314 	add.w	r3, r9, #20
 8012930:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8012934:	9202      	str	r2, [sp, #8]
 8012936:	1b3a      	subs	r2, r7, r4
 8012938:	3a15      	subs	r2, #21
 801293a:	f022 0203 	bic.w	r2, r2, #3
 801293e:	3204      	adds	r2, #4
 8012940:	f104 0115 	add.w	r1, r4, #21
 8012944:	428f      	cmp	r7, r1
 8012946:	bf38      	it	cc
 8012948:	2204      	movcc	r2, #4
 801294a:	9201      	str	r2, [sp, #4]
 801294c:	9a02      	ldr	r2, [sp, #8]
 801294e:	9303      	str	r3, [sp, #12]
 8012950:	429a      	cmp	r2, r3
 8012952:	d80c      	bhi.n	801296e <__multiply+0x9e>
 8012954:	2e00      	cmp	r6, #0
 8012956:	dd03      	ble.n	8012960 <__multiply+0x90>
 8012958:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801295c:	2b00      	cmp	r3, #0
 801295e:	d05a      	beq.n	8012a16 <__multiply+0x146>
 8012960:	6106      	str	r6, [r0, #16]
 8012962:	b005      	add	sp, #20
 8012964:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012968:	f843 2b04 	str.w	r2, [r3], #4
 801296c:	e7d8      	b.n	8012920 <__multiply+0x50>
 801296e:	f8b3 a000 	ldrh.w	sl, [r3]
 8012972:	f1ba 0f00 	cmp.w	sl, #0
 8012976:	d024      	beq.n	80129c2 <__multiply+0xf2>
 8012978:	f104 0e14 	add.w	lr, r4, #20
 801297c:	46a9      	mov	r9, r5
 801297e:	f04f 0c00 	mov.w	ip, #0
 8012982:	f85e 2b04 	ldr.w	r2, [lr], #4
 8012986:	f8d9 1000 	ldr.w	r1, [r9]
 801298a:	fa1f fb82 	uxth.w	fp, r2
 801298e:	b289      	uxth	r1, r1
 8012990:	fb0a 110b 	mla	r1, sl, fp, r1
 8012994:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8012998:	f8d9 2000 	ldr.w	r2, [r9]
 801299c:	4461      	add	r1, ip
 801299e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80129a2:	fb0a c20b 	mla	r2, sl, fp, ip
 80129a6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80129aa:	b289      	uxth	r1, r1
 80129ac:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80129b0:	4577      	cmp	r7, lr
 80129b2:	f849 1b04 	str.w	r1, [r9], #4
 80129b6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80129ba:	d8e2      	bhi.n	8012982 <__multiply+0xb2>
 80129bc:	9a01      	ldr	r2, [sp, #4]
 80129be:	f845 c002 	str.w	ip, [r5, r2]
 80129c2:	9a03      	ldr	r2, [sp, #12]
 80129c4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80129c8:	3304      	adds	r3, #4
 80129ca:	f1b9 0f00 	cmp.w	r9, #0
 80129ce:	d020      	beq.n	8012a12 <__multiply+0x142>
 80129d0:	6829      	ldr	r1, [r5, #0]
 80129d2:	f104 0c14 	add.w	ip, r4, #20
 80129d6:	46ae      	mov	lr, r5
 80129d8:	f04f 0a00 	mov.w	sl, #0
 80129dc:	f8bc b000 	ldrh.w	fp, [ip]
 80129e0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80129e4:	fb09 220b 	mla	r2, r9, fp, r2
 80129e8:	4492      	add	sl, r2
 80129ea:	b289      	uxth	r1, r1
 80129ec:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80129f0:	f84e 1b04 	str.w	r1, [lr], #4
 80129f4:	f85c 2b04 	ldr.w	r2, [ip], #4
 80129f8:	f8be 1000 	ldrh.w	r1, [lr]
 80129fc:	0c12      	lsrs	r2, r2, #16
 80129fe:	fb09 1102 	mla	r1, r9, r2, r1
 8012a02:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8012a06:	4567      	cmp	r7, ip
 8012a08:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8012a0c:	d8e6      	bhi.n	80129dc <__multiply+0x10c>
 8012a0e:	9a01      	ldr	r2, [sp, #4]
 8012a10:	50a9      	str	r1, [r5, r2]
 8012a12:	3504      	adds	r5, #4
 8012a14:	e79a      	b.n	801294c <__multiply+0x7c>
 8012a16:	3e01      	subs	r6, #1
 8012a18:	e79c      	b.n	8012954 <__multiply+0x84>
 8012a1a:	bf00      	nop
 8012a1c:	0801583f 	.word	0x0801583f
 8012a20:	080158cc 	.word	0x080158cc

08012a24 <__pow5mult>:
 8012a24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012a28:	4615      	mov	r5, r2
 8012a2a:	f012 0203 	ands.w	r2, r2, #3
 8012a2e:	4606      	mov	r6, r0
 8012a30:	460f      	mov	r7, r1
 8012a32:	d007      	beq.n	8012a44 <__pow5mult+0x20>
 8012a34:	4c25      	ldr	r4, [pc, #148]	; (8012acc <__pow5mult+0xa8>)
 8012a36:	3a01      	subs	r2, #1
 8012a38:	2300      	movs	r3, #0
 8012a3a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8012a3e:	f7ff fe51 	bl	80126e4 <__multadd>
 8012a42:	4607      	mov	r7, r0
 8012a44:	10ad      	asrs	r5, r5, #2
 8012a46:	d03d      	beq.n	8012ac4 <__pow5mult+0xa0>
 8012a48:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8012a4a:	b97c      	cbnz	r4, 8012a6c <__pow5mult+0x48>
 8012a4c:	2010      	movs	r0, #16
 8012a4e:	f7fc fef5 	bl	800f83c <malloc>
 8012a52:	4602      	mov	r2, r0
 8012a54:	6270      	str	r0, [r6, #36]	; 0x24
 8012a56:	b928      	cbnz	r0, 8012a64 <__pow5mult+0x40>
 8012a58:	4b1d      	ldr	r3, [pc, #116]	; (8012ad0 <__pow5mult+0xac>)
 8012a5a:	481e      	ldr	r0, [pc, #120]	; (8012ad4 <__pow5mult+0xb0>)
 8012a5c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8012a60:	f000 fc64 	bl	801332c <__assert_func>
 8012a64:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012a68:	6004      	str	r4, [r0, #0]
 8012a6a:	60c4      	str	r4, [r0, #12]
 8012a6c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8012a70:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012a74:	b94c      	cbnz	r4, 8012a8a <__pow5mult+0x66>
 8012a76:	f240 2171 	movw	r1, #625	; 0x271
 8012a7a:	4630      	mov	r0, r6
 8012a7c:	f7ff ff12 	bl	80128a4 <__i2b>
 8012a80:	2300      	movs	r3, #0
 8012a82:	f8c8 0008 	str.w	r0, [r8, #8]
 8012a86:	4604      	mov	r4, r0
 8012a88:	6003      	str	r3, [r0, #0]
 8012a8a:	f04f 0900 	mov.w	r9, #0
 8012a8e:	07eb      	lsls	r3, r5, #31
 8012a90:	d50a      	bpl.n	8012aa8 <__pow5mult+0x84>
 8012a92:	4639      	mov	r1, r7
 8012a94:	4622      	mov	r2, r4
 8012a96:	4630      	mov	r0, r6
 8012a98:	f7ff ff1a 	bl	80128d0 <__multiply>
 8012a9c:	4639      	mov	r1, r7
 8012a9e:	4680      	mov	r8, r0
 8012aa0:	4630      	mov	r0, r6
 8012aa2:	f7ff fdfd 	bl	80126a0 <_Bfree>
 8012aa6:	4647      	mov	r7, r8
 8012aa8:	106d      	asrs	r5, r5, #1
 8012aaa:	d00b      	beq.n	8012ac4 <__pow5mult+0xa0>
 8012aac:	6820      	ldr	r0, [r4, #0]
 8012aae:	b938      	cbnz	r0, 8012ac0 <__pow5mult+0x9c>
 8012ab0:	4622      	mov	r2, r4
 8012ab2:	4621      	mov	r1, r4
 8012ab4:	4630      	mov	r0, r6
 8012ab6:	f7ff ff0b 	bl	80128d0 <__multiply>
 8012aba:	6020      	str	r0, [r4, #0]
 8012abc:	f8c0 9000 	str.w	r9, [r0]
 8012ac0:	4604      	mov	r4, r0
 8012ac2:	e7e4      	b.n	8012a8e <__pow5mult+0x6a>
 8012ac4:	4638      	mov	r0, r7
 8012ac6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012aca:	bf00      	nop
 8012acc:	08015a18 	.word	0x08015a18
 8012ad0:	080157cd 	.word	0x080157cd
 8012ad4:	080158cc 	.word	0x080158cc

08012ad8 <__lshift>:
 8012ad8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012adc:	460c      	mov	r4, r1
 8012ade:	6849      	ldr	r1, [r1, #4]
 8012ae0:	6923      	ldr	r3, [r4, #16]
 8012ae2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8012ae6:	68a3      	ldr	r3, [r4, #8]
 8012ae8:	4607      	mov	r7, r0
 8012aea:	4691      	mov	r9, r2
 8012aec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012af0:	f108 0601 	add.w	r6, r8, #1
 8012af4:	42b3      	cmp	r3, r6
 8012af6:	db0b      	blt.n	8012b10 <__lshift+0x38>
 8012af8:	4638      	mov	r0, r7
 8012afa:	f7ff fd91 	bl	8012620 <_Balloc>
 8012afe:	4605      	mov	r5, r0
 8012b00:	b948      	cbnz	r0, 8012b16 <__lshift+0x3e>
 8012b02:	4602      	mov	r2, r0
 8012b04:	4b2a      	ldr	r3, [pc, #168]	; (8012bb0 <__lshift+0xd8>)
 8012b06:	482b      	ldr	r0, [pc, #172]	; (8012bb4 <__lshift+0xdc>)
 8012b08:	f240 11d9 	movw	r1, #473	; 0x1d9
 8012b0c:	f000 fc0e 	bl	801332c <__assert_func>
 8012b10:	3101      	adds	r1, #1
 8012b12:	005b      	lsls	r3, r3, #1
 8012b14:	e7ee      	b.n	8012af4 <__lshift+0x1c>
 8012b16:	2300      	movs	r3, #0
 8012b18:	f100 0114 	add.w	r1, r0, #20
 8012b1c:	f100 0210 	add.w	r2, r0, #16
 8012b20:	4618      	mov	r0, r3
 8012b22:	4553      	cmp	r3, sl
 8012b24:	db37      	blt.n	8012b96 <__lshift+0xbe>
 8012b26:	6920      	ldr	r0, [r4, #16]
 8012b28:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012b2c:	f104 0314 	add.w	r3, r4, #20
 8012b30:	f019 091f 	ands.w	r9, r9, #31
 8012b34:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012b38:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8012b3c:	d02f      	beq.n	8012b9e <__lshift+0xc6>
 8012b3e:	f1c9 0e20 	rsb	lr, r9, #32
 8012b42:	468a      	mov	sl, r1
 8012b44:	f04f 0c00 	mov.w	ip, #0
 8012b48:	681a      	ldr	r2, [r3, #0]
 8012b4a:	fa02 f209 	lsl.w	r2, r2, r9
 8012b4e:	ea42 020c 	orr.w	r2, r2, ip
 8012b52:	f84a 2b04 	str.w	r2, [sl], #4
 8012b56:	f853 2b04 	ldr.w	r2, [r3], #4
 8012b5a:	4298      	cmp	r0, r3
 8012b5c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8012b60:	d8f2      	bhi.n	8012b48 <__lshift+0x70>
 8012b62:	1b03      	subs	r3, r0, r4
 8012b64:	3b15      	subs	r3, #21
 8012b66:	f023 0303 	bic.w	r3, r3, #3
 8012b6a:	3304      	adds	r3, #4
 8012b6c:	f104 0215 	add.w	r2, r4, #21
 8012b70:	4290      	cmp	r0, r2
 8012b72:	bf38      	it	cc
 8012b74:	2304      	movcc	r3, #4
 8012b76:	f841 c003 	str.w	ip, [r1, r3]
 8012b7a:	f1bc 0f00 	cmp.w	ip, #0
 8012b7e:	d001      	beq.n	8012b84 <__lshift+0xac>
 8012b80:	f108 0602 	add.w	r6, r8, #2
 8012b84:	3e01      	subs	r6, #1
 8012b86:	4638      	mov	r0, r7
 8012b88:	612e      	str	r6, [r5, #16]
 8012b8a:	4621      	mov	r1, r4
 8012b8c:	f7ff fd88 	bl	80126a0 <_Bfree>
 8012b90:	4628      	mov	r0, r5
 8012b92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012b96:	f842 0f04 	str.w	r0, [r2, #4]!
 8012b9a:	3301      	adds	r3, #1
 8012b9c:	e7c1      	b.n	8012b22 <__lshift+0x4a>
 8012b9e:	3904      	subs	r1, #4
 8012ba0:	f853 2b04 	ldr.w	r2, [r3], #4
 8012ba4:	f841 2f04 	str.w	r2, [r1, #4]!
 8012ba8:	4298      	cmp	r0, r3
 8012baa:	d8f9      	bhi.n	8012ba0 <__lshift+0xc8>
 8012bac:	e7ea      	b.n	8012b84 <__lshift+0xac>
 8012bae:	bf00      	nop
 8012bb0:	0801583f 	.word	0x0801583f
 8012bb4:	080158cc 	.word	0x080158cc

08012bb8 <__mcmp>:
 8012bb8:	b530      	push	{r4, r5, lr}
 8012bba:	6902      	ldr	r2, [r0, #16]
 8012bbc:	690c      	ldr	r4, [r1, #16]
 8012bbe:	1b12      	subs	r2, r2, r4
 8012bc0:	d10e      	bne.n	8012be0 <__mcmp+0x28>
 8012bc2:	f100 0314 	add.w	r3, r0, #20
 8012bc6:	3114      	adds	r1, #20
 8012bc8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8012bcc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8012bd0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8012bd4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8012bd8:	42a5      	cmp	r5, r4
 8012bda:	d003      	beq.n	8012be4 <__mcmp+0x2c>
 8012bdc:	d305      	bcc.n	8012bea <__mcmp+0x32>
 8012bde:	2201      	movs	r2, #1
 8012be0:	4610      	mov	r0, r2
 8012be2:	bd30      	pop	{r4, r5, pc}
 8012be4:	4283      	cmp	r3, r0
 8012be6:	d3f3      	bcc.n	8012bd0 <__mcmp+0x18>
 8012be8:	e7fa      	b.n	8012be0 <__mcmp+0x28>
 8012bea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8012bee:	e7f7      	b.n	8012be0 <__mcmp+0x28>

08012bf0 <__mdiff>:
 8012bf0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012bf4:	460c      	mov	r4, r1
 8012bf6:	4606      	mov	r6, r0
 8012bf8:	4611      	mov	r1, r2
 8012bfa:	4620      	mov	r0, r4
 8012bfc:	4690      	mov	r8, r2
 8012bfe:	f7ff ffdb 	bl	8012bb8 <__mcmp>
 8012c02:	1e05      	subs	r5, r0, #0
 8012c04:	d110      	bne.n	8012c28 <__mdiff+0x38>
 8012c06:	4629      	mov	r1, r5
 8012c08:	4630      	mov	r0, r6
 8012c0a:	f7ff fd09 	bl	8012620 <_Balloc>
 8012c0e:	b930      	cbnz	r0, 8012c1e <__mdiff+0x2e>
 8012c10:	4b3a      	ldr	r3, [pc, #232]	; (8012cfc <__mdiff+0x10c>)
 8012c12:	4602      	mov	r2, r0
 8012c14:	f240 2132 	movw	r1, #562	; 0x232
 8012c18:	4839      	ldr	r0, [pc, #228]	; (8012d00 <__mdiff+0x110>)
 8012c1a:	f000 fb87 	bl	801332c <__assert_func>
 8012c1e:	2301      	movs	r3, #1
 8012c20:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012c24:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012c28:	bfa4      	itt	ge
 8012c2a:	4643      	movge	r3, r8
 8012c2c:	46a0      	movge	r8, r4
 8012c2e:	4630      	mov	r0, r6
 8012c30:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8012c34:	bfa6      	itte	ge
 8012c36:	461c      	movge	r4, r3
 8012c38:	2500      	movge	r5, #0
 8012c3a:	2501      	movlt	r5, #1
 8012c3c:	f7ff fcf0 	bl	8012620 <_Balloc>
 8012c40:	b920      	cbnz	r0, 8012c4c <__mdiff+0x5c>
 8012c42:	4b2e      	ldr	r3, [pc, #184]	; (8012cfc <__mdiff+0x10c>)
 8012c44:	4602      	mov	r2, r0
 8012c46:	f44f 7110 	mov.w	r1, #576	; 0x240
 8012c4a:	e7e5      	b.n	8012c18 <__mdiff+0x28>
 8012c4c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8012c50:	6926      	ldr	r6, [r4, #16]
 8012c52:	60c5      	str	r5, [r0, #12]
 8012c54:	f104 0914 	add.w	r9, r4, #20
 8012c58:	f108 0514 	add.w	r5, r8, #20
 8012c5c:	f100 0e14 	add.w	lr, r0, #20
 8012c60:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8012c64:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8012c68:	f108 0210 	add.w	r2, r8, #16
 8012c6c:	46f2      	mov	sl, lr
 8012c6e:	2100      	movs	r1, #0
 8012c70:	f859 3b04 	ldr.w	r3, [r9], #4
 8012c74:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8012c78:	fa1f f883 	uxth.w	r8, r3
 8012c7c:	fa11 f18b 	uxtah	r1, r1, fp
 8012c80:	0c1b      	lsrs	r3, r3, #16
 8012c82:	eba1 0808 	sub.w	r8, r1, r8
 8012c86:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8012c8a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8012c8e:	fa1f f888 	uxth.w	r8, r8
 8012c92:	1419      	asrs	r1, r3, #16
 8012c94:	454e      	cmp	r6, r9
 8012c96:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8012c9a:	f84a 3b04 	str.w	r3, [sl], #4
 8012c9e:	d8e7      	bhi.n	8012c70 <__mdiff+0x80>
 8012ca0:	1b33      	subs	r3, r6, r4
 8012ca2:	3b15      	subs	r3, #21
 8012ca4:	f023 0303 	bic.w	r3, r3, #3
 8012ca8:	3304      	adds	r3, #4
 8012caa:	3415      	adds	r4, #21
 8012cac:	42a6      	cmp	r6, r4
 8012cae:	bf38      	it	cc
 8012cb0:	2304      	movcc	r3, #4
 8012cb2:	441d      	add	r5, r3
 8012cb4:	4473      	add	r3, lr
 8012cb6:	469e      	mov	lr, r3
 8012cb8:	462e      	mov	r6, r5
 8012cba:	4566      	cmp	r6, ip
 8012cbc:	d30e      	bcc.n	8012cdc <__mdiff+0xec>
 8012cbe:	f10c 0203 	add.w	r2, ip, #3
 8012cc2:	1b52      	subs	r2, r2, r5
 8012cc4:	f022 0203 	bic.w	r2, r2, #3
 8012cc8:	3d03      	subs	r5, #3
 8012cca:	45ac      	cmp	ip, r5
 8012ccc:	bf38      	it	cc
 8012cce:	2200      	movcc	r2, #0
 8012cd0:	441a      	add	r2, r3
 8012cd2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8012cd6:	b17b      	cbz	r3, 8012cf8 <__mdiff+0x108>
 8012cd8:	6107      	str	r7, [r0, #16]
 8012cda:	e7a3      	b.n	8012c24 <__mdiff+0x34>
 8012cdc:	f856 8b04 	ldr.w	r8, [r6], #4
 8012ce0:	fa11 f288 	uxtah	r2, r1, r8
 8012ce4:	1414      	asrs	r4, r2, #16
 8012ce6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8012cea:	b292      	uxth	r2, r2
 8012cec:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8012cf0:	f84e 2b04 	str.w	r2, [lr], #4
 8012cf4:	1421      	asrs	r1, r4, #16
 8012cf6:	e7e0      	b.n	8012cba <__mdiff+0xca>
 8012cf8:	3f01      	subs	r7, #1
 8012cfa:	e7ea      	b.n	8012cd2 <__mdiff+0xe2>
 8012cfc:	0801583f 	.word	0x0801583f
 8012d00:	080158cc 	.word	0x080158cc

08012d04 <__ulp>:
 8012d04:	b082      	sub	sp, #8
 8012d06:	ed8d 0b00 	vstr	d0, [sp]
 8012d0a:	9b01      	ldr	r3, [sp, #4]
 8012d0c:	4912      	ldr	r1, [pc, #72]	; (8012d58 <__ulp+0x54>)
 8012d0e:	4019      	ands	r1, r3
 8012d10:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8012d14:	2900      	cmp	r1, #0
 8012d16:	dd05      	ble.n	8012d24 <__ulp+0x20>
 8012d18:	2200      	movs	r2, #0
 8012d1a:	460b      	mov	r3, r1
 8012d1c:	ec43 2b10 	vmov	d0, r2, r3
 8012d20:	b002      	add	sp, #8
 8012d22:	4770      	bx	lr
 8012d24:	4249      	negs	r1, r1
 8012d26:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8012d2a:	ea4f 5021 	mov.w	r0, r1, asr #20
 8012d2e:	f04f 0200 	mov.w	r2, #0
 8012d32:	f04f 0300 	mov.w	r3, #0
 8012d36:	da04      	bge.n	8012d42 <__ulp+0x3e>
 8012d38:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8012d3c:	fa41 f300 	asr.w	r3, r1, r0
 8012d40:	e7ec      	b.n	8012d1c <__ulp+0x18>
 8012d42:	f1a0 0114 	sub.w	r1, r0, #20
 8012d46:	291e      	cmp	r1, #30
 8012d48:	bfda      	itte	le
 8012d4a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8012d4e:	fa20 f101 	lsrle.w	r1, r0, r1
 8012d52:	2101      	movgt	r1, #1
 8012d54:	460a      	mov	r2, r1
 8012d56:	e7e1      	b.n	8012d1c <__ulp+0x18>
 8012d58:	7ff00000 	.word	0x7ff00000

08012d5c <__b2d>:
 8012d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012d5e:	6905      	ldr	r5, [r0, #16]
 8012d60:	f100 0714 	add.w	r7, r0, #20
 8012d64:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8012d68:	1f2e      	subs	r6, r5, #4
 8012d6a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8012d6e:	4620      	mov	r0, r4
 8012d70:	f7ff fd48 	bl	8012804 <__hi0bits>
 8012d74:	f1c0 0320 	rsb	r3, r0, #32
 8012d78:	280a      	cmp	r0, #10
 8012d7a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8012df8 <__b2d+0x9c>
 8012d7e:	600b      	str	r3, [r1, #0]
 8012d80:	dc14      	bgt.n	8012dac <__b2d+0x50>
 8012d82:	f1c0 0e0b 	rsb	lr, r0, #11
 8012d86:	fa24 f10e 	lsr.w	r1, r4, lr
 8012d8a:	42b7      	cmp	r7, r6
 8012d8c:	ea41 030c 	orr.w	r3, r1, ip
 8012d90:	bf34      	ite	cc
 8012d92:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8012d96:	2100      	movcs	r1, #0
 8012d98:	3015      	adds	r0, #21
 8012d9a:	fa04 f000 	lsl.w	r0, r4, r0
 8012d9e:	fa21 f10e 	lsr.w	r1, r1, lr
 8012da2:	ea40 0201 	orr.w	r2, r0, r1
 8012da6:	ec43 2b10 	vmov	d0, r2, r3
 8012daa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012dac:	42b7      	cmp	r7, r6
 8012dae:	bf3a      	itte	cc
 8012db0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8012db4:	f1a5 0608 	subcc.w	r6, r5, #8
 8012db8:	2100      	movcs	r1, #0
 8012dba:	380b      	subs	r0, #11
 8012dbc:	d017      	beq.n	8012dee <__b2d+0x92>
 8012dbe:	f1c0 0c20 	rsb	ip, r0, #32
 8012dc2:	fa04 f500 	lsl.w	r5, r4, r0
 8012dc6:	42be      	cmp	r6, r7
 8012dc8:	fa21 f40c 	lsr.w	r4, r1, ip
 8012dcc:	ea45 0504 	orr.w	r5, r5, r4
 8012dd0:	bf8c      	ite	hi
 8012dd2:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8012dd6:	2400      	movls	r4, #0
 8012dd8:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8012ddc:	fa01 f000 	lsl.w	r0, r1, r0
 8012de0:	fa24 f40c 	lsr.w	r4, r4, ip
 8012de4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8012de8:	ea40 0204 	orr.w	r2, r0, r4
 8012dec:	e7db      	b.n	8012da6 <__b2d+0x4a>
 8012dee:	ea44 030c 	orr.w	r3, r4, ip
 8012df2:	460a      	mov	r2, r1
 8012df4:	e7d7      	b.n	8012da6 <__b2d+0x4a>
 8012df6:	bf00      	nop
 8012df8:	3ff00000 	.word	0x3ff00000

08012dfc <__d2b>:
 8012dfc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012e00:	4689      	mov	r9, r1
 8012e02:	2101      	movs	r1, #1
 8012e04:	ec57 6b10 	vmov	r6, r7, d0
 8012e08:	4690      	mov	r8, r2
 8012e0a:	f7ff fc09 	bl	8012620 <_Balloc>
 8012e0e:	4604      	mov	r4, r0
 8012e10:	b930      	cbnz	r0, 8012e20 <__d2b+0x24>
 8012e12:	4602      	mov	r2, r0
 8012e14:	4b25      	ldr	r3, [pc, #148]	; (8012eac <__d2b+0xb0>)
 8012e16:	4826      	ldr	r0, [pc, #152]	; (8012eb0 <__d2b+0xb4>)
 8012e18:	f240 310a 	movw	r1, #778	; 0x30a
 8012e1c:	f000 fa86 	bl	801332c <__assert_func>
 8012e20:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8012e24:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012e28:	bb35      	cbnz	r5, 8012e78 <__d2b+0x7c>
 8012e2a:	2e00      	cmp	r6, #0
 8012e2c:	9301      	str	r3, [sp, #4]
 8012e2e:	d028      	beq.n	8012e82 <__d2b+0x86>
 8012e30:	4668      	mov	r0, sp
 8012e32:	9600      	str	r6, [sp, #0]
 8012e34:	f7ff fd06 	bl	8012844 <__lo0bits>
 8012e38:	9900      	ldr	r1, [sp, #0]
 8012e3a:	b300      	cbz	r0, 8012e7e <__d2b+0x82>
 8012e3c:	9a01      	ldr	r2, [sp, #4]
 8012e3e:	f1c0 0320 	rsb	r3, r0, #32
 8012e42:	fa02 f303 	lsl.w	r3, r2, r3
 8012e46:	430b      	orrs	r3, r1
 8012e48:	40c2      	lsrs	r2, r0
 8012e4a:	6163      	str	r3, [r4, #20]
 8012e4c:	9201      	str	r2, [sp, #4]
 8012e4e:	9b01      	ldr	r3, [sp, #4]
 8012e50:	61a3      	str	r3, [r4, #24]
 8012e52:	2b00      	cmp	r3, #0
 8012e54:	bf14      	ite	ne
 8012e56:	2202      	movne	r2, #2
 8012e58:	2201      	moveq	r2, #1
 8012e5a:	6122      	str	r2, [r4, #16]
 8012e5c:	b1d5      	cbz	r5, 8012e94 <__d2b+0x98>
 8012e5e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8012e62:	4405      	add	r5, r0
 8012e64:	f8c9 5000 	str.w	r5, [r9]
 8012e68:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8012e6c:	f8c8 0000 	str.w	r0, [r8]
 8012e70:	4620      	mov	r0, r4
 8012e72:	b003      	add	sp, #12
 8012e74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012e78:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8012e7c:	e7d5      	b.n	8012e2a <__d2b+0x2e>
 8012e7e:	6161      	str	r1, [r4, #20]
 8012e80:	e7e5      	b.n	8012e4e <__d2b+0x52>
 8012e82:	a801      	add	r0, sp, #4
 8012e84:	f7ff fcde 	bl	8012844 <__lo0bits>
 8012e88:	9b01      	ldr	r3, [sp, #4]
 8012e8a:	6163      	str	r3, [r4, #20]
 8012e8c:	2201      	movs	r2, #1
 8012e8e:	6122      	str	r2, [r4, #16]
 8012e90:	3020      	adds	r0, #32
 8012e92:	e7e3      	b.n	8012e5c <__d2b+0x60>
 8012e94:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012e98:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8012e9c:	f8c9 0000 	str.w	r0, [r9]
 8012ea0:	6918      	ldr	r0, [r3, #16]
 8012ea2:	f7ff fcaf 	bl	8012804 <__hi0bits>
 8012ea6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012eaa:	e7df      	b.n	8012e6c <__d2b+0x70>
 8012eac:	0801583f 	.word	0x0801583f
 8012eb0:	080158cc 	.word	0x080158cc

08012eb4 <__ratio>:
 8012eb4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012eb8:	4688      	mov	r8, r1
 8012eba:	4669      	mov	r1, sp
 8012ebc:	4681      	mov	r9, r0
 8012ebe:	f7ff ff4d 	bl	8012d5c <__b2d>
 8012ec2:	a901      	add	r1, sp, #4
 8012ec4:	4640      	mov	r0, r8
 8012ec6:	ec55 4b10 	vmov	r4, r5, d0
 8012eca:	f7ff ff47 	bl	8012d5c <__b2d>
 8012ece:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8012ed2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8012ed6:	eba3 0c02 	sub.w	ip, r3, r2
 8012eda:	e9dd 3200 	ldrd	r3, r2, [sp]
 8012ede:	1a9b      	subs	r3, r3, r2
 8012ee0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8012ee4:	ec51 0b10 	vmov	r0, r1, d0
 8012ee8:	2b00      	cmp	r3, #0
 8012eea:	bfd6      	itet	le
 8012eec:	460a      	movle	r2, r1
 8012eee:	462a      	movgt	r2, r5
 8012ef0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8012ef4:	468b      	mov	fp, r1
 8012ef6:	462f      	mov	r7, r5
 8012ef8:	bfd4      	ite	le
 8012efa:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8012efe:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8012f02:	4620      	mov	r0, r4
 8012f04:	ee10 2a10 	vmov	r2, s0
 8012f08:	465b      	mov	r3, fp
 8012f0a:	4639      	mov	r1, r7
 8012f0c:	f7ed fc9e 	bl	800084c <__aeabi_ddiv>
 8012f10:	ec41 0b10 	vmov	d0, r0, r1
 8012f14:	b003      	add	sp, #12
 8012f16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012f1a <__copybits>:
 8012f1a:	3901      	subs	r1, #1
 8012f1c:	b570      	push	{r4, r5, r6, lr}
 8012f1e:	1149      	asrs	r1, r1, #5
 8012f20:	6914      	ldr	r4, [r2, #16]
 8012f22:	3101      	adds	r1, #1
 8012f24:	f102 0314 	add.w	r3, r2, #20
 8012f28:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8012f2c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8012f30:	1f05      	subs	r5, r0, #4
 8012f32:	42a3      	cmp	r3, r4
 8012f34:	d30c      	bcc.n	8012f50 <__copybits+0x36>
 8012f36:	1aa3      	subs	r3, r4, r2
 8012f38:	3b11      	subs	r3, #17
 8012f3a:	f023 0303 	bic.w	r3, r3, #3
 8012f3e:	3211      	adds	r2, #17
 8012f40:	42a2      	cmp	r2, r4
 8012f42:	bf88      	it	hi
 8012f44:	2300      	movhi	r3, #0
 8012f46:	4418      	add	r0, r3
 8012f48:	2300      	movs	r3, #0
 8012f4a:	4288      	cmp	r0, r1
 8012f4c:	d305      	bcc.n	8012f5a <__copybits+0x40>
 8012f4e:	bd70      	pop	{r4, r5, r6, pc}
 8012f50:	f853 6b04 	ldr.w	r6, [r3], #4
 8012f54:	f845 6f04 	str.w	r6, [r5, #4]!
 8012f58:	e7eb      	b.n	8012f32 <__copybits+0x18>
 8012f5a:	f840 3b04 	str.w	r3, [r0], #4
 8012f5e:	e7f4      	b.n	8012f4a <__copybits+0x30>

08012f60 <__any_on>:
 8012f60:	f100 0214 	add.w	r2, r0, #20
 8012f64:	6900      	ldr	r0, [r0, #16]
 8012f66:	114b      	asrs	r3, r1, #5
 8012f68:	4298      	cmp	r0, r3
 8012f6a:	b510      	push	{r4, lr}
 8012f6c:	db11      	blt.n	8012f92 <__any_on+0x32>
 8012f6e:	dd0a      	ble.n	8012f86 <__any_on+0x26>
 8012f70:	f011 011f 	ands.w	r1, r1, #31
 8012f74:	d007      	beq.n	8012f86 <__any_on+0x26>
 8012f76:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8012f7a:	fa24 f001 	lsr.w	r0, r4, r1
 8012f7e:	fa00 f101 	lsl.w	r1, r0, r1
 8012f82:	428c      	cmp	r4, r1
 8012f84:	d10b      	bne.n	8012f9e <__any_on+0x3e>
 8012f86:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012f8a:	4293      	cmp	r3, r2
 8012f8c:	d803      	bhi.n	8012f96 <__any_on+0x36>
 8012f8e:	2000      	movs	r0, #0
 8012f90:	bd10      	pop	{r4, pc}
 8012f92:	4603      	mov	r3, r0
 8012f94:	e7f7      	b.n	8012f86 <__any_on+0x26>
 8012f96:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012f9a:	2900      	cmp	r1, #0
 8012f9c:	d0f5      	beq.n	8012f8a <__any_on+0x2a>
 8012f9e:	2001      	movs	r0, #1
 8012fa0:	e7f6      	b.n	8012f90 <__any_on+0x30>

08012fa2 <__ssputs_r>:
 8012fa2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012fa6:	688e      	ldr	r6, [r1, #8]
 8012fa8:	429e      	cmp	r6, r3
 8012faa:	4682      	mov	sl, r0
 8012fac:	460c      	mov	r4, r1
 8012fae:	4690      	mov	r8, r2
 8012fb0:	461f      	mov	r7, r3
 8012fb2:	d838      	bhi.n	8013026 <__ssputs_r+0x84>
 8012fb4:	898a      	ldrh	r2, [r1, #12]
 8012fb6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8012fba:	d032      	beq.n	8013022 <__ssputs_r+0x80>
 8012fbc:	6825      	ldr	r5, [r4, #0]
 8012fbe:	6909      	ldr	r1, [r1, #16]
 8012fc0:	eba5 0901 	sub.w	r9, r5, r1
 8012fc4:	6965      	ldr	r5, [r4, #20]
 8012fc6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012fca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012fce:	3301      	adds	r3, #1
 8012fd0:	444b      	add	r3, r9
 8012fd2:	106d      	asrs	r5, r5, #1
 8012fd4:	429d      	cmp	r5, r3
 8012fd6:	bf38      	it	cc
 8012fd8:	461d      	movcc	r5, r3
 8012fda:	0553      	lsls	r3, r2, #21
 8012fdc:	d531      	bpl.n	8013042 <__ssputs_r+0xa0>
 8012fde:	4629      	mov	r1, r5
 8012fe0:	f7fc fcd4 	bl	800f98c <_malloc_r>
 8012fe4:	4606      	mov	r6, r0
 8012fe6:	b950      	cbnz	r0, 8012ffe <__ssputs_r+0x5c>
 8012fe8:	230c      	movs	r3, #12
 8012fea:	f8ca 3000 	str.w	r3, [sl]
 8012fee:	89a3      	ldrh	r3, [r4, #12]
 8012ff0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012ff4:	81a3      	strh	r3, [r4, #12]
 8012ff6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012ffa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012ffe:	6921      	ldr	r1, [r4, #16]
 8013000:	464a      	mov	r2, r9
 8013002:	f7fc fc2b 	bl	800f85c <memcpy>
 8013006:	89a3      	ldrh	r3, [r4, #12]
 8013008:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801300c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013010:	81a3      	strh	r3, [r4, #12]
 8013012:	6126      	str	r6, [r4, #16]
 8013014:	6165      	str	r5, [r4, #20]
 8013016:	444e      	add	r6, r9
 8013018:	eba5 0509 	sub.w	r5, r5, r9
 801301c:	6026      	str	r6, [r4, #0]
 801301e:	60a5      	str	r5, [r4, #8]
 8013020:	463e      	mov	r6, r7
 8013022:	42be      	cmp	r6, r7
 8013024:	d900      	bls.n	8013028 <__ssputs_r+0x86>
 8013026:	463e      	mov	r6, r7
 8013028:	6820      	ldr	r0, [r4, #0]
 801302a:	4632      	mov	r2, r6
 801302c:	4641      	mov	r1, r8
 801302e:	f000 f9cf 	bl	80133d0 <memmove>
 8013032:	68a3      	ldr	r3, [r4, #8]
 8013034:	1b9b      	subs	r3, r3, r6
 8013036:	60a3      	str	r3, [r4, #8]
 8013038:	6823      	ldr	r3, [r4, #0]
 801303a:	4433      	add	r3, r6
 801303c:	6023      	str	r3, [r4, #0]
 801303e:	2000      	movs	r0, #0
 8013040:	e7db      	b.n	8012ffa <__ssputs_r+0x58>
 8013042:	462a      	mov	r2, r5
 8013044:	f000 f9de 	bl	8013404 <_realloc_r>
 8013048:	4606      	mov	r6, r0
 801304a:	2800      	cmp	r0, #0
 801304c:	d1e1      	bne.n	8013012 <__ssputs_r+0x70>
 801304e:	6921      	ldr	r1, [r4, #16]
 8013050:	4650      	mov	r0, sl
 8013052:	f7fc fc2f 	bl	800f8b4 <_free_r>
 8013056:	e7c7      	b.n	8012fe8 <__ssputs_r+0x46>

08013058 <_svfiprintf_r>:
 8013058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801305c:	4698      	mov	r8, r3
 801305e:	898b      	ldrh	r3, [r1, #12]
 8013060:	061b      	lsls	r3, r3, #24
 8013062:	b09d      	sub	sp, #116	; 0x74
 8013064:	4607      	mov	r7, r0
 8013066:	460d      	mov	r5, r1
 8013068:	4614      	mov	r4, r2
 801306a:	d50e      	bpl.n	801308a <_svfiprintf_r+0x32>
 801306c:	690b      	ldr	r3, [r1, #16]
 801306e:	b963      	cbnz	r3, 801308a <_svfiprintf_r+0x32>
 8013070:	2140      	movs	r1, #64	; 0x40
 8013072:	f7fc fc8b 	bl	800f98c <_malloc_r>
 8013076:	6028      	str	r0, [r5, #0]
 8013078:	6128      	str	r0, [r5, #16]
 801307a:	b920      	cbnz	r0, 8013086 <_svfiprintf_r+0x2e>
 801307c:	230c      	movs	r3, #12
 801307e:	603b      	str	r3, [r7, #0]
 8013080:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013084:	e0d1      	b.n	801322a <_svfiprintf_r+0x1d2>
 8013086:	2340      	movs	r3, #64	; 0x40
 8013088:	616b      	str	r3, [r5, #20]
 801308a:	2300      	movs	r3, #0
 801308c:	9309      	str	r3, [sp, #36]	; 0x24
 801308e:	2320      	movs	r3, #32
 8013090:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013094:	f8cd 800c 	str.w	r8, [sp, #12]
 8013098:	2330      	movs	r3, #48	; 0x30
 801309a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8013244 <_svfiprintf_r+0x1ec>
 801309e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80130a2:	f04f 0901 	mov.w	r9, #1
 80130a6:	4623      	mov	r3, r4
 80130a8:	469a      	mov	sl, r3
 80130aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80130ae:	b10a      	cbz	r2, 80130b4 <_svfiprintf_r+0x5c>
 80130b0:	2a25      	cmp	r2, #37	; 0x25
 80130b2:	d1f9      	bne.n	80130a8 <_svfiprintf_r+0x50>
 80130b4:	ebba 0b04 	subs.w	fp, sl, r4
 80130b8:	d00b      	beq.n	80130d2 <_svfiprintf_r+0x7a>
 80130ba:	465b      	mov	r3, fp
 80130bc:	4622      	mov	r2, r4
 80130be:	4629      	mov	r1, r5
 80130c0:	4638      	mov	r0, r7
 80130c2:	f7ff ff6e 	bl	8012fa2 <__ssputs_r>
 80130c6:	3001      	adds	r0, #1
 80130c8:	f000 80aa 	beq.w	8013220 <_svfiprintf_r+0x1c8>
 80130cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80130ce:	445a      	add	r2, fp
 80130d0:	9209      	str	r2, [sp, #36]	; 0x24
 80130d2:	f89a 3000 	ldrb.w	r3, [sl]
 80130d6:	2b00      	cmp	r3, #0
 80130d8:	f000 80a2 	beq.w	8013220 <_svfiprintf_r+0x1c8>
 80130dc:	2300      	movs	r3, #0
 80130de:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80130e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80130e6:	f10a 0a01 	add.w	sl, sl, #1
 80130ea:	9304      	str	r3, [sp, #16]
 80130ec:	9307      	str	r3, [sp, #28]
 80130ee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80130f2:	931a      	str	r3, [sp, #104]	; 0x68
 80130f4:	4654      	mov	r4, sl
 80130f6:	2205      	movs	r2, #5
 80130f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80130fc:	4851      	ldr	r0, [pc, #324]	; (8013244 <_svfiprintf_r+0x1ec>)
 80130fe:	f7ed f86f 	bl	80001e0 <memchr>
 8013102:	9a04      	ldr	r2, [sp, #16]
 8013104:	b9d8      	cbnz	r0, 801313e <_svfiprintf_r+0xe6>
 8013106:	06d0      	lsls	r0, r2, #27
 8013108:	bf44      	itt	mi
 801310a:	2320      	movmi	r3, #32
 801310c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013110:	0711      	lsls	r1, r2, #28
 8013112:	bf44      	itt	mi
 8013114:	232b      	movmi	r3, #43	; 0x2b
 8013116:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801311a:	f89a 3000 	ldrb.w	r3, [sl]
 801311e:	2b2a      	cmp	r3, #42	; 0x2a
 8013120:	d015      	beq.n	801314e <_svfiprintf_r+0xf6>
 8013122:	9a07      	ldr	r2, [sp, #28]
 8013124:	4654      	mov	r4, sl
 8013126:	2000      	movs	r0, #0
 8013128:	f04f 0c0a 	mov.w	ip, #10
 801312c:	4621      	mov	r1, r4
 801312e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013132:	3b30      	subs	r3, #48	; 0x30
 8013134:	2b09      	cmp	r3, #9
 8013136:	d94e      	bls.n	80131d6 <_svfiprintf_r+0x17e>
 8013138:	b1b0      	cbz	r0, 8013168 <_svfiprintf_r+0x110>
 801313a:	9207      	str	r2, [sp, #28]
 801313c:	e014      	b.n	8013168 <_svfiprintf_r+0x110>
 801313e:	eba0 0308 	sub.w	r3, r0, r8
 8013142:	fa09 f303 	lsl.w	r3, r9, r3
 8013146:	4313      	orrs	r3, r2
 8013148:	9304      	str	r3, [sp, #16]
 801314a:	46a2      	mov	sl, r4
 801314c:	e7d2      	b.n	80130f4 <_svfiprintf_r+0x9c>
 801314e:	9b03      	ldr	r3, [sp, #12]
 8013150:	1d19      	adds	r1, r3, #4
 8013152:	681b      	ldr	r3, [r3, #0]
 8013154:	9103      	str	r1, [sp, #12]
 8013156:	2b00      	cmp	r3, #0
 8013158:	bfbb      	ittet	lt
 801315a:	425b      	neglt	r3, r3
 801315c:	f042 0202 	orrlt.w	r2, r2, #2
 8013160:	9307      	strge	r3, [sp, #28]
 8013162:	9307      	strlt	r3, [sp, #28]
 8013164:	bfb8      	it	lt
 8013166:	9204      	strlt	r2, [sp, #16]
 8013168:	7823      	ldrb	r3, [r4, #0]
 801316a:	2b2e      	cmp	r3, #46	; 0x2e
 801316c:	d10c      	bne.n	8013188 <_svfiprintf_r+0x130>
 801316e:	7863      	ldrb	r3, [r4, #1]
 8013170:	2b2a      	cmp	r3, #42	; 0x2a
 8013172:	d135      	bne.n	80131e0 <_svfiprintf_r+0x188>
 8013174:	9b03      	ldr	r3, [sp, #12]
 8013176:	1d1a      	adds	r2, r3, #4
 8013178:	681b      	ldr	r3, [r3, #0]
 801317a:	9203      	str	r2, [sp, #12]
 801317c:	2b00      	cmp	r3, #0
 801317e:	bfb8      	it	lt
 8013180:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8013184:	3402      	adds	r4, #2
 8013186:	9305      	str	r3, [sp, #20]
 8013188:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8013254 <_svfiprintf_r+0x1fc>
 801318c:	7821      	ldrb	r1, [r4, #0]
 801318e:	2203      	movs	r2, #3
 8013190:	4650      	mov	r0, sl
 8013192:	f7ed f825 	bl	80001e0 <memchr>
 8013196:	b140      	cbz	r0, 80131aa <_svfiprintf_r+0x152>
 8013198:	2340      	movs	r3, #64	; 0x40
 801319a:	eba0 000a 	sub.w	r0, r0, sl
 801319e:	fa03 f000 	lsl.w	r0, r3, r0
 80131a2:	9b04      	ldr	r3, [sp, #16]
 80131a4:	4303      	orrs	r3, r0
 80131a6:	3401      	adds	r4, #1
 80131a8:	9304      	str	r3, [sp, #16]
 80131aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80131ae:	4826      	ldr	r0, [pc, #152]	; (8013248 <_svfiprintf_r+0x1f0>)
 80131b0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80131b4:	2206      	movs	r2, #6
 80131b6:	f7ed f813 	bl	80001e0 <memchr>
 80131ba:	2800      	cmp	r0, #0
 80131bc:	d038      	beq.n	8013230 <_svfiprintf_r+0x1d8>
 80131be:	4b23      	ldr	r3, [pc, #140]	; (801324c <_svfiprintf_r+0x1f4>)
 80131c0:	bb1b      	cbnz	r3, 801320a <_svfiprintf_r+0x1b2>
 80131c2:	9b03      	ldr	r3, [sp, #12]
 80131c4:	3307      	adds	r3, #7
 80131c6:	f023 0307 	bic.w	r3, r3, #7
 80131ca:	3308      	adds	r3, #8
 80131cc:	9303      	str	r3, [sp, #12]
 80131ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80131d0:	4433      	add	r3, r6
 80131d2:	9309      	str	r3, [sp, #36]	; 0x24
 80131d4:	e767      	b.n	80130a6 <_svfiprintf_r+0x4e>
 80131d6:	fb0c 3202 	mla	r2, ip, r2, r3
 80131da:	460c      	mov	r4, r1
 80131dc:	2001      	movs	r0, #1
 80131de:	e7a5      	b.n	801312c <_svfiprintf_r+0xd4>
 80131e0:	2300      	movs	r3, #0
 80131e2:	3401      	adds	r4, #1
 80131e4:	9305      	str	r3, [sp, #20]
 80131e6:	4619      	mov	r1, r3
 80131e8:	f04f 0c0a 	mov.w	ip, #10
 80131ec:	4620      	mov	r0, r4
 80131ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 80131f2:	3a30      	subs	r2, #48	; 0x30
 80131f4:	2a09      	cmp	r2, #9
 80131f6:	d903      	bls.n	8013200 <_svfiprintf_r+0x1a8>
 80131f8:	2b00      	cmp	r3, #0
 80131fa:	d0c5      	beq.n	8013188 <_svfiprintf_r+0x130>
 80131fc:	9105      	str	r1, [sp, #20]
 80131fe:	e7c3      	b.n	8013188 <_svfiprintf_r+0x130>
 8013200:	fb0c 2101 	mla	r1, ip, r1, r2
 8013204:	4604      	mov	r4, r0
 8013206:	2301      	movs	r3, #1
 8013208:	e7f0      	b.n	80131ec <_svfiprintf_r+0x194>
 801320a:	ab03      	add	r3, sp, #12
 801320c:	9300      	str	r3, [sp, #0]
 801320e:	462a      	mov	r2, r5
 8013210:	4b0f      	ldr	r3, [pc, #60]	; (8013250 <_svfiprintf_r+0x1f8>)
 8013212:	a904      	add	r1, sp, #16
 8013214:	4638      	mov	r0, r7
 8013216:	f7fc fccd 	bl	800fbb4 <_printf_float>
 801321a:	1c42      	adds	r2, r0, #1
 801321c:	4606      	mov	r6, r0
 801321e:	d1d6      	bne.n	80131ce <_svfiprintf_r+0x176>
 8013220:	89ab      	ldrh	r3, [r5, #12]
 8013222:	065b      	lsls	r3, r3, #25
 8013224:	f53f af2c 	bmi.w	8013080 <_svfiprintf_r+0x28>
 8013228:	9809      	ldr	r0, [sp, #36]	; 0x24
 801322a:	b01d      	add	sp, #116	; 0x74
 801322c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013230:	ab03      	add	r3, sp, #12
 8013232:	9300      	str	r3, [sp, #0]
 8013234:	462a      	mov	r2, r5
 8013236:	4b06      	ldr	r3, [pc, #24]	; (8013250 <_svfiprintf_r+0x1f8>)
 8013238:	a904      	add	r1, sp, #16
 801323a:	4638      	mov	r0, r7
 801323c:	f7fc ff5e 	bl	80100fc <_printf_i>
 8013240:	e7eb      	b.n	801321a <_svfiprintf_r+0x1c2>
 8013242:	bf00      	nop
 8013244:	08015a24 	.word	0x08015a24
 8013248:	08015a2e 	.word	0x08015a2e
 801324c:	0800fbb5 	.word	0x0800fbb5
 8013250:	08012fa3 	.word	0x08012fa3
 8013254:	08015a2a 	.word	0x08015a2a

08013258 <nan>:
 8013258:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8013260 <nan+0x8>
 801325c:	4770      	bx	lr
 801325e:	bf00      	nop
 8013260:	00000000 	.word	0x00000000
 8013264:	7ff80000 	.word	0x7ff80000

08013268 <__sread>:
 8013268:	b510      	push	{r4, lr}
 801326a:	460c      	mov	r4, r1
 801326c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013270:	f000 fa50 	bl	8013714 <_read_r>
 8013274:	2800      	cmp	r0, #0
 8013276:	bfab      	itete	ge
 8013278:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801327a:	89a3      	ldrhlt	r3, [r4, #12]
 801327c:	181b      	addge	r3, r3, r0
 801327e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8013282:	bfac      	ite	ge
 8013284:	6563      	strge	r3, [r4, #84]	; 0x54
 8013286:	81a3      	strhlt	r3, [r4, #12]
 8013288:	bd10      	pop	{r4, pc}

0801328a <__swrite>:
 801328a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801328e:	461f      	mov	r7, r3
 8013290:	898b      	ldrh	r3, [r1, #12]
 8013292:	05db      	lsls	r3, r3, #23
 8013294:	4605      	mov	r5, r0
 8013296:	460c      	mov	r4, r1
 8013298:	4616      	mov	r6, r2
 801329a:	d505      	bpl.n	80132a8 <__swrite+0x1e>
 801329c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80132a0:	2302      	movs	r3, #2
 80132a2:	2200      	movs	r2, #0
 80132a4:	f000 f882 	bl	80133ac <_lseek_r>
 80132a8:	89a3      	ldrh	r3, [r4, #12]
 80132aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80132ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80132b2:	81a3      	strh	r3, [r4, #12]
 80132b4:	4632      	mov	r2, r6
 80132b6:	463b      	mov	r3, r7
 80132b8:	4628      	mov	r0, r5
 80132ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80132be:	f000 b823 	b.w	8013308 <_write_r>

080132c2 <__sseek>:
 80132c2:	b510      	push	{r4, lr}
 80132c4:	460c      	mov	r4, r1
 80132c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80132ca:	f000 f86f 	bl	80133ac <_lseek_r>
 80132ce:	1c43      	adds	r3, r0, #1
 80132d0:	89a3      	ldrh	r3, [r4, #12]
 80132d2:	bf15      	itete	ne
 80132d4:	6560      	strne	r0, [r4, #84]	; 0x54
 80132d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80132da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80132de:	81a3      	strheq	r3, [r4, #12]
 80132e0:	bf18      	it	ne
 80132e2:	81a3      	strhne	r3, [r4, #12]
 80132e4:	bd10      	pop	{r4, pc}

080132e6 <__sclose>:
 80132e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80132ea:	f000 b83d 	b.w	8013368 <_close_r>

080132ee <__ascii_wctomb>:
 80132ee:	b149      	cbz	r1, 8013304 <__ascii_wctomb+0x16>
 80132f0:	2aff      	cmp	r2, #255	; 0xff
 80132f2:	bf85      	ittet	hi
 80132f4:	238a      	movhi	r3, #138	; 0x8a
 80132f6:	6003      	strhi	r3, [r0, #0]
 80132f8:	700a      	strbls	r2, [r1, #0]
 80132fa:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80132fe:	bf98      	it	ls
 8013300:	2001      	movls	r0, #1
 8013302:	4770      	bx	lr
 8013304:	4608      	mov	r0, r1
 8013306:	4770      	bx	lr

08013308 <_write_r>:
 8013308:	b538      	push	{r3, r4, r5, lr}
 801330a:	4d07      	ldr	r5, [pc, #28]	; (8013328 <_write_r+0x20>)
 801330c:	4604      	mov	r4, r0
 801330e:	4608      	mov	r0, r1
 8013310:	4611      	mov	r1, r2
 8013312:	2200      	movs	r2, #0
 8013314:	602a      	str	r2, [r5, #0]
 8013316:	461a      	mov	r2, r3
 8013318:	f7f3 fbeb 	bl	8006af2 <_write>
 801331c:	1c43      	adds	r3, r0, #1
 801331e:	d102      	bne.n	8013326 <_write_r+0x1e>
 8013320:	682b      	ldr	r3, [r5, #0]
 8013322:	b103      	cbz	r3, 8013326 <_write_r+0x1e>
 8013324:	6023      	str	r3, [r4, #0]
 8013326:	bd38      	pop	{r3, r4, r5, pc}
 8013328:	20003990 	.word	0x20003990

0801332c <__assert_func>:
 801332c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801332e:	4614      	mov	r4, r2
 8013330:	461a      	mov	r2, r3
 8013332:	4b09      	ldr	r3, [pc, #36]	; (8013358 <__assert_func+0x2c>)
 8013334:	681b      	ldr	r3, [r3, #0]
 8013336:	4605      	mov	r5, r0
 8013338:	68d8      	ldr	r0, [r3, #12]
 801333a:	b14c      	cbz	r4, 8013350 <__assert_func+0x24>
 801333c:	4b07      	ldr	r3, [pc, #28]	; (801335c <__assert_func+0x30>)
 801333e:	9100      	str	r1, [sp, #0]
 8013340:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013344:	4906      	ldr	r1, [pc, #24]	; (8013360 <__assert_func+0x34>)
 8013346:	462b      	mov	r3, r5
 8013348:	f000 f81e 	bl	8013388 <fiprintf>
 801334c:	f000 fab4 	bl	80138b8 <abort>
 8013350:	4b04      	ldr	r3, [pc, #16]	; (8013364 <__assert_func+0x38>)
 8013352:	461c      	mov	r4, r3
 8013354:	e7f3      	b.n	801333e <__assert_func+0x12>
 8013356:	bf00      	nop
 8013358:	20000260 	.word	0x20000260
 801335c:	08015a35 	.word	0x08015a35
 8013360:	08015a42 	.word	0x08015a42
 8013364:	08015a70 	.word	0x08015a70

08013368 <_close_r>:
 8013368:	b538      	push	{r3, r4, r5, lr}
 801336a:	4d06      	ldr	r5, [pc, #24]	; (8013384 <_close_r+0x1c>)
 801336c:	2300      	movs	r3, #0
 801336e:	4604      	mov	r4, r0
 8013370:	4608      	mov	r0, r1
 8013372:	602b      	str	r3, [r5, #0]
 8013374:	f7f3 fbd9 	bl	8006b2a <_close>
 8013378:	1c43      	adds	r3, r0, #1
 801337a:	d102      	bne.n	8013382 <_close_r+0x1a>
 801337c:	682b      	ldr	r3, [r5, #0]
 801337e:	b103      	cbz	r3, 8013382 <_close_r+0x1a>
 8013380:	6023      	str	r3, [r4, #0]
 8013382:	bd38      	pop	{r3, r4, r5, pc}
 8013384:	20003990 	.word	0x20003990

08013388 <fiprintf>:
 8013388:	b40e      	push	{r1, r2, r3}
 801338a:	b503      	push	{r0, r1, lr}
 801338c:	4601      	mov	r1, r0
 801338e:	ab03      	add	r3, sp, #12
 8013390:	4805      	ldr	r0, [pc, #20]	; (80133a8 <fiprintf+0x20>)
 8013392:	f853 2b04 	ldr.w	r2, [r3], #4
 8013396:	6800      	ldr	r0, [r0, #0]
 8013398:	9301      	str	r3, [sp, #4]
 801339a:	f000 f88b 	bl	80134b4 <_vfiprintf_r>
 801339e:	b002      	add	sp, #8
 80133a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80133a4:	b003      	add	sp, #12
 80133a6:	4770      	bx	lr
 80133a8:	20000260 	.word	0x20000260

080133ac <_lseek_r>:
 80133ac:	b538      	push	{r3, r4, r5, lr}
 80133ae:	4d07      	ldr	r5, [pc, #28]	; (80133cc <_lseek_r+0x20>)
 80133b0:	4604      	mov	r4, r0
 80133b2:	4608      	mov	r0, r1
 80133b4:	4611      	mov	r1, r2
 80133b6:	2200      	movs	r2, #0
 80133b8:	602a      	str	r2, [r5, #0]
 80133ba:	461a      	mov	r2, r3
 80133bc:	f7f3 fbdc 	bl	8006b78 <_lseek>
 80133c0:	1c43      	adds	r3, r0, #1
 80133c2:	d102      	bne.n	80133ca <_lseek_r+0x1e>
 80133c4:	682b      	ldr	r3, [r5, #0]
 80133c6:	b103      	cbz	r3, 80133ca <_lseek_r+0x1e>
 80133c8:	6023      	str	r3, [r4, #0]
 80133ca:	bd38      	pop	{r3, r4, r5, pc}
 80133cc:	20003990 	.word	0x20003990

080133d0 <memmove>:
 80133d0:	4288      	cmp	r0, r1
 80133d2:	b510      	push	{r4, lr}
 80133d4:	eb01 0402 	add.w	r4, r1, r2
 80133d8:	d902      	bls.n	80133e0 <memmove+0x10>
 80133da:	4284      	cmp	r4, r0
 80133dc:	4623      	mov	r3, r4
 80133de:	d807      	bhi.n	80133f0 <memmove+0x20>
 80133e0:	1e43      	subs	r3, r0, #1
 80133e2:	42a1      	cmp	r1, r4
 80133e4:	d008      	beq.n	80133f8 <memmove+0x28>
 80133e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80133ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 80133ee:	e7f8      	b.n	80133e2 <memmove+0x12>
 80133f0:	4402      	add	r2, r0
 80133f2:	4601      	mov	r1, r0
 80133f4:	428a      	cmp	r2, r1
 80133f6:	d100      	bne.n	80133fa <memmove+0x2a>
 80133f8:	bd10      	pop	{r4, pc}
 80133fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80133fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013402:	e7f7      	b.n	80133f4 <memmove+0x24>

08013404 <_realloc_r>:
 8013404:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013408:	4680      	mov	r8, r0
 801340a:	4614      	mov	r4, r2
 801340c:	460e      	mov	r6, r1
 801340e:	b921      	cbnz	r1, 801341a <_realloc_r+0x16>
 8013410:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013414:	4611      	mov	r1, r2
 8013416:	f7fc bab9 	b.w	800f98c <_malloc_r>
 801341a:	b92a      	cbnz	r2, 8013428 <_realloc_r+0x24>
 801341c:	f7fc fa4a 	bl	800f8b4 <_free_r>
 8013420:	4625      	mov	r5, r4
 8013422:	4628      	mov	r0, r5
 8013424:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013428:	f000 fc6a 	bl	8013d00 <_malloc_usable_size_r>
 801342c:	4284      	cmp	r4, r0
 801342e:	4607      	mov	r7, r0
 8013430:	d802      	bhi.n	8013438 <_realloc_r+0x34>
 8013432:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8013436:	d812      	bhi.n	801345e <_realloc_r+0x5a>
 8013438:	4621      	mov	r1, r4
 801343a:	4640      	mov	r0, r8
 801343c:	f7fc faa6 	bl	800f98c <_malloc_r>
 8013440:	4605      	mov	r5, r0
 8013442:	2800      	cmp	r0, #0
 8013444:	d0ed      	beq.n	8013422 <_realloc_r+0x1e>
 8013446:	42bc      	cmp	r4, r7
 8013448:	4622      	mov	r2, r4
 801344a:	4631      	mov	r1, r6
 801344c:	bf28      	it	cs
 801344e:	463a      	movcs	r2, r7
 8013450:	f7fc fa04 	bl	800f85c <memcpy>
 8013454:	4631      	mov	r1, r6
 8013456:	4640      	mov	r0, r8
 8013458:	f7fc fa2c 	bl	800f8b4 <_free_r>
 801345c:	e7e1      	b.n	8013422 <_realloc_r+0x1e>
 801345e:	4635      	mov	r5, r6
 8013460:	e7df      	b.n	8013422 <_realloc_r+0x1e>

08013462 <__sfputc_r>:
 8013462:	6893      	ldr	r3, [r2, #8]
 8013464:	3b01      	subs	r3, #1
 8013466:	2b00      	cmp	r3, #0
 8013468:	b410      	push	{r4}
 801346a:	6093      	str	r3, [r2, #8]
 801346c:	da08      	bge.n	8013480 <__sfputc_r+0x1e>
 801346e:	6994      	ldr	r4, [r2, #24]
 8013470:	42a3      	cmp	r3, r4
 8013472:	db01      	blt.n	8013478 <__sfputc_r+0x16>
 8013474:	290a      	cmp	r1, #10
 8013476:	d103      	bne.n	8013480 <__sfputc_r+0x1e>
 8013478:	f85d 4b04 	ldr.w	r4, [sp], #4
 801347c:	f000 b95c 	b.w	8013738 <__swbuf_r>
 8013480:	6813      	ldr	r3, [r2, #0]
 8013482:	1c58      	adds	r0, r3, #1
 8013484:	6010      	str	r0, [r2, #0]
 8013486:	7019      	strb	r1, [r3, #0]
 8013488:	4608      	mov	r0, r1
 801348a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801348e:	4770      	bx	lr

08013490 <__sfputs_r>:
 8013490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013492:	4606      	mov	r6, r0
 8013494:	460f      	mov	r7, r1
 8013496:	4614      	mov	r4, r2
 8013498:	18d5      	adds	r5, r2, r3
 801349a:	42ac      	cmp	r4, r5
 801349c:	d101      	bne.n	80134a2 <__sfputs_r+0x12>
 801349e:	2000      	movs	r0, #0
 80134a0:	e007      	b.n	80134b2 <__sfputs_r+0x22>
 80134a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80134a6:	463a      	mov	r2, r7
 80134a8:	4630      	mov	r0, r6
 80134aa:	f7ff ffda 	bl	8013462 <__sfputc_r>
 80134ae:	1c43      	adds	r3, r0, #1
 80134b0:	d1f3      	bne.n	801349a <__sfputs_r+0xa>
 80134b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080134b4 <_vfiprintf_r>:
 80134b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134b8:	460d      	mov	r5, r1
 80134ba:	b09d      	sub	sp, #116	; 0x74
 80134bc:	4614      	mov	r4, r2
 80134be:	4698      	mov	r8, r3
 80134c0:	4606      	mov	r6, r0
 80134c2:	b118      	cbz	r0, 80134cc <_vfiprintf_r+0x18>
 80134c4:	6983      	ldr	r3, [r0, #24]
 80134c6:	b90b      	cbnz	r3, 80134cc <_vfiprintf_r+0x18>
 80134c8:	f000 fb18 	bl	8013afc <__sinit>
 80134cc:	4b89      	ldr	r3, [pc, #548]	; (80136f4 <_vfiprintf_r+0x240>)
 80134ce:	429d      	cmp	r5, r3
 80134d0:	d11b      	bne.n	801350a <_vfiprintf_r+0x56>
 80134d2:	6875      	ldr	r5, [r6, #4]
 80134d4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80134d6:	07d9      	lsls	r1, r3, #31
 80134d8:	d405      	bmi.n	80134e6 <_vfiprintf_r+0x32>
 80134da:	89ab      	ldrh	r3, [r5, #12]
 80134dc:	059a      	lsls	r2, r3, #22
 80134de:	d402      	bmi.n	80134e6 <_vfiprintf_r+0x32>
 80134e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80134e2:	f7ff f87c 	bl	80125de <__retarget_lock_acquire_recursive>
 80134e6:	89ab      	ldrh	r3, [r5, #12]
 80134e8:	071b      	lsls	r3, r3, #28
 80134ea:	d501      	bpl.n	80134f0 <_vfiprintf_r+0x3c>
 80134ec:	692b      	ldr	r3, [r5, #16]
 80134ee:	b9eb      	cbnz	r3, 801352c <_vfiprintf_r+0x78>
 80134f0:	4629      	mov	r1, r5
 80134f2:	4630      	mov	r0, r6
 80134f4:	f000 f972 	bl	80137dc <__swsetup_r>
 80134f8:	b1c0      	cbz	r0, 801352c <_vfiprintf_r+0x78>
 80134fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80134fc:	07dc      	lsls	r4, r3, #31
 80134fe:	d50e      	bpl.n	801351e <_vfiprintf_r+0x6a>
 8013500:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013504:	b01d      	add	sp, #116	; 0x74
 8013506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801350a:	4b7b      	ldr	r3, [pc, #492]	; (80136f8 <_vfiprintf_r+0x244>)
 801350c:	429d      	cmp	r5, r3
 801350e:	d101      	bne.n	8013514 <_vfiprintf_r+0x60>
 8013510:	68b5      	ldr	r5, [r6, #8]
 8013512:	e7df      	b.n	80134d4 <_vfiprintf_r+0x20>
 8013514:	4b79      	ldr	r3, [pc, #484]	; (80136fc <_vfiprintf_r+0x248>)
 8013516:	429d      	cmp	r5, r3
 8013518:	bf08      	it	eq
 801351a:	68f5      	ldreq	r5, [r6, #12]
 801351c:	e7da      	b.n	80134d4 <_vfiprintf_r+0x20>
 801351e:	89ab      	ldrh	r3, [r5, #12]
 8013520:	0598      	lsls	r0, r3, #22
 8013522:	d4ed      	bmi.n	8013500 <_vfiprintf_r+0x4c>
 8013524:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013526:	f7ff f85b 	bl	80125e0 <__retarget_lock_release_recursive>
 801352a:	e7e9      	b.n	8013500 <_vfiprintf_r+0x4c>
 801352c:	2300      	movs	r3, #0
 801352e:	9309      	str	r3, [sp, #36]	; 0x24
 8013530:	2320      	movs	r3, #32
 8013532:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013536:	f8cd 800c 	str.w	r8, [sp, #12]
 801353a:	2330      	movs	r3, #48	; 0x30
 801353c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8013700 <_vfiprintf_r+0x24c>
 8013540:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013544:	f04f 0901 	mov.w	r9, #1
 8013548:	4623      	mov	r3, r4
 801354a:	469a      	mov	sl, r3
 801354c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013550:	b10a      	cbz	r2, 8013556 <_vfiprintf_r+0xa2>
 8013552:	2a25      	cmp	r2, #37	; 0x25
 8013554:	d1f9      	bne.n	801354a <_vfiprintf_r+0x96>
 8013556:	ebba 0b04 	subs.w	fp, sl, r4
 801355a:	d00b      	beq.n	8013574 <_vfiprintf_r+0xc0>
 801355c:	465b      	mov	r3, fp
 801355e:	4622      	mov	r2, r4
 8013560:	4629      	mov	r1, r5
 8013562:	4630      	mov	r0, r6
 8013564:	f7ff ff94 	bl	8013490 <__sfputs_r>
 8013568:	3001      	adds	r0, #1
 801356a:	f000 80aa 	beq.w	80136c2 <_vfiprintf_r+0x20e>
 801356e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013570:	445a      	add	r2, fp
 8013572:	9209      	str	r2, [sp, #36]	; 0x24
 8013574:	f89a 3000 	ldrb.w	r3, [sl]
 8013578:	2b00      	cmp	r3, #0
 801357a:	f000 80a2 	beq.w	80136c2 <_vfiprintf_r+0x20e>
 801357e:	2300      	movs	r3, #0
 8013580:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8013584:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013588:	f10a 0a01 	add.w	sl, sl, #1
 801358c:	9304      	str	r3, [sp, #16]
 801358e:	9307      	str	r3, [sp, #28]
 8013590:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013594:	931a      	str	r3, [sp, #104]	; 0x68
 8013596:	4654      	mov	r4, sl
 8013598:	2205      	movs	r2, #5
 801359a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801359e:	4858      	ldr	r0, [pc, #352]	; (8013700 <_vfiprintf_r+0x24c>)
 80135a0:	f7ec fe1e 	bl	80001e0 <memchr>
 80135a4:	9a04      	ldr	r2, [sp, #16]
 80135a6:	b9d8      	cbnz	r0, 80135e0 <_vfiprintf_r+0x12c>
 80135a8:	06d1      	lsls	r1, r2, #27
 80135aa:	bf44      	itt	mi
 80135ac:	2320      	movmi	r3, #32
 80135ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80135b2:	0713      	lsls	r3, r2, #28
 80135b4:	bf44      	itt	mi
 80135b6:	232b      	movmi	r3, #43	; 0x2b
 80135b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80135bc:	f89a 3000 	ldrb.w	r3, [sl]
 80135c0:	2b2a      	cmp	r3, #42	; 0x2a
 80135c2:	d015      	beq.n	80135f0 <_vfiprintf_r+0x13c>
 80135c4:	9a07      	ldr	r2, [sp, #28]
 80135c6:	4654      	mov	r4, sl
 80135c8:	2000      	movs	r0, #0
 80135ca:	f04f 0c0a 	mov.w	ip, #10
 80135ce:	4621      	mov	r1, r4
 80135d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80135d4:	3b30      	subs	r3, #48	; 0x30
 80135d6:	2b09      	cmp	r3, #9
 80135d8:	d94e      	bls.n	8013678 <_vfiprintf_r+0x1c4>
 80135da:	b1b0      	cbz	r0, 801360a <_vfiprintf_r+0x156>
 80135dc:	9207      	str	r2, [sp, #28]
 80135de:	e014      	b.n	801360a <_vfiprintf_r+0x156>
 80135e0:	eba0 0308 	sub.w	r3, r0, r8
 80135e4:	fa09 f303 	lsl.w	r3, r9, r3
 80135e8:	4313      	orrs	r3, r2
 80135ea:	9304      	str	r3, [sp, #16]
 80135ec:	46a2      	mov	sl, r4
 80135ee:	e7d2      	b.n	8013596 <_vfiprintf_r+0xe2>
 80135f0:	9b03      	ldr	r3, [sp, #12]
 80135f2:	1d19      	adds	r1, r3, #4
 80135f4:	681b      	ldr	r3, [r3, #0]
 80135f6:	9103      	str	r1, [sp, #12]
 80135f8:	2b00      	cmp	r3, #0
 80135fa:	bfbb      	ittet	lt
 80135fc:	425b      	neglt	r3, r3
 80135fe:	f042 0202 	orrlt.w	r2, r2, #2
 8013602:	9307      	strge	r3, [sp, #28]
 8013604:	9307      	strlt	r3, [sp, #28]
 8013606:	bfb8      	it	lt
 8013608:	9204      	strlt	r2, [sp, #16]
 801360a:	7823      	ldrb	r3, [r4, #0]
 801360c:	2b2e      	cmp	r3, #46	; 0x2e
 801360e:	d10c      	bne.n	801362a <_vfiprintf_r+0x176>
 8013610:	7863      	ldrb	r3, [r4, #1]
 8013612:	2b2a      	cmp	r3, #42	; 0x2a
 8013614:	d135      	bne.n	8013682 <_vfiprintf_r+0x1ce>
 8013616:	9b03      	ldr	r3, [sp, #12]
 8013618:	1d1a      	adds	r2, r3, #4
 801361a:	681b      	ldr	r3, [r3, #0]
 801361c:	9203      	str	r2, [sp, #12]
 801361e:	2b00      	cmp	r3, #0
 8013620:	bfb8      	it	lt
 8013622:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8013626:	3402      	adds	r4, #2
 8013628:	9305      	str	r3, [sp, #20]
 801362a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8013710 <_vfiprintf_r+0x25c>
 801362e:	7821      	ldrb	r1, [r4, #0]
 8013630:	2203      	movs	r2, #3
 8013632:	4650      	mov	r0, sl
 8013634:	f7ec fdd4 	bl	80001e0 <memchr>
 8013638:	b140      	cbz	r0, 801364c <_vfiprintf_r+0x198>
 801363a:	2340      	movs	r3, #64	; 0x40
 801363c:	eba0 000a 	sub.w	r0, r0, sl
 8013640:	fa03 f000 	lsl.w	r0, r3, r0
 8013644:	9b04      	ldr	r3, [sp, #16]
 8013646:	4303      	orrs	r3, r0
 8013648:	3401      	adds	r4, #1
 801364a:	9304      	str	r3, [sp, #16]
 801364c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013650:	482c      	ldr	r0, [pc, #176]	; (8013704 <_vfiprintf_r+0x250>)
 8013652:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013656:	2206      	movs	r2, #6
 8013658:	f7ec fdc2 	bl	80001e0 <memchr>
 801365c:	2800      	cmp	r0, #0
 801365e:	d03f      	beq.n	80136e0 <_vfiprintf_r+0x22c>
 8013660:	4b29      	ldr	r3, [pc, #164]	; (8013708 <_vfiprintf_r+0x254>)
 8013662:	bb1b      	cbnz	r3, 80136ac <_vfiprintf_r+0x1f8>
 8013664:	9b03      	ldr	r3, [sp, #12]
 8013666:	3307      	adds	r3, #7
 8013668:	f023 0307 	bic.w	r3, r3, #7
 801366c:	3308      	adds	r3, #8
 801366e:	9303      	str	r3, [sp, #12]
 8013670:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013672:	443b      	add	r3, r7
 8013674:	9309      	str	r3, [sp, #36]	; 0x24
 8013676:	e767      	b.n	8013548 <_vfiprintf_r+0x94>
 8013678:	fb0c 3202 	mla	r2, ip, r2, r3
 801367c:	460c      	mov	r4, r1
 801367e:	2001      	movs	r0, #1
 8013680:	e7a5      	b.n	80135ce <_vfiprintf_r+0x11a>
 8013682:	2300      	movs	r3, #0
 8013684:	3401      	adds	r4, #1
 8013686:	9305      	str	r3, [sp, #20]
 8013688:	4619      	mov	r1, r3
 801368a:	f04f 0c0a 	mov.w	ip, #10
 801368e:	4620      	mov	r0, r4
 8013690:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013694:	3a30      	subs	r2, #48	; 0x30
 8013696:	2a09      	cmp	r2, #9
 8013698:	d903      	bls.n	80136a2 <_vfiprintf_r+0x1ee>
 801369a:	2b00      	cmp	r3, #0
 801369c:	d0c5      	beq.n	801362a <_vfiprintf_r+0x176>
 801369e:	9105      	str	r1, [sp, #20]
 80136a0:	e7c3      	b.n	801362a <_vfiprintf_r+0x176>
 80136a2:	fb0c 2101 	mla	r1, ip, r1, r2
 80136a6:	4604      	mov	r4, r0
 80136a8:	2301      	movs	r3, #1
 80136aa:	e7f0      	b.n	801368e <_vfiprintf_r+0x1da>
 80136ac:	ab03      	add	r3, sp, #12
 80136ae:	9300      	str	r3, [sp, #0]
 80136b0:	462a      	mov	r2, r5
 80136b2:	4b16      	ldr	r3, [pc, #88]	; (801370c <_vfiprintf_r+0x258>)
 80136b4:	a904      	add	r1, sp, #16
 80136b6:	4630      	mov	r0, r6
 80136b8:	f7fc fa7c 	bl	800fbb4 <_printf_float>
 80136bc:	4607      	mov	r7, r0
 80136be:	1c78      	adds	r0, r7, #1
 80136c0:	d1d6      	bne.n	8013670 <_vfiprintf_r+0x1bc>
 80136c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80136c4:	07d9      	lsls	r1, r3, #31
 80136c6:	d405      	bmi.n	80136d4 <_vfiprintf_r+0x220>
 80136c8:	89ab      	ldrh	r3, [r5, #12]
 80136ca:	059a      	lsls	r2, r3, #22
 80136cc:	d402      	bmi.n	80136d4 <_vfiprintf_r+0x220>
 80136ce:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80136d0:	f7fe ff86 	bl	80125e0 <__retarget_lock_release_recursive>
 80136d4:	89ab      	ldrh	r3, [r5, #12]
 80136d6:	065b      	lsls	r3, r3, #25
 80136d8:	f53f af12 	bmi.w	8013500 <_vfiprintf_r+0x4c>
 80136dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80136de:	e711      	b.n	8013504 <_vfiprintf_r+0x50>
 80136e0:	ab03      	add	r3, sp, #12
 80136e2:	9300      	str	r3, [sp, #0]
 80136e4:	462a      	mov	r2, r5
 80136e6:	4b09      	ldr	r3, [pc, #36]	; (801370c <_vfiprintf_r+0x258>)
 80136e8:	a904      	add	r1, sp, #16
 80136ea:	4630      	mov	r0, r6
 80136ec:	f7fc fd06 	bl	80100fc <_printf_i>
 80136f0:	e7e4      	b.n	80136bc <_vfiprintf_r+0x208>
 80136f2:	bf00      	nop
 80136f4:	08015a94 	.word	0x08015a94
 80136f8:	08015ab4 	.word	0x08015ab4
 80136fc:	08015a74 	.word	0x08015a74
 8013700:	08015a24 	.word	0x08015a24
 8013704:	08015a2e 	.word	0x08015a2e
 8013708:	0800fbb5 	.word	0x0800fbb5
 801370c:	08013491 	.word	0x08013491
 8013710:	08015a2a 	.word	0x08015a2a

08013714 <_read_r>:
 8013714:	b538      	push	{r3, r4, r5, lr}
 8013716:	4d07      	ldr	r5, [pc, #28]	; (8013734 <_read_r+0x20>)
 8013718:	4604      	mov	r4, r0
 801371a:	4608      	mov	r0, r1
 801371c:	4611      	mov	r1, r2
 801371e:	2200      	movs	r2, #0
 8013720:	602a      	str	r2, [r5, #0]
 8013722:	461a      	mov	r2, r3
 8013724:	f7f3 f9c8 	bl	8006ab8 <_read>
 8013728:	1c43      	adds	r3, r0, #1
 801372a:	d102      	bne.n	8013732 <_read_r+0x1e>
 801372c:	682b      	ldr	r3, [r5, #0]
 801372e:	b103      	cbz	r3, 8013732 <_read_r+0x1e>
 8013730:	6023      	str	r3, [r4, #0]
 8013732:	bd38      	pop	{r3, r4, r5, pc}
 8013734:	20003990 	.word	0x20003990

08013738 <__swbuf_r>:
 8013738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801373a:	460e      	mov	r6, r1
 801373c:	4614      	mov	r4, r2
 801373e:	4605      	mov	r5, r0
 8013740:	b118      	cbz	r0, 801374a <__swbuf_r+0x12>
 8013742:	6983      	ldr	r3, [r0, #24]
 8013744:	b90b      	cbnz	r3, 801374a <__swbuf_r+0x12>
 8013746:	f000 f9d9 	bl	8013afc <__sinit>
 801374a:	4b21      	ldr	r3, [pc, #132]	; (80137d0 <__swbuf_r+0x98>)
 801374c:	429c      	cmp	r4, r3
 801374e:	d12b      	bne.n	80137a8 <__swbuf_r+0x70>
 8013750:	686c      	ldr	r4, [r5, #4]
 8013752:	69a3      	ldr	r3, [r4, #24]
 8013754:	60a3      	str	r3, [r4, #8]
 8013756:	89a3      	ldrh	r3, [r4, #12]
 8013758:	071a      	lsls	r2, r3, #28
 801375a:	d52f      	bpl.n	80137bc <__swbuf_r+0x84>
 801375c:	6923      	ldr	r3, [r4, #16]
 801375e:	b36b      	cbz	r3, 80137bc <__swbuf_r+0x84>
 8013760:	6923      	ldr	r3, [r4, #16]
 8013762:	6820      	ldr	r0, [r4, #0]
 8013764:	1ac0      	subs	r0, r0, r3
 8013766:	6963      	ldr	r3, [r4, #20]
 8013768:	b2f6      	uxtb	r6, r6
 801376a:	4283      	cmp	r3, r0
 801376c:	4637      	mov	r7, r6
 801376e:	dc04      	bgt.n	801377a <__swbuf_r+0x42>
 8013770:	4621      	mov	r1, r4
 8013772:	4628      	mov	r0, r5
 8013774:	f000 f92e 	bl	80139d4 <_fflush_r>
 8013778:	bb30      	cbnz	r0, 80137c8 <__swbuf_r+0x90>
 801377a:	68a3      	ldr	r3, [r4, #8]
 801377c:	3b01      	subs	r3, #1
 801377e:	60a3      	str	r3, [r4, #8]
 8013780:	6823      	ldr	r3, [r4, #0]
 8013782:	1c5a      	adds	r2, r3, #1
 8013784:	6022      	str	r2, [r4, #0]
 8013786:	701e      	strb	r6, [r3, #0]
 8013788:	6963      	ldr	r3, [r4, #20]
 801378a:	3001      	adds	r0, #1
 801378c:	4283      	cmp	r3, r0
 801378e:	d004      	beq.n	801379a <__swbuf_r+0x62>
 8013790:	89a3      	ldrh	r3, [r4, #12]
 8013792:	07db      	lsls	r3, r3, #31
 8013794:	d506      	bpl.n	80137a4 <__swbuf_r+0x6c>
 8013796:	2e0a      	cmp	r6, #10
 8013798:	d104      	bne.n	80137a4 <__swbuf_r+0x6c>
 801379a:	4621      	mov	r1, r4
 801379c:	4628      	mov	r0, r5
 801379e:	f000 f919 	bl	80139d4 <_fflush_r>
 80137a2:	b988      	cbnz	r0, 80137c8 <__swbuf_r+0x90>
 80137a4:	4638      	mov	r0, r7
 80137a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80137a8:	4b0a      	ldr	r3, [pc, #40]	; (80137d4 <__swbuf_r+0x9c>)
 80137aa:	429c      	cmp	r4, r3
 80137ac:	d101      	bne.n	80137b2 <__swbuf_r+0x7a>
 80137ae:	68ac      	ldr	r4, [r5, #8]
 80137b0:	e7cf      	b.n	8013752 <__swbuf_r+0x1a>
 80137b2:	4b09      	ldr	r3, [pc, #36]	; (80137d8 <__swbuf_r+0xa0>)
 80137b4:	429c      	cmp	r4, r3
 80137b6:	bf08      	it	eq
 80137b8:	68ec      	ldreq	r4, [r5, #12]
 80137ba:	e7ca      	b.n	8013752 <__swbuf_r+0x1a>
 80137bc:	4621      	mov	r1, r4
 80137be:	4628      	mov	r0, r5
 80137c0:	f000 f80c 	bl	80137dc <__swsetup_r>
 80137c4:	2800      	cmp	r0, #0
 80137c6:	d0cb      	beq.n	8013760 <__swbuf_r+0x28>
 80137c8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80137cc:	e7ea      	b.n	80137a4 <__swbuf_r+0x6c>
 80137ce:	bf00      	nop
 80137d0:	08015a94 	.word	0x08015a94
 80137d4:	08015ab4 	.word	0x08015ab4
 80137d8:	08015a74 	.word	0x08015a74

080137dc <__swsetup_r>:
 80137dc:	4b32      	ldr	r3, [pc, #200]	; (80138a8 <__swsetup_r+0xcc>)
 80137de:	b570      	push	{r4, r5, r6, lr}
 80137e0:	681d      	ldr	r5, [r3, #0]
 80137e2:	4606      	mov	r6, r0
 80137e4:	460c      	mov	r4, r1
 80137e6:	b125      	cbz	r5, 80137f2 <__swsetup_r+0x16>
 80137e8:	69ab      	ldr	r3, [r5, #24]
 80137ea:	b913      	cbnz	r3, 80137f2 <__swsetup_r+0x16>
 80137ec:	4628      	mov	r0, r5
 80137ee:	f000 f985 	bl	8013afc <__sinit>
 80137f2:	4b2e      	ldr	r3, [pc, #184]	; (80138ac <__swsetup_r+0xd0>)
 80137f4:	429c      	cmp	r4, r3
 80137f6:	d10f      	bne.n	8013818 <__swsetup_r+0x3c>
 80137f8:	686c      	ldr	r4, [r5, #4]
 80137fa:	89a3      	ldrh	r3, [r4, #12]
 80137fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013800:	0719      	lsls	r1, r3, #28
 8013802:	d42c      	bmi.n	801385e <__swsetup_r+0x82>
 8013804:	06dd      	lsls	r5, r3, #27
 8013806:	d411      	bmi.n	801382c <__swsetup_r+0x50>
 8013808:	2309      	movs	r3, #9
 801380a:	6033      	str	r3, [r6, #0]
 801380c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8013810:	81a3      	strh	r3, [r4, #12]
 8013812:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013816:	e03e      	b.n	8013896 <__swsetup_r+0xba>
 8013818:	4b25      	ldr	r3, [pc, #148]	; (80138b0 <__swsetup_r+0xd4>)
 801381a:	429c      	cmp	r4, r3
 801381c:	d101      	bne.n	8013822 <__swsetup_r+0x46>
 801381e:	68ac      	ldr	r4, [r5, #8]
 8013820:	e7eb      	b.n	80137fa <__swsetup_r+0x1e>
 8013822:	4b24      	ldr	r3, [pc, #144]	; (80138b4 <__swsetup_r+0xd8>)
 8013824:	429c      	cmp	r4, r3
 8013826:	bf08      	it	eq
 8013828:	68ec      	ldreq	r4, [r5, #12]
 801382a:	e7e6      	b.n	80137fa <__swsetup_r+0x1e>
 801382c:	0758      	lsls	r0, r3, #29
 801382e:	d512      	bpl.n	8013856 <__swsetup_r+0x7a>
 8013830:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013832:	b141      	cbz	r1, 8013846 <__swsetup_r+0x6a>
 8013834:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013838:	4299      	cmp	r1, r3
 801383a:	d002      	beq.n	8013842 <__swsetup_r+0x66>
 801383c:	4630      	mov	r0, r6
 801383e:	f7fc f839 	bl	800f8b4 <_free_r>
 8013842:	2300      	movs	r3, #0
 8013844:	6363      	str	r3, [r4, #52]	; 0x34
 8013846:	89a3      	ldrh	r3, [r4, #12]
 8013848:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801384c:	81a3      	strh	r3, [r4, #12]
 801384e:	2300      	movs	r3, #0
 8013850:	6063      	str	r3, [r4, #4]
 8013852:	6923      	ldr	r3, [r4, #16]
 8013854:	6023      	str	r3, [r4, #0]
 8013856:	89a3      	ldrh	r3, [r4, #12]
 8013858:	f043 0308 	orr.w	r3, r3, #8
 801385c:	81a3      	strh	r3, [r4, #12]
 801385e:	6923      	ldr	r3, [r4, #16]
 8013860:	b94b      	cbnz	r3, 8013876 <__swsetup_r+0x9a>
 8013862:	89a3      	ldrh	r3, [r4, #12]
 8013864:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013868:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801386c:	d003      	beq.n	8013876 <__swsetup_r+0x9a>
 801386e:	4621      	mov	r1, r4
 8013870:	4630      	mov	r0, r6
 8013872:	f000 fa05 	bl	8013c80 <__smakebuf_r>
 8013876:	89a0      	ldrh	r0, [r4, #12]
 8013878:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801387c:	f010 0301 	ands.w	r3, r0, #1
 8013880:	d00a      	beq.n	8013898 <__swsetup_r+0xbc>
 8013882:	2300      	movs	r3, #0
 8013884:	60a3      	str	r3, [r4, #8]
 8013886:	6963      	ldr	r3, [r4, #20]
 8013888:	425b      	negs	r3, r3
 801388a:	61a3      	str	r3, [r4, #24]
 801388c:	6923      	ldr	r3, [r4, #16]
 801388e:	b943      	cbnz	r3, 80138a2 <__swsetup_r+0xc6>
 8013890:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8013894:	d1ba      	bne.n	801380c <__swsetup_r+0x30>
 8013896:	bd70      	pop	{r4, r5, r6, pc}
 8013898:	0781      	lsls	r1, r0, #30
 801389a:	bf58      	it	pl
 801389c:	6963      	ldrpl	r3, [r4, #20]
 801389e:	60a3      	str	r3, [r4, #8]
 80138a0:	e7f4      	b.n	801388c <__swsetup_r+0xb0>
 80138a2:	2000      	movs	r0, #0
 80138a4:	e7f7      	b.n	8013896 <__swsetup_r+0xba>
 80138a6:	bf00      	nop
 80138a8:	20000260 	.word	0x20000260
 80138ac:	08015a94 	.word	0x08015a94
 80138b0:	08015ab4 	.word	0x08015ab4
 80138b4:	08015a74 	.word	0x08015a74

080138b8 <abort>:
 80138b8:	b508      	push	{r3, lr}
 80138ba:	2006      	movs	r0, #6
 80138bc:	f000 fa50 	bl	8013d60 <raise>
 80138c0:	2001      	movs	r0, #1
 80138c2:	f7f3 f8ef 	bl	8006aa4 <_exit>
	...

080138c8 <__sflush_r>:
 80138c8:	898a      	ldrh	r2, [r1, #12]
 80138ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80138ce:	4605      	mov	r5, r0
 80138d0:	0710      	lsls	r0, r2, #28
 80138d2:	460c      	mov	r4, r1
 80138d4:	d458      	bmi.n	8013988 <__sflush_r+0xc0>
 80138d6:	684b      	ldr	r3, [r1, #4]
 80138d8:	2b00      	cmp	r3, #0
 80138da:	dc05      	bgt.n	80138e8 <__sflush_r+0x20>
 80138dc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80138de:	2b00      	cmp	r3, #0
 80138e0:	dc02      	bgt.n	80138e8 <__sflush_r+0x20>
 80138e2:	2000      	movs	r0, #0
 80138e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80138e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80138ea:	2e00      	cmp	r6, #0
 80138ec:	d0f9      	beq.n	80138e2 <__sflush_r+0x1a>
 80138ee:	2300      	movs	r3, #0
 80138f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80138f4:	682f      	ldr	r7, [r5, #0]
 80138f6:	602b      	str	r3, [r5, #0]
 80138f8:	d032      	beq.n	8013960 <__sflush_r+0x98>
 80138fa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80138fc:	89a3      	ldrh	r3, [r4, #12]
 80138fe:	075a      	lsls	r2, r3, #29
 8013900:	d505      	bpl.n	801390e <__sflush_r+0x46>
 8013902:	6863      	ldr	r3, [r4, #4]
 8013904:	1ac0      	subs	r0, r0, r3
 8013906:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013908:	b10b      	cbz	r3, 801390e <__sflush_r+0x46>
 801390a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801390c:	1ac0      	subs	r0, r0, r3
 801390e:	2300      	movs	r3, #0
 8013910:	4602      	mov	r2, r0
 8013912:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013914:	6a21      	ldr	r1, [r4, #32]
 8013916:	4628      	mov	r0, r5
 8013918:	47b0      	blx	r6
 801391a:	1c43      	adds	r3, r0, #1
 801391c:	89a3      	ldrh	r3, [r4, #12]
 801391e:	d106      	bne.n	801392e <__sflush_r+0x66>
 8013920:	6829      	ldr	r1, [r5, #0]
 8013922:	291d      	cmp	r1, #29
 8013924:	d82c      	bhi.n	8013980 <__sflush_r+0xb8>
 8013926:	4a2a      	ldr	r2, [pc, #168]	; (80139d0 <__sflush_r+0x108>)
 8013928:	40ca      	lsrs	r2, r1
 801392a:	07d6      	lsls	r6, r2, #31
 801392c:	d528      	bpl.n	8013980 <__sflush_r+0xb8>
 801392e:	2200      	movs	r2, #0
 8013930:	6062      	str	r2, [r4, #4]
 8013932:	04d9      	lsls	r1, r3, #19
 8013934:	6922      	ldr	r2, [r4, #16]
 8013936:	6022      	str	r2, [r4, #0]
 8013938:	d504      	bpl.n	8013944 <__sflush_r+0x7c>
 801393a:	1c42      	adds	r2, r0, #1
 801393c:	d101      	bne.n	8013942 <__sflush_r+0x7a>
 801393e:	682b      	ldr	r3, [r5, #0]
 8013940:	b903      	cbnz	r3, 8013944 <__sflush_r+0x7c>
 8013942:	6560      	str	r0, [r4, #84]	; 0x54
 8013944:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013946:	602f      	str	r7, [r5, #0]
 8013948:	2900      	cmp	r1, #0
 801394a:	d0ca      	beq.n	80138e2 <__sflush_r+0x1a>
 801394c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013950:	4299      	cmp	r1, r3
 8013952:	d002      	beq.n	801395a <__sflush_r+0x92>
 8013954:	4628      	mov	r0, r5
 8013956:	f7fb ffad 	bl	800f8b4 <_free_r>
 801395a:	2000      	movs	r0, #0
 801395c:	6360      	str	r0, [r4, #52]	; 0x34
 801395e:	e7c1      	b.n	80138e4 <__sflush_r+0x1c>
 8013960:	6a21      	ldr	r1, [r4, #32]
 8013962:	2301      	movs	r3, #1
 8013964:	4628      	mov	r0, r5
 8013966:	47b0      	blx	r6
 8013968:	1c41      	adds	r1, r0, #1
 801396a:	d1c7      	bne.n	80138fc <__sflush_r+0x34>
 801396c:	682b      	ldr	r3, [r5, #0]
 801396e:	2b00      	cmp	r3, #0
 8013970:	d0c4      	beq.n	80138fc <__sflush_r+0x34>
 8013972:	2b1d      	cmp	r3, #29
 8013974:	d001      	beq.n	801397a <__sflush_r+0xb2>
 8013976:	2b16      	cmp	r3, #22
 8013978:	d101      	bne.n	801397e <__sflush_r+0xb6>
 801397a:	602f      	str	r7, [r5, #0]
 801397c:	e7b1      	b.n	80138e2 <__sflush_r+0x1a>
 801397e:	89a3      	ldrh	r3, [r4, #12]
 8013980:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013984:	81a3      	strh	r3, [r4, #12]
 8013986:	e7ad      	b.n	80138e4 <__sflush_r+0x1c>
 8013988:	690f      	ldr	r7, [r1, #16]
 801398a:	2f00      	cmp	r7, #0
 801398c:	d0a9      	beq.n	80138e2 <__sflush_r+0x1a>
 801398e:	0793      	lsls	r3, r2, #30
 8013990:	680e      	ldr	r6, [r1, #0]
 8013992:	bf08      	it	eq
 8013994:	694b      	ldreq	r3, [r1, #20]
 8013996:	600f      	str	r7, [r1, #0]
 8013998:	bf18      	it	ne
 801399a:	2300      	movne	r3, #0
 801399c:	eba6 0807 	sub.w	r8, r6, r7
 80139a0:	608b      	str	r3, [r1, #8]
 80139a2:	f1b8 0f00 	cmp.w	r8, #0
 80139a6:	dd9c      	ble.n	80138e2 <__sflush_r+0x1a>
 80139a8:	6a21      	ldr	r1, [r4, #32]
 80139aa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80139ac:	4643      	mov	r3, r8
 80139ae:	463a      	mov	r2, r7
 80139b0:	4628      	mov	r0, r5
 80139b2:	47b0      	blx	r6
 80139b4:	2800      	cmp	r0, #0
 80139b6:	dc06      	bgt.n	80139c6 <__sflush_r+0xfe>
 80139b8:	89a3      	ldrh	r3, [r4, #12]
 80139ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80139be:	81a3      	strh	r3, [r4, #12]
 80139c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80139c4:	e78e      	b.n	80138e4 <__sflush_r+0x1c>
 80139c6:	4407      	add	r7, r0
 80139c8:	eba8 0800 	sub.w	r8, r8, r0
 80139cc:	e7e9      	b.n	80139a2 <__sflush_r+0xda>
 80139ce:	bf00      	nop
 80139d0:	20400001 	.word	0x20400001

080139d4 <_fflush_r>:
 80139d4:	b538      	push	{r3, r4, r5, lr}
 80139d6:	690b      	ldr	r3, [r1, #16]
 80139d8:	4605      	mov	r5, r0
 80139da:	460c      	mov	r4, r1
 80139dc:	b913      	cbnz	r3, 80139e4 <_fflush_r+0x10>
 80139de:	2500      	movs	r5, #0
 80139e0:	4628      	mov	r0, r5
 80139e2:	bd38      	pop	{r3, r4, r5, pc}
 80139e4:	b118      	cbz	r0, 80139ee <_fflush_r+0x1a>
 80139e6:	6983      	ldr	r3, [r0, #24]
 80139e8:	b90b      	cbnz	r3, 80139ee <_fflush_r+0x1a>
 80139ea:	f000 f887 	bl	8013afc <__sinit>
 80139ee:	4b14      	ldr	r3, [pc, #80]	; (8013a40 <_fflush_r+0x6c>)
 80139f0:	429c      	cmp	r4, r3
 80139f2:	d11b      	bne.n	8013a2c <_fflush_r+0x58>
 80139f4:	686c      	ldr	r4, [r5, #4]
 80139f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80139fa:	2b00      	cmp	r3, #0
 80139fc:	d0ef      	beq.n	80139de <_fflush_r+0xa>
 80139fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8013a00:	07d0      	lsls	r0, r2, #31
 8013a02:	d404      	bmi.n	8013a0e <_fflush_r+0x3a>
 8013a04:	0599      	lsls	r1, r3, #22
 8013a06:	d402      	bmi.n	8013a0e <_fflush_r+0x3a>
 8013a08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013a0a:	f7fe fde8 	bl	80125de <__retarget_lock_acquire_recursive>
 8013a0e:	4628      	mov	r0, r5
 8013a10:	4621      	mov	r1, r4
 8013a12:	f7ff ff59 	bl	80138c8 <__sflush_r>
 8013a16:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013a18:	07da      	lsls	r2, r3, #31
 8013a1a:	4605      	mov	r5, r0
 8013a1c:	d4e0      	bmi.n	80139e0 <_fflush_r+0xc>
 8013a1e:	89a3      	ldrh	r3, [r4, #12]
 8013a20:	059b      	lsls	r3, r3, #22
 8013a22:	d4dd      	bmi.n	80139e0 <_fflush_r+0xc>
 8013a24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013a26:	f7fe fddb 	bl	80125e0 <__retarget_lock_release_recursive>
 8013a2a:	e7d9      	b.n	80139e0 <_fflush_r+0xc>
 8013a2c:	4b05      	ldr	r3, [pc, #20]	; (8013a44 <_fflush_r+0x70>)
 8013a2e:	429c      	cmp	r4, r3
 8013a30:	d101      	bne.n	8013a36 <_fflush_r+0x62>
 8013a32:	68ac      	ldr	r4, [r5, #8]
 8013a34:	e7df      	b.n	80139f6 <_fflush_r+0x22>
 8013a36:	4b04      	ldr	r3, [pc, #16]	; (8013a48 <_fflush_r+0x74>)
 8013a38:	429c      	cmp	r4, r3
 8013a3a:	bf08      	it	eq
 8013a3c:	68ec      	ldreq	r4, [r5, #12]
 8013a3e:	e7da      	b.n	80139f6 <_fflush_r+0x22>
 8013a40:	08015a94 	.word	0x08015a94
 8013a44:	08015ab4 	.word	0x08015ab4
 8013a48:	08015a74 	.word	0x08015a74

08013a4c <std>:
 8013a4c:	2300      	movs	r3, #0
 8013a4e:	b510      	push	{r4, lr}
 8013a50:	4604      	mov	r4, r0
 8013a52:	e9c0 3300 	strd	r3, r3, [r0]
 8013a56:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013a5a:	6083      	str	r3, [r0, #8]
 8013a5c:	8181      	strh	r1, [r0, #12]
 8013a5e:	6643      	str	r3, [r0, #100]	; 0x64
 8013a60:	81c2      	strh	r2, [r0, #14]
 8013a62:	6183      	str	r3, [r0, #24]
 8013a64:	4619      	mov	r1, r3
 8013a66:	2208      	movs	r2, #8
 8013a68:	305c      	adds	r0, #92	; 0x5c
 8013a6a:	f7fb ff05 	bl	800f878 <memset>
 8013a6e:	4b05      	ldr	r3, [pc, #20]	; (8013a84 <std+0x38>)
 8013a70:	6263      	str	r3, [r4, #36]	; 0x24
 8013a72:	4b05      	ldr	r3, [pc, #20]	; (8013a88 <std+0x3c>)
 8013a74:	62a3      	str	r3, [r4, #40]	; 0x28
 8013a76:	4b05      	ldr	r3, [pc, #20]	; (8013a8c <std+0x40>)
 8013a78:	62e3      	str	r3, [r4, #44]	; 0x2c
 8013a7a:	4b05      	ldr	r3, [pc, #20]	; (8013a90 <std+0x44>)
 8013a7c:	6224      	str	r4, [r4, #32]
 8013a7e:	6323      	str	r3, [r4, #48]	; 0x30
 8013a80:	bd10      	pop	{r4, pc}
 8013a82:	bf00      	nop
 8013a84:	08013269 	.word	0x08013269
 8013a88:	0801328b 	.word	0x0801328b
 8013a8c:	080132c3 	.word	0x080132c3
 8013a90:	080132e7 	.word	0x080132e7

08013a94 <_cleanup_r>:
 8013a94:	4901      	ldr	r1, [pc, #4]	; (8013a9c <_cleanup_r+0x8>)
 8013a96:	f000 b8af 	b.w	8013bf8 <_fwalk_reent>
 8013a9a:	bf00      	nop
 8013a9c:	080139d5 	.word	0x080139d5

08013aa0 <__sfmoreglue>:
 8013aa0:	b570      	push	{r4, r5, r6, lr}
 8013aa2:	2268      	movs	r2, #104	; 0x68
 8013aa4:	1e4d      	subs	r5, r1, #1
 8013aa6:	4355      	muls	r5, r2
 8013aa8:	460e      	mov	r6, r1
 8013aaa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8013aae:	f7fb ff6d 	bl	800f98c <_malloc_r>
 8013ab2:	4604      	mov	r4, r0
 8013ab4:	b140      	cbz	r0, 8013ac8 <__sfmoreglue+0x28>
 8013ab6:	2100      	movs	r1, #0
 8013ab8:	e9c0 1600 	strd	r1, r6, [r0]
 8013abc:	300c      	adds	r0, #12
 8013abe:	60a0      	str	r0, [r4, #8]
 8013ac0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8013ac4:	f7fb fed8 	bl	800f878 <memset>
 8013ac8:	4620      	mov	r0, r4
 8013aca:	bd70      	pop	{r4, r5, r6, pc}

08013acc <__sfp_lock_acquire>:
 8013acc:	4801      	ldr	r0, [pc, #4]	; (8013ad4 <__sfp_lock_acquire+0x8>)
 8013ace:	f7fe bd86 	b.w	80125de <__retarget_lock_acquire_recursive>
 8013ad2:	bf00      	nop
 8013ad4:	2000398d 	.word	0x2000398d

08013ad8 <__sfp_lock_release>:
 8013ad8:	4801      	ldr	r0, [pc, #4]	; (8013ae0 <__sfp_lock_release+0x8>)
 8013ada:	f7fe bd81 	b.w	80125e0 <__retarget_lock_release_recursive>
 8013ade:	bf00      	nop
 8013ae0:	2000398d 	.word	0x2000398d

08013ae4 <__sinit_lock_acquire>:
 8013ae4:	4801      	ldr	r0, [pc, #4]	; (8013aec <__sinit_lock_acquire+0x8>)
 8013ae6:	f7fe bd7a 	b.w	80125de <__retarget_lock_acquire_recursive>
 8013aea:	bf00      	nop
 8013aec:	2000398e 	.word	0x2000398e

08013af0 <__sinit_lock_release>:
 8013af0:	4801      	ldr	r0, [pc, #4]	; (8013af8 <__sinit_lock_release+0x8>)
 8013af2:	f7fe bd75 	b.w	80125e0 <__retarget_lock_release_recursive>
 8013af6:	bf00      	nop
 8013af8:	2000398e 	.word	0x2000398e

08013afc <__sinit>:
 8013afc:	b510      	push	{r4, lr}
 8013afe:	4604      	mov	r4, r0
 8013b00:	f7ff fff0 	bl	8013ae4 <__sinit_lock_acquire>
 8013b04:	69a3      	ldr	r3, [r4, #24]
 8013b06:	b11b      	cbz	r3, 8013b10 <__sinit+0x14>
 8013b08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013b0c:	f7ff bff0 	b.w	8013af0 <__sinit_lock_release>
 8013b10:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8013b14:	6523      	str	r3, [r4, #80]	; 0x50
 8013b16:	4b13      	ldr	r3, [pc, #76]	; (8013b64 <__sinit+0x68>)
 8013b18:	4a13      	ldr	r2, [pc, #76]	; (8013b68 <__sinit+0x6c>)
 8013b1a:	681b      	ldr	r3, [r3, #0]
 8013b1c:	62a2      	str	r2, [r4, #40]	; 0x28
 8013b1e:	42a3      	cmp	r3, r4
 8013b20:	bf04      	itt	eq
 8013b22:	2301      	moveq	r3, #1
 8013b24:	61a3      	streq	r3, [r4, #24]
 8013b26:	4620      	mov	r0, r4
 8013b28:	f000 f820 	bl	8013b6c <__sfp>
 8013b2c:	6060      	str	r0, [r4, #4]
 8013b2e:	4620      	mov	r0, r4
 8013b30:	f000 f81c 	bl	8013b6c <__sfp>
 8013b34:	60a0      	str	r0, [r4, #8]
 8013b36:	4620      	mov	r0, r4
 8013b38:	f000 f818 	bl	8013b6c <__sfp>
 8013b3c:	2200      	movs	r2, #0
 8013b3e:	60e0      	str	r0, [r4, #12]
 8013b40:	2104      	movs	r1, #4
 8013b42:	6860      	ldr	r0, [r4, #4]
 8013b44:	f7ff ff82 	bl	8013a4c <std>
 8013b48:	68a0      	ldr	r0, [r4, #8]
 8013b4a:	2201      	movs	r2, #1
 8013b4c:	2109      	movs	r1, #9
 8013b4e:	f7ff ff7d 	bl	8013a4c <std>
 8013b52:	68e0      	ldr	r0, [r4, #12]
 8013b54:	2202      	movs	r2, #2
 8013b56:	2112      	movs	r1, #18
 8013b58:	f7ff ff78 	bl	8013a4c <std>
 8013b5c:	2301      	movs	r3, #1
 8013b5e:	61a3      	str	r3, [r4, #24]
 8013b60:	e7d2      	b.n	8013b08 <__sinit+0xc>
 8013b62:	bf00      	nop
 8013b64:	08015738 	.word	0x08015738
 8013b68:	08013a95 	.word	0x08013a95

08013b6c <__sfp>:
 8013b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013b6e:	4607      	mov	r7, r0
 8013b70:	f7ff ffac 	bl	8013acc <__sfp_lock_acquire>
 8013b74:	4b1e      	ldr	r3, [pc, #120]	; (8013bf0 <__sfp+0x84>)
 8013b76:	681e      	ldr	r6, [r3, #0]
 8013b78:	69b3      	ldr	r3, [r6, #24]
 8013b7a:	b913      	cbnz	r3, 8013b82 <__sfp+0x16>
 8013b7c:	4630      	mov	r0, r6
 8013b7e:	f7ff ffbd 	bl	8013afc <__sinit>
 8013b82:	3648      	adds	r6, #72	; 0x48
 8013b84:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8013b88:	3b01      	subs	r3, #1
 8013b8a:	d503      	bpl.n	8013b94 <__sfp+0x28>
 8013b8c:	6833      	ldr	r3, [r6, #0]
 8013b8e:	b30b      	cbz	r3, 8013bd4 <__sfp+0x68>
 8013b90:	6836      	ldr	r6, [r6, #0]
 8013b92:	e7f7      	b.n	8013b84 <__sfp+0x18>
 8013b94:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8013b98:	b9d5      	cbnz	r5, 8013bd0 <__sfp+0x64>
 8013b9a:	4b16      	ldr	r3, [pc, #88]	; (8013bf4 <__sfp+0x88>)
 8013b9c:	60e3      	str	r3, [r4, #12]
 8013b9e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8013ba2:	6665      	str	r5, [r4, #100]	; 0x64
 8013ba4:	f7fe fd1a 	bl	80125dc <__retarget_lock_init_recursive>
 8013ba8:	f7ff ff96 	bl	8013ad8 <__sfp_lock_release>
 8013bac:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8013bb0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8013bb4:	6025      	str	r5, [r4, #0]
 8013bb6:	61a5      	str	r5, [r4, #24]
 8013bb8:	2208      	movs	r2, #8
 8013bba:	4629      	mov	r1, r5
 8013bbc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8013bc0:	f7fb fe5a 	bl	800f878 <memset>
 8013bc4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8013bc8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8013bcc:	4620      	mov	r0, r4
 8013bce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013bd0:	3468      	adds	r4, #104	; 0x68
 8013bd2:	e7d9      	b.n	8013b88 <__sfp+0x1c>
 8013bd4:	2104      	movs	r1, #4
 8013bd6:	4638      	mov	r0, r7
 8013bd8:	f7ff ff62 	bl	8013aa0 <__sfmoreglue>
 8013bdc:	4604      	mov	r4, r0
 8013bde:	6030      	str	r0, [r6, #0]
 8013be0:	2800      	cmp	r0, #0
 8013be2:	d1d5      	bne.n	8013b90 <__sfp+0x24>
 8013be4:	f7ff ff78 	bl	8013ad8 <__sfp_lock_release>
 8013be8:	230c      	movs	r3, #12
 8013bea:	603b      	str	r3, [r7, #0]
 8013bec:	e7ee      	b.n	8013bcc <__sfp+0x60>
 8013bee:	bf00      	nop
 8013bf0:	08015738 	.word	0x08015738
 8013bf4:	ffff0001 	.word	0xffff0001

08013bf8 <_fwalk_reent>:
 8013bf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013bfc:	4606      	mov	r6, r0
 8013bfe:	4688      	mov	r8, r1
 8013c00:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8013c04:	2700      	movs	r7, #0
 8013c06:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013c0a:	f1b9 0901 	subs.w	r9, r9, #1
 8013c0e:	d505      	bpl.n	8013c1c <_fwalk_reent+0x24>
 8013c10:	6824      	ldr	r4, [r4, #0]
 8013c12:	2c00      	cmp	r4, #0
 8013c14:	d1f7      	bne.n	8013c06 <_fwalk_reent+0xe>
 8013c16:	4638      	mov	r0, r7
 8013c18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013c1c:	89ab      	ldrh	r3, [r5, #12]
 8013c1e:	2b01      	cmp	r3, #1
 8013c20:	d907      	bls.n	8013c32 <_fwalk_reent+0x3a>
 8013c22:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013c26:	3301      	adds	r3, #1
 8013c28:	d003      	beq.n	8013c32 <_fwalk_reent+0x3a>
 8013c2a:	4629      	mov	r1, r5
 8013c2c:	4630      	mov	r0, r6
 8013c2e:	47c0      	blx	r8
 8013c30:	4307      	orrs	r7, r0
 8013c32:	3568      	adds	r5, #104	; 0x68
 8013c34:	e7e9      	b.n	8013c0a <_fwalk_reent+0x12>

08013c36 <__swhatbuf_r>:
 8013c36:	b570      	push	{r4, r5, r6, lr}
 8013c38:	460e      	mov	r6, r1
 8013c3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013c3e:	2900      	cmp	r1, #0
 8013c40:	b096      	sub	sp, #88	; 0x58
 8013c42:	4614      	mov	r4, r2
 8013c44:	461d      	mov	r5, r3
 8013c46:	da08      	bge.n	8013c5a <__swhatbuf_r+0x24>
 8013c48:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8013c4c:	2200      	movs	r2, #0
 8013c4e:	602a      	str	r2, [r5, #0]
 8013c50:	061a      	lsls	r2, r3, #24
 8013c52:	d410      	bmi.n	8013c76 <__swhatbuf_r+0x40>
 8013c54:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013c58:	e00e      	b.n	8013c78 <__swhatbuf_r+0x42>
 8013c5a:	466a      	mov	r2, sp
 8013c5c:	f000 f89c 	bl	8013d98 <_fstat_r>
 8013c60:	2800      	cmp	r0, #0
 8013c62:	dbf1      	blt.n	8013c48 <__swhatbuf_r+0x12>
 8013c64:	9a01      	ldr	r2, [sp, #4]
 8013c66:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8013c6a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8013c6e:	425a      	negs	r2, r3
 8013c70:	415a      	adcs	r2, r3
 8013c72:	602a      	str	r2, [r5, #0]
 8013c74:	e7ee      	b.n	8013c54 <__swhatbuf_r+0x1e>
 8013c76:	2340      	movs	r3, #64	; 0x40
 8013c78:	2000      	movs	r0, #0
 8013c7a:	6023      	str	r3, [r4, #0]
 8013c7c:	b016      	add	sp, #88	; 0x58
 8013c7e:	bd70      	pop	{r4, r5, r6, pc}

08013c80 <__smakebuf_r>:
 8013c80:	898b      	ldrh	r3, [r1, #12]
 8013c82:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8013c84:	079d      	lsls	r5, r3, #30
 8013c86:	4606      	mov	r6, r0
 8013c88:	460c      	mov	r4, r1
 8013c8a:	d507      	bpl.n	8013c9c <__smakebuf_r+0x1c>
 8013c8c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8013c90:	6023      	str	r3, [r4, #0]
 8013c92:	6123      	str	r3, [r4, #16]
 8013c94:	2301      	movs	r3, #1
 8013c96:	6163      	str	r3, [r4, #20]
 8013c98:	b002      	add	sp, #8
 8013c9a:	bd70      	pop	{r4, r5, r6, pc}
 8013c9c:	ab01      	add	r3, sp, #4
 8013c9e:	466a      	mov	r2, sp
 8013ca0:	f7ff ffc9 	bl	8013c36 <__swhatbuf_r>
 8013ca4:	9900      	ldr	r1, [sp, #0]
 8013ca6:	4605      	mov	r5, r0
 8013ca8:	4630      	mov	r0, r6
 8013caa:	f7fb fe6f 	bl	800f98c <_malloc_r>
 8013cae:	b948      	cbnz	r0, 8013cc4 <__smakebuf_r+0x44>
 8013cb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013cb4:	059a      	lsls	r2, r3, #22
 8013cb6:	d4ef      	bmi.n	8013c98 <__smakebuf_r+0x18>
 8013cb8:	f023 0303 	bic.w	r3, r3, #3
 8013cbc:	f043 0302 	orr.w	r3, r3, #2
 8013cc0:	81a3      	strh	r3, [r4, #12]
 8013cc2:	e7e3      	b.n	8013c8c <__smakebuf_r+0xc>
 8013cc4:	4b0d      	ldr	r3, [pc, #52]	; (8013cfc <__smakebuf_r+0x7c>)
 8013cc6:	62b3      	str	r3, [r6, #40]	; 0x28
 8013cc8:	89a3      	ldrh	r3, [r4, #12]
 8013cca:	6020      	str	r0, [r4, #0]
 8013ccc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013cd0:	81a3      	strh	r3, [r4, #12]
 8013cd2:	9b00      	ldr	r3, [sp, #0]
 8013cd4:	6163      	str	r3, [r4, #20]
 8013cd6:	9b01      	ldr	r3, [sp, #4]
 8013cd8:	6120      	str	r0, [r4, #16]
 8013cda:	b15b      	cbz	r3, 8013cf4 <__smakebuf_r+0x74>
 8013cdc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013ce0:	4630      	mov	r0, r6
 8013ce2:	f000 f86b 	bl	8013dbc <_isatty_r>
 8013ce6:	b128      	cbz	r0, 8013cf4 <__smakebuf_r+0x74>
 8013ce8:	89a3      	ldrh	r3, [r4, #12]
 8013cea:	f023 0303 	bic.w	r3, r3, #3
 8013cee:	f043 0301 	orr.w	r3, r3, #1
 8013cf2:	81a3      	strh	r3, [r4, #12]
 8013cf4:	89a0      	ldrh	r0, [r4, #12]
 8013cf6:	4305      	orrs	r5, r0
 8013cf8:	81a5      	strh	r5, [r4, #12]
 8013cfa:	e7cd      	b.n	8013c98 <__smakebuf_r+0x18>
 8013cfc:	08013a95 	.word	0x08013a95

08013d00 <_malloc_usable_size_r>:
 8013d00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013d04:	1f18      	subs	r0, r3, #4
 8013d06:	2b00      	cmp	r3, #0
 8013d08:	bfbc      	itt	lt
 8013d0a:	580b      	ldrlt	r3, [r1, r0]
 8013d0c:	18c0      	addlt	r0, r0, r3
 8013d0e:	4770      	bx	lr

08013d10 <_raise_r>:
 8013d10:	291f      	cmp	r1, #31
 8013d12:	b538      	push	{r3, r4, r5, lr}
 8013d14:	4604      	mov	r4, r0
 8013d16:	460d      	mov	r5, r1
 8013d18:	d904      	bls.n	8013d24 <_raise_r+0x14>
 8013d1a:	2316      	movs	r3, #22
 8013d1c:	6003      	str	r3, [r0, #0]
 8013d1e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013d22:	bd38      	pop	{r3, r4, r5, pc}
 8013d24:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8013d26:	b112      	cbz	r2, 8013d2e <_raise_r+0x1e>
 8013d28:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013d2c:	b94b      	cbnz	r3, 8013d42 <_raise_r+0x32>
 8013d2e:	4620      	mov	r0, r4
 8013d30:	f000 f830 	bl	8013d94 <_getpid_r>
 8013d34:	462a      	mov	r2, r5
 8013d36:	4601      	mov	r1, r0
 8013d38:	4620      	mov	r0, r4
 8013d3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013d3e:	f000 b817 	b.w	8013d70 <_kill_r>
 8013d42:	2b01      	cmp	r3, #1
 8013d44:	d00a      	beq.n	8013d5c <_raise_r+0x4c>
 8013d46:	1c59      	adds	r1, r3, #1
 8013d48:	d103      	bne.n	8013d52 <_raise_r+0x42>
 8013d4a:	2316      	movs	r3, #22
 8013d4c:	6003      	str	r3, [r0, #0]
 8013d4e:	2001      	movs	r0, #1
 8013d50:	e7e7      	b.n	8013d22 <_raise_r+0x12>
 8013d52:	2400      	movs	r4, #0
 8013d54:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8013d58:	4628      	mov	r0, r5
 8013d5a:	4798      	blx	r3
 8013d5c:	2000      	movs	r0, #0
 8013d5e:	e7e0      	b.n	8013d22 <_raise_r+0x12>

08013d60 <raise>:
 8013d60:	4b02      	ldr	r3, [pc, #8]	; (8013d6c <raise+0xc>)
 8013d62:	4601      	mov	r1, r0
 8013d64:	6818      	ldr	r0, [r3, #0]
 8013d66:	f7ff bfd3 	b.w	8013d10 <_raise_r>
 8013d6a:	bf00      	nop
 8013d6c:	20000260 	.word	0x20000260

08013d70 <_kill_r>:
 8013d70:	b538      	push	{r3, r4, r5, lr}
 8013d72:	4d07      	ldr	r5, [pc, #28]	; (8013d90 <_kill_r+0x20>)
 8013d74:	2300      	movs	r3, #0
 8013d76:	4604      	mov	r4, r0
 8013d78:	4608      	mov	r0, r1
 8013d7a:	4611      	mov	r1, r2
 8013d7c:	602b      	str	r3, [r5, #0]
 8013d7e:	f7f2 fe81 	bl	8006a84 <_kill>
 8013d82:	1c43      	adds	r3, r0, #1
 8013d84:	d102      	bne.n	8013d8c <_kill_r+0x1c>
 8013d86:	682b      	ldr	r3, [r5, #0]
 8013d88:	b103      	cbz	r3, 8013d8c <_kill_r+0x1c>
 8013d8a:	6023      	str	r3, [r4, #0]
 8013d8c:	bd38      	pop	{r3, r4, r5, pc}
 8013d8e:	bf00      	nop
 8013d90:	20003990 	.word	0x20003990

08013d94 <_getpid_r>:
 8013d94:	f7f2 be6e 	b.w	8006a74 <_getpid>

08013d98 <_fstat_r>:
 8013d98:	b538      	push	{r3, r4, r5, lr}
 8013d9a:	4d07      	ldr	r5, [pc, #28]	; (8013db8 <_fstat_r+0x20>)
 8013d9c:	2300      	movs	r3, #0
 8013d9e:	4604      	mov	r4, r0
 8013da0:	4608      	mov	r0, r1
 8013da2:	4611      	mov	r1, r2
 8013da4:	602b      	str	r3, [r5, #0]
 8013da6:	f7f2 fecc 	bl	8006b42 <_fstat>
 8013daa:	1c43      	adds	r3, r0, #1
 8013dac:	d102      	bne.n	8013db4 <_fstat_r+0x1c>
 8013dae:	682b      	ldr	r3, [r5, #0]
 8013db0:	b103      	cbz	r3, 8013db4 <_fstat_r+0x1c>
 8013db2:	6023      	str	r3, [r4, #0]
 8013db4:	bd38      	pop	{r3, r4, r5, pc}
 8013db6:	bf00      	nop
 8013db8:	20003990 	.word	0x20003990

08013dbc <_isatty_r>:
 8013dbc:	b538      	push	{r3, r4, r5, lr}
 8013dbe:	4d06      	ldr	r5, [pc, #24]	; (8013dd8 <_isatty_r+0x1c>)
 8013dc0:	2300      	movs	r3, #0
 8013dc2:	4604      	mov	r4, r0
 8013dc4:	4608      	mov	r0, r1
 8013dc6:	602b      	str	r3, [r5, #0]
 8013dc8:	f7f2 fecb 	bl	8006b62 <_isatty>
 8013dcc:	1c43      	adds	r3, r0, #1
 8013dce:	d102      	bne.n	8013dd6 <_isatty_r+0x1a>
 8013dd0:	682b      	ldr	r3, [r5, #0]
 8013dd2:	b103      	cbz	r3, 8013dd6 <_isatty_r+0x1a>
 8013dd4:	6023      	str	r3, [r4, #0]
 8013dd6:	bd38      	pop	{r3, r4, r5, pc}
 8013dd8:	20003990 	.word	0x20003990

08013ddc <_init>:
 8013ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013dde:	bf00      	nop
 8013de0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013de2:	bc08      	pop	{r3}
 8013de4:	469e      	mov	lr, r3
 8013de6:	4770      	bx	lr

08013de8 <_fini>:
 8013de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013dea:	bf00      	nop
 8013dec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013dee:	bc08      	pop	{r3}
 8013df0:	469e      	mov	lr, r3
 8013df2:	4770      	bx	lr
