// Seed: 1684525069
module module_0 (
    output tri1 id_0,
    output wor id_1,
    input tri id_2,
    input wand id_3,
    input supply1 id_4,
    input wand id_5,
    output wire id_6
);
  assign id_1 = 1'h0 - 1;
  assign id_1 = 1;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input supply1 id_2,
    output uwire id_3,
    output wor id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri0 id_7,
    input supply1 id_8,
    input tri id_9,
    output supply1 id_10,
    output uwire id_11,
    input wire id_12,
    output wand id_13,
    input tri id_14,
    input tri0 id_15
);
  assign id_3 = id_5 ? 1 : id_6;
  module_0(
      id_3, id_10, id_14, id_5, id_1, id_1, id_11
  );
endmodule
