

================================================================
== Vivado HLS Report for 'skipprefetch_Nelem'
================================================================
* Date:           Mon Jul 06 13:22:18 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        skipprefetch_Nelem
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      5.00|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1166|  1166|  1167|  1167|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  220|  220|        11|          -|          -|    20|    no    |
        |- Loop 2  |  943|  943|        14|          1|          1|   931|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 27
* Pipeline: 1
  Pipeline-0: II = 1, D = 14, States = { 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
	13  / (exitcond2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	2  / true
13 --> 
	27  / (exitcond_flatten)
	14  / (!exitcond_flatten)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	13  / true
27 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: a_read (3)  [1/1] 1.00ns
:0  %a_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a)

ST_1: a1 (4)  [1/1] 0.00ns
:1  %a1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %a_read, i32 3, i32 31)

ST_1: tmp (5)  [1/1] 0.00ns
:2  %tmp = zext i29 %a1 to i32

ST_1: tmp_cast6 (6)  [1/1] 0.00ns
:3  %tmp_cast6 = zext i29 %a1 to i31

ST_1: StgValue_32 (7)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i64* %A_BUS), !map !22

ST_1: StgValue_33 (8)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @skipprefetch_Nelem_s) nounwind

ST_1: buff (9)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:27
:6  %buff = alloca [20 x i32], align 4

ST_1: StgValue_35 (10)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i64* %A_BUS, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str3, [6 x i8]* @p_str4, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: StgValue_36 (11)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface(i32 %a, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str4, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: StgValue_37 (12)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:22
:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [4 x i8]* @p_str6, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: StgValue_38 (13)  [1/1] 1.57ns  loc: skipprefetch_Nelem.cpp:50
:10  br label %1


 <State 2>: 3.28ns
ST_2: i (15)  [1/1] 0.00ns
:0  %i = phi i5 [ 0, %0 ], [ %i_1, %2 ]

ST_2: cum_offs (16)  [1/1] 0.00ns
:1  %cum_offs = phi i21 [ 0, %0 ], [ %cum_offs_1, %2 ]

ST_2: i_cast2 (17)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:50
:2  %i_cast2 = zext i5 %i to i32

ST_2: exitcond2 (18)  [1/1] 1.91ns  loc: skipprefetch_Nelem.cpp:50
:3  %exitcond2 = icmp eq i5 %i, -12

ST_2: empty (19)  [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

ST_2: i_1 (20)  [1/1] 1.72ns  loc: skipprefetch_Nelem.cpp:50
:5  %i_1 = add i5 %i, 1

ST_2: StgValue_45 (21)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:50
:6  br i1 %exitcond2, label %.preheader.preheader, label %2

ST_2: cum_offs_cast4_cast (23)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:58
:0  %cum_offs_cast4_cast = sext i21 %cum_offs to i31

ST_2: a2_sum (24)  [1/1] 2.44ns  loc: skipprefetch_Nelem.cpp:58
:1  %a2_sum = add i31 %cum_offs_cast4_cast, %tmp_cast6

ST_2: StgValue_48 (42)  [1/1] 1.57ns
.preheader.preheader:0  br label %.preheader


 <State 3>: 4.38ns
ST_3: a2_sum_cast (25)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:58
:2  %a2_sum_cast = sext i31 %a2_sum to i32

ST_3: A_BUS_addr (26)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:58
:3  %A_BUS_addr = getelementptr i64* %A_BUS, i32 %a2_sum_cast

ST_3: A_BUS_load_req (27)  [7/7] 4.38ns  loc: skipprefetch_Nelem.cpp:58
:4  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 4>: 4.38ns
ST_4: A_BUS_load_req (27)  [6/7] 4.38ns  loc: skipprefetch_Nelem.cpp:58
:4  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

ST_4: A_BUS_load_1_req (35)  [7/7] 4.38ns  loc: skipprefetch_Nelem.cpp:59
:12  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 5>: 4.38ns
ST_5: A_BUS_load_req (27)  [5/7] 4.38ns  loc: skipprefetch_Nelem.cpp:58
:4  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

ST_5: A_BUS_load_1_req (35)  [6/7] 4.38ns  loc: skipprefetch_Nelem.cpp:59
:12  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 6>: 4.38ns
ST_6: A_BUS_load_req (27)  [4/7] 4.38ns  loc: skipprefetch_Nelem.cpp:58
:4  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

ST_6: A_BUS_load_1_req (35)  [5/7] 4.38ns  loc: skipprefetch_Nelem.cpp:59
:12  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 7>: 4.38ns
ST_7: A_BUS_load_req (27)  [3/7] 4.38ns  loc: skipprefetch_Nelem.cpp:58
:4  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

ST_7: A_BUS_load_1_req (35)  [4/7] 4.38ns  loc: skipprefetch_Nelem.cpp:59
:12  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 8>: 4.38ns
ST_8: A_BUS_load_req (27)  [2/7] 4.38ns  loc: skipprefetch_Nelem.cpp:58
:4  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

ST_8: A_BUS_load_1_req (35)  [3/7] 4.38ns  loc: skipprefetch_Nelem.cpp:59
:12  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 9>: 4.38ns
ST_9: A_BUS_load_req (27)  [1/7] 4.38ns  loc: skipprefetch_Nelem.cpp:58
:4  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

ST_9: A_BUS_load_1_req (35)  [2/7] 4.38ns  loc: skipprefetch_Nelem.cpp:59
:12  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 10>: 4.38ns
ST_10: A_BUS_addr_read (28)  [1/1] 4.38ns  loc: skipprefetch_Nelem.cpp:58
:5  %A_BUS_addr_read = call i64 @_ssdm_op_Read.m_axi.volatile.i64P(i64* %A_BUS_addr)

ST_10: tmp_3 (29)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:58
:6  %tmp_3 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %A_BUS_addr_read, i32 32, i32 47)

ST_10: A_BUS_load_1_req (35)  [1/7] 4.38ns  loc: skipprefetch_Nelem.cpp:59
:12  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 11>: 4.38ns
ST_11: tmp_cast (30)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:58
:7  %tmp_cast = sext i16 %tmp_3 to i21

ST_11: tmp_1 (31)  [1/1] 2.20ns  loc: skipprefetch_Nelem.cpp:58
:8  %tmp_1 = add i21 %tmp_cast, %cum_offs

ST_11: A_BUS_addr_read_1 (36)  [1/1] 4.38ns  loc: skipprefetch_Nelem.cpp:59
:13  %A_BUS_addr_read_1 = call i64 @_ssdm_op_Read.m_axi.volatile.i64P(i64* %A_BUS_addr)

ST_11: tmp_4 (37)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:59
:14  %tmp_4 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %A_BUS_addr_read_1, i32 48, i32 63)


 <State 12>: 2.39ns
ST_12: tmp_1_cast (32)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:58
:9  %tmp_1_cast = sext i21 %tmp_1 to i32

ST_12: buff_addr (33)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:58
:10  %buff_addr = getelementptr inbounds [20 x i32]* %buff, i32 0, i32 %i_cast2

ST_12: StgValue_73 (34)  [1/1] 2.39ns  loc: skipprefetch_Nelem.cpp:58
:11  store i32 %tmp_1_cast, i32* %buff_addr, align 4

ST_12: tmp_2_cast (38)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:59
:15  %tmp_2_cast = sext i16 %tmp_4 to i21

ST_12: cum_offs_1 (39)  [1/1] 2.20ns  loc: skipprefetch_Nelem.cpp:59
:16  %cum_offs_1 = add i21 %cum_offs, %tmp_2_cast

ST_12: StgValue_76 (40)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:50
:17  br label %1


 <State 13>: 5.00ns
ST_13: indvar_flatten (44)  [1/1] 0.00ns
.preheader:0  %indvar_flatten = phi i10 [ %indvar_flatten_next, %.preheader3 ], [ 0, %.preheader.preheader ]

ST_13: i1 (45)  [1/1] 0.00ns
.preheader:1  %i1 = phi i5 [ %i_2, %.preheader3 ], [ 1, %.preheader.preheader ]

ST_13: exitcond_flatten (46)  [1/1] 2.07ns
.preheader:2  %exitcond_flatten = icmp eq i10 %indvar_flatten, -93

ST_13: indvar_flatten_next (47)  [1/1] 1.84ns
.preheader:3  %indvar_flatten_next = add i10 %indvar_flatten, 1

ST_13: StgValue_81 (48)  [1/1] 0.00ns
.preheader:4  br i1 %exitcond_flatten, label %3, label %.preheader3

ST_13: exitcond5 (51)  [1/1] 1.91ns  loc: skipprefetch_Nelem.cpp:66
.preheader3:1  %exitcond5 = icmp eq i5 %i1, -12

ST_13: i1_mid2 (52)  [1/1] 1.37ns  loc: skipprefetch_Nelem.cpp:66
.preheader3:2  %i1_mid2 = select i1 %exitcond5, i5 1, i5 %i1

ST_13: i_2 (67)  [1/1] 1.72ns  loc: skipprefetch_Nelem.cpp:66
.preheader3:17  %i_2 = add i5 %i1_mid2, 1


 <State 14>: 2.39ns
ST_14: i1_cast1 (53)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:66
.preheader3:3  %i1_cast1 = zext i5 %i1_mid2 to i32

ST_14: buff_addr_1 (56)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:71
.preheader3:6  %buff_addr_1 = getelementptr inbounds [20 x i32]* %buff, i32 0, i32 %i1_cast1

ST_14: buff_load (57)  [2/2] 2.39ns  loc: skipprefetch_Nelem.cpp:71
.preheader3:7  %buff_load = load i32* %buff_addr_1, align 4


 <State 15>: 2.39ns
ST_15: buff_load (57)  [1/2] 2.39ns  loc: skipprefetch_Nelem.cpp:71
.preheader3:7  %buff_load = load i32* %buff_addr_1, align 4


 <State 16>: 2.44ns
ST_16: a2_sum3 (58)  [1/1] 2.44ns  loc: skipprefetch_Nelem.cpp:71
.preheader3:8  %a2_sum3 = add i32 %tmp, %buff_load


 <State 17>: 4.38ns
ST_17: A_BUS_addr_1 (59)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:71
.preheader3:9  %A_BUS_addr_1 = getelementptr i64* %A_BUS, i32 %a2_sum3

ST_17: A_BUS_load_2_req (60)  [7/7] 4.38ns  loc: skipprefetch_Nelem.cpp:71
.preheader3:10  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 18>: 4.38ns
ST_18: A_BUS_load_2_req (60)  [6/7] 4.38ns  loc: skipprefetch_Nelem.cpp:71
.preheader3:10  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 19>: 4.38ns
ST_19: A_BUS_load_2_req (60)  [5/7] 4.38ns  loc: skipprefetch_Nelem.cpp:71
.preheader3:10  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 20>: 4.38ns
ST_20: A_BUS_load_2_req (60)  [4/7] 4.38ns  loc: skipprefetch_Nelem.cpp:71
.preheader3:10  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 21>: 4.38ns
ST_21: A_BUS_load_2_req (60)  [3/7] 4.38ns  loc: skipprefetch_Nelem.cpp:71
.preheader3:10  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 22>: 4.38ns
ST_22: A_BUS_load_2_req (60)  [2/7] 4.38ns  loc: skipprefetch_Nelem.cpp:71
.preheader3:10  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 23>: 4.38ns
ST_23: A_BUS_load_2_req (60)  [1/7] 4.38ns  loc: skipprefetch_Nelem.cpp:71
.preheader3:10  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 24>: 4.38ns
ST_24: A_BUS_addr_1_read (61)  [1/1] 4.38ns  loc: skipprefetch_Nelem.cpp:71
.preheader3:11  %A_BUS_addr_1_read = call i64 @_ssdm_op_Read.m_axi.volatile.i64P(i64* %A_BUS_addr_1)

ST_24: tmp_8 (62)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:71
.preheader3:12  %tmp_8 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %A_BUS_addr_1_read, i32 32, i32 47)


 <State 25>: 2.44ns
ST_25: tmp_6 (63)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:71
.preheader3:13  %tmp_6 = sext i16 %tmp_8 to i32

ST_25: tmp_7 (64)  [1/1] 2.44ns  loc: skipprefetch_Nelem.cpp:71
.preheader3:14  %tmp_7 = add nsw i32 %buff_load, %tmp_6


 <State 26>: 2.39ns
ST_26: empty_7 (50)  [1/1] 0.00ns
.preheader3:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 931, i64 931, i64 931)

ST_26: tmp_5 (54)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:66
.preheader3:4  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

ST_26: StgValue_104 (55)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:67
.preheader3:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_26: StgValue_105 (65)  [1/1] 2.39ns  loc: skipprefetch_Nelem.cpp:71
.preheader3:15  store i32 %tmp_7, i32* %buff_addr_1, align 4

ST_26: empty_8 (66)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:72
.preheader3:16  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_5)

ST_26: StgValue_107 (68)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:66
.preheader3:18  br label %.preheader


 <State 27>: 0.00ns
ST_27: StgValue_108 (70)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:82
:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.57ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', skipprefetch_Nelem.cpp:50) [15]  (1.57 ns)

 <State 2>: 3.28ns
The critical path consists of the following:
	'icmp' operation ('exitcond2', skipprefetch_Nelem.cpp:50) [18]  (1.91 ns)
	blocking operation 1.37 ns on control path)

 <State 3>: 4.38ns
The critical path consists of the following:
	'getelementptr' operation ('A_BUS_addr', skipprefetch_Nelem.cpp:58) [26]  (0 ns)
	bus request on port 'A_BUS' (skipprefetch_Nelem.cpp:58) [27]  (4.38 ns)

 <State 4>: 4.38ns
The critical path consists of the following:
	bus request on port 'A_BUS' (skipprefetch_Nelem.cpp:58) [27]  (4.38 ns)

 <State 5>: 4.38ns
The critical path consists of the following:
	bus request on port 'A_BUS' (skipprefetch_Nelem.cpp:58) [27]  (4.38 ns)

 <State 6>: 4.38ns
The critical path consists of the following:
	bus request on port 'A_BUS' (skipprefetch_Nelem.cpp:58) [27]  (4.38 ns)

 <State 7>: 4.38ns
The critical path consists of the following:
	bus request on port 'A_BUS' (skipprefetch_Nelem.cpp:58) [27]  (4.38 ns)

 <State 8>: 4.38ns
The critical path consists of the following:
	bus request on port 'A_BUS' (skipprefetch_Nelem.cpp:58) [27]  (4.38 ns)

 <State 9>: 4.38ns
The critical path consists of the following:
	bus request on port 'A_BUS' (skipprefetch_Nelem.cpp:58) [27]  (4.38 ns)

 <State 10>: 4.38ns
The critical path consists of the following:
	bus read on port 'A_BUS' (skipprefetch_Nelem.cpp:58) [28]  (4.38 ns)

 <State 11>: 4.38ns
The critical path consists of the following:
	bus read on port 'A_BUS' (skipprefetch_Nelem.cpp:59) [36]  (4.38 ns)

 <State 12>: 2.39ns
The critical path consists of the following:
	'store' operation (skipprefetch_Nelem.cpp:58) of variable 'tmp_1_cast', skipprefetch_Nelem.cpp:58 on array 'buff', skipprefetch_Nelem.cpp:27 [34]  (2.39 ns)

 <State 13>: 5ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', skipprefetch_Nelem.cpp:66) [45]  (0 ns)
	'icmp' operation ('exitcond5', skipprefetch_Nelem.cpp:66) [51]  (1.91 ns)
	'select' operation ('i1_mid2', skipprefetch_Nelem.cpp:66) [52]  (1.37 ns)
	'add' operation ('i', skipprefetch_Nelem.cpp:66) [67]  (1.72 ns)

 <State 14>: 2.39ns
The critical path consists of the following:
	'getelementptr' operation ('buff_addr_1', skipprefetch_Nelem.cpp:71) [56]  (0 ns)
	'load' operation ('buff_load', skipprefetch_Nelem.cpp:71) on array 'buff', skipprefetch_Nelem.cpp:27 [57]  (2.39 ns)

 <State 15>: 2.39ns
The critical path consists of the following:
	'load' operation ('buff_load', skipprefetch_Nelem.cpp:71) on array 'buff', skipprefetch_Nelem.cpp:27 [57]  (2.39 ns)

 <State 16>: 2.44ns
The critical path consists of the following:
	'add' operation ('a2_sum3', skipprefetch_Nelem.cpp:71) [58]  (2.44 ns)

 <State 17>: 4.38ns
The critical path consists of the following:
	'getelementptr' operation ('A_BUS_addr_1', skipprefetch_Nelem.cpp:71) [59]  (0 ns)
	bus request on port 'A_BUS' (skipprefetch_Nelem.cpp:71) [60]  (4.38 ns)

 <State 18>: 4.38ns
The critical path consists of the following:
	bus request on port 'A_BUS' (skipprefetch_Nelem.cpp:71) [60]  (4.38 ns)

 <State 19>: 4.38ns
The critical path consists of the following:
	bus request on port 'A_BUS' (skipprefetch_Nelem.cpp:71) [60]  (4.38 ns)

 <State 20>: 4.38ns
The critical path consists of the following:
	bus request on port 'A_BUS' (skipprefetch_Nelem.cpp:71) [60]  (4.38 ns)

 <State 21>: 4.38ns
The critical path consists of the following:
	bus request on port 'A_BUS' (skipprefetch_Nelem.cpp:71) [60]  (4.38 ns)

 <State 22>: 4.38ns
The critical path consists of the following:
	bus request on port 'A_BUS' (skipprefetch_Nelem.cpp:71) [60]  (4.38 ns)

 <State 23>: 4.38ns
The critical path consists of the following:
	bus request on port 'A_BUS' (skipprefetch_Nelem.cpp:71) [60]  (4.38 ns)

 <State 24>: 4.38ns
The critical path consists of the following:
	bus read on port 'A_BUS' (skipprefetch_Nelem.cpp:71) [61]  (4.38 ns)

 <State 25>: 2.44ns
The critical path consists of the following:
	'add' operation ('tmp_7', skipprefetch_Nelem.cpp:71) [64]  (2.44 ns)

 <State 26>: 2.39ns
The critical path consists of the following:
	'store' operation (skipprefetch_Nelem.cpp:71) of variable 'tmp_7', skipprefetch_Nelem.cpp:71 on array 'buff', skipprefetch_Nelem.cpp:27 [65]  (2.39 ns)

 <State 27>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
