Start time: 13:08:34 on Dec 17,2025
qverilog class_test.sv 
-- Compiling package class_test_sv_unit
-- Compiling module top

Top level modules:
	top
# vsim -lib work work.class_test_sv_unit work.top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.class_test_sv_unit(fast)
# Loading work.top(fast)
# run -all
# Name : Adjecent Values is Not equal
# a='{81, 98, 0, 53, 190, 134}
# Name : Adjecent Values is Not equal
# a='{27, 220, 0, 194, 48, 165}
# Name : Adjecent Values is Not equal
# a='{15, 37, 0, 159, 82, 0}
# Name : Adjecent Values is Not equal
# a='{6, 116, 0, 149, 35, 212}
# Name : Adjecent Values is Not equal
# a='{60, 177, 0, 181, 241, 203}
# Name : Adjecent Values is Not equal
# a='{17, 203, 0, 252, 53, 159}
# Name : Adjecent Values is Not equal
# a='{95, 138, 0, 24, 69, 134}
# Name : Adjecent Values is Not equal
# a='{246, 15, 0, 96, 202, 30}
#  quit -f
# End time: 13:08:36 on Dec 17,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
