$date
	Wed Dec 10 20:41:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module thiele_cpu_tb $end
$var wire 1 ! mem_en $end
$var wire 32 " mem_wdata [31:0] $end
$var wire 1 # mem_we $end
$var wire 32 $ status [31:0] $end
$var wire 1 % py_req $end
$var wire 32 & py_code_addr [31:0] $end
$var wire 32 ' pc [31:0] $end
$var wire 32 ( partition_ops [31:0] $end
$var wire 32 ) mem_addr [31:0] $end
$var wire 32 * mdl_ops [31:0] $end
$var wire 1 + logic_req $end
$var wire 32 , logic_addr [31:0] $end
$var wire 32 - info_gain [31:0] $end
$var wire 32 . error_code [31:0] $end
$var wire 32 / cert_addr [31:0] $end
$var reg 1 0 clk $end
$var reg 1 1 logic_ack $end
$var reg 32 2 logic_data [31:0] $end
$var reg 32 3 mem_rdata [31:0] $end
$var reg 1 4 py_ack $end
$var reg 32 5 py_result [31:0] $end
$var reg 1 6 rst_n $end
$var integer 32 7 i [31:0] $end
$scope module dut $end
$var wire 32 8 cert_addr [31:0] $end
$var wire 1 0 clk $end
$var wire 32 9 current_instr [31:0] $end
$var wire 32 : error_code [31:0] $end
$var wire 32 ; info_gain [31:0] $end
$var wire 32 < instr_data [31:0] $end
$var wire 1 1 logic_ack $end
$var wire 32 = logic_data [31:0] $end
$var wire 32 > mdl_ops [31:0] $end
$var wire 32 ? mem_addr [31:0] $end
$var wire 1 ! mem_en $end
$var wire 32 @ mem_rdata [31:0] $end
$var wire 32 A mem_wdata [31:0] $end
$var wire 1 # mem_we $end
$var wire 32 B partition_ops [31:0] $end
$var wire 32 C pc [31:0] $end
$var wire 1 4 py_ack $end
$var wire 32 D py_result [31:0] $end
$var wire 1 6 rst_n $end
$var wire 32 E status [31:0] $end
$var wire 1 F receipt_required $end
$var wire 1 G receipt_accepted $end
$var wire 1 % py_req $end
$var wire 32 H py_code_addr [31:0] $end
$var wire 1 I partition_gate_open $end
$var wire 8 J operand_b [7:0] $end
$var wire 8 K operand_a [7:0] $end
$var wire 8 L opcode [7:0] $end
$var wire 32 M mu_alu_result [31:0] $end
$var wire 1 N mu_alu_ready $end
$var wire 1 O mu_alu_overflow $end
$var wire 1 + logic_req $end
$var wire 32 P logic_addr [31:0] $end
$var wire 1 Q instr_allowed $end
$var wire 1 R enforcement_active $end
$var wire 1 S cost_gate_open $end
$var wire 32 T core_status [31:0] $end
$var parameter 8 U CSR_CERT_ADDR $end
$var parameter 8 V CSR_ERROR $end
$var parameter 8 W CSR_INFO_GAIN $end
$var parameter 8 X CSR_MDL_OPS $end
$var parameter 8 Y CSR_PARTITION_OPS $end
$var parameter 8 Z CSR_STATUS $end
$var parameter 32 [ MAX_MU $end
$var parameter 32 \ NUM_MODULES $end
$var parameter 8 ] OPCODE_EMIT $end
$var parameter 8 ^ OPCODE_HALT $end
$var parameter 8 _ OPCODE_LASSERT $end
$var parameter 8 ` OPCODE_LJOIN $end
$var parameter 8 a OPCODE_MDLACC $end
$var parameter 8 b OPCODE_ORACLE_HALTS $end
$var parameter 8 c OPCODE_PDISCOVER $end
$var parameter 8 d OPCODE_PMERGE $end
$var parameter 8 e OPCODE_PNEW $end
$var parameter 8 f OPCODE_PSPLIT $end
$var parameter 8 g OPCODE_PYEXEC $end
$var parameter 8 h OPCODE_XFER $end
$var parameter 8 i OPCODE_XOR_ADD $end
$var parameter 8 j OPCODE_XOR_LOAD $end
$var parameter 8 k OPCODE_XOR_RANK $end
$var parameter 8 l OPCODE_XOR_SWAP $end
$var parameter 32 m REGION_SIZE $end
$var parameter 4 n STATE_COMPLETE $end
$var parameter 4 o STATE_DECODE $end
$var parameter 4 p STATE_EXECUTE $end
$var parameter 4 q STATE_FETCH $end
$var parameter 4 r STATE_LOGIC $end
$var parameter 4 s STATE_MEMORY $end
$var parameter 4 t STATE_PYTHON $end
$var parameter 32 u XOR_COLS $end
$var parameter 32 v XOR_ROWS $end
$var reg 32 w csr_cert_addr [31:0] $end
$var reg 32 x csr_error [31:0] $end
$var reg 32 y csr_status [31:0] $end
$var reg 6 z current_module [5:0] $end
$var reg 32 { dest_size [31:0] $end
$var reg 32 | even_count [31:0] $end
$var reg 32 } i [31:0] $end
$var reg 32 ~ info_gain_counter [31:0] $end
$var reg 32 !" info_gain_value [31:0] $end
$var reg 32 "" j [31:0] $end
$var reg 32 #" mdl_cost [31:0] $end
$var reg 32 $" mdl_ops_counter [31:0] $end
$var reg 32 %" module_size [31:0] $end
$var reg 32 &" mu_accumulator [31:0] $end
$var reg 3 '" mu_alu_op [2:0] $end
$var reg 32 (" mu_alu_operand_a [31:0] $end
$var reg 32 )" mu_alu_operand_b [31:0] $end
$var reg 1 *" mu_alu_valid $end
$var reg 6 +" next_module_id [5:0] $end
$var reg 32 ," odd_count [31:0] $end
$var reg 32 -" partition_ops_counter [31:0] $end
$var reg 32 ." pc_reg [31:0] $end
$var reg 32 /" proposed_cost [31:0] $end
$var reg 32 0" rank_temp [31:0] $end
$var reg 1 1" receipt_valid $end
$var reg 32 2" receipt_value [31:0] $end
$var reg 32 3" region_size [31:0] $end
$var reg 32 4" size_a [31:0] $end
$var reg 32 5" size_b [31:0] $end
$var reg 32 6" src_size [31:0] $end
$var reg 4 7" state [3:0] $end
$var reg 32 8" swap_temp [31:0] $end
$var reg 32 9" total_size [31:0] $end
$scope module mu_alu_inst $end
$var wire 1 0 clk $end
$var wire 3 :" op [2:0] $end
$var wire 32 ;" operand_a [31:0] $end
$var wire 32 <" operand_b [31:0] $end
$var wire 1 6 rst_n $end
$var wire 1 *" valid $end
$var parameter 3 =" OP_ADD $end
$var parameter 3 >" OP_DIV $end
$var parameter 3 ?" OP_INFO_GAIN $end
$var parameter 3 @" OP_LOG2 $end
$var parameter 3 A" OP_MUL $end
$var parameter 3 B" OP_SUB $end
$var parameter 32 C" Q16_MAX $end
$var parameter 32 D" Q16_MIN $end
$var parameter 32 E" Q16_ONE $end
$var parameter 32 F" Q16_SHIFT $end
$var reg 64 G" div_temp [63:0] $end
$var reg 32 H" frac_log [31:0] $end
$var reg 32 I" frac_part [31:0] $end
$var reg 6 J" highest_bit [5:0] $end
$var reg 32 K" integer_log2 [31:0] $end
$var reg 6 L" leading_zeros [5:0] $end
$var reg 32 M" log2_input [31:0] $end
$var reg 8 N" lut_index [7:0] $end
$var reg 64 O" mul_temp [63:0] $end
$var reg 32 P" normalized [31:0] $end
$var reg 1 O overflow $end
$var reg 1 N ready $end
$var reg 32 Q" result [31:0] $end
$var reg 32 R" result_temp [31:0] $end
$var reg 32 S" shift_amount [31:0] $end
$var reg 6 T" state [5:0] $end
$var reg 32 U" temp_result [31:0] $end
$upscope $end
$scope module mu_core_inst $end
$var wire 1 0 clk $end
$var wire 32 V" current_mu_cost [31:0] $end
$var wire 1 W" instr_valid $end
$var wire 32 X" instruction [31:0] $end
$var wire 32 Y" memory_isolation [31:0] $end
$var wire 6 Z" partition_count [5:0] $end
$var wire 32 [" proposed_cost [31:0] $end
$var wire 1 1" receipt_valid $end
$var wire 32 \" receipt_value [31:0] $end
$var wire 1 6 rst_n $end
$var parameter 8 ]" OPCODE_MDLACC $end
$var parameter 8 ^" OPCODE_PDISCOVER $end
$var parameter 8 _" OPCODE_PMERGE $end
$var parameter 8 `" OPCODE_PNEW $end
$var parameter 8 a" OPCODE_PSPLIT $end
$var parameter 32 b" STATUS_ALLOWED $end
$var parameter 32 c" STATUS_CHECKING $end
$var parameter 32 d" STATUS_DENIED_COST $end
$var parameter 32 e" STATUS_DENIED_ISO $end
$var parameter 32 f" STATUS_IDLE $end
$var parameter 32 g" STATUS_RECEIPT_OK $end
$var reg 32 h" core_status [31:0] $end
$var reg 1 i" cost_decreasing $end
$var reg 1 S cost_gate_open $end
$var reg 1 R enforcement_active $end
$var reg 32 j" expected_cost [31:0] $end
$var reg 1 Q instr_allowed $end
$var reg 32 k" last_instruction [31:0] $end
$var reg 1 I partition_gate_open $end
$var reg 1 l" partition_independent $end
$var reg 1 G receipt_accepted $end
$var reg 1 F receipt_required $end
$scope function check_partition_independence $end
$var reg 32 m" instr [31:0] $end
$var reg 32 n" mem_iso [31:0] $end
$var reg 6 o" part_count [5:0] $end
$upscope $end
$upscope $end
$scope task execute_emit $end
$var reg 8 p" value_a [7:0] $end
$var reg 8 q" value_b [7:0] $end
$upscope $end
$scope task execute_ljoin $end
$var reg 8 r" cert_a [7:0] $end
$var reg 8 s" cert_b [7:0] $end
$upscope $end
$scope task execute_mdlacc $end
$var reg 8 t" module_id [7:0] $end
$scope begin $unm_blk_59 $end
$var integer 32 u" bit_length [31:0] $end
$var integer 32 v" k [31:0] $end
$var integer 32 w" max_element [31:0] $end
$upscope $end
$upscope $end
$scope task execute_oracle_halts $end
$var reg 8 x" desc_ptr_a [7:0] $end
$var reg 8 y" desc_ptr_b [7:0] $end
$upscope $end
$scope task execute_pdiscover $end
$var reg 8 z" after_count [7:0] $end
$var reg 8 {" before_count [7:0] $end
$upscope $end
$scope task execute_pmerge $end
$var reg 8 |" module_a [7:0] $end
$var reg 8 }" module_b [7:0] $end
$upscope $end
$scope task execute_pnew $end
$var reg 8 ~" region_spec_a [7:0] $end
$var reg 8 !# region_spec_b [7:0] $end
$upscope $end
$scope task execute_psplit $end
$var reg 8 "# module_id [7:0] $end
$var reg 8 ## predicate [7:0] $end
$upscope $end
$scope task execute_xfer $end
$var reg 8 $# dest [7:0] $end
$var reg 8 %# src [7:0] $end
$upscope $end
$scope task execute_xor_add $end
$var reg 8 &# source_row [7:0] $end
$var reg 8 '# target_row [7:0] $end
$upscope $end
$scope task execute_xor_load $end
$var reg 8 (# data_high [7:0] $end
$var reg 8 )# row [7:0] $end
$upscope $end
$scope task execute_xor_rank $end
$upscope $end
$scope task execute_xor_swap $end
$var reg 8 *# row1 [7:0] $end
$var reg 8 +# row2 [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b101 g"
b0 f"
b100 e"
b11 d"
b1 c"
b10 b"
b1 a"
b0 `"
b10 _"
b110 ^"
b101 ]"
b10000 F"
b10000000000000000 E"
b10000000000000000000000000000000 D"
b1111111111111111111111111111111 C"
b1 B"
b10 A"
b100 @"
b101 ?"
b11 >"
b0 ="
b100 v
b110 u
b101 t
b11 s
b100 r
b0 q
b10 p
b1 o
b110 n
b10000000000 m
b1100 l
b1101 k
b1010 j
b1011 i
b111 h
b1000 g
b1 f
b0 e
b10 d
b110 c
b1111 b
b101 a
b100 `
b11 _
b11111111 ^
b1110 ]
b1000000 \
b11111111111111111111111111111111 [
b1 Z
b11 Y
b100 X
b101 W
b10 V
b0 U
$end
#0
$dumpvars
bx +#
bx *#
bx )#
bx (#
bx '#
bx &#
bx %#
bx $#
bx ##
bx "#
bx !#
bx ~"
bx }"
bx |"
bx {"
bx z"
bx y"
bx x"
bx w"
bx v"
bx u"
bx t"
bx s"
bx r"
bx q"
bx p"
bx o"
bx n"
bx m"
1l"
b0 k"
b0 j"
0i"
b0 h"
bx \"
bx ["
b1 Z"
b11001010111111101011101010111110 Y"
b1011000000110000000000000000 X"
0W"
b0 V"
bx U"
b0 T"
bx S"
bx R"
b0 Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx <"
bx ;"
bx :"
bx 9"
bx 8"
b0 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
x1"
bx 0"
bx /"
b0 ."
b0 -"
bx ,"
b1 +"
x*"
bx )"
bx ("
bx '"
b0 &"
bx %"
b0 $"
bx #"
b10000000000 ""
bx !"
b0 ~
b1000000 }
bx |
bx {
b0 z
b0 y
b0 x
b0 w
b0 T
0S
1R
0Q
b1100000000 P
0O
0N
b0 M
b1011 L
b11 K
b0 J
0I
b1100000000 H
0G
0F
b0 E
bx D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
bx =
b1011000000110000000000000000 <
b0 ;
b0 :
b1011000000110000000000000000 9
b0 8
b100000000 7
06
bx 5
04
b0 3
bx 2
01
00
b0 /
b0 .
b0 -
b1100000000 ,
0+
b0 *
b0 )
b0 (
b0 '
b1100000000 &
0%
b0 $
0#
b0 "
1!
$end
#5000
b101001 3
b101001 @
b10000000000 ""
b1000000 }
10
#10000
00
#15000
b10000000000 ""
b1000000 }
10
#20000
00
16
#25000
1W"
b1 7"
10
#30000
00
#35000
1S
1I
1Q
b0 T
b0 h"
b1011000000110000000000000000 k"
0W"
b10 7"
10
#40000
00
#45000
b1100000001 ,
b1100000001 P
b1100000001 &
b1100000001 H
b1 J
b1011000000110000000100000000 9
b1011000000110000000100000000 X"
b1011000000110000000100000000 <
b0 7"
b100 )
b100 ?
b100 '
b100 C
b100 ."
b1000 $
b1000 E
b1000 y
b1 (
b1 B
b1 -"
0I
0S
0Q
b110 }
b0 &#
b11 '#
10
#50000
00
#55000
1W"
b1 7"
b0 3
b0 @
10
#60000
00
#65000
0W"
b10 7"
1S
1I
1Q
b0 T
b0 h"
b1011000000110000000100000000 k"
10
#70000
00
#75000
b1100000010 ,
b1100000010 P
b1100000010 &
b1100000010 H
b10 J
b1011000000110000001000000000 9
b1011000000110000001000000000 X"
b1011000000110000001000000000 <
b0 7"
b1000 )
b1000 ?
b1000 '
b1000 C
b1000 ."
b10 (
b10 B
b10 -"
0I
0S
0Q
b110 }
b1 &#
10
#80000
00
#85000
1W"
b1 7"
10
#90000
00
#95000
0W"
b10 7"
1S
1I
1Q
b0 T
b0 h"
b1011000000110000001000000000 k"
10
#100000
00
#105000
b11 ,
b11 P
b11 &
b11 H
b0 K
b11 J
b1011000000000000001100000000 9
b1011000000000000001100000000 X"
b1011000000000000001100000000 <
b0 7"
b1100 )
b1100 ?
b1100 '
b1100 C
b1100 ."
b11 (
b11 B
b11 -"
0I
0S
0Q
b110 }
b10 &#
10
#110000
00
#115000
1W"
b1 7"
10
#120000
00
#125000
0W"
b10 7"
1S
1I
1Q
b0 T
b0 h"
b1011000000000000001100000000 k"
10
#130000
00
#135000
b100000011 ,
b100000011 P
b100000011 &
b100000011 H
b1 K
b1011000000010000001100000000 9
b1011000000010000001100000000 X"
b1011000000010000001100000000 <
b0 7"
b10000 )
b10000 ?
b10000 '
b10000 C
b10000 ."
b100 (
b100 B
b100 -"
0I
0S
0Q
b110 }
b11 &#
b0 '#
10
#140000
00
#145000
1W"
b1 7"
10
#150000
00
#155000
0W"
b10 7"
1S
1I
1Q
b0 T
b0 h"
b1011000000010000001100000000 k"
10
#160000
00
#165000
b1000000011 ,
b1000000011 P
b1000000011 &
b1000000011 H
b10 K
b1011000000100000001100000000 9
b1011000000100000001100000000 X"
b1011000000100000001100000000 <
b0 7"
b10100 )
b10100 ?
b10100 '
b10100 C
b10100 ."
b101 (
b101 B
b101 -"
0I
0S
0Q
b110 }
b1 '#
10
#170000
00
#175000
1W"
b1 7"
10
#180000
00
#185000
0W"
b10 7"
1S
1I
1Q
b0 T
b0 h"
b1011000000100000001100000000 k"
10
#190000
00
#195000
b1100000000 ,
b1100000000 P
b1100000000 &
b1100000000 H
b11 K
b0 J
b1011000000110000000000000000 9
b1011000000110000000000000000 X"
b1011000000110000000000000000 <
b0 7"
b11000 )
b11000 ?
b11000 '
b11000 C
b11000 ."
b110 (
b110 B
b110 -"
0I
0S
0Q
b110 }
b10 '#
10
#200000
00
#205000
1W"
b1 7"
b10010 3
b10010 @
10
#210000
00
#215000
0W"
b10 7"
1S
1I
1Q
b0 T
b0 h"
b1011000000110000000000000000 k"
10
#220000
00
#225000
b100000010 ,
b100000010 P
b100000010 &
b100000010 H
b1 K
b10 J
b1011000000010000001000000000 9
b1011000000010000001000000000 X"
b1011000000010000001000000000 <
b0 7"
b11100 )
b11100 ?
b11100 '
b11100 C
b11100 ."
b111 (
b111 B
b111 -"
0I
0S
0Q
b110 }
b0 &#
b11 '#
10
#230000
00
#235000
1W"
b1 7"
b0 3
b0 @
10
#240000
00
#245000
0W"
b10 7"
1S
1I
1Q
b0 T
b0 h"
b1011000000010000001000000000 k"
10
#250000
00
#255000
b110 ,
b110 P
b110 &
b110 H
b1110 L
b0 K
b110 J
b1110000000000000011000000000 9
b1110000000000000011000000000 X"
b1110000000000000011000000000 <
b0 7"
b100000 )
b100000 ?
b100000 '
b100000 C
b100000 ."
b1000 (
b1000 B
b1000 -"
0I
0S
0Q
b110 }
b10 &#
b1 '#
10
#260000
00
#265000
1W"
b1 7"
10
#270000
00
#275000
0W"
b10 7"
1S
1I
1Q
b0 T
b0 h"
b1110000000000000011000000000 k"
10
#280000
00
#285000
b0 ,
b0 P
b0 &
b0 H
b11111111 L
b0 J
b11111111000000000000000000000000 9
b11111111000000000000000000000000 X"
b11111111000000000000000000000000 <
b0 7"
b100100 )
b100100 ?
b100100 '
b100100 C
b100100 ."
b1100000000000000000 $
b1100000000000000000 E
b1100000000000000000 y
b110 -
b110 ;
b110 ~
0I
0S
0Q
b110 q"
b0 p"
10
#290000
00
#295000
1W"
b1 7"
10
#300000
00
#305000
0W"
b10 7"
1S
1I
1Q
b0 T
b0 h"
b11111111000000000000000000000000 k"
10
#310000
00
#315000
1*"
b0 )"
b0 <"
b0 ("
b0 ;"
b0 '"
b0 :"
0I
0S
0Q
b0 #"
b0 %"
b0 t"
10
#320000
00
#325000
11"
b0 2"
b0 \"
b1 *
b1 >
b1 $"
b101 $
b101 E
b101 y
0*"
1N
b0 U"
10
#330000
00
#335000
b0 L
b0 9
b0 X"
b0 <
b0 7"
b101000 )
b101000 ?
b101000 '
b101000 C
b101000 ."
01"
10
#340000
00
#345000
1W"
b1 7"
10
