Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Fri Mar  6 02:00:30 2015
| Host         : ename running 64-bit Ubuntu 12.04.2 LTS
| Command      : report_timing -file postRoute.timing.rpt
| Design       : or1200_flat
| Device       : 7vx690t-ffg1761
| Speed File   : -1  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.204ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.191ns  (logic 6.910ns (75.181%)  route 2.281ns (24.819%))
  Logic Levels:           18  (CARRY4=13 DSP48E1=2 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 12.214 - 8.000 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.292     3.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.216 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         1.383     4.599    or1200_operandmuxes/clk_IBUF_BUFG
    SLICE_X103Y276                                                    r  or1200_operandmuxes/operand_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y276       FDRE (Prop_fdre_C_Q)         0.269     4.868 f  or1200_operandmuxes/operand_a_reg[4]/Q
                         net (fo=27, routed)          0.385     5.253    or1200_operandmuxes/O4[4]
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.306 r  or1200_operandmuxes/mul_prod_i_33__0/O
                         net (fo=1, routed)           0.000     5.306    or1200_operandmuxes/n_0_mul_prod_i_33__0
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     5.619 r  or1200_operandmuxes/mul_prod_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     5.619    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.832 r  or1200_operandmuxes/mul_prod_i_19__0/O[1]
                         net (fo=1, routed)           0.582     6.413    or1200_ctrl/x0[9]
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.565 r  or1200_ctrl/mul_prod_i_8/O
                         net (fo=3, routed)           0.403     6.968    or1200_mult_mac/x[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.389 r  or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
                         net (fo=1, routed)           0.000    10.389    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.286    11.675 r  or1200_mult_mac/mul_prod__2/mul_prod/P[3]
                         net (fo=2, routed)           0.557    12.231    or1200_mult_mac/n_102_mul_prod__2/mul_prod
    SLICE_X102Y276       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340    12.571 r  or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.571    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.631 r  or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.631    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.691 r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.691    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.751 r  or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.751    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.811 r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.811    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.871 r  or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.871    or1200_mult_mac/n_0_mul_prod_r_reg[43]_i_2
    SLICE_X102Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.931 r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.931    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X102Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.991 r  or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.991    or1200_mult_mac/n_0_mul_prod_r_reg[51]_i_2
    SLICE_X102Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    13.051 r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.051    or1200_mult_mac/n_0_mul_prod_r_reg[55]_i_2
    SLICE_X102Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    13.111 r  or1200_mult_mac/mul_prod_r_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.111    or1200_mult_mac/n_0_mul_prod_r_reg[59]_i_2
    SLICE_X102Y286       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    13.292 r  or1200_mult_mac/mul_prod_r_reg[63]_i_4/O[3]
                         net (fo=1, routed)           0.355    13.648    or1200_mult_mac/mul_prod__3[63]
    SLICE_X101Y288       LUT6 (Prop_lut6_I4_O)        0.142    13.790 r  or1200_mult_mac/mul_prod_r[63]_i_2/O
                         net (fo=1, routed)           0.000    13.790    or1200_mult_mac/n_0_mul_prod_r[63]_i_2
    SLICE_X101Y288       FDRE                                         r  or1200_mult_mac/mul_prod_r_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    AE39                                              0.000     8.000 r  clk
                         net (fo=0)                   0.000     8.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         1.282    12.214    or1200_mult_mac/clk_IBUF_BUFG
    SLICE_X101Y288                                                    r  or1200_mult_mac/mul_prod_r_reg[63]/C
                         clock pessimism              0.373    12.587    
                         clock uncertainty           -0.035    12.551    
    SLICE_X101Y288       FDRE (Setup_fdre_C_D)        0.035    12.586    or1200_mult_mac/mul_prod_r_reg[63]
  -------------------------------------------------------------------
                         required time                         12.586    
                         arrival time                         -13.790    
  -------------------------------------------------------------------
                         slack                                 -1.204    




