digraph plot {
	data [label=data fillcolor="#8dd3c7" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage0_conv0_fwd [label="Convolution
3x3/2x2, 32" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage0_batchnorm0_fwd [label=stage0_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage0_relu6_fwd [label=stage0_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage0_expandedconv0_expand_conv0_fwd [label="Convolution
1x1/1x1, 32" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage0_expandedconv0_expand_batchnorm0_fwd [label=stage0_expandedconv0_expand_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage0_expandedconv0_expand_relu6_fwd [label=stage0_expandedconv0_expand_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage0_expandedconv0_dwise_conv0_fwd [label="Convolution
3x3/1x1, 32" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage0_expandedconv0_dwise_batchnorm0_fwd [label=stage0_expandedconv0_dwise_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage0_expandedconv0_dwise_relu6_fwd [label=stage0_expandedconv0_dwise_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage0_expandedconv0_linear_conv0_fwd [label="Convolution
1x1/1x1, 16" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage0_expandedconv0_linear_batchnorm0_fwd [label=stage0_expandedconv0_linear_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage1_expandedconv0_expand_conv0_fwd [label="Convolution
1x1/1x1, 96" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage1_expandedconv0_expand_batchnorm0_fwd [label=stage1_expandedconv0_expand_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage1_expandedconv0_expand_relu6_fwd [label=stage1_expandedconv0_expand_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage1_expandedconv0_dwise_conv0_fwd [label="Convolution
3x3/2x2, 96" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage1_expandedconv0_dwise_batchnorm0_fwd [label=stage1_expandedconv0_dwise_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage1_expandedconv0_dwise_relu6_fwd [label=stage1_expandedconv0_dwise_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage1_expandedconv0_linear_conv0_fwd [label="Convolution
1x1/1x1, 24" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage1_expandedconv0_linear_batchnorm0_fwd [label=stage1_expandedconv0_linear_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage1_expandedconv1_expand_conv0_fwd [label="Convolution
1x1/1x1, 144" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage1_expandedconv1_expand_batchnorm0_fwd [label=stage1_expandedconv1_expand_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage1_expandedconv1_expand_relu6_fwd [label=stage1_expandedconv1_expand_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage1_expandedconv1_dwise_conv0_fwd [label="Convolution
3x3/1x1, 144" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage1_expandedconv1_dwise_batchnorm0_fwd [label=stage1_expandedconv1_dwise_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage1_expandedconv1_dwise_relu6_fwd [label=stage1_expandedconv1_dwise_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage1_expandedconv1_linear_conv0_fwd [label="Convolution
1x1/1x1, 24" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage1_expandedconv1_linear_batchnorm0_fwd [label=stage1_expandedconv1_linear_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage1_expandedconv1_elemwise_add0 [label=stage1_expandedconv1_elemwise_add0 fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage2_expandedconv0_expand_conv0_fwd [label="Convolution
1x1/1x1, 144" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage2_expandedconv0_expand_batchnorm0_fwd [label=stage2_expandedconv0_expand_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage2_expandedconv0_expand_relu6_fwd [label=stage2_expandedconv0_expand_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage2_expandedconv0_dwise_conv0_fwd [label="Convolution
3x3/2x2, 144" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage2_expandedconv0_dwise_batchnorm0_fwd [label=stage2_expandedconv0_dwise_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage2_expandedconv0_dwise_relu6_fwd [label=stage2_expandedconv0_dwise_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage2_expandedconv0_linear_conv0_fwd [label="Convolution
1x1/1x1, 32" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage2_expandedconv0_linear_batchnorm0_fwd [label=stage2_expandedconv0_linear_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage2_expandedconv1_expand_conv0_fwd [label="Convolution
1x1/1x1, 192" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage2_expandedconv1_expand_batchnorm0_fwd [label=stage2_expandedconv1_expand_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage2_expandedconv1_expand_relu6_fwd [label=stage2_expandedconv1_expand_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage2_expandedconv1_dwise_conv0_fwd [label="Convolution
3x3/1x1, 192" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage2_expandedconv1_dwise_batchnorm0_fwd [label=stage2_expandedconv1_dwise_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage2_expandedconv1_dwise_relu6_fwd [label=stage2_expandedconv1_dwise_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage2_expandedconv1_linear_conv0_fwd [label="Convolution
1x1/1x1, 32" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage2_expandedconv1_linear_batchnorm0_fwd [label=stage2_expandedconv1_linear_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage2_expandedconv1_elemwise_add0 [label=stage2_expandedconv1_elemwise_add0 fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage2_expandedconv2_expand_conv0_fwd [label="Convolution
1x1/1x1, 192" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage2_expandedconv2_expand_batchnorm0_fwd [label=stage2_expandedconv2_expand_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage2_expandedconv2_expand_relu6_fwd [label=stage2_expandedconv2_expand_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage2_expandedconv2_dwise_conv0_fwd [label="Convolution
3x3/1x1, 192" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage2_expandedconv2_dwise_batchnorm0_fwd [label=stage2_expandedconv2_dwise_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage2_expandedconv2_dwise_relu6_fwd [label=stage2_expandedconv2_dwise_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage2_expandedconv2_linear_conv0_fwd [label="Convolution
1x1/1x1, 32" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage2_expandedconv2_linear_batchnorm0_fwd [label=stage2_expandedconv2_linear_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage2_expandedconv2_elemwise_add0 [label=stage2_expandedconv2_elemwise_add0 fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv0_expand_conv0_fwd [label="Convolution
1x1/1x1, 192" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv0_expand_batchnorm0_fwd [label=stage3_0_expandedconv0_expand_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv0_expand_relu6_fwd [label=stage3_0_expandedconv0_expand_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv0_dwise_conv0_fwd [label="Convolution
3x3/2x2, 192" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv0_dwise_batchnorm0_fwd [label=stage3_0_expandedconv0_dwise_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv0_dwise_relu6_fwd [label=stage3_0_expandedconv0_dwise_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv0_linear_conv0_fwd [label="Convolution
1x1/1x1, 64" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv0_linear_batchnorm0_fwd [label=stage3_0_expandedconv0_linear_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv1_expand_conv0_fwd [label="Convolution
1x1/1x1, 384" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv1_expand_batchnorm0_fwd [label=stage3_0_expandedconv1_expand_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv1_expand_relu6_fwd [label=stage3_0_expandedconv1_expand_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv1_dwise_conv0_fwd [label="Convolution
3x3/1x1, 384" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv1_dwise_batchnorm0_fwd [label=stage3_0_expandedconv1_dwise_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv1_dwise_relu6_fwd [label=stage3_0_expandedconv1_dwise_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv1_linear_conv0_fwd [label="Convolution
1x1/1x1, 64" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv1_linear_batchnorm0_fwd [label=stage3_0_expandedconv1_linear_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv1_elemwise_add0 [label=stage3_0_expandedconv1_elemwise_add0 fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv2_expand_conv0_fwd [label="Convolution
1x1/1x1, 384" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv2_expand_batchnorm0_fwd [label=stage3_0_expandedconv2_expand_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv2_expand_relu6_fwd [label=stage3_0_expandedconv2_expand_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv2_dwise_conv0_fwd [label="Convolution
3x3/1x1, 384" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv2_dwise_batchnorm0_fwd [label=stage3_0_expandedconv2_dwise_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv2_dwise_relu6_fwd [label=stage3_0_expandedconv2_dwise_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv2_linear_conv0_fwd [label="Convolution
1x1/1x1, 64" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv2_linear_batchnorm0_fwd [label=stage3_0_expandedconv2_linear_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv2_elemwise_add0 [label=stage3_0_expandedconv2_elemwise_add0 fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv3_expand_conv0_fwd [label="Convolution
1x1/1x1, 384" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv3_expand_batchnorm0_fwd [label=stage3_0_expandedconv3_expand_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv3_expand_relu6_fwd [label=stage3_0_expandedconv3_expand_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv3_dwise_conv0_fwd [label="Convolution
3x3/1x1, 384" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv3_dwise_batchnorm0_fwd [label=stage3_0_expandedconv3_dwise_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv3_dwise_relu6_fwd [label=stage3_0_expandedconv3_dwise_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv3_linear_conv0_fwd [label="Convolution
1x1/1x1, 64" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv3_linear_batchnorm0_fwd [label=stage3_0_expandedconv3_linear_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_0_expandedconv3_elemwise_add0 [label=stage3_0_expandedconv3_elemwise_add0 fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_1_expandedconv0_expand_conv0_fwd [label="Convolution
1x1/1x1, 384" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_1_expandedconv0_expand_batchnorm0_fwd [label=stage3_1_expandedconv0_expand_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_1_expandedconv0_expand_relu6_fwd [label=stage3_1_expandedconv0_expand_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_1_expandedconv0_dwise_conv0_fwd [label="Convolution
3x3/1x1, 384" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_1_expandedconv0_dwise_batchnorm0_fwd [label=stage3_1_expandedconv0_dwise_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_1_expandedconv0_dwise_relu6_fwd [label=stage3_1_expandedconv0_dwise_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_1_expandedconv0_linear_conv0_fwd [label="Convolution
1x1/1x1, 96" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_1_expandedconv0_linear_batchnorm0_fwd [label=stage3_1_expandedconv0_linear_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_1_expandedconv1_expand_conv0_fwd [label="Convolution
1x1/1x1, 576" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_1_expandedconv1_expand_batchnorm0_fwd [label=stage3_1_expandedconv1_expand_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_1_expandedconv1_expand_relu6_fwd [label=stage3_1_expandedconv1_expand_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_1_expandedconv1_dwise_conv0_fwd [label="Convolution
3x3/1x1, 576" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_1_expandedconv1_dwise_batchnorm0_fwd [label=stage3_1_expandedconv1_dwise_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_1_expandedconv1_dwise_relu6_fwd [label=stage3_1_expandedconv1_dwise_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_1_expandedconv1_linear_conv0_fwd [label="Convolution
1x1/1x1, 96" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_1_expandedconv1_linear_batchnorm0_fwd [label=stage3_1_expandedconv1_linear_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_1_expandedconv1_elemwise_add0 [label=stage3_1_expandedconv1_elemwise_add0 fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_1_expandedconv2_expand_conv0_fwd [label="Convolution
1x1/1x1, 576" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_1_expandedconv2_expand_batchnorm0_fwd [label=stage3_1_expandedconv2_expand_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_1_expandedconv2_expand_relu6_fwd [label=stage3_1_expandedconv2_expand_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_1_expandedconv2_dwise_conv0_fwd [label="Convolution
3x3/1x1, 576" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_1_expandedconv2_dwise_batchnorm0_fwd [label=stage3_1_expandedconv2_dwise_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_1_expandedconv2_dwise_relu6_fwd [label=stage3_1_expandedconv2_dwise_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_1_expandedconv2_linear_conv0_fwd [label="Convolution
1x1/1x1, 96" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_1_expandedconv2_linear_batchnorm0_fwd [label=stage3_1_expandedconv2_linear_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage3_1_expandedconv2_elemwise_add0 [label=stage3_1_expandedconv2_elemwise_add0 fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_0_expandedconv0_expand_conv0_fwd [label="Convolution
1x1/1x1, 576" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_0_expandedconv0_expand_batchnorm0_fwd [label=stage4_0_expandedconv0_expand_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_0_expandedconv0_expand_relu6_fwd [label=stage4_0_expandedconv0_expand_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_0_expandedconv0_dwise_conv0_fwd [label="Convolution
3x3/2x2, 576" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_0_expandedconv0_dwise_batchnorm0_fwd [label=stage4_0_expandedconv0_dwise_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_0_expandedconv0_dwise_relu6_fwd [label=stage4_0_expandedconv0_dwise_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_0_expandedconv0_linear_conv0_fwd [label="Convolution
1x1/1x1, 160" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_0_expandedconv0_linear_batchnorm0_fwd [label=stage4_0_expandedconv0_linear_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_0_expandedconv1_expand_conv0_fwd [label="Convolution
1x1/1x1, 960" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_0_expandedconv1_expand_batchnorm0_fwd [label=stage4_0_expandedconv1_expand_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_0_expandedconv1_expand_relu6_fwd [label=stage4_0_expandedconv1_expand_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_0_expandedconv1_dwise_conv0_fwd [label="Convolution
3x3/1x1, 960" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_0_expandedconv1_dwise_batchnorm0_fwd [label=stage4_0_expandedconv1_dwise_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_0_expandedconv1_dwise_relu6_fwd [label=stage4_0_expandedconv1_dwise_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_0_expandedconv1_linear_conv0_fwd [label="Convolution
1x1/1x1, 160" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_0_expandedconv1_linear_batchnorm0_fwd [label=stage4_0_expandedconv1_linear_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_0_expandedconv1_elemwise_add0 [label=stage4_0_expandedconv1_elemwise_add0 fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_0_expandedconv2_expand_conv0_fwd [label="Convolution
1x1/1x1, 960" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_0_expandedconv2_expand_batchnorm0_fwd [label=stage4_0_expandedconv2_expand_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_0_expandedconv2_expand_relu6_fwd [label=stage4_0_expandedconv2_expand_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_0_expandedconv2_dwise_conv0_fwd [label="Convolution
3x3/1x1, 960" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_0_expandedconv2_dwise_batchnorm0_fwd [label=stage4_0_expandedconv2_dwise_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_0_expandedconv2_dwise_relu6_fwd [label=stage4_0_expandedconv2_dwise_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_0_expandedconv2_linear_conv0_fwd [label="Convolution
1x1/1x1, 160" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_0_expandedconv2_linear_batchnorm0_fwd [label=stage4_0_expandedconv2_linear_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_0_expandedconv2_elemwise_add0 [label=stage4_0_expandedconv2_elemwise_add0 fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_1_expandedconv0_expand_conv0_fwd [label="Convolution
1x1/1x1, 960" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_1_expandedconv0_expand_batchnorm0_fwd [label=stage4_1_expandedconv0_expand_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_1_expandedconv0_expand_relu6_fwd [label=stage4_1_expandedconv0_expand_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_1_expandedconv0_dwise_conv0_fwd [label="Convolution
3x3/1x1, 960" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_1_expandedconv0_dwise_batchnorm0_fwd [label=stage4_1_expandedconv0_dwise_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_1_expandedconv0_dwise_relu6_fwd [label=stage4_1_expandedconv0_dwise_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_1_expandedconv0_linear_conv0_fwd [label="Convolution
1x1/1x1, 320" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_1_expandedconv0_linear_batchnorm0_fwd [label=stage4_1_expandedconv0_linear_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_2_conv0_fwd [label="Convolution
1x1/1x1, 1280" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_2_batchnorm0_fwd [label=stage4_2_batchnorm0_fwd fillcolor="#bebada" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage4_2_relu6_fwd [label=stage4_2_relu6_fwd fillcolor="#fccde5" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	pool0_fwd [label="Pooling
avg, 1x1/1x1" fillcolor="#80b1d3" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	flatten0_flatten0 [label=flatten0_flatten0 fillcolor="#fdb462" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	dense0_fwd [label="FullyConnected
1000" fillcolor="#fb8072" fixedsize="fasl==false" height=0.8034 shape=oval style=filled width=1.3]
	stage0_conv0_fwd -> data [label="3x224x224" arrowtail=open dir=back]
	stage0_batchnorm0_fwd -> stage0_conv0_fwd [label="32x112x112" arrowtail=open dir=back]
	stage0_relu6_fwd -> stage0_batchnorm0_fwd [label="32x112x112" arrowtail=open dir=back]
	stage0_expandedconv0_expand_conv0_fwd -> stage0_relu6_fwd [label="32x112x112" arrowtail=open dir=back]
	stage0_expandedconv0_expand_batchnorm0_fwd -> stage0_expandedconv0_expand_conv0_fwd [label="32x112x112" arrowtail=open dir=back]
	stage0_expandedconv0_expand_relu6_fwd -> stage0_expandedconv0_expand_batchnorm0_fwd [label="32x112x112" arrowtail=open dir=back]
	stage0_expandedconv0_dwise_conv0_fwd -> stage0_expandedconv0_expand_relu6_fwd [label="32x112x112" arrowtail=open dir=back]
	stage0_expandedconv0_dwise_batchnorm0_fwd -> stage0_expandedconv0_dwise_conv0_fwd [label="32x112x112" arrowtail=open dir=back]
	stage0_expandedconv0_dwise_relu6_fwd -> stage0_expandedconv0_dwise_batchnorm0_fwd [label="32x112x112" arrowtail=open dir=back]
	stage0_expandedconv0_linear_conv0_fwd -> stage0_expandedconv0_dwise_relu6_fwd [label="32x112x112" arrowtail=open dir=back]
	stage0_expandedconv0_linear_batchnorm0_fwd -> stage0_expandedconv0_linear_conv0_fwd [label="16x112x112" arrowtail=open dir=back]
	stage1_expandedconv0_expand_conv0_fwd -> stage0_expandedconv0_linear_batchnorm0_fwd [label="16x112x112" arrowtail=open dir=back]
	stage1_expandedconv0_expand_batchnorm0_fwd -> stage1_expandedconv0_expand_conv0_fwd [label="96x112x112" arrowtail=open dir=back]
	stage1_expandedconv0_expand_relu6_fwd -> stage1_expandedconv0_expand_batchnorm0_fwd [label="96x112x112" arrowtail=open dir=back]
	stage1_expandedconv0_dwise_conv0_fwd -> stage1_expandedconv0_expand_relu6_fwd [label="96x112x112" arrowtail=open dir=back]
	stage1_expandedconv0_dwise_batchnorm0_fwd -> stage1_expandedconv0_dwise_conv0_fwd [label="96x56x56" arrowtail=open dir=back]
	stage1_expandedconv0_dwise_relu6_fwd -> stage1_expandedconv0_dwise_batchnorm0_fwd [label="96x56x56" arrowtail=open dir=back]
	stage1_expandedconv0_linear_conv0_fwd -> stage1_expandedconv0_dwise_relu6_fwd [label="96x56x56" arrowtail=open dir=back]
	stage1_expandedconv0_linear_batchnorm0_fwd -> stage1_expandedconv0_linear_conv0_fwd [label="24x56x56" arrowtail=open dir=back]
	stage1_expandedconv1_expand_conv0_fwd -> stage1_expandedconv0_linear_batchnorm0_fwd [label="24x56x56" arrowtail=open dir=back]
	stage1_expandedconv1_expand_batchnorm0_fwd -> stage1_expandedconv1_expand_conv0_fwd [label="144x56x56" arrowtail=open dir=back]
	stage1_expandedconv1_expand_relu6_fwd -> stage1_expandedconv1_expand_batchnorm0_fwd [label="144x56x56" arrowtail=open dir=back]
	stage1_expandedconv1_dwise_conv0_fwd -> stage1_expandedconv1_expand_relu6_fwd [label="144x56x56" arrowtail=open dir=back]
	stage1_expandedconv1_dwise_batchnorm0_fwd -> stage1_expandedconv1_dwise_conv0_fwd [label="144x56x56" arrowtail=open dir=back]
	stage1_expandedconv1_dwise_relu6_fwd -> stage1_expandedconv1_dwise_batchnorm0_fwd [label="144x56x56" arrowtail=open dir=back]
	stage1_expandedconv1_linear_conv0_fwd -> stage1_expandedconv1_dwise_relu6_fwd [label="144x56x56" arrowtail=open dir=back]
	stage1_expandedconv1_linear_batchnorm0_fwd -> stage1_expandedconv1_linear_conv0_fwd [label="24x56x56" arrowtail=open dir=back]
	stage1_expandedconv1_elemwise_add0 -> stage1_expandedconv1_linear_batchnorm0_fwd [label="24x56x56" arrowtail=open dir=back]
	stage1_expandedconv1_elemwise_add0 -> stage1_expandedconv0_linear_batchnorm0_fwd [label="24x56x56" arrowtail=open dir=back]
	stage2_expandedconv0_expand_conv0_fwd -> stage1_expandedconv1_elemwise_add0 [label="24x56x56" arrowtail=open dir=back]
	stage2_expandedconv0_expand_batchnorm0_fwd -> stage2_expandedconv0_expand_conv0_fwd [label="144x56x56" arrowtail=open dir=back]
	stage2_expandedconv0_expand_relu6_fwd -> stage2_expandedconv0_expand_batchnorm0_fwd [label="144x56x56" arrowtail=open dir=back]
	stage2_expandedconv0_dwise_conv0_fwd -> stage2_expandedconv0_expand_relu6_fwd [label="144x56x56" arrowtail=open dir=back]
	stage2_expandedconv0_dwise_batchnorm0_fwd -> stage2_expandedconv0_dwise_conv0_fwd [label="144x28x28" arrowtail=open dir=back]
	stage2_expandedconv0_dwise_relu6_fwd -> stage2_expandedconv0_dwise_batchnorm0_fwd [label="144x28x28" arrowtail=open dir=back]
	stage2_expandedconv0_linear_conv0_fwd -> stage2_expandedconv0_dwise_relu6_fwd [label="144x28x28" arrowtail=open dir=back]
	stage2_expandedconv0_linear_batchnorm0_fwd -> stage2_expandedconv0_linear_conv0_fwd [label="32x28x28" arrowtail=open dir=back]
	stage2_expandedconv1_expand_conv0_fwd -> stage2_expandedconv0_linear_batchnorm0_fwd [label="32x28x28" arrowtail=open dir=back]
	stage2_expandedconv1_expand_batchnorm0_fwd -> stage2_expandedconv1_expand_conv0_fwd [label="192x28x28" arrowtail=open dir=back]
	stage2_expandedconv1_expand_relu6_fwd -> stage2_expandedconv1_expand_batchnorm0_fwd [label="192x28x28" arrowtail=open dir=back]
	stage2_expandedconv1_dwise_conv0_fwd -> stage2_expandedconv1_expand_relu6_fwd [label="192x28x28" arrowtail=open dir=back]
	stage2_expandedconv1_dwise_batchnorm0_fwd -> stage2_expandedconv1_dwise_conv0_fwd [label="192x28x28" arrowtail=open dir=back]
	stage2_expandedconv1_dwise_relu6_fwd -> stage2_expandedconv1_dwise_batchnorm0_fwd [label="192x28x28" arrowtail=open dir=back]
	stage2_expandedconv1_linear_conv0_fwd -> stage2_expandedconv1_dwise_relu6_fwd [label="192x28x28" arrowtail=open dir=back]
	stage2_expandedconv1_linear_batchnorm0_fwd -> stage2_expandedconv1_linear_conv0_fwd [label="32x28x28" arrowtail=open dir=back]
	stage2_expandedconv1_elemwise_add0 -> stage2_expandedconv1_linear_batchnorm0_fwd [label="32x28x28" arrowtail=open dir=back]
	stage2_expandedconv1_elemwise_add0 -> stage2_expandedconv0_linear_batchnorm0_fwd [label="32x28x28" arrowtail=open dir=back]
	stage2_expandedconv2_expand_conv0_fwd -> stage2_expandedconv1_elemwise_add0 [label="32x28x28" arrowtail=open dir=back]
	stage2_expandedconv2_expand_batchnorm0_fwd -> stage2_expandedconv2_expand_conv0_fwd [label="192x28x28" arrowtail=open dir=back]
	stage2_expandedconv2_expand_relu6_fwd -> stage2_expandedconv2_expand_batchnorm0_fwd [label="192x28x28" arrowtail=open dir=back]
	stage2_expandedconv2_dwise_conv0_fwd -> stage2_expandedconv2_expand_relu6_fwd [label="192x28x28" arrowtail=open dir=back]
	stage2_expandedconv2_dwise_batchnorm0_fwd -> stage2_expandedconv2_dwise_conv0_fwd [label="192x28x28" arrowtail=open dir=back]
	stage2_expandedconv2_dwise_relu6_fwd -> stage2_expandedconv2_dwise_batchnorm0_fwd [label="192x28x28" arrowtail=open dir=back]
	stage2_expandedconv2_linear_conv0_fwd -> stage2_expandedconv2_dwise_relu6_fwd [label="192x28x28" arrowtail=open dir=back]
	stage2_expandedconv2_linear_batchnorm0_fwd -> stage2_expandedconv2_linear_conv0_fwd [label="32x28x28" arrowtail=open dir=back]
	stage2_expandedconv2_elemwise_add0 -> stage2_expandedconv2_linear_batchnorm0_fwd [label="32x28x28" arrowtail=open dir=back]
	stage2_expandedconv2_elemwise_add0 -> stage2_expandedconv1_elemwise_add0 [label="32x28x28" arrowtail=open dir=back]
	stage3_0_expandedconv0_expand_conv0_fwd -> stage2_expandedconv2_elemwise_add0 [label="32x28x28" arrowtail=open dir=back]
	stage3_0_expandedconv0_expand_batchnorm0_fwd -> stage3_0_expandedconv0_expand_conv0_fwd [label="192x28x28" arrowtail=open dir=back]
	stage3_0_expandedconv0_expand_relu6_fwd -> stage3_0_expandedconv0_expand_batchnorm0_fwd [label="192x28x28" arrowtail=open dir=back]
	stage3_0_expandedconv0_dwise_conv0_fwd -> stage3_0_expandedconv0_expand_relu6_fwd [label="192x28x28" arrowtail=open dir=back]
	stage3_0_expandedconv0_dwise_batchnorm0_fwd -> stage3_0_expandedconv0_dwise_conv0_fwd [label="192x14x14" arrowtail=open dir=back]
	stage3_0_expandedconv0_dwise_relu6_fwd -> stage3_0_expandedconv0_dwise_batchnorm0_fwd [label="192x14x14" arrowtail=open dir=back]
	stage3_0_expandedconv0_linear_conv0_fwd -> stage3_0_expandedconv0_dwise_relu6_fwd [label="192x14x14" arrowtail=open dir=back]
	stage3_0_expandedconv0_linear_batchnorm0_fwd -> stage3_0_expandedconv0_linear_conv0_fwd [label="64x14x14" arrowtail=open dir=back]
	stage3_0_expandedconv1_expand_conv0_fwd -> stage3_0_expandedconv0_linear_batchnorm0_fwd [label="64x14x14" arrowtail=open dir=back]
	stage3_0_expandedconv1_expand_batchnorm0_fwd -> stage3_0_expandedconv1_expand_conv0_fwd [label="384x14x14" arrowtail=open dir=back]
	stage3_0_expandedconv1_expand_relu6_fwd -> stage3_0_expandedconv1_expand_batchnorm0_fwd [label="384x14x14" arrowtail=open dir=back]
	stage3_0_expandedconv1_dwise_conv0_fwd -> stage3_0_expandedconv1_expand_relu6_fwd [label="384x14x14" arrowtail=open dir=back]
	stage3_0_expandedconv1_dwise_batchnorm0_fwd -> stage3_0_expandedconv1_dwise_conv0_fwd [label="384x14x14" arrowtail=open dir=back]
	stage3_0_expandedconv1_dwise_relu6_fwd -> stage3_0_expandedconv1_dwise_batchnorm0_fwd [label="384x14x14" arrowtail=open dir=back]
	stage3_0_expandedconv1_linear_conv0_fwd -> stage3_0_expandedconv1_dwise_relu6_fwd [label="384x14x14" arrowtail=open dir=back]
	stage3_0_expandedconv1_linear_batchnorm0_fwd -> stage3_0_expandedconv1_linear_conv0_fwd [label="64x14x14" arrowtail=open dir=back]
	stage3_0_expandedconv1_elemwise_add0 -> stage3_0_expandedconv1_linear_batchnorm0_fwd [label="64x14x14" arrowtail=open dir=back]
	stage3_0_expandedconv1_elemwise_add0 -> stage3_0_expandedconv0_linear_batchnorm0_fwd [label="64x14x14" arrowtail=open dir=back]
	stage3_0_expandedconv2_expand_conv0_fwd -> stage3_0_expandedconv1_elemwise_add0 [label="64x14x14" arrowtail=open dir=back]
	stage3_0_expandedconv2_expand_batchnorm0_fwd -> stage3_0_expandedconv2_expand_conv0_fwd [label="384x14x14" arrowtail=open dir=back]
	stage3_0_expandedconv2_expand_relu6_fwd -> stage3_0_expandedconv2_expand_batchnorm0_fwd [label="384x14x14" arrowtail=open dir=back]
	stage3_0_expandedconv2_dwise_conv0_fwd -> stage3_0_expandedconv2_expand_relu6_fwd [label="384x14x14" arrowtail=open dir=back]
	stage3_0_expandedconv2_dwise_batchnorm0_fwd -> stage3_0_expandedconv2_dwise_conv0_fwd [label="384x14x14" arrowtail=open dir=back]
	stage3_0_expandedconv2_dwise_relu6_fwd -> stage3_0_expandedconv2_dwise_batchnorm0_fwd [label="384x14x14" arrowtail=open dir=back]
	stage3_0_expandedconv2_linear_conv0_fwd -> stage3_0_expandedconv2_dwise_relu6_fwd [label="384x14x14" arrowtail=open dir=back]
	stage3_0_expandedconv2_linear_batchnorm0_fwd -> stage3_0_expandedconv2_linear_conv0_fwd [label="64x14x14" arrowtail=open dir=back]
	stage3_0_expandedconv2_elemwise_add0 -> stage3_0_expandedconv2_linear_batchnorm0_fwd [label="64x14x14" arrowtail=open dir=back]
	stage3_0_expandedconv2_elemwise_add0 -> stage3_0_expandedconv1_elemwise_add0 [label="64x14x14" arrowtail=open dir=back]
	stage3_0_expandedconv3_expand_conv0_fwd -> stage3_0_expandedconv2_elemwise_add0 [label="64x14x14" arrowtail=open dir=back]
	stage3_0_expandedconv3_expand_batchnorm0_fwd -> stage3_0_expandedconv3_expand_conv0_fwd [label="384x14x14" arrowtail=open dir=back]
	stage3_0_expandedconv3_expand_relu6_fwd -> stage3_0_expandedconv3_expand_batchnorm0_fwd [label="384x14x14" arrowtail=open dir=back]
	stage3_0_expandedconv3_dwise_conv0_fwd -> stage3_0_expandedconv3_expand_relu6_fwd [label="384x14x14" arrowtail=open dir=back]
	stage3_0_expandedconv3_dwise_batchnorm0_fwd -> stage3_0_expandedconv3_dwise_conv0_fwd [label="384x14x14" arrowtail=open dir=back]
	stage3_0_expandedconv3_dwise_relu6_fwd -> stage3_0_expandedconv3_dwise_batchnorm0_fwd [label="384x14x14" arrowtail=open dir=back]
	stage3_0_expandedconv3_linear_conv0_fwd -> stage3_0_expandedconv3_dwise_relu6_fwd [label="384x14x14" arrowtail=open dir=back]
	stage3_0_expandedconv3_linear_batchnorm0_fwd -> stage3_0_expandedconv3_linear_conv0_fwd [label="64x14x14" arrowtail=open dir=back]
	stage3_0_expandedconv3_elemwise_add0 -> stage3_0_expandedconv3_linear_batchnorm0_fwd [label="64x14x14" arrowtail=open dir=back]
	stage3_0_expandedconv3_elemwise_add0 -> stage3_0_expandedconv2_elemwise_add0 [label="64x14x14" arrowtail=open dir=back]
	stage3_1_expandedconv0_expand_conv0_fwd -> stage3_0_expandedconv3_elemwise_add0 [label="64x14x14" arrowtail=open dir=back]
	stage3_1_expandedconv0_expand_batchnorm0_fwd -> stage3_1_expandedconv0_expand_conv0_fwd [label="384x14x14" arrowtail=open dir=back]
	stage3_1_expandedconv0_expand_relu6_fwd -> stage3_1_expandedconv0_expand_batchnorm0_fwd [label="384x14x14" arrowtail=open dir=back]
	stage3_1_expandedconv0_dwise_conv0_fwd -> stage3_1_expandedconv0_expand_relu6_fwd [label="384x14x14" arrowtail=open dir=back]
	stage3_1_expandedconv0_dwise_batchnorm0_fwd -> stage3_1_expandedconv0_dwise_conv0_fwd [label="384x14x14" arrowtail=open dir=back]
	stage3_1_expandedconv0_dwise_relu6_fwd -> stage3_1_expandedconv0_dwise_batchnorm0_fwd [label="384x14x14" arrowtail=open dir=back]
	stage3_1_expandedconv0_linear_conv0_fwd -> stage3_1_expandedconv0_dwise_relu6_fwd [label="384x14x14" arrowtail=open dir=back]
	stage3_1_expandedconv0_linear_batchnorm0_fwd -> stage3_1_expandedconv0_linear_conv0_fwd [label="96x14x14" arrowtail=open dir=back]
	stage3_1_expandedconv1_expand_conv0_fwd -> stage3_1_expandedconv0_linear_batchnorm0_fwd [label="96x14x14" arrowtail=open dir=back]
	stage3_1_expandedconv1_expand_batchnorm0_fwd -> stage3_1_expandedconv1_expand_conv0_fwd [label="576x14x14" arrowtail=open dir=back]
	stage3_1_expandedconv1_expand_relu6_fwd -> stage3_1_expandedconv1_expand_batchnorm0_fwd [label="576x14x14" arrowtail=open dir=back]
	stage3_1_expandedconv1_dwise_conv0_fwd -> stage3_1_expandedconv1_expand_relu6_fwd [label="576x14x14" arrowtail=open dir=back]
	stage3_1_expandedconv1_dwise_batchnorm0_fwd -> stage3_1_expandedconv1_dwise_conv0_fwd [label="576x14x14" arrowtail=open dir=back]
	stage3_1_expandedconv1_dwise_relu6_fwd -> stage3_1_expandedconv1_dwise_batchnorm0_fwd [label="576x14x14" arrowtail=open dir=back]
	stage3_1_expandedconv1_linear_conv0_fwd -> stage3_1_expandedconv1_dwise_relu6_fwd [label="576x14x14" arrowtail=open dir=back]
	stage3_1_expandedconv1_linear_batchnorm0_fwd -> stage3_1_expandedconv1_linear_conv0_fwd [label="96x14x14" arrowtail=open dir=back]
	stage3_1_expandedconv1_elemwise_add0 -> stage3_1_expandedconv1_linear_batchnorm0_fwd [label="96x14x14" arrowtail=open dir=back]
	stage3_1_expandedconv1_elemwise_add0 -> stage3_1_expandedconv0_linear_batchnorm0_fwd [label="96x14x14" arrowtail=open dir=back]
	stage3_1_expandedconv2_expand_conv0_fwd -> stage3_1_expandedconv1_elemwise_add0 [label="96x14x14" arrowtail=open dir=back]
	stage3_1_expandedconv2_expand_batchnorm0_fwd -> stage3_1_expandedconv2_expand_conv0_fwd [label="576x14x14" arrowtail=open dir=back]
	stage3_1_expandedconv2_expand_relu6_fwd -> stage3_1_expandedconv2_expand_batchnorm0_fwd [label="576x14x14" arrowtail=open dir=back]
	stage3_1_expandedconv2_dwise_conv0_fwd -> stage3_1_expandedconv2_expand_relu6_fwd [label="576x14x14" arrowtail=open dir=back]
	stage3_1_expandedconv2_dwise_batchnorm0_fwd -> stage3_1_expandedconv2_dwise_conv0_fwd [label="576x14x14" arrowtail=open dir=back]
	stage3_1_expandedconv2_dwise_relu6_fwd -> stage3_1_expandedconv2_dwise_batchnorm0_fwd [label="576x14x14" arrowtail=open dir=back]
	stage3_1_expandedconv2_linear_conv0_fwd -> stage3_1_expandedconv2_dwise_relu6_fwd [label="576x14x14" arrowtail=open dir=back]
	stage3_1_expandedconv2_linear_batchnorm0_fwd -> stage3_1_expandedconv2_linear_conv0_fwd [label="96x14x14" arrowtail=open dir=back]
	stage3_1_expandedconv2_elemwise_add0 -> stage3_1_expandedconv2_linear_batchnorm0_fwd [label="96x14x14" arrowtail=open dir=back]
	stage3_1_expandedconv2_elemwise_add0 -> stage3_1_expandedconv1_elemwise_add0 [label="96x14x14" arrowtail=open dir=back]
	stage4_0_expandedconv0_expand_conv0_fwd -> stage3_1_expandedconv2_elemwise_add0 [label="96x14x14" arrowtail=open dir=back]
	stage4_0_expandedconv0_expand_batchnorm0_fwd -> stage4_0_expandedconv0_expand_conv0_fwd [label="576x14x14" arrowtail=open dir=back]
	stage4_0_expandedconv0_expand_relu6_fwd -> stage4_0_expandedconv0_expand_batchnorm0_fwd [label="576x14x14" arrowtail=open dir=back]
	stage4_0_expandedconv0_dwise_conv0_fwd -> stage4_0_expandedconv0_expand_relu6_fwd [label="576x14x14" arrowtail=open dir=back]
	stage4_0_expandedconv0_dwise_batchnorm0_fwd -> stage4_0_expandedconv0_dwise_conv0_fwd [label="576x7x7" arrowtail=open dir=back]
	stage4_0_expandedconv0_dwise_relu6_fwd -> stage4_0_expandedconv0_dwise_batchnorm0_fwd [label="576x7x7" arrowtail=open dir=back]
	stage4_0_expandedconv0_linear_conv0_fwd -> stage4_0_expandedconv0_dwise_relu6_fwd [label="576x7x7" arrowtail=open dir=back]
	stage4_0_expandedconv0_linear_batchnorm0_fwd -> stage4_0_expandedconv0_linear_conv0_fwd [label="160x7x7" arrowtail=open dir=back]
	stage4_0_expandedconv1_expand_conv0_fwd -> stage4_0_expandedconv0_linear_batchnorm0_fwd [label="160x7x7" arrowtail=open dir=back]
	stage4_0_expandedconv1_expand_batchnorm0_fwd -> stage4_0_expandedconv1_expand_conv0_fwd [label="960x7x7" arrowtail=open dir=back]
	stage4_0_expandedconv1_expand_relu6_fwd -> stage4_0_expandedconv1_expand_batchnorm0_fwd [label="960x7x7" arrowtail=open dir=back]
	stage4_0_expandedconv1_dwise_conv0_fwd -> stage4_0_expandedconv1_expand_relu6_fwd [label="960x7x7" arrowtail=open dir=back]
	stage4_0_expandedconv1_dwise_batchnorm0_fwd -> stage4_0_expandedconv1_dwise_conv0_fwd [label="960x7x7" arrowtail=open dir=back]
	stage4_0_expandedconv1_dwise_relu6_fwd -> stage4_0_expandedconv1_dwise_batchnorm0_fwd [label="960x7x7" arrowtail=open dir=back]
	stage4_0_expandedconv1_linear_conv0_fwd -> stage4_0_expandedconv1_dwise_relu6_fwd [label="960x7x7" arrowtail=open dir=back]
	stage4_0_expandedconv1_linear_batchnorm0_fwd -> stage4_0_expandedconv1_linear_conv0_fwd [label="160x7x7" arrowtail=open dir=back]
	stage4_0_expandedconv1_elemwise_add0 -> stage4_0_expandedconv1_linear_batchnorm0_fwd [label="160x7x7" arrowtail=open dir=back]
	stage4_0_expandedconv1_elemwise_add0 -> stage4_0_expandedconv0_linear_batchnorm0_fwd [label="160x7x7" arrowtail=open dir=back]
	stage4_0_expandedconv2_expand_conv0_fwd -> stage4_0_expandedconv1_elemwise_add0 [label="160x7x7" arrowtail=open dir=back]
	stage4_0_expandedconv2_expand_batchnorm0_fwd -> stage4_0_expandedconv2_expand_conv0_fwd [label="960x7x7" arrowtail=open dir=back]
	stage4_0_expandedconv2_expand_relu6_fwd -> stage4_0_expandedconv2_expand_batchnorm0_fwd [label="960x7x7" arrowtail=open dir=back]
	stage4_0_expandedconv2_dwise_conv0_fwd -> stage4_0_expandedconv2_expand_relu6_fwd [label="960x7x7" arrowtail=open dir=back]
	stage4_0_expandedconv2_dwise_batchnorm0_fwd -> stage4_0_expandedconv2_dwise_conv0_fwd [label="960x7x7" arrowtail=open dir=back]
	stage4_0_expandedconv2_dwise_relu6_fwd -> stage4_0_expandedconv2_dwise_batchnorm0_fwd [label="960x7x7" arrowtail=open dir=back]
	stage4_0_expandedconv2_linear_conv0_fwd -> stage4_0_expandedconv2_dwise_relu6_fwd [label="960x7x7" arrowtail=open dir=back]
	stage4_0_expandedconv2_linear_batchnorm0_fwd -> stage4_0_expandedconv2_linear_conv0_fwd [label="160x7x7" arrowtail=open dir=back]
	stage4_0_expandedconv2_elemwise_add0 -> stage4_0_expandedconv2_linear_batchnorm0_fwd [label="160x7x7" arrowtail=open dir=back]
	stage4_0_expandedconv2_elemwise_add0 -> stage4_0_expandedconv1_elemwise_add0 [label="160x7x7" arrowtail=open dir=back]
	stage4_1_expandedconv0_expand_conv0_fwd -> stage4_0_expandedconv2_elemwise_add0 [label="160x7x7" arrowtail=open dir=back]
	stage4_1_expandedconv0_expand_batchnorm0_fwd -> stage4_1_expandedconv0_expand_conv0_fwd [label="960x7x7" arrowtail=open dir=back]
	stage4_1_expandedconv0_expand_relu6_fwd -> stage4_1_expandedconv0_expand_batchnorm0_fwd [label="960x7x7" arrowtail=open dir=back]
	stage4_1_expandedconv0_dwise_conv0_fwd -> stage4_1_expandedconv0_expand_relu6_fwd [label="960x7x7" arrowtail=open dir=back]
	stage4_1_expandedconv0_dwise_batchnorm0_fwd -> stage4_1_expandedconv0_dwise_conv0_fwd [label="960x7x7" arrowtail=open dir=back]
	stage4_1_expandedconv0_dwise_relu6_fwd -> stage4_1_expandedconv0_dwise_batchnorm0_fwd [label="960x7x7" arrowtail=open dir=back]
	stage4_1_expandedconv0_linear_conv0_fwd -> stage4_1_expandedconv0_dwise_relu6_fwd [label="960x7x7" arrowtail=open dir=back]
	stage4_1_expandedconv0_linear_batchnorm0_fwd -> stage4_1_expandedconv0_linear_conv0_fwd [label="320x7x7" arrowtail=open dir=back]
	stage4_2_conv0_fwd -> stage4_1_expandedconv0_linear_batchnorm0_fwd [label="320x7x7" arrowtail=open dir=back]
	stage4_2_batchnorm0_fwd -> stage4_2_conv0_fwd [label="1280x7x7" arrowtail=open dir=back]
	stage4_2_relu6_fwd -> stage4_2_batchnorm0_fwd [label="1280x7x7" arrowtail=open dir=back]
	pool0_fwd -> stage4_2_relu6_fwd [label="1280x7x7" arrowtail=open dir=back]
	flatten0_flatten0 -> pool0_fwd [label="1280x1x1" arrowtail=open dir=back]
	dense0_fwd -> flatten0_flatten0 [label=1280 arrowtail=open dir=back]
}
