Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep 19 23:42:10 2019
| Host         : RichardWu running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file testbench_control_sets_placed.rpt
| Design       : testbench
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    51 |
|    Minimum number of control sets                        |    51 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    51 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    44 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              29 |           18 |
| Yes          | No                    | No                     |            1235 |          542 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              41 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-----------------------------------+--------------------+------------------+----------------+
|      Clock Signal     |           Enable Signal           |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-----------------------+-----------------------------------+--------------------+------------------+----------------+
|  mydcm1/inst/clk_out2 |                                   | vga1/ltOp          |                1 |              1 |
|  mydcm1/inst/clk_out2 | vga1/eqOp                         |                    |                1 |              1 |
|  mydcm1/inst/clk_out1 |                                   |                    |                1 |              2 |
|  mydcm1/inst/clk_out1 |                                   | rsrc1/rsrcpc/SR[0] |                6 |              9 |
|  mydcm1/inst/clk_out2 | vga1/eqOp                         | vga1/v             |                3 |              9 |
|  mydcm1/inst/clk_out2 |                                   | vga1/r[3]_i_1_n_0  |                5 |              9 |
|  mydcm1/inst/clk_out2 |                                   | vga1/eqOp          |                6 |             10 |
|  mydcm1/inst/clk_out2 |                                   |                    |                6 |             19 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/upc_reg[8]_5[0]   |                    |               19 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/upc_reg[8]_7[0]   |                    |               28 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/upc_reg[8]_8[0]   |                    |               12 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/upc_reg[8]_28[0]  |                    |               21 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/upc_reg[8]_9[0]   |                    |                7 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/upc_reg[8]_26[0]  |                    |               14 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/upc_reg[8]_0[0]   |                    |               11 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/upc_reg[8]_6[0]   |                    |               14 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/upc_reg[8]_10[0]  |                    |               12 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/upc_reg[8]_19[0]  |                    |               20 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/upc_reg[8]_20[0]  |                    |               12 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/upc_reg[8]_21[0]  |                    |               17 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/upc_reg[8]_14[0]  |                    |               14 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/upc_reg[8]_15[0]  |                    |               15 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/upc_reg[8]_17[0]  |                    |               12 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/upc_reg[8]_22[0]  |                    |               13 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/upc_reg[8]_23[0]  |                    |               10 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/upc_reg[8]_27[0]  |                    |               18 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/upc_reg[8]_11[0]  |                    |               10 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/upc_reg[8]_13[0]  |                    |               13 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/upc_reg[8]_25[0]  |                    |               16 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/upc_reg[8]_3[0]   |                    |                9 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/upc_reg[8]_1[0]   |                    |                8 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/upc_reg[8]_16[0]  |                    |               11 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/upc_reg[8][0]     |                    |                9 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrccontrol/upc_reg[8]_0[0] |                    |               21 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/upc_reg[8]_12[0]  |                    |               13 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/E[0]              |                    |                7 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrccontrol/read            |                    |               12 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrccontrol/E[0]            |                    |               16 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrccontrol/upc_reg[0]_0[0] | rsrc1/rsrcpc/SR[0] |               11 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrccontrol/upc_reg[8]_1[0] |                    |               28 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/upc_reg[8]_18[0]  |                    |                9 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/upc_reg[8]_2[0]   |                    |                9 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/upc_reg[8]_24[0]  |                    |               14 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/upc_reg[8]_29[0]  |                    |               23 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/upc_reg[8]_4[0]   |                    |               18 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrccontrol/upc_reg[7]_1[0] |                    |               10 |             32 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrccontrol/upc_reg[5]_2    |                    |               16 |             50 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcmareg/address_reg[11]_0 |                    |               32 |            128 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcmareg/address_reg[11]_1 |                    |               32 |            128 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcmareg/address_reg[10]_1 |                    |               32 |            128 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcmareg/address_reg[10]_0 |                    |               32 |            128 |
+-----------------------+-----------------------------------+--------------------+------------------+----------------+


