// Seed: 4196615621
module module_0 (
    id_1,
    id_2
);
  output tri id_2;
  output wire id_1;
  assign id_2 = 1;
  wire  id_3;
  wire  id_4;
  wire  id_5;
  wire  id_6;
  logic id_7 = -1;
endmodule
module module_1 (
    output wand id_0,
    output wand id_1,
    output supply0 id_2,
    output tri0 id_3
    , id_15,
    output wand id_4,
    input tri0 id_5,
    input tri1 id_6,
    input wor id_7,
    input wor id_8,
    input tri0 id_9,
    input supply0 id_10,
    output tri id_11,
    input tri0 id_12,
    input supply0 id_13
);
  module_0 modCall_1 (
      id_15,
      id_15
  );
  wire id_16;
endmodule
