#=========================================================================
# SramValRdyRTL_test.py
#=========================================================================

from __future__ import print_function

import pytest
import random
import struct

from pymtl         import *
from pclib.ifcs    import MemReqMsg, MemRespMsg
from pclib.test    import mk_test_case_table, run_sim
from pclib.test    import TestSource, TestSink

from tut8_sram.SramValRdyRTL import SramValRdyRTL

#-------------------------------------------------------------------------
# TestHarness
#-------------------------------------------------------------------------

class TestHarness( Model ):

  def __init__( s, src_msgs, sink_msgs, src_delay, sink_delay, SramModel,
                dump_vcd = False, test_verilog = False ):

    # Instantiate models

    s.src_a  = TestSource( MemReqMsg( 8, 32, 64 ), src_msgs,  src_delay  )
    s.sram   = SramModel ()
    s.sink_a = TestSink  ( MemRespMsg( 8, 64 ),    sink_msgs, sink_delay )

    # Dump VCD

    if dump_vcd:
      s.sram.vcd_file = dump_vcd

    # Verilog translation

    if test_verilog:
      s.sram = TranslationTool( s.sram, enable_blackbox=True )

    # Connect

    s.connect( s.src_a.out,  s.sram.memreq  )
    s.connect( s.sink_a.in_, s.sram.memresp )

  def done( s ):
    return s.src_a.done and s.sink_a.done

  def line_trace( s ):
    return s.src_a.line_trace() + " " + s.sram.line_trace() + " " + s.sink_a.line_trace()

#-------------------------------------------------------------------------
# make messages
#-------------------------------------------------------------------------

def req( type_, opaque, addr, len, data ):
  msg = MemReqMsg( 8, 32, 64 )

  if   type_ == 'rd': msg.type_ = MemReqMsg.TYPE_READ
  elif type_ == 'wr': msg.type_ = MemReqMsg.TYPE_WRITE

  msg.addr   = addr
  msg.opaque = opaque
  msg.len    = len
  msg.data   = data
  return msg

def resp( type_, opaque, len, data ):
  msg = MemRespMsg( 8, 64 )

  if   type_ == 'rd': msg.type_ = MemRespMsg.TYPE_READ
  elif type_ == 'wr': msg.type_ = MemRespMsg.TYPE_WRITE

  msg.opaque = opaque
  msg.len    = len
  msg.test   = 0
  msg.data   = data
  return msg

#----------------------------------------------------------------------
# Test Case: directed
#----------------------------------------------------------------------

def basic_single_msgs( base_addr = None, num_msgs = None ):
  return [
    #    type  opq  addr   len data                        type  opq  len data
    req( 'wr', 0x0, 0x0000, 0, 0xdeadbeefcafe0123 ), resp( 'wr', 0x0, 0,  0                  ),
    req( 'rd', 0x1, 0x0000, 0, 0                  ), resp( 'rd', 0x1, 0,  0xdeadbeefcafe0123 ),
  ]

def basic_multiple_msgs( base_addr = None, num_msgs = None ):
  return [
    #    type  opq  addr   len data                        type  opq  len data
    req( 'wr', 0x0, 0x0000, 0, 0xdeadbeefcafe0123 ), resp( 'wr', 0x0, 0,  0                  ),
    req( 'rd', 0x1, 0x0000, 0, 0                  ), resp( 'rd', 0x1, 0,  0xdeadbeefcafe0123 ),
    req( 'wr', 0x2, 0x0008, 0, 0x0a0b0c0d0e0f0102 ), resp( 'wr', 0x2, 0,  0                  ),
    req( 'rd', 0x3, 0x0008, 0, 0                  ), resp( 'rd', 0x3, 0,  0x0a0b0c0d0e0f0102 ),
    req( 'wr', 0x4, 0x01f8, 0, 0x4213421342134213 ), resp( 'wr', 0x4, 0,  0                  ),
    req( 'rd', 0x5, 0x01f8, 0, 0                  ), resp( 'rd', 0x5, 0,  0x4213421342134213 ),
  ]

#----------------------------------------------------------------------
# Test Case: random
#----------------------------------------------------------------------

def random_msgs( base_addr = 0x0, num_msgs = 64 ):

  rgen = random.Random()
  rgen.seed(0xa4e28cc2)

  vmem = [ rgen.randint(0,0xffffffffffffffff) for _ in range(num_msgs) ]
  msgs = []

  # Force this to be 64 because there are 64 entries in the SRAM
  for i in range(64):
    msgs.extend([
      req( 'wr', i, base_addr+8*i, 0, vmem[i] ), resp( 'wr', i, 0, 0 ),
    ])

  for i in range(num_msgs):
    idx = rgen.randint(0,63)

    if rgen.randint(0,1):

      correct_data = vmem[idx]
      msgs.extend([
        req( 'rd', i, base_addr+8*idx, 0, 0 ), resp( 'rd', i, 0, correct_data ),
      ])

    else:

      new_data = rgen.randint(0,0xffffffffffffffff)
      vmem[idx] = new_data
      msgs.extend([
        req( 'wr', i, base_addr+8*idx, 0, new_data ), resp( 'wr', i, 0, 0 ),
      ])

  return msgs

#-------------------------------------------------------------------------
# Test Case: all constant values
#-------------------------------------------------------------------------

def allN_msgs( num = 0x0, base_addr = 0x0, num_msgs = 64 ):

  rgen = random.Random()
  rgen.seed(0xa4e28cc2)

  msgs = []

  # Force this to be 64 because there are 64 entries in the SRAM
  for i in range(64):
    msgs.extend([
      req( 'wr', i, base_addr+4*i, 0, num ), resp( 'wr', i, 0, 0 ),
    ])

  for i in range(num_msgs):
    idx = rgen.randint(0,63)

    if rgen.randint(0,1):
      correct_data = num
      msgs.extend([
        req( 'rd', i, base_addr+4*idx, 0, 0 ), resp( 'rd', i, 0, num ),
      ])
    else:
      msgs.extend([
        req( 'wr', i, base_addr+4*idx, 0, num ), resp( 'wr', i, 0, 0 ),
      ])

  return msgs

#-------------------------------------------------------------------------
# Test table for generic test
#-------------------------------------------------------------------------

test_case_table = mk_test_case_table([
  (                        "msg_func            src sink"),
  [ "basic_single_msgs",   basic_single_msgs,   0,  0    ],
  [ "basic_multiple_msgs", basic_multiple_msgs, 0,  0    ],
  [ "random",              random_msgs,         0,  0    ],
  [ "random_0_3",          random_msgs,         0,  3    ],
  [ "random_3_0",          random_msgs,         3,  0    ],
  [ "random_3_3",          random_msgs,         3,  3    ],
])

@pytest.mark.parametrize( **test_case_table )
def test_generic( test_params, dump_vcd, test_verilog ):
  base_addr = 0x0
  num_msgs  = 64
  msgs = test_params.msg_func( base_addr, num_msgs )
  # Instantiate testharness
  harness = TestHarness( msgs[::2], msgs[1::2],
                         test_params.src, test_params.sink,
                         SramValRdyRTL, dump_vcd, test_verilog )
  # Run the test
  run_sim( harness, dump_vcd )

