Version 4
SHEET 1 2848 1728
WIRE 1120 256 1120 208
WIRE 1120 368 1120 336
WIRE 1232 208 1120 208
WIRE 1232 288 1232 208
WIRE 1296 384 1296 176
WIRE 1344 176 1296 176
WIRE 1344 192 1344 176
WIRE 1344 288 1232 288
WIRE 1344 288 1344 272
WIRE 1472 384 1296 384
WIRE 1472 384 1472 304
WIRE 1488 176 1344 176
WIRE 1488 208 1456 208
WIRE 1504 384 1472 384
WIRE 1520 160 1520 144
WIRE 1520 240 1520 224
WIRE 1568 304 1472 304
WIRE 1664 304 1632 304
WIRE 1664 384 1584 384
WIRE 1664 384 1664 304
WIRE 1744 384 1664 384
WIRE 1744 416 1744 384
WIRE 1744 496 1744 480
WIRE 1760 192 1552 192
WIRE 1840 384 1744 384
WIRE 2032 192 1888 192
WIRE 2032 240 2032 192
WIRE 2032 384 1920 384
WIRE 2032 384 2032 240
WIRE 2096 240 2032 240
WIRE 2096 256 2096 240
WIRE 2096 352 2096 336
WIRE 2352 256 2352 240
WIRE 2352 352 2352 336
WIRE 2464 256 2464 240
WIRE 2464 352 2464 336
FLAG 1520 144 +V
FLAG 1520 240 -V
FLAG 2096 352 0
FLAG 1120 368 0
FLAG 1456 208 0
FLAG 1744 496 0
FLAG 2464 352 0
FLAG 2464 240 +V
FLAG 2352 352 0
FLAG 2352 240 -V
SYMBOL res 1328 176 R0
SYMATTR InstName R2
SYMATTR Value 1K
SYMBOL res 1600 400 M270
WINDOW 0 32 56 VTop 0
WINDOW 3 0 56 VBottom 0
SYMATTR InstName R3
SYMATTR Value 1K
SYMBOL cap 1632 320 M270
WINDOW 0 32 32 VTop 0
WINDOW 3 0 32 VBottom 0
SYMATTR InstName C1
SYMATTR Value 3p
SYMBOL LT1001 1520 128 R0
WINDOW 0 27 42 Left 0
WINDOW 3 25 87 Left 0
SYMATTR InstName U3
SYMBOL res 2080 240 R0
SYMATTR InstName R1
SYMATTR Value 100
SYMBOL voltage 1120 240 R0
WINDOW 38 60 56 VTop 0
WINDOW 123 24 132 Left 0
WINDOW 39 0 0 Left 0
SYMATTR Value2 AC {1-lp*lp}
SYMATTR InstName Vin
SYMATTR Value ""
SYMBOL loop_probe 1808 192 R0
WINDOW 0 0 0 Left 0
WINDOW 39 0 28 Left 0
SYMATTR InstName Xlp
SYMATTR SpiceLine lpvar=lp
SYMBOL res 1936 400 M270
WINDOW 0 32 56 VTop 0
WINDOW 3 0 56 VBottom 0
SYMATTR InstName R4
SYMATTR Value 1K
SYMBOL cap 1728 480 M180
WINDOW 0 24 64 Left 0
WINDOW 3 24 8 Left 0
SYMATTR InstName C2
SYMATTR Value 3p
SYMBOL voltage 2464 240 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V1
SYMATTR Value 15
SYMBOL voltage 2352 240 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V2
SYMATTR Value -15
TEXT 1088 56 Left 0 !.param lp=0
TEXT 1088 88 Left 0 !.step param lp list 1 -1
TEXT 1088 -560 Left 0 ;For this example, please select under\nSimulate -> Control Panel, Tab "Save Defaults":\nSave Device Currents\nSave Subcircuit Node Voltages\nSave Subcircuit Device Currents\n \nThis example shows how you can use the .meas statement to automatically calculate the phase margin and the gain margin of a circuit.\nIt uses Tian's formula [1] for calculating the loop gain, please see the LoopGain_Probe example for details.\nI had to modify the original circuit from the LoopGain_Probe example slightly in order to make the phase of the loop gain exceed -180 degrees,\notherwise, there would have been no result for the gain margin.\n \nIn order to see the results of the .meas statements, select View -> SPICE Error Log.\nWith the expressions used here, a stable circuit corresponds to positive values of the phase of phase_margin and of the dB-value of gain_margin.\nThe dB-value of phase_margin and the phase of gain_margin should be very close to zero.\n \nPlease keep in mind, however, that phase margin and gain margin are not perfectly reliable guides\nand that there are many pathological cases in which they fail spectacularly,\neven though for most commonly encountered systems, stability can be determined rather well by these measures [2].
TEXT 1088 760 Left 0 ;In this example, Tian's loop gain [1] is given by the expression\n \n1/(1/(2*(I(Xlp:Vinj)@1*V(Xlp:probe)@2-V(Xlp:probe)@1*I(Xlp:Vinj)@2)+V(Xlp:probe)@1+I(Xlp:Vinj)@2)-1)\n \nThe expression used in the .meas statement for phase_margin is the negative value of the expression for the loop gain,\nthe expression used in the .meas statement for gain_margin is the negative reciprocal value of the expression for the loop gain.\n \n \n[1] Michael Tian, V. Visvanathan, Jeffrey Hantgan, and Kenneth Kundert,\n      "Striving for Small-Signal Stability", IEEE Circuits and Devices Magazine,\n      vol. 17, no. 1, pp. 31-41, January 2001.\n \n[2] Thomas H. Lee, "The Design of CMOS Radio-Frequency Integrated Circuits",\n      Second Edition, Cambridge University Press, 2004, page 452.
TEXT 1088 568 Left 0 !.meas ac phase_margin find 1/(1-1/(2*(I(Xlp:Vinj)@1*V(Xlp:probe)@2-V(Xlp:probe)@1*I(Xlp:Vinj)@2)+V(Xlp:probe)@1+I(Xlp:Vinj)@2))\n+ when mag(1/(1-1/(2*(I(Xlp:Vinj)@1*V(Xlp:probe)@2-V(Xlp:probe)@1*I(Xlp:Vinj)@2)+V(Xlp:probe)@1+I(Xlp:Vinj)@2)))=1\n.meas ac gain_margin find 1-1/(2*(I(Xlp:Vinj)@1*V(Xlp:probe)@2-V(Xlp:probe)@1*I(Xlp:Vinj)@2)+V(Xlp:probe)@1+I(Xlp:Vinj)@2)\n+ when ph(1-1/(2*(I(Xlp:Vinj)@1*V(Xlp:probe)@2-V(Xlp:probe)@1*I(Xlp:Vinj)@2)+V(Xlp:probe)@1+I(Xlp:Vinj)@2))=0
TEXT 1088 24 Left 0 !.ac dec 30 .1 100Meg
