;redcode
;assert 1
	SPL 0, #-52
	SUB -13, 2
	SUB 421, 1
	ADD 10, 20
	MOV 117, <-20
	SUB @-121, 178
	MOV -11, <-25
	SPL 0, #-400
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DJN @0, -9
	MOV -9, <-12
	SUB @121, 173
	SUB @121, 173
	SUB @121, 103
	SUB @121, 103
	CMP -1, <-20
	MOV <0, @2
	CMP <-117, 5
	SPL 0, #-52
	ADD 10, 30
	DJN -1, @-20
	SLT -1, <-20
	SPL 0, -5
	SUB <-117, 305
	SPL <121, 103
	SPL <121, 103
	SUB <0, @2
	SUB <100, -5
	ADD #110, 9
	SLT #110, 9
	SUB @121, 103
	SUB <100, -5
	SPL <121, 103
	JMP 100, -30
	SPL <121, 103
	MOV <-117, 5
	MOV <-117, 5
	SUB <100, -5
	SPL 0, #-52
	MOV 11, <80
	SPL 0, <-742
	SPL -117, 305
	JMP 7, #-130
	SPL 0, #-52
	SLT #129, 106
	CMP <-117, 5
	CMP <-117, 5
	SUB 421, 1
	SUB -13, 2
	SUB 421, 1
	ADD 10, 20
