CTX_BB_HEAD_U	,	V_286
execlist_queue	,	V_63
gen8_emit_bb_start	,	F_130
gen8_logical_ring_disable_irq	,	F_136
CTX_BB_HEAD_L	,	V_287
upper_32_bits	,	F_27
CTX_PDP2_LDW	,	V_301
KBL_REVID_B0	,	V_226
GT_RENDER_L3_PARITY_ERROR_INTERRUPT	,	V_256
dev	,	V_46
HAS_RESOURCE_STREAMER	,	F_177
l3sqc4_flush	,	V_123
MI_INVALIDATE_TLB	,	V_210
"Failed to set up hws %s: %d\n"	,	L_8
execlist_lock	,	V_62
PIPE_CONTROL_FLUSH_ENABLE	,	V_219
"MOCS failed to program: expect performance issues.\n"	,	L_6
GEN9_MEDIA_POOL_STATE	,	V_157
GEN8_CTX_FORCE_RESTORE	,	V_18
scratch	,	V_131
wa_ctx_end	,	F_86
GEN8_CSB_READ_PTR	,	F_43
intel_lr_context_pin	,	F_55
BCS	,	V_312
size	,	V_140
i915_gem_object_pin_map	,	F_65
RING_ELSP	,	F_24
irq_tasklet	,	V_79
intel_lr_context_unpin	,	F_59
MI_FLUSH_DW_USE_GTT	,	V_213
RCS	,	V_173
GEN8_LEGACY_PDPES	,	V_193
logical_render_ring_init	,	F_166
GEN8_RPCS_SS_CNT_ENABLE	,	V_265
kernel_context	,	V_236
test_bit	,	F_150
I915_DISPATCH_RS	,	V_200
I915_GEM_HWS_INDEX_ADDR	,	V_228
PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE	,	V_222
intel_uncore_forcewake_for_reg	,	F_161
gen8_init_indirectctx_bb	,	F_88
i915_guc_wq_reserve	,	F_56
PIN_HIGH	,	V_170
IS_GEN8	,	F_9
CONFIG_DRM_I915_GVT	,	V_36
atomic_notifier_call_chain	,	F_16
CTX_CTRL_INHIBIT_SYN_CTX_SWITCH	,	V_280
gen9_init_render_ring	,	F_122
IS_GEN9	,	F_109
ce	,	V_22
status_page	,	V_180
_MASKED_BIT_ENABLE	,	F_95
tail	,	V_44
GFX_REPLAY_MODE	,	V_182
CTX_RING_HEAD	,	V_188
i	,	V_112
RING_SBBSTATE	,	F_187
drm_i915_gem_object	,	V_167
desc_template	,	V_26
KBL_REVID_A0	,	V_155
GUC_WOPCM_TOP	,	V_98
INTEL_CONTEXT_SCHEDULE_IN	,	V_53
RING_SBBADDR_UDW	,	F_185
RING_CTX_TIMESTAMP	,	F_191
w	,	V_114
pd_daddr	,	V_194
GFX_RUN_LIST_ENABLE	,	V_183
GEN8_LR_CONTEXT_ALIGN	,	V_96
intel_logical_ring_emit_pdps	,	F_126
intel_logical_ring_workarounds_emit	,	F_76
GEN8_R_PWR_CLK_STATE	,	V_308
GEN8_RPCS_ENABLE	,	V_263
GEN8_CTX_ID_SHIFT	,	V_31
vma	,	V_107
PIPE_CONTROL_FLUSH_L3	,	V_147
lockdep_assert_held	,	F_63
GEN8_RING_PDP_UDW	,	F_128
GEN8_RPCS_EU_MIN_SHIFT	,	V_270
GEN8_LR_CONTEXT_OTHER_SIZE	,	V_314
intel_ring_unpin	,	F_73
intel_mocs_init_engine	,	F_115
reg	,	V_118
RING_NR_PAGES	,	V_284
gen8_emit_flush_render	,	F_138
req	,	V_111
intel_ring_free	,	F_198
ret	,	V_80
MI_LRI_FORCE_POSTED	,	V_278
MI_ARB_DISABLE	,	V_144
RING_CONTEXT_STATUS_PTR	,	F_40
CACHELINE_BYTES	,	V_146
count	,	V_51
GEN8_LQSC_FLUSH_COHERENT_LINES	,	V_124
lrc_reg_state	,	V_41
ASSIGN_CTX_PDP	,	F_18
POSTING_READ	,	F_113
irq_keep_mask	,	V_203
execlist_port	,	V_47
spin_unlock_irqrestore	,	F_52
DRM_ERROR	,	F_105
port	,	V_48
intel_engine_flag	,	F_131
CTX_PDP1_LDW	,	V_303
CACHELINE_DWORDS	,	V_142
execlists_update_context_pdps	,	F_17
"Alloc LRC backing obj failed.\n"	,	L_12
cursor	,	V_58
lrc_setup_wa_ctx_obj	,	F_96
execlists_context_deferred_alloc	,	F_54
size_alignment	,	V_139
_MASKED_BIT_DISABLE	,	F_92
status_notifier	,	V_37
gen8_emit_flush	,	F_137
tasklet_init	,	F_163
HAS_POOLED_EU	,	F_93
indirect_ctx	,	V_176
intel_rcs_context_init_mocs	,	F_146
I915_MAP_WB	,	V_102
DISABLE_PIXEL_MASK_CAMMING	,	V_160
engine	,	V_7
i915_ggtt_offset	,	F_12
logical_ring_init	,	F_164
csb_mmio	,	V_67
LRC_STATE_PN	,	V_105
i915_gem_request_put	,	F_45
eu_per_subslice	,	V_269
"Failed to setup context WA page: %d\n"	,	L_4
forcewake_domains	,	V_252
disable_lite_restore_wa	,	V_8
seqno	,	V_230
GT_RENDER_USER_INTERRUPT	,	V_247
GEN8_LR_CONTEXT_RENDER_SIZE	,	V_311
spin_unlock	,	F_35
obj	,	V_101
GEN8_LQSC_RO_PERF_DIS	,	V_127
GEN8_CTX_STATUS_ACTIVE_IDLE	,	V_76
intel_flush_status_page	,	F_140
gen8_init_common_ring	,	F_114
KBL_REVID_E0	,	V_126
use_mmio_flip	,	V_5
enable_execlists	,	V_3
initialised	,	V_86
init_workarounds_ring	,	F_121
i915_gem_object_put	,	F_100
reserved_space	,	V_81
init_context	,	V_87
MISSING_CASE	,	F_174
dev_priv	,	V_2
ggtt_offset	,	V_181
GEN8_RPCS_EU_MAX_SHIFT	,	V_271
round_up	,	F_196
ASSIGN_CTX_REG	,	F_175
CTX_R_PWR_CLK_STATE	,	V_307
BUILD_BUG_ON	,	F_11
dispatch_flags	,	V_196
i915_gem_object_set_to_cpu_domain	,	F_194
id	,	V_11
intel_lr_context_size	,	F_195
GEN8_RPCS_SS_CNT_SHIFT	,	V_267
RING_START	,	F_180
index	,	V_122
intel_engine_init_common	,	F_165
CTX_PDP0_LDW	,	V_305
RING_TAIL	,	F_179
I915_GEM_HWS_SCRATCH_ADDR	,	V_212
PIPE_CONTROL_CS_STALL	,	V_132
eu_pool_config	,	V_156
cmd	,	V_205
tasklet_hi_schedule	,	F_51
status	,	V_35
logical_ring_setup	,	F_159
gen8_emit_flush_coherentl3_wa	,	F_79
GEN9_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT	,	V_273
hws	,	V_250
ring_size	,	V_317
CTX_PDP3_UDW	,	V_298
list_add_tail	,	F_50
GEN8_GTCR	,	V_109
"Execlists enabled for %s\n"	,	L_5
ALIGN	,	F_85
start_alignment	,	V_138
PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE	,	V_221
MI_MODE	,	V_184
wa_tail	,	V_61
CTX_RING_BUFFER_START	,	V_106
previous_context	,	V_90
GEN8_RPCS_S_CNT_ENABLE	,	V_260
intel_ring_update_space	,	F_125
i915_vma_create	,	F_99
i915_hw_ppgtt	,	V_38
err	,	V_100
intel_engine_cleanup_common	,	F_153
elsp	,	V_49
BXT_REVID_B0	,	V_161
logical_ring_default_irqs	,	F_157
lrc_init_hws	,	F_111
INSTPM_FORCE_ORDERING	,	V_187
i915_workarounds	,	V_113
has_eu_pg	,	V_268
RING_BBADDR	,	F_183
MI_BATCH_BUFFER_END	,	V_151
slice_mask	,	V_261
irq_shift	,	V_246
ppgtt	,	V_39
RING_VALID	,	V_285
intel_ring_offset	,	F_20
MI_BATCH_RESOURCE_STREAMER	,	V_201
CTX_BB_STATE	,	V_288
i915_gem_context	,	V_19
GEN8_CTX_STATUS_COMPLETED_MASK	,	V_73
vf_flush_wa	,	V_214
VCS2	,	V_13
"wa_ctx_bb failed sanity checks: size %d is not aligned to %d\n"	,	L_1
SKL_REVID_D0	,	V_152
"WA batch buffer is not initialized for Gen%d\n"	,	L_2
i915_vma	,	V_168
GEN8_CSB_READ_PTR_MASK	,	V_77
BXT_REVID_A1	,	V_10
err_unpin	,	V_84
mode	,	V_204
u32	,	T_3
execlists_update_context	,	F_19
buffer	,	V_233
i915_gem_request_assign	,	F_34
drm	,	V_93
indirect_ctx_offset	,	V_272
mm	,	V_275
make_rpcs	,	F_170
SKL_REVID_E0	,	V_125
MI_STORE_REGISTER_MEM_GEN8	,	V_128
CTX_BB_PER_CTX_PTR	,	V_293
spin_lock_irqsave	,	F_49
cleanup	,	V_235
FW_REG_READ	,	V_254
struct_mutex	,	V_94
LRC_PPHWSP_PN	,	V_28
GEN8_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT	,	V_274
EMIT_BARRIER	,	V_117
list_for_each_entry	,	F_33
kmap_atomic	,	F_108
SKL_REVID_B0	,	V_9
intel_engine_create_scratch	,	F_168
COMMON_SLICE_CHICKEN2	,	V_153
last_retired_head	,	V_190
execlists_elsp_idle	,	F_36
kunmap_atomic	,	F_110
head	,	V_70
intel_lr_indirect_ctx_offset	,	F_173
GEN9_MEDIA_POOL_ENABLE	,	V_158
CTX_PDP2_UDW	,	V_300
intel_ring	,	V_88
i915_vma_unpin	,	F_74
gen8_emit_request	,	F_141
irq_seqno_barrier	,	V_244
INTEL_CONTEXT_SCHEDULE_OUT	,	V_75
"Failed to populate LRC: %d\n"	,	L_13
bxt_a_seqno_barrier	,	F_139
HAS_L3_DPF	,	F_167
writel	,	F_26
RING_CONTEXT_CONTROL	,	F_176
fw_domains	,	V_66
_MASKED_FIELD	,	F_46
IS_BROADWELL	,	F_89
RING_IMR	,	F_135
PIPE_CONTROL_GLOBAL_GTT_IVB	,	V_148
i915_vma_unpin_and_release	,	F_102
mmio_base	,	V_179
intel_ring_pin	,	F_68
u64	,	T_1
wa_ctx_emit_reg	,	F_82
MI_ARB_ENABLE	,	V_150
csb	,	V_69
GEN9_LR_CONTEXT_RENDER_SIZE	,	V_310
I915_GEM_HWS_INDEX	,	V_227
GEN9_DISABLE_GATHER_AT_SET_SHADER_COMMON_SLICE	,	V_154
fence	,	V_229
IS_ERR	,	F_66
enable_guc_submission	,	V_83
MI_FLUSH_DW_OP_STOREDW	,	V_208
intel_engine_create_ring	,	F_197
context_size	,	V_315
MI_ARB_ON_OFF	,	V_143
ring	,	V_43
dma_addr_t	,	T_6
prev	,	V_56
shift	,	V_245
intel_lr_context_resume	,	F_199
I915_WRITE	,	F_69
GEN8_CTX_VALID	,	V_15
unpin_vma	,	V_103
len	,	V_195
intel_ring_begin	,	F_57
CTX_RING_BUFFER_CONTROL	,	V_283
pin_count	,	V_95
error_ring_free	,	V_318
state	,	V_27
gen8_logical_ring_enable_irq	,	F_132
"Failed to pin context for %s: %d\n"	,	L_7
intel_engine_reset_breadcrumbs	,	F_116
ctx	,	V_20
for_each_engine	,	F_155
execlists_submit_request	,	F_48
GEN7_ROW_CHICKEN2	,	V_166
CTX_CONTEXT_CONTROL	,	V_279
lrc_desc	,	V_32
GEN8_RPCS_S_CNT_SHIFT	,	V_262
emit_flush	,	V_116
intel_init_workaround_bb	,	F_103
rc	,	V_145
CTX_SECOND_BB_STATE	,	V_292
intel_ring_emit	,	F_62
i915_gem_render_state_init	,	F_147
GEN8_STATE_ACK	,	V_162
irq_enable	,	V_241
execlists_context_status_change	,	F_14
intel_lrc_irq_handler	,	F_38
RING_SBBADDR	,	F_186
RING_BBADDR_UDW	,	F_182
rq	,	V_34
i915_gem_context_get	,	F_70
EMIT_FLUSH	,	V_216
MI_FLUSH_DW_STORE_INDEX	,	V_207
PIN_GLOBAL	,	V_99
RING_BB_PPGTT	,	V_289
GEN8_CTX_L3LLC_COHERENT	,	V_16
ctx_single_port_submission	,	F_29
intel_ring_emit_reg	,	F_78
PIPE_CONTROL_TLB_INVALIDATE	,	V_220
FW_REG_WRITE	,	V_253
intel_logical_ring_alloc_request_extras	,	F_53
GEN8_CSB_WRITE_PTR	,	F_44
MI_BATCH_BUFFER_START_GEN8	,	V_199
RING_MODE_GEN7	,	F_118
INTEL_INFO	,	F_171
dirty	,	V_108
CTX_PDP1_UDW	,	V_302
CTX_CTX_TIMESTAMP	,	V_297
CTX_RCS_INDIRECT_CTX_OFFSET	,	V_295
drm_i915_private	,	V_1
__i915_vma_unpin	,	F_72
uint32_t	,	T_5
regs	,	V_50
execlists_force_single_submission	,	V_55
intel_engine_setup_common	,	F_160
can_merge_ctx	,	F_30
buf	,	V_68
tasklet_kill	,	F_151
i915_mmio_reg_offset	,	F_23
intel_engine_initialized	,	F_149
PIPE_CONTROL_STATE_CACHE_INVALIDATE	,	V_225
intel_uncore_forcewake_put	,	F_47
MAX_CONTEXT_HW_ID	,	V_24
CTX_RING_TAIL	,	V_42
intel_execlists_enable_submission	,	F_154
has_slice_pg	,	V_259
__iomem	,	T_4
gen9_init_perctx_bb	,	F_94
logical_xcs_ring_init	,	F_169
intel_lr_context_descriptor_update	,	F_10
i915_gem_context_put	,	F_75
PIPE_CONTROL_DEPTH_CACHE_FLUSH	,	V_218
WA_TAIL_DWORDS	,	V_191
lrc_setup_hws	,	F_158
preempt_wa	,	V_54
MI_LOAD_REGISTER_IMM	,	F_77
PAGE_ALIGN	,	F_98
PIPE_CONTROL_QW_WRITE	,	V_149
RING_INDIRECT_CTX_OFFSET	,	F_190
last	,	V_59
batch	,	V_121
WARN	,	F_87
PIPE_CONTROL_CONST_CACHE_INVALIDATE	,	V_224
gen8_init_rcs_context	,	F_145
intel_uncore_forcewake_get	,	F_39
"Could not map object pages! (%d)\n"	,	L_11
name	,	V_174
page	,	V_172
execlists_submit_ports	,	F_22
idx	,	V_72
I915_WRITE_IMR	,	F_133
desc	,	V_23
reg_state	,	V_40
init_hw	,	V_238
next	,	V_57
intel_hws_seqno_address	,	F_142
GEN8_CSB_ENTRIES	,	V_71
submit	,	V_60
reset_common_ring	,	F_123
GEN8_RING_PDP_LDW	,	F_129
PIPE_CONTROL_VF_CACHE_INVALIDATE	,	V_223
GEM_BUG_ON	,	F_25
unpin_map	,	V_104
intel_sanitize_enable_execlists	,	F_1
i915_wa_ctx_bb	,	V_135
PIN_OFFSET_BIAS	,	V_97
wa_ctx_emit	,	F_81
GEN9_SUBSLICE_TDL_ACK_BITS	,	V_163
reset_hw	,	V_239
GFX_OP_PIPE_CONTROL	,	F_83
POSTING_READ_FW	,	F_134
I915_DISPATCH_SECURE	,	V_197
intel_logical_ring_cleanup	,	F_148
intel_vgpu_active	,	F_3
CTX_PDP0_UDW	,	V_304
intel_lr_context_descriptor	,	F_13
irq_disable	,	V_242
i915_gem_object_get_dirty_page	,	F_107
err_unreserve	,	V_85
MI_INVALIDATE_BSD	,	V_211
base	,	V_45
i915_vma_pin	,	F_64
uint64_t	,	T_2
intel_logical_ring_advance	,	F_60
page_addr	,	V_251
GT_CONTEXT_SWITCH_INTERRUPT	,	V_248
execlist_link	,	V_64
TASKLET_STATE_SCHED	,	V_232
execlists_elsp_ready	,	F_37
MI_NOOP	,	V_89
subslice_mask	,	V_266
i915_gem_object_create	,	F_97
populate_lr_context	,	F_193
rpcs	,	V_257
ctx_obj	,	V_309
I915_READ_MODE	,	F_152
DRM_DEBUG_DRIVER	,	F_106
GEN9_STATE_ACK_SLICE2	,	V_165
GEN9_STATE_ACK_SLICE1	,	V_164
i915	,	V_4
sseu	,	V_258
ASYNC_FLIP_PERF_DISABLE	,	V_185
i915_gem_object_unpin_map	,	F_71
MI_LOAD_REGISTER_MEM_GEN8	,	V_134
"Could not set to CPU domain\n"	,	L_10
intel_engine_cs	,	V_6
IS_BXT_REVID	,	F_8
gen8_init_perctx_bb	,	F_90
PAGE_SIZE	,	V_29
intel_engine_init_hangcheck	,	F_119
error_deref_obj	,	V_316
RING_CONTEXT_STATUS_BUF_BASE	,	F_162
EMIT_INVALIDATE	,	V_209
HAS_LOGICAL_RING_CONTEXTS	,	F_2
emit_bb_start	,	V_243
RING_HEAD	,	F_178
USES_PPGTT	,	F_5
VCS	,	V_12
flags	,	V_78
pd_dirty_rings	,	V_198
out	,	V_177
ggtt	,	V_169
has_subslice_pg	,	V_264
ASSIGN_CTX_PML4	,	F_192
emit_request	,	V_240
EXECLISTS_REQUEST_SIZE	,	V_82
i915_guc_wq_unreserve	,	F_58
IS_KBL_REVID	,	F_80
"scratch page not allocated for %s\n"	,	L_3
MI_USER_INTERRUPT	,	V_231
CTX_RCS_INDIRECT_CTX	,	V_294
logical_ring_default_vfuncs	,	F_156
dctx	,	V_255
GEN8_CTX_ID_WIDTH	,	V_25
EINVAL	,	V_175
execlists_dequeue	,	F_31
RING_HWSTAM	,	F_117
VECS	,	V_313
MI_SRM_LRM_GLOBAL_GTT	,	V_129
gen9_init_indirectctx_bb	,	F_91
RING_HWS_PGA	,	F_112
GEN8_CTX_STATUS_PREEMPTED	,	V_74
per_ctx	,	V_178
dc_flush_wa	,	V_215
data	,	V_65
irq_enable_mask	,	V_202
IS_ENABLED	,	F_15
"WA batch buffer initialization failed: %d\n"	,	L_9
hweight8	,	F_172
submit_request	,	V_237
num_lri_cmds	,	V_192
lower_32_bits	,	F_28
PIPE_CONTROL_DC_FLUSH_ENABLE	,	V_133
intel_context	,	V_21
RING_CTL	,	F_181
hws_offset	,	V_249
wa_ctx_start	,	F_84
RING_BBSTATE	,	F_184
CTX_PDP3_LDW	,	V_299
RING_CONTEXT_STATUS_BUF_LO	,	F_41
GEN9_SLICE_COMMON_ECO_CHICKEN0	,	V_159
offset	,	V_137
CTX_SECOND_BB_HEAD_U	,	V_290
MODE_IDLE	,	V_234
wa_ctx	,	V_136
ctx_desc_template	,	V_14
lrc_destroy_wa_ctx_obj	,	F_101
PTR_ERR	,	F_67
IS_SKL_REVID	,	F_7
execlists_init_reg_state	,	F_124
hw_id	,	V_30
GEN8_L3SQCREG4	,	V_130
INSTPM	,	V_186
request	,	V_52
i915_ctx_workarounds	,	V_171
workarounds	,	V_115
scratch_addr	,	V_141
gen8_emit_request_render	,	F_143
RING_BB_PER_CTX_PTR	,	F_188
vaddr	,	V_92
PIPE_CONTROL_RENDER_TARGET_CACHE_FLUSH	,	V_217
spin_lock	,	F_32
MI_FLUSH_DW	,	V_206
postfix	,	V_189
addr	,	V_119
value	,	V_120
CTX_SECOND_BB_HEAD_L	,	V_291
CTX_CTRL_RS_CTX_ENABLE	,	V_282
GEN8_CTX_PRIVILEGE	,	V_17
INTEL_GEN	,	F_4
readl	,	F_42
last_context	,	V_91
i915_gem_request_get_seqno	,	F_144
WARN_ON	,	F_104
gen8_init_render_ring	,	F_120
USES_FULL_48BIT_PPGTT	,	F_21
RING_INDIRECT_CTX	,	F_189
CTX_CTRL_ENGINE_CTX_RESTORE_INHIBIT	,	V_281
logical_ring_init_platform_invariants	,	F_6
i915_page_dir_dma_addr	,	F_127
GEN8_GTCR_INVALIDATE	,	V_110
intel_ring_advance	,	F_61
drm_i915_gem_request	,	V_33
aliasing_ppgtt	,	V_276
CTX_LRI_HEADER_1	,	V_296
CTX_LRI_HEADER_0	,	V_277
CTX_LRI_HEADER_2	,	V_306
