Opened message file <out/t.log>. Detailed informations can be found in this file.
Checking license file </opt/Conpro2/license/license.dat> for host with hostid=<83f2ea7a> and feature <CONPRO2>...
Global block constraints:
  <default>
  >> Expression type: flat
  >> ALU data width threshold: 8
  >> Temporary register: shared
  Include paths: 
    Source:  /home/sbosse/proj/conpro/test/random/src/cp
    Source:  /home/sbosse/proj/conpro/test/random/src/vhdl
    Source:  /opt/Conpro2/incl
    Library: /opt/Conpro2/lib
Initializing synthesis tools...
TDI: Opening tools file <tools>...
  Searching tools file <tools.def>...
  Opening tools file </opt/Conpro2/toolset/tools.def>...
  Opening tool library file </opt/Conpro2/toolset/generic.lib>...
  Info [file <tools.def>, line 7]: Added synthesis tool defintion <generic>, version 1.07.
  Opening tool library file </opt/Conpro2/toolset/xilinx6.lib>...
  Info [file <tools.def>, line 27]: Added synthesis tool defintion <xilinx6>, version 1.07.
  Opening tool library file </opt/Conpro2/toolset/xilinx9.lib>...
  Info [file <tools.def>, line 173]: Added synthesis tool defintion <xilinx9>, version 1.07.
  Opening tool library file </opt/Conpro2/toolset/alliance.lib>...
  Info [file <tools.def>, line 319]: Added synthesis tool defintion <alliance>, version 1.07.
  Opening tool library file </opt/Conpro2/toolset/leonardo.lib>...
  Info [file <tools.def>, line 342]: Added synthesis tool defintion <leonardo>, version 1.07.
  Opening tool library file </opt/Conpro2/toolset/dc.lib>...
  Info [file <tools.def>, line 366]: Added synthesis tool defintion <dc>, version 1.07.
  Opening tool library file </opt/Conpro2/toolset/actel.lib>...
  Info [file <tools.def>, line 390]: Added synthesis tool defintion <actel>, version 1.07.
  Opening tool library file </opt/Conpro2/toolset/synplicity89.lib>...
  Info [file <tools.def>, line 413]: Added synthesis tool defintion <synplicity89>, version 1.07.
  Opening tool library file </opt/Conpro2/toolset/synplicity89_xilinx6.lib>...
  Info [file <tools.def>, line 436]: Added synthesis tool defintion <synplicity89_xilinx6>, version 1.07.
Initializing tool <leonardo>...
TDI: Opening tool <leonardo>...
  Searching tool file <leonardo.tool>...
  Opening tool file </opt/Conpro2/toolset/leonardo.tool>...
Analyzing ConPro source <t.cp>...
Searching Conpro file <t.cp>...
Opening file <t.cp>...
Compiling ConPro source <t.cp>...
Compiling module <t>...
  Searching toplevel objects and expanding toplevel loops and evaluating conditionals...
    Added module <Core>.
    Added module <Process>.
    Opening module <F>...
    Opening module <F>...
      Searching module file <f.mod>...
      Opening module file <f.mod>...
      EMI [Object F.f.root]#init: Initializing module ...
      Info : EMI <Object F.f.root>: No #version section found.
      EMI <Object F.f.root>: creating rules for module...
      Added module <F>.
        EMI <F>: adding object type <f>...
    Added module <System>.
    EMI <Object Sys.sys.root>: creating object <sys>...
      EMI [Object Sys.sys.sys]: added method <clock>.
      EMI [Object Sys.sys.sys]: added method <clock_level>.
      EMI [Object Sys.sys.sys]: added method <reset_level>.
      EMI [Object Sys.sys.sys]: added method <reset_internal>.
      EMI [Object Sys.sys.sys]: added method <simu_cycles>.
      EMI [Object Sys.sys.sys]: added method <simu_res>.
      EMI [Object Sys.sys.sys]: added method <target>.
      EMI [Object Sys.sys.sys]: added method <expr_type>.
      EMI [Object Sys.sys.sys]: added method <schedule>.
    EMI <Object Sys.sys.sys>: creating rules for module...
    EMI <Object F.f.root>: creating object <f1>...
      EMI [Object F.f.f1]: added method <init>.
      EMI [Object F.f.f1]: added method <read>.
      EMI [Object F.f.f1]: added method <time>.
      EMI [Object F.f.f1]: added method <set>.
    EMI <Object F.f.f1>: creating rules for module...
    Opening module <Ram>...
    Opening module <Ram>...
      Searching module file <ram.mod>...
      Opening module file </opt/Conpro2/lib/ram.mod>...
      EMI [Object Ram.ram.root]#init: Initializing module ...
      EMI <Object Ram.ram.root>: creating rules for module...
      Added module <Ram>.
        EMI <Ram>: adding object type <ram>...
    EMI <Object Ram.ram.root>: creating object <b>...
      EMI [Object Ram.ram.b]: added method <write>.
      EMI [Object Ram.ram.b]: added method <read>.
    EMI <Object Ram.ram.b>: creating rules for module...
  Analyzing toplevel method calls...
  Compiling system setting method <simu_cycles>.
  Analyzing function blocks...
  Analyzing processes...
    Info [file <t.cp>, line 26]: Analyzing process <p1>...
      Analyzing process <p1>...
    Info [file <t.cp>, line 42]: Analyzing process <main>...
      Analyzing process <main>...
        Info [file <t.cp>, line 45]: EMI#fun_compile <Object F.f.f1>: importing signal <rl> and assigning it to parameter <myreg>.
  Performing program graph transformations and optimization for module <T>...
    in process <p1>...
      Performing program transformations for process <p1>...
      Performing program transformations for process <p1>...
      Resolving object dependencies for process <p1>...
    in process <main>...
      Performing program transformations for process <main>...
      Performing program transformations for process <main>...
      Resolving object dependencies for process <main>...
  Analyzing toplevel instructions...
  Resolving object dependencies for process <MOD_T>...
  Default block parameters:  [EXPR=FLAT] [ALU_MIN_N=8] [TEMP=shared]
  Toplevel symbols: 23
  Processes: 2
  Functions: 0
  Process order: 
  : p1
  : main
  
  +------------------------------- ANALYSIS SUMMARY -------------------------------+
  +--------------------------------------------------------------------------------+
  | DESCRIPTION                   MESSAGE                                          |
  +--------------------------------------------------------------------------------+
  | Default block parameters       [EXPR=FLAT] [ALU_MIN_N=8] [TEMP=shared]         |
  | Toplevel symbols              23                                               |
  | Processes                     2                                                |
  | Functions                     0                                                |
  | Process order                                                                  |
  |                               p1                                               |
  |                               main                                             |
  +--------------------------------------------------------------------------------+
  
Performing controll graph analysis for module <T>...
call_graph_build: process 'p1': start={} stop={} call={} raise={} catch={}
call_graph_build: process 'main': start={p1} stop={} call={} raise={} catch={}
call_graph_build: exception register'PRO_p1_EXCEPTION': read={} write={}
call_graph_build: exception register'PRO_main_EXCEPTION': read={} write={}
  
  +------------------------------ CALL GRAPH SUMMARY ------------------------------+
  +--------------------------------------------------------------------------------+
  | PROCESS                                                                        |
  +--------------------------------------------------------------------------------+
  | p1                                                                             |
  | .. start                                                                       |
  | .. stop                                                                        |
  | .. call                                                                        |
  | .. raise                                                                       |
  | .. catch                                                                       |
  | main                                                                           |
  | .. start                      p1                                               |
  | .. stop                                                                        |
  | .. call                                                                        |
  | .. raise                                                                       |
  | .. catch                                                                       |
  | PRO_p1_EXCEPTION                                                               |
  | .. read                                                                        |
  | .. write                                                                       |
  | PRO_main_EXCEPTION                                                             |
  | .. read                                                                        |
  | .. write                                                                       |
  +--------------------------------------------------------------------------------+
  
Synthesizing module <T>...
Synthesizing main module <T>...
  Optimization: [Expression Constant Folder]  [Dead Object Remover]
  Optimizing and pre-scheduling, pass 1...
    Reference Stack Scheduler: Performing expression expansions...
      in process <T.p1>
        Removed 0 instructions(s).
      in process <T.main>
        Removed 0 instructions(s).
    Optimizer: removing dead objects and instructions...
      [T.MOD_T]: Removing Register <T.PRO_p1_EXCEPTION> with 0 reader(s) and 0 writer(s).
      ... in process <main> ...
      ... in process <p1> ...
      [T.MOD_T]: Removing Register <T.PRO_main_EXCEPTION> with 0 reader(s) and 0 writer(s).
      [T.MOD_T]: Removing Register <T.c> with 0 reader(s) and 0 writer(s).
      Removed 3 object(s).
    Optimizer: folding constants in expressions...
      in process <T.p1>
        Removed 0 operand(s).
      in process <T.main>
        Removed 0 operand(s).
    ... Progress of pass 1: 3.
  Optimizing and pre-scheduling, pass 2...
    Reference Stack Scheduler: Performing expression expansions...
      in process <T.p1>
        Removed 0 instructions(s).
      in process <T.main>
        Removed 0 instructions(s).
    Optimizer: removing dead objects and instructions...
      ... in process <main> ...
      ... in process <p1> ...
      Removed 0 object(s).
    Optimizer: folding constants in expressions...
      in process <T.p1>
        Removed 0 operand(s).
      in process <T.main>
        Removed 0 operand(s).
    ... Progress of pass 2: 0.
  
  +----------------------------- OPTIMIZATION SUMMARY -----------------------------+
  +--------------------------------------------------------------------------------+
  | LOCATION                      MESSAGE                                          |
  +--------------------------------------------------------------------------------+
  | [T.MOD_T]                     Removing Register <T.PRO_p1_EXCEPTION> with 0    |
  |                               reader(s) and 0 writer(s).                       |
  | [T.MOD_T]                     Removing Register <T.PRO_main_EXCEPTION> with 0  |
  |                               reader(s) and 0 writer(s).                       |
  | [T.MOD_T]                     Removing Register <T.c> with 0 reader(s) and 0   |
  |                               writer(s).                                       |
  +--------------------------------------------------------------------------------+
  
  Extracting features and resources...
  Resolving object guards...
    Found 1 guard(s).
  Resolving RAM blocks...
    Found 1 RAM block(s).
    <b>: width=8 size=1  PORT1 
    Performing post-analysis transformations for process <p1>...
    Performing post-analysis transformations for process <p1>...
    Performing post-analysis transformations for process <main>...
    Performing post-analysis transformations for process <main>...
  EMI [Object F.f.f1]: compiling external module interface...
  EMI [Object F.f.f1]: Environment is:
    datawidth(i)=[10;8],
    time(i)=[1000;4000;3000;2000;100],
    myreg(U)=["rl"],
    O(s)=["f1"],
    P(s)=["main";"p1"],
    P.init(s)=["main"],
    P.read(s)=["p1"],
    P.time(s)=["main";"p1"],
    P.set(s)=["main"],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[1000;50],
    simu_res(i)=[5],
    expr_type(s)=["flat"],
    scheduler_type(s)=["default"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]
  Synthesizing process instructions...
    Synthesizing uCode for process <p1>...
    in process <T.p1>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <p1>...
      Binding MicroCode instructions...
      Extracting ALU for process <p1>...
      Expression Scheduler: Performing ASAP time constrained scheduling for process <p1>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <p1>...
        Created 1 register(s):
          TEMP_0: logic[8]
      Block Scheduler: Exploring concurrency in basic blocks for process <p1>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 2 jump(s).
        Created 0 bounded block(s).
      Translating MicroCode to RTL in process <p1>...
        12 states created.
      Calculating block frame time estimations for process <p1>...
    Synthesizing uCode for process <main>...
    in process <T.main>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <main>...
      Binding MicroCode instructions...
      Extracting ALU for process <main>...
      Expression Scheduler: Performing ASAP time constrained scheduling for process <main>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <main>...
        Created 0 register(s):
      Block Scheduler: Exploring concurrency in basic blocks for process <main>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 1 jump(s).
        Created 0 bounded block(s).
      Translating MicroCode to RTL in process <main>...
        5 states created.
      Calculating block frame time estimations for process <main>...
  
  +--------------------------- UCODE SYNTHESIS SUMMARY ----------------------------+
  +--------------------------------------------------------------------------------+
  | LOCATION                      MESSAGE                                          |
  +--------------------------------------------------------------------------------+
  +--------------------------------------------------------------------------------+
  
  Synthesizing VHDL-RTL for module <T>...
  Creating entity <t_p1>...
    Synthesizing VHDL-RTL for process <p1>...
    Emitting state list for process <p1>...
    Emitting state machine for process <p1>...
    Port width: 81 bits
  Creating entity <t_main>...
    Synthesizing VHDL-RTL for process <main>...
    Emitting state list for process <main>...
    Emitting state machine for process <main>...
    Port width: 21 bits
  Creating library <conpro.vhdl>...
  Creating entity <t.vhdl>...
    Synthesizing VHDL-RTL for toplevel <T> ...
    EMI [Object Ram.ram.b]: compiling external module interface...
    EMI [Object Ram.ram.b]: Environment is:
      class(s)=["internal"],
      datawidth(i)=[8;8],
      addrwidth(i)=[2;19],
      arch(s)=["singleport"],
      mode(s)=["read-first"],
      scheduler(s)=["static"],
      ce(i)=[2],
      re(i)=[2],
      we(i)=[2],
      addrload(i)=[1],
      dataload(i)=[0],
      addrhold(i)=[0],
      datahold(i)=[0],
      cmdhold(i)=[1],
      delayhold(i)=[0],
      ram_db(?)=[],
      ram_addr(?)=[],
      ram_we(?)=[],
      ram_re(?)=[],
      ram_cs(?)=[],
      LOCAL(i)=[0],
      ARRAY(i)=[0],
      O(s)=["b"],
      P(s)=["p1"],
      P.write(s)=["p1"],
      P.read(s)=["p1"],
      CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
      RES(b)=[(§conpro_system_reset) = (0b1)],
      ACC(b)=[true],
      clock(i)=[10000000],
      clock_level(i)=[1],
      reset_level(i)=[1],
      reset_internal(i)=[0],
      state_enc(s)=["binary"],
      targets(?)=[],
      simu_cycles(i)=[1000;50],
      simu_res(i)=[5],
      expr_type(s)=["flat"],
      scheduler_type(s)=["default"],
      synth_tool(?)=[],
      logic_type(s)=["std_logic"],
      alu_top_expr(i)=[1],
      alu_thres(i)=[8]
    Creating global register <d> [DT_int 10, scheduler=PRIOstat #rd=1 #wr=1]...
    EMI [Object F.f.f1]: compiling process <RANDOM> ...
    EMI [Object F.f.f1]: compiling process <RANDOM_f1_SCHED> ...
    EMI [Object F.f.f1]: compiling process <RANDOM_f1> ...
    EMI [Object F.f.f1]: compiling process <TIMER_f1> ...
    EMI [Object F.f.f1]: Warning: no #assert section found.
    EMI [Object Ram.ram.b]: compiling process <RAM_b_RAM_IMPL> ...
    EMI [Object Ram.ram.b]: compiling process <RAM_b_SCHED> ...
    EMI [Object Ram.ram.b]: Warning: no #assert section found.
  Emitting MicroCode for module T...
  Emitting object file for module T...
  Emitting MicroCode for process p1...
  Emitting MicroCode for process main...
  UCI <ucode.uci_out.p1>: emitting MicroCode for process <p1>.
  UCI <ucode.uci_out.main>: emitting MicroCode for process <main>.
  
  +---------------------------- RTL SYNTHESIS SUMMARY -----------------------------+
  +--------------------------------------------------------------------------------+
  | LOCATION                      MESSAGE                                          |
  +--------------------------------------------------------------------------------+
  +--------------------------------------------------------------------------------+
  
Emitting frame time calculations for module <T>...
Info : Emitting block frame informations in file <t.ft>...
Emitting toolset <leonardo>...
TDI [Tool leonardo.root]#new_obj: creating object <t>...
TDI [Tool leonardo.t]#compile_all: Initializing tool ...
  TDI [Tool leonardo.t]: found #version 2.06...
  TDI [Tool leonardo.t]: compiling #parameter section...
    TDI [Tool leonardo.t]: Parameter <encoding> not found. Using default value.
    TDI [Tool leonardo.t]: Parameter <simu_period> not found. Using default value.
    TDI [Tool leonardo.t]: Parameter <clock_edge> not found. Using default value.
    TDI [Tool leonardo.t]: Parameter <clock_edge> not found. Using default value.
  TDI [Tool leonardo.t]: compiling #parameter section...
  TDI [Tool leonardo.t]: compiling function <check>...
  TDI [Tool leonardo.t]: compiling function <init>...
  TDI [Tool leonardo.t]: compiling function <finish>...
  TDI [Tool leonardo.t]: compiling function <do_patc>...
    TDI [Tool leonardo.t]: Parameter <simu_period> not found. Using default value.
    TDI [Tool leonardo.t]: Parameter <clock_edge> not found. Using default value.
  TDI [Tool leonardo.t]: compiling function <do_scram>...
  TDI [Tool leonardo.t]: compiling function <do_synth>...
    TDI [Tool leonardo.t]: Parameter <encoding> not found. Using default value.
  TDI [Tool leonardo.t]: compiling function <do_vst>...
  TDI [Tool leonardo.t]: compiling function <do_pat>...
  TDI [Tool leonardo.t]: compiling function <do_asimut>...
  TDI [Tool leonardo.t]: compiling function <do_xpat>...
  TDI [Tool leonardo.t]: compiling target <init>...
  TDI [Tool leonardo.t]: compiling target <vhdl>...
  TDI [Tool leonardo.t]: compiling target <synth>...
  TDI [Tool leonardo.t]: compiling target <simu>...
  TDI [Tool leonardo.t]: compiling target <xpat>...
  TDI [Tool leonardo.t]: compiling target <patc>...
  TDI [Tool leonardo.t]: compiling target <pat>...
  TDI [Tool leonardo.t]: compiling target <vst>...
  TDI [Tool leonardo.t]: compiling target <asimut>...
TDI [Tool leonardo.t]#compiler_all: Compiling tool ...
  TDI [Tool leonardo.t]#emit: Creating build script <t.leonardo.tool.sh>...
    TDI [Tool leonardo.t]: Environment is:
      PWD=[$],
      TOP=[$proj],
      VHD2=[$],
      LOG=[($TOP) + (".log")],
      SRCDIR=["."],
      SCRAM=[$],
      clock=["10000000"],
      vhdl=[|"t",
             "t_p1",
             "t_main",
             "conpro"|],
      LEONARDO_TOP=[$],
      MBK_CATA_LIB=[$],
      CLOCK_EDGE_NEG=[$],
      CLOCK_EDGE=[get_opt()],
      clock_level=["1"],
      simu_res=["5"],
      VHDL=[|$|],
      SXLIB_COMP=[$],
      CELLS=[$],
      DUP=["tee"],
      RESET_STATE=[get_opt()],
      LIBRARY=["sxlib"],
      SIM_CYCLES=[get_opt()],
      period=["100"],
      PATH=[$],
      ENCODING=[get_opt()],
      DESIGN=[$proj],
      port=[|"x:out:signed:9 downto 0",
             "y:out:signed:9 downto 0",
             "rl:in:std_logic_vector:9 downto 0",
             "CLK:in:std_logic",
             "RESET:in:std_logic"|],
      ALLIANCE_TOP=[$],
      RESET_STATE_NEG=[$],
      EXEMPLAR=[$],
      reset_level=["1"],
      SPECTRUM=[$],
      proj=["t"],
      res=[$],
      OBJDIR=["obj"],
      BIN=[$],
      SIM_PERIOD=[get_opt()],
      SIM_RES=[get_opt()],
      simu_cycles=["1000"]
Total CPU time consumed: 1.7 seconds.
Total time elapsed: 2.0 seconds.
  
  +------------------------ SYNTHESIS RESULT SUMMARY -------------------------+
  +---------------------------------------------------------------------------+
  | DESCRIPTION                                  VALUE                        |
  +---------------------------------------------------------------------------+
  | arithmetic unit                              5                            |
  |  -> adder                                    (4)                          |
  |  -> comparator                               (1)                          |
  | object                                       2                            |
  |  -> f                                        (1)                          |
  |  -> ram                                      (1)                          |
  | process                                      2                            |
  | process.main                                                              |
  |  -> port-width [bit]                         21                           |
  |  -> states                                   5                            |
  | process.p1                                                                |
  |  -> port-width [bit]                         81                           |
  |  -> register                                 2                            |
  |  -> states                                   12                           |
  | register-local                               2                            |
  |  -> signed(4 downto 0)                       (1)                          |
  |  -> std_logic_vector(7 downto 0)             (1)                          |
  | register-shared                              1                            |
  |  -> signed(9 downto 0)                       (1)                          |
  | synthesis time [sec]                         2                            |
  +---------------------------------------------------------------------------+
  
