@W: MT529 :"c:\users\dayalan nair\desktop\uct-fpga-course-2022\dnair_practicals\counter\counter.v":10:0:10:5|Found inferred clock counter|ipClk which controls 31 sequential elements including count[30:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
