<stg><name>store_block_C_proc_Pipeline_store_block_C</name>


<trans_list>

<trans id="266" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_09, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_110, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_211, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_312, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %sub_ln87_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %sub_ln87

]]></Node>
<StgValue><ssdm name="sub_ln87_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:6 %p_udiv135_i_i_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_udiv135_i_i

]]></Node>
<StgValue><ssdm name="p_udiv135_i_i_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i3 0, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.cond54.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.cond54.i.i.i:0 %j_1 = load i3 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond54.i.i.i:1 %icmp_ln84 = icmp_eq  i3 %j_1, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln84"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond54.i.i.i:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond54.i.i.i:3 %add_ln84 = add i3 %j_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond54.i.i.i:4 %br_ln84 = br i1 %icmp_ln84, void %for.inc74.i.i.i, void %store_block_C_proc.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="3">
<![CDATA[
for.inc74.i.i.i:0 %trunc_ln84 = trunc i3 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln84"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
for.inc74.i.i.i:5 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %j_1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="1">
<![CDATA[
for.inc74.i.i.i:6 %zext_ln87 = zext i1 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc74.i.i.i:7 %add_ln87 = add i4 %p_udiv135_i_i_read, i4 %zext_ln87

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc74.i.i.i:8 %add_ln87_1 = add i4 %sub_ln87_read, i4 %add_ln87

]]></Node>
<StgValue><ssdm name="add_ln87_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="4">
<![CDATA[
for.inc74.i.i.i:9 %zext_ln87_1 = zext i4 %add_ln87_1

]]></Node>
<StgValue><ssdm name="zext_ln87_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc74.i.i.i:10 %C_3_3_addr = getelementptr i32 %C_3_3, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="C_3_3_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc74.i.i.i:11 %C_3_2_addr = getelementptr i32 %C_3_2, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="C_3_2_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc74.i.i.i:12 %C_3_1_addr = getelementptr i32 %C_3_1, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="C_3_1_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc74.i.i.i:13 %C_3_0_addr = getelementptr i32 %C_3_0, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="C_3_0_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc74.i.i.i:14 %C_2_3_addr = getelementptr i32 %C_2_3, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="C_2_3_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc74.i.i.i:15 %C_2_2_addr = getelementptr i32 %C_2_2, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="C_2_2_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc74.i.i.i:16 %C_2_1_addr = getelementptr i32 %C_2_1, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="C_2_1_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc74.i.i.i:17 %C_2_0_addr = getelementptr i32 %C_2_0, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="C_2_0_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc74.i.i.i:18 %C_1_3_addr = getelementptr i32 %C_1_3, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="C_1_3_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc74.i.i.i:19 %C_1_2_addr = getelementptr i32 %C_1_2, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="C_1_2_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc74.i.i.i:20 %C_1_1_addr = getelementptr i32 %C_1_1, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="C_1_1_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc74.i.i.i:21 %C_1_0_addr = getelementptr i32 %C_1_0, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="C_1_0_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc74.i.i.i:22 %C_0_3_addr = getelementptr i32 %C_0_3, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="C_0_3_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc74.i.i.i:23 %C_0_2_addr = getelementptr i32 %C_0_2, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="C_0_2_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc74.i.i.i:24 %C_0_1_addr = getelementptr i32 %C_0_1, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="C_0_1_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc74.i.i.i:25 %C_0_0_addr = getelementptr i32 %C_0_0, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="C_0_0_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="4">
<![CDATA[
for.inc74.i.i.i:26 %C_0_0_load = load i4 %C_0_0_addr

]]></Node>
<StgValue><ssdm name="C_0_0_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="4">
<![CDATA[
for.inc74.i.i.i:27 %C_0_1_load = load i4 %C_0_1_addr

]]></Node>
<StgValue><ssdm name="C_0_1_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="4">
<![CDATA[
for.inc74.i.i.i:28 %C_0_2_load = load i4 %C_0_2_addr

]]></Node>
<StgValue><ssdm name="C_0_2_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="4">
<![CDATA[
for.inc74.i.i.i:29 %C_0_3_load = load i4 %C_0_3_addr

]]></Node>
<StgValue><ssdm name="C_0_3_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc74.i.i.i:32 %switch_ln87 = switch i2 %trunc_ln84, void %arrayidx721.34.case.344.i.i.i, i2 0, void %arrayidx721.34.case.0.i.i.i, i2 1, void %arrayidx721.34.case.1.i.i.i, i2 2, void %arrayidx721.34.case.2.i.i.i

]]></Node>
<StgValue><ssdm name="switch_ln87"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
<literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.2.i.i.i:3 %C_1_2_load_1 = load i4 %C_1_2_addr

]]></Node>
<StgValue><ssdm name="C_1_2_load_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
<literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.2.i.i.i:8 %C_2_2_load_1 = load i4 %C_2_2_addr

]]></Node>
<StgValue><ssdm name="C_2_2_load_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
<literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.2.i.i.i:13 %C_3_2_load_1 = load i4 %C_3_2_addr

]]></Node>
<StgValue><ssdm name="C_3_2_load_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
<literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.1.i.i.i:3 %C_1_1_load_1 = load i4 %C_1_1_addr

]]></Node>
<StgValue><ssdm name="C_1_1_load_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
<literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.1.i.i.i:8 %C_2_1_load_1 = load i4 %C_2_1_addr

]]></Node>
<StgValue><ssdm name="C_2_1_load_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
<literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.1.i.i.i:13 %C_3_1_load_1 = load i4 %C_3_1_addr

]]></Node>
<StgValue><ssdm name="C_3_1_load_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
<literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.0.i.i.i:3 %C_1_0_load_1 = load i4 %C_1_0_addr

]]></Node>
<StgValue><ssdm name="C_1_0_load_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
<literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.0.i.i.i:8 %C_2_0_load_1 = load i4 %C_2_0_addr

]]></Node>
<StgValue><ssdm name="C_2_0_load_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
<literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.0.i.i.i:13 %C_3_0_load_1 = load i4 %C_3_0_addr

]]></Node>
<StgValue><ssdm name="C_3_0_load_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
<literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.344.i.i.i:3 %C_1_0_load = load i4 %C_1_0_addr

]]></Node>
<StgValue><ssdm name="C_1_0_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
<literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.344.i.i.i:4 %C_1_1_load = load i4 %C_1_1_addr

]]></Node>
<StgValue><ssdm name="C_1_1_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
<literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.344.i.i.i:5 %C_1_2_load = load i4 %C_1_2_addr

]]></Node>
<StgValue><ssdm name="C_1_2_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
<literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.344.i.i.i:6 %C_1_3_load = load i4 %C_1_3_addr

]]></Node>
<StgValue><ssdm name="C_1_3_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
<literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.344.i.i.i:12 %C_2_0_load = load i4 %C_2_0_addr

]]></Node>
<StgValue><ssdm name="C_2_0_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
<literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.344.i.i.i:13 %C_2_1_load = load i4 %C_2_1_addr

]]></Node>
<StgValue><ssdm name="C_2_1_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
<literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.344.i.i.i:14 %C_2_2_load = load i4 %C_2_2_addr

]]></Node>
<StgValue><ssdm name="C_2_2_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
<literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.344.i.i.i:15 %C_2_3_load = load i4 %C_2_3_addr

]]></Node>
<StgValue><ssdm name="C_2_3_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
<literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.344.i.i.i:21 %C_3_0_load = load i4 %C_3_0_addr

]]></Node>
<StgValue><ssdm name="C_3_0_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
<literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.344.i.i.i:22 %C_3_1_load = load i4 %C_3_1_addr

]]></Node>
<StgValue><ssdm name="C_3_1_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
<literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.344.i.i.i:23 %C_3_2_load = load i4 %C_3_2_addr

]]></Node>
<StgValue><ssdm name="C_3_2_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
<literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.344.i.i.i:24 %C_3_3_load = load i4 %C_3_3_addr

]]></Node>
<StgValue><ssdm name="C_3_3_load"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx721.34.exit43.i.i.i:0 %store_ln84 = store i3 %add_ln84, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
arrayidx721.34.exit43.i.i.i:1 %br_ln84 = br void %for.cond54.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="75" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc74.i.i.i:3 %block_C_drainer_09_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_09

]]></Node>
<StgValue><ssdm name="block_C_drainer_09_read"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="4">
<![CDATA[
for.inc74.i.i.i:26 %C_0_0_load = load i4 %C_0_0_addr

]]></Node>
<StgValue><ssdm name="C_0_0_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="4">
<![CDATA[
for.inc74.i.i.i:27 %C_0_1_load = load i4 %C_0_1_addr

]]></Node>
<StgValue><ssdm name="C_0_1_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="4">
<![CDATA[
for.inc74.i.i.i:28 %C_0_2_load = load i4 %C_0_2_addr

]]></Node>
<StgValue><ssdm name="C_0_2_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="4">
<![CDATA[
for.inc74.i.i.i:29 %C_0_3_load = load i4 %C_0_3_addr

]]></Node>
<StgValue><ssdm name="C_0_3_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc74.i.i.i:30 %tmp_664_i_i = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %C_0_0_load, i32 %C_0_1_load, i32 %C_0_2_load, i32 %C_0_3_load, i2 %trunc_ln84

]]></Node>
<StgValue><ssdm name="tmp_664_i_i"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.2.i.i.i:1 %block_C_drainer_110_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_110

]]></Node>
<StgValue><ssdm name="block_C_drainer_110_read_3"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.2.i.i.i:3 %C_1_2_load_1 = load i4 %C_1_2_addr

]]></Node>
<StgValue><ssdm name="C_1_2_load_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.2.i.i.i:6 %block_C_drainer_211_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_211

]]></Node>
<StgValue><ssdm name="block_C_drainer_211_read_3"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.2.i.i.i:8 %C_2_2_load_1 = load i4 %C_2_2_addr

]]></Node>
<StgValue><ssdm name="C_2_2_load_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.2.i.i.i:11 %block_C_drainer_312_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_312

]]></Node>
<StgValue><ssdm name="block_C_drainer_312_read_3"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.2.i.i.i:13 %C_3_2_load_1 = load i4 %C_3_2_addr

]]></Node>
<StgValue><ssdm name="C_3_2_load_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.1.i.i.i:1 %block_C_drainer_110_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_110

]]></Node>
<StgValue><ssdm name="block_C_drainer_110_read_2"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.1.i.i.i:3 %C_1_1_load_1 = load i4 %C_1_1_addr

]]></Node>
<StgValue><ssdm name="C_1_1_load_1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.1.i.i.i:6 %block_C_drainer_211_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_211

]]></Node>
<StgValue><ssdm name="block_C_drainer_211_read_2"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.1.i.i.i:8 %C_2_1_load_1 = load i4 %C_2_1_addr

]]></Node>
<StgValue><ssdm name="C_2_1_load_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.1.i.i.i:11 %block_C_drainer_312_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_312

]]></Node>
<StgValue><ssdm name="block_C_drainer_312_read_2"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.1.i.i.i:13 %C_3_1_load_1 = load i4 %C_3_1_addr

]]></Node>
<StgValue><ssdm name="C_3_1_load_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.0.i.i.i:1 %block_C_drainer_110_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_110

]]></Node>
<StgValue><ssdm name="block_C_drainer_110_read_1"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.0.i.i.i:3 %C_1_0_load_1 = load i4 %C_1_0_addr

]]></Node>
<StgValue><ssdm name="C_1_0_load_1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.0.i.i.i:6 %block_C_drainer_211_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_211

]]></Node>
<StgValue><ssdm name="block_C_drainer_211_read_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.0.i.i.i:8 %C_2_0_load_1 = load i4 %C_2_0_addr

]]></Node>
<StgValue><ssdm name="C_2_0_load_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.0.i.i.i:11 %block_C_drainer_312_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_312

]]></Node>
<StgValue><ssdm name="block_C_drainer_312_read_1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.0.i.i.i:13 %C_3_0_load_1 = load i4 %C_3_0_addr

]]></Node>
<StgValue><ssdm name="C_3_0_load_1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.344.i.i.i:1 %block_C_drainer_110_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_110

]]></Node>
<StgValue><ssdm name="block_C_drainer_110_read"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.344.i.i.i:3 %C_1_0_load = load i4 %C_1_0_addr

]]></Node>
<StgValue><ssdm name="C_1_0_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.344.i.i.i:4 %C_1_1_load = load i4 %C_1_1_addr

]]></Node>
<StgValue><ssdm name="C_1_1_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.344.i.i.i:5 %C_1_2_load = load i4 %C_1_2_addr

]]></Node>
<StgValue><ssdm name="C_1_2_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.344.i.i.i:6 %C_1_3_load = load i4 %C_1_3_addr

]]></Node>
<StgValue><ssdm name="C_1_3_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
arrayidx721.34.case.344.i.i.i:7 %tmp_666_i_i = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %C_1_0_load, i32 %C_1_1_load, i32 %C_1_2_load, i32 %C_1_3_load, i2 %trunc_ln84

]]></Node>
<StgValue><ssdm name="tmp_666_i_i"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.344.i.i.i:10 %block_C_drainer_211_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_211

]]></Node>
<StgValue><ssdm name="block_C_drainer_211_read"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.344.i.i.i:12 %C_2_0_load = load i4 %C_2_0_addr

]]></Node>
<StgValue><ssdm name="C_2_0_load"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.344.i.i.i:13 %C_2_1_load = load i4 %C_2_1_addr

]]></Node>
<StgValue><ssdm name="C_2_1_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.344.i.i.i:14 %C_2_2_load = load i4 %C_2_2_addr

]]></Node>
<StgValue><ssdm name="C_2_2_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.344.i.i.i:15 %C_2_3_load = load i4 %C_2_3_addr

]]></Node>
<StgValue><ssdm name="C_2_3_load"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
arrayidx721.34.case.344.i.i.i:16 %tmp_668_i_i = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %C_2_0_load, i32 %C_2_1_load, i32 %C_2_2_load, i32 %C_2_3_load, i2 %trunc_ln84

]]></Node>
<StgValue><ssdm name="tmp_668_i_i"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.344.i.i.i:19 %block_C_drainer_312_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_312

]]></Node>
<StgValue><ssdm name="block_C_drainer_312_read"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.344.i.i.i:21 %C_3_0_load = load i4 %C_3_0_addr

]]></Node>
<StgValue><ssdm name="C_3_0_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.344.i.i.i:22 %C_3_1_load = load i4 %C_3_1_addr

]]></Node>
<StgValue><ssdm name="C_3_1_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.344.i.i.i:23 %C_3_2_load = load i4 %C_3_2_addr

]]></Node>
<StgValue><ssdm name="C_3_2_load"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="4">
<![CDATA[
arrayidx721.34.case.344.i.i.i:24 %C_3_3_load = load i4 %C_3_3_addr

]]></Node>
<StgValue><ssdm name="C_3_3_load"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
arrayidx721.34.case.344.i.i.i:25 %tmp_670_i_i = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %C_3_0_load, i32 %C_3_1_load, i32 %C_3_2_load, i32 %C_3_3_load, i2 %trunc_ln84

]]></Node>
<StgValue><ssdm name="tmp_670_i_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
for.inc74.i.i.i:4 %tmp = bitcast i32 %block_C_drainer_09_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc74.i.i.i:31 %add73_i_i_i = fadd i32 %tmp_664_i_i, i32 %tmp

]]></Node>
<StgValue><ssdm name="add73_i_i_i"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
arrayidx721.34.case.2.i.i.i:2 %tmp_5 = bitcast i32 %block_C_drainer_110_read_3

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.2.i.i.i:4 %add73_1_i_i_i = fadd i32 %C_1_2_load_1, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="add73_1_i_i_i"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
arrayidx721.34.case.2.i.i.i:7 %tmp_6 = bitcast i32 %block_C_drainer_211_read_3

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.2.i.i.i:9 %add73_2_i_i_i = fadd i32 %C_2_2_load_1, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="add73_2_i_i_i"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
arrayidx721.34.case.2.i.i.i:12 %tmp_7 = bitcast i32 %block_C_drainer_312_read_3

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.2.i.i.i:14 %add73_3_i_i_i = fadd i32 %C_3_2_load_1, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="add73_3_i_i_i"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
arrayidx721.34.case.1.i.i.i:2 %bitcast_ln145_7 = bitcast i32 %block_C_drainer_110_read_2

]]></Node>
<StgValue><ssdm name="bitcast_ln145_7"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.1.i.i.i:4 %add73_136_i_i_i = fadd i32 %C_1_1_load_1, i32 %bitcast_ln145_7

]]></Node>
<StgValue><ssdm name="add73_136_i_i_i"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
arrayidx721.34.case.1.i.i.i:7 %bitcast_ln145_8 = bitcast i32 %block_C_drainer_211_read_2

]]></Node>
<StgValue><ssdm name="bitcast_ln145_8"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.1.i.i.i:9 %add73_274_i_i_i = fadd i32 %C_2_1_load_1, i32 %bitcast_ln145_8

]]></Node>
<StgValue><ssdm name="add73_274_i_i_i"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
arrayidx721.34.case.1.i.i.i:12 %bitcast_ln145_9 = bitcast i32 %block_C_drainer_312_read_2

]]></Node>
<StgValue><ssdm name="bitcast_ln145_9"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.1.i.i.i:14 %add73_3112_i_i_i = fadd i32 %C_3_1_load_1, i32 %bitcast_ln145_9

]]></Node>
<StgValue><ssdm name="add73_3112_i_i_i"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
arrayidx721.34.case.0.i.i.i:2 %bitcast_ln145_4 = bitcast i32 %block_C_drainer_110_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln145_4"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.0.i.i.i:4 %add73_123_i_i_i = fadd i32 %C_1_0_load_1, i32 %bitcast_ln145_4

]]></Node>
<StgValue><ssdm name="add73_123_i_i_i"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
arrayidx721.34.case.0.i.i.i:7 %bitcast_ln145_5 = bitcast i32 %block_C_drainer_211_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln145_5"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.0.i.i.i:9 %add73_261_i_i_i = fadd i32 %C_2_0_load_1, i32 %bitcast_ln145_5

]]></Node>
<StgValue><ssdm name="add73_261_i_i_i"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
arrayidx721.34.case.0.i.i.i:12 %bitcast_ln145_6 = bitcast i32 %block_C_drainer_312_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln145_6"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.0.i.i.i:14 %add73_399_i_i_i = fadd i32 %C_3_0_load_1, i32 %bitcast_ln145_6

]]></Node>
<StgValue><ssdm name="add73_399_i_i_i"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
arrayidx721.34.case.344.i.i.i:2 %bitcast_ln145 = bitcast i32 %block_C_drainer_110_read

]]></Node>
<StgValue><ssdm name="bitcast_ln145"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.344.i.i.i:8 %add73_110_i_i_i = fadd i32 %tmp_666_i_i, i32 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="add73_110_i_i_i"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
arrayidx721.34.case.344.i.i.i:11 %bitcast_ln145_2 = bitcast i32 %block_C_drainer_211_read

]]></Node>
<StgValue><ssdm name="bitcast_ln145_2"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.344.i.i.i:17 %add73_248_i_i_i = fadd i32 %tmp_668_i_i, i32 %bitcast_ln145_2

]]></Node>
<StgValue><ssdm name="add73_248_i_i_i"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
arrayidx721.34.case.344.i.i.i:20 %bitcast_ln145_3 = bitcast i32 %block_C_drainer_312_read

]]></Node>
<StgValue><ssdm name="bitcast_ln145_3"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.344.i.i.i:26 %add73_386_i_i_i = fadd i32 %tmp_670_i_i, i32 %bitcast_ln145_3

]]></Node>
<StgValue><ssdm name="add73_386_i_i_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="143" st_id="4" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc74.i.i.i:31 %add73_i_i_i = fadd i32 %tmp_664_i_i, i32 %tmp

]]></Node>
<StgValue><ssdm name="add73_i_i_i"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.2.i.i.i:4 %add73_1_i_i_i = fadd i32 %C_1_2_load_1, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="add73_1_i_i_i"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.2.i.i.i:9 %add73_2_i_i_i = fadd i32 %C_2_2_load_1, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="add73_2_i_i_i"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.2.i.i.i:14 %add73_3_i_i_i = fadd i32 %C_3_2_load_1, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="add73_3_i_i_i"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.1.i.i.i:4 %add73_136_i_i_i = fadd i32 %C_1_1_load_1, i32 %bitcast_ln145_7

]]></Node>
<StgValue><ssdm name="add73_136_i_i_i"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.1.i.i.i:9 %add73_274_i_i_i = fadd i32 %C_2_1_load_1, i32 %bitcast_ln145_8

]]></Node>
<StgValue><ssdm name="add73_274_i_i_i"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.1.i.i.i:14 %add73_3112_i_i_i = fadd i32 %C_3_1_load_1, i32 %bitcast_ln145_9

]]></Node>
<StgValue><ssdm name="add73_3112_i_i_i"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.0.i.i.i:4 %add73_123_i_i_i = fadd i32 %C_1_0_load_1, i32 %bitcast_ln145_4

]]></Node>
<StgValue><ssdm name="add73_123_i_i_i"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.0.i.i.i:9 %add73_261_i_i_i = fadd i32 %C_2_0_load_1, i32 %bitcast_ln145_5

]]></Node>
<StgValue><ssdm name="add73_261_i_i_i"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.0.i.i.i:14 %add73_399_i_i_i = fadd i32 %C_3_0_load_1, i32 %bitcast_ln145_6

]]></Node>
<StgValue><ssdm name="add73_399_i_i_i"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.344.i.i.i:8 %add73_110_i_i_i = fadd i32 %tmp_666_i_i, i32 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="add73_110_i_i_i"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.344.i.i.i:17 %add73_248_i_i_i = fadd i32 %tmp_668_i_i, i32 %bitcast_ln145_2

]]></Node>
<StgValue><ssdm name="add73_248_i_i_i"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.344.i.i.i:26 %add73_386_i_i_i = fadd i32 %tmp_670_i_i, i32 %bitcast_ln145_3

]]></Node>
<StgValue><ssdm name="add73_386_i_i_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="156" st_id="5" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc74.i.i.i:31 %add73_i_i_i = fadd i32 %tmp_664_i_i, i32 %tmp

]]></Node>
<StgValue><ssdm name="add73_i_i_i"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.2.i.i.i:4 %add73_1_i_i_i = fadd i32 %C_1_2_load_1, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="add73_1_i_i_i"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.2.i.i.i:9 %add73_2_i_i_i = fadd i32 %C_2_2_load_1, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="add73_2_i_i_i"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.2.i.i.i:14 %add73_3_i_i_i = fadd i32 %C_3_2_load_1, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="add73_3_i_i_i"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.1.i.i.i:4 %add73_136_i_i_i = fadd i32 %C_1_1_load_1, i32 %bitcast_ln145_7

]]></Node>
<StgValue><ssdm name="add73_136_i_i_i"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.1.i.i.i:9 %add73_274_i_i_i = fadd i32 %C_2_1_load_1, i32 %bitcast_ln145_8

]]></Node>
<StgValue><ssdm name="add73_274_i_i_i"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.1.i.i.i:14 %add73_3112_i_i_i = fadd i32 %C_3_1_load_1, i32 %bitcast_ln145_9

]]></Node>
<StgValue><ssdm name="add73_3112_i_i_i"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.0.i.i.i:4 %add73_123_i_i_i = fadd i32 %C_1_0_load_1, i32 %bitcast_ln145_4

]]></Node>
<StgValue><ssdm name="add73_123_i_i_i"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.0.i.i.i:9 %add73_261_i_i_i = fadd i32 %C_2_0_load_1, i32 %bitcast_ln145_5

]]></Node>
<StgValue><ssdm name="add73_261_i_i_i"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.0.i.i.i:14 %add73_399_i_i_i = fadd i32 %C_3_0_load_1, i32 %bitcast_ln145_6

]]></Node>
<StgValue><ssdm name="add73_399_i_i_i"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.344.i.i.i:8 %add73_110_i_i_i = fadd i32 %tmp_666_i_i, i32 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="add73_110_i_i_i"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.344.i.i.i:17 %add73_248_i_i_i = fadd i32 %tmp_668_i_i, i32 %bitcast_ln145_2

]]></Node>
<StgValue><ssdm name="add73_248_i_i_i"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.344.i.i.i:26 %add73_386_i_i_i = fadd i32 %tmp_670_i_i, i32 %bitcast_ln145_3

]]></Node>
<StgValue><ssdm name="add73_386_i_i_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="169" st_id="6" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc74.i.i.i:31 %add73_i_i_i = fadd i32 %tmp_664_i_i, i32 %tmp

]]></Node>
<StgValue><ssdm name="add73_i_i_i"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.2.i.i.i:4 %add73_1_i_i_i = fadd i32 %C_1_2_load_1, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="add73_1_i_i_i"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.2.i.i.i:9 %add73_2_i_i_i = fadd i32 %C_2_2_load_1, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="add73_2_i_i_i"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.2.i.i.i:14 %add73_3_i_i_i = fadd i32 %C_3_2_load_1, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="add73_3_i_i_i"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.1.i.i.i:4 %add73_136_i_i_i = fadd i32 %C_1_1_load_1, i32 %bitcast_ln145_7

]]></Node>
<StgValue><ssdm name="add73_136_i_i_i"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.1.i.i.i:9 %add73_274_i_i_i = fadd i32 %C_2_1_load_1, i32 %bitcast_ln145_8

]]></Node>
<StgValue><ssdm name="add73_274_i_i_i"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.1.i.i.i:14 %add73_3112_i_i_i = fadd i32 %C_3_1_load_1, i32 %bitcast_ln145_9

]]></Node>
<StgValue><ssdm name="add73_3112_i_i_i"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.0.i.i.i:4 %add73_123_i_i_i = fadd i32 %C_1_0_load_1, i32 %bitcast_ln145_4

]]></Node>
<StgValue><ssdm name="add73_123_i_i_i"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.0.i.i.i:9 %add73_261_i_i_i = fadd i32 %C_2_0_load_1, i32 %bitcast_ln145_5

]]></Node>
<StgValue><ssdm name="add73_261_i_i_i"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.0.i.i.i:14 %add73_399_i_i_i = fadd i32 %C_3_0_load_1, i32 %bitcast_ln145_6

]]></Node>
<StgValue><ssdm name="add73_399_i_i_i"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.344.i.i.i:8 %add73_110_i_i_i = fadd i32 %tmp_666_i_i, i32 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="add73_110_i_i_i"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.344.i.i.i:17 %add73_248_i_i_i = fadd i32 %tmp_668_i_i, i32 %bitcast_ln145_2

]]></Node>
<StgValue><ssdm name="add73_248_i_i_i"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.344.i.i.i:26 %add73_386_i_i_i = fadd i32 %tmp_670_i_i, i32 %bitcast_ln145_3

]]></Node>
<StgValue><ssdm name="add73_386_i_i_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc74.i.i.i:1 %specpipeline_ln85 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_20

]]></Node>
<StgValue><ssdm name="specpipeline_ln85"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc74.i.i.i:2 %specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln86"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc74.i.i.i:31 %add73_i_i_i = fadd i32 %tmp_664_i_i, i32 %tmp

]]></Node>
<StgValue><ssdm name="add73_i_i_i"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.2.i.i.i:4 %add73_1_i_i_i = fadd i32 %C_1_2_load_1, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="add73_1_i_i_i"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.2.i.i.i:9 %add73_2_i_i_i = fadd i32 %C_2_2_load_1, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="add73_2_i_i_i"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.2.i.i.i:14 %add73_3_i_i_i = fadd i32 %C_3_2_load_1, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="add73_3_i_i_i"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.1.i.i.i:4 %add73_136_i_i_i = fadd i32 %C_1_1_load_1, i32 %bitcast_ln145_7

]]></Node>
<StgValue><ssdm name="add73_136_i_i_i"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.1.i.i.i:9 %add73_274_i_i_i = fadd i32 %C_2_1_load_1, i32 %bitcast_ln145_8

]]></Node>
<StgValue><ssdm name="add73_274_i_i_i"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.1.i.i.i:14 %add73_3112_i_i_i = fadd i32 %C_3_1_load_1, i32 %bitcast_ln145_9

]]></Node>
<StgValue><ssdm name="add73_3112_i_i_i"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.0.i.i.i:4 %add73_123_i_i_i = fadd i32 %C_1_0_load_1, i32 %bitcast_ln145_4

]]></Node>
<StgValue><ssdm name="add73_123_i_i_i"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.0.i.i.i:9 %add73_261_i_i_i = fadd i32 %C_2_0_load_1, i32 %bitcast_ln145_5

]]></Node>
<StgValue><ssdm name="add73_261_i_i_i"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.0.i.i.i:14 %add73_399_i_i_i = fadd i32 %C_3_0_load_1, i32 %bitcast_ln145_6

]]></Node>
<StgValue><ssdm name="add73_399_i_i_i"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.344.i.i.i:8 %add73_110_i_i_i = fadd i32 %tmp_666_i_i, i32 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="add73_110_i_i_i"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.344.i.i.i:17 %add73_248_i_i_i = fadd i32 %tmp_668_i_i, i32 %bitcast_ln145_2

]]></Node>
<StgValue><ssdm name="add73_248_i_i_i"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx721.34.case.344.i.i.i:26 %add73_386_i_i_i = fadd i32 %tmp_670_i_i, i32 %bitcast_ln145_3

]]></Node>
<StgValue><ssdm name="add73_386_i_i_i"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0">
<![CDATA[
store_block_C_proc.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="197" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx721.34.case.2.i.i.i:0 %store_ln87 = store i32 %add73_i_i_i, i4 %C_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx721.34.case.2.i.i.i:5 %store_ln87 = store i32 %add73_1_i_i_i, i4 %C_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx721.34.case.2.i.i.i:10 %store_ln87 = store i32 %add73_2_i_i_i, i4 %C_2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx721.34.case.2.i.i.i:15 %store_ln87 = store i32 %add73_3_i_i_i, i4 %C_3_2_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
arrayidx721.34.case.2.i.i.i:16 %br_ln87 = br void %arrayidx721.34.exit43.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx721.34.case.1.i.i.i:0 %store_ln87 = store i32 %add73_i_i_i, i4 %C_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx721.34.case.1.i.i.i:5 %store_ln87 = store i32 %add73_136_i_i_i, i4 %C_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx721.34.case.1.i.i.i:10 %store_ln87 = store i32 %add73_274_i_i_i, i4 %C_2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx721.34.case.1.i.i.i:15 %store_ln87 = store i32 %add73_3112_i_i_i, i4 %C_3_1_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
arrayidx721.34.case.1.i.i.i:16 %br_ln87 = br void %arrayidx721.34.exit43.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx721.34.case.0.i.i.i:0 %store_ln87 = store i32 %add73_i_i_i, i4 %C_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx721.34.case.0.i.i.i:5 %store_ln87 = store i32 %add73_123_i_i_i, i4 %C_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx721.34.case.0.i.i.i:10 %store_ln87 = store i32 %add73_261_i_i_i, i4 %C_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx721.34.case.0.i.i.i:15 %store_ln87 = store i32 %add73_399_i_i_i, i4 %C_3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
arrayidx721.34.case.0.i.i.i:16 %br_ln87 = br void %arrayidx721.34.exit43.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx721.34.case.344.i.i.i:0 %store_ln87 = store i32 %add73_i_i_i, i4 %C_0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx721.34.case.344.i.i.i:9 %store_ln87 = store i32 %add73_110_i_i_i, i4 %C_1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx721.34.case.344.i.i.i:18 %store_ln87 = store i32 %add73_248_i_i_i, i4 %C_2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx721.34.case.344.i.i.i:27 %store_ln87 = store i32 %add73_386_i_i_i, i4 %C_3_3_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
arrayidx721.34.case.344.i.i.i:28 %br_ln87 = br void %arrayidx721.34.exit43.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
