#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fccc3204080 .scope module, "LFSR_tb" "LFSR_tb" 2 39;
 .timescale -12 -12;
P_0x600000bac700 .param/l "M" 0 2 40, +C4<00000000000000000000000000001000>;
P_0x600000bac740 .param/real "P_CLOCK_FREQ" 0 2 52, Cr<m5000000000000000gfc6>; value=20.0000
v0x6000017a4900_0 .net "ber_out", 0 0, L_0x600000ea4070;  1 drivers
v0x6000017a4990_0 .var "clk", 0 0;
v0x6000017a4a20_0 .var/i "fd", 31 0;
v0x6000017a4ab0_0 .net "out", 7 0, L_0x6000014a8000;  1 drivers
v0x6000017a4b40_0 .var "rst_n", 0 0;
v0x6000017a4bd0_0 .var "seed", 7 0;
v0x6000017a4c60_0 .var "target", 7 0;
S_0x7fccc27045c0 .scope module, "LFSR" "LFSR" 2 49, 2 1 0, S_0x7fccc3204080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "seed";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /OUTPUT 8 "out";
P_0x6000030ad400 .param/l "N" 0 2 1, +C4<00000000000000000000000000001000>;
v0x6000017ac2d0_0 .net "clk", 0 0, v0x6000017a4990_0;  1 drivers
v0x6000017a4000_0 .net "out", 7 0, L_0x6000014a8000;  alias, 1 drivers
v0x6000017a4090_0 .var "r", 8 0;
v0x6000017a4120_0 .net "rst_n", 0 0, v0x6000017a4b40_0;  1 drivers
v0x6000017a41b0_0 .net "seed", 7 0, v0x6000017a4bd0_0;  1 drivers
E_0x600002baf240 .event posedge, v0x6000017ac2d0_0;
L_0x6000014a8000 .part v0x6000017a4090_0, 0, 8;
S_0x7fccc3304080 .scope module, "comparator" "comparator" 2 50, 2 21 0, S_0x7fccc3204080;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "t";
    .port_info 1 /INPUT 8 "rnd";
    .port_info 2 /OUTPUT 1 "ber";
P_0x6000030a4040 .param/l "N" 0 2 21, +C4<00000000000000000000000000001000>;
L_0x600000ea4000 .functor NOT 9, L_0x6000014a80a0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x600000ea4070 .functor NOT 1, L_0x6000014a8320, C4<0>, C4<0>, C4<0>;
L_0x7fccc3063008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000017a4240_0 .net/2u *"_ivl_0", 0 0, L_0x7fccc3063008;  1 drivers
L_0x7fccc3063098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000017a42d0_0 .net/2u *"_ivl_10", 0 0, L_0x7fccc3063098;  1 drivers
v0x6000017a4360_0 .net *"_ivl_17", 0 0, L_0x6000014a8320;  1 drivers
v0x6000017a43f0_0 .net *"_ivl_4", 8 0, L_0x600000ea4000;  1 drivers
L_0x7fccc3063050 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x6000017a4480_0 .net/2u *"_ivl_6", 8 0, L_0x7fccc3063050;  1 drivers
v0x6000017a4510_0 .net "ber", 0 0, L_0x600000ea4070;  alias, 1 drivers
v0x6000017a45a0_0 .net "rnd", 7 0, L_0x6000014a8000;  alias, 1 drivers
v0x6000017a4630_0 .net "rnd_c", 8 0, L_0x6000014a8140;  1 drivers
v0x6000017a46c0_0 .net "rnd_ext", 8 0, L_0x6000014a80a0;  1 drivers
v0x6000017a4750_0 .net "t", 7 0, v0x6000017a4c60_0;  1 drivers
v0x6000017a47e0_0 .net "t_ext", 8 0, L_0x6000014a81e0;  1 drivers
v0x6000017a4870_0 .net "tmp", 8 0, L_0x6000014a8280;  1 drivers
L_0x6000014a80a0 .concat [ 8 1 0 0], L_0x6000014a8000, L_0x7fccc3063008;
L_0x6000014a8140 .arith/sum 9, L_0x600000ea4000, L_0x7fccc3063050;
L_0x6000014a81e0 .concat [ 8 1 0 0], v0x6000017a4c60_0, L_0x7fccc3063098;
L_0x6000014a8280 .arith/sum 9, L_0x6000014a81e0, L_0x6000014a8140;
L_0x6000014a8320 .part L_0x6000014a8280, 8, 1;
    .scope S_0x7fccc27045c0;
T_0 ;
    %wait E_0x600002baf240;
    %load/vec4 v0x6000017a4120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x6000017a41b0_0;
    %pad/u 9;
    %assign/vec4 v0x6000017a4090_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000017a4090_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x6000017a4090_0;
    %parti/s 1, 7, 4;
    %pad/u 9;
    %load/vec4 v0x6000017a4090_0;
    %parti/s 1, 5, 4;
    %pad/u 9;
    %xor;
    %load/vec4 v0x6000017a4090_0;
    %parti/s 1, 4, 4;
    %pad/u 9;
    %xor;
    %load/vec4 v0x6000017a4090_0;
    %parti/s 1, 3, 3;
    %pad/u 9;
    %xor;
    %pushi/vec4 1, 0, 9;
    %xor;
    %or;
    %assign/vec4 v0x6000017a4090_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fccc3204080;
T_1 ;
    %vpi_call 2 57 "$dumpfile", "lfsr.vcd" {0 0 0};
    %vpi_call 2 59 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fccc27045c0, S_0x7fccc3304080 {0 0 0};
    %vpi_call 2 60 "$monitor", "%t: clk = %b, seed = %b, rst_n = %b, out= %b", $time, v0x6000017a4990_0, v0x6000017a4bd0_0, v0x6000017a4b40_0, v0x6000017a4ab0_0 {0 0 0};
    %vpi_func 2 61 "$fopen" 32, "output_data.txt", "w" {0 0 0};
    %store/vec4 v0x6000017a4a20_0, 0, 32;
    %vpi_call 2 62 "$display", v0x6000017a4a20_0, "%b", v0x6000017a4990_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017a4990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000017a4b40_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x6000017a4bd0_0, 0;
    %pushi/vec4 85, 0, 8;
    %assign/vec4 v0x6000017a4c60_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017a4b40_0, 0;
    %delay 509, 0;
    %vpi_call 2 71 "$finish" {0 0 0};
    %vpi_call 2 72 "$fclose", v0x6000017a4a20_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fccc3204080;
T_2 ;
    %delay 1, 0;
    %load/vec4 v0x6000017a4990_0;
    %inv;
    %assign/vec4 v0x6000017a4990_0, 0;
    %vpi_call 2 77 "$fwrite", v0x6000017a4a20_0, "%b\012", v0x6000017a4900_0 {0 0 0};
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "lfsr.v";
