// Seed: 402903464
module module_0 (
    output supply1 id_0,
    output tri id_1,
    input wor id_2,
    input tri1 id_3
);
  assign id_1 = id_2;
  id_5(
      .id_0(id_1), .id_1(id_2), .id_2(id_0)
  );
endmodule
module module_1 (
    output tri  id_0,
    output tri  id_1,
    input  wand id_2
);
  wire id_4;
  wire id_5;
  module_0(
      id_0, id_0, id_2, id_2
  );
  wire id_6 = id_4;
  supply0 id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  wire id_15, id_16, id_17, id_18;
  wire id_19;
  wire id_20;
  assign id_7 = ~id_13;
endmodule
