0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/CONFREG/confreg.v,1608691740,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/controller.v,,confreg,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/axi_wrap/axi_wrap.v,1557740510,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/ram_wrap/axi_wrap_ram.v,,axi_wrap,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/ALU.v,1609995551,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/add_32.v,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/aludefines.vh,ALU,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/add_32.v,1588953017,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/alu_decoder.v,,add_32,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/alu_decoder.v,1609578768,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/axi_wrap/axi_wrap.v,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/defines.vh;C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/aludefines.vh,alu_decoder,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/aludefines.vh,1609990406,verilog,,,,,,,,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/bridge_1x2.v,1609915527,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/bridge_2x1.v,,bridge_1x2,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/bridge_2x1.v,1609915534,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/cache.v,,bridge_2x1,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/cache.v,1609901987,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/CONFREG/confreg.v,,cache,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/controller.v,1609995324,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/cp0_reg.v,,controller,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/cp0_reg.v,1609859439,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/cpu_axi_interface.v,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/defines2.vh,cp0_reg,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/cpu_axi_interface.v,1511436554,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/d_cache.v,,cpu_axi_interface,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/d_cache.v,1609930959,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/d_sram_to_sram_like.v,,d_cache,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/d_sram_to_sram_like.v,1609684386,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/dataPath.v,,d_sram_to_sram_like,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/dataPath.v,1609995203,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/div.v,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/defines.vh,dataPath,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/defines.vh,1609911277,verilog,,,,,,,,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/defines2.vh,1608471481,verilog,,,,,,,,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/div.v,1609525295,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/divider_primary.v,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/defines2.vh,div,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/divider_primary.v,1609555870,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/eqcmp.v,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/aludefines.vh,divider_primary,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/eqcmp.v,1609397487,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/exception.v,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/defines.vh,eqcmp,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/exception.v,1609859514,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/flopenrc.v,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/defines.vh,exception,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/flopenrc.v,1609341811,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/hazard.v,,flopenrc,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/hazard.v,1609995135,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/hilo_reg.v,,hazard,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/hilo_reg.v,1609310819,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/i_cache.v,,hilo_reg,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/i_cache.v,1609930958,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/i_sram_to_sram_like.v,,i_cache,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/i_sram_to_sram_like.v,1609855938,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/instdec.v,,i_sram_to_sram_like,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/instdec.v,1608471528,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/main_decoder.v,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/defines2.vh,instdec,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/main_decoder.v,1609657614,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/mem_control.v,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/defines.vh,main_decoder,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/mem_control.v,1609599213,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/mips.v,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/defines.vh,mem_control,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/mips.v,1609995409,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/mmu.v,,mips,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/mmu.v,1603012058,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/mult_primary.v,,mmu,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/mult_primary.v,1609995632,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/mux2to1.v,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/aludefines.vh,mult_primary,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/mux2to1.v,1591097127,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/mux3to1.v,,mux2to1,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/mux3to1.v,1591515533,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/mycpu_top.v,,mux3to1,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/mycpu_top.v,1609935226,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/pc_reg.v,,mycpu_top,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/pc_reg.v,1609507368,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/regfile.v,,pc_reg,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/regfile.v,1588954173,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/signext.v,,regfile,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/signext.v,1609208827,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/sl2.v,,signext,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/sl2.v,1588953594,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/soc_axi_lite_top.v,,sl2,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/ram_wrap/axi_wrap_ram.v,1557755628,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/bridge_1x2.v,,axi_wrap_ram,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/soc_axi_lite_top.v,1608716197,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/testbench/mycpu_tb.v,,soc_axi_lite_top,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter_sim_netlist.v,1609940293,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/ALU.v,,axi_clock_converter;axi_clock_converter_axi_clock_converter_v2_1_19_axi_clock_converter;axi_clock_converter_clk_x_pntrs;axi_clock_converter_clk_x_pntrs__xdcDup__1;axi_clock_converter_clk_x_pntrs__xdcDup__2;axi_clock_converter_clk_x_pntrs__xdcDup__3;axi_clock_converter_clk_x_pntrs__xdcDup__4;axi_clock_converter_dmem;axi_clock_converter_dmem_24;axi_clock_converter_dmem__parameterized0;axi_clock_converter_dmem__parameterized1;axi_clock_converter_dmem__parameterized2;axi_clock_converter_fifo_generator_ramfifo;axi_clock_converter_fifo_generator_ramfifo__parameterized0;axi_clock_converter_fifo_generator_ramfifo__parameterized1;axi_clock_converter_fifo_generator_ramfifo__parameterized2;axi_clock_converter_fifo_generator_ramfifo__xdcDup__1;axi_clock_converter_fifo_generator_top;axi_clock_converter_fifo_generator_top__parameterized0;axi_clock_converter_fifo_generator_top__parameterized1;axi_clock_converter_fifo_generator_top__parameterized2;axi_clock_converter_fifo_generator_top__xdcDup__1;axi_clock_converter_fifo_generator_v13_2_5;axi_clock_converter_fifo_generator_v13_2_5_synth;axi_clock_converter_memory;axi_clock_converter_memory_23;axi_clock_converter_memory__parameterized0;axi_clock_converter_memory__parameterized1;axi_clock_converter_memory__parameterized2;axi_clock_converter_rd_bin_cntr;axi_clock_converter_rd_bin_cntr_13;axi_clock_converter_rd_bin_cntr_20;axi_clock_converter_rd_bin_cntr_29;axi_clock_converter_rd_bin_cntr_6;axi_clock_converter_rd_fwft;axi_clock_converter_rd_fwft_11;axi_clock_converter_rd_fwft_18;axi_clock_converter_rd_fwft_27;axi_clock_converter_rd_fwft_4;axi_clock_converter_rd_logic;axi_clock_converter_rd_logic_0;axi_clock_converter_rd_logic_14;axi_clock_converter_rd_logic_21;axi_clock_converter_rd_logic_7;axi_clock_converter_rd_status_flags_as;axi_clock_converter_rd_status_flags_as_12;axi_clock_converter_rd_status_flags_as_19;axi_clock_converter_rd_status_flags_as_28;axi_clock_converter_rd_status_flags_as_5;axi_clock_converter_reset_blk_ramfifo;axi_clock_converter_reset_blk_ramfifo__xdcDup__1;axi_clock_converter_reset_blk_ramfifo__xdcDup__2;axi_clock_converter_reset_blk_ramfifo__xdcDup__3;axi_clock_converter_reset_blk_ramfifo__xdcDup__4;axi_clock_converter_wr_bin_cntr;axi_clock_converter_wr_bin_cntr_10;axi_clock_converter_wr_bin_cntr_17;axi_clock_converter_wr_bin_cntr_26;axi_clock_converter_wr_bin_cntr_3;axi_clock_converter_wr_logic;axi_clock_converter_wr_logic_1;axi_clock_converter_wr_logic_15;axi_clock_converter_wr_logic_22;axi_clock_converter_wr_logic_8;axi_clock_converter_wr_status_flags_as;axi_clock_converter_wr_status_flags_as_16;axi_clock_converter_wr_status_flags_as_2;axi_clock_converter_wr_status_flags_as_25;axi_clock_converter_wr_status_flags_as_9;axi_clock_converter_xpm_cdc_async_rst;axi_clock_converter_xpm_cdc_async_rst__10;axi_clock_converter_xpm_cdc_async_rst__11;axi_clock_converter_xpm_cdc_async_rst__12;axi_clock_converter_xpm_cdc_async_rst__13;axi_clock_converter_xpm_cdc_async_rst__5;axi_clock_converter_xpm_cdc_async_rst__6;axi_clock_converter_xpm_cdc_async_rst__7;axi_clock_converter_xpm_cdc_async_rst__8;axi_clock_converter_xpm_cdc_async_rst__9;axi_clock_converter_xpm_cdc_gray;axi_clock_converter_xpm_cdc_gray__10;axi_clock_converter_xpm_cdc_gray__11;axi_clock_converter_xpm_cdc_gray__12;axi_clock_converter_xpm_cdc_gray__13;axi_clock_converter_xpm_cdc_gray__14;axi_clock_converter_xpm_cdc_gray__15;axi_clock_converter_xpm_cdc_gray__16;axi_clock_converter_xpm_cdc_gray__17;axi_clock_converter_xpm_cdc_gray__18;axi_clock_converter_xpm_cdc_single;axi_clock_converter_xpm_cdc_single__3;axi_clock_converter_xpm_cdc_single__4;axi_clock_converter_xpm_cdc_single__parameterized1;axi_clock_converter_xpm_cdc_single__parameterized1__10;axi_clock_converter_xpm_cdc_single__parameterized1__11;axi_clock_converter_xpm_cdc_single__parameterized1__12;axi_clock_converter_xpm_cdc_single__parameterized1__13;axi_clock_converter_xpm_cdc_single__parameterized1__14;axi_clock_converter_xpm_cdc_single__parameterized1__15;axi_clock_converter_xpm_cdc_single__parameterized1__16;axi_clock_converter_xpm_cdc_single__parameterized1__17;axi_clock_converter_xpm_cdc_single__parameterized1__18,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2_sim_netlist.v,1609940404,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter_sim_netlist.v,,axi_crossbar_1x2;axi_crossbar_1x2_axi_crossbar_v2_1_21_addr_arbiter;axi_crossbar_1x2_axi_crossbar_v2_1_21_addr_arbiter_0;axi_crossbar_1x2_axi_crossbar_v2_1_21_arbiter_resp;axi_crossbar_1x2_axi_crossbar_v2_1_21_arbiter_resp_5;axi_crossbar_1x2_axi_crossbar_v2_1_21_axi_crossbar;axi_crossbar_1x2_axi_crossbar_v2_1_21_crossbar;axi_crossbar_1x2_axi_crossbar_v2_1_21_decerr_slave;axi_crossbar_1x2_axi_crossbar_v2_1_21_si_transactor;axi_crossbar_1x2_axi_crossbar_v2_1_21_si_transactor__parameterized0;axi_crossbar_1x2_axi_crossbar_v2_1_21_splitter;axi_crossbar_1x2_axi_crossbar_v2_1_21_splitter_3;axi_crossbar_1x2_axi_crossbar_v2_1_21_wdata_router;axi_crossbar_1x2_axi_data_fifo_v2_1_19_axic_reg_srl_fifo;axi_crossbar_1x2_axi_data_fifo_v2_1_19_ndeep_srl__parameterized0;axi_crossbar_1x2_axi_data_fifo_v2_1_19_ndeep_srl__parameterized0_4;axi_crossbar_1x2_axi_register_slice_v2_1_20_axi_register_slice;axi_crossbar_1x2_axi_register_slice_v2_1_20_axi_register_slice_1;axi_crossbar_1x2_axi_register_slice_v2_1_20_axi_register_slice_2;axi_crossbar_1x2_axi_register_slice_v2_1_20_axic_register_slice__parameterized1;axi_crossbar_1x2_axi_register_slice_v2_1_20_axic_register_slice__parameterized1_6;axi_crossbar_1x2_axi_register_slice_v2_1_20_axic_register_slice__parameterized1_8;axi_crossbar_1x2_axi_register_slice_v2_1_20_axic_register_slice__parameterized2;axi_crossbar_1x2_axi_register_slice_v2_1_20_axic_register_slice__parameterized2_7;axi_crossbar_1x2_axi_register_slice_v2_1_20_axic_register_slice__parameterized2_9,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/xilinx_ip/axi_ram/sim/axi_ram.v,1609996361,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2_sim_netlist.v,,axi_ram,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/xilinx_ip/clk_pll/clk_pll.v,1609950022,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/xilinx_ip/axi_ram/sim/axi_ram.v,,clk_pll,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v,1609950022,verilog,,C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/xilinx_ip/clk_pll/clk_pll.v,,clk_pll_clk_wiz,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/signed_mult/sim/signed_mult.vhd,1609951067,vhdl,,,,signed_mult,,,,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/unsigned_mult/sim/unsigned_mult.vhd,1609951215,vhdl,,,,unsigned_mult,,,,,,,,
C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/testbench/mycpu_tb.v,1608736145,verilog,,,,tb_top,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
