# GameBoy Recompiler Roadmap

> Last updated: January 9, 2026 (Analyzed Session)

## Overview

This document tracks the implementation progress of the GameBoy static recompiler based on the architecture defined in [ARCH.md](ARCH.md).

---

## Phase 1: Foundation âœ… COMPLETE

**Goal**: Minimal working recompiler for simple 32KB ROMs (no banking)

| Task | Status | Notes |
|------|--------|-------|
| Project setup (CMake, directory structure) | âœ… | CMake with C++20, modular structure |
| ROM loader with header parsing | âœ… | Title, MBC type, ROM size, checksums |
| MBC type detection | âœ… | Detects ROM ONLY, MBC1-5 |
| SM83 instruction decoder (~500 opcodes) | âœ… | Full opcode + CB-prefix support |
| Basic IR builder | âœ… | Converts decoded instructions to IR |
| CPU context structure | âœ… | GBContext with registers, flags, memory |
| Memory bus implementation (no banking) | âœ… | gb_read8/gb_write8 in runtime |
| C code emitter | âœ… | Generates compilable C from IR |
| Simple test ROM working | âœ… | Test ROM executes correctly |

**Milestone Achieved**: Successfully recompiles and runs a 32KB no-MBC ROM.

---

## Phase 2: Control Flow & Analysis âœ… COMPLETE

**Goal**: Proper function detection and control flow

| Task | Status | Notes |
|------|--------|-------|
| Control flow analyzer | âœ… | Builds CFG from decoded instructions |
| Jump/call target identification | âœ… | Tracks JP, JR, CALL targets |
| Basic block construction | âœ… | Blocks split at jumps/labels |
| Function boundary detection | âœ… | Functions from call_targets |
| Handle conditional jumps (JP cc, JR cc) | âœ… | Correct target calculation |
| RST vector handling | âœ… | RST 00-38 as functions |
| Reachability analysis | âœ… | DFS from entry point |
| Interrupt vector stubs | âœ… | VBlank, LCD, Timer, Serial, Joypad |

**Milestone Achieved**: Handles ROMs with multiple functions, loops, and conditional branches.

---

## Phase 3: Bank Switching âœ… COMPLETE

**Goal**: Support for MBC1/MBC3/MBC5 games

| Task | Status | Notes |
|------|--------|-------|
| Bank tracker implementation | âœ… | Tracks rom_bank in GBContext |
| MBC1 support | âœ… | Bank register at 0x2000-0x3FFF |
| MBC3 support | ðŸ”² | PokÃ©mon games, includes RTC |
| MBC5 support | âœ… | Same as MBC1 for basic banking |
| Cross-bank call detection | âœ… | Detects jumps between banks |
| Per-bank function generation | âœ… | func_XX_YYYY naming |
| Runtime bank dispatch | âœ… | gb_dispatch with bank switch |
| RAM banking support | âœ… | Basic ERAM with ram_bank |

**Milestone**: Tetris DX (512KB, 32 banks) recompiled successfully.

---

## Phase 4: PPU (Graphics) âœ… COMPLETE

**Goal**: Visual output

| Task | Status | Notes |
|------|--------|-------|
| Background rendering | âœ… | Tile-based with scroll |
| Window rendering | âœ… | Overlay window layer |
| Sprite rendering (8x8, 8x16) | âœ… | OAM-based with priority |
| Scanline timing | âœ… | Mode 0/1/2/3 transitions |
| VBlank interrupt | âœ… | Sets IF bit 0 |
| LCD STAT interrupt | âœ… | LYC=LY and mode interrupts |
| VRAM access timing | ðŸ”² | Not enforced (low priority) |
| Palette handling | âœ… | BGP, OBP0, OBP1, DMG green |
| SDL2 rendering backend | âœ… | ARGB8888, 3x scaling |
| OAM DMA transfers | âœ… | Via 0xFF46 write |

**Status**: Graphics render correctly (DMG mode). CGB colors missing.

---

## Phase 5: Interrupts & Timing âœ… COMPLETE

**Goal**: Accurate timing and interrupt handling

| Task | Status | Notes |
|------|--------|-------|
| Full interrupt controller | âœ… | VBlank/STAT/Timer/Joypad dispatch |
| Joypad input | âœ… | SDL keyboard mapped to P1 register |
| Cycle-accurate yielding | âœ… | gb_tick advances PPU |
| Timer (DIV, TIMA, TMA, TAC) | âœ… | Full timer implementation |
| Timer interrupt | âœ… | IF bit 2 on TIMA overflow |
| Joypad interrupt | âœ… | IF bit 4 on button press |

**Target**: Timing-sensitive games work.

---

## Phase 6: Audio ï¿½ IN PROGRESS

**Goal**: Sound output

| Task | Status | Notes |
|------|--------|-------|
| Channel 1 (Pulse + sweep) | ï¿½ | Structure exists, no sweep/envelope logic |
| Channel 2 (Pulse) | ï¿½ | Basic structure exists |
| Channel 3 (Wave) | ï¿½ | Wave RAM implemented, playback partial |
| Channel 4 (Noise) | ï¿½ | Structure exists, LFSR missing logic |
| Audio mixing | ðŸ”² | Rudimentary callback, not fully hooked up |
| SDL2 audio backend | ï¿½ | Callback in `platform_sdl.c` but disabled |

**Current State**: `audio.c` exists with register logic, `platform_sdl.c` has disabled audio init. No sound output yet.

---

## Phase 7: Polish & Optimization ðŸ”² NOT STARTED

**Goal**: Production quality

| Task | Status | Notes |
|------|--------|-------|
| IR optimization passes | ðŸ”² | Const prop, dead code elim |
| Test ROM compatibility | ï¿½ | "Hybrid" interp mode helps significantly |
| Commercial game testing | ðŸ”² | |
| Debug overlay (ImGui) | ðŸ”² | |
| Performance profiling | ðŸ”² | |
| Save state support | ðŸ”² | |
| Save file support | ðŸ”² | Battery-backed RAM |

---

## Special: Hybrid Architecture âœ… COMPLETE

**Goal**: Support dynamically executed code (Test ROMs)

| Task | Status | Notes |
|------|--------|-------|
| Interpreter Fallback | âœ… | `gb_interpret` handles uncompiled code |
| Hybrid Dispatcher | âœ… | `gb_dispatch` calls interpretation if needed |
| Serial Output | âœ… | `0xFF02` writes print to stdout |

**Result**: `cpu_instrs.gb` and other test ROMs can run mixed static/dynamic code.

---

## Future Enhancements (Post-MVP)

| Feature | Status | Priority |
|---------|--------|----------|
| Game Boy Color support | ðŸ”² | High (CGB Palettes needed) |
| Link cable emulation | ðŸ”² | Low |
| Debugger integration | ðŸ”² | Medium |

---

## Analysis & Next Steps (Jan 9, 2026)

Based on codebase analysis:

1.  **Audio**: Primary target. Code exists (`audio.c`) but is incomplete. SDL backend needs to be enabled and mixing logic finished.
2.  **CGB Colors**: `ppu.c` only supports DMG palettes. Need to implement `0xFF68-0xFF6B` registers for CGB support.
3.  **Verification**: Test ROMs like `cpu_instrs.gb` should be verified with the new hybrid architecture.

**Immediate To-Do**:
1.  Complete Audio (Enable SDL backend, implement mixing).
2.  Verify `cpu_instrs.gb` output matches expectations.
