
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite -- YosysHQ Edition [202407090834]     |
 |  Copyright (C) 2012 - 2024 YosysHQ GmbH                                    |
 |  For support, please contact support@yosyshq.com                           |
 \----------------------------------------------------------------------------/
 Yosys 0.43 (git sha1 ead4718e5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)

-- Executing script file `design_prep.ys' --

1. Executing RTLIL frontend.
Input filename: design.il

2. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module Queue1_memory_request.
Found 0 SCCs in module PC_gen.
Found 0 SCCs.

3. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4. Executing MEMORY_NORDFF pass (extracting $dff cells from memories).

5. Executing ASYNC2SYNC pass.
Replacing PC_gen.$auto$verificsva.cc:1820:import$532 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2515:And$520, Q=$auto$verificsva.cc:1818:import$530
Replacing PC_gen.$auto$verificsva.cc:1820:import$493 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2515:And$481, Q=$auto$verificsva.cc:1818:import$491
Replacing PC_gen.$auto$verificsva.cc:1820:import$454 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2515:And$442, Q=$auto$verificsva.cc:1818:import$452
Replacing PC_gen.$auto$verificsva.cc:1820:import$415 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2515:And$403, Q=$auto$verificsva.cc:1818:import$413
Replacing PC_gen.$auto$verificsva.cc:1820:import$376 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2516:Or$372, Q=$auto$verificsva.cc:1818:import$374
Replacing PC_gen.$auto$verificsva.cc:1820:import$347 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2516:Or$343, Q=$auto$verificsva.cc:1818:import$345
Replacing PC_gen.$auto$verificsva.cc:1820:import$318 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2516:Or$314, Q=$auto$verificsva.cc:1818:import$316
Replacing PC_gen.$auto$verificsva.cc:1820:import$289 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2516:Or$285, Q=$auto$verificsva.cc:1818:import$287
Replacing PC_gen.$auto$verificsva.cc:1819:import$414 ($adff): ARST=\hasBeenReset, D=1'1, Q=$auto$verificsva.cc:1817:import$412
Replacing PC_gen.$auto$verificsva.cc:1819:import$375 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$370, Q=$auto$verificsva.cc:1817:import$373
Replacing PC_gen.$auto$verificsva.cc:1819:import$346 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$341, Q=$auto$verificsva.cc:1817:import$344
Replacing PC_gen.$auto$verificsva.cc:1819:import$317 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$312, Q=$auto$verificsva.cc:1817:import$315
Replacing PC_gen.$auto$verificsva.cc:1819:import$288 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$283, Q=$auto$verificsva.cc:1817:import$286

6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Queue1_memory_request..
Finding unused cells or wires in module \PC_gen..

7. Executing FORMALFF pass.

8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PC_gen..
Finding unused cells or wires in module \Queue1_memory_request..
Removed 21 unused cells and 21 unused wires.
<suppressed ~23 debug messages>

9. Executing CHECK pass (checking for obvious problems).
Checking module PC_gen...
Checking module Queue1_memory_request...
Found and reported 0 problems.

10. Executing SETUNDEF pass (replace undef values with defined constants).

11. Executing OPT pass (performing simple optimizations).

11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module PC_gen.
Optimizing module Queue1_memory_request.

11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PC_gen'.
Finding identical cells in module `\Queue1_memory_request'.
Removed a total of 0 cells.

11.3. Executing OPT_DFF pass (perform DFF optimizations).

11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PC_gen..
Finding unused cells or wires in module \Queue1_memory_request..

11.5. Finished fast OPT passes.

12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PC_gen..
Finding unused cells or wires in module \Queue1_memory_request..

13. Executing RTLIL backend.
Output filename: ../model/design_prep.il

End of script. Logfile hash: d43edbd9fb, CPU: user 0.02s system 0.01s, MEM: 26.38 MB peak
Yosys 0.43 (git sha1 ead4718e5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)
Time spent: 39% 4x opt_clean (0 sec), 10% 1x check (0 sec), ...
