create_clock -period "50.0 MHz" [get_ports FPGA_CLK1_50]

