VCode_ShowWithRRU {{
  Entry block: 0
Block 0:
  (original IR block: block0)
  (successor: Block 1)
  (instruction range: 0 .. 19)
  Inst 0:   pushq   %rbp
  Inst 1:   unwind PushFrameRegs { offset_upward_to_caller_sp: 16 }
  Inst 2:   movq    %rsp, %rbp
  Inst 3:   unwind DefineNewFrame { offset_upward_to_caller_sp: 16, offset_downward_to_clobbers: 16 }
  Inst 4:   subq    $32, %rsp
  Inst 5:   movq    %r12, 16(%rsp)
  Inst 6:   unwind SaveReg { clobber_offset: 0, reg: r25J }
  Inst 7:   load_ext_name u1:0+0, %r12
  Inst 8:   movq    0(%rsi), %rdi
  Inst 9:   movq    8(%rsi), %rax
  Inst 10:   addq    $16, %rsi
  Inst 11:   movq    %rsi, 152(%r12)
  Inst 12:   movq    %rax, %rsi
  Inst 13:   load_ext_name u0:1+0, %rax
  Inst 14:   movq    %rsi, rsp(0 + virtual offset)
  Inst 15:   movq    %rdi, rsp(8 + virtual offset)
      (safepoint: slots [S0, S1] with EmitState EmitState { virtual_sp_offset: 0, nominal_sp_to_fp: 0, stack_map: None, cur_srcloc: SourceLoc(4294967295) })
  Inst 16:   call    *%rax
  Inst 17:   movq    152(%r12), %rsi
  Inst 18:   jmp     label1
Block 1:
  (original IR block: block1)
  (instruction range: 19 .. 26)
  Inst 19:   movq    %rsi, 152(%r12)
  Inst 20:   xorq    %rdx, %rdx
  Inst 21:   movq    16(%rsp), %r12
  Inst 22:   addq    $32, %rsp
  Inst 23:   movq    %rbp, %rsp
  Inst 24:   popq    %rbp
  Inst 25:   ret
}}
