// Generated by CIRCT unknown git version
module test(	// <stdin>:2:10
  input         clock,
                reset,
  input  [31:0] inst,
  input  [3:0]  inst_type,
  output [31:0] imm);

  assign imm = inst_type == 4'h2 ? {27'h0, inst[14:10]} : inst_type == 4'h3 | inst_type == 4'h8 ? {20'h0,
                inst[21:10]} : inst_type == 4'h4 ? {14'h0, inst[25:10], 2'h0} : inst_type == 4'h5 ?
                {inst[24:5], 12'h0} : inst_type == 4'h6 ? {6'h0, inst[9:0], inst[25:10]} : 32'h0;	// <stdin>:2:10, Cat.scala:33:92, Mux.scala:101:16, te.scala:14:18, :16:22, :18:26, :19:26, :23:20, :24:20, :25:20, :26:20, :27:20, :28:20
endmodule

