

================================================================
== Vitis HLS Report for 'fft32_Pipeline_4'
================================================================
* Date:           Tue Jun 24 23:16:31 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FFT_sol
* Solution:       opt_1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z030-sbv485-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.153 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         1|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.15>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%phi_ln114 = alloca i32 1"   --->   Operation 4 'alloca' 'phi_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%w_real_1_0 = alloca i32 1"   --->   Operation 5 'alloca' 'w_real_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%w_real_2_0 = alloca i32 1"   --->   Operation 6 'alloca' 'w_real_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%w_imag_1_0 = alloca i32 1"   --->   Operation 7 'alloca' 'w_imag_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%w_imag_2_0 = alloca i32 1"   --->   Operation 8 'alloca' 'w_imag_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %phi_ln114"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayctor.loop95_ifconv"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%phi_ln114_load = load i2 %phi_ln114" [FFT32_sol.cpp:114]   --->   Operation 11 'load' 'phi_ln114_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%w_real_1_0_load = load i16 %w_real_1_0" [./FFT32.h:18->FFT32_sol.cpp:114]   --->   Operation 12 'load' 'w_real_1_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%w_real_2_0_load = load i16 %w_real_2_0" [./FFT32.h:18->FFT32_sol.cpp:114]   --->   Operation 13 'load' 'w_real_2_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%w_imag_1_0_load = load i16 %w_imag_1_0" [./FFT32.h:18->FFT32_sol.cpp:114]   --->   Operation 14 'load' 'w_imag_1_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%w_imag_2_0_load = load i16 %w_imag_2_0" [./FFT32.h:18->FFT32_sol.cpp:114]   --->   Operation 15 'load' 'w_imag_2_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln114 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [FFT32_sol.cpp:114]   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.56ns)   --->   "%add_ln114 = add i2 %phi_ln114_load, i2 1" [FFT32_sol.cpp:114]   --->   Operation 18 'add' 'add_ln114' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.56ns)   --->   "%icmp_ln18_1 = icmp_eq  i2 %phi_ln114_load, i2 1" [./FFT32.h:18->FFT32_sol.cpp:114]   --->   Operation 19 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.56ns)   --->   "%icmp_ln18_2 = icmp_eq  i2 %phi_ln114_load, i2 2" [./FFT32.h:18->FFT32_sol.cpp:114]   --->   Operation 20 'icmp' 'icmp_ln18_2' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.80ns)   --->   "%select_ln18_1 = select i1 %icmp_ln18_2, i16 0, i16 %w_real_2_0_load" [./FFT32.h:18->FFT32_sol.cpp:114]   --->   Operation 21 'select' 'select_ln18_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.80ns)   --->   "%select_ln18_2 = select i1 %icmp_ln18_1, i16 0, i16 %w_real_1_0_load" [./FFT32.h:18->FFT32_sol.cpp:114]   --->   Operation 22 'select' 'select_ln18_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.80ns)   --->   "%select_ln18_4 = select i1 %icmp_ln18_2, i16 0, i16 %w_imag_2_0_load" [./FFT32.h:18->FFT32_sol.cpp:114]   --->   Operation 23 'select' 'select_ln18_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.80ns)   --->   "%select_ln18_5 = select i1 %icmp_ln18_1, i16 0, i16 %w_imag_1_0_load" [./FFT32.h:18->FFT32_sol.cpp:114]   --->   Operation 24 'select' 'select_ln18_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.56ns)   --->   "%icmp_ln114 = icmp_eq  i2 %phi_ln114_load, i2 3" [FFT32_sol.cpp:114]   --->   Operation 25 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln114 = store i16 %select_ln18_4, i16 %w_imag_2_0" [FFT32_sol.cpp:114]   --->   Operation 26 'store' 'store_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln114 = store i16 %select_ln18_5, i16 %w_imag_1_0" [FFT32_sol.cpp:114]   --->   Operation 27 'store' 'store_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln114 = store i16 %select_ln18_1, i16 %w_real_2_0" [FFT32_sol.cpp:114]   --->   Operation 28 'store' 'store_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln114 = store i16 %select_ln18_2, i16 %w_real_1_0" [FFT32_sol.cpp:114]   --->   Operation 29 'store' 'store_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln114 = store i2 %add_ln114, i2 %phi_ln114" [FFT32_sol.cpp:114]   --->   Operation 30 'store' 'store_ln114' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %arrayctor.loop95_ifconv, void %for.body107.preheader.exitStub" [FFT32_sol.cpp:114]   --->   Operation 31 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %select_ln18_out"   --->   Operation 32 'store' 'store_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln18 = store i16 %select_ln18_1, i16 %select_ln18_1_out" [./FFT32.h:18->FFT32_sol.cpp:114]   --->   Operation 33 'store' 'store_ln18' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln18 = store i16 %select_ln18_2, i16 %select_ln18_2_out" [./FFT32.h:18->FFT32_sol.cpp:114]   --->   Operation 34 'store' 'store_ln18' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %select_ln18_3_out"   --->   Operation 35 'store' 'store_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln18 = store i16 %select_ln18_4, i16 %select_ln18_4_out" [./FFT32.h:18->FFT32_sol.cpp:114]   --->   Operation 36 'store' 'store_ln18' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln18 = store i16 %select_ln18_5, i16 %select_ln18_5_out" [./FFT32.h:18->FFT32_sol.cpp:114]   --->   Operation 37 'store' 'store_ln18' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ select_ln18_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ select_ln18_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ select_ln18_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ select_ln18_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ select_ln18_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ select_ln18_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_ln114               (alloca           ) [ 01]
w_real_1_0              (alloca           ) [ 01]
w_real_2_0              (alloca           ) [ 01]
w_imag_1_0              (alloca           ) [ 01]
w_imag_2_0              (alloca           ) [ 01]
store_ln0               (store            ) [ 00]
br_ln0                  (br               ) [ 00]
phi_ln114_load          (load             ) [ 00]
w_real_1_0_load         (load             ) [ 00]
w_real_2_0_load         (load             ) [ 00]
w_imag_1_0_load         (load             ) [ 00]
w_imag_2_0_load         (load             ) [ 00]
specpipeline_ln0        (specpipeline     ) [ 00]
speclooptripcount_ln114 (speclooptripcount) [ 00]
add_ln114               (add              ) [ 00]
icmp_ln18_1             (icmp             ) [ 00]
icmp_ln18_2             (icmp             ) [ 00]
select_ln18_1           (select           ) [ 00]
select_ln18_2           (select           ) [ 00]
select_ln18_4           (select           ) [ 00]
select_ln18_5           (select           ) [ 00]
icmp_ln114              (icmp             ) [ 01]
store_ln114             (store            ) [ 00]
store_ln114             (store            ) [ 00]
store_ln114             (store            ) [ 00]
store_ln114             (store            ) [ 00]
store_ln114             (store            ) [ 00]
br_ln114                (br               ) [ 00]
store_ln0               (store            ) [ 00]
store_ln18              (store            ) [ 00]
store_ln18              (store            ) [ 00]
store_ln0               (store            ) [ 00]
store_ln18              (store            ) [ 00]
store_ln18              (store            ) [ 00]
ret_ln0                 (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="select_ln18_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln18_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="select_ln18_1_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln18_1_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="select_ln18_2_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln18_2_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="select_ln18_3_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln18_3_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="select_ln18_4_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln18_4_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="select_ln18_5_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln18_5_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="phi_ln114_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln114/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="w_real_1_0_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_real_1_0/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="w_real_2_0_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_real_2_0/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="w_imag_1_0_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_imag_1_0/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="w_imag_2_0_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_imag_2_0/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="store_ln0_store_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="2" slack="0"/>
<pin id="59" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="phi_ln114_load_load_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="2" slack="0"/>
<pin id="63" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln114_load/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="w_real_1_0_load_load_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_real_1_0_load/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="w_real_2_0_load_load_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="16" slack="0"/>
<pin id="69" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_real_2_0_load/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="w_imag_1_0_load_load_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_imag_1_0_load/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="w_imag_2_0_load_load_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="16" slack="0"/>
<pin id="75" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_imag_2_0_load/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="add_ln114_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="2" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="icmp_ln18_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="2" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln18_2_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="2" slack="0"/>
<pin id="90" dir="0" index="1" bw="2" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="select_ln18_1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="16" slack="0"/>
<pin id="98" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="select_ln18_2_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="16" slack="0"/>
<pin id="106" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_2/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="select_ln18_4_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="16" slack="0"/>
<pin id="114" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_4/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="select_ln18_5_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="16" slack="0"/>
<pin id="122" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_5/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln114_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln114_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln114_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="16" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln114_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln114_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="16" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln114_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="0"/>
<pin id="154" dir="0" index="1" bw="2" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln0_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="16" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln18_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="0"/>
<pin id="165" dir="0" index="1" bw="16" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln18_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="0"/>
<pin id="171" dir="0" index="1" bw="16" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln0_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="16" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln18_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="0" index="1" bw="16" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln18_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="193" class="1005" name="phi_ln114_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="0"/>
<pin id="195" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln114 "/>
</bind>
</comp>

<comp id="200" class="1005" name="w_real_1_0_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="w_real_1_0 "/>
</bind>
</comp>

<comp id="206" class="1005" name="w_real_2_0_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="w_real_2_0 "/>
</bind>
</comp>

<comp id="212" class="1005" name="w_imag_1_0_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="w_imag_1_0 "/>
</bind>
</comp>

<comp id="218" class="1005" name="w_imag_2_0_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="w_imag_2_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="12" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="80"><net_src comp="61" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="28" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="61" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="61" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="30" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="88" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="67" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="82" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="64" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="88" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="73" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="82" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="32" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="70" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="130"><net_src comp="61" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="110" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="118" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="94" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="102" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="76" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="32" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="0" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="94" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="2" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="102" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="4" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="32" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="6" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="110" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="8" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="118" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="36" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="56" pin=1"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="199"><net_src comp="193" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="203"><net_src comp="40" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="209"><net_src comp="44" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="215"><net_src comp="48" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="221"><net_src comp="52" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="132" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: select_ln18_out | {1 }
	Port: select_ln18_1_out | {1 }
	Port: select_ln18_2_out | {1 }
	Port: select_ln18_3_out | {1 }
	Port: select_ln18_4_out | {1 }
	Port: select_ln18_5_out | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		phi_ln114_load : 1
		w_real_1_0_load : 1
		w_real_2_0_load : 1
		w_imag_1_0_load : 1
		w_imag_2_0_load : 1
		add_ln114 : 2
		icmp_ln18_1 : 2
		icmp_ln18_2 : 2
		select_ln18_1 : 3
		select_ln18_2 : 3
		select_ln18_4 : 3
		select_ln18_5 : 3
		icmp_ln114 : 2
		store_ln114 : 4
		store_ln114 : 4
		store_ln114 : 4
		store_ln114 : 4
		store_ln114 : 3
		br_ln114 : 3
		store_ln18 : 4
		store_ln18 : 4
		store_ln18 : 4
		store_ln18 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |  select_ln18_1_fu_94 |    0    |    16   |
|  select  | select_ln18_2_fu_102 |    0    |    16   |
|          | select_ln18_4_fu_110 |    0    |    16   |
|          | select_ln18_5_fu_118 |    0    |    16   |
|----------|----------------------|---------|---------|
|          |   icmp_ln18_1_fu_82  |    0    |    10   |
|   icmp   |   icmp_ln18_2_fu_88  |    0    |    10   |
|          |   icmp_ln114_fu_126  |    0    |    10   |
|----------|----------------------|---------|---------|
|    add   |    add_ln114_fu_76   |    0    |    10   |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   104   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| phi_ln114_reg_193|    2   |
|w_imag_1_0_reg_212|   16   |
|w_imag_2_0_reg_218|   16   |
|w_real_1_0_reg_200|   16   |
|w_real_2_0_reg_206|   16   |
+------------------+--------+
|       Total      |   66   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   104  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   66   |    -   |
+-----------+--------+--------+
|   Total   |   66   |   104  |
+-----------+--------+--------+
