// Seed: 1136004651
module module_0;
  reg id_2;
  always id_2 <= #1 1;
  assign id_2 = !id_2;
  wire id_3;
endmodule
module module_1 (
    input tri1  id_0,
    input tri0  id_1,
    input uwire id_2,
    input tri0  id_3,
    input tri0  id_4
);
  supply1 id_6;
  assign id_6 = id_1;
  module_0();
endmodule
module module_2 (
    output wire id_0,
    output tri id_1,
    input tri0 id_2,
    output supply1 id_3,
    output wand id_4,
    input uwire id_5,
    output supply0 id_6
);
  wire id_8;
  wire id_9;
  assign id_0 = 1;
  module_0();
  wire id_10;
  tri0 id_11 = !{1, 1} - 1;
endmodule
