/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] _00_;
  wire [4:0] _01_;
  wire [9:0] _02_;
  wire [20:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire [20:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [12:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [20:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [28:0] celloutsig_0_37z;
  wire [4:0] celloutsig_0_38z;
  wire [29:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [12:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = !(celloutsig_0_0z ? in_data[64] : celloutsig_0_0z);
  assign celloutsig_1_7z = ~((celloutsig_1_6z[0] | celloutsig_1_6z[0]) & celloutsig_1_6z[2]);
  assign celloutsig_0_14z = ~((celloutsig_0_7z[2] | celloutsig_0_5z) & celloutsig_0_5z);
  assign celloutsig_0_2z = ~((in_data[26] | celloutsig_0_1z) & in_data[60]);
  assign celloutsig_1_10z = ~((1'h0 | celloutsig_1_4z) & (celloutsig_1_8z | celloutsig_1_4z));
  assign celloutsig_1_13z = ~((celloutsig_1_5z | celloutsig_1_10z) & (celloutsig_1_1z | celloutsig_1_12z[8]));
  assign celloutsig_0_16z = ~((celloutsig_0_8z | celloutsig_0_1z) & (celloutsig_0_5z | celloutsig_0_0z));
  assign celloutsig_0_0z = in_data[73] | ~(in_data[78]);
  assign celloutsig_1_0z = in_data[105] | ~(in_data[115]);
  assign celloutsig_0_6z = celloutsig_0_2z ^ celloutsig_0_1z;
  assign celloutsig_0_38z = celloutsig_0_12z[6:2] + _01_;
  assign celloutsig_0_9z = { celloutsig_0_3z[19], _01_, _02_[3:0] } + { in_data[65:59], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_15z = { celloutsig_0_13z[17:8], celloutsig_0_7z } + { celloutsig_0_3z[18:7], celloutsig_0_5z };
  assign celloutsig_0_21z = { celloutsig_0_17z, celloutsig_0_15z } + { celloutsig_0_17z[2], _00_, _03_[14:11], celloutsig_0_14z, celloutsig_0_9z };
  reg [8:0] _18_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _18_ <= 9'h000;
    else _18_ <= { celloutsig_0_3z[8:1], celloutsig_0_1z };
  assign { _01_, _02_[3:0] } = _18_;
  reg [8:0] _19_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _19_ <= 9'h000;
    else _19_ <= celloutsig_0_13z[15:7];
  assign { _00_, _03_[14:11] } = _19_;
  assign celloutsig_0_5z = { celloutsig_0_3z[24:17], celloutsig_0_2z, celloutsig_0_0z } === celloutsig_0_3z[10:1];
  assign celloutsig_0_18z = { _01_[2:0], _02_[3:1], celloutsig_0_16z } === in_data[27:21];
  assign celloutsig_1_1z = { in_data[161:142], celloutsig_1_0z } || in_data[181:161];
  assign celloutsig_1_3z = in_data[146:144] || { in_data[142:141], celloutsig_1_1z };
  assign celloutsig_1_4z = { in_data[132:122], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z } || { in_data[185:166], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_33z = celloutsig_0_11z & ~(celloutsig_0_18z);
  assign celloutsig_1_8z = celloutsig_1_2z[2] & ~(celloutsig_1_7z);
  assign celloutsig_0_11z = celloutsig_0_2z & ~(celloutsig_0_3z[3]);
  assign celloutsig_0_23z = celloutsig_0_12z[5] & ~(celloutsig_0_3z[2]);
  assign celloutsig_1_18z = { in_data[156:146], celloutsig_1_1z, celloutsig_1_10z } % { 1'h1, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_14z };
  assign celloutsig_0_12z = { in_data[19:8], celloutsig_0_11z } % { 1'h1, celloutsig_0_3z[11:0] };
  assign celloutsig_0_37z = - { in_data[67:66], celloutsig_0_24z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_33z, celloutsig_0_6z, celloutsig_0_31z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_18z };
  assign celloutsig_1_19z = - celloutsig_1_6z[3:1];
  assign celloutsig_0_7z = - { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_17z = ~ { _01_, _02_[3:2], celloutsig_0_5z };
  assign celloutsig_0_31z = | { celloutsig_0_21z[1:0], celloutsig_0_17z };
  assign celloutsig_1_5z = | in_data[125:117];
  assign celloutsig_1_6z = in_data[120:117] <<< { celloutsig_1_2z[4:2], celloutsig_1_5z };
  assign celloutsig_1_12z = in_data[187:179] <<< { celloutsig_1_4z, 1'h0, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_13z = { celloutsig_0_3z[20:2], celloutsig_0_1z, celloutsig_0_5z } <<< { in_data[88:80], celloutsig_0_11z, celloutsig_0_8z, _01_, _02_[3:0], celloutsig_0_6z };
  assign celloutsig_0_3z = { in_data[62:35], celloutsig_0_0z, celloutsig_0_0z } ^ { in_data[94:70], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_2z = { in_data[165:162], celloutsig_1_1z } ^ { in_data[108:107], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_14z = ~((celloutsig_1_6z[2] & celloutsig_1_3z) | (celloutsig_1_2z[4] & celloutsig_1_13z));
  assign celloutsig_0_8z = ~((celloutsig_0_3z[4] & celloutsig_0_2z) | (celloutsig_0_1z & celloutsig_0_7z[0]));
  assign celloutsig_0_24z = ~((in_data[28] & celloutsig_0_23z) | (celloutsig_0_7z[1] & _03_[12]));
  assign _02_[9:4] = { celloutsig_0_3z[19], _01_ };
  assign { _03_[20:15], _03_[10:0] } = { celloutsig_0_17z[2], _00_, celloutsig_0_14z, celloutsig_0_9z };
  assign { out_data[140:128], out_data[98:96], out_data[60:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
