

================================================================
== Vitis HLS Report for 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1'
================================================================
* Date:           Sun Feb 22 21:56:53 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.571 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_146_1  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     176|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       0|      17|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       0|      49|    -|
|Register         |        -|    -|     129|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     129|     242|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------------+---------+----+---+----+-----+
    |          Instance          |         Module         | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+------------------------+---------+----+---+----+-----+
    |sparsemux_9_2_32_1_1_x_U57  |sparsemux_9_2_32_1_1_x  |        0|   0|  0|  17|    0|
    +----------------------------+------------------------+---------+----+---+----+-----+
    |Total                       |                        |        0|   0|  0|  17|    0|
    +----------------------------+------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln146_fu_179_p2    |         +|   0|  0|  38|          31|           1|
    |add_ln148_1_fu_197_p2  |         +|   0|  0|  38|          31|          31|
    |add_ln148_fu_207_p2    |         +|   0|  0|  22|          15|          15|
    |icmp_ln146_fu_173_p2   |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln149_fu_244_p2   |      icmp|   0|  0|  39|          32|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 176|         141|          80|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  13|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_row1_2  |   9|          2|   31|         62|
    |row1_ce_reg_149          |   9|          2|   32|         64|
    |row1_fu_68               |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  49|         11|   96|        193|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln146_reg_275   |  31|   0|   31|          0|
    |ap_CS_fsm           |   2|   0|    2|          0|
    |ap_done_reg         |   1|   0|    1|          0|
    |icmp_ln146_reg_271  |   1|   0|    1|          0|
    |row1_ce_reg_149     |  32|   0|   32|          0|
    |row1_fu_68          |  31|   0|   31|          0|
    |zext_ln146_reg_266  |  31|   0|   32|          1|
    +--------------------+----+----+-----+-----------+
    |Total               | 129|   0|  130|          1|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1|  return value|
|rowt                |   in|   32|     ap_none|                                                      rowt|        scalar|
|zext_ln144          |   in|   15|     ap_none|                                                zext_ln144|        scalar|
|add_ln144           |   in|    2|     ap_none|                                                 add_ln144|        scalar|
|row1_ce_out         |  out|   32|      ap_vld|                                               row1_ce_out|       pointer|
|row1_ce_out_ap_vld  |  out|    1|      ap_vld|                                               row1_ce_out|       pointer|
|M_e_0_address0      |  out|   15|   ap_memory|                                                     M_e_0|         array|
|M_e_0_ce0           |  out|    1|   ap_memory|                                                     M_e_0|         array|
|M_e_0_q0            |   in|   32|   ap_memory|                                                     M_e_0|         array|
|M_e_1_address0      |  out|   15|   ap_memory|                                                     M_e_1|         array|
|M_e_1_ce0           |  out|    1|   ap_memory|                                                     M_e_1|         array|
|M_e_1_q0            |   in|   32|   ap_memory|                                                     M_e_1|         array|
|M_e_2_address0      |  out|   15|   ap_memory|                                                     M_e_2|         array|
|M_e_2_ce0           |  out|    1|   ap_memory|                                                     M_e_2|         array|
|M_e_2_q0            |   in|   32|   ap_memory|                                                     M_e_2|         array|
|M_e_3_address0      |  out|   15|   ap_memory|                                                     M_e_3|         array|
|M_e_3_ce0           |  out|    1|   ap_memory|                                                     M_e_3|         array|
|M_e_3_q0            |   in|   32|   ap_memory|                                                     M_e_3|         array|
+--------------------+-----+-----+------------+----------------------------------------------------------+--------------+

