{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730953686448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730953686448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 01:28:06 2024 " "Processing started: Thu Nov 07 01:28:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730953686448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730953686448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730953686448 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730953686660 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730953686660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "esc_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file esc_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 esc_clk " "Found entity 1: esc_clk" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730953690958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730953690958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_01.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_01 " "Found entity 1: mux_01" {  } { { "mux_01.v" "" { Text "C:/Users/lipes/Desktop/Nova0/mux_01.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730953690960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730953690960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out07seg.v 1 1 " "Found 1 design units, including 1 entities, in source file out07seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 out07seg " "Found entity 1: out07seg" {  } { { "out07seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out07seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730953690961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730953690961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out17seg.v 1 1 " "Found 1 design units, including 1 entities, in source file out17seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 out17seg " "Found entity 1: out17seg" {  } { { "out17seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out17seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730953690962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730953690962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file t_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_ff " "Found entity 1: t_ff" {  } { { "t_ff.v" "" { Text "C:/Users/lipes/Desktop/Nova0/t_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730953690963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730953690963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conta3.v 1 1 " "Found 1 design units, including 1 entities, in source file conta3.v" { { "Info" "ISGN_ENTITY_NAME" "1 conta3 " "Found entity 1: conta3" {  } { { "conta3.v" "" { Text "C:/Users/lipes/Desktop/Nova0/conta3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730953690964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730953690964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conta2.v 1 1 " "Found 1 design units, including 1 entities, in source file conta2.v" { { "Info" "ISGN_ENTITY_NAME" "1 conta2 " "Found entity 1: conta2" {  } { { "conta2.v" "" { Text "C:/Users/lipes/Desktop/Nova0/conta2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730953690965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730953690965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q deboun.v(4) " "Verilog HDL Declaration information at deboun.v(4): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "deboun.v" "" { Text "C:/Users/lipes/Desktop/Nova0/deboun.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730953690966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deboun.v 1 1 " "Found 1 design units, including 1 entities, in source file deboun.v" { { "Info" "ISGN_ENTITY_NAME" "1 deboun " "Found entity 1: deboun" {  } { { "deboun.v" "" { Text "C:/Users/lipes/Desktop/Nova0/deboun.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730953690966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730953690966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_p.v 1 1 " "Found 1 design units, including 1 entities, in source file main_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_p " "Found entity 1: main_p" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730953690967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730953690967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_01.v 1 1 " "Found 1 design units, including 1 entities, in source file demux_01.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux_01 " "Found entity 1: demux_01" {  } { { "demux_01.v" "" { Text "C:/Users/lipes/Desktop/Nova0/demux_01.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730953690968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730953690968 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NA out07seg.v(10) " "Verilog HDL Implicit Net warning at out07seg.v(10): created implicit net for \"NA\"" {  } { { "out07seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out07seg.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953690968 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NB out07seg.v(11) " "Verilog HDL Implicit Net warning at out07seg.v(11): created implicit net for \"NB\"" {  } { { "out07seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out07seg.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953690968 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NC out07seg.v(12) " "Verilog HDL Implicit Net warning at out07seg.v(12): created implicit net for \"NC\"" {  } { { "out07seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out07seg.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953690968 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ND out17seg.v(10) " "Verilog HDL Implicit Net warning at out17seg.v(10): created implicit net for \"ND\"" {  } { { "out17seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out17seg.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953690968 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NE out17seg.v(11) " "Verilog HDL Implicit Net warning at out17seg.v(11): created implicit net for \"NE\"" {  } { { "out17seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out17seg.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953690968 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nq1 deboun.v(13) " "Verilog HDL Implicit Net warning at deboun.v(13): created implicit net for \"Nq1\"" {  } { { "deboun.v" "" { Text "C:/Users/lipes/Desktop/Nova0/deboun.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953690968 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q15 main_p.v(10) " "Verilog HDL Implicit Net warning at main_p.v(10): created implicit net for \"Q15\"" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953690968 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q23 main_p.v(10) " "Verilog HDL Implicit Net warning at main_p.v(10): created implicit net for \"Q23\"" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953690968 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q24 main_p.v(10) " "Verilog HDL Implicit Net warning at main_p.v(10): created implicit net for \"Q24\"" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953690968 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q25 main_p.v(10) " "Verilog HDL Implicit Net warning at main_p.v(10): created implicit net for \"Q25\"" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pul main_p.v(12) " "Verilog HDL Implicit Net warning at main_p.v(12): created implicit net for \"pul\"" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D main_p.v(14) " "Verilog HDL Implicit Net warning at main_p.v(14): created implicit net for \"D\"" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E main_p.v(14) " "Verilog HDL Implicit Net warning at main_p.v(14): created implicit net for \"E\"" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q main_p.v(16) " "Verilog HDL Implicit Net warning at main_p.v(16): created implicit net for \"Q\"" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A main_p.v(18) " "Verilog HDL Implicit Net warning at main_p.v(18): created implicit net for \"A\"" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B main_p.v(18) " "Verilog HDL Implicit Net warning at main_p.v(18): created implicit net for \"B\"" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C main_p.v(18) " "Verilog HDL Implicit Net warning at main_p.v(18): created implicit net for \"C\"" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg main_p.v(23) " "Verilog HDL Implicit Net warning at main_p.v(23): created implicit net for \"seg\"" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ND demux_01.v(7) " "Verilog HDL Implicit Net warning at demux_01.v(7): created implicit net for \"ND\"" {  } { { "demux_01.v" "" { Text "C:/Users/lipes/Desktop/Nova0/demux_01.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NE demux_01.v(8) " "Verilog HDL Implicit Net warning at demux_01.v(8): created implicit net for \"NE\"" {  } { { "demux_01.v" "" { Text "C:/Users/lipes/Desktop/Nova0/demux_01.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S1 demux_01.v(10) " "Verilog HDL Implicit Net warning at demux_01.v(10): created implicit net for \"S1\"" {  } { { "demux_01.v" "" { Text "C:/Users/lipes/Desktop/Nova0/demux_01.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S2 demux_01.v(11) " "Verilog HDL Implicit Net warning at demux_01.v(11): created implicit net for \"S2\"" {  } { { "demux_01.v" "" { Text "C:/Users/lipes/Desktop/Nova0/demux_01.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S3 demux_01.v(12) " "Verilog HDL Implicit Net warning at demux_01.v(12): created implicit net for \"S3\"" {  } { { "demux_01.v" "" { Text "C:/Users/lipes/Desktop/Nova0/demux_01.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S4 demux_01.v(13) " "Verilog HDL Implicit Net warning at demux_01.v(13): created implicit net for \"S4\"" {  } { { "demux_01.v" "" { Text "C:/Users/lipes/Desktop/Nova0/demux_01.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1 demux_01.v(15) " "Verilog HDL Implicit Net warning at demux_01.v(15): created implicit net for \"T1\"" {  } { { "demux_01.v" "" { Text "C:/Users/lipes/Desktop/Nova0/demux_01.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2 demux_01.v(16) " "Verilog HDL Implicit Net warning at demux_01.v(16): created implicit net for \"T2\"" {  } { { "demux_01.v" "" { Text "C:/Users/lipes/Desktop/Nova0/demux_01.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T3 demux_01.v(17) " "Verilog HDL Implicit Net warning at demux_01.v(17): created implicit net for \"T3\"" {  } { { "demux_01.v" "" { Text "C:/Users/lipes/Desktop/Nova0/demux_01.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T4 demux_01.v(18) " "Verilog HDL Implicit Net warning at demux_01.v(18): created implicit net for \"T4\"" {  } { { "demux_01.v" "" { Text "C:/Users/lipes/Desktop/Nova0/demux_01.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(15) " "Verilog HDL Instantiation warning at esc_clk.v(15): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(16) " "Verilog HDL Instantiation warning at esc_clk.v(16): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(17) " "Verilog HDL Instantiation warning at esc_clk.v(17): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(18) " "Verilog HDL Instantiation warning at esc_clk.v(18): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(19) " "Verilog HDL Instantiation warning at esc_clk.v(19): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(21) " "Verilog HDL Instantiation warning at esc_clk.v(21): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(22) " "Verilog HDL Instantiation warning at esc_clk.v(22): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(23) " "Verilog HDL Instantiation warning at esc_clk.v(23): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(24) " "Verilog HDL Instantiation warning at esc_clk.v(24): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(25) " "Verilog HDL Instantiation warning at esc_clk.v(25): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(27) " "Verilog HDL Instantiation warning at esc_clk.v(27): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(28) " "Verilog HDL Instantiation warning at esc_clk.v(28): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(29) " "Verilog HDL Instantiation warning at esc_clk.v(29): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(30) " "Verilog HDL Instantiation warning at esc_clk.v(30): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(31) " "Verilog HDL Instantiation warning at esc_clk.v(31): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(33) " "Verilog HDL Instantiation warning at esc_clk.v(33): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(34) " "Verilog HDL Instantiation warning at esc_clk.v(34): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953690969 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(35) " "Verilog HDL Instantiation warning at esc_clk.v(35): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953690970 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(36) " "Verilog HDL Instantiation warning at esc_clk.v(36): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953690970 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(37) " "Verilog HDL Instantiation warning at esc_clk.v(37): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953690970 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(39) " "Verilog HDL Instantiation warning at esc_clk.v(39): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953690970 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(40) " "Verilog HDL Instantiation warning at esc_clk.v(40): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953690970 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(41) " "Verilog HDL Instantiation warning at esc_clk.v(41): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953690970 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(42) " "Verilog HDL Instantiation warning at esc_clk.v(42): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953690970 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(43) " "Verilog HDL Instantiation warning at esc_clk.v(43): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953690970 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(45) " "Verilog HDL Instantiation warning at esc_clk.v(45): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953690970 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "conta3.v(13) " "Verilog HDL Instantiation warning at conta3.v(13): instance has no name" {  } { { "conta3.v" "" { Text "C:/Users/lipes/Desktop/Nova0/conta3.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953690970 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "conta3.v(14) " "Verilog HDL Instantiation warning at conta3.v(14): instance has no name" {  } { { "conta3.v" "" { Text "C:/Users/lipes/Desktop/Nova0/conta3.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953690970 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "conta3.v(15) " "Verilog HDL Instantiation warning at conta3.v(15): instance has no name" {  } { { "conta3.v" "" { Text "C:/Users/lipes/Desktop/Nova0/conta3.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953690970 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "conta2.v(11) " "Verilog HDL Instantiation warning at conta2.v(11): instance has no name" {  } { { "conta2.v" "" { Text "C:/Users/lipes/Desktop/Nova0/conta2.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953690970 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "conta2.v(12) " "Verilog HDL Instantiation warning at conta2.v(12): instance has no name" {  } { { "conta2.v" "" { Text "C:/Users/lipes/Desktop/Nova0/conta2.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953690970 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "deboun.v(10) " "Verilog HDL Instantiation warning at deboun.v(10): instance has no name" {  } { { "deboun.v" "" { Text "C:/Users/lipes/Desktop/Nova0/deboun.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953690970 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "deboun.v(11) " "Verilog HDL Instantiation warning at deboun.v(11): instance has no name" {  } { { "deboun.v" "" { Text "C:/Users/lipes/Desktop/Nova0/deboun.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953690970 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_p " "Elaborating entity \"main_p\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730953690988 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "12 1 main_p.v(25) " "Verilog HDL warning at main_p.v(25): actual bit length 12 differs from formal bit length 1" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730953690988 "|main_p"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "segf\[11..1\] main_p.v(6) " "Output port \"segf\[11..1\]\" at main_p.v(6) has no driver" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730953690988 "|main_p"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "esc_clk esc_clk:sai15 " "Elaborating entity \"esc_clk\" for hierarchy \"esc_clk:sai15\"" {  } { { "main_p.v" "sai15" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953690995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_ff esc_clk:sai15\|t_ff:comb_5 " "Elaborating entity \"t_ff\" for hierarchy \"esc_clk:sai15\|t_ff:comb_5\"" {  } { { "esc_clk.v" "comb_5" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953690996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deboun deboun:testa_b " "Elaborating entity \"deboun\" for hierarchy \"deboun:testa_b\"" {  } { { "main_p.v" "testa_b" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953690999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conta2 conta2:conte2 " "Elaborating entity \"conta2\" for hierarchy \"conta2:conte2\"" {  } { { "main_p.v" "conte2" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953690999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_01 demux_01:mude " "Elaborating entity \"demux_01\" for hierarchy \"demux_01:mude\"" {  } { { "main_p.v" "mude" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953691000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conta3 conta3:conte3 " "Elaborating entity \"conta3\" for hierarchy \"conta3:conte3\"" {  } { { "main_p.v" "conte3" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953691001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out07seg out07seg:temp " "Elaborating entity \"out07seg\" for hierarchy \"out07seg:temp\"" {  } { { "main_p.v" "temp" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953691001 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 out07seg.v(57) " "Verilog HDL warning at out07seg.v(57): actual bit length 32 differs from formal bit length 1" {  } { { "out07seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out07seg.v" 57 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730953691002 "|main_p|out07seg:temp"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 out07seg.v(60) " "Verilog HDL warning at out07seg.v(60): actual bit length 32 differs from formal bit length 1" {  } { { "out07seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out07seg.v" 60 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730953691002 "|main_p|out07seg:temp"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 out07seg.v(62) " "Verilog HDL warning at out07seg.v(62): actual bit length 32 differs from formal bit length 1" {  } { { "out07seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out07seg.v" 62 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730953691002 "|main_p|out07seg:temp"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 out07seg.v(64) " "Verilog HDL warning at out07seg.v(64): actual bit length 32 differs from formal bit length 1" {  } { { "out07seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out07seg.v" 64 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730953691002 "|main_p|out07seg:temp"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 out07seg.v(66) " "Verilog HDL warning at out07seg.v(66): actual bit length 32 differs from formal bit length 1" {  } { { "out07seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out07seg.v" 66 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730953691002 "|main_p|out07seg:temp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out17seg out17seg:acao " "Elaborating entity \"out17seg\" for hierarchy \"out17seg:acao\"" {  } { { "main_p.v" "acao" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953691005 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 out17seg.v(19) " "Verilog HDL warning at out17seg.v(19): actual bit length 32 differs from formal bit length 1" {  } { { "out17seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out17seg.v" 19 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730953691005 "|main_p|out17seg:acao"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 out17seg.v(43) " "Verilog HDL warning at out17seg.v(43): actual bit length 32 differs from formal bit length 1" {  } { { "out17seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out17seg.v" 43 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730953691005 "|main_p|out17seg:acao"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 out17seg.v(46) " "Verilog HDL warning at out17seg.v(46): actual bit length 32 differs from formal bit length 1" {  } { { "out17seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out17seg.v" 46 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730953691005 "|main_p|out17seg:acao"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 out17seg.v(48) " "Verilog HDL warning at out17seg.v(48): actual bit length 32 differs from formal bit length 1" {  } { { "out17seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out17seg.v" 48 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730953691005 "|main_p|out17seg:acao"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 out17seg.v(50) " "Verilog HDL warning at out17seg.v(50): actual bit length 32 differs from formal bit length 1" {  } { { "out17seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out17seg.v" 50 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730953691005 "|main_p|out17seg:acao"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 out17seg.v(52) " "Verilog HDL warning at out17seg.v(52): actual bit length 32 differs from formal bit length 1" {  } { { "out17seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out17seg.v" 52 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730953691005 "|main_p|out17seg:acao"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_01 mux_01:multiplexa " "Elaborating entity \"mux_01\" for hierarchy \"mux_01:multiplexa\"" {  } { { "main_p.v" "multiplexa" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953691007 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "9 " "Ignored 9 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "9 " "Ignored 9 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1730953691035 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1730953691035 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1730953691095 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segf\[1\] GND " "Pin \"segf\[1\]\" is stuck at GND" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730953691103 "|main_p|segf[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segf\[2\] GND " "Pin \"segf\[2\]\" is stuck at GND" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730953691103 "|main_p|segf[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segf\[3\] GND " "Pin \"segf\[3\]\" is stuck at GND" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730953691103 "|main_p|segf[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segf\[4\] GND " "Pin \"segf\[4\]\" is stuck at GND" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730953691103 "|main_p|segf[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segf\[5\] GND " "Pin \"segf\[5\]\" is stuck at GND" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730953691103 "|main_p|segf[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segf\[6\] GND " "Pin \"segf\[6\]\" is stuck at GND" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730953691103 "|main_p|segf[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segf\[7\] GND " "Pin \"segf\[7\]\" is stuck at GND" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730953691103 "|main_p|segf[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segf\[8\] GND " "Pin \"segf\[8\]\" is stuck at GND" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730953691103 "|main_p|segf[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segf\[9\] GND " "Pin \"segf\[9\]\" is stuck at GND" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730953691103 "|main_p|segf[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segf\[10\] GND " "Pin \"segf\[10\]\" is stuck at GND" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730953691103 "|main_p|segf[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segf\[11\] GND " "Pin \"segf\[11\]\" is stuck at GND" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730953691103 "|main_p|segf[11]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1730953691103 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730953691124 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730953691124 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730953691124 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730953691124 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lipes/Desktop/Nova0/output_files/test.map.smsg " "Generated suppressed messages file C:/Users/lipes/Desktop/Nova0/output_files/test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730953691143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730953691151 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 01:28:11 2024 " "Processing ended: Thu Nov 07 01:28:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730953691151 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730953691151 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730953691151 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730953691151 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1730953692095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730953692095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 01:28:11 2024 " "Processing started: Thu Nov 07 01:28:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730953692095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1730953692095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1730953692095 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1730953692162 ""}
{ "Info" "0" "" "Project  = test" {  } {  } 0 0 "Project  = test" 0 0 "Fitter" 0 0 1730953692162 ""}
{ "Info" "0" "" "Revision = test" {  } {  } 0 0 "Revision = test" 0 0 "Fitter" 0 0 1730953692162 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1730953692196 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1730953692196 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test EPM240T100C5 " "Selected device EPM240T100C5 for design \"test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1730953692197 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1730953692225 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1730953692225 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1730953692243 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1730953692246 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730953692319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730953692319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730953692319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730953692319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730953692319 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1730953692319 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1730953692335 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1730953692335 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1730953692338 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1730953692338 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 30 clocks " "Found 30 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730953692339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730953692339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730953692339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 conta2:conte2\|t_ff:comb_5\|q " "   1.000 conta2:conte2\|t_ff:comb_5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730953692339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 conta3:conte3\|t_ff:comb_5\|q " "   1.000 conta3:conte3\|t_ff:comb_5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730953692339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 conta3:conte3\|t_ff:comb_6\|q " "   1.000 conta3:conte3\|t_ff:comb_6\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730953692339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 deboun:testa_b\|t_ff:comb_4\|q " "   1.000 deboun:testa_b\|t_ff:comb_4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730953692339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 esc_clk:sai15\|t_ff:comb_5\|q " "   1.000 esc_clk:sai15\|t_ff:comb_5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730953692339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 esc_clk:sai15\|t_ff:comb_6\|q " "   1.000 esc_clk:sai15\|t_ff:comb_6\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730953692339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 esc_clk:sai15\|t_ff:comb_7\|q " "   1.000 esc_clk:sai15\|t_ff:comb_7\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730953692339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 esc_clk:sai15\|t_ff:comb_8\|q " "   1.000 esc_clk:sai15\|t_ff:comb_8\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730953692339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 esc_clk:sai15\|t_ff:comb_9\|q " "   1.000 esc_clk:sai15\|t_ff:comb_9\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730953692339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 esc_clk:sai15\|t_ff:comb_10\|q " "   1.000 esc_clk:sai15\|t_ff:comb_10\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730953692339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 esc_clk:sai15\|t_ff:comb_11\|q " "   1.000 esc_clk:sai15\|t_ff:comb_11\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730953692339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 esc_clk:sai15\|t_ff:comb_12\|q " "   1.000 esc_clk:sai15\|t_ff:comb_12\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730953692339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 esc_clk:sai15\|t_ff:comb_13\|q " "   1.000 esc_clk:sai15\|t_ff:comb_13\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730953692339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 esc_clk:sai15\|t_ff:comb_14\|q " "   1.000 esc_clk:sai15\|t_ff:comb_14\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730953692339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 esc_clk:sai15\|t_ff:comb_15\|q " "   1.000 esc_clk:sai15\|t_ff:comb_15\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730953692339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 esc_clk:sai15\|t_ff:comb_16\|q " "   1.000 esc_clk:sai15\|t_ff:comb_16\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730953692339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 esc_clk:sai15\|t_ff:comb_17\|q " "   1.000 esc_clk:sai15\|t_ff:comb_17\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730953692339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 esc_clk:sai15\|t_ff:comb_18\|q " "   1.000 esc_clk:sai15\|t_ff:comb_18\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730953692339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 esc_clk:sai15\|t_ff:comb_19\|q " "   1.000 esc_clk:sai15\|t_ff:comb_19\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730953692339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 esc_clk:sai15\|t_ff:comb_20\|q " "   1.000 esc_clk:sai15\|t_ff:comb_20\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730953692339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 esc_clk:sai15\|t_ff:comb_21\|q " "   1.000 esc_clk:sai15\|t_ff:comb_21\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730953692339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 esc_clk:sai15\|t_ff:comb_22\|q " "   1.000 esc_clk:sai15\|t_ff:comb_22\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730953692339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 esc_clk:sai15\|t_ff:comb_23\|q " "   1.000 esc_clk:sai15\|t_ff:comb_23\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730953692339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 esc_clk:sai15\|t_ff:comb_24\|q " "   1.000 esc_clk:sai15\|t_ff:comb_24\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730953692339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 esc_clk:sai15\|t_ff:comb_25\|q " "   1.000 esc_clk:sai15\|t_ff:comb_25\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730953692339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 esc_clk:sai15\|t_ff:comb_26\|q " "   1.000 esc_clk:sai15\|t_ff:comb_26\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730953692339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 esc_clk:sai15\|t_ff:comb_27\|q " "   1.000 esc_clk:sai15\|t_ff:comb_27\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730953692339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 esc_clk:sai15\|t_ff:comb_28\|q " "   1.000 esc_clk:sai15\|t_ff:comb_28\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730953692339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 esc_clk:sai15\|t_ff:comb_29\|q " "   1.000 esc_clk:sai15\|t_ff:comb_29\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730953692339 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1730953692339 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1730953692340 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1730953692340 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1730953692341 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "esc_clk:sai15\|t_ff:comb_20\|q Global clock " "Automatically promoted some destinations of signal \"esc_clk:sai15\|t_ff:comb_20\|q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "esc_clk:sai15\|t_ff:comb_20\|q " "Destination \"esc_clk:sai15\|t_ff:comb_20\|q\" may be non-global or may not use global clock" {  } { { "t_ff.v" "" { Text "C:/Users/lipes/Desktop/Nova0/t_ff.v" 5 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1730953692342 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "comb~1 " "Destination \"comb~1\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1730953692342 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "comb~2 " "Destination \"comb~2\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1730953692342 ""}  } { { "t_ff.v" "" { Text "C:/Users/lipes/Desktop/Nova0/t_ff.v" 5 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1730953692342 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1730953692342 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1730953692342 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1730953692351 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1730953692360 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1730953692360 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1730953692360 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1730953692360 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730953692363 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1730953692364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1730953692419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730953692452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1730953692453 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1730953692649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730953692649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1730953692661 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/lipes/Desktop/Nova0/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1730953692704 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1730953692704 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1730953692751 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1730953692751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730953692752 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1730953692756 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730953692761 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1730953692766 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lipes/Desktop/Nova0/output_files/test.fit.smsg " "Generated suppressed messages file C:/Users/lipes/Desktop/Nova0/output_files/test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1730953692784 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6158 " "Peak virtual memory: 6158 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730953692796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 01:28:12 2024 " "Processing ended: Thu Nov 07 01:28:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730953692796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730953692796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730953692796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1730953692796 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1730953693639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730953693639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 01:28:13 2024 " "Processing started: Thu Nov 07 01:28:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730953693639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1730953693639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1730953693639 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1730953693789 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1730953693799 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1730953693801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730953693861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 01:28:13 2024 " "Processing ended: Thu Nov 07 01:28:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730953693861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730953693861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730953693861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1730953693861 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1730953694435 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1730953694785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730953694785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 01:28:14 2024 " "Processing started: Thu Nov 07 01:28:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730953694785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1730953694785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta test -c test " "Command: quartus_sta test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1730953694785 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1730953694855 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1730953694943 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1730953694943 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730953694963 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730953694963 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1730953694989 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1730953695011 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1730953695025 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1730953695025 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name deboun:testa_b\|t_ff:comb_4\|q deboun:testa_b\|t_ff:comb_4\|q " "create_clock -period 1.000 -name deboun:testa_b\|t_ff:comb_4\|q deboun:testa_b\|t_ff:comb_4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730953695026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_28\|q esc_clk:sai15\|t_ff:comb_28\|q " "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_28\|q esc_clk:sai15\|t_ff:comb_28\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730953695026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name conta3:conte3\|t_ff:comb_6\|q conta3:conte3\|t_ff:comb_6\|q " "create_clock -period 1.000 -name conta3:conte3\|t_ff:comb_6\|q conta3:conte3\|t_ff:comb_6\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730953695026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name conta3:conte3\|t_ff:comb_5\|q conta3:conte3\|t_ff:comb_5\|q " "create_clock -period 1.000 -name conta3:conte3\|t_ff:comb_5\|q conta3:conte3\|t_ff:comb_5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730953695026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_19\|q esc_clk:sai15\|t_ff:comb_19\|q " "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_19\|q esc_clk:sai15\|t_ff:comb_19\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730953695026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_18\|q esc_clk:sai15\|t_ff:comb_18\|q " "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_18\|q esc_clk:sai15\|t_ff:comb_18\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730953695026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name conta2:conte2\|t_ff:comb_5\|q conta2:conte2\|t_ff:comb_5\|q " "create_clock -period 1.000 -name conta2:conte2\|t_ff:comb_5\|q conta2:conte2\|t_ff:comb_5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730953695026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_17\|q esc_clk:sai15\|t_ff:comb_17\|q " "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_17\|q esc_clk:sai15\|t_ff:comb_17\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730953695026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_20\|q esc_clk:sai15\|t_ff:comb_20\|q " "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_20\|q esc_clk:sai15\|t_ff:comb_20\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730953695026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_27\|q esc_clk:sai15\|t_ff:comb_27\|q " "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_27\|q esc_clk:sai15\|t_ff:comb_27\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730953695026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_26\|q esc_clk:sai15\|t_ff:comb_26\|q " "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_26\|q esc_clk:sai15\|t_ff:comb_26\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730953695026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_29\|q esc_clk:sai15\|t_ff:comb_29\|q " "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_29\|q esc_clk:sai15\|t_ff:comb_29\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730953695026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_16\|q esc_clk:sai15\|t_ff:comb_16\|q " "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_16\|q esc_clk:sai15\|t_ff:comb_16\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730953695026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_25\|q esc_clk:sai15\|t_ff:comb_25\|q " "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_25\|q esc_clk:sai15\|t_ff:comb_25\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730953695026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_15\|q esc_clk:sai15\|t_ff:comb_15\|q " "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_15\|q esc_clk:sai15\|t_ff:comb_15\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730953695026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_24\|q esc_clk:sai15\|t_ff:comb_24\|q " "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_24\|q esc_clk:sai15\|t_ff:comb_24\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730953695026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_14\|q esc_clk:sai15\|t_ff:comb_14\|q " "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_14\|q esc_clk:sai15\|t_ff:comb_14\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730953695026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_23\|q esc_clk:sai15\|t_ff:comb_23\|q " "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_23\|q esc_clk:sai15\|t_ff:comb_23\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730953695026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_13\|q esc_clk:sai15\|t_ff:comb_13\|q " "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_13\|q esc_clk:sai15\|t_ff:comb_13\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730953695026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_22\|q esc_clk:sai15\|t_ff:comb_22\|q " "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_22\|q esc_clk:sai15\|t_ff:comb_22\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730953695026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_12\|q esc_clk:sai15\|t_ff:comb_12\|q " "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_12\|q esc_clk:sai15\|t_ff:comb_12\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730953695026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_21\|q esc_clk:sai15\|t_ff:comb_21\|q " "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_21\|q esc_clk:sai15\|t_ff:comb_21\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730953695026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_11\|q esc_clk:sai15\|t_ff:comb_11\|q " "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_11\|q esc_clk:sai15\|t_ff:comb_11\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730953695026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_10\|q esc_clk:sai15\|t_ff:comb_10\|q " "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_10\|q esc_clk:sai15\|t_ff:comb_10\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730953695026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_9\|q esc_clk:sai15\|t_ff:comb_9\|q " "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_9\|q esc_clk:sai15\|t_ff:comb_9\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730953695026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_8\|q esc_clk:sai15\|t_ff:comb_8\|q " "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_8\|q esc_clk:sai15\|t_ff:comb_8\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730953695026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_7\|q esc_clk:sai15\|t_ff:comb_7\|q " "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_7\|q esc_clk:sai15\|t_ff:comb_7\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730953695026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_6\|q esc_clk:sai15\|t_ff:comb_6\|q " "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_6\|q esc_clk:sai15\|t_ff:comb_6\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730953695026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_5\|q esc_clk:sai15\|t_ff:comb_5\|q " "create_clock -period 1.000 -name esc_clk:sai15\|t_ff:comb_5\|q esc_clk:sai15\|t_ff:comb_5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730953695026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730953695026 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730953695026 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1730953695028 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1730953695034 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730953695036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.473 " "Worst-case setup slack is -1.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.473              -1.473 esc_clk:sai15\|t_ff:comb_20\|q  " "   -1.473              -1.473 esc_clk:sai15\|t_ff:comb_20\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.453              -1.453 esc_clk:sai15\|t_ff:comb_29\|q  " "   -1.453              -1.453 esc_clk:sai15\|t_ff:comb_29\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.194              -1.194 conta2:conte2\|t_ff:comb_5\|q  " "   -1.194              -1.194 conta2:conte2\|t_ff:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.193              -1.193 conta3:conte3\|t_ff:comb_6\|q  " "   -1.193              -1.193 conta3:conte3\|t_ff:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 esc_clk:sai15\|t_ff:comb_11\|q  " "    0.466               0.000 esc_clk:sai15\|t_ff:comb_11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 esc_clk:sai15\|t_ff:comb_15\|q  " "    0.466               0.000 esc_clk:sai15\|t_ff:comb_15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 esc_clk:sai15\|t_ff:comb_21\|q  " "    0.466               0.000 esc_clk:sai15\|t_ff:comb_21\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 esc_clk:sai15\|t_ff:comb_23\|q  " "    0.467               0.000 esc_clk:sai15\|t_ff:comb_23\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 esc_clk:sai15\|t_ff:comb_25\|q  " "    0.467               0.000 esc_clk:sai15\|t_ff:comb_25\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 esc_clk:sai15\|t_ff:comb_7\|q  " "    0.467               0.000 esc_clk:sai15\|t_ff:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 esc_clk:sai15\|t_ff:comb_9\|q  " "    0.467               0.000 esc_clk:sai15\|t_ff:comb_9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 esc_clk:sai15\|t_ff:comb_13\|q  " "    0.468               0.000 esc_clk:sai15\|t_ff:comb_13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 esc_clk:sai15\|t_ff:comb_18\|q  " "    0.469               0.000 esc_clk:sai15\|t_ff:comb_18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 esc_clk:sai15\|t_ff:comb_27\|q  " "    0.469               0.000 esc_clk:sai15\|t_ff:comb_27\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808               0.000 esc_clk:sai15\|t_ff:comb_8\|q  " "    0.808               0.000 esc_clk:sai15\|t_ff:comb_8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 esc_clk:sai15\|t_ff:comb_24\|q  " "    0.819               0.000 esc_clk:sai15\|t_ff:comb_24\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.823               0.000 esc_clk:sai15\|t_ff:comb_28\|q  " "    0.823               0.000 esc_clk:sai15\|t_ff:comb_28\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 esc_clk:sai15\|t_ff:comb_12\|q  " "    0.825               0.000 esc_clk:sai15\|t_ff:comb_12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 esc_clk:sai15\|t_ff:comb_22\|q  " "    0.825               0.000 esc_clk:sai15\|t_ff:comb_22\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 esc_clk:sai15\|t_ff:comb_6\|q  " "    0.833               0.000 esc_clk:sai15\|t_ff:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.841               0.000 conta3:conte3\|t_ff:comb_5\|q  " "    0.841               0.000 conta3:conte3\|t_ff:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.842               0.000 esc_clk:sai15\|t_ff:comb_16\|q  " "    0.842               0.000 esc_clk:sai15\|t_ff:comb_16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.118               0.000 deboun:testa_b\|t_ff:comb_4\|q  " "    1.118               0.000 deboun:testa_b\|t_ff:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.178               0.000 esc_clk:sai15\|t_ff:comb_10\|q  " "    1.178               0.000 esc_clk:sai15\|t_ff:comb_10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.213               0.000 esc_clk:sai15\|t_ff:comb_14\|q  " "    1.213               0.000 esc_clk:sai15\|t_ff:comb_14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.312               0.000 esc_clk:sai15\|t_ff:comb_17\|q  " "    1.312               0.000 esc_clk:sai15\|t_ff:comb_17\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.384               0.000 esc_clk:sai15\|t_ff:comb_19\|q  " "    1.384               0.000 esc_clk:sai15\|t_ff:comb_19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.569               0.000 esc_clk:sai15\|t_ff:comb_5\|q  " "    1.569               0.000 esc_clk:sai15\|t_ff:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.778               0.000 esc_clk:sai15\|t_ff:comb_26\|q  " "    1.778               0.000 esc_clk:sai15\|t_ff:comb_26\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.956               0.000 clk  " "    2.956               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730953695038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.246 " "Worst-case hold slack is -4.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.246              -4.246 esc_clk:sai15\|t_ff:comb_29\|q  " "   -4.246              -4.246 esc_clk:sai15\|t_ff:comb_29\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.143              -5.020 esc_clk:sai15\|t_ff:comb_28\|q  " "   -4.143              -5.020 esc_clk:sai15\|t_ff:comb_28\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.582              -3.582 conta2:conte2\|t_ff:comb_5\|q  " "   -3.582              -3.582 conta2:conte2\|t_ff:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.010              -3.010 clk  " "   -3.010              -3.010 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.360              -6.842 esc_clk:sai15\|t_ff:comb_20\|q  " "   -2.360              -6.842 esc_clk:sai15\|t_ff:comb_20\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.832              -1.832 esc_clk:sai15\|t_ff:comb_26\|q  " "   -1.832              -1.832 esc_clk:sai15\|t_ff:comb_26\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.623              -1.623 esc_clk:sai15\|t_ff:comb_5\|q  " "   -1.623              -1.623 esc_clk:sai15\|t_ff:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.438              -1.438 esc_clk:sai15\|t_ff:comb_19\|q  " "   -1.438              -1.438 esc_clk:sai15\|t_ff:comb_19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.366              -1.366 esc_clk:sai15\|t_ff:comb_17\|q  " "   -1.366              -1.366 esc_clk:sai15\|t_ff:comb_17\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.267              -1.267 esc_clk:sai15\|t_ff:comb_14\|q  " "   -1.267              -1.267 esc_clk:sai15\|t_ff:comb_14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.232              -1.232 esc_clk:sai15\|t_ff:comb_10\|q  " "   -1.232              -1.232 esc_clk:sai15\|t_ff:comb_10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.172              -1.172 deboun:testa_b\|t_ff:comb_4\|q  " "   -1.172              -1.172 deboun:testa_b\|t_ff:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.896              -0.896 esc_clk:sai15\|t_ff:comb_16\|q  " "   -0.896              -0.896 esc_clk:sai15\|t_ff:comb_16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.895              -0.895 conta3:conte3\|t_ff:comb_5\|q  " "   -0.895              -0.895 conta3:conte3\|t_ff:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.887              -0.887 esc_clk:sai15\|t_ff:comb_6\|q  " "   -0.887              -0.887 esc_clk:sai15\|t_ff:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879              -0.879 esc_clk:sai15\|t_ff:comb_12\|q  " "   -0.879              -0.879 esc_clk:sai15\|t_ff:comb_12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879              -0.879 esc_clk:sai15\|t_ff:comb_22\|q  " "   -0.879              -0.879 esc_clk:sai15\|t_ff:comb_22\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.873              -0.873 esc_clk:sai15\|t_ff:comb_24\|q  " "   -0.873              -0.873 esc_clk:sai15\|t_ff:comb_24\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.862              -0.862 esc_clk:sai15\|t_ff:comb_8\|q  " "   -0.862              -0.862 esc_clk:sai15\|t_ff:comb_8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.523              -0.523 esc_clk:sai15\|t_ff:comb_18\|q  " "   -0.523              -0.523 esc_clk:sai15\|t_ff:comb_18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.523              -0.523 esc_clk:sai15\|t_ff:comb_27\|q  " "   -0.523              -0.523 esc_clk:sai15\|t_ff:comb_27\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.522              -0.522 esc_clk:sai15\|t_ff:comb_13\|q  " "   -0.522              -0.522 esc_clk:sai15\|t_ff:comb_13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 esc_clk:sai15\|t_ff:comb_23\|q  " "   -0.521              -0.521 esc_clk:sai15\|t_ff:comb_23\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 esc_clk:sai15\|t_ff:comb_25\|q  " "   -0.521              -0.521 esc_clk:sai15\|t_ff:comb_25\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 esc_clk:sai15\|t_ff:comb_7\|q  " "   -0.521              -0.521 esc_clk:sai15\|t_ff:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 esc_clk:sai15\|t_ff:comb_9\|q  " "   -0.521              -0.521 esc_clk:sai15\|t_ff:comb_9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 esc_clk:sai15\|t_ff:comb_11\|q  " "   -0.520              -0.520 esc_clk:sai15\|t_ff:comb_11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 esc_clk:sai15\|t_ff:comb_15\|q  " "   -0.520              -0.520 esc_clk:sai15\|t_ff:comb_15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 esc_clk:sai15\|t_ff:comb_21\|q  " "   -0.520              -0.520 esc_clk:sai15\|t_ff:comb_21\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.639               0.000 conta3:conte3\|t_ff:comb_6\|q  " "    1.639               0.000 conta3:conte3\|t_ff:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730953695043 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730953695045 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730953695048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.170              -0.340 conta2:conte2\|t_ff:comb_5\|q  " "   -0.170              -0.340 conta2:conte2\|t_ff:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 conta3:conte3\|t_ff:comb_5\|q  " "    0.234               0.000 conta3:conte3\|t_ff:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 conta3:conte3\|t_ff:comb_6\|q  " "    0.234               0.000 conta3:conte3\|t_ff:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 deboun:testa_b\|t_ff:comb_4\|q  " "    0.234               0.000 deboun:testa_b\|t_ff:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 esc_clk:sai15\|t_ff:comb_10\|q  " "    0.234               0.000 esc_clk:sai15\|t_ff:comb_10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 esc_clk:sai15\|t_ff:comb_11\|q  " "    0.234               0.000 esc_clk:sai15\|t_ff:comb_11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 esc_clk:sai15\|t_ff:comb_12\|q  " "    0.234               0.000 esc_clk:sai15\|t_ff:comb_12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 esc_clk:sai15\|t_ff:comb_13\|q  " "    0.234               0.000 esc_clk:sai15\|t_ff:comb_13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 esc_clk:sai15\|t_ff:comb_14\|q  " "    0.234               0.000 esc_clk:sai15\|t_ff:comb_14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 esc_clk:sai15\|t_ff:comb_15\|q  " "    0.234               0.000 esc_clk:sai15\|t_ff:comb_15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 esc_clk:sai15\|t_ff:comb_16\|q  " "    0.234               0.000 esc_clk:sai15\|t_ff:comb_16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 esc_clk:sai15\|t_ff:comb_17\|q  " "    0.234               0.000 esc_clk:sai15\|t_ff:comb_17\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 esc_clk:sai15\|t_ff:comb_18\|q  " "    0.234               0.000 esc_clk:sai15\|t_ff:comb_18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 esc_clk:sai15\|t_ff:comb_19\|q  " "    0.234               0.000 esc_clk:sai15\|t_ff:comb_19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 esc_clk:sai15\|t_ff:comb_20\|q  " "    0.234               0.000 esc_clk:sai15\|t_ff:comb_20\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 esc_clk:sai15\|t_ff:comb_21\|q  " "    0.234               0.000 esc_clk:sai15\|t_ff:comb_21\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 esc_clk:sai15\|t_ff:comb_22\|q  " "    0.234               0.000 esc_clk:sai15\|t_ff:comb_22\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 esc_clk:sai15\|t_ff:comb_23\|q  " "    0.234               0.000 esc_clk:sai15\|t_ff:comb_23\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 esc_clk:sai15\|t_ff:comb_24\|q  " "    0.234               0.000 esc_clk:sai15\|t_ff:comb_24\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 esc_clk:sai15\|t_ff:comb_25\|q  " "    0.234               0.000 esc_clk:sai15\|t_ff:comb_25\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 esc_clk:sai15\|t_ff:comb_26\|q  " "    0.234               0.000 esc_clk:sai15\|t_ff:comb_26\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 esc_clk:sai15\|t_ff:comb_27\|q  " "    0.234               0.000 esc_clk:sai15\|t_ff:comb_27\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 esc_clk:sai15\|t_ff:comb_28\|q  " "    0.234               0.000 esc_clk:sai15\|t_ff:comb_28\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 esc_clk:sai15\|t_ff:comb_29\|q  " "    0.234               0.000 esc_clk:sai15\|t_ff:comb_29\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 esc_clk:sai15\|t_ff:comb_5\|q  " "    0.234               0.000 esc_clk:sai15\|t_ff:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 esc_clk:sai15\|t_ff:comb_6\|q  " "    0.234               0.000 esc_clk:sai15\|t_ff:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 esc_clk:sai15\|t_ff:comb_7\|q  " "    0.234               0.000 esc_clk:sai15\|t_ff:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 esc_clk:sai15\|t_ff:comb_8\|q  " "    0.234               0.000 esc_clk:sai15\|t_ff:comb_8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 esc_clk:sai15\|t_ff:comb_9\|q  " "    0.234               0.000 esc_clk:sai15\|t_ff:comb_9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730953695049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730953695049 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1730953695300 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1730953695309 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1730953695309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730953695349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 01:28:15 2024 " "Processing ended: Thu Nov 07 01:28:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730953695349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730953695349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730953695349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1730953695349 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1730953696161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730953696162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 01:28:16 2024 " "Processing started: Thu Nov 07 01:28:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730953696162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1730953696162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1730953696162 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1730953696403 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test.vo C:/Users/lipes/Desktop/Nova0/simulation/modelsim/ simulation " "Generated file test.vo in folder \"C:/Users/lipes/Desktop/Nova0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1730953696427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730953696438 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 01:28:16 2024 " "Processing ended: Thu Nov 07 01:28:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730953696438 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730953696438 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730953696438 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1730953696438 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 97 s " "Quartus Prime Full Compilation was successful. 0 errors, 97 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1730953697018 ""}
