// Seed: 1364261457
module module_0 (
    output tri1 id_0,
    input wor id_1,
    input tri id_2,
    input tri id_3,
    input wand id_4,
    input supply1 id_5
    , id_19,
    output wand id_6,
    input wire id_7,
    input supply1 id_8
    , id_20,
    output supply0 id_9,
    input supply1 id_10,
    input wand id_11,
    input supply1 id_12,
    input supply0 id_13,
    output wor id_14,
    input wire id_15,
    input wand id_16,
    input tri id_17
);
  wire id_21;
  assign id_20 = id_16;
  wire  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    output uwire id_2,
    input wor id_3,
    input wire id_4,
    output supply0 id_5,
    input tri0 id_6,
    output tri1 id_7,
    input wire id_8,
    input wire id_9,
    input supply0 id_10,
    output supply1 id_11,
    input tri0 id_12
    , id_16,
    output wor id_13,
    output supply0 id_14
);
  module_0(
      id_14,
      id_10,
      id_10,
      id_10,
      id_1,
      id_3,
      id_11,
      id_4,
      id_12,
      id_14,
      id_12,
      id_8,
      id_6,
      id_10,
      id_2,
      id_1,
      id_12,
      id_3
  );
  assign id_0 = id_12;
  wire id_17;
  wire id_18;
endmodule
