INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sinow/Documents/VLSI/SP_FIFO_project2/SP_FIFO_project2.srcs/sources_1/new/sp_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_fifo
INFO: [VRFC 10-311] analyzing module ram_model_1w1r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sinow/Documents/VLSI/SP_FIFO_project2/SP_FIFO_project2.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
