
LAB3_MotorControl_Base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b80  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e4  08008d80  08008d80  00018d80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e64  08008e64  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  08008e64  08008e64  00018e64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008e6c  08008e6c  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008e6c  08008e6c  00018e6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008e70  08008e70  00018e70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08008e74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007a4  2000007c  08008ef0  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000820  08008ef0  00020820  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018688  00000000  00000000  000200aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c15  00000000  00000000  00038732  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014e0  00000000  00000000  0003b348  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013a8  00000000  00000000  0003c828  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a83e  00000000  00000000  0003dbd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b2f1  00000000  00000000  0006840e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010776b  00000000  00000000  000836ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0018ae6a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006074  00000000  00000000  0018aebc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000007c 	.word	0x2000007c
 800021c:	00000000 	.word	0x00000000
 8000220:	08008d68 	.word	0x08008d68

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000080 	.word	0x20000080
 800023c:	08008d68 	.word	0x08008d68

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b974 	b.w	80005e0 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	468e      	mov	lr, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	d14d      	bne.n	80003ba <__udivmoddi4+0xaa>
 800031e:	428a      	cmp	r2, r1
 8000320:	4694      	mov	ip, r2
 8000322:	d969      	bls.n	80003f8 <__udivmoddi4+0xe8>
 8000324:	fab2 f282 	clz	r2, r2
 8000328:	b152      	cbz	r2, 8000340 <__udivmoddi4+0x30>
 800032a:	fa01 f302 	lsl.w	r3, r1, r2
 800032e:	f1c2 0120 	rsb	r1, r2, #32
 8000332:	fa20 f101 	lsr.w	r1, r0, r1
 8000336:	fa0c fc02 	lsl.w	ip, ip, r2
 800033a:	ea41 0e03 	orr.w	lr, r1, r3
 800033e:	4094      	lsls	r4, r2
 8000340:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000344:	0c21      	lsrs	r1, r4, #16
 8000346:	fbbe f6f8 	udiv	r6, lr, r8
 800034a:	fa1f f78c 	uxth.w	r7, ip
 800034e:	fb08 e316 	mls	r3, r8, r6, lr
 8000352:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000356:	fb06 f107 	mul.w	r1, r6, r7
 800035a:	4299      	cmp	r1, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x64>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f106 30ff 	add.w	r0, r6, #4294967295
 8000366:	f080 811f 	bcs.w	80005a8 <__udivmoddi4+0x298>
 800036a:	4299      	cmp	r1, r3
 800036c:	f240 811c 	bls.w	80005a8 <__udivmoddi4+0x298>
 8000370:	3e02      	subs	r6, #2
 8000372:	4463      	add	r3, ip
 8000374:	1a5b      	subs	r3, r3, r1
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb3 f0f8 	udiv	r0, r3, r8
 800037c:	fb08 3310 	mls	r3, r8, r0, r3
 8000380:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000384:	fb00 f707 	mul.w	r7, r0, r7
 8000388:	42a7      	cmp	r7, r4
 800038a:	d90a      	bls.n	80003a2 <__udivmoddi4+0x92>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 33ff 	add.w	r3, r0, #4294967295
 8000394:	f080 810a 	bcs.w	80005ac <__udivmoddi4+0x29c>
 8000398:	42a7      	cmp	r7, r4
 800039a:	f240 8107 	bls.w	80005ac <__udivmoddi4+0x29c>
 800039e:	4464      	add	r4, ip
 80003a0:	3802      	subs	r0, #2
 80003a2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003a6:	1be4      	subs	r4, r4, r7
 80003a8:	2600      	movs	r6, #0
 80003aa:	b11d      	cbz	r5, 80003b4 <__udivmoddi4+0xa4>
 80003ac:	40d4      	lsrs	r4, r2
 80003ae:	2300      	movs	r3, #0
 80003b0:	e9c5 4300 	strd	r4, r3, [r5]
 80003b4:	4631      	mov	r1, r6
 80003b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d909      	bls.n	80003d2 <__udivmoddi4+0xc2>
 80003be:	2d00      	cmp	r5, #0
 80003c0:	f000 80ef 	beq.w	80005a2 <__udivmoddi4+0x292>
 80003c4:	2600      	movs	r6, #0
 80003c6:	e9c5 0100 	strd	r0, r1, [r5]
 80003ca:	4630      	mov	r0, r6
 80003cc:	4631      	mov	r1, r6
 80003ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d2:	fab3 f683 	clz	r6, r3
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	d14a      	bne.n	8000470 <__udivmoddi4+0x160>
 80003da:	428b      	cmp	r3, r1
 80003dc:	d302      	bcc.n	80003e4 <__udivmoddi4+0xd4>
 80003de:	4282      	cmp	r2, r0
 80003e0:	f200 80f9 	bhi.w	80005d6 <__udivmoddi4+0x2c6>
 80003e4:	1a84      	subs	r4, r0, r2
 80003e6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ea:	2001      	movs	r0, #1
 80003ec:	469e      	mov	lr, r3
 80003ee:	2d00      	cmp	r5, #0
 80003f0:	d0e0      	beq.n	80003b4 <__udivmoddi4+0xa4>
 80003f2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003f6:	e7dd      	b.n	80003b4 <__udivmoddi4+0xa4>
 80003f8:	b902      	cbnz	r2, 80003fc <__udivmoddi4+0xec>
 80003fa:	deff      	udf	#255	; 0xff
 80003fc:	fab2 f282 	clz	r2, r2
 8000400:	2a00      	cmp	r2, #0
 8000402:	f040 8092 	bne.w	800052a <__udivmoddi4+0x21a>
 8000406:	eba1 010c 	sub.w	r1, r1, ip
 800040a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800040e:	fa1f fe8c 	uxth.w	lr, ip
 8000412:	2601      	movs	r6, #1
 8000414:	0c20      	lsrs	r0, r4, #16
 8000416:	fbb1 f3f7 	udiv	r3, r1, r7
 800041a:	fb07 1113 	mls	r1, r7, r3, r1
 800041e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000422:	fb0e f003 	mul.w	r0, lr, r3
 8000426:	4288      	cmp	r0, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x12c>
 800042a:	eb1c 0101 	adds.w	r1, ip, r1
 800042e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x12a>
 8000434:	4288      	cmp	r0, r1
 8000436:	f200 80cb 	bhi.w	80005d0 <__udivmoddi4+0x2c0>
 800043a:	4643      	mov	r3, r8
 800043c:	1a09      	subs	r1, r1, r0
 800043e:	b2a4      	uxth	r4, r4
 8000440:	fbb1 f0f7 	udiv	r0, r1, r7
 8000444:	fb07 1110 	mls	r1, r7, r0, r1
 8000448:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800044c:	fb0e fe00 	mul.w	lr, lr, r0
 8000450:	45a6      	cmp	lr, r4
 8000452:	d908      	bls.n	8000466 <__udivmoddi4+0x156>
 8000454:	eb1c 0404 	adds.w	r4, ip, r4
 8000458:	f100 31ff 	add.w	r1, r0, #4294967295
 800045c:	d202      	bcs.n	8000464 <__udivmoddi4+0x154>
 800045e:	45a6      	cmp	lr, r4
 8000460:	f200 80bb 	bhi.w	80005da <__udivmoddi4+0x2ca>
 8000464:	4608      	mov	r0, r1
 8000466:	eba4 040e 	sub.w	r4, r4, lr
 800046a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800046e:	e79c      	b.n	80003aa <__udivmoddi4+0x9a>
 8000470:	f1c6 0720 	rsb	r7, r6, #32
 8000474:	40b3      	lsls	r3, r6
 8000476:	fa22 fc07 	lsr.w	ip, r2, r7
 800047a:	ea4c 0c03 	orr.w	ip, ip, r3
 800047e:	fa20 f407 	lsr.w	r4, r0, r7
 8000482:	fa01 f306 	lsl.w	r3, r1, r6
 8000486:	431c      	orrs	r4, r3
 8000488:	40f9      	lsrs	r1, r7
 800048a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800048e:	fa00 f306 	lsl.w	r3, r0, r6
 8000492:	fbb1 f8f9 	udiv	r8, r1, r9
 8000496:	0c20      	lsrs	r0, r4, #16
 8000498:	fa1f fe8c 	uxth.w	lr, ip
 800049c:	fb09 1118 	mls	r1, r9, r8, r1
 80004a0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004a4:	fb08 f00e 	mul.w	r0, r8, lr
 80004a8:	4288      	cmp	r0, r1
 80004aa:	fa02 f206 	lsl.w	r2, r2, r6
 80004ae:	d90b      	bls.n	80004c8 <__udivmoddi4+0x1b8>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004b8:	f080 8088 	bcs.w	80005cc <__udivmoddi4+0x2bc>
 80004bc:	4288      	cmp	r0, r1
 80004be:	f240 8085 	bls.w	80005cc <__udivmoddi4+0x2bc>
 80004c2:	f1a8 0802 	sub.w	r8, r8, #2
 80004c6:	4461      	add	r1, ip
 80004c8:	1a09      	subs	r1, r1, r0
 80004ca:	b2a4      	uxth	r4, r4
 80004cc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004d0:	fb09 1110 	mls	r1, r9, r0, r1
 80004d4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004d8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004dc:	458e      	cmp	lr, r1
 80004de:	d908      	bls.n	80004f2 <__udivmoddi4+0x1e2>
 80004e0:	eb1c 0101 	adds.w	r1, ip, r1
 80004e4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004e8:	d26c      	bcs.n	80005c4 <__udivmoddi4+0x2b4>
 80004ea:	458e      	cmp	lr, r1
 80004ec:	d96a      	bls.n	80005c4 <__udivmoddi4+0x2b4>
 80004ee:	3802      	subs	r0, #2
 80004f0:	4461      	add	r1, ip
 80004f2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004f6:	fba0 9402 	umull	r9, r4, r0, r2
 80004fa:	eba1 010e 	sub.w	r1, r1, lr
 80004fe:	42a1      	cmp	r1, r4
 8000500:	46c8      	mov	r8, r9
 8000502:	46a6      	mov	lr, r4
 8000504:	d356      	bcc.n	80005b4 <__udivmoddi4+0x2a4>
 8000506:	d053      	beq.n	80005b0 <__udivmoddi4+0x2a0>
 8000508:	b15d      	cbz	r5, 8000522 <__udivmoddi4+0x212>
 800050a:	ebb3 0208 	subs.w	r2, r3, r8
 800050e:	eb61 010e 	sbc.w	r1, r1, lr
 8000512:	fa01 f707 	lsl.w	r7, r1, r7
 8000516:	fa22 f306 	lsr.w	r3, r2, r6
 800051a:	40f1      	lsrs	r1, r6
 800051c:	431f      	orrs	r7, r3
 800051e:	e9c5 7100 	strd	r7, r1, [r5]
 8000522:	2600      	movs	r6, #0
 8000524:	4631      	mov	r1, r6
 8000526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	40d8      	lsrs	r0, r3
 8000530:	fa0c fc02 	lsl.w	ip, ip, r2
 8000534:	fa21 f303 	lsr.w	r3, r1, r3
 8000538:	4091      	lsls	r1, r2
 800053a:	4301      	orrs	r1, r0
 800053c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000540:	fa1f fe8c 	uxth.w	lr, ip
 8000544:	fbb3 f0f7 	udiv	r0, r3, r7
 8000548:	fb07 3610 	mls	r6, r7, r0, r3
 800054c:	0c0b      	lsrs	r3, r1, #16
 800054e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000552:	fb00 f60e 	mul.w	r6, r0, lr
 8000556:	429e      	cmp	r6, r3
 8000558:	fa04 f402 	lsl.w	r4, r4, r2
 800055c:	d908      	bls.n	8000570 <__udivmoddi4+0x260>
 800055e:	eb1c 0303 	adds.w	r3, ip, r3
 8000562:	f100 38ff 	add.w	r8, r0, #4294967295
 8000566:	d22f      	bcs.n	80005c8 <__udivmoddi4+0x2b8>
 8000568:	429e      	cmp	r6, r3
 800056a:	d92d      	bls.n	80005c8 <__udivmoddi4+0x2b8>
 800056c:	3802      	subs	r0, #2
 800056e:	4463      	add	r3, ip
 8000570:	1b9b      	subs	r3, r3, r6
 8000572:	b289      	uxth	r1, r1
 8000574:	fbb3 f6f7 	udiv	r6, r3, r7
 8000578:	fb07 3316 	mls	r3, r7, r6, r3
 800057c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000580:	fb06 f30e 	mul.w	r3, r6, lr
 8000584:	428b      	cmp	r3, r1
 8000586:	d908      	bls.n	800059a <__udivmoddi4+0x28a>
 8000588:	eb1c 0101 	adds.w	r1, ip, r1
 800058c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000590:	d216      	bcs.n	80005c0 <__udivmoddi4+0x2b0>
 8000592:	428b      	cmp	r3, r1
 8000594:	d914      	bls.n	80005c0 <__udivmoddi4+0x2b0>
 8000596:	3e02      	subs	r6, #2
 8000598:	4461      	add	r1, ip
 800059a:	1ac9      	subs	r1, r1, r3
 800059c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005a0:	e738      	b.n	8000414 <__udivmoddi4+0x104>
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e705      	b.n	80003b4 <__udivmoddi4+0xa4>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e3      	b.n	8000374 <__udivmoddi4+0x64>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6f8      	b.n	80003a2 <__udivmoddi4+0x92>
 80005b0:	454b      	cmp	r3, r9
 80005b2:	d2a9      	bcs.n	8000508 <__udivmoddi4+0x1f8>
 80005b4:	ebb9 0802 	subs.w	r8, r9, r2
 80005b8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005bc:	3801      	subs	r0, #1
 80005be:	e7a3      	b.n	8000508 <__udivmoddi4+0x1f8>
 80005c0:	4646      	mov	r6, r8
 80005c2:	e7ea      	b.n	800059a <__udivmoddi4+0x28a>
 80005c4:	4620      	mov	r0, r4
 80005c6:	e794      	b.n	80004f2 <__udivmoddi4+0x1e2>
 80005c8:	4640      	mov	r0, r8
 80005ca:	e7d1      	b.n	8000570 <__udivmoddi4+0x260>
 80005cc:	46d0      	mov	r8, sl
 80005ce:	e77b      	b.n	80004c8 <__udivmoddi4+0x1b8>
 80005d0:	3b02      	subs	r3, #2
 80005d2:	4461      	add	r1, ip
 80005d4:	e732      	b.n	800043c <__udivmoddi4+0x12c>
 80005d6:	4630      	mov	r0, r6
 80005d8:	e709      	b.n	80003ee <__udivmoddi4+0xde>
 80005da:	4464      	add	r4, ip
 80005dc:	3802      	subs	r0, #2
 80005de:	e742      	b.n	8000466 <__udivmoddi4+0x156>

080005e0 <__aeabi_idiv0>:
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop

080005e4 <cobsEncode>:

/*	COBS encoding routine  */
#define FinishBlock(X) (*code_ptr = (X), code_ptr = dst++, code = 0x01)

void cobsEncode(const uint8_t *ptr, int length, uint8_t *dst)
{
 80005e4:	b480      	push	{r7}
 80005e6:	b089      	sub	sp, #36	; 0x24
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	60f8      	str	r0, [r7, #12]
 80005ec:	60b9      	str	r1, [r7, #8]
 80005ee:	607a      	str	r2, [r7, #4]
    const uint8_t *end = ptr + length;
 80005f0:	68bb      	ldr	r3, [r7, #8]
 80005f2:	68fa      	ldr	r2, [r7, #12]
 80005f4:	4413      	add	r3, r2
 80005f6:	617b      	str	r3, [r7, #20]
    uint8_t *code_ptr = dst++;
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	1c5a      	adds	r2, r3, #1
 80005fc:	607a      	str	r2, [r7, #4]
 80005fe:	61fb      	str	r3, [r7, #28]
    uint8_t code = 0x01;
 8000600:	2301      	movs	r3, #1
 8000602:	76fb      	strb	r3, [r7, #27]
    
    while (ptr < end)
 8000604:	e025      	b.n	8000652 <cobsEncode+0x6e>
    {
        if (*ptr == 0)
 8000606:	68fb      	ldr	r3, [r7, #12]
 8000608:	781b      	ldrb	r3, [r3, #0]
 800060a:	2b00      	cmp	r3, #0
 800060c:	d109      	bne.n	8000622 <cobsEncode+0x3e>
            FinishBlock(code);
 800060e:	69fb      	ldr	r3, [r7, #28]
 8000610:	7efa      	ldrb	r2, [r7, #27]
 8000612:	701a      	strb	r2, [r3, #0]
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	1c5a      	adds	r2, r3, #1
 8000618:	607a      	str	r2, [r7, #4]
 800061a:	61fb      	str	r3, [r7, #28]
 800061c:	2301      	movs	r3, #1
 800061e:	76fb      	strb	r3, [r7, #27]
 8000620:	e014      	b.n	800064c <cobsEncode+0x68>
        else
        {
            *dst++ = *ptr;
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	1c5a      	adds	r2, r3, #1
 8000626:	607a      	str	r2, [r7, #4]
 8000628:	68fa      	ldr	r2, [r7, #12]
 800062a:	7812      	ldrb	r2, [r2, #0]
 800062c:	701a      	strb	r2, [r3, #0]
            if (++code == 0xFF)
 800062e:	7efb      	ldrb	r3, [r7, #27]
 8000630:	3301      	adds	r3, #1
 8000632:	76fb      	strb	r3, [r7, #27]
 8000634:	7efb      	ldrb	r3, [r7, #27]
 8000636:	2bff      	cmp	r3, #255	; 0xff
 8000638:	d108      	bne.n	800064c <cobsEncode+0x68>
                FinishBlock(code);
 800063a:	69fb      	ldr	r3, [r7, #28]
 800063c:	7efa      	ldrb	r2, [r7, #27]
 800063e:	701a      	strb	r2, [r3, #0]
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	1c5a      	adds	r2, r3, #1
 8000644:	607a      	str	r2, [r7, #4]
 8000646:	61fb      	str	r3, [r7, #28]
 8000648:	2301      	movs	r3, #1
 800064a:	76fb      	strb	r3, [r7, #27]
        }
        ptr++;
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	3301      	adds	r3, #1
 8000650:	60fb      	str	r3, [r7, #12]
    while (ptr < end)
 8000652:	68fa      	ldr	r2, [r7, #12]
 8000654:	697b      	ldr	r3, [r7, #20]
 8000656:	429a      	cmp	r2, r3
 8000658:	d3d5      	bcc.n	8000606 <cobsEncode+0x22>
    }
    
    FinishBlock(code);
 800065a:	69fb      	ldr	r3, [r7, #28]
 800065c:	7efa      	ldrb	r2, [r7, #27]
 800065e:	701a      	strb	r2, [r3, #0]
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	1c5a      	adds	r2, r3, #1
 8000664:	607a      	str	r2, [r7, #4]
 8000666:	61fb      	str	r3, [r7, #28]
 8000668:	2301      	movs	r3, #1
 800066a:	76fb      	strb	r3, [r7, #27]
}
 800066c:	bf00      	nop
 800066e:	3724      	adds	r7, #36	; 0x24
 8000670:	46bd      	mov	sp, r7
 8000672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000676:	4770      	bx	lr

08000678 <ertc_dlog_send>:
#ifdef STM32F767xx
#include "stm32f7xx_hal_uart.h"
#endif

int ertc_dlog_send(struct ertc_dlog *logger, void *data, int size)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b084      	sub	sp, #16
 800067c:	af00      	add	r7, sp, #0
 800067e:	60f8      	str	r0, [r7, #12]
 8000680:	60b9      	str	r1, [r7, #8]
 8000682:	607a      	str	r2, [r7, #4]
	if (logger->tx_enable) {
 8000684:	68fb      	ldr	r3, [r7, #12]
 8000686:	781b      	ldrb	r3, [r3, #0]
 8000688:	2b00      	cmp	r3, #0
 800068a:	d01c      	beq.n	80006c6 <ertc_dlog_send+0x4e>
		cobsEncode((uint8_t *)data, size, logger->txbuff);
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	3321      	adds	r3, #33	; 0x21
 8000690:	461a      	mov	r2, r3
 8000692:	6879      	ldr	r1, [r7, #4]
 8000694:	68b8      	ldr	r0, [r7, #8]
 8000696:	f7ff ffa5 	bl	80005e4 <cobsEncode>

		/* Add null terminator */
		logger->txbuff[size + 1] = 0x00;
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	3301      	adds	r3, #1
 800069e:	68fa      	ldr	r2, [r7, #12]
 80006a0:	4413      	add	r3, r2
 80006a2:	2200      	movs	r2, #0
 80006a4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

		/*	Send data packet */
		return HAL_UART_Transmit(&logger->uart_handle, (uint8_t *)logger->txbuff, size + 2, HAL_TIMEOUT);
 80006a8:	68fb      	ldr	r3, [r7, #12]
 80006aa:	f103 0044 	add.w	r0, r3, #68	; 0x44
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	f103 0121 	add.w	r1, r3, #33	; 0x21
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	b29b      	uxth	r3, r3
 80006b8:	3302      	adds	r3, #2
 80006ba:	b29a      	uxth	r2, r3
 80006bc:	2303      	movs	r3, #3
 80006be:	f006 fe23 	bl	8007308 <HAL_UART_Transmit>
 80006c2:	4603      	mov	r3, r0
 80006c4:	e000      	b.n	80006c8 <ertc_dlog_send+0x50>
	}

	return 0;
 80006c6:	2300      	movs	r3, #0
}
 80006c8:	4618      	mov	r0, r3
 80006ca:	3710      	adds	r7, #16
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}

080006d0 <ertc_dlog_update>:

int ertc_dlog_update(struct ertc_dlog *logger)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b082      	sub	sp, #8
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
	if (HAL_UART_Receive(&logger->uart_handle, (uint8_t *)logger->rxbuff, 1, HAL_TIMEOUT) == HAL_OK) {
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	f103 0044 	add.w	r0, r3, #68	; 0x44
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	1c59      	adds	r1, r3, #1
 80006e2:	2303      	movs	r3, #3
 80006e4:	2201      	movs	r2, #1
 80006e6:	f006 fe92 	bl	800740e <HAL_UART_Receive>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d112      	bne.n	8000716 <ertc_dlog_update+0x46>
		switch (logger->rxbuff[0]) {
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	785b      	ldrb	r3, [r3, #1]
 80006f4:	2b41      	cmp	r3, #65	; 0x41
 80006f6:	d002      	beq.n	80006fe <ertc_dlog_update+0x2e>
 80006f8:	2b42      	cmp	r3, #66	; 0x42
 80006fa:	d004      	beq.n	8000706 <ertc_dlog_update+0x36>
 80006fc:	e007      	b.n	800070e <ertc_dlog_update+0x3e>
			case TX_START_CMD:
				logger->tx_enable = true;
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	2201      	movs	r2, #1
 8000702:	701a      	strb	r2, [r3, #0]
				break;
 8000704:	e008      	b.n	8000718 <ertc_dlog_update+0x48>
			case TX_STOP_CMD:
				logger->tx_enable = false;
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	2200      	movs	r2, #0
 800070a:	701a      	strb	r2, [r3, #0]
				break;
 800070c:	e004      	b.n	8000718 <ertc_dlog_update+0x48>
			default:
				logger->tx_enable = false;
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	2200      	movs	r2, #0
 8000712:	701a      	strb	r2, [r3, #0]
 8000714:	e000      	b.n	8000718 <ertc_dlog_update+0x48>
		}
	}
 8000716:	bf00      	nop
	return 0;
 8000718:	2300      	movs	r3, #0
}
 800071a:	4618      	mov	r0, r3
 800071c:	3708      	adds	r7, #8
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	0000      	movs	r0, r0
 8000724:	0000      	movs	r0, r0
	...

08000728 <HAL_TIM_PeriodElapsedCallback>:
	float x1, x2 , y1, y2;
} data;


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b08a      	sub	sp, #40	; 0x28
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
	/* Speed ctrl routine */
	if(htim->Instance == TIM6)
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	4aa4      	ldr	r2, [pc, #656]	; (80009c8 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8000736:	4293      	cmp	r3, r2
 8000738:	f040 818e 	bne.w	8000a58 <HAL_TIM_PeriodElapsedCallback+0x330>

		uint32_t TIM3_CurrentCount , TIM4_CurrentCount;
		int32_t TIM3_DiffCount , TIM4_DiffCount;
		static uint32_t TIM3_PreviousCount = 0, TIM4_PreviousCount = 0;

		TIM3_CurrentCount = __HAL_TIM_GET_COUNTER(&htim3);
 800073c:	4ba3      	ldr	r3, [pc, #652]	; (80009cc <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000742:	61fb      	str	r3, [r7, #28]
		TIM4_CurrentCount = __HAL_TIM_GET_COUNTER(&htim4);
 8000744:	4ba2      	ldr	r3, [pc, #648]	; (80009d0 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800074a:	61bb      	str	r3, [r7, #24]


		/*  evaluate increment of TIM3 counter from previous count  */
		if (__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim3))
 800074c:	4b9f      	ldr	r3, [pc, #636]	; (80009cc <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	f003 0310 	and.w	r3, r3, #16
 8000756:	2b10      	cmp	r3, #16
 8000758:	d112      	bne.n	8000780 <HAL_TIM_PeriodElapsedCallback+0x58>
		{
			/* check for counter underflow */
			if (TIM3_CurrentCount <= TIM3_PreviousCount)
 800075a:	4b9e      	ldr	r3, [pc, #632]	; (80009d4 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	69fa      	ldr	r2, [r7, #28]
 8000760:	429a      	cmp	r2, r3
 8000762:	d805      	bhi.n	8000770 <HAL_TIM_PeriodElapsedCallback+0x48>
				TIM3_DiffCount = TIM3_CurrentCount - TIM3_PreviousCount;
 8000764:	4b9b      	ldr	r3, [pc, #620]	; (80009d4 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	69fa      	ldr	r2, [r7, #28]
 800076a:	1ad3      	subs	r3, r2, r3
 800076c:	627b      	str	r3, [r7, #36]	; 0x24
 800076e:	e019      	b.n	80007a4 <HAL_TIM_PeriodElapsedCallback+0x7c>
			else
				TIM3_DiffCount = -((TIM3_ARR_VALUE+1) - TIM3_CurrentCount) - TIM3_PreviousCount;
 8000770:	4b98      	ldr	r3, [pc, #608]	; (80009d4 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	69fa      	ldr	r2, [r7, #28]
 8000776:	1ad3      	subs	r3, r2, r3
 8000778:	f5a3 6370 	sub.w	r3, r3, #3840	; 0xf00
 800077c:	627b      	str	r3, [r7, #36]	; 0x24
 800077e:	e011      	b.n	80007a4 <HAL_TIM_PeriodElapsedCallback+0x7c>
		}
		else
		{
		/* check for counter overflow */
			if (TIM3_CurrentCount >= TIM3_PreviousCount)
 8000780:	4b94      	ldr	r3, [pc, #592]	; (80009d4 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	69fa      	ldr	r2, [r7, #28]
 8000786:	429a      	cmp	r2, r3
 8000788:	d305      	bcc.n	8000796 <HAL_TIM_PeriodElapsedCallback+0x6e>
				TIM3_DiffCount = TIM3_CurrentCount - TIM3_PreviousCount;
 800078a:	4b92      	ldr	r3, [pc, #584]	; (80009d4 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	69fa      	ldr	r2, [r7, #28]
 8000790:	1ad3      	subs	r3, r2, r3
 8000792:	627b      	str	r3, [r7, #36]	; 0x24
 8000794:	e006      	b.n	80007a4 <HAL_TIM_PeriodElapsedCallback+0x7c>
			else
				TIM3_DiffCount = ((TIM3_ARR_VALUE+1) - TIM3_PreviousCount) + TIM3_CurrentCount;
 8000796:	4b8f      	ldr	r3, [pc, #572]	; (80009d4 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	69fa      	ldr	r2, [r7, #28]
 800079c:	1ad3      	subs	r3, r2, r3
 800079e:	f503 6370 	add.w	r3, r3, #3840	; 0xf00
 80007a2:	627b      	str	r3, [r7, #36]	; 0x24
		}

		TIM3_PreviousCount = TIM3_CurrentCount;
 80007a4:	4a8b      	ldr	r2, [pc, #556]	; (80009d4 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80007a6:	69fb      	ldr	r3, [r7, #28]
 80007a8:	6013      	str	r3, [r2, #0]
	    // 3. compute the motor speed, in [rpm] for example

		float current_rpm_1 = ((float)TIM3_DiffCount/(2.0*1920.0))*(60.0/TS );
 80007aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007ac:	ee07 3a90 	vmov	s15, r3
 80007b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80007b4:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80007b8:	ed9f 5b7d 	vldr	d5, [pc, #500]	; 80009b0 <HAL_TIM_PeriodElapsedCallback+0x288>
 80007bc:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80007c0:	ed9f 6b7d 	vldr	d6, [pc, #500]	; 80009b8 <HAL_TIM_PeriodElapsedCallback+0x290>
 80007c4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80007c8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80007cc:	edc7 7a05 	vstr	s15, [r7, #20]
	    tracking_error_1 = reference_rpm - current_rpm_1;
 80007d0:	4b81      	ldr	r3, [pc, #516]	; (80009d8 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 80007d2:	ed93 7a00 	vldr	s14, [r3]
 80007d6:	edd7 7a05 	vldr	s15, [r7, #20]
 80007da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80007de:	4b7f      	ldr	r3, [pc, #508]	; (80009dc <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 80007e0:	edc3 7a00 	vstr	s15, [r3]




		/*  evaluate increment of TIM4 counter from previous count  */
		if (__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim4))
 80007e4:	4b7a      	ldr	r3, [pc, #488]	; (80009d0 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	f003 0310 	and.w	r3, r3, #16
 80007ee:	2b10      	cmp	r3, #16
 80007f0:	d112      	bne.n	8000818 <HAL_TIM_PeriodElapsedCallback+0xf0>
		{
			/* check for counter underflow */
			if (TIM4_CurrentCount <= TIM4_PreviousCount)
 80007f2:	4b7b      	ldr	r3, [pc, #492]	; (80009e0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	69ba      	ldr	r2, [r7, #24]
 80007f8:	429a      	cmp	r2, r3
 80007fa:	d805      	bhi.n	8000808 <HAL_TIM_PeriodElapsedCallback+0xe0>
				TIM4_DiffCount = TIM4_CurrentCount - TIM4_PreviousCount;
 80007fc:	4b78      	ldr	r3, [pc, #480]	; (80009e0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	69ba      	ldr	r2, [r7, #24]
 8000802:	1ad3      	subs	r3, r2, r3
 8000804:	623b      	str	r3, [r7, #32]
 8000806:	e019      	b.n	800083c <HAL_TIM_PeriodElapsedCallback+0x114>
			else
				TIM4_DiffCount = -((TIM4_ARR_VALUE+1) - TIM4_CurrentCount) - TIM4_PreviousCount;
 8000808:	4b75      	ldr	r3, [pc, #468]	; (80009e0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	69ba      	ldr	r2, [r7, #24]
 800080e:	1ad3      	subs	r3, r2, r3
 8000810:	f5a3 6370 	sub.w	r3, r3, #3840	; 0xf00
 8000814:	623b      	str	r3, [r7, #32]
 8000816:	e011      	b.n	800083c <HAL_TIM_PeriodElapsedCallback+0x114>
		}
		else
		{
		/* check for counter overflow */
			if (TIM4_CurrentCount >= TIM4_PreviousCount)
 8000818:	4b71      	ldr	r3, [pc, #452]	; (80009e0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	69ba      	ldr	r2, [r7, #24]
 800081e:	429a      	cmp	r2, r3
 8000820:	d305      	bcc.n	800082e <HAL_TIM_PeriodElapsedCallback+0x106>
				TIM4_DiffCount = TIM4_CurrentCount - TIM4_PreviousCount;
 8000822:	4b6f      	ldr	r3, [pc, #444]	; (80009e0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	69ba      	ldr	r2, [r7, #24]
 8000828:	1ad3      	subs	r3, r2, r3
 800082a:	623b      	str	r3, [r7, #32]
 800082c:	e006      	b.n	800083c <HAL_TIM_PeriodElapsedCallback+0x114>
			else
				TIM4_DiffCount = ((TIM4_ARR_VALUE+1) - TIM4_PreviousCount) + TIM4_CurrentCount;
 800082e:	4b6c      	ldr	r3, [pc, #432]	; (80009e0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	69ba      	ldr	r2, [r7, #24]
 8000834:	1ad3      	subs	r3, r2, r3
 8000836:	f503 6370 	add.w	r3, r3, #3840	; 0xf00
 800083a:	623b      	str	r3, [r7, #32]
		}

		TIM4_PreviousCount = TIM4_CurrentCount;
 800083c:	4a68      	ldr	r2, [pc, #416]	; (80009e0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 800083e:	69bb      	ldr	r3, [r7, #24]
 8000840:	6013      	str	r3, [r2, #0]

		float current_rpm_2 = ((float)TIM4_DiffCount/(2.0*1920.0))*(60.0/TS );
 8000842:	6a3b      	ldr	r3, [r7, #32]
 8000844:	ee07 3a90 	vmov	s15, r3
 8000848:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800084c:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000850:	ed9f 5b57 	vldr	d5, [pc, #348]	; 80009b0 <HAL_TIM_PeriodElapsedCallback+0x288>
 8000854:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000858:	ed9f 6b57 	vldr	d6, [pc, #348]	; 80009b8 <HAL_TIM_PeriodElapsedCallback+0x290>
 800085c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000860:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000864:	edc7 7a04 	vstr	s15, [r7, #16]
	    tracking_error_2 = reference_rpm - current_rpm_2;
 8000868:	4b5b      	ldr	r3, [pc, #364]	; (80009d8 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 800086a:	ed93 7a00 	vldr	s14, [r3]
 800086e:	edd7 7a04 	vldr	s15, [r7, #16]
 8000872:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000876:	4b5b      	ldr	r3, [pc, #364]	; (80009e4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8000878:	edc3 7a00 	vstr	s15, [r3]
	    /* 4. compute the tracking error
	    * 5. compute the proportional term
	    * 6. compute the integral term (simplest way is to use forward Euler method) * u_int=u_int+Ki*TS*err
	    * 7. calculate the PI signal and set the pwm of the motor properly
	    */
	     controller_return_1 = PI_controller(tracking_error_1);
 800087c:	4b57      	ldr	r3, [pc, #348]	; (80009dc <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 800087e:	edd3 7a00 	vldr	s15, [r3]
 8000882:	eeb0 0a67 	vmov.f32	s0, s15
 8000886:	f000 f8fb 	bl	8000a80 <PI_controller>
 800088a:	eef0 7a40 	vmov.f32	s15, s0
 800088e:	4b56      	ldr	r3, [pc, #344]	; (80009e8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8000890:	edc3 7a00 	vstr	s15, [r3]
	     controller_return_2 = PI_controller(tracking_error_2);
 8000894:	4b53      	ldr	r3, [pc, #332]	; (80009e4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8000896:	edd3 7a00 	vldr	s15, [r3]
 800089a:	eeb0 0a67 	vmov.f32	s0, s15
 800089e:	f000 f8ef 	bl	8000a80 <PI_controller>
 80008a2:	eef0 7a40 	vmov.f32	s15, s0
 80008a6:	4b51      	ldr	r3, [pc, #324]	; (80009ec <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 80008a8:	edc3 7a00 	vstr	s15, [r3]

	     motor_V_1 = controller_return_1;
 80008ac:	4b4e      	ldr	r3, [pc, #312]	; (80009e8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	4a4f      	ldr	r2, [pc, #316]	; (80009f0 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 80008b2:	6013      	str	r3, [r2, #0]
	     motor_V_2 = controller_return_2;
 80008b4:	4b4d      	ldr	r3, [pc, #308]	; (80009ec <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	4a4e      	ldr	r2, [pc, #312]	; (80009f4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 80008ba:	6013      	str	r3, [r2, #0]


	     //anti windup
	    if(motor_V_1 > 4)
 80008bc:	4b4c      	ldr	r3, [pc, #304]	; (80009f0 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 80008be:	edd3 7a00 	vldr	s15, [r3]
 80008c2:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80008c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80008ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008ce:	dd03      	ble.n	80008d8 <HAL_TIM_PeriodElapsedCallback+0x1b0>
	    	motor_V_1 = 4;
 80008d0:	4b47      	ldr	r3, [pc, #284]	; (80009f0 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 80008d2:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 80008d6:	601a      	str	r2, [r3, #0]
	    if(motor_V_1 < -4)
 80008d8:	4b45      	ldr	r3, [pc, #276]	; (80009f0 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 80008da:	edd3 7a00 	vldr	s15, [r3]
 80008de:	eeb9 7a00 	vmov.f32	s14, #144	; 0xc0800000 -4.0
 80008e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80008e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008ea:	d502      	bpl.n	80008f2 <HAL_TIM_PeriodElapsedCallback+0x1ca>
	    	motor_V_1 = -4;
 80008ec:	4b40      	ldr	r3, [pc, #256]	; (80009f0 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 80008ee:	4a42      	ldr	r2, [pc, #264]	; (80009f8 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 80008f0:	601a      	str	r2, [r3, #0]

	    if(motor_V_2 > 4)
 80008f2:	4b40      	ldr	r3, [pc, #256]	; (80009f4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 80008f4:	edd3 7a00 	vldr	s15, [r3]
 80008f8:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80008fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000900:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000904:	dd03      	ble.n	800090e <HAL_TIM_PeriodElapsedCallback+0x1e6>
	    	motor_V_2 = 4;
 8000906:	4b3b      	ldr	r3, [pc, #236]	; (80009f4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8000908:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 800090c:	601a      	str	r2, [r3, #0]
	    if(motor_V_2 < -4)
 800090e:	4b39      	ldr	r3, [pc, #228]	; (80009f4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8000910:	edd3 7a00 	vldr	s15, [r3]
 8000914:	eeb9 7a00 	vmov.f32	s14, #144	; 0xc0800000 -4.0
 8000918:	eef4 7ac7 	vcmpe.f32	s15, s14
 800091c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000920:	d502      	bpl.n	8000928 <HAL_TIM_PeriodElapsedCallback+0x200>
	    	motor_V_2 = -4;  
 8000922:	4b34      	ldr	r3, [pc, #208]	; (80009f4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8000924:	4a34      	ldr	r2, [pc, #208]	; (80009f8 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8000926:	601a      	str	r2, [r3, #0]
  

	    int32_t duty_1 = V2DUTY*motor_V_1;
 8000928:	4b31      	ldr	r3, [pc, #196]	; (80009f0 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 800092a:	edd3 7a00 	vldr	s15, [r3]
 800092e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000932:	ed9f 6b23 	vldr	d6, [pc, #140]	; 80009c0 <HAL_TIM_PeriodElapsedCallback+0x298>
 8000936:	ee27 7b06 	vmul.f64	d7, d7, d6
 800093a:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800093e:	ee17 3a90 	vmov	r3, s15
 8000942:	60fb      	str	r3, [r7, #12]
	    // command a motor
		/* calculate duty properly */
		if (duty_1 >= 0) {
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	2b00      	cmp	r3, #0
 8000948:	db08      	blt.n	800095c <HAL_TIM_PeriodElapsedCallback+0x234>

			// rotate forward
			// alternate between forward and coast
			__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, (uint32_t)duty_1);
 800094a:	4b2c      	ldr	r3, [pc, #176]	; (80009fc <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	68fa      	ldr	r2, [r7, #12]
 8000950:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, 0);
 8000952:	4b2a      	ldr	r3, [pc, #168]	; (80009fc <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	2200      	movs	r2, #0
 8000958:	639a      	str	r2, [r3, #56]	; 0x38
 800095a:	e008      	b.n	800096e <HAL_TIM_PeriodElapsedCallback+0x246>
			/* alternate between forward and brake, TIM8_ARR_VALUE is a define*/
			//__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, (uint32_t)TIM8_ARR_VALUE);
			//__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, TIM8_ARR_VALUE - duty_1);

		} else { // rotate backward
			__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, 0);
 800095c:	4b27      	ldr	r3, [pc, #156]	; (80009fc <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	2200      	movs	r2, #0
 8000962:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, (uint32_t)-duty_1);
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	425a      	negs	r2, r3
 8000968:	4b24      	ldr	r3, [pc, #144]	; (80009fc <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	639a      	str	r2, [r3, #56]	; 0x38





	    int32_t duty_2 = V2DUTY*motor_V_2;
 800096e:	4b21      	ldr	r3, [pc, #132]	; (80009f4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8000970:	edd3 7a00 	vldr	s15, [r3]
 8000974:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000978:	ed9f 6b11 	vldr	d6, [pc, #68]	; 80009c0 <HAL_TIM_PeriodElapsedCallback+0x298>
 800097c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000980:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000984:	ee17 3a90 	vmov	r3, s15
 8000988:	60bb      	str	r3, [r7, #8]
	    // command a motor
		/* calculate duty properly */
		if (duty_2 >= 0) {
 800098a:	68bb      	ldr	r3, [r7, #8]
 800098c:	2b00      	cmp	r3, #0
 800098e:	db37      	blt.n	8000a00 <HAL_TIM_PeriodElapsedCallback+0x2d8>
			//__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, (uint32_t)duty_2);
			//__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, 0);


			/* alternate between forward and brake, TIM8_ARR_VALUE is a define*/
			__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, (uint32_t)TIM8_ARR_VALUE);
 8000990:	4b1a      	ldr	r3, [pc, #104]	; (80009fc <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	f240 128f 	movw	r2, #399	; 0x18f
 8000998:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, TIM8_ARR_VALUE - duty_2);
 800099a:	68ba      	ldr	r2, [r7, #8]
 800099c:	f240 138f 	movw	r3, #399	; 0x18f
 80009a0:	1a9b      	subs	r3, r3, r2
 80009a2:	4a16      	ldr	r2, [pc, #88]	; (80009fc <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 80009a4:	6812      	ldr	r2, [r2, #0]
 80009a6:	6413      	str	r3, [r2, #64]	; 0x40
 80009a8:	e033      	b.n	8000a12 <HAL_TIM_PeriodElapsedCallback+0x2ea>
 80009aa:	bf00      	nop
 80009ac:	f3af 8000 	nop.w
 80009b0:	00000000 	.word	0x00000000
 80009b4:	40ae0000 	.word	0x40ae0000
 80009b8:	00000000 	.word	0x00000000
 80009bc:	40b77000 	.word	0x40b77000
 80009c0:	00000000 	.word	0x00000000
 80009c4:	40490000 	.word	0x40490000
 80009c8:	40001000 	.word	0x40001000
 80009cc:	20000284 	.word	0x20000284
 80009d0:	200002d0 	.word	0x200002d0
 80009d4:	200007fc 	.word	0x200007fc
 80009d8:	20000000 	.word	0x20000000
 80009dc:	200007c8 	.word	0x200007c8
 80009e0:	20000800 	.word	0x20000800
 80009e4:	200007d4 	.word	0x200007d4
 80009e8:	200007c0 	.word	0x200007c0
 80009ec:	200007cc 	.word	0x200007cc
 80009f0:	200007c4 	.word	0x200007c4
 80009f4:	200007d0 	.word	0x200007d0
 80009f8:	c0800000 	.word	0xc0800000
 80009fc:	200003b4 	.word	0x200003b4

		} else { // rotate backward
			__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, 0);
 8000a00:	4b17      	ldr	r3, [pc, #92]	; (8000a60 <HAL_TIM_PeriodElapsedCallback+0x338>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	2200      	movs	r2, #0
 8000a06:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, (uint32_t)-duty_2);
 8000a08:	68bb      	ldr	r3, [r7, #8]
 8000a0a:	425a      	negs	r2, r3
 8000a0c:	4b14      	ldr	r3, [pc, #80]	; (8000a60 <HAL_TIM_PeriodElapsedCallback+0x338>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	641a      	str	r2, [r3, #64]	; 0x40
		}
     	/*	Prepare data packet */
		data.w1 = reference_rpm;
 8000a12:	4b14      	ldr	r3, [pc, #80]	; (8000a64 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	4a14      	ldr	r2, [pc, #80]	; (8000a68 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8000a18:	6013      	str	r3, [r2, #0]
		data.w2 = current_rpm_1;
 8000a1a:	4a13      	ldr	r2, [pc, #76]	; (8000a68 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8000a1c:	697b      	ldr	r3, [r7, #20]
 8000a1e:	6053      	str	r3, [r2, #4]
		data.u1 = tracking_error_1;
 8000a20:	4b12      	ldr	r3, [pc, #72]	; (8000a6c <HAL_TIM_PeriodElapsedCallback+0x344>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	4a10      	ldr	r2, [pc, #64]	; (8000a68 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8000a26:	6093      	str	r3, [r2, #8]
		data.u2 = controller_return_1;
 8000a28:	4b11      	ldr	r3, [pc, #68]	; (8000a70 <HAL_TIM_PeriodElapsedCallback+0x348>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4a0e      	ldr	r2, [pc, #56]	; (8000a68 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8000a2e:	60d3      	str	r3, [r2, #12]


		data.x1 = reference_rpm;
 8000a30:	4b0c      	ldr	r3, [pc, #48]	; (8000a64 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	4a0c      	ldr	r2, [pc, #48]	; (8000a68 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8000a36:	6113      	str	r3, [r2, #16]
		data.x2 = current_rpm_2;
 8000a38:	4a0b      	ldr	r2, [pc, #44]	; (8000a68 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8000a3a:	693b      	ldr	r3, [r7, #16]
 8000a3c:	6153      	str	r3, [r2, #20]
		data.y1 = tracking_error_2;
 8000a3e:	4b0d      	ldr	r3, [pc, #52]	; (8000a74 <HAL_TIM_PeriodElapsedCallback+0x34c>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	4a09      	ldr	r2, [pc, #36]	; (8000a68 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8000a44:	6193      	str	r3, [r2, #24]
		data.y2 = controller_return_2;
 8000a46:	4b0c      	ldr	r3, [pc, #48]	; (8000a78 <HAL_TIM_PeriodElapsedCallback+0x350>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	4a07      	ldr	r2, [pc, #28]	; (8000a68 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8000a4c:	61d3      	str	r3, [r2, #28]

		ertc_dlog_send(&logger, &data, sizeof(data));
 8000a4e:	2220      	movs	r2, #32
 8000a50:	4905      	ldr	r1, [pc, #20]	; (8000a68 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8000a52:	480a      	ldr	r0, [pc, #40]	; (8000a7c <HAL_TIM_PeriodElapsedCallback+0x354>)
 8000a54:	f7ff fe10 	bl	8000678 <ertc_dlog_send>
	}
}
 8000a58:	bf00      	nop
 8000a5a:	3728      	adds	r7, #40	; 0x28
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	200003b4 	.word	0x200003b4
 8000a64:	20000000 	.word	0x20000000
 8000a68:	200007d8 	.word	0x200007d8
 8000a6c:	200007c8 	.word	0x200007c8
 8000a70:	200007c0 	.word	0x200007c0
 8000a74:	200007d4 	.word	0x200007d4
 8000a78:	200007cc 	.word	0x200007cc
 8000a7c:	200006f4 	.word	0x200006f4

08000a80 <PI_controller>:

float Kp = 0.34;
float KI = 0.2;


float PI_controller (float error){
 8000a80:	b480      	push	{r7}
 8000a82:	b085      	sub	sp, #20
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	ed87 0a01 	vstr	s0, [r7, #4]
	float P = Kp * error;
 8000a8a:	4b1b      	ldr	r3, [pc, #108]	; (8000af8 <PI_controller+0x78>)
 8000a8c:	edd3 7a00 	vldr	s15, [r3]
 8000a90:	ed97 7a01 	vldr	s14, [r7, #4]
 8000a94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a98:	edc7 7a03 	vstr	s15, [r7, #12]
	static float I = 0;
	I = I + error * KI * TS;
 8000a9c:	4b17      	ldr	r3, [pc, #92]	; (8000afc <PI_controller+0x7c>)
 8000a9e:	edd3 7a00 	vldr	s15, [r3]
 8000aa2:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000aa6:	4b16      	ldr	r3, [pc, #88]	; (8000b00 <PI_controller+0x80>)
 8000aa8:	ed93 7a00 	vldr	s14, [r3]
 8000aac:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ab0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ab4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000ab8:	ed9f 5b0d 	vldr	d5, [pc, #52]	; 8000af0 <PI_controller+0x70>
 8000abc:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000ac0:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000ac4:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000ac8:	4b0c      	ldr	r3, [pc, #48]	; (8000afc <PI_controller+0x7c>)
 8000aca:	edc3 7a00 	vstr	s15, [r3]
	return P + I;
 8000ace:	4b0b      	ldr	r3, [pc, #44]	; (8000afc <PI_controller+0x7c>)
 8000ad0:	ed93 7a00 	vldr	s14, [r3]
 8000ad4:	edd7 7a03 	vldr	s15, [r7, #12]
 8000ad8:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8000adc:	eeb0 0a67 	vmov.f32	s0, s15
 8000ae0:	3714      	adds	r7, #20
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop
 8000aec:	f3af 8000 	nop.w
 8000af0:	47ae147b 	.word	0x47ae147b
 8000af4:	3f847ae1 	.word	0x3f847ae1
 8000af8:	20000004 	.word	0x20000004
 8000afc:	20000804 	.word	0x20000804
 8000b00:	20000008 	.word	0x20000008

08000b04 <findBinary>:
int i =0;
int findBinary(int decimal){
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b08c      	sub	sp, #48	; 0x30
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
	//int base = 1;
	int binary[8] = {0};
 8000b0c:	f107 030c 	add.w	r3, r7, #12
 8000b10:	2220      	movs	r2, #32
 8000b12:	2100      	movs	r1, #0
 8000b14:	4618      	mov	r0, r3
 8000b16:	f007 f991 	bl	8007e3c <memset>
   while(decimal > 0){
 8000b1a:	e019      	b.n	8000b50 <findBinary+0x4c>
	   int rem = decimal % 2;
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	f003 0301 	and.w	r3, r3, #1
 8000b24:	bfb8      	it	lt
 8000b26:	425b      	neglt	r3, r3
 8000b28:	62fb      	str	r3, [r7, #44]	; 0x2c
	   binary[i] = rem;
 8000b2a:	4b0d      	ldr	r3, [pc, #52]	; (8000b60 <findBinary+0x5c>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	009b      	lsls	r3, r3, #2
 8000b30:	3330      	adds	r3, #48	; 0x30
 8000b32:	443b      	add	r3, r7
 8000b34:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000b36:	f843 2c24 	str.w	r2, [r3, #-36]
	   i++;
 8000b3a:	4b09      	ldr	r3, [pc, #36]	; (8000b60 <findBinary+0x5c>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	3301      	adds	r3, #1
 8000b40:	4a07      	ldr	r2, [pc, #28]	; (8000b60 <findBinary+0x5c>)
 8000b42:	6013      	str	r3, [r2, #0]
	   decimal = decimal / 2;
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	da00      	bge.n	8000b4c <findBinary+0x48>
 8000b4a:	3301      	adds	r3, #1
 8000b4c:	105b      	asrs	r3, r3, #1
 8000b4e:	607b      	str	r3, [r7, #4]
   while(decimal > 0){
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	dce2      	bgt.n	8000b1c <findBinary+0x18>
	   //base = base * 10;
   }
   //printf("Binary: %d\n\r", binary);
   return 0;
 8000b56:	2300      	movs	r3, #0
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	3730      	adds	r7, #48	; 0x30
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	200007f8 	.word	0x200007f8

08000b64 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b086      	sub	sp, #24
 8000b68:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b6a:	f001 ff36 	bl	80029da <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b6e:	f000 f94f 	bl	8000e10 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b72:	f000 ffa7 	bl	8001ac4 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000b76:	f000 ff75 	bl	8001a64 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8000b7a:	f000 f9bb 	bl	8000ef4 <MX_ADC1_Init>
  MX_I2C1_Init();
 8000b7e:	f000 fa0b 	bl	8000f98 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000b82:	f000 fa49 	bl	8001018 <MX_I2C2_Init>
  MX_SPI1_Init();
 8000b86:	f000 fa87 	bl	8001098 <MX_SPI1_Init>
  MX_TIM1_Init();
 8000b8a:	f000 fac3 	bl	8001114 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000b8e:	f000 fb91 	bl	80012b4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000b92:	f000 fc29 	bl	80013e8 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000b96:	f000 fc7d 	bl	8001494 <MX_TIM4_Init>
  MX_TIM5_Init();
 8000b9a:	f000 fcd1 	bl	8001540 <MX_TIM5_Init>
  MX_TIM8_Init();
 8000b9e:	f000 fd7f 	bl	80016a0 <MX_TIM8_Init>
  MX_UART4_Init();
 8000ba2:	f000 fe9f 	bl	80018e4 <MX_UART4_Init>
  MX_UART5_Init();
 8000ba6:	f000 fecd 	bl	8001944 <MX_UART5_Init>
  MX_USART1_UART_Init();
 8000baa:	f000 fefb 	bl	80019a4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000bae:	f000 ff29 	bl	8001a04 <MX_USART2_UART_Init>
  MX_TIM9_Init();
 8000bb2:	f000 fe47 	bl	8001844 <MX_TIM9_Init>
  MX_TIM6_Init();
 8000bb6:	f000 fd3b 	bl	8001630 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  logger.uart_handle = huart3; // for serial
 8000bba:	4b8a      	ldr	r3, [pc, #552]	; (8000de4 <main+0x280>)
 8000bbc:	4a8a      	ldr	r2, [pc, #552]	; (8000de8 <main+0x284>)
 8000bbe:	3344      	adds	r3, #68	; 0x44
 8000bc0:	4611      	mov	r1, r2
 8000bc2:	2288      	movs	r2, #136	; 0x88
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f007 f92b 	bl	8007e20 <memcpy>
  //logger.uart_handle = huart2; // for wifi

  /* Reset LCD */
  HAL_GPIO_WritePin(GPIO_OUT_SPI_CS_LCD_GPIO_Port, GPIO_OUT_SPI_CS_LCD_Pin, GPIO_PIN_SET);
 8000bca:	2201      	movs	r2, #1
 8000bcc:	2110      	movs	r1, #16
 8000bce:	4887      	ldr	r0, [pc, #540]	; (8000dec <main+0x288>)
 8000bd0:	f002 fcd6 	bl	8003580 <HAL_GPIO_WritePin>

  HAL_Delay(1000);
 8000bd4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bd8:	f001 ff5c 	bl	8002a94 <HAL_Delay>

  data = 0x12;
 8000bdc:	2312      	movs	r3, #18
 8000bde:	71bb      	strb	r3, [r7, #6]
    status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_RESET, 1, &data, 1, I2C_TIMEOUT);
 8000be0:	23c8      	movs	r3, #200	; 0xc8
 8000be2:	9302      	str	r3, [sp, #8]
 8000be4:	2301      	movs	r3, #1
 8000be6:	9301      	str	r3, [sp, #4]
 8000be8:	1dbb      	adds	r3, r7, #6
 8000bea:	9300      	str	r3, [sp, #0]
 8000bec:	2301      	movs	r3, #1
 8000bee:	227d      	movs	r2, #125	; 0x7d
 8000bf0:	217c      	movs	r1, #124	; 0x7c
 8000bf2:	487f      	ldr	r0, [pc, #508]	; (8000df0 <main+0x28c>)
 8000bf4:	f002 fd6e 	bl	80036d4 <HAL_I2C_Mem_Write>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 8000bfc:	79fb      	ldrb	r3, [r7, #7]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d004      	beq.n	8000c0c <main+0xa8>
      printf("I2C communication error (%X).\n", status);
 8000c02:	79fb      	ldrb	r3, [r7, #7]
 8000c04:	4619      	mov	r1, r3
 8000c06:	487b      	ldr	r0, [pc, #492]	; (8000df4 <main+0x290>)
 8000c08:	f007 f920 	bl	8007e4c <iprintf>

    data = 0x34;
 8000c0c:	2334      	movs	r3, #52	; 0x34
 8000c0e:	71bb      	strb	r3, [r7, #6]
    status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_RESET, 1, &data, 1, I2C_TIMEOUT);
 8000c10:	23c8      	movs	r3, #200	; 0xc8
 8000c12:	9302      	str	r3, [sp, #8]
 8000c14:	2301      	movs	r3, #1
 8000c16:	9301      	str	r3, [sp, #4]
 8000c18:	1dbb      	adds	r3, r7, #6
 8000c1a:	9300      	str	r3, [sp, #0]
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	227d      	movs	r2, #125	; 0x7d
 8000c20:	217c      	movs	r1, #124	; 0x7c
 8000c22:	4873      	ldr	r0, [pc, #460]	; (8000df0 <main+0x28c>)
 8000c24:	f002 fd56 	bl	80036d4 <HAL_I2C_Mem_Write>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 8000c2c:	79fb      	ldrb	r3, [r7, #7]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d004      	beq.n	8000c3c <main+0xd8>
      printf("I2C communication error (%X).\n", status);
 8000c32:	79fb      	ldrb	r3, [r7, #7]
 8000c34:	4619      	mov	r1, r3
 8000c36:	486f      	ldr	r0, [pc, #444]	; (8000df4 <main+0x290>)
 8000c38:	f007 f908 	bl	8007e4c <iprintf>

    HAL_Delay(100);
 8000c3c:	2064      	movs	r0, #100	; 0x64
 8000c3e:	f001 ff29 	bl	8002a94 <HAL_Delay>

    /* Set RegDirA to 0xFF (all IO of Bank A configured as inputs) */
    data = 0xFF; // 0 = out; 1 = in
 8000c42:	23ff      	movs	r3, #255	; 0xff
 8000c44:	71bb      	strb	r3, [r7, #6]
    status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_DIR_A, 1, &data, 1, I2C_TIMEOUT);
 8000c46:	23c8      	movs	r3, #200	; 0xc8
 8000c48:	9302      	str	r3, [sp, #8]
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	9301      	str	r3, [sp, #4]
 8000c4e:	1dbb      	adds	r3, r7, #6
 8000c50:	9300      	str	r3, [sp, #0]
 8000c52:	2301      	movs	r3, #1
 8000c54:	220f      	movs	r2, #15
 8000c56:	217c      	movs	r1, #124	; 0x7c
 8000c58:	4865      	ldr	r0, [pc, #404]	; (8000df0 <main+0x28c>)
 8000c5a:	f002 fd3b 	bl	80036d4 <HAL_I2C_Mem_Write>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 8000c62:	79fb      	ldrb	r3, [r7, #7]
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d004      	beq.n	8000c72 <main+0x10e>
      printf("I2C communication error (%X).\n", status);
 8000c68:	79fb      	ldrb	r3, [r7, #7]
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	4861      	ldr	r0, [pc, #388]	; (8000df4 <main+0x290>)
 8000c6e:	f007 f8ed 	bl	8007e4c <iprintf>

    /* Set RegDirB to 0xFF (all IO of Bank B configured as inputs) */
    data = 0xFF; // 0 = out; 1 = in
 8000c72:	23ff      	movs	r3, #255	; 0xff
 8000c74:	71bb      	strb	r3, [r7, #6]
    status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_DIR_B, 1, &data, 1, I2C_TIMEOUT);
 8000c76:	23c8      	movs	r3, #200	; 0xc8
 8000c78:	9302      	str	r3, [sp, #8]
 8000c7a:	2301      	movs	r3, #1
 8000c7c:	9301      	str	r3, [sp, #4]
 8000c7e:	1dbb      	adds	r3, r7, #6
 8000c80:	9300      	str	r3, [sp, #0]
 8000c82:	2301      	movs	r3, #1
 8000c84:	220e      	movs	r2, #14
 8000c86:	217c      	movs	r1, #124	; 0x7c
 8000c88:	4859      	ldr	r0, [pc, #356]	; (8000df0 <main+0x28c>)
 8000c8a:	f002 fd23 	bl	80036d4 <HAL_I2C_Mem_Write>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 8000c92:	79fb      	ldrb	r3, [r7, #7]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d004      	beq.n	8000ca2 <main+0x13e>
      printf("I2C communication error (%X).\n", status);
 8000c98:	79fb      	ldrb	r3, [r7, #7]
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	4855      	ldr	r0, [pc, #340]	; (8000df4 <main+0x290>)
 8000c9e:	f007 f8d5 	bl	8007e4c <iprintf>

    /* Set RegInterruptMaskA to 0x00 (all IO of Bank A will trigger an interrupt) */
    data = 0x00;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	71bb      	strb	r3, [r7, #6]
    status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_INTERRUPT_MASK_A, 1, &data, 1, I2C_TIMEOUT);
 8000ca6:	23c8      	movs	r3, #200	; 0xc8
 8000ca8:	9302      	str	r3, [sp, #8]
 8000caa:	2301      	movs	r3, #1
 8000cac:	9301      	str	r3, [sp, #4]
 8000cae:	1dbb      	adds	r3, r7, #6
 8000cb0:	9300      	str	r3, [sp, #0]
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	2213      	movs	r2, #19
 8000cb6:	217c      	movs	r1, #124	; 0x7c
 8000cb8:	484d      	ldr	r0, [pc, #308]	; (8000df0 <main+0x28c>)
 8000cba:	f002 fd0b 	bl	80036d4 <HAL_I2C_Mem_Write>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 8000cc2:	79fb      	ldrb	r3, [r7, #7]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d004      	beq.n	8000cd2 <main+0x16e>
      printf("I2C communication error (%X).\n", status);
 8000cc8:	79fb      	ldrb	r3, [r7, #7]
 8000cca:	4619      	mov	r1, r3
 8000ccc:	4849      	ldr	r0, [pc, #292]	; (8000df4 <main+0x290>)
 8000cce:	f007 f8bd 	bl	8007e4c <iprintf>

    /* Set RegSenseHighA to 0xAA (IO[7:4] of Bank A will trigger an interrupt on falling edge) */
    data = 0xAA;
 8000cd2:	23aa      	movs	r3, #170	; 0xaa
 8000cd4:	71bb      	strb	r3, [r7, #6]
    status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_SENSE_HIGH_A, 1, &data, 1, I2C_TIMEOUT);
 8000cd6:	23c8      	movs	r3, #200	; 0xc8
 8000cd8:	9302      	str	r3, [sp, #8]
 8000cda:	2301      	movs	r3, #1
 8000cdc:	9301      	str	r3, [sp, #4]
 8000cde:	1dbb      	adds	r3, r7, #6
 8000ce0:	9300      	str	r3, [sp, #0]
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	2216      	movs	r2, #22
 8000ce6:	217c      	movs	r1, #124	; 0x7c
 8000ce8:	4841      	ldr	r0, [pc, #260]	; (8000df0 <main+0x28c>)
 8000cea:	f002 fcf3 	bl	80036d4 <HAL_I2C_Mem_Write>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 8000cf2:	79fb      	ldrb	r3, [r7, #7]
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d004      	beq.n	8000d02 <main+0x19e>
      printf("I2C communication error (%X).\n", status);
 8000cf8:	79fb      	ldrb	r3, [r7, #7]
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	483d      	ldr	r0, [pc, #244]	; (8000df4 <main+0x290>)
 8000cfe:	f007 f8a5 	bl	8007e4c <iprintf>

    /* Set RegSenseLowA to 0xAA (IO[3:0] of Bank A will trigger an interrupt on falling edge) */
    data = 0xAA;
 8000d02:	23aa      	movs	r3, #170	; 0xaa
 8000d04:	71bb      	strb	r3, [r7, #6]
    status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_SENSE_LOW_A, 1, &data, 1, I2C_TIMEOUT);
 8000d06:	23c8      	movs	r3, #200	; 0xc8
 8000d08:	9302      	str	r3, [sp, #8]
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	9301      	str	r3, [sp, #4]
 8000d0e:	1dbb      	adds	r3, r7, #6
 8000d10:	9300      	str	r3, [sp, #0]
 8000d12:	2301      	movs	r3, #1
 8000d14:	2217      	movs	r2, #23
 8000d16:	217c      	movs	r1, #124	; 0x7c
 8000d18:	4835      	ldr	r0, [pc, #212]	; (8000df0 <main+0x28c>)
 8000d1a:	f002 fcdb 	bl	80036d4 <HAL_I2C_Mem_Write>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 8000d22:	79fb      	ldrb	r3, [r7, #7]
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d004      	beq.n	8000d32 <main+0x1ce>
      printf("I2C communication error (%X).\n", status);
 8000d28:	79fb      	ldrb	r3, [r7, #7]
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	4831      	ldr	r0, [pc, #196]	; (8000df4 <main+0x290>)
 8000d2e:	f007 f88d 	bl	8007e4c <iprintf>

  /* Start encoders timers */
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8000d32:	213c      	movs	r1, #60	; 0x3c
 8000d34:	4830      	ldr	r0, [pc, #192]	; (8000df8 <main+0x294>)
 8000d36:	f004 ffbd 	bl	8005cb4 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8000d3a:	213c      	movs	r1, #60	; 0x3c
 8000d3c:	482f      	ldr	r0, [pc, #188]	; (8000dfc <main+0x298>)
 8000d3e:	f004 ffb9 	bl	8005cb4 <HAL_TIM_Encoder_Start>

  /* Start servomotors PWM (avoid floating inputs to servomotors) */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000d42:	2100      	movs	r1, #0
 8000d44:	482e      	ldr	r0, [pc, #184]	; (8000e00 <main+0x29c>)
 8000d46:	f004 fdb3 	bl	80058b0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000d4a:	2104      	movs	r1, #4
 8000d4c:	482c      	ldr	r0, [pc, #176]	; (8000e00 <main+0x29c>)
 8000d4e:	f004 fdaf 	bl	80058b0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000d52:	2108      	movs	r1, #8
 8000d54:	482a      	ldr	r0, [pc, #168]	; (8000e00 <main+0x29c>)
 8000d56:	f004 fdab 	bl	80058b0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8000d5a:	210c      	movs	r1, #12
 8000d5c:	4828      	ldr	r0, [pc, #160]	; (8000e00 <main+0x29c>)
 8000d5e:	f004 fda7 	bl	80058b0 <HAL_TIM_PWM_Start>

  /* Start motor PWM */
  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, 0);
 8000d62:	4b28      	ldr	r3, [pc, #160]	; (8000e04 <main+0x2a0>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	2200      	movs	r2, #0
 8000d68:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, 0);
 8000d6a:	4b26      	ldr	r3, [pc, #152]	; (8000e04 <main+0x2a0>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	2200      	movs	r2, #0
 8000d70:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, 0);
 8000d72:	4b24      	ldr	r3, [pc, #144]	; (8000e04 <main+0x2a0>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	2200      	movs	r2, #0
 8000d78:	63da      	str	r2, [r3, #60]	; 0x3c
  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, 0);
 8000d7a:	4b22      	ldr	r3, [pc, #136]	; (8000e04 <main+0x2a0>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	2200      	movs	r2, #0
 8000d80:	641a      	str	r2, [r3, #64]	; 0x40

  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8000d82:	2100      	movs	r1, #0
 8000d84:	481f      	ldr	r0, [pc, #124]	; (8000e04 <main+0x2a0>)
 8000d86:	f004 fd93 	bl	80058b0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8000d8a:	2104      	movs	r1, #4
 8000d8c:	481d      	ldr	r0, [pc, #116]	; (8000e04 <main+0x2a0>)
 8000d8e:	f004 fd8f 	bl	80058b0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8000d92:	2108      	movs	r1, #8
 8000d94:	481b      	ldr	r0, [pc, #108]	; (8000e04 <main+0x2a0>)
 8000d96:	f004 fd8b 	bl	80058b0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8000d9a:	210c      	movs	r1, #12
 8000d9c:	4819      	ldr	r0, [pc, #100]	; (8000e04 <main+0x2a0>)
 8000d9e:	f004 fd87 	bl	80058b0 <HAL_TIM_PWM_Start>

  /* Start speed ctrl ISR */
  HAL_TIM_Base_Start_IT(&htim6);
 8000da2:	4819      	ldr	r0, [pc, #100]	; (8000e08 <main+0x2a4>)
 8000da4:	f004 fc54 	bl	8005650 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_I2C_Mem_Read(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_DATA_B, 1, &lineData, 1, I2C_TIMEOUT);
 8000da8:	23c8      	movs	r3, #200	; 0xc8
 8000daa:	9302      	str	r3, [sp, #8]
 8000dac:	2301      	movs	r3, #1
 8000dae:	9301      	str	r3, [sp, #4]
 8000db0:	463b      	mov	r3, r7
 8000db2:	9300      	str	r3, [sp, #0]
 8000db4:	2301      	movs	r3, #1
 8000db6:	2210      	movs	r2, #16
 8000db8:	217c      	movs	r1, #124	; 0x7c
 8000dba:	480d      	ldr	r0, [pc, #52]	; (8000df0 <main+0x28c>)
 8000dbc:	f002 fd9e 	bl	80038fc <HAL_I2C_Mem_Read>
	  findBinary(lineData);
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f7ff fe9e 	bl	8000b04 <findBinary>
	  printf("Decimal is: %d \n\r", lineData);
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	4619      	mov	r1, r3
 8000dcc:	480f      	ldr	r0, [pc, #60]	; (8000e0c <main+0x2a8>)
 8000dce:	f007 f83d 	bl	8007e4c <iprintf>
	  HAL_Delay(500);
 8000dd2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000dd6:	f001 fe5d 	bl	8002a94 <HAL_Delay>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  ertc_dlog_update(&logger);
 8000dda:	4802      	ldr	r0, [pc, #8]	; (8000de4 <main+0x280>)
 8000ddc:	f7ff fc78 	bl	80006d0 <ertc_dlog_update>
  {
 8000de0:	e7e2      	b.n	8000da8 <main+0x244>
 8000de2:	bf00      	nop
 8000de4:	200006f4 	.word	0x200006f4
 8000de8:	2000066c 	.word	0x2000066c
 8000dec:	40021000 	.word	0x40021000
 8000df0:	200000e0 	.word	0x200000e0
 8000df4:	08008d80 	.word	0x08008d80
 8000df8:	20000284 	.word	0x20000284
 8000dfc:	200002d0 	.word	0x200002d0
 8000e00:	200001ec 	.word	0x200001ec
 8000e04:	200003b4 	.word	0x200003b4
 8000e08:	20000368 	.word	0x20000368
 8000e0c:	08008da0 	.word	0x08008da0

08000e10 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b094      	sub	sp, #80	; 0x50
 8000e14:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e16:	f107 031c 	add.w	r3, r7, #28
 8000e1a:	2234      	movs	r2, #52	; 0x34
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f007 f80c 	bl	8007e3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e24:	f107 0308 	add.w	r3, r7, #8
 8000e28:	2200      	movs	r2, #0
 8000e2a:	601a      	str	r2, [r3, #0]
 8000e2c:	605a      	str	r2, [r3, #4]
 8000e2e:	609a      	str	r2, [r3, #8]
 8000e30:	60da      	str	r2, [r3, #12]
 8000e32:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000e34:	f003 f9ae 	bl	8004194 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e38:	4b2c      	ldr	r3, [pc, #176]	; (8000eec <SystemClock_Config+0xdc>)
 8000e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e3c:	4a2b      	ldr	r2, [pc, #172]	; (8000eec <SystemClock_Config+0xdc>)
 8000e3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e42:	6413      	str	r3, [r2, #64]	; 0x40
 8000e44:	4b29      	ldr	r3, [pc, #164]	; (8000eec <SystemClock_Config+0xdc>)
 8000e46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e4c:	607b      	str	r3, [r7, #4]
 8000e4e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000e50:	4b27      	ldr	r3, [pc, #156]	; (8000ef0 <SystemClock_Config+0xe0>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000e58:	4a25      	ldr	r2, [pc, #148]	; (8000ef0 <SystemClock_Config+0xe0>)
 8000e5a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e5e:	6013      	str	r3, [r2, #0]
 8000e60:	4b23      	ldr	r3, [pc, #140]	; (8000ef0 <SystemClock_Config+0xe0>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000e68:	603b      	str	r3, [r7, #0]
 8000e6a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000e70:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000e74:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e76:	2302      	movs	r3, #2
 8000e78:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e7a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000e7e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000e80:	2304      	movs	r3, #4
 8000e82:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000e84:	2360      	movs	r3, #96	; 0x60
 8000e86:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e88:	2302      	movs	r3, #2
 8000e8a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000e8c:	2304      	movs	r3, #4
 8000e8e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000e90:	2302      	movs	r3, #2
 8000e92:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e94:	f107 031c 	add.w	r3, r7, #28
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f003 f9db 	bl	8004254 <HAL_RCC_OscConfig>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d001      	beq.n	8000ea8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000ea4:	f000 ff40 	bl	8001d28 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000ea8:	f003 f984 	bl	80041b4 <HAL_PWREx_EnableOverDrive>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d001      	beq.n	8000eb6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000eb2:	f000 ff39 	bl	8001d28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000eb6:	230f      	movs	r3, #15
 8000eb8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000eba:	2302      	movs	r3, #2
 8000ebc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ec2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ec6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000ecc:	f107 0308 	add.w	r3, r7, #8
 8000ed0:	2103      	movs	r1, #3
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f003 fc6c 	bl	80047b0 <HAL_RCC_ClockConfig>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d001      	beq.n	8000ee2 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000ede:	f000 ff23 	bl	8001d28 <Error_Handler>
  }
}
 8000ee2:	bf00      	nop
 8000ee4:	3750      	adds	r7, #80	; 0x50
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	40023800 	.word	0x40023800
 8000ef0:	40007000 	.word	0x40007000

08000ef4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000efa:	463b      	mov	r3, r7
 8000efc:	2200      	movs	r2, #0
 8000efe:	601a      	str	r2, [r3, #0]
 8000f00:	605a      	str	r2, [r3, #4]
 8000f02:	609a      	str	r2, [r3, #8]
 8000f04:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f06:	4b21      	ldr	r3, [pc, #132]	; (8000f8c <MX_ADC1_Init+0x98>)
 8000f08:	4a21      	ldr	r2, [pc, #132]	; (8000f90 <MX_ADC1_Init+0x9c>)
 8000f0a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f0c:	4b1f      	ldr	r3, [pc, #124]	; (8000f8c <MX_ADC1_Init+0x98>)
 8000f0e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000f12:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f14:	4b1d      	ldr	r3, [pc, #116]	; (8000f8c <MX_ADC1_Init+0x98>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f1a:	4b1c      	ldr	r3, [pc, #112]	; (8000f8c <MX_ADC1_Init+0x98>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f20:	4b1a      	ldr	r3, [pc, #104]	; (8000f8c <MX_ADC1_Init+0x98>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f26:	4b19      	ldr	r3, [pc, #100]	; (8000f8c <MX_ADC1_Init+0x98>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f2e:	4b17      	ldr	r3, [pc, #92]	; (8000f8c <MX_ADC1_Init+0x98>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f34:	4b15      	ldr	r3, [pc, #84]	; (8000f8c <MX_ADC1_Init+0x98>)
 8000f36:	4a17      	ldr	r2, [pc, #92]	; (8000f94 <MX_ADC1_Init+0xa0>)
 8000f38:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f3a:	4b14      	ldr	r3, [pc, #80]	; (8000f8c <MX_ADC1_Init+0x98>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000f40:	4b12      	ldr	r3, [pc, #72]	; (8000f8c <MX_ADC1_Init+0x98>)
 8000f42:	2201      	movs	r2, #1
 8000f44:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f46:	4b11      	ldr	r3, [pc, #68]	; (8000f8c <MX_ADC1_Init+0x98>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f4e:	4b0f      	ldr	r3, [pc, #60]	; (8000f8c <MX_ADC1_Init+0x98>)
 8000f50:	2201      	movs	r2, #1
 8000f52:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f54:	480d      	ldr	r0, [pc, #52]	; (8000f8c <MX_ADC1_Init+0x98>)
 8000f56:	f001 fdc1 	bl	8002adc <HAL_ADC_Init>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d001      	beq.n	8000f64 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000f60:	f000 fee2 	bl	8001d28 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000f64:	2303      	movs	r3, #3
 8000f66:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f68:	2301      	movs	r3, #1
 8000f6a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f70:	463b      	mov	r3, r7
 8000f72:	4619      	mov	r1, r3
 8000f74:	4805      	ldr	r0, [pc, #20]	; (8000f8c <MX_ADC1_Init+0x98>)
 8000f76:	f001 fdf5 	bl	8002b64 <HAL_ADC_ConfigChannel>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d001      	beq.n	8000f84 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000f80:	f000 fed2 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f84:	bf00      	nop
 8000f86:	3710      	adds	r7, #16
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	20000098 	.word	0x20000098
 8000f90:	40012000 	.word	0x40012000
 8000f94:	0f000001 	.word	0x0f000001

08000f98 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f9c:	4b1b      	ldr	r3, [pc, #108]	; (800100c <MX_I2C1_Init+0x74>)
 8000f9e:	4a1c      	ldr	r2, [pc, #112]	; (8001010 <MX_I2C1_Init+0x78>)
 8000fa0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303E5D;
 8000fa2:	4b1a      	ldr	r3, [pc, #104]	; (800100c <MX_I2C1_Init+0x74>)
 8000fa4:	4a1b      	ldr	r2, [pc, #108]	; (8001014 <MX_I2C1_Init+0x7c>)
 8000fa6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000fa8:	4b18      	ldr	r3, [pc, #96]	; (800100c <MX_I2C1_Init+0x74>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fae:	4b17      	ldr	r3, [pc, #92]	; (800100c <MX_I2C1_Init+0x74>)
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fb4:	4b15      	ldr	r3, [pc, #84]	; (800100c <MX_I2C1_Init+0x74>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000fba:	4b14      	ldr	r3, [pc, #80]	; (800100c <MX_I2C1_Init+0x74>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000fc0:	4b12      	ldr	r3, [pc, #72]	; (800100c <MX_I2C1_Init+0x74>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fc6:	4b11      	ldr	r3, [pc, #68]	; (800100c <MX_I2C1_Init+0x74>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fcc:	4b0f      	ldr	r3, [pc, #60]	; (800100c <MX_I2C1_Init+0x74>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000fd2:	480e      	ldr	r0, [pc, #56]	; (800100c <MX_I2C1_Init+0x74>)
 8000fd4:	f002 faee 	bl	80035b4 <HAL_I2C_Init>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d001      	beq.n	8000fe2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000fde:	f000 fea3 	bl	8001d28 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000fe2:	2100      	movs	r1, #0
 8000fe4:	4809      	ldr	r0, [pc, #36]	; (800100c <MX_I2C1_Init+0x74>)
 8000fe6:	f003 f83d 	bl	8004064 <HAL_I2CEx_ConfigAnalogFilter>
 8000fea:	4603      	mov	r3, r0
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d001      	beq.n	8000ff4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000ff0:	f000 fe9a 	bl	8001d28 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	4805      	ldr	r0, [pc, #20]	; (800100c <MX_I2C1_Init+0x74>)
 8000ff8:	f003 f87f 	bl	80040fa <HAL_I2CEx_ConfigDigitalFilter>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d001      	beq.n	8001006 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001002:	f000 fe91 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001006:	bf00      	nop
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	200000e0 	.word	0x200000e0
 8001010:	40005400 	.word	0x40005400
 8001014:	20303e5d 	.word	0x20303e5d

08001018 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800101c:	4b1b      	ldr	r3, [pc, #108]	; (800108c <MX_I2C2_Init+0x74>)
 800101e:	4a1c      	ldr	r2, [pc, #112]	; (8001090 <MX_I2C2_Init+0x78>)
 8001020:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20303E5D;
 8001022:	4b1a      	ldr	r3, [pc, #104]	; (800108c <MX_I2C2_Init+0x74>)
 8001024:	4a1b      	ldr	r2, [pc, #108]	; (8001094 <MX_I2C2_Init+0x7c>)
 8001026:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001028:	4b18      	ldr	r3, [pc, #96]	; (800108c <MX_I2C2_Init+0x74>)
 800102a:	2200      	movs	r2, #0
 800102c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800102e:	4b17      	ldr	r3, [pc, #92]	; (800108c <MX_I2C2_Init+0x74>)
 8001030:	2201      	movs	r2, #1
 8001032:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001034:	4b15      	ldr	r3, [pc, #84]	; (800108c <MX_I2C2_Init+0x74>)
 8001036:	2200      	movs	r2, #0
 8001038:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800103a:	4b14      	ldr	r3, [pc, #80]	; (800108c <MX_I2C2_Init+0x74>)
 800103c:	2200      	movs	r2, #0
 800103e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001040:	4b12      	ldr	r3, [pc, #72]	; (800108c <MX_I2C2_Init+0x74>)
 8001042:	2200      	movs	r2, #0
 8001044:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001046:	4b11      	ldr	r3, [pc, #68]	; (800108c <MX_I2C2_Init+0x74>)
 8001048:	2200      	movs	r2, #0
 800104a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800104c:	4b0f      	ldr	r3, [pc, #60]	; (800108c <MX_I2C2_Init+0x74>)
 800104e:	2200      	movs	r2, #0
 8001050:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001052:	480e      	ldr	r0, [pc, #56]	; (800108c <MX_I2C2_Init+0x74>)
 8001054:	f002 faae 	bl	80035b4 <HAL_I2C_Init>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800105e:	f000 fe63 	bl	8001d28 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001062:	2100      	movs	r1, #0
 8001064:	4809      	ldr	r0, [pc, #36]	; (800108c <MX_I2C2_Init+0x74>)
 8001066:	f002 fffd 	bl	8004064 <HAL_I2CEx_ConfigAnalogFilter>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001070:	f000 fe5a 	bl	8001d28 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001074:	2100      	movs	r1, #0
 8001076:	4805      	ldr	r0, [pc, #20]	; (800108c <MX_I2C2_Init+0x74>)
 8001078:	f003 f83f 	bl	80040fa <HAL_I2CEx_ConfigDigitalFilter>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001082:	f000 fe51 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	20000134 	.word	0x20000134
 8001090:	40005800 	.word	0x40005800
 8001094:	20303e5d 	.word	0x20303e5d

08001098 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800109c:	4b1b      	ldr	r3, [pc, #108]	; (800110c <MX_SPI1_Init+0x74>)
 800109e:	4a1c      	ldr	r2, [pc, #112]	; (8001110 <MX_SPI1_Init+0x78>)
 80010a0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80010a2:	4b1a      	ldr	r3, [pc, #104]	; (800110c <MX_SPI1_Init+0x74>)
 80010a4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80010a8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80010aa:	4b18      	ldr	r3, [pc, #96]	; (800110c <MX_SPI1_Init+0x74>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80010b0:	4b16      	ldr	r3, [pc, #88]	; (800110c <MX_SPI1_Init+0x74>)
 80010b2:	f44f 7240 	mov.w	r2, #768	; 0x300
 80010b6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010b8:	4b14      	ldr	r3, [pc, #80]	; (800110c <MX_SPI1_Init+0x74>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80010be:	4b13      	ldr	r3, [pc, #76]	; (800110c <MX_SPI1_Init+0x74>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80010c4:	4b11      	ldr	r3, [pc, #68]	; (800110c <MX_SPI1_Init+0x74>)
 80010c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010ca:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80010cc:	4b0f      	ldr	r3, [pc, #60]	; (800110c <MX_SPI1_Init+0x74>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010d2:	4b0e      	ldr	r3, [pc, #56]	; (800110c <MX_SPI1_Init+0x74>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80010d8:	4b0c      	ldr	r3, [pc, #48]	; (800110c <MX_SPI1_Init+0x74>)
 80010da:	2200      	movs	r2, #0
 80010dc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010de:	4b0b      	ldr	r3, [pc, #44]	; (800110c <MX_SPI1_Init+0x74>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80010e4:	4b09      	ldr	r3, [pc, #36]	; (800110c <MX_SPI1_Init+0x74>)
 80010e6:	2207      	movs	r2, #7
 80010e8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80010ea:	4b08      	ldr	r3, [pc, #32]	; (800110c <MX_SPI1_Init+0x74>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80010f0:	4b06      	ldr	r3, [pc, #24]	; (800110c <MX_SPI1_Init+0x74>)
 80010f2:	2208      	movs	r2, #8
 80010f4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80010f6:	4805      	ldr	r0, [pc, #20]	; (800110c <MX_SPI1_Init+0x74>)
 80010f8:	f004 f9a8 	bl	800544c <HAL_SPI_Init>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d001      	beq.n	8001106 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001102:	f000 fe11 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001106:	bf00      	nop
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	20000188 	.word	0x20000188
 8001110:	40013000 	.word	0x40013000

08001114 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b09a      	sub	sp, #104	; 0x68
 8001118:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800111a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800111e:	2200      	movs	r2, #0
 8001120:	601a      	str	r2, [r3, #0]
 8001122:	605a      	str	r2, [r3, #4]
 8001124:	609a      	str	r2, [r3, #8]
 8001126:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001128:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800112c:	2200      	movs	r2, #0
 800112e:	601a      	str	r2, [r3, #0]
 8001130:	605a      	str	r2, [r3, #4]
 8001132:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001134:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001138:	2200      	movs	r2, #0
 800113a:	601a      	str	r2, [r3, #0]
 800113c:	605a      	str	r2, [r3, #4]
 800113e:	609a      	str	r2, [r3, #8]
 8001140:	60da      	str	r2, [r3, #12]
 8001142:	611a      	str	r2, [r3, #16]
 8001144:	615a      	str	r2, [r3, #20]
 8001146:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001148:	1d3b      	adds	r3, r7, #4
 800114a:	222c      	movs	r2, #44	; 0x2c
 800114c:	2100      	movs	r1, #0
 800114e:	4618      	mov	r0, r3
 8001150:	f006 fe74 	bl	8007e3c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001154:	4b55      	ldr	r3, [pc, #340]	; (80012ac <MX_TIM1_Init+0x198>)
 8001156:	4a56      	ldr	r2, [pc, #344]	; (80012b0 <MX_TIM1_Init+0x19c>)
 8001158:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800115a:	4b54      	ldr	r3, [pc, #336]	; (80012ac <MX_TIM1_Init+0x198>)
 800115c:	2200      	movs	r2, #0
 800115e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001160:	4b52      	ldr	r3, [pc, #328]	; (80012ac <MX_TIM1_Init+0x198>)
 8001162:	2200      	movs	r2, #0
 8001164:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0;
 8001166:	4b51      	ldr	r3, [pc, #324]	; (80012ac <MX_TIM1_Init+0x198>)
 8001168:	2200      	movs	r2, #0
 800116a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800116c:	4b4f      	ldr	r3, [pc, #316]	; (80012ac <MX_TIM1_Init+0x198>)
 800116e:	2200      	movs	r2, #0
 8001170:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001172:	4b4e      	ldr	r3, [pc, #312]	; (80012ac <MX_TIM1_Init+0x198>)
 8001174:	2200      	movs	r2, #0
 8001176:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001178:	4b4c      	ldr	r3, [pc, #304]	; (80012ac <MX_TIM1_Init+0x198>)
 800117a:	2200      	movs	r2, #0
 800117c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800117e:	484b      	ldr	r0, [pc, #300]	; (80012ac <MX_TIM1_Init+0x198>)
 8001180:	f004 fa0f 	bl	80055a2 <HAL_TIM_Base_Init>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800118a:	f000 fdcd 	bl	8001d28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800118e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001192:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001194:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001198:	4619      	mov	r1, r3
 800119a:	4844      	ldr	r0, [pc, #272]	; (80012ac <MX_TIM1_Init+0x198>)
 800119c:	f005 f962 	bl	8006464 <HAL_TIM_ConfigClockSource>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80011a6:	f000 fdbf 	bl	8001d28 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 80011aa:	4840      	ldr	r0, [pc, #256]	; (80012ac <MX_TIM1_Init+0x198>)
 80011ac:	f004 fac8 	bl	8005740 <HAL_TIM_OC_Init>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80011b6:	f000 fdb7 	bl	8001d28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011ba:	2300      	movs	r3, #0
 80011bc:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80011be:	2300      	movs	r3, #0
 80011c0:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011c2:	2300      	movs	r3, #0
 80011c4:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80011c6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80011ca:	4619      	mov	r1, r3
 80011cc:	4837      	ldr	r0, [pc, #220]	; (80012ac <MX_TIM1_Init+0x198>)
 80011ce:	f005 ff23 	bl	8007018 <HAL_TIMEx_MasterConfigSynchronization>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d001      	beq.n	80011dc <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 80011d8:	f000 fda6 	bl	8001d28 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_FORCED_ACTIVE;
 80011dc:	2350      	movs	r3, #80	; 0x50
 80011de:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 80011e0:	2300      	movs	r3, #0
 80011e2:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80011e4:	2302      	movs	r3, #2
 80011e6:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80011e8:	2300      	movs	r3, #0
 80011ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011ec:	2300      	movs	r3, #0
 80011ee:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80011f0:	2300      	movs	r3, #0
 80011f2:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80011f4:	2300      	movs	r3, #0
 80011f6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011f8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80011fc:	2200      	movs	r2, #0
 80011fe:	4619      	mov	r1, r3
 8001200:	482a      	ldr	r0, [pc, #168]	; (80012ac <MX_TIM1_Init+0x198>)
 8001202:	f004 ff05 	bl	8006010 <HAL_TIM_OC_ConfigChannel>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d001      	beq.n	8001210 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 800120c:	f000 fd8c 	bl	8001d28 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001210:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001214:	2204      	movs	r2, #4
 8001216:	4619      	mov	r1, r3
 8001218:	4824      	ldr	r0, [pc, #144]	; (80012ac <MX_TIM1_Init+0x198>)
 800121a:	f004 fef9 	bl	8006010 <HAL_TIM_OC_ConfigChannel>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d001      	beq.n	8001228 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 8001224:	f000 fd80 	bl	8001d28 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001228:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800122c:	2208      	movs	r2, #8
 800122e:	4619      	mov	r1, r3
 8001230:	481e      	ldr	r0, [pc, #120]	; (80012ac <MX_TIM1_Init+0x198>)
 8001232:	f004 feed 	bl	8006010 <HAL_TIM_OC_ConfigChannel>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 800123c:	f000 fd74 	bl	8001d28 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001240:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001244:	220c      	movs	r2, #12
 8001246:	4619      	mov	r1, r3
 8001248:	4818      	ldr	r0, [pc, #96]	; (80012ac <MX_TIM1_Init+0x198>)
 800124a:	f004 fee1 	bl	8006010 <HAL_TIM_OC_ConfigChannel>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d001      	beq.n	8001258 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 8001254:	f000 fd68 	bl	8001d28 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001258:	2300      	movs	r3, #0
 800125a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800125c:	2300      	movs	r3, #0
 800125e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001260:	2300      	movs	r3, #0
 8001262:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001264:	2300      	movs	r3, #0
 8001266:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001268:	2300      	movs	r3, #0
 800126a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800126c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001270:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001272:	2300      	movs	r3, #0
 8001274:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001276:	2300      	movs	r3, #0
 8001278:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800127a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800127e:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001280:	2300      	movs	r3, #0
 8001282:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001284:	2300      	movs	r3, #0
 8001286:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001288:	1d3b      	adds	r3, r7, #4
 800128a:	4619      	mov	r1, r3
 800128c:	4807      	ldr	r0, [pc, #28]	; (80012ac <MX_TIM1_Init+0x198>)
 800128e:	f005 ff51 	bl	8007134 <HAL_TIMEx_ConfigBreakDeadTime>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <MX_TIM1_Init+0x188>
  {
    Error_Handler();
 8001298:	f000 fd46 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800129c:	4803      	ldr	r0, [pc, #12]	; (80012ac <MX_TIM1_Init+0x198>)
 800129e:	f001 f805 	bl	80022ac <HAL_TIM_MspPostInit>

}
 80012a2:	bf00      	nop
 80012a4:	3768      	adds	r7, #104	; 0x68
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	200001ec 	.word	0x200001ec
 80012b0:	40010000 	.word	0x40010000

080012b4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b092      	sub	sp, #72	; 0x48
 80012b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012ba:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80012be:	2200      	movs	r2, #0
 80012c0:	601a      	str	r2, [r3, #0]
 80012c2:	605a      	str	r2, [r3, #4]
 80012c4:	609a      	str	r2, [r3, #8]
 80012c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012c8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80012cc:	2200      	movs	r2, #0
 80012ce:	601a      	str	r2, [r3, #0]
 80012d0:	605a      	str	r2, [r3, #4]
 80012d2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012d4:	f107 0310 	add.w	r3, r7, #16
 80012d8:	2200      	movs	r2, #0
 80012da:	601a      	str	r2, [r3, #0]
 80012dc:	605a      	str	r2, [r3, #4]
 80012de:	609a      	str	r2, [r3, #8]
 80012e0:	60da      	str	r2, [r3, #12]
 80012e2:	611a      	str	r2, [r3, #16]
 80012e4:	615a      	str	r2, [r3, #20]
 80012e6:	619a      	str	r2, [r3, #24]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80012e8:	463b      	mov	r3, r7
 80012ea:	2200      	movs	r2, #0
 80012ec:	601a      	str	r2, [r3, #0]
 80012ee:	605a      	str	r2, [r3, #4]
 80012f0:	609a      	str	r2, [r3, #8]
 80012f2:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012f4:	4b3b      	ldr	r3, [pc, #236]	; (80013e4 <MX_TIM2_Init+0x130>)
 80012f6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012fa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80012fc:	4b39      	ldr	r3, [pc, #228]	; (80013e4 <MX_TIM2_Init+0x130>)
 80012fe:	2200      	movs	r2, #0
 8001300:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001302:	4b38      	ldr	r3, [pc, #224]	; (80013e4 <MX_TIM2_Init+0x130>)
 8001304:	2200      	movs	r2, #0
 8001306:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001308:	4b36      	ldr	r3, [pc, #216]	; (80013e4 <MX_TIM2_Init+0x130>)
 800130a:	f04f 32ff 	mov.w	r2, #4294967295
 800130e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001310:	4b34      	ldr	r3, [pc, #208]	; (80013e4 <MX_TIM2_Init+0x130>)
 8001312:	2200      	movs	r2, #0
 8001314:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001316:	4b33      	ldr	r3, [pc, #204]	; (80013e4 <MX_TIM2_Init+0x130>)
 8001318:	2200      	movs	r2, #0
 800131a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800131c:	4831      	ldr	r0, [pc, #196]	; (80013e4 <MX_TIM2_Init+0x130>)
 800131e:	f004 f940 	bl	80055a2 <HAL_TIM_Base_Init>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001328:	f000 fcfe 	bl	8001d28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800132c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001330:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001332:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001336:	4619      	mov	r1, r3
 8001338:	482a      	ldr	r0, [pc, #168]	; (80013e4 <MX_TIM2_Init+0x130>)
 800133a:	f005 f893 	bl	8006464 <HAL_TIM_ConfigClockSource>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d001      	beq.n	8001348 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001344:	f000 fcf0 	bl	8001d28 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001348:	4826      	ldr	r0, [pc, #152]	; (80013e4 <MX_TIM2_Init+0x130>)
 800134a:	f004 fa5a 	bl	8005802 <HAL_TIM_PWM_Init>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <MX_TIM2_Init+0xa4>
  {
    Error_Handler();
 8001354:	f000 fce8 	bl	8001d28 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001358:	4822      	ldr	r0, [pc, #136]	; (80013e4 <MX_TIM2_Init+0x130>)
 800135a:	f004 fba3 	bl	8005aa4 <HAL_TIM_IC_Init>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001364:	f000 fce0 	bl	8001d28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001368:	2300      	movs	r3, #0
 800136a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800136c:	2300      	movs	r3, #0
 800136e:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001370:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001374:	4619      	mov	r1, r3
 8001376:	481b      	ldr	r0, [pc, #108]	; (80013e4 <MX_TIM2_Init+0x130>)
 8001378:	f005 fe4e 	bl	8007018 <HAL_TIMEx_MasterConfigSynchronization>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8001382:	f000 fcd1 	bl	8001d28 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001386:	2360      	movs	r3, #96	; 0x60
 8001388:	613b      	str	r3, [r7, #16]
  sConfigOC.Pulse = 0;
 800138a:	2300      	movs	r3, #0
 800138c:	617b      	str	r3, [r7, #20]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800138e:	2300      	movs	r3, #0
 8001390:	61bb      	str	r3, [r7, #24]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001392:	2300      	movs	r3, #0
 8001394:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001396:	f107 0310 	add.w	r3, r7, #16
 800139a:	2200      	movs	r2, #0
 800139c:	4619      	mov	r1, r3
 800139e:	4811      	ldr	r0, [pc, #68]	; (80013e4 <MX_TIM2_Init+0x130>)
 80013a0:	f004 ff4c 	bl	800623c <HAL_TIM_PWM_ConfigChannel>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <MX_TIM2_Init+0xfa>
  {
    Error_Handler();
 80013aa:	f000 fcbd 	bl	8001d28 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80013ae:	2300      	movs	r3, #0
 80013b0:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80013b2:	2301      	movs	r3, #1
 80013b4:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80013b6:	2300      	movs	r3, #0
 80013b8:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80013ba:	2300      	movs	r3, #0
 80013bc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80013be:	463b      	mov	r3, r7
 80013c0:	2208      	movs	r2, #8
 80013c2:	4619      	mov	r1, r3
 80013c4:	4807      	ldr	r0, [pc, #28]	; (80013e4 <MX_TIM2_Init+0x130>)
 80013c6:	f004 fe9d 	bl	8006104 <HAL_TIM_IC_ConfigChannel>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <MX_TIM2_Init+0x120>
  {
    Error_Handler();
 80013d0:	f000 fcaa 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80013d4:	4803      	ldr	r0, [pc, #12]	; (80013e4 <MX_TIM2_Init+0x130>)
 80013d6:	f000 ff69 	bl	80022ac <HAL_TIM_MspPostInit>

}
 80013da:	bf00      	nop
 80013dc:	3748      	adds	r7, #72	; 0x48
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	20000238 	.word	0x20000238

080013e8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b08c      	sub	sp, #48	; 0x30
 80013ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80013ee:	f107 030c 	add.w	r3, r7, #12
 80013f2:	2224      	movs	r2, #36	; 0x24
 80013f4:	2100      	movs	r1, #0
 80013f6:	4618      	mov	r0, r3
 80013f8:	f006 fd20 	bl	8007e3c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013fc:	463b      	mov	r3, r7
 80013fe:	2200      	movs	r2, #0
 8001400:	601a      	str	r2, [r3, #0]
 8001402:	605a      	str	r2, [r3, #4]
 8001404:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001406:	4b21      	ldr	r3, [pc, #132]	; (800148c <MX_TIM3_Init+0xa4>)
 8001408:	4a21      	ldr	r2, [pc, #132]	; (8001490 <MX_TIM3_Init+0xa8>)
 800140a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800140c:	4b1f      	ldr	r3, [pc, #124]	; (800148c <MX_TIM3_Init+0xa4>)
 800140e:	2200      	movs	r2, #0
 8001410:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001412:	4b1e      	ldr	r3, [pc, #120]	; (800148c <MX_TIM3_Init+0xa4>)
 8001414:	2200      	movs	r2, #0
 8001416:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = TIM3_ARR_VALUE;
 8001418:	4b1c      	ldr	r3, [pc, #112]	; (800148c <MX_TIM3_Init+0xa4>)
 800141a:	f640 62ff 	movw	r2, #3839	; 0xeff
 800141e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001420:	4b1a      	ldr	r3, [pc, #104]	; (800148c <MX_TIM3_Init+0xa4>)
 8001422:	2200      	movs	r2, #0
 8001424:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001426:	4b19      	ldr	r3, [pc, #100]	; (800148c <MX_TIM3_Init+0xa4>)
 8001428:	2200      	movs	r2, #0
 800142a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800142c:	2303      	movs	r3, #3
 800142e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001430:	2300      	movs	r3, #0
 8001432:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001434:	2301      	movs	r3, #1
 8001436:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001438:	2300      	movs	r3, #0
 800143a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 800143c:	230f      	movs	r3, #15
 800143e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001440:	2300      	movs	r3, #0
 8001442:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001444:	2301      	movs	r3, #1
 8001446:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001448:	2300      	movs	r3, #0
 800144a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 800144c:	230f      	movs	r3, #15
 800144e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001450:	f107 030c 	add.w	r3, r7, #12
 8001454:	4619      	mov	r1, r3
 8001456:	480d      	ldr	r0, [pc, #52]	; (800148c <MX_TIM3_Init+0xa4>)
 8001458:	f004 fb86 	bl	8005b68 <HAL_TIM_Encoder_Init>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001462:	f000 fc61 	bl	8001d28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001466:	2300      	movs	r3, #0
 8001468:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800146a:	2300      	movs	r3, #0
 800146c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800146e:	463b      	mov	r3, r7
 8001470:	4619      	mov	r1, r3
 8001472:	4806      	ldr	r0, [pc, #24]	; (800148c <MX_TIM3_Init+0xa4>)
 8001474:	f005 fdd0 	bl	8007018 <HAL_TIMEx_MasterConfigSynchronization>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d001      	beq.n	8001482 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800147e:	f000 fc53 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001482:	bf00      	nop
 8001484:	3730      	adds	r7, #48	; 0x30
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	20000284 	.word	0x20000284
 8001490:	40000400 	.word	0x40000400

08001494 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b08c      	sub	sp, #48	; 0x30
 8001498:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800149a:	f107 030c 	add.w	r3, r7, #12
 800149e:	2224      	movs	r2, #36	; 0x24
 80014a0:	2100      	movs	r1, #0
 80014a2:	4618      	mov	r0, r3
 80014a4:	f006 fcca 	bl	8007e3c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014a8:	463b      	mov	r3, r7
 80014aa:	2200      	movs	r2, #0
 80014ac:	601a      	str	r2, [r3, #0]
 80014ae:	605a      	str	r2, [r3, #4]
 80014b0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80014b2:	4b21      	ldr	r3, [pc, #132]	; (8001538 <MX_TIM4_Init+0xa4>)
 80014b4:	4a21      	ldr	r2, [pc, #132]	; (800153c <MX_TIM4_Init+0xa8>)
 80014b6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80014b8:	4b1f      	ldr	r3, [pc, #124]	; (8001538 <MX_TIM4_Init+0xa4>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014be:	4b1e      	ldr	r3, [pc, #120]	; (8001538 <MX_TIM4_Init+0xa4>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = TIM4_ARR_VALUE;
 80014c4:	4b1c      	ldr	r3, [pc, #112]	; (8001538 <MX_TIM4_Init+0xa4>)
 80014c6:	f640 62ff 	movw	r2, #3839	; 0xeff
 80014ca:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014cc:	4b1a      	ldr	r3, [pc, #104]	; (8001538 <MX_TIM4_Init+0xa4>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014d2:	4b19      	ldr	r3, [pc, #100]	; (8001538 <MX_TIM4_Init+0xa4>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80014d8:	2303      	movs	r3, #3
 80014da:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80014dc:	2300      	movs	r3, #0
 80014de:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80014e0:	2301      	movs	r3, #1
 80014e2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80014e4:	2300      	movs	r3, #0
 80014e6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 80014e8:	230f      	movs	r3, #15
 80014ea:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80014ec:	2300      	movs	r3, #0
 80014ee:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80014f0:	2301      	movs	r3, #1
 80014f2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80014f4:	2300      	movs	r3, #0
 80014f6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 80014f8:	230f      	movs	r3, #15
 80014fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80014fc:	f107 030c 	add.w	r3, r7, #12
 8001500:	4619      	mov	r1, r3
 8001502:	480d      	ldr	r0, [pc, #52]	; (8001538 <MX_TIM4_Init+0xa4>)
 8001504:	f004 fb30 	bl	8005b68 <HAL_TIM_Encoder_Init>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800150e:	f000 fc0b 	bl	8001d28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001512:	2300      	movs	r3, #0
 8001514:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001516:	2300      	movs	r3, #0
 8001518:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800151a:	463b      	mov	r3, r7
 800151c:	4619      	mov	r1, r3
 800151e:	4806      	ldr	r0, [pc, #24]	; (8001538 <MX_TIM4_Init+0xa4>)
 8001520:	f005 fd7a 	bl	8007018 <HAL_TIMEx_MasterConfigSynchronization>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800152a:	f000 fbfd 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800152e:	bf00      	nop
 8001530:	3730      	adds	r7, #48	; 0x30
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	200002d0 	.word	0x200002d0
 800153c:	40000800 	.word	0x40000800

08001540 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b08e      	sub	sp, #56	; 0x38
 8001544:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001546:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800154a:	2200      	movs	r2, #0
 800154c:	601a      	str	r2, [r3, #0]
 800154e:	605a      	str	r2, [r3, #4]
 8001550:	609a      	str	r2, [r3, #8]
 8001552:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001554:	f107 031c 	add.w	r3, r7, #28
 8001558:	2200      	movs	r2, #0
 800155a:	601a      	str	r2, [r3, #0]
 800155c:	605a      	str	r2, [r3, #4]
 800155e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001560:	463b      	mov	r3, r7
 8001562:	2200      	movs	r2, #0
 8001564:	601a      	str	r2, [r3, #0]
 8001566:	605a      	str	r2, [r3, #4]
 8001568:	609a      	str	r2, [r3, #8]
 800156a:	60da      	str	r2, [r3, #12]
 800156c:	611a      	str	r2, [r3, #16]
 800156e:	615a      	str	r2, [r3, #20]
 8001570:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001572:	4b2d      	ldr	r3, [pc, #180]	; (8001628 <MX_TIM5_Init+0xe8>)
 8001574:	4a2d      	ldr	r2, [pc, #180]	; (800162c <MX_TIM5_Init+0xec>)
 8001576:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001578:	4b2b      	ldr	r3, [pc, #172]	; (8001628 <MX_TIM5_Init+0xe8>)
 800157a:	2200      	movs	r2, #0
 800157c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800157e:	4b2a      	ldr	r3, [pc, #168]	; (8001628 <MX_TIM5_Init+0xe8>)
 8001580:	2200      	movs	r2, #0
 8001582:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001584:	4b28      	ldr	r3, [pc, #160]	; (8001628 <MX_TIM5_Init+0xe8>)
 8001586:	f04f 32ff 	mov.w	r2, #4294967295
 800158a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800158c:	4b26      	ldr	r3, [pc, #152]	; (8001628 <MX_TIM5_Init+0xe8>)
 800158e:	2200      	movs	r2, #0
 8001590:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001592:	4b25      	ldr	r3, [pc, #148]	; (8001628 <MX_TIM5_Init+0xe8>)
 8001594:	2200      	movs	r2, #0
 8001596:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001598:	4823      	ldr	r0, [pc, #140]	; (8001628 <MX_TIM5_Init+0xe8>)
 800159a:	f004 f802 	bl	80055a2 <HAL_TIM_Base_Init>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 80015a4:	f000 fbc0 	bl	8001d28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015ac:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80015ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015b2:	4619      	mov	r1, r3
 80015b4:	481c      	ldr	r0, [pc, #112]	; (8001628 <MX_TIM5_Init+0xe8>)
 80015b6:	f004 ff55 	bl	8006464 <HAL_TIM_ConfigClockSource>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 80015c0:	f000 fbb2 	bl	8001d28 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80015c4:	4818      	ldr	r0, [pc, #96]	; (8001628 <MX_TIM5_Init+0xe8>)
 80015c6:	f004 f91c 	bl	8005802 <HAL_TIM_PWM_Init>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d001      	beq.n	80015d4 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 80015d0:	f000 fbaa 	bl	8001d28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015d4:	2300      	movs	r3, #0
 80015d6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015d8:	2300      	movs	r3, #0
 80015da:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80015dc:	f107 031c 	add.w	r3, r7, #28
 80015e0:	4619      	mov	r1, r3
 80015e2:	4811      	ldr	r0, [pc, #68]	; (8001628 <MX_TIM5_Init+0xe8>)
 80015e4:	f005 fd18 	bl	8007018 <HAL_TIMEx_MasterConfigSynchronization>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 80015ee:	f000 fb9b 	bl	8001d28 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015f2:	2360      	movs	r3, #96	; 0x60
 80015f4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80015f6:	2300      	movs	r3, #0
 80015f8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015fa:	2300      	movs	r3, #0
 80015fc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015fe:	2300      	movs	r3, #0
 8001600:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001602:	463b      	mov	r3, r7
 8001604:	2200      	movs	r2, #0
 8001606:	4619      	mov	r1, r3
 8001608:	4807      	ldr	r0, [pc, #28]	; (8001628 <MX_TIM5_Init+0xe8>)
 800160a:	f004 fe17 	bl	800623c <HAL_TIM_PWM_ConfigChannel>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d001      	beq.n	8001618 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8001614:	f000 fb88 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001618:	4803      	ldr	r0, [pc, #12]	; (8001628 <MX_TIM5_Init+0xe8>)
 800161a:	f000 fe47 	bl	80022ac <HAL_TIM_MspPostInit>

}
 800161e:	bf00      	nop
 8001620:	3738      	adds	r7, #56	; 0x38
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	2000031c 	.word	0x2000031c
 800162c:	40000c00 	.word	0x40000c00

08001630 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b084      	sub	sp, #16
 8001634:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001636:	1d3b      	adds	r3, r7, #4
 8001638:	2200      	movs	r2, #0
 800163a:	601a      	str	r2, [r3, #0]
 800163c:	605a      	str	r2, [r3, #4]
 800163e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001640:	4b15      	ldr	r3, [pc, #84]	; (8001698 <MX_TIM6_Init+0x68>)
 8001642:	4a16      	ldr	r2, [pc, #88]	; (800169c <MX_TIM6_Init+0x6c>)
 8001644:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = TIM6_PSC_VALUE;
 8001646:	4b14      	ldr	r3, [pc, #80]	; (8001698 <MX_TIM6_Init+0x68>)
 8001648:	f240 32bf 	movw	r2, #959	; 0x3bf
 800164c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800164e:	4b12      	ldr	r3, [pc, #72]	; (8001698 <MX_TIM6_Init+0x68>)
 8001650:	2200      	movs	r2, #0
 8001652:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = TIM6_ARR_VALUE;
 8001654:	4b10      	ldr	r3, [pc, #64]	; (8001698 <MX_TIM6_Init+0x68>)
 8001656:	f240 32e7 	movw	r2, #999	; 0x3e7
 800165a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800165c:	4b0e      	ldr	r3, [pc, #56]	; (8001698 <MX_TIM6_Init+0x68>)
 800165e:	2200      	movs	r2, #0
 8001660:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001662:	480d      	ldr	r0, [pc, #52]	; (8001698 <MX_TIM6_Init+0x68>)
 8001664:	f003 ff9d 	bl	80055a2 <HAL_TIM_Base_Init>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d001      	beq.n	8001672 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800166e:	f000 fb5b 	bl	8001d28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001672:	2300      	movs	r3, #0
 8001674:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001676:	2300      	movs	r3, #0
 8001678:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800167a:	1d3b      	adds	r3, r7, #4
 800167c:	4619      	mov	r1, r3
 800167e:	4806      	ldr	r0, [pc, #24]	; (8001698 <MX_TIM6_Init+0x68>)
 8001680:	f005 fcca 	bl	8007018 <HAL_TIMEx_MasterConfigSynchronization>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d001      	beq.n	800168e <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 800168a:	f000 fb4d 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800168e:	bf00      	nop
 8001690:	3710      	adds	r7, #16
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	20000368 	.word	0x20000368
 800169c:	40001000 	.word	0x40001000

080016a0 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b09a      	sub	sp, #104	; 0x68
 80016a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016a6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80016aa:	2200      	movs	r2, #0
 80016ac:	601a      	str	r2, [r3, #0]
 80016ae:	605a      	str	r2, [r3, #4]
 80016b0:	609a      	str	r2, [r3, #8]
 80016b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016b4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80016b8:	2200      	movs	r2, #0
 80016ba:	601a      	str	r2, [r3, #0]
 80016bc:	605a      	str	r2, [r3, #4]
 80016be:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016c0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80016c4:	2200      	movs	r2, #0
 80016c6:	601a      	str	r2, [r3, #0]
 80016c8:	605a      	str	r2, [r3, #4]
 80016ca:	609a      	str	r2, [r3, #8]
 80016cc:	60da      	str	r2, [r3, #12]
 80016ce:	611a      	str	r2, [r3, #16]
 80016d0:	615a      	str	r2, [r3, #20]
 80016d2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80016d4:	1d3b      	adds	r3, r7, #4
 80016d6:	222c      	movs	r2, #44	; 0x2c
 80016d8:	2100      	movs	r1, #0
 80016da:	4618      	mov	r0, r3
 80016dc:	f006 fbae 	bl	8007e3c <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80016e0:	4b56      	ldr	r3, [pc, #344]	; (800183c <MX_TIM8_Init+0x19c>)
 80016e2:	4a57      	ldr	r2, [pc, #348]	; (8001840 <MX_TIM8_Init+0x1a0>)
 80016e4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = TIM8_PSC_VALUE;
 80016e6:	4b55      	ldr	r3, [pc, #340]	; (800183c <MX_TIM8_Init+0x19c>)
 80016e8:	f240 32bf 	movw	r2, #959	; 0x3bf
 80016ec:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016ee:	4b53      	ldr	r3, [pc, #332]	; (800183c <MX_TIM8_Init+0x19c>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = TIM8_ARR_VALUE;
 80016f4:	4b51      	ldr	r3, [pc, #324]	; (800183c <MX_TIM8_Init+0x19c>)
 80016f6:	f240 128f 	movw	r2, #399	; 0x18f
 80016fa:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016fc:	4b4f      	ldr	r3, [pc, #316]	; (800183c <MX_TIM8_Init+0x19c>)
 80016fe:	2200      	movs	r2, #0
 8001700:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001702:	4b4e      	ldr	r3, [pc, #312]	; (800183c <MX_TIM8_Init+0x19c>)
 8001704:	2200      	movs	r2, #0
 8001706:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001708:	4b4c      	ldr	r3, [pc, #304]	; (800183c <MX_TIM8_Init+0x19c>)
 800170a:	2200      	movs	r2, #0
 800170c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800170e:	484b      	ldr	r0, [pc, #300]	; (800183c <MX_TIM8_Init+0x19c>)
 8001710:	f003 ff47 	bl	80055a2 <HAL_TIM_Base_Init>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d001      	beq.n	800171e <MX_TIM8_Init+0x7e>
  {
    Error_Handler();
 800171a:	f000 fb05 	bl	8001d28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800171e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001722:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001724:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001728:	4619      	mov	r1, r3
 800172a:	4844      	ldr	r0, [pc, #272]	; (800183c <MX_TIM8_Init+0x19c>)
 800172c:	f004 fe9a 	bl	8006464 <HAL_TIM_ConfigClockSource>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <MX_TIM8_Init+0x9a>
  {
    Error_Handler();
 8001736:	f000 faf7 	bl	8001d28 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800173a:	4840      	ldr	r0, [pc, #256]	; (800183c <MX_TIM8_Init+0x19c>)
 800173c:	f004 f861 	bl	8005802 <HAL_TIM_PWM_Init>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <MX_TIM8_Init+0xaa>
  {
    Error_Handler();
 8001746:	f000 faef 	bl	8001d28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800174a:	2300      	movs	r3, #0
 800174c:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800174e:	2300      	movs	r3, #0
 8001750:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001752:	2300      	movs	r3, #0
 8001754:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001756:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800175a:	4619      	mov	r1, r3
 800175c:	4837      	ldr	r0, [pc, #220]	; (800183c <MX_TIM8_Init+0x19c>)
 800175e:	f005 fc5b 	bl	8007018 <HAL_TIMEx_MasterConfigSynchronization>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <MX_TIM8_Init+0xcc>
  {
    Error_Handler();
 8001768:	f000 fade 	bl	8001d28 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800176c:	2360      	movs	r3, #96	; 0x60
 800176e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8001770:	2300      	movs	r3, #0
 8001772:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001774:	2300      	movs	r3, #0
 8001776:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001778:	2300      	movs	r3, #0
 800177a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800177c:	2300      	movs	r3, #0
 800177e:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001780:	2300      	movs	r3, #0
 8001782:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001784:	2300      	movs	r3, #0
 8001786:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001788:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800178c:	2200      	movs	r2, #0
 800178e:	4619      	mov	r1, r3
 8001790:	482a      	ldr	r0, [pc, #168]	; (800183c <MX_TIM8_Init+0x19c>)
 8001792:	f004 fd53 	bl	800623c <HAL_TIM_PWM_ConfigChannel>
 8001796:	4603      	mov	r3, r0
 8001798:	2b00      	cmp	r3, #0
 800179a:	d001      	beq.n	80017a0 <MX_TIM8_Init+0x100>
  {
    Error_Handler();
 800179c:	f000 fac4 	bl	8001d28 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80017a0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80017a4:	2204      	movs	r2, #4
 80017a6:	4619      	mov	r1, r3
 80017a8:	4824      	ldr	r0, [pc, #144]	; (800183c <MX_TIM8_Init+0x19c>)
 80017aa:	f004 fd47 	bl	800623c <HAL_TIM_PWM_ConfigChannel>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <MX_TIM8_Init+0x118>
  {
    Error_Handler();
 80017b4:	f000 fab8 	bl	8001d28 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80017b8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80017bc:	2208      	movs	r2, #8
 80017be:	4619      	mov	r1, r3
 80017c0:	481e      	ldr	r0, [pc, #120]	; (800183c <MX_TIM8_Init+0x19c>)
 80017c2:	f004 fd3b 	bl	800623c <HAL_TIM_PWM_ConfigChannel>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d001      	beq.n	80017d0 <MX_TIM8_Init+0x130>
  {
    Error_Handler();
 80017cc:	f000 faac 	bl	8001d28 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80017d0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80017d4:	220c      	movs	r2, #12
 80017d6:	4619      	mov	r1, r3
 80017d8:	4818      	ldr	r0, [pc, #96]	; (800183c <MX_TIM8_Init+0x19c>)
 80017da:	f004 fd2f 	bl	800623c <HAL_TIM_PWM_ConfigChannel>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d001      	beq.n	80017e8 <MX_TIM8_Init+0x148>
  {
    Error_Handler();
 80017e4:	f000 faa0 	bl	8001d28 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80017e8:	2300      	movs	r3, #0
 80017ea:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80017ec:	2300      	movs	r3, #0
 80017ee:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80017f0:	2300      	movs	r3, #0
 80017f2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80017f4:	2300      	movs	r3, #0
 80017f6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80017f8:	2300      	movs	r3, #0
 80017fa:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80017fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001800:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001802:	2300      	movs	r3, #0
 8001804:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001806:	2300      	movs	r3, #0
 8001808:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800180a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800180e:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001810:	2300      	movs	r3, #0
 8001812:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001814:	2300      	movs	r3, #0
 8001816:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001818:	1d3b      	adds	r3, r7, #4
 800181a:	4619      	mov	r1, r3
 800181c:	4807      	ldr	r0, [pc, #28]	; (800183c <MX_TIM8_Init+0x19c>)
 800181e:	f005 fc89 	bl	8007134 <HAL_TIMEx_ConfigBreakDeadTime>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d001      	beq.n	800182c <MX_TIM8_Init+0x18c>
  {
    Error_Handler();
 8001828:	f000 fa7e 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800182c:	4803      	ldr	r0, [pc, #12]	; (800183c <MX_TIM8_Init+0x19c>)
 800182e:	f000 fd3d 	bl	80022ac <HAL_TIM_MspPostInit>

}
 8001832:	bf00      	nop
 8001834:	3768      	adds	r7, #104	; 0x68
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	200003b4 	.word	0x200003b4
 8001840:	40010400 	.word	0x40010400

08001844 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b088      	sub	sp, #32
 8001848:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800184a:	1d3b      	adds	r3, r7, #4
 800184c:	2200      	movs	r2, #0
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	605a      	str	r2, [r3, #4]
 8001852:	609a      	str	r2, [r3, #8]
 8001854:	60da      	str	r2, [r3, #12]
 8001856:	611a      	str	r2, [r3, #16]
 8001858:	615a      	str	r2, [r3, #20]
 800185a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 800185c:	4b1f      	ldr	r3, [pc, #124]	; (80018dc <MX_TIM9_Init+0x98>)
 800185e:	4a20      	ldr	r2, [pc, #128]	; (80018e0 <MX_TIM9_Init+0x9c>)
 8001860:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8001862:	4b1e      	ldr	r3, [pc, #120]	; (80018dc <MX_TIM9_Init+0x98>)
 8001864:	2200      	movs	r2, #0
 8001866:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001868:	4b1c      	ldr	r3, [pc, #112]	; (80018dc <MX_TIM9_Init+0x98>)
 800186a:	2200      	movs	r2, #0
 800186c:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 800186e:	4b1b      	ldr	r3, [pc, #108]	; (80018dc <MX_TIM9_Init+0x98>)
 8001870:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001874:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001876:	4b19      	ldr	r3, [pc, #100]	; (80018dc <MX_TIM9_Init+0x98>)
 8001878:	2200      	movs	r2, #0
 800187a:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800187c:	4b17      	ldr	r3, [pc, #92]	; (80018dc <MX_TIM9_Init+0x98>)
 800187e:	2200      	movs	r2, #0
 8001880:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8001882:	4816      	ldr	r0, [pc, #88]	; (80018dc <MX_TIM9_Init+0x98>)
 8001884:	f003 ffbd 	bl	8005802 <HAL_TIM_PWM_Init>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d001      	beq.n	8001892 <MX_TIM9_Init+0x4e>
  {
    Error_Handler();
 800188e:	f000 fa4b 	bl	8001d28 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001892:	2360      	movs	r3, #96	; 0x60
 8001894:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001896:	2300      	movs	r3, #0
 8001898:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800189a:	2300      	movs	r3, #0
 800189c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800189e:	2300      	movs	r3, #0
 80018a0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018a2:	1d3b      	adds	r3, r7, #4
 80018a4:	2200      	movs	r2, #0
 80018a6:	4619      	mov	r1, r3
 80018a8:	480c      	ldr	r0, [pc, #48]	; (80018dc <MX_TIM9_Init+0x98>)
 80018aa:	f004 fcc7 	bl	800623c <HAL_TIM_PWM_ConfigChannel>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d001      	beq.n	80018b8 <MX_TIM9_Init+0x74>
  {
    Error_Handler();
 80018b4:	f000 fa38 	bl	8001d28 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80018b8:	1d3b      	adds	r3, r7, #4
 80018ba:	2204      	movs	r2, #4
 80018bc:	4619      	mov	r1, r3
 80018be:	4807      	ldr	r0, [pc, #28]	; (80018dc <MX_TIM9_Init+0x98>)
 80018c0:	f004 fcbc 	bl	800623c <HAL_TIM_PWM_ConfigChannel>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d001      	beq.n	80018ce <MX_TIM9_Init+0x8a>
  {
    Error_Handler();
 80018ca:	f000 fa2d 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 80018ce:	4803      	ldr	r0, [pc, #12]	; (80018dc <MX_TIM9_Init+0x98>)
 80018d0:	f000 fcec 	bl	80022ac <HAL_TIM_MspPostInit>

}
 80018d4:	bf00      	nop
 80018d6:	3720      	adds	r7, #32
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	20000400 	.word	0x20000400
 80018e0:	40014000 	.word	0x40014000

080018e4 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80018e8:	4b14      	ldr	r3, [pc, #80]	; (800193c <MX_UART4_Init+0x58>)
 80018ea:	4a15      	ldr	r2, [pc, #84]	; (8001940 <MX_UART4_Init+0x5c>)
 80018ec:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 80018ee:	4b13      	ldr	r3, [pc, #76]	; (800193c <MX_UART4_Init+0x58>)
 80018f0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80018f4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80018f6:	4b11      	ldr	r3, [pc, #68]	; (800193c <MX_UART4_Init+0x58>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80018fc:	4b0f      	ldr	r3, [pc, #60]	; (800193c <MX_UART4_Init+0x58>)
 80018fe:	2200      	movs	r2, #0
 8001900:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001902:	4b0e      	ldr	r3, [pc, #56]	; (800193c <MX_UART4_Init+0x58>)
 8001904:	2200      	movs	r2, #0
 8001906:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001908:	4b0c      	ldr	r3, [pc, #48]	; (800193c <MX_UART4_Init+0x58>)
 800190a:	220c      	movs	r2, #12
 800190c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800190e:	4b0b      	ldr	r3, [pc, #44]	; (800193c <MX_UART4_Init+0x58>)
 8001910:	2200      	movs	r2, #0
 8001912:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001914:	4b09      	ldr	r3, [pc, #36]	; (800193c <MX_UART4_Init+0x58>)
 8001916:	2200      	movs	r2, #0
 8001918:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800191a:	4b08      	ldr	r3, [pc, #32]	; (800193c <MX_UART4_Init+0x58>)
 800191c:	2200      	movs	r2, #0
 800191e:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001920:	4b06      	ldr	r3, [pc, #24]	; (800193c <MX_UART4_Init+0x58>)
 8001922:	2200      	movs	r2, #0
 8001924:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001926:	4805      	ldr	r0, [pc, #20]	; (800193c <MX_UART4_Init+0x58>)
 8001928:	f005 fca0 	bl	800726c <HAL_UART_Init>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 8001932:	f000 f9f9 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001936:	bf00      	nop
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	2000044c 	.word	0x2000044c
 8001940:	40004c00 	.word	0x40004c00

08001944 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001948:	4b14      	ldr	r3, [pc, #80]	; (800199c <MX_UART5_Init+0x58>)
 800194a:	4a15      	ldr	r2, [pc, #84]	; (80019a0 <MX_UART5_Init+0x5c>)
 800194c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 800194e:	4b13      	ldr	r3, [pc, #76]	; (800199c <MX_UART5_Init+0x58>)
 8001950:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001954:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001956:	4b11      	ldr	r3, [pc, #68]	; (800199c <MX_UART5_Init+0x58>)
 8001958:	2200      	movs	r2, #0
 800195a:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800195c:	4b0f      	ldr	r3, [pc, #60]	; (800199c <MX_UART5_Init+0x58>)
 800195e:	2200      	movs	r2, #0
 8001960:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001962:	4b0e      	ldr	r3, [pc, #56]	; (800199c <MX_UART5_Init+0x58>)
 8001964:	2200      	movs	r2, #0
 8001966:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001968:	4b0c      	ldr	r3, [pc, #48]	; (800199c <MX_UART5_Init+0x58>)
 800196a:	220c      	movs	r2, #12
 800196c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800196e:	4b0b      	ldr	r3, [pc, #44]	; (800199c <MX_UART5_Init+0x58>)
 8001970:	2200      	movs	r2, #0
 8001972:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001974:	4b09      	ldr	r3, [pc, #36]	; (800199c <MX_UART5_Init+0x58>)
 8001976:	2200      	movs	r2, #0
 8001978:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800197a:	4b08      	ldr	r3, [pc, #32]	; (800199c <MX_UART5_Init+0x58>)
 800197c:	2200      	movs	r2, #0
 800197e:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001980:	4b06      	ldr	r3, [pc, #24]	; (800199c <MX_UART5_Init+0x58>)
 8001982:	2200      	movs	r2, #0
 8001984:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001986:	4805      	ldr	r0, [pc, #20]	; (800199c <MX_UART5_Init+0x58>)
 8001988:	f005 fc70 	bl	800726c <HAL_UART_Init>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <MX_UART5_Init+0x52>
  {
    Error_Handler();
 8001992:	f000 f9c9 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001996:	bf00      	nop
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	200004d4 	.word	0x200004d4
 80019a0:	40005000 	.word	0x40005000

080019a4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80019a8:	4b14      	ldr	r3, [pc, #80]	; (80019fc <MX_USART1_UART_Init+0x58>)
 80019aa:	4a15      	ldr	r2, [pc, #84]	; (8001a00 <MX_USART1_UART_Init+0x5c>)
 80019ac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80019ae:	4b13      	ldr	r3, [pc, #76]	; (80019fc <MX_USART1_UART_Init+0x58>)
 80019b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019b4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80019b6:	4b11      	ldr	r3, [pc, #68]	; (80019fc <MX_USART1_UART_Init+0x58>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80019bc:	4b0f      	ldr	r3, [pc, #60]	; (80019fc <MX_USART1_UART_Init+0x58>)
 80019be:	2200      	movs	r2, #0
 80019c0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80019c2:	4b0e      	ldr	r3, [pc, #56]	; (80019fc <MX_USART1_UART_Init+0x58>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80019c8:	4b0c      	ldr	r3, [pc, #48]	; (80019fc <MX_USART1_UART_Init+0x58>)
 80019ca:	220c      	movs	r2, #12
 80019cc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019ce:	4b0b      	ldr	r3, [pc, #44]	; (80019fc <MX_USART1_UART_Init+0x58>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80019d4:	4b09      	ldr	r3, [pc, #36]	; (80019fc <MX_USART1_UART_Init+0x58>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80019da:	4b08      	ldr	r3, [pc, #32]	; (80019fc <MX_USART1_UART_Init+0x58>)
 80019dc:	2200      	movs	r2, #0
 80019de:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019e0:	4b06      	ldr	r3, [pc, #24]	; (80019fc <MX_USART1_UART_Init+0x58>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80019e6:	4805      	ldr	r0, [pc, #20]	; (80019fc <MX_USART1_UART_Init+0x58>)
 80019e8:	f005 fc40 	bl	800726c <HAL_UART_Init>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80019f2:	f000 f999 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80019f6:	bf00      	nop
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	2000055c 	.word	0x2000055c
 8001a00:	40011000 	.word	0x40011000

08001a04 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a08:	4b13      	ldr	r3, [pc, #76]	; (8001a58 <MX_USART2_UART_Init+0x54>)
 8001a0a:	4a14      	ldr	r2, [pc, #80]	; (8001a5c <MX_USART2_UART_Init+0x58>)
 8001a0c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1000000;
 8001a0e:	4b12      	ldr	r3, [pc, #72]	; (8001a58 <MX_USART2_UART_Init+0x54>)
 8001a10:	4a13      	ldr	r2, [pc, #76]	; (8001a60 <MX_USART2_UART_Init+0x5c>)
 8001a12:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a14:	4b10      	ldr	r3, [pc, #64]	; (8001a58 <MX_USART2_UART_Init+0x54>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a1a:	4b0f      	ldr	r3, [pc, #60]	; (8001a58 <MX_USART2_UART_Init+0x54>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a20:	4b0d      	ldr	r3, [pc, #52]	; (8001a58 <MX_USART2_UART_Init+0x54>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a26:	4b0c      	ldr	r3, [pc, #48]	; (8001a58 <MX_USART2_UART_Init+0x54>)
 8001a28:	220c      	movs	r2, #12
 8001a2a:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a2c:	4b0a      	ldr	r3, [pc, #40]	; (8001a58 <MX_USART2_UART_Init+0x54>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a32:	4b09      	ldr	r3, [pc, #36]	; (8001a58 <MX_USART2_UART_Init+0x54>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a38:	4b07      	ldr	r3, [pc, #28]	; (8001a58 <MX_USART2_UART_Init+0x54>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a3e:	4b06      	ldr	r3, [pc, #24]	; (8001a58 <MX_USART2_UART_Init+0x54>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a44:	4804      	ldr	r0, [pc, #16]	; (8001a58 <MX_USART2_UART_Init+0x54>)
 8001a46:	f005 fc11 	bl	800726c <HAL_UART_Init>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d001      	beq.n	8001a54 <MX_USART2_UART_Init+0x50>
  {
    Error_Handler();
 8001a50:	f000 f96a 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a54:	bf00      	nop
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	200005e4 	.word	0x200005e4
 8001a5c:	40004400 	.word	0x40004400
 8001a60:	000f4240 	.word	0x000f4240

08001a64 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001a68:	4b14      	ldr	r3, [pc, #80]	; (8001abc <MX_USART3_UART_Init+0x58>)
 8001a6a:	4a15      	ldr	r2, [pc, #84]	; (8001ac0 <MX_USART3_UART_Init+0x5c>)
 8001a6c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001a6e:	4b13      	ldr	r3, [pc, #76]	; (8001abc <MX_USART3_UART_Init+0x58>)
 8001a70:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a74:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001a76:	4b11      	ldr	r3, [pc, #68]	; (8001abc <MX_USART3_UART_Init+0x58>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001a7c:	4b0f      	ldr	r3, [pc, #60]	; (8001abc <MX_USART3_UART_Init+0x58>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001a82:	4b0e      	ldr	r3, [pc, #56]	; (8001abc <MX_USART3_UART_Init+0x58>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001a88:	4b0c      	ldr	r3, [pc, #48]	; (8001abc <MX_USART3_UART_Init+0x58>)
 8001a8a:	220c      	movs	r2, #12
 8001a8c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a8e:	4b0b      	ldr	r3, [pc, #44]	; (8001abc <MX_USART3_UART_Init+0x58>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a94:	4b09      	ldr	r3, [pc, #36]	; (8001abc <MX_USART3_UART_Init+0x58>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a9a:	4b08      	ldr	r3, [pc, #32]	; (8001abc <MX_USART3_UART_Init+0x58>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001aa0:	4b06      	ldr	r3, [pc, #24]	; (8001abc <MX_USART3_UART_Init+0x58>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001aa6:	4805      	ldr	r0, [pc, #20]	; (8001abc <MX_USART3_UART_Init+0x58>)
 8001aa8:	f005 fbe0 	bl	800726c <HAL_UART_Init>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d001      	beq.n	8001ab6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001ab2:	f000 f939 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001ab6:	bf00      	nop
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	2000066c 	.word	0x2000066c
 8001ac0:	40004800 	.word	0x40004800

08001ac4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b08e      	sub	sp, #56	; 0x38
 8001ac8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ace:	2200      	movs	r2, #0
 8001ad0:	601a      	str	r2, [r3, #0]
 8001ad2:	605a      	str	r2, [r3, #4]
 8001ad4:	609a      	str	r2, [r3, #8]
 8001ad6:	60da      	str	r2, [r3, #12]
 8001ad8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ada:	4b8c      	ldr	r3, [pc, #560]	; (8001d0c <MX_GPIO_Init+0x248>)
 8001adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ade:	4a8b      	ldr	r2, [pc, #556]	; (8001d0c <MX_GPIO_Init+0x248>)
 8001ae0:	f043 0310 	orr.w	r3, r3, #16
 8001ae4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ae6:	4b89      	ldr	r3, [pc, #548]	; (8001d0c <MX_GPIO_Init+0x248>)
 8001ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aea:	f003 0310 	and.w	r3, r3, #16
 8001aee:	623b      	str	r3, [r7, #32]
 8001af0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001af2:	4b86      	ldr	r3, [pc, #536]	; (8001d0c <MX_GPIO_Init+0x248>)
 8001af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af6:	4a85      	ldr	r2, [pc, #532]	; (8001d0c <MX_GPIO_Init+0x248>)
 8001af8:	f043 0304 	orr.w	r3, r3, #4
 8001afc:	6313      	str	r3, [r2, #48]	; 0x30
 8001afe:	4b83      	ldr	r3, [pc, #524]	; (8001d0c <MX_GPIO_Init+0x248>)
 8001b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b02:	f003 0304 	and.w	r3, r3, #4
 8001b06:	61fb      	str	r3, [r7, #28]
 8001b08:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001b0a:	4b80      	ldr	r3, [pc, #512]	; (8001d0c <MX_GPIO_Init+0x248>)
 8001b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0e:	4a7f      	ldr	r2, [pc, #508]	; (8001d0c <MX_GPIO_Init+0x248>)
 8001b10:	f043 0320 	orr.w	r3, r3, #32
 8001b14:	6313      	str	r3, [r2, #48]	; 0x30
 8001b16:	4b7d      	ldr	r3, [pc, #500]	; (8001d0c <MX_GPIO_Init+0x248>)
 8001b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b1a:	f003 0320 	and.w	r3, r3, #32
 8001b1e:	61bb      	str	r3, [r7, #24]
 8001b20:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b22:	4b7a      	ldr	r3, [pc, #488]	; (8001d0c <MX_GPIO_Init+0x248>)
 8001b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b26:	4a79      	ldr	r2, [pc, #484]	; (8001d0c <MX_GPIO_Init+0x248>)
 8001b28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b2e:	4b77      	ldr	r3, [pc, #476]	; (8001d0c <MX_GPIO_Init+0x248>)
 8001b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b36:	617b      	str	r3, [r7, #20]
 8001b38:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b3a:	4b74      	ldr	r3, [pc, #464]	; (8001d0c <MX_GPIO_Init+0x248>)
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3e:	4a73      	ldr	r2, [pc, #460]	; (8001d0c <MX_GPIO_Init+0x248>)
 8001b40:	f043 0301 	orr.w	r3, r3, #1
 8001b44:	6313      	str	r3, [r2, #48]	; 0x30
 8001b46:	4b71      	ldr	r3, [pc, #452]	; (8001d0c <MX_GPIO_Init+0x248>)
 8001b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4a:	f003 0301 	and.w	r3, r3, #1
 8001b4e:	613b      	str	r3, [r7, #16]
 8001b50:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b52:	4b6e      	ldr	r3, [pc, #440]	; (8001d0c <MX_GPIO_Init+0x248>)
 8001b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b56:	4a6d      	ldr	r2, [pc, #436]	; (8001d0c <MX_GPIO_Init+0x248>)
 8001b58:	f043 0302 	orr.w	r3, r3, #2
 8001b5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b5e:	4b6b      	ldr	r3, [pc, #428]	; (8001d0c <MX_GPIO_Init+0x248>)
 8001b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b62:	f003 0302 	and.w	r3, r3, #2
 8001b66:	60fb      	str	r3, [r7, #12]
 8001b68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b6a:	4b68      	ldr	r3, [pc, #416]	; (8001d0c <MX_GPIO_Init+0x248>)
 8001b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b6e:	4a67      	ldr	r2, [pc, #412]	; (8001d0c <MX_GPIO_Init+0x248>)
 8001b70:	f043 0308 	orr.w	r3, r3, #8
 8001b74:	6313      	str	r3, [r2, #48]	; 0x30
 8001b76:	4b65      	ldr	r3, [pc, #404]	; (8001d0c <MX_GPIO_Init+0x248>)
 8001b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b7a:	f003 0308 	and.w	r3, r3, #8
 8001b7e:	60bb      	str	r3, [r7, #8]
 8001b80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001b82:	4b62      	ldr	r3, [pc, #392]	; (8001d0c <MX_GPIO_Init+0x248>)
 8001b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b86:	4a61      	ldr	r2, [pc, #388]	; (8001d0c <MX_GPIO_Init+0x248>)
 8001b88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b8e:	4b5f      	ldr	r3, [pc, #380]	; (8001d0c <MX_GPIO_Init+0x248>)
 8001b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b96:	607b      	str	r3, [r7, #4]
 8001b98:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_OUT_SPI_CS_SDCARD_Pin|GPIO_OUT_SPI_CS_LCD_Pin, GPIO_PIN_RESET);
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	2118      	movs	r1, #24
 8001b9e:	485c      	ldr	r0, [pc, #368]	; (8001d10 <MX_GPIO_Init+0x24c>)
 8001ba0:	f001 fcee 	bl	8003580 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	f244 0181 	movw	r1, #16513	; 0x4081
 8001baa:	485a      	ldr	r0, [pc, #360]	; (8001d14 <MX_GPIO_Init+0x250>)
 8001bac:	f001 fce8 	bl	8003580 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	2140      	movs	r1, #64	; 0x40
 8001bb4:	4858      	ldr	r0, [pc, #352]	; (8001d18 <MX_GPIO_Init+0x254>)
 8001bb6:	f001 fce3 	bl	8003580 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GPIO_OUT_SPI_CS_SDCARD_Pin GPIO_OUT_SPI_CS_LCD_Pin */
  GPIO_InitStruct.Pin = GPIO_OUT_SPI_CS_SDCARD_Pin|GPIO_OUT_SPI_CS_LCD_Pin;
 8001bba:	2318      	movs	r3, #24
 8001bbc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001bca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bce:	4619      	mov	r1, r3
 8001bd0:	484f      	ldr	r0, [pc, #316]	; (8001d10 <MX_GPIO_Init+0x24c>)
 8001bd2:	f001 fb29 	bl	8003228 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_EXTI2_PROXY_TOF_SENS_IRQ_Pin GPIO_EXTI3_IMU_IRQ_Pin GPIO_EXTI4_KPAD_IRQ_Pin GPIO_EXTI8_USER_BUT1_IRQ_Pin
                           GPIO_EXTI9_USER_BUT2_IRQ_Pin GPIO_EXTI10_BUMP1_IRQ_Pin GPIO_EXTI11_BUMP2_IRQ_Pin GPIO_EXTI12_BUMP3_IRQ_Pin
                           GPIO_EXTI13_BUMP4_IRQ_Pin */
  GPIO_InitStruct.Pin = GPIO_EXTI2_PROXY_TOF_SENS_IRQ_Pin|GPIO_EXTI3_IMU_IRQ_Pin|GPIO_EXTI4_KPAD_IRQ_Pin|GPIO_EXTI8_USER_BUT1_IRQ_Pin
 8001bd6:	f643 731c 	movw	r3, #16156	; 0x3f1c
 8001bda:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_EXTI9_USER_BUT2_IRQ_Pin|GPIO_EXTI10_BUMP1_IRQ_Pin|GPIO_EXTI11_BUMP2_IRQ_Pin|GPIO_EXTI12_BUMP3_IRQ_Pin
                          |GPIO_EXTI13_BUMP4_IRQ_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001bdc:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001be0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be2:	2300      	movs	r3, #0
 8001be4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001be6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bea:	4619      	mov	r1, r3
 8001bec:	484b      	ldr	r0, [pc, #300]	; (8001d1c <MX_GPIO_Init+0x258>)
 8001bee:	f001 fb1b 	bl	8003228 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001bf2:	2332      	movs	r3, #50	; 0x32
 8001bf4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf6:	2302      	movs	r3, #2
 8001bf8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bfe:	2303      	movs	r3, #3
 8001c00:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001c02:	230b      	movs	r3, #11
 8001c04:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	4844      	ldr	r0, [pc, #272]	; (8001d20 <MX_GPIO_Init+0x25c>)
 8001c0e:	f001 fb0b 	bl	8003228 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001c12:	2386      	movs	r3, #134	; 0x86
 8001c14:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c16:	2302      	movs	r3, #2
 8001c18:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001c22:	230b      	movs	r3, #11
 8001c24:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	483d      	ldr	r0, [pc, #244]	; (8001d24 <MX_GPIO_Init+0x260>)
 8001c2e:	f001 fafb 	bl	8003228 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001c32:	f244 0381 	movw	r3, #16513	; 0x4081
 8001c36:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c38:	2301      	movs	r3, #1
 8001c3a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c40:	2300      	movs	r3, #0
 8001c42:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c44:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c48:	4619      	mov	r1, r3
 8001c4a:	4832      	ldr	r0, [pc, #200]	; (8001d14 <MX_GPIO_Init+0x250>)
 8001c4c:	f001 faec 	bl	8003228 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001c50:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c54:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c56:	2302      	movs	r3, #2
 8001c58:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c5e:	2303      	movs	r3, #3
 8001c60:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001c62:	230b      	movs	r3, #11
 8001c64:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001c66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c6a:	4619      	mov	r1, r3
 8001c6c:	4829      	ldr	r0, [pc, #164]	; (8001d14 <MX_GPIO_Init+0x250>)
 8001c6e:	f001 fadb 	bl	8003228 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001c72:	2340      	movs	r3, #64	; 0x40
 8001c74:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c76:	2301      	movs	r3, #1
 8001c78:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001c82:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c86:	4619      	mov	r1, r3
 8001c88:	4823      	ldr	r0, [pc, #140]	; (8001d18 <MX_GPIO_Init+0x254>)
 8001c8a:	f001 facd 	bl	8003228 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001c8e:	2380      	movs	r3, #128	; 0x80
 8001c90:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c92:	2300      	movs	r3, #0
 8001c94:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c96:	2300      	movs	r3, #0
 8001c98:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001c9a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	481d      	ldr	r0, [pc, #116]	; (8001d18 <MX_GPIO_Init+0x254>)
 8001ca2:	f001 fac1 	bl	8003228 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001ca6:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001caa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cac:	2302      	movs	r3, #2
 8001cae:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cb4:	2303      	movs	r3, #3
 8001cb6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001cb8:	230a      	movs	r3, #10
 8001cba:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cbc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	4818      	ldr	r0, [pc, #96]	; (8001d24 <MX_GPIO_Init+0x260>)
 8001cc4:	f001 fab0 	bl	8003228 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001cc8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ccc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001cd6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cda:	4619      	mov	r1, r3
 8001cdc:	4811      	ldr	r0, [pc, #68]	; (8001d24 <MX_GPIO_Init+0x260>)
 8001cde:	f001 faa3 	bl	8003228 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001ce2:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001ce6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ce8:	2302      	movs	r3, #2
 8001cea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cec:	2300      	movs	r3, #0
 8001cee:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cf0:	2303      	movs	r3, #3
 8001cf2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001cf4:	230b      	movs	r3, #11
 8001cf6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001cf8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	4806      	ldr	r0, [pc, #24]	; (8001d18 <MX_GPIO_Init+0x254>)
 8001d00:	f001 fa92 	bl	8003228 <HAL_GPIO_Init>

}
 8001d04:	bf00      	nop
 8001d06:	3738      	adds	r7, #56	; 0x38
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	40023800 	.word	0x40023800
 8001d10:	40021000 	.word	0x40021000
 8001d14:	40020400 	.word	0x40020400
 8001d18:	40021800 	.word	0x40021800
 8001d1c:	40021400 	.word	0x40021400
 8001d20:	40020800 	.word	0x40020800
 8001d24:	40020000 	.word	0x40020000

08001d28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d2c:	b672      	cpsid	i
}
 8001d2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d30:	e7fe      	b.n	8001d30 <Error_Handler+0x8>
	...

08001d34 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001d3a:	4b0f      	ldr	r3, [pc, #60]	; (8001d78 <HAL_MspInit+0x44>)
 8001d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3e:	4a0e      	ldr	r2, [pc, #56]	; (8001d78 <HAL_MspInit+0x44>)
 8001d40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d44:	6413      	str	r3, [r2, #64]	; 0x40
 8001d46:	4b0c      	ldr	r3, [pc, #48]	; (8001d78 <HAL_MspInit+0x44>)
 8001d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d4e:	607b      	str	r3, [r7, #4]
 8001d50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d52:	4b09      	ldr	r3, [pc, #36]	; (8001d78 <HAL_MspInit+0x44>)
 8001d54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d56:	4a08      	ldr	r2, [pc, #32]	; (8001d78 <HAL_MspInit+0x44>)
 8001d58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d5c:	6453      	str	r3, [r2, #68]	; 0x44
 8001d5e:	4b06      	ldr	r3, [pc, #24]	; (8001d78 <HAL_MspInit+0x44>)
 8001d60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d66:	603b      	str	r3, [r7, #0]
 8001d68:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d6a:	bf00      	nop
 8001d6c:	370c      	adds	r7, #12
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr
 8001d76:	bf00      	nop
 8001d78:	40023800 	.word	0x40023800

08001d7c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b08a      	sub	sp, #40	; 0x28
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d84:	f107 0314 	add.w	r3, r7, #20
 8001d88:	2200      	movs	r2, #0
 8001d8a:	601a      	str	r2, [r3, #0]
 8001d8c:	605a      	str	r2, [r3, #4]
 8001d8e:	609a      	str	r2, [r3, #8]
 8001d90:	60da      	str	r2, [r3, #12]
 8001d92:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a15      	ldr	r2, [pc, #84]	; (8001df0 <HAL_ADC_MspInit+0x74>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d123      	bne.n	8001de6 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001d9e:	4b15      	ldr	r3, [pc, #84]	; (8001df4 <HAL_ADC_MspInit+0x78>)
 8001da0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001da2:	4a14      	ldr	r2, [pc, #80]	; (8001df4 <HAL_ADC_MspInit+0x78>)
 8001da4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001da8:	6453      	str	r3, [r2, #68]	; 0x44
 8001daa:	4b12      	ldr	r3, [pc, #72]	; (8001df4 <HAL_ADC_MspInit+0x78>)
 8001dac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001db2:	613b      	str	r3, [r7, #16]
 8001db4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001db6:	4b0f      	ldr	r3, [pc, #60]	; (8001df4 <HAL_ADC_MspInit+0x78>)
 8001db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dba:	4a0e      	ldr	r2, [pc, #56]	; (8001df4 <HAL_ADC_MspInit+0x78>)
 8001dbc:	f043 0301 	orr.w	r3, r3, #1
 8001dc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001dc2:	4b0c      	ldr	r3, [pc, #48]	; (8001df4 <HAL_ADC_MspInit+0x78>)
 8001dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc6:	f003 0301 	and.w	r3, r3, #1
 8001dca:	60fb      	str	r3, [r7, #12]
 8001dcc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = ADC1_IN3_IR_DIST_SENS_Pin;
 8001dce:	2308      	movs	r3, #8
 8001dd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001dd2:	2303      	movs	r3, #3
 8001dd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC1_IN3_IR_DIST_SENS_GPIO_Port, &GPIO_InitStruct);
 8001dda:	f107 0314 	add.w	r3, r7, #20
 8001dde:	4619      	mov	r1, r3
 8001de0:	4805      	ldr	r0, [pc, #20]	; (8001df8 <HAL_ADC_MspInit+0x7c>)
 8001de2:	f001 fa21 	bl	8003228 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001de6:	bf00      	nop
 8001de8:	3728      	adds	r7, #40	; 0x28
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	40012000 	.word	0x40012000
 8001df4:	40023800 	.word	0x40023800
 8001df8:	40020000 	.word	0x40020000

08001dfc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b0b0      	sub	sp, #192	; 0xc0
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e04:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001e08:	2200      	movs	r2, #0
 8001e0a:	601a      	str	r2, [r3, #0]
 8001e0c:	605a      	str	r2, [r3, #4]
 8001e0e:	609a      	str	r2, [r3, #8]
 8001e10:	60da      	str	r2, [r3, #12]
 8001e12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e14:	f107 031c 	add.w	r3, r7, #28
 8001e18:	2290      	movs	r2, #144	; 0x90
 8001e1a:	2100      	movs	r1, #0
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f006 f80d 	bl	8007e3c <memset>
  if(hi2c->Instance==I2C1)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a44      	ldr	r2, [pc, #272]	; (8001f38 <HAL_I2C_MspInit+0x13c>)
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d13e      	bne.n	8001eaa <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001e2c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001e30:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001e32:	2300      	movs	r3, #0
 8001e34:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e38:	f107 031c 	add.w	r3, r7, #28
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f002 fedd 	bl	8004bfc <HAL_RCCEx_PeriphCLKConfig>
 8001e42:	4603      	mov	r3, r0
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d001      	beq.n	8001e4c <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 8001e48:	f7ff ff6e 	bl	8001d28 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e4c:	4b3b      	ldr	r3, [pc, #236]	; (8001f3c <HAL_I2C_MspInit+0x140>)
 8001e4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e50:	4a3a      	ldr	r2, [pc, #232]	; (8001f3c <HAL_I2C_MspInit+0x140>)
 8001e52:	f043 0302 	orr.w	r3, r3, #2
 8001e56:	6313      	str	r3, [r2, #48]	; 0x30
 8001e58:	4b38      	ldr	r3, [pc, #224]	; (8001f3c <HAL_I2C_MspInit+0x140>)
 8001e5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e5c:	f003 0302 	and.w	r3, r3, #2
 8001e60:	61bb      	str	r3, [r7, #24]
 8001e62:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001e64:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001e68:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e6c:	2312      	movs	r3, #18
 8001e6e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e72:	2301      	movs	r3, #1
 8001e74:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e78:	2303      	movs	r3, #3
 8001e7a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001e7e:	2304      	movs	r3, #4
 8001e80:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e84:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001e88:	4619      	mov	r1, r3
 8001e8a:	482d      	ldr	r0, [pc, #180]	; (8001f40 <HAL_I2C_MspInit+0x144>)
 8001e8c:	f001 f9cc 	bl	8003228 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e90:	4b2a      	ldr	r3, [pc, #168]	; (8001f3c <HAL_I2C_MspInit+0x140>)
 8001e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e94:	4a29      	ldr	r2, [pc, #164]	; (8001f3c <HAL_I2C_MspInit+0x140>)
 8001e96:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e9a:	6413      	str	r3, [r2, #64]	; 0x40
 8001e9c:	4b27      	ldr	r3, [pc, #156]	; (8001f3c <HAL_I2C_MspInit+0x140>)
 8001e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ea4:	617b      	str	r3, [r7, #20]
 8001ea6:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001ea8:	e041      	b.n	8001f2e <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C2)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4a25      	ldr	r2, [pc, #148]	; (8001f44 <HAL_I2C_MspInit+0x148>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d13c      	bne.n	8001f2e <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001eb4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001eb8:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ec0:	f107 031c 	add.w	r3, r7, #28
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f002 fe99 	bl	8004bfc <HAL_RCCEx_PeriphCLKConfig>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d001      	beq.n	8001ed4 <HAL_I2C_MspInit+0xd8>
      Error_Handler();
 8001ed0:	f7ff ff2a 	bl	8001d28 <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001ed4:	4b19      	ldr	r3, [pc, #100]	; (8001f3c <HAL_I2C_MspInit+0x140>)
 8001ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed8:	4a18      	ldr	r2, [pc, #96]	; (8001f3c <HAL_I2C_MspInit+0x140>)
 8001eda:	f043 0320 	orr.w	r3, r3, #32
 8001ede:	6313      	str	r3, [r2, #48]	; 0x30
 8001ee0:	4b16      	ldr	r3, [pc, #88]	; (8001f3c <HAL_I2C_MspInit+0x140>)
 8001ee2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee4:	f003 0320 	and.w	r3, r3, #32
 8001ee8:	613b      	str	r3, [r7, #16]
 8001eea:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001eec:	2303      	movs	r3, #3
 8001eee:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ef2:	2312      	movs	r3, #18
 8001ef4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001efe:	2303      	movs	r3, #3
 8001f00:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001f04:	2304      	movs	r3, #4
 8001f06:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001f0a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001f0e:	4619      	mov	r1, r3
 8001f10:	480d      	ldr	r0, [pc, #52]	; (8001f48 <HAL_I2C_MspInit+0x14c>)
 8001f12:	f001 f989 	bl	8003228 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001f16:	4b09      	ldr	r3, [pc, #36]	; (8001f3c <HAL_I2C_MspInit+0x140>)
 8001f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f1a:	4a08      	ldr	r2, [pc, #32]	; (8001f3c <HAL_I2C_MspInit+0x140>)
 8001f1c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001f20:	6413      	str	r3, [r2, #64]	; 0x40
 8001f22:	4b06      	ldr	r3, [pc, #24]	; (8001f3c <HAL_I2C_MspInit+0x140>)
 8001f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f2a:	60fb      	str	r3, [r7, #12]
 8001f2c:	68fb      	ldr	r3, [r7, #12]
}
 8001f2e:	bf00      	nop
 8001f30:	37c0      	adds	r7, #192	; 0xc0
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	40005400 	.word	0x40005400
 8001f3c:	40023800 	.word	0x40023800
 8001f40:	40020400 	.word	0x40020400
 8001f44:	40005800 	.word	0x40005800
 8001f48:	40021400 	.word	0x40021400

08001f4c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b08c      	sub	sp, #48	; 0x30
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f54:	f107 031c 	add.w	r3, r7, #28
 8001f58:	2200      	movs	r2, #0
 8001f5a:	601a      	str	r2, [r3, #0]
 8001f5c:	605a      	str	r2, [r3, #4]
 8001f5e:	609a      	str	r2, [r3, #8]
 8001f60:	60da      	str	r2, [r3, #12]
 8001f62:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a33      	ldr	r2, [pc, #204]	; (8002038 <HAL_SPI_MspInit+0xec>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d160      	bne.n	8002030 <HAL_SPI_MspInit+0xe4>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f6e:	4b33      	ldr	r3, [pc, #204]	; (800203c <HAL_SPI_MspInit+0xf0>)
 8001f70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f72:	4a32      	ldr	r2, [pc, #200]	; (800203c <HAL_SPI_MspInit+0xf0>)
 8001f74:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001f78:	6453      	str	r3, [r2, #68]	; 0x44
 8001f7a:	4b30      	ldr	r3, [pc, #192]	; (800203c <HAL_SPI_MspInit+0xf0>)
 8001f7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f7e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f82:	61bb      	str	r3, [r7, #24]
 8001f84:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f86:	4b2d      	ldr	r3, [pc, #180]	; (800203c <HAL_SPI_MspInit+0xf0>)
 8001f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f8a:	4a2c      	ldr	r2, [pc, #176]	; (800203c <HAL_SPI_MspInit+0xf0>)
 8001f8c:	f043 0301 	orr.w	r3, r3, #1
 8001f90:	6313      	str	r3, [r2, #48]	; 0x30
 8001f92:	4b2a      	ldr	r3, [pc, #168]	; (800203c <HAL_SPI_MspInit+0xf0>)
 8001f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f96:	f003 0301 	and.w	r3, r3, #1
 8001f9a:	617b      	str	r3, [r7, #20]
 8001f9c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f9e:	4b27      	ldr	r3, [pc, #156]	; (800203c <HAL_SPI_MspInit+0xf0>)
 8001fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa2:	4a26      	ldr	r2, [pc, #152]	; (800203c <HAL_SPI_MspInit+0xf0>)
 8001fa4:	f043 0308 	orr.w	r3, r3, #8
 8001fa8:	6313      	str	r3, [r2, #48]	; 0x30
 8001faa:	4b24      	ldr	r3, [pc, #144]	; (800203c <HAL_SPI_MspInit+0xf0>)
 8001fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fae:	f003 0308 	and.w	r3, r3, #8
 8001fb2:	613b      	str	r3, [r7, #16]
 8001fb4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001fb6:	4b21      	ldr	r3, [pc, #132]	; (800203c <HAL_SPI_MspInit+0xf0>)
 8001fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fba:	4a20      	ldr	r2, [pc, #128]	; (800203c <HAL_SPI_MspInit+0xf0>)
 8001fbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001fc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001fc2:	4b1e      	ldr	r3, [pc, #120]	; (800203c <HAL_SPI_MspInit+0xf0>)
 8001fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fca:	60fb      	str	r3, [r7, #12]
 8001fcc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PD7     ------> SPI1_MOSI
    PG9     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001fce:	2320      	movs	r3, #32
 8001fd0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd2:	2302      	movs	r3, #2
 8001fd4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fda:	2303      	movs	r3, #3
 8001fdc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001fde:	2305      	movs	r3, #5
 8001fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fe2:	f107 031c 	add.w	r3, r7, #28
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	4815      	ldr	r0, [pc, #84]	; (8002040 <HAL_SPI_MspInit+0xf4>)
 8001fea:	f001 f91d 	bl	8003228 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001fee:	2380      	movs	r3, #128	; 0x80
 8001ff0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff2:	2302      	movs	r3, #2
 8001ff4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001ffe:	2305      	movs	r3, #5
 8002000:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002002:	f107 031c 	add.w	r3, r7, #28
 8002006:	4619      	mov	r1, r3
 8002008:	480e      	ldr	r0, [pc, #56]	; (8002044 <HAL_SPI_MspInit+0xf8>)
 800200a:	f001 f90d 	bl	8003228 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800200e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002012:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002014:	2302      	movs	r3, #2
 8002016:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002018:	2300      	movs	r3, #0
 800201a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800201c:	2303      	movs	r3, #3
 800201e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002020:	2305      	movs	r3, #5
 8002022:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002024:	f107 031c 	add.w	r3, r7, #28
 8002028:	4619      	mov	r1, r3
 800202a:	4807      	ldr	r0, [pc, #28]	; (8002048 <HAL_SPI_MspInit+0xfc>)
 800202c:	f001 f8fc 	bl	8003228 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002030:	bf00      	nop
 8002032:	3730      	adds	r7, #48	; 0x30
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	40013000 	.word	0x40013000
 800203c:	40023800 	.word	0x40023800
 8002040:	40020000 	.word	0x40020000
 8002044:	40020c00 	.word	0x40020c00
 8002048:	40021800 	.word	0x40021800

0800204c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b08e      	sub	sp, #56	; 0x38
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002054:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002058:	2200      	movs	r2, #0
 800205a:	601a      	str	r2, [r3, #0]
 800205c:	605a      	str	r2, [r3, #4]
 800205e:	609a      	str	r2, [r3, #8]
 8002060:	60da      	str	r2, [r3, #12]
 8002062:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a3f      	ldr	r2, [pc, #252]	; (8002168 <HAL_TIM_Base_MspInit+0x11c>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d10c      	bne.n	8002088 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800206e:	4b3f      	ldr	r3, [pc, #252]	; (800216c <HAL_TIM_Base_MspInit+0x120>)
 8002070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002072:	4a3e      	ldr	r2, [pc, #248]	; (800216c <HAL_TIM_Base_MspInit+0x120>)
 8002074:	f043 0301 	orr.w	r3, r3, #1
 8002078:	6453      	str	r3, [r2, #68]	; 0x44
 800207a:	4b3c      	ldr	r3, [pc, #240]	; (800216c <HAL_TIM_Base_MspInit+0x120>)
 800207c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800207e:	f003 0301 	and.w	r3, r3, #1
 8002082:	623b      	str	r3, [r7, #32]
 8002084:	6a3b      	ldr	r3, [r7, #32]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002086:	e06b      	b.n	8002160 <HAL_TIM_Base_MspInit+0x114>
  else if(htim_base->Instance==TIM2)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002090:	d129      	bne.n	80020e6 <HAL_TIM_Base_MspInit+0x9a>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002092:	4b36      	ldr	r3, [pc, #216]	; (800216c <HAL_TIM_Base_MspInit+0x120>)
 8002094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002096:	4a35      	ldr	r2, [pc, #212]	; (800216c <HAL_TIM_Base_MspInit+0x120>)
 8002098:	f043 0301 	orr.w	r3, r3, #1
 800209c:	6413      	str	r3, [r2, #64]	; 0x40
 800209e:	4b33      	ldr	r3, [pc, #204]	; (800216c <HAL_TIM_Base_MspInit+0x120>)
 80020a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a2:	f003 0301 	and.w	r3, r3, #1
 80020a6:	61fb      	str	r3, [r7, #28]
 80020a8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020aa:	4b30      	ldr	r3, [pc, #192]	; (800216c <HAL_TIM_Base_MspInit+0x120>)
 80020ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ae:	4a2f      	ldr	r2, [pc, #188]	; (800216c <HAL_TIM_Base_MspInit+0x120>)
 80020b0:	f043 0302 	orr.w	r3, r3, #2
 80020b4:	6313      	str	r3, [r2, #48]	; 0x30
 80020b6:	4b2d      	ldr	r3, [pc, #180]	; (800216c <HAL_TIM_Base_MspInit+0x120>)
 80020b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ba:	f003 0302 	and.w	r3, r3, #2
 80020be:	61bb      	str	r3, [r7, #24]
 80020c0:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = TIM2_CH3_HCSR04_ECHO_Pin;
 80020c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c8:	2302      	movs	r3, #2
 80020ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020cc:	2300      	movs	r3, #0
 80020ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d0:	2300      	movs	r3, #0
 80020d2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80020d4:	2301      	movs	r3, #1
 80020d6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(TIM2_CH3_HCSR04_ECHO_GPIO_Port, &GPIO_InitStruct);
 80020d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020dc:	4619      	mov	r1, r3
 80020de:	4824      	ldr	r0, [pc, #144]	; (8002170 <HAL_TIM_Base_MspInit+0x124>)
 80020e0:	f001 f8a2 	bl	8003228 <HAL_GPIO_Init>
}
 80020e4:	e03c      	b.n	8002160 <HAL_TIM_Base_MspInit+0x114>
  else if(htim_base->Instance==TIM5)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a22      	ldr	r2, [pc, #136]	; (8002174 <HAL_TIM_Base_MspInit+0x128>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d10c      	bne.n	800210a <HAL_TIM_Base_MspInit+0xbe>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80020f0:	4b1e      	ldr	r3, [pc, #120]	; (800216c <HAL_TIM_Base_MspInit+0x120>)
 80020f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f4:	4a1d      	ldr	r2, [pc, #116]	; (800216c <HAL_TIM_Base_MspInit+0x120>)
 80020f6:	f043 0308 	orr.w	r3, r3, #8
 80020fa:	6413      	str	r3, [r2, #64]	; 0x40
 80020fc:	4b1b      	ldr	r3, [pc, #108]	; (800216c <HAL_TIM_Base_MspInit+0x120>)
 80020fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002100:	f003 0308 	and.w	r3, r3, #8
 8002104:	617b      	str	r3, [r7, #20]
 8002106:	697b      	ldr	r3, [r7, #20]
}
 8002108:	e02a      	b.n	8002160 <HAL_TIM_Base_MspInit+0x114>
  else if(htim_base->Instance==TIM6)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a1a      	ldr	r2, [pc, #104]	; (8002178 <HAL_TIM_Base_MspInit+0x12c>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d114      	bne.n	800213e <HAL_TIM_Base_MspInit+0xf2>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002114:	4b15      	ldr	r3, [pc, #84]	; (800216c <HAL_TIM_Base_MspInit+0x120>)
 8002116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002118:	4a14      	ldr	r2, [pc, #80]	; (800216c <HAL_TIM_Base_MspInit+0x120>)
 800211a:	f043 0310 	orr.w	r3, r3, #16
 800211e:	6413      	str	r3, [r2, #64]	; 0x40
 8002120:	4b12      	ldr	r3, [pc, #72]	; (800216c <HAL_TIM_Base_MspInit+0x120>)
 8002122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002124:	f003 0310 	and.w	r3, r3, #16
 8002128:	613b      	str	r3, [r7, #16]
 800212a:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 800212c:	2200      	movs	r2, #0
 800212e:	2101      	movs	r1, #1
 8002130:	2036      	movs	r0, #54	; 0x36
 8002132:	f001 f842 	bl	80031ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002136:	2036      	movs	r0, #54	; 0x36
 8002138:	f001 f85b 	bl	80031f2 <HAL_NVIC_EnableIRQ>
}
 800213c:	e010      	b.n	8002160 <HAL_TIM_Base_MspInit+0x114>
  else if(htim_base->Instance==TIM8)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4a0e      	ldr	r2, [pc, #56]	; (800217c <HAL_TIM_Base_MspInit+0x130>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d10b      	bne.n	8002160 <HAL_TIM_Base_MspInit+0x114>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002148:	4b08      	ldr	r3, [pc, #32]	; (800216c <HAL_TIM_Base_MspInit+0x120>)
 800214a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800214c:	4a07      	ldr	r2, [pc, #28]	; (800216c <HAL_TIM_Base_MspInit+0x120>)
 800214e:	f043 0302 	orr.w	r3, r3, #2
 8002152:	6453      	str	r3, [r2, #68]	; 0x44
 8002154:	4b05      	ldr	r3, [pc, #20]	; (800216c <HAL_TIM_Base_MspInit+0x120>)
 8002156:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002158:	f003 0302 	and.w	r3, r3, #2
 800215c:	60fb      	str	r3, [r7, #12]
 800215e:	68fb      	ldr	r3, [r7, #12]
}
 8002160:	bf00      	nop
 8002162:	3738      	adds	r7, #56	; 0x38
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	40010000 	.word	0x40010000
 800216c:	40023800 	.word	0x40023800
 8002170:	40020400 	.word	0x40020400
 8002174:	40000c00 	.word	0x40000c00
 8002178:	40001000 	.word	0x40001000
 800217c:	40010400 	.word	0x40010400

08002180 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b08c      	sub	sp, #48	; 0x30
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002188:	f107 031c 	add.w	r3, r7, #28
 800218c:	2200      	movs	r2, #0
 800218e:	601a      	str	r2, [r3, #0]
 8002190:	605a      	str	r2, [r3, #4]
 8002192:	609a      	str	r2, [r3, #8]
 8002194:	60da      	str	r2, [r3, #12]
 8002196:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a2e      	ldr	r2, [pc, #184]	; (8002258 <HAL_TIM_Encoder_MspInit+0xd8>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d128      	bne.n	80021f4 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80021a2:	4b2e      	ldr	r3, [pc, #184]	; (800225c <HAL_TIM_Encoder_MspInit+0xdc>)
 80021a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a6:	4a2d      	ldr	r2, [pc, #180]	; (800225c <HAL_TIM_Encoder_MspInit+0xdc>)
 80021a8:	f043 0302 	orr.w	r3, r3, #2
 80021ac:	6413      	str	r3, [r2, #64]	; 0x40
 80021ae:	4b2b      	ldr	r3, [pc, #172]	; (800225c <HAL_TIM_Encoder_MspInit+0xdc>)
 80021b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021b2:	f003 0302 	and.w	r3, r3, #2
 80021b6:	61bb      	str	r3, [r7, #24]
 80021b8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021ba:	4b28      	ldr	r3, [pc, #160]	; (800225c <HAL_TIM_Encoder_MspInit+0xdc>)
 80021bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021be:	4a27      	ldr	r2, [pc, #156]	; (800225c <HAL_TIM_Encoder_MspInit+0xdc>)
 80021c0:	f043 0302 	orr.w	r3, r3, #2
 80021c4:	6313      	str	r3, [r2, #48]	; 0x30
 80021c6:	4b25      	ldr	r3, [pc, #148]	; (800225c <HAL_TIM_Encoder_MspInit+0xdc>)
 80021c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ca:	f003 0302 	and.w	r3, r3, #2
 80021ce:	617b      	str	r3, [r7, #20]
 80021d0:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = TIM3_CH1_ENC1A_Pin|TIM3_CH2_ENC1B_Pin;
 80021d2:	2330      	movs	r3, #48	; 0x30
 80021d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d6:	2302      	movs	r3, #2
 80021d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021da:	2300      	movs	r3, #0
 80021dc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021de:	2300      	movs	r3, #0
 80021e0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80021e2:	2302      	movs	r3, #2
 80021e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021e6:	f107 031c 	add.w	r3, r7, #28
 80021ea:	4619      	mov	r1, r3
 80021ec:	481c      	ldr	r0, [pc, #112]	; (8002260 <HAL_TIM_Encoder_MspInit+0xe0>)
 80021ee:	f001 f81b 	bl	8003228 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80021f2:	e02d      	b.n	8002250 <HAL_TIM_Encoder_MspInit+0xd0>
  else if(htim_encoder->Instance==TIM4)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a1a      	ldr	r2, [pc, #104]	; (8002264 <HAL_TIM_Encoder_MspInit+0xe4>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d128      	bne.n	8002250 <HAL_TIM_Encoder_MspInit+0xd0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80021fe:	4b17      	ldr	r3, [pc, #92]	; (800225c <HAL_TIM_Encoder_MspInit+0xdc>)
 8002200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002202:	4a16      	ldr	r2, [pc, #88]	; (800225c <HAL_TIM_Encoder_MspInit+0xdc>)
 8002204:	f043 0304 	orr.w	r3, r3, #4
 8002208:	6413      	str	r3, [r2, #64]	; 0x40
 800220a:	4b14      	ldr	r3, [pc, #80]	; (800225c <HAL_TIM_Encoder_MspInit+0xdc>)
 800220c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800220e:	f003 0304 	and.w	r3, r3, #4
 8002212:	613b      	str	r3, [r7, #16]
 8002214:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002216:	4b11      	ldr	r3, [pc, #68]	; (800225c <HAL_TIM_Encoder_MspInit+0xdc>)
 8002218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800221a:	4a10      	ldr	r2, [pc, #64]	; (800225c <HAL_TIM_Encoder_MspInit+0xdc>)
 800221c:	f043 0308 	orr.w	r3, r3, #8
 8002220:	6313      	str	r3, [r2, #48]	; 0x30
 8002222:	4b0e      	ldr	r3, [pc, #56]	; (800225c <HAL_TIM_Encoder_MspInit+0xdc>)
 8002224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002226:	f003 0308 	and.w	r3, r3, #8
 800222a:	60fb      	str	r3, [r7, #12]
 800222c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TIM4_CH1_ENC2A_Pin|TIM4_CH2_ENC2B_Pin;
 800222e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002232:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002234:	2302      	movs	r3, #2
 8002236:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002238:	2300      	movs	r3, #0
 800223a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800223c:	2300      	movs	r3, #0
 800223e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002240:	2302      	movs	r3, #2
 8002242:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002244:	f107 031c 	add.w	r3, r7, #28
 8002248:	4619      	mov	r1, r3
 800224a:	4807      	ldr	r0, [pc, #28]	; (8002268 <HAL_TIM_Encoder_MspInit+0xe8>)
 800224c:	f000 ffec 	bl	8003228 <HAL_GPIO_Init>
}
 8002250:	bf00      	nop
 8002252:	3730      	adds	r7, #48	; 0x30
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	40000400 	.word	0x40000400
 800225c:	40023800 	.word	0x40023800
 8002260:	40020400 	.word	0x40020400
 8002264:	40000800 	.word	0x40000800
 8002268:	40020c00 	.word	0x40020c00

0800226c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800226c:	b480      	push	{r7}
 800226e:	b085      	sub	sp, #20
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM9)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a0a      	ldr	r2, [pc, #40]	; (80022a4 <HAL_TIM_PWM_MspInit+0x38>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d10b      	bne.n	8002296 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM9_MspInit 0 */

  /* USER CODE END TIM9_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 800227e:	4b0a      	ldr	r3, [pc, #40]	; (80022a8 <HAL_TIM_PWM_MspInit+0x3c>)
 8002280:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002282:	4a09      	ldr	r2, [pc, #36]	; (80022a8 <HAL_TIM_PWM_MspInit+0x3c>)
 8002284:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002288:	6453      	str	r3, [r2, #68]	; 0x44
 800228a:	4b07      	ldr	r3, [pc, #28]	; (80022a8 <HAL_TIM_PWM_MspInit+0x3c>)
 800228c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800228e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002292:	60fb      	str	r3, [r7, #12]
 8002294:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 8002296:	bf00      	nop
 8002298:	3714      	adds	r7, #20
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr
 80022a2:	bf00      	nop
 80022a4:	40014000 	.word	0x40014000
 80022a8:	40023800 	.word	0x40023800

080022ac <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b08c      	sub	sp, #48	; 0x30
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022b4:	f107 031c 	add.w	r3, r7, #28
 80022b8:	2200      	movs	r2, #0
 80022ba:	601a      	str	r2, [r3, #0]
 80022bc:	605a      	str	r2, [r3, #4]
 80022be:	609a      	str	r2, [r3, #8]
 80022c0:	60da      	str	r2, [r3, #12]
 80022c2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a56      	ldr	r2, [pc, #344]	; (8002424 <HAL_TIM_MspPostInit+0x178>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d11d      	bne.n	800230a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80022ce:	4b56      	ldr	r3, [pc, #344]	; (8002428 <HAL_TIM_MspPostInit+0x17c>)
 80022d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d2:	4a55      	ldr	r2, [pc, #340]	; (8002428 <HAL_TIM_MspPostInit+0x17c>)
 80022d4:	f043 0310 	orr.w	r3, r3, #16
 80022d8:	6313      	str	r3, [r2, #48]	; 0x30
 80022da:	4b53      	ldr	r3, [pc, #332]	; (8002428 <HAL_TIM_MspPostInit+0x17c>)
 80022dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022de:	f003 0310 	and.w	r3, r3, #16
 80022e2:	61bb      	str	r3, [r7, #24]
 80022e4:	69bb      	ldr	r3, [r7, #24]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = TIM1_CH1_SERVO1_Pin|TIM1_CH2_SERVO2_Pin|TIM1_CH3_SERVO3_Pin|TIM1_CH4_SERVO4_Pin;
 80022e6:	f44f 43d4 	mov.w	r3, #27136	; 0x6a00
 80022ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ec:	2302      	movs	r3, #2
 80022ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f0:	2300      	movs	r3, #0
 80022f2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022f4:	2300      	movs	r3, #0
 80022f6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80022f8:	2301      	movs	r3, #1
 80022fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80022fc:	f107 031c 	add.w	r3, r7, #28
 8002300:	4619      	mov	r1, r3
 8002302:	484a      	ldr	r0, [pc, #296]	; (800242c <HAL_TIM_MspPostInit+0x180>)
 8002304:	f000 ff90 	bl	8003228 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 8002308:	e088      	b.n	800241c <HAL_TIM_MspPostInit+0x170>
  else if(htim->Instance==TIM2)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002312:	d11d      	bne.n	8002350 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002314:	4b44      	ldr	r3, [pc, #272]	; (8002428 <HAL_TIM_MspPostInit+0x17c>)
 8002316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002318:	4a43      	ldr	r2, [pc, #268]	; (8002428 <HAL_TIM_MspPostInit+0x17c>)
 800231a:	f043 0301 	orr.w	r3, r3, #1
 800231e:	6313      	str	r3, [r2, #48]	; 0x30
 8002320:	4b41      	ldr	r3, [pc, #260]	; (8002428 <HAL_TIM_MspPostInit+0x17c>)
 8002322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002324:	f003 0301 	and.w	r3, r3, #1
 8002328:	617b      	str	r3, [r7, #20]
 800232a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = TIM2_CH1_HCSR04_TRIG_Pin;
 800232c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002330:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002332:	2302      	movs	r3, #2
 8002334:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002336:	2300      	movs	r3, #0
 8002338:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800233a:	2300      	movs	r3, #0
 800233c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800233e:	2301      	movs	r3, #1
 8002340:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TIM2_CH1_HCSR04_TRIG_GPIO_Port, &GPIO_InitStruct);
 8002342:	f107 031c 	add.w	r3, r7, #28
 8002346:	4619      	mov	r1, r3
 8002348:	4839      	ldr	r0, [pc, #228]	; (8002430 <HAL_TIM_MspPostInit+0x184>)
 800234a:	f000 ff6d 	bl	8003228 <HAL_GPIO_Init>
}
 800234e:	e065      	b.n	800241c <HAL_TIM_MspPostInit+0x170>
  else if(htim->Instance==TIM5)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a37      	ldr	r2, [pc, #220]	; (8002434 <HAL_TIM_MspPostInit+0x188>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d11c      	bne.n	8002394 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800235a:	4b33      	ldr	r3, [pc, #204]	; (8002428 <HAL_TIM_MspPostInit+0x17c>)
 800235c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235e:	4a32      	ldr	r2, [pc, #200]	; (8002428 <HAL_TIM_MspPostInit+0x17c>)
 8002360:	f043 0301 	orr.w	r3, r3, #1
 8002364:	6313      	str	r3, [r2, #48]	; 0x30
 8002366:	4b30      	ldr	r3, [pc, #192]	; (8002428 <HAL_TIM_MspPostInit+0x17c>)
 8002368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800236a:	f003 0301 	and.w	r3, r3, #1
 800236e:	613b      	str	r3, [r7, #16]
 8002370:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = TIM5_CH1_BUZZ_Pin;
 8002372:	2301      	movs	r3, #1
 8002374:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002376:	2302      	movs	r3, #2
 8002378:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237a:	2300      	movs	r3, #0
 800237c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800237e:	2300      	movs	r3, #0
 8002380:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002382:	2302      	movs	r3, #2
 8002384:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TIM5_CH1_BUZZ_GPIO_Port, &GPIO_InitStruct);
 8002386:	f107 031c 	add.w	r3, r7, #28
 800238a:	4619      	mov	r1, r3
 800238c:	4828      	ldr	r0, [pc, #160]	; (8002430 <HAL_TIM_MspPostInit+0x184>)
 800238e:	f000 ff4b 	bl	8003228 <HAL_GPIO_Init>
}
 8002392:	e043      	b.n	800241c <HAL_TIM_MspPostInit+0x170>
  else if(htim->Instance==TIM8)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a27      	ldr	r2, [pc, #156]	; (8002438 <HAL_TIM_MspPostInit+0x18c>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d11d      	bne.n	80023da <HAL_TIM_MspPostInit+0x12e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800239e:	4b22      	ldr	r3, [pc, #136]	; (8002428 <HAL_TIM_MspPostInit+0x17c>)
 80023a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a2:	4a21      	ldr	r2, [pc, #132]	; (8002428 <HAL_TIM_MspPostInit+0x17c>)
 80023a4:	f043 0304 	orr.w	r3, r3, #4
 80023a8:	6313      	str	r3, [r2, #48]	; 0x30
 80023aa:	4b1f      	ldr	r3, [pc, #124]	; (8002428 <HAL_TIM_MspPostInit+0x17c>)
 80023ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ae:	f003 0304 	and.w	r3, r3, #4
 80023b2:	60fb      	str	r3, [r7, #12]
 80023b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TIM8_CH1_MOT1A_Pin|TIM8_CH2_MOT1B_Pin|TIM8_CH3_MOT2A_Pin|TIM8_CH4_MOT2B_Pin;
 80023b6:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80023ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023bc:	2302      	movs	r3, #2
 80023be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c0:	2300      	movs	r3, #0
 80023c2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023c4:	2300      	movs	r3, #0
 80023c6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80023c8:	2303      	movs	r3, #3
 80023ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023cc:	f107 031c 	add.w	r3, r7, #28
 80023d0:	4619      	mov	r1, r3
 80023d2:	481a      	ldr	r0, [pc, #104]	; (800243c <HAL_TIM_MspPostInit+0x190>)
 80023d4:	f000 ff28 	bl	8003228 <HAL_GPIO_Init>
}
 80023d8:	e020      	b.n	800241c <HAL_TIM_MspPostInit+0x170>
  else if(htim->Instance==TIM9)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4a18      	ldr	r2, [pc, #96]	; (8002440 <HAL_TIM_MspPostInit+0x194>)
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d11b      	bne.n	800241c <HAL_TIM_MspPostInit+0x170>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80023e4:	4b10      	ldr	r3, [pc, #64]	; (8002428 <HAL_TIM_MspPostInit+0x17c>)
 80023e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e8:	4a0f      	ldr	r2, [pc, #60]	; (8002428 <HAL_TIM_MspPostInit+0x17c>)
 80023ea:	f043 0310 	orr.w	r3, r3, #16
 80023ee:	6313      	str	r3, [r2, #48]	; 0x30
 80023f0:	4b0d      	ldr	r3, [pc, #52]	; (8002428 <HAL_TIM_MspPostInit+0x17c>)
 80023f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f4:	f003 0310 	and.w	r3, r3, #16
 80023f8:	60bb      	str	r3, [r7, #8]
 80023fa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = TIM9_CH1_USER_LED1_Pin|TIM9_CH2_USER_LED2_Pin;
 80023fc:	2360      	movs	r3, #96	; 0x60
 80023fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002400:	2302      	movs	r3, #2
 8002402:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002404:	2300      	movs	r3, #0
 8002406:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002408:	2300      	movs	r3, #0
 800240a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 800240c:	2303      	movs	r3, #3
 800240e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002410:	f107 031c 	add.w	r3, r7, #28
 8002414:	4619      	mov	r1, r3
 8002416:	4805      	ldr	r0, [pc, #20]	; (800242c <HAL_TIM_MspPostInit+0x180>)
 8002418:	f000 ff06 	bl	8003228 <HAL_GPIO_Init>
}
 800241c:	bf00      	nop
 800241e:	3730      	adds	r7, #48	; 0x30
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}
 8002424:	40010000 	.word	0x40010000
 8002428:	40023800 	.word	0x40023800
 800242c:	40021000 	.word	0x40021000
 8002430:	40020000 	.word	0x40020000
 8002434:	40000c00 	.word	0x40000c00
 8002438:	40010400 	.word	0x40010400
 800243c:	40020800 	.word	0x40020800
 8002440:	40014000 	.word	0x40014000

08002444 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b0b6      	sub	sp, #216	; 0xd8
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800244c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002450:	2200      	movs	r2, #0
 8002452:	601a      	str	r2, [r3, #0]
 8002454:	605a      	str	r2, [r3, #4]
 8002456:	609a      	str	r2, [r3, #8]
 8002458:	60da      	str	r2, [r3, #12]
 800245a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800245c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002460:	2290      	movs	r2, #144	; 0x90
 8002462:	2100      	movs	r1, #0
 8002464:	4618      	mov	r0, r3
 8002466:	f005 fce9 	bl	8007e3c <memset>
  if(huart->Instance==UART4)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4aa0      	ldr	r2, [pc, #640]	; (80026f0 <HAL_UART_MspInit+0x2ac>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d13e      	bne.n	80024f2 <HAL_UART_MspInit+0xae>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8002474:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002478:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 800247a:	2300      	movs	r3, #0
 800247c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002480:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002484:	4618      	mov	r0, r3
 8002486:	f002 fbb9 	bl	8004bfc <HAL_RCCEx_PeriphCLKConfig>
 800248a:	4603      	mov	r3, r0
 800248c:	2b00      	cmp	r3, #0
 800248e:	d001      	beq.n	8002494 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8002490:	f7ff fc4a 	bl	8001d28 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002494:	4b97      	ldr	r3, [pc, #604]	; (80026f4 <HAL_UART_MspInit+0x2b0>)
 8002496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002498:	4a96      	ldr	r2, [pc, #600]	; (80026f4 <HAL_UART_MspInit+0x2b0>)
 800249a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800249e:	6413      	str	r3, [r2, #64]	; 0x40
 80024a0:	4b94      	ldr	r3, [pc, #592]	; (80026f4 <HAL_UART_MspInit+0x2b0>)
 80024a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80024a8:	633b      	str	r3, [r7, #48]	; 0x30
 80024aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80024ac:	4b91      	ldr	r3, [pc, #580]	; (80026f4 <HAL_UART_MspInit+0x2b0>)
 80024ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024b0:	4a90      	ldr	r2, [pc, #576]	; (80026f4 <HAL_UART_MspInit+0x2b0>)
 80024b2:	f043 0304 	orr.w	r3, r3, #4
 80024b6:	6313      	str	r3, [r2, #48]	; 0x30
 80024b8:	4b8e      	ldr	r3, [pc, #568]	; (80026f4 <HAL_UART_MspInit+0x2b0>)
 80024ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024bc:	f003 0304 	and.w	r3, r3, #4
 80024c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80024c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = UART4_TX_LCD_Pin|UART4_RX_LCD_Pin;
 80024c4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80024c8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024cc:	2302      	movs	r3, #2
 80024ce:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d2:	2300      	movs	r3, #0
 80024d4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024d8:	2303      	movs	r3, #3
 80024da:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80024de:	2308      	movs	r3, #8
 80024e0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024e4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80024e8:	4619      	mov	r1, r3
 80024ea:	4883      	ldr	r0, [pc, #524]	; (80026f8 <HAL_UART_MspInit+0x2b4>)
 80024ec:	f000 fe9c 	bl	8003228 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80024f0:	e151      	b.n	8002796 <HAL_UART_MspInit+0x352>
  else if(huart->Instance==UART5)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4a81      	ldr	r2, [pc, #516]	; (80026fc <HAL_UART_MspInit+0x2b8>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d160      	bne.n	80025be <HAL_UART_MspInit+0x17a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 80024fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002500:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8002502:	2300      	movs	r3, #0
 8002504:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002508:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800250c:	4618      	mov	r0, r3
 800250e:	f002 fb75 	bl	8004bfc <HAL_RCCEx_PeriphCLKConfig>
 8002512:	4603      	mov	r3, r0
 8002514:	2b00      	cmp	r3, #0
 8002516:	d001      	beq.n	800251c <HAL_UART_MspInit+0xd8>
      Error_Handler();
 8002518:	f7ff fc06 	bl	8001d28 <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 800251c:	4b75      	ldr	r3, [pc, #468]	; (80026f4 <HAL_UART_MspInit+0x2b0>)
 800251e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002520:	4a74      	ldr	r2, [pc, #464]	; (80026f4 <HAL_UART_MspInit+0x2b0>)
 8002522:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002526:	6413      	str	r3, [r2, #64]	; 0x40
 8002528:	4b72      	ldr	r3, [pc, #456]	; (80026f4 <HAL_UART_MspInit+0x2b0>)
 800252a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002530:	62bb      	str	r3, [r7, #40]	; 0x28
 8002532:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002534:	4b6f      	ldr	r3, [pc, #444]	; (80026f4 <HAL_UART_MspInit+0x2b0>)
 8002536:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002538:	4a6e      	ldr	r2, [pc, #440]	; (80026f4 <HAL_UART_MspInit+0x2b0>)
 800253a:	f043 0302 	orr.w	r3, r3, #2
 800253e:	6313      	str	r3, [r2, #48]	; 0x30
 8002540:	4b6c      	ldr	r3, [pc, #432]	; (80026f4 <HAL_UART_MspInit+0x2b0>)
 8002542:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002544:	f003 0302 	and.w	r3, r3, #2
 8002548:	627b      	str	r3, [r7, #36]	; 0x24
 800254a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800254c:	4b69      	ldr	r3, [pc, #420]	; (80026f4 <HAL_UART_MspInit+0x2b0>)
 800254e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002550:	4a68      	ldr	r2, [pc, #416]	; (80026f4 <HAL_UART_MspInit+0x2b0>)
 8002552:	f043 0304 	orr.w	r3, r3, #4
 8002556:	6313      	str	r3, [r2, #48]	; 0x30
 8002558:	4b66      	ldr	r3, [pc, #408]	; (80026f4 <HAL_UART_MspInit+0x2b0>)
 800255a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800255c:	f003 0304 	and.w	r3, r3, #4
 8002560:	623b      	str	r3, [r7, #32]
 8002562:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002564:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002568:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800256c:	2302      	movs	r3, #2
 800256e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002572:	2300      	movs	r3, #0
 8002574:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002578:	2303      	movs	r3, #3
 800257a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800257e:	2308      	movs	r3, #8
 8002580:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002584:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002588:	4619      	mov	r1, r3
 800258a:	485d      	ldr	r0, [pc, #372]	; (8002700 <HAL_UART_MspInit+0x2bc>)
 800258c:	f000 fe4c 	bl	8003228 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002590:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002594:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002598:	2302      	movs	r3, #2
 800259a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800259e:	2300      	movs	r3, #0
 80025a0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025a4:	2303      	movs	r3, #3
 80025a6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80025aa:	2308      	movs	r3, #8
 80025ac:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025b0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80025b4:	4619      	mov	r1, r3
 80025b6:	4850      	ldr	r0, [pc, #320]	; (80026f8 <HAL_UART_MspInit+0x2b4>)
 80025b8:	f000 fe36 	bl	8003228 <HAL_GPIO_Init>
}
 80025bc:	e0eb      	b.n	8002796 <HAL_UART_MspInit+0x352>
  else if(huart->Instance==USART1)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a50      	ldr	r2, [pc, #320]	; (8002704 <HAL_UART_MspInit+0x2c0>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d151      	bne.n	800266c <HAL_UART_MspInit+0x228>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80025c8:	2340      	movs	r3, #64	; 0x40
 80025ca:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80025cc:	2300      	movs	r3, #0
 80025ce:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80025d0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80025d4:	4618      	mov	r0, r3
 80025d6:	f002 fb11 	bl	8004bfc <HAL_RCCEx_PeriphCLKConfig>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d001      	beq.n	80025e4 <HAL_UART_MspInit+0x1a0>
      Error_Handler();
 80025e0:	f7ff fba2 	bl	8001d28 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 80025e4:	4b43      	ldr	r3, [pc, #268]	; (80026f4 <HAL_UART_MspInit+0x2b0>)
 80025e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025e8:	4a42      	ldr	r2, [pc, #264]	; (80026f4 <HAL_UART_MspInit+0x2b0>)
 80025ea:	f043 0310 	orr.w	r3, r3, #16
 80025ee:	6453      	str	r3, [r2, #68]	; 0x44
 80025f0:	4b40      	ldr	r3, [pc, #256]	; (80026f4 <HAL_UART_MspInit+0x2b0>)
 80025f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025f4:	f003 0310 	and.w	r3, r3, #16
 80025f8:	61fb      	str	r3, [r7, #28]
 80025fa:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025fc:	4b3d      	ldr	r3, [pc, #244]	; (80026f4 <HAL_UART_MspInit+0x2b0>)
 80025fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002600:	4a3c      	ldr	r2, [pc, #240]	; (80026f4 <HAL_UART_MspInit+0x2b0>)
 8002602:	f043 0302 	orr.w	r3, r3, #2
 8002606:	6313      	str	r3, [r2, #48]	; 0x30
 8002608:	4b3a      	ldr	r3, [pc, #232]	; (80026f4 <HAL_UART_MspInit+0x2b0>)
 800260a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800260c:	f003 0302 	and.w	r3, r3, #2
 8002610:	61bb      	str	r3, [r7, #24]
 8002612:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002614:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002618:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800261c:	2302      	movs	r3, #2
 800261e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002622:	2300      	movs	r3, #0
 8002624:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002628:	2303      	movs	r3, #3
 800262a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 800262e:	2304      	movs	r3, #4
 8002630:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002634:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002638:	4619      	mov	r1, r3
 800263a:	4831      	ldr	r0, [pc, #196]	; (8002700 <HAL_UART_MspInit+0x2bc>)
 800263c:	f000 fdf4 	bl	8003228 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002640:	2340      	movs	r3, #64	; 0x40
 8002642:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002646:	2302      	movs	r3, #2
 8002648:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800264c:	2300      	movs	r3, #0
 800264e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002652:	2303      	movs	r3, #3
 8002654:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002658:	2307      	movs	r3, #7
 800265a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800265e:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002662:	4619      	mov	r1, r3
 8002664:	4826      	ldr	r0, [pc, #152]	; (8002700 <HAL_UART_MspInit+0x2bc>)
 8002666:	f000 fddf 	bl	8003228 <HAL_GPIO_Init>
}
 800266a:	e094      	b.n	8002796 <HAL_UART_MspInit+0x352>
  else if(huart->Instance==USART2)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a25      	ldr	r2, [pc, #148]	; (8002708 <HAL_UART_MspInit+0x2c4>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d14c      	bne.n	8002710 <HAL_UART_MspInit+0x2cc>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002676:	2380      	movs	r3, #128	; 0x80
 8002678:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800267a:	2300      	movs	r3, #0
 800267c:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800267e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002682:	4618      	mov	r0, r3
 8002684:	f002 faba 	bl	8004bfc <HAL_RCCEx_PeriphCLKConfig>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d001      	beq.n	8002692 <HAL_UART_MspInit+0x24e>
      Error_Handler();
 800268e:	f7ff fb4b 	bl	8001d28 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002692:	4b18      	ldr	r3, [pc, #96]	; (80026f4 <HAL_UART_MspInit+0x2b0>)
 8002694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002696:	4a17      	ldr	r2, [pc, #92]	; (80026f4 <HAL_UART_MspInit+0x2b0>)
 8002698:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800269c:	6413      	str	r3, [r2, #64]	; 0x40
 800269e:	4b15      	ldr	r3, [pc, #84]	; (80026f4 <HAL_UART_MspInit+0x2b0>)
 80026a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026a6:	617b      	str	r3, [r7, #20]
 80026a8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80026aa:	4b12      	ldr	r3, [pc, #72]	; (80026f4 <HAL_UART_MspInit+0x2b0>)
 80026ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ae:	4a11      	ldr	r2, [pc, #68]	; (80026f4 <HAL_UART_MspInit+0x2b0>)
 80026b0:	f043 0308 	orr.w	r3, r3, #8
 80026b4:	6313      	str	r3, [r2, #48]	; 0x30
 80026b6:	4b0f      	ldr	r3, [pc, #60]	; (80026f4 <HAL_UART_MspInit+0x2b0>)
 80026b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ba:	f003 0308 	and.w	r3, r3, #8
 80026be:	613b      	str	r3, [r7, #16]
 80026c0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80026c2:	2360      	movs	r3, #96	; 0x60
 80026c4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026c8:	2302      	movs	r3, #2
 80026ca:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ce:	2300      	movs	r3, #0
 80026d0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026d4:	2303      	movs	r3, #3
 80026d6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80026da:	2307      	movs	r3, #7
 80026dc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80026e0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80026e4:	4619      	mov	r1, r3
 80026e6:	4809      	ldr	r0, [pc, #36]	; (800270c <HAL_UART_MspInit+0x2c8>)
 80026e8:	f000 fd9e 	bl	8003228 <HAL_GPIO_Init>
}
 80026ec:	e053      	b.n	8002796 <HAL_UART_MspInit+0x352>
 80026ee:	bf00      	nop
 80026f0:	40004c00 	.word	0x40004c00
 80026f4:	40023800 	.word	0x40023800
 80026f8:	40020800 	.word	0x40020800
 80026fc:	40005000 	.word	0x40005000
 8002700:	40020400 	.word	0x40020400
 8002704:	40011000 	.word	0x40011000
 8002708:	40004400 	.word	0x40004400
 800270c:	40020c00 	.word	0x40020c00
  else if(huart->Instance==USART3)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a22      	ldr	r2, [pc, #136]	; (80027a0 <HAL_UART_MspInit+0x35c>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d13d      	bne.n	8002796 <HAL_UART_MspInit+0x352>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800271a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800271e:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002720:	2300      	movs	r3, #0
 8002722:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002726:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800272a:	4618      	mov	r0, r3
 800272c:	f002 fa66 	bl	8004bfc <HAL_RCCEx_PeriphCLKConfig>
 8002730:	4603      	mov	r3, r0
 8002732:	2b00      	cmp	r3, #0
 8002734:	d001      	beq.n	800273a <HAL_UART_MspInit+0x2f6>
      Error_Handler();
 8002736:	f7ff faf7 	bl	8001d28 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800273a:	4b1a      	ldr	r3, [pc, #104]	; (80027a4 <HAL_UART_MspInit+0x360>)
 800273c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800273e:	4a19      	ldr	r2, [pc, #100]	; (80027a4 <HAL_UART_MspInit+0x360>)
 8002740:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002744:	6413      	str	r3, [r2, #64]	; 0x40
 8002746:	4b17      	ldr	r3, [pc, #92]	; (80027a4 <HAL_UART_MspInit+0x360>)
 8002748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800274a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800274e:	60fb      	str	r3, [r7, #12]
 8002750:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002752:	4b14      	ldr	r3, [pc, #80]	; (80027a4 <HAL_UART_MspInit+0x360>)
 8002754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002756:	4a13      	ldr	r2, [pc, #76]	; (80027a4 <HAL_UART_MspInit+0x360>)
 8002758:	f043 0308 	orr.w	r3, r3, #8
 800275c:	6313      	str	r3, [r2, #48]	; 0x30
 800275e:	4b11      	ldr	r3, [pc, #68]	; (80027a4 <HAL_UART_MspInit+0x360>)
 8002760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002762:	f003 0308 	and.w	r3, r3, #8
 8002766:	60bb      	str	r3, [r7, #8]
 8002768:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800276a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800276e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002772:	2302      	movs	r3, #2
 8002774:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002778:	2300      	movs	r3, #0
 800277a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800277e:	2303      	movs	r3, #3
 8002780:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002784:	2307      	movs	r3, #7
 8002786:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800278a:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800278e:	4619      	mov	r1, r3
 8002790:	4805      	ldr	r0, [pc, #20]	; (80027a8 <HAL_UART_MspInit+0x364>)
 8002792:	f000 fd49 	bl	8003228 <HAL_GPIO_Init>
}
 8002796:	bf00      	nop
 8002798:	37d8      	adds	r7, #216	; 0xd8
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	40004800 	.word	0x40004800
 80027a4:	40023800 	.word	0x40023800
 80027a8:	40020c00 	.word	0x40020c00

080027ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80027ac:	b480      	push	{r7}
 80027ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80027b0:	e7fe      	b.n	80027b0 <NMI_Handler+0x4>

080027b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80027b2:	b480      	push	{r7}
 80027b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80027b6:	e7fe      	b.n	80027b6 <HardFault_Handler+0x4>

080027b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80027b8:	b480      	push	{r7}
 80027ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80027bc:	e7fe      	b.n	80027bc <MemManage_Handler+0x4>

080027be <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80027be:	b480      	push	{r7}
 80027c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80027c2:	e7fe      	b.n	80027c2 <BusFault_Handler+0x4>

080027c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027c4:	b480      	push	{r7}
 80027c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027c8:	e7fe      	b.n	80027c8 <UsageFault_Handler+0x4>

080027ca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80027ca:	b480      	push	{r7}
 80027cc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80027ce:	bf00      	nop
 80027d0:	46bd      	mov	sp, r7
 80027d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d6:	4770      	bx	lr

080027d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027d8:	b480      	push	{r7}
 80027da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027dc:	bf00      	nop
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr

080027e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80027e6:	b480      	push	{r7}
 80027e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80027ea:	bf00      	nop
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr

080027f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80027f8:	f000 f92c 	bl	8002a54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80027fc:	bf00      	nop
 80027fe:	bd80      	pop	{r7, pc}

08002800 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002804:	4802      	ldr	r0, [pc, #8]	; (8002810 <TIM6_DAC_IRQHandler+0x10>)
 8002806:	f003 fae3 	bl	8005dd0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800280a:	bf00      	nop
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	20000368 	.word	0x20000368

08002814 <_read>:
 8002814:	b580      	push	{r7, lr}
 8002816:	b086      	sub	sp, #24
 8002818:	af00      	add	r7, sp, #0
 800281a:	60f8      	str	r0, [r7, #12]
 800281c:	60b9      	str	r1, [r7, #8]
 800281e:	607a      	str	r2, [r7, #4]
 8002820:	2300      	movs	r3, #0
 8002822:	617b      	str	r3, [r7, #20]
 8002824:	e00a      	b.n	800283c <_read+0x28>
 8002826:	f3af 8000 	nop.w
 800282a:	4601      	mov	r1, r0
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	1c5a      	adds	r2, r3, #1
 8002830:	60ba      	str	r2, [r7, #8]
 8002832:	b2ca      	uxtb	r2, r1
 8002834:	701a      	strb	r2, [r3, #0]
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	3301      	adds	r3, #1
 800283a:	617b      	str	r3, [r7, #20]
 800283c:	697a      	ldr	r2, [r7, #20]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	429a      	cmp	r2, r3
 8002842:	dbf0      	blt.n	8002826 <_read+0x12>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	4618      	mov	r0, r3
 8002848:	3718      	adds	r7, #24
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}

0800284e <_write>:
 800284e:	b580      	push	{r7, lr}
 8002850:	b086      	sub	sp, #24
 8002852:	af00      	add	r7, sp, #0
 8002854:	60f8      	str	r0, [r7, #12]
 8002856:	60b9      	str	r1, [r7, #8]
 8002858:	607a      	str	r2, [r7, #4]
 800285a:	2300      	movs	r3, #0
 800285c:	617b      	str	r3, [r7, #20]
 800285e:	e009      	b.n	8002874 <_write+0x26>
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	1c5a      	adds	r2, r3, #1
 8002864:	60ba      	str	r2, [r7, #8]
 8002866:	781b      	ldrb	r3, [r3, #0]
 8002868:	4618      	mov	r0, r3
 800286a:	f3af 8000 	nop.w
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	3301      	adds	r3, #1
 8002872:	617b      	str	r3, [r7, #20]
 8002874:	697a      	ldr	r2, [r7, #20]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	429a      	cmp	r2, r3
 800287a:	dbf1      	blt.n	8002860 <_write+0x12>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	4618      	mov	r0, r3
 8002880:	3718      	adds	r7, #24
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}

08002886 <_close>:
 8002886:	b480      	push	{r7}
 8002888:	b083      	sub	sp, #12
 800288a:	af00      	add	r7, sp, #0
 800288c:	6078      	str	r0, [r7, #4]
 800288e:	f04f 33ff 	mov.w	r3, #4294967295
 8002892:	4618      	mov	r0, r3
 8002894:	370c      	adds	r7, #12
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr

0800289e <_fstat>:
 800289e:	b480      	push	{r7}
 80028a0:	b083      	sub	sp, #12
 80028a2:	af00      	add	r7, sp, #0
 80028a4:	6078      	str	r0, [r7, #4]
 80028a6:	6039      	str	r1, [r7, #0]
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80028ae:	605a      	str	r2, [r3, #4]
 80028b0:	2300      	movs	r3, #0
 80028b2:	4618      	mov	r0, r3
 80028b4:	370c      	adds	r7, #12
 80028b6:	46bd      	mov	sp, r7
 80028b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028bc:	4770      	bx	lr

080028be <_isatty>:
 80028be:	b480      	push	{r7}
 80028c0:	b083      	sub	sp, #12
 80028c2:	af00      	add	r7, sp, #0
 80028c4:	6078      	str	r0, [r7, #4]
 80028c6:	2301      	movs	r3, #1
 80028c8:	4618      	mov	r0, r3
 80028ca:	370c      	adds	r7, #12
 80028cc:	46bd      	mov	sp, r7
 80028ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d2:	4770      	bx	lr

080028d4 <_lseek>:
 80028d4:	b480      	push	{r7}
 80028d6:	b085      	sub	sp, #20
 80028d8:	af00      	add	r7, sp, #0
 80028da:	60f8      	str	r0, [r7, #12]
 80028dc:	60b9      	str	r1, [r7, #8]
 80028de:	607a      	str	r2, [r7, #4]
 80028e0:	2300      	movs	r3, #0
 80028e2:	4618      	mov	r0, r3
 80028e4:	3714      	adds	r7, #20
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr
	...

080028f0 <_sbrk>:
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b086      	sub	sp, #24
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
 80028f8:	4a14      	ldr	r2, [pc, #80]	; (800294c <_sbrk+0x5c>)
 80028fa:	4b15      	ldr	r3, [pc, #84]	; (8002950 <_sbrk+0x60>)
 80028fc:	1ad3      	subs	r3, r2, r3
 80028fe:	617b      	str	r3, [r7, #20]
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	613b      	str	r3, [r7, #16]
 8002904:	4b13      	ldr	r3, [pc, #76]	; (8002954 <_sbrk+0x64>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d102      	bne.n	8002912 <_sbrk+0x22>
 800290c:	4b11      	ldr	r3, [pc, #68]	; (8002954 <_sbrk+0x64>)
 800290e:	4a12      	ldr	r2, [pc, #72]	; (8002958 <_sbrk+0x68>)
 8002910:	601a      	str	r2, [r3, #0]
 8002912:	4b10      	ldr	r3, [pc, #64]	; (8002954 <_sbrk+0x64>)
 8002914:	681a      	ldr	r2, [r3, #0]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	4413      	add	r3, r2
 800291a:	693a      	ldr	r2, [r7, #16]
 800291c:	429a      	cmp	r2, r3
 800291e:	d207      	bcs.n	8002930 <_sbrk+0x40>
 8002920:	f005 fa54 	bl	8007dcc <__errno>
 8002924:	4603      	mov	r3, r0
 8002926:	220c      	movs	r2, #12
 8002928:	601a      	str	r2, [r3, #0]
 800292a:	f04f 33ff 	mov.w	r3, #4294967295
 800292e:	e009      	b.n	8002944 <_sbrk+0x54>
 8002930:	4b08      	ldr	r3, [pc, #32]	; (8002954 <_sbrk+0x64>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	60fb      	str	r3, [r7, #12]
 8002936:	4b07      	ldr	r3, [pc, #28]	; (8002954 <_sbrk+0x64>)
 8002938:	681a      	ldr	r2, [r3, #0]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	4413      	add	r3, r2
 800293e:	4a05      	ldr	r2, [pc, #20]	; (8002954 <_sbrk+0x64>)
 8002940:	6013      	str	r3, [r2, #0]
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	4618      	mov	r0, r3
 8002946:	3718      	adds	r7, #24
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}
 800294c:	20080000 	.word	0x20080000
 8002950:	00000400 	.word	0x00000400
 8002954:	20000808 	.word	0x20000808
 8002958:	20000820 	.word	0x20000820

0800295c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800295c:	b480      	push	{r7}
 800295e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002960:	4b08      	ldr	r3, [pc, #32]	; (8002984 <SystemInit+0x28>)
 8002962:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002966:	4a07      	ldr	r2, [pc, #28]	; (8002984 <SystemInit+0x28>)
 8002968:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800296c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002970:	4b04      	ldr	r3, [pc, #16]	; (8002984 <SystemInit+0x28>)
 8002972:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002976:	609a      	str	r2, [r3, #8]
#endif
}
 8002978:	bf00      	nop
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr
 8002982:	bf00      	nop
 8002984:	e000ed00 	.word	0xe000ed00

08002988 <Reset_Handler>:
 8002988:	f8df d034 	ldr.w	sp, [pc, #52]	; 80029c0 <LoopFillZerobss+0x14>
 800298c:	2100      	movs	r1, #0
 800298e:	e003      	b.n	8002998 <LoopCopyDataInit>

08002990 <CopyDataInit>:
 8002990:	4b0c      	ldr	r3, [pc, #48]	; (80029c4 <LoopFillZerobss+0x18>)
 8002992:	585b      	ldr	r3, [r3, r1]
 8002994:	5043      	str	r3, [r0, r1]
 8002996:	3104      	adds	r1, #4

08002998 <LoopCopyDataInit>:
 8002998:	480b      	ldr	r0, [pc, #44]	; (80029c8 <LoopFillZerobss+0x1c>)
 800299a:	4b0c      	ldr	r3, [pc, #48]	; (80029cc <LoopFillZerobss+0x20>)
 800299c:	1842      	adds	r2, r0, r1
 800299e:	429a      	cmp	r2, r3
 80029a0:	d3f6      	bcc.n	8002990 <CopyDataInit>
 80029a2:	4a0b      	ldr	r2, [pc, #44]	; (80029d0 <LoopFillZerobss+0x24>)
 80029a4:	e002      	b.n	80029ac <LoopFillZerobss>

080029a6 <FillZerobss>:
 80029a6:	2300      	movs	r3, #0
 80029a8:	f842 3b04 	str.w	r3, [r2], #4

080029ac <LoopFillZerobss>:
 80029ac:	4b09      	ldr	r3, [pc, #36]	; (80029d4 <LoopFillZerobss+0x28>)
 80029ae:	429a      	cmp	r2, r3
 80029b0:	d3f9      	bcc.n	80029a6 <FillZerobss>
 80029b2:	f7ff ffd3 	bl	800295c <SystemInit>
 80029b6:	f005 fa0f 	bl	8007dd8 <__libc_init_array>
 80029ba:	f7fe f8d3 	bl	8000b64 <main>
 80029be:	4770      	bx	lr
 80029c0:	20080000 	.word	0x20080000
 80029c4:	08008e74 	.word	0x08008e74
 80029c8:	20000000 	.word	0x20000000
 80029cc:	2000007c 	.word	0x2000007c
 80029d0:	2000007c 	.word	0x2000007c
 80029d4:	20000820 	.word	0x20000820

080029d8 <ADC_IRQHandler>:
 80029d8:	e7fe      	b.n	80029d8 <ADC_IRQHandler>

080029da <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029da:	b580      	push	{r7, lr}
 80029dc:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029de:	2003      	movs	r0, #3
 80029e0:	f000 fbe0 	bl	80031a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80029e4:	2000      	movs	r0, #0
 80029e6:	f000 f805 	bl	80029f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80029ea:	f7ff f9a3 	bl	8001d34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80029ee:	2300      	movs	r3, #0
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	bd80      	pop	{r7, pc}

080029f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b082      	sub	sp, #8
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029fc:	4b12      	ldr	r3, [pc, #72]	; (8002a48 <HAL_InitTick+0x54>)
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	4b12      	ldr	r3, [pc, #72]	; (8002a4c <HAL_InitTick+0x58>)
 8002a02:	781b      	ldrb	r3, [r3, #0]
 8002a04:	4619      	mov	r1, r3
 8002a06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a12:	4618      	mov	r0, r3
 8002a14:	f000 fbfb 	bl	800320e <HAL_SYSTICK_Config>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d001      	beq.n	8002a22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e00e      	b.n	8002a40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2b0f      	cmp	r3, #15
 8002a26:	d80a      	bhi.n	8002a3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a28:	2200      	movs	r2, #0
 8002a2a:	6879      	ldr	r1, [r7, #4]
 8002a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8002a30:	f000 fbc3 	bl	80031ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a34:	4a06      	ldr	r2, [pc, #24]	; (8002a50 <HAL_InitTick+0x5c>)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	e000      	b.n	8002a40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	3708      	adds	r7, #8
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	2000000c 	.word	0x2000000c
 8002a4c:	20000014 	.word	0x20000014
 8002a50:	20000010 	.word	0x20000010

08002a54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a54:	b480      	push	{r7}
 8002a56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a58:	4b06      	ldr	r3, [pc, #24]	; (8002a74 <HAL_IncTick+0x20>)
 8002a5a:	781b      	ldrb	r3, [r3, #0]
 8002a5c:	461a      	mov	r2, r3
 8002a5e:	4b06      	ldr	r3, [pc, #24]	; (8002a78 <HAL_IncTick+0x24>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4413      	add	r3, r2
 8002a64:	4a04      	ldr	r2, [pc, #16]	; (8002a78 <HAL_IncTick+0x24>)
 8002a66:	6013      	str	r3, [r2, #0]
}
 8002a68:	bf00      	nop
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr
 8002a72:	bf00      	nop
 8002a74:	20000014 	.word	0x20000014
 8002a78:	2000080c 	.word	0x2000080c

08002a7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	af00      	add	r7, sp, #0
  return uwTick;
 8002a80:	4b03      	ldr	r3, [pc, #12]	; (8002a90 <HAL_GetTick+0x14>)
 8002a82:	681b      	ldr	r3, [r3, #0]
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	46bd      	mov	sp, r7
 8002a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8c:	4770      	bx	lr
 8002a8e:	bf00      	nop
 8002a90:	2000080c 	.word	0x2000080c

08002a94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b084      	sub	sp, #16
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a9c:	f7ff ffee 	bl	8002a7c <HAL_GetTick>
 8002aa0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aac:	d005      	beq.n	8002aba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002aae:	4b0a      	ldr	r3, [pc, #40]	; (8002ad8 <HAL_Delay+0x44>)
 8002ab0:	781b      	ldrb	r3, [r3, #0]
 8002ab2:	461a      	mov	r2, r3
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	4413      	add	r3, r2
 8002ab8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002aba:	bf00      	nop
 8002abc:	f7ff ffde 	bl	8002a7c <HAL_GetTick>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	68fa      	ldr	r2, [r7, #12]
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d8f7      	bhi.n	8002abc <HAL_Delay+0x28>
  {
  }
}
 8002acc:	bf00      	nop
 8002ace:	bf00      	nop
 8002ad0:	3710      	adds	r7, #16
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	bf00      	nop
 8002ad8:	20000014 	.word	0x20000014

08002adc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b084      	sub	sp, #16
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d101      	bne.n	8002af2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e031      	b.n	8002b56 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d109      	bne.n	8002b0e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002afa:	6878      	ldr	r0, [r7, #4]
 8002afc:	f7ff f93e 	bl	8001d7c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2200      	movs	r2, #0
 8002b04:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b12:	f003 0310 	and.w	r3, r3, #16
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d116      	bne.n	8002b48 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b1e:	4b10      	ldr	r3, [pc, #64]	; (8002b60 <HAL_ADC_Init+0x84>)
 8002b20:	4013      	ands	r3, r2
 8002b22:	f043 0202 	orr.w	r2, r3, #2
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002b2a:	6878      	ldr	r0, [r7, #4]
 8002b2c:	f000 f970 	bl	8002e10 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2200      	movs	r2, #0
 8002b34:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b3a:	f023 0303 	bic.w	r3, r3, #3
 8002b3e:	f043 0201 	orr.w	r2, r3, #1
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	641a      	str	r2, [r3, #64]	; 0x40
 8002b46:	e001      	b.n	8002b4c <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002b54:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3710      	adds	r7, #16
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	ffffeefd 	.word	0xffffeefd

08002b64 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b085      	sub	sp, #20
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
 8002b6c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b78:	2b01      	cmp	r3, #1
 8002b7a:	d101      	bne.n	8002b80 <HAL_ADC_ConfigChannel+0x1c>
 8002b7c:	2302      	movs	r3, #2
 8002b7e:	e136      	b.n	8002dee <HAL_ADC_ConfigChannel+0x28a>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2201      	movs	r2, #1
 8002b84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	2b09      	cmp	r3, #9
 8002b8e:	d93a      	bls.n	8002c06 <HAL_ADC_ConfigChannel+0xa2>
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002b98:	d035      	beq.n	8002c06 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	68d9      	ldr	r1, [r3, #12]
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	b29b      	uxth	r3, r3
 8002ba6:	461a      	mov	r2, r3
 8002ba8:	4613      	mov	r3, r2
 8002baa:	005b      	lsls	r3, r3, #1
 8002bac:	4413      	add	r3, r2
 8002bae:	3b1e      	subs	r3, #30
 8002bb0:	2207      	movs	r2, #7
 8002bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb6:	43da      	mvns	r2, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	400a      	ands	r2, r1
 8002bbe:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a8d      	ldr	r2, [pc, #564]	; (8002dfc <HAL_ADC_ConfigChannel+0x298>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d10a      	bne.n	8002be0 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	68d9      	ldr	r1, [r3, #12]
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	061a      	lsls	r2, r3, #24
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	430a      	orrs	r2, r1
 8002bdc:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002bde:	e035      	b.n	8002c4c <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	68d9      	ldr	r1, [r3, #12]
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	689a      	ldr	r2, [r3, #8]
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	b29b      	uxth	r3, r3
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	005b      	lsls	r3, r3, #1
 8002bf6:	4403      	add	r3, r0
 8002bf8:	3b1e      	subs	r3, #30
 8002bfa:	409a      	lsls	r2, r3
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	430a      	orrs	r2, r1
 8002c02:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c04:	e022      	b.n	8002c4c <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	6919      	ldr	r1, [r3, #16]
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	b29b      	uxth	r3, r3
 8002c12:	461a      	mov	r2, r3
 8002c14:	4613      	mov	r3, r2
 8002c16:	005b      	lsls	r3, r3, #1
 8002c18:	4413      	add	r3, r2
 8002c1a:	2207      	movs	r2, #7
 8002c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c20:	43da      	mvns	r2, r3
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	400a      	ands	r2, r1
 8002c28:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	6919      	ldr	r1, [r3, #16]
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	689a      	ldr	r2, [r3, #8]
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	b29b      	uxth	r3, r3
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	005b      	lsls	r3, r3, #1
 8002c40:	4403      	add	r3, r0
 8002c42:	409a      	lsls	r2, r3
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	430a      	orrs	r2, r1
 8002c4a:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	2b06      	cmp	r3, #6
 8002c52:	d824      	bhi.n	8002c9e <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	685a      	ldr	r2, [r3, #4]
 8002c5e:	4613      	mov	r3, r2
 8002c60:	009b      	lsls	r3, r3, #2
 8002c62:	4413      	add	r3, r2
 8002c64:	3b05      	subs	r3, #5
 8002c66:	221f      	movs	r2, #31
 8002c68:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6c:	43da      	mvns	r2, r3
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	400a      	ands	r2, r1
 8002c74:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	b29b      	uxth	r3, r3
 8002c82:	4618      	mov	r0, r3
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	685a      	ldr	r2, [r3, #4]
 8002c88:	4613      	mov	r3, r2
 8002c8a:	009b      	lsls	r3, r3, #2
 8002c8c:	4413      	add	r3, r2
 8002c8e:	3b05      	subs	r3, #5
 8002c90:	fa00 f203 	lsl.w	r2, r0, r3
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	430a      	orrs	r2, r1
 8002c9a:	635a      	str	r2, [r3, #52]	; 0x34
 8002c9c:	e04c      	b.n	8002d38 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	2b0c      	cmp	r3, #12
 8002ca4:	d824      	bhi.n	8002cf0 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	685a      	ldr	r2, [r3, #4]
 8002cb0:	4613      	mov	r3, r2
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	4413      	add	r3, r2
 8002cb6:	3b23      	subs	r3, #35	; 0x23
 8002cb8:	221f      	movs	r2, #31
 8002cba:	fa02 f303 	lsl.w	r3, r2, r3
 8002cbe:	43da      	mvns	r2, r3
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	400a      	ands	r2, r1
 8002cc6:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	b29b      	uxth	r3, r3
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	685a      	ldr	r2, [r3, #4]
 8002cda:	4613      	mov	r3, r2
 8002cdc:	009b      	lsls	r3, r3, #2
 8002cde:	4413      	add	r3, r2
 8002ce0:	3b23      	subs	r3, #35	; 0x23
 8002ce2:	fa00 f203 	lsl.w	r2, r0, r3
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	430a      	orrs	r2, r1
 8002cec:	631a      	str	r2, [r3, #48]	; 0x30
 8002cee:	e023      	b.n	8002d38 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	685a      	ldr	r2, [r3, #4]
 8002cfa:	4613      	mov	r3, r2
 8002cfc:	009b      	lsls	r3, r3, #2
 8002cfe:	4413      	add	r3, r2
 8002d00:	3b41      	subs	r3, #65	; 0x41
 8002d02:	221f      	movs	r2, #31
 8002d04:	fa02 f303 	lsl.w	r3, r2, r3
 8002d08:	43da      	mvns	r2, r3
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	400a      	ands	r2, r1
 8002d10:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	b29b      	uxth	r3, r3
 8002d1e:	4618      	mov	r0, r3
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	685a      	ldr	r2, [r3, #4]
 8002d24:	4613      	mov	r3, r2
 8002d26:	009b      	lsls	r3, r3, #2
 8002d28:	4413      	add	r3, r2
 8002d2a:	3b41      	subs	r3, #65	; 0x41
 8002d2c:	fa00 f203 	lsl.w	r2, r0, r3
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	430a      	orrs	r2, r1
 8002d36:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a30      	ldr	r2, [pc, #192]	; (8002e00 <HAL_ADC_ConfigChannel+0x29c>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d10a      	bne.n	8002d58 <HAL_ADC_ConfigChannel+0x1f4>
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002d4a:	d105      	bne.n	8002d58 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002d4c:	4b2d      	ldr	r3, [pc, #180]	; (8002e04 <HAL_ADC_ConfigChannel+0x2a0>)
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	4a2c      	ldr	r2, [pc, #176]	; (8002e04 <HAL_ADC_ConfigChannel+0x2a0>)
 8002d52:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002d56:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a28      	ldr	r2, [pc, #160]	; (8002e00 <HAL_ADC_ConfigChannel+0x29c>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d10f      	bne.n	8002d82 <HAL_ADC_ConfigChannel+0x21e>
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	2b12      	cmp	r3, #18
 8002d68:	d10b      	bne.n	8002d82 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8002d6a:	4b26      	ldr	r3, [pc, #152]	; (8002e04 <HAL_ADC_ConfigChannel+0x2a0>)
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	4a25      	ldr	r2, [pc, #148]	; (8002e04 <HAL_ADC_ConfigChannel+0x2a0>)
 8002d70:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002d74:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002d76:	4b23      	ldr	r3, [pc, #140]	; (8002e04 <HAL_ADC_ConfigChannel+0x2a0>)
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	4a22      	ldr	r2, [pc, #136]	; (8002e04 <HAL_ADC_ConfigChannel+0x2a0>)
 8002d7c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002d80:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a1e      	ldr	r2, [pc, #120]	; (8002e00 <HAL_ADC_ConfigChannel+0x29c>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d12b      	bne.n	8002de4 <HAL_ADC_ConfigChannel+0x280>
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a1a      	ldr	r2, [pc, #104]	; (8002dfc <HAL_ADC_ConfigChannel+0x298>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d003      	beq.n	8002d9e <HAL_ADC_ConfigChannel+0x23a>
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	2b11      	cmp	r3, #17
 8002d9c:	d122      	bne.n	8002de4 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8002d9e:	4b19      	ldr	r3, [pc, #100]	; (8002e04 <HAL_ADC_ConfigChannel+0x2a0>)
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	4a18      	ldr	r2, [pc, #96]	; (8002e04 <HAL_ADC_ConfigChannel+0x2a0>)
 8002da4:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002da8:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002daa:	4b16      	ldr	r3, [pc, #88]	; (8002e04 <HAL_ADC_ConfigChannel+0x2a0>)
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	4a15      	ldr	r2, [pc, #84]	; (8002e04 <HAL_ADC_ConfigChannel+0x2a0>)
 8002db0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002db4:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a10      	ldr	r2, [pc, #64]	; (8002dfc <HAL_ADC_ConfigChannel+0x298>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d111      	bne.n	8002de4 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002dc0:	4b11      	ldr	r3, [pc, #68]	; (8002e08 <HAL_ADC_ConfigChannel+0x2a4>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a11      	ldr	r2, [pc, #68]	; (8002e0c <HAL_ADC_ConfigChannel+0x2a8>)
 8002dc6:	fba2 2303 	umull	r2, r3, r2, r3
 8002dca:	0c9a      	lsrs	r2, r3, #18
 8002dcc:	4613      	mov	r3, r2
 8002dce:	009b      	lsls	r3, r3, #2
 8002dd0:	4413      	add	r3, r2
 8002dd2:	005b      	lsls	r3, r3, #1
 8002dd4:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002dd6:	e002      	b.n	8002dde <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	3b01      	subs	r3, #1
 8002ddc:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d1f9      	bne.n	8002dd8 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2200      	movs	r2, #0
 8002de8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002dec:	2300      	movs	r3, #0
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	3714      	adds	r7, #20
 8002df2:	46bd      	mov	sp, r7
 8002df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df8:	4770      	bx	lr
 8002dfa:	bf00      	nop
 8002dfc:	10000012 	.word	0x10000012
 8002e00:	40012000 	.word	0x40012000
 8002e04:	40012300 	.word	0x40012300
 8002e08:	2000000c 	.word	0x2000000c
 8002e0c:	431bde83 	.word	0x431bde83

08002e10 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b083      	sub	sp, #12
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002e18:	4b78      	ldr	r3, [pc, #480]	; (8002ffc <ADC_Init+0x1ec>)
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	4a77      	ldr	r2, [pc, #476]	; (8002ffc <ADC_Init+0x1ec>)
 8002e1e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002e22:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002e24:	4b75      	ldr	r3, [pc, #468]	; (8002ffc <ADC_Init+0x1ec>)
 8002e26:	685a      	ldr	r2, [r3, #4]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	4973      	ldr	r1, [pc, #460]	; (8002ffc <ADC_Init+0x1ec>)
 8002e2e:	4313      	orrs	r3, r2
 8002e30:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	685a      	ldr	r2, [r3, #4]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002e40:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	6859      	ldr	r1, [r3, #4]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	691b      	ldr	r3, [r3, #16]
 8002e4c:	021a      	lsls	r2, r3, #8
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	430a      	orrs	r2, r1
 8002e54:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	685a      	ldr	r2, [r3, #4]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002e64:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	6859      	ldr	r1, [r3, #4]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	689a      	ldr	r2, [r3, #8]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	430a      	orrs	r2, r1
 8002e76:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	689a      	ldr	r2, [r3, #8]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e86:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	6899      	ldr	r1, [r3, #8]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	68da      	ldr	r2, [r3, #12]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	430a      	orrs	r2, r1
 8002e98:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e9e:	4a58      	ldr	r2, [pc, #352]	; (8003000 <ADC_Init+0x1f0>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d022      	beq.n	8002eea <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	689a      	ldr	r2, [r3, #8]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002eb2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	6899      	ldr	r1, [r3, #8]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	430a      	orrs	r2, r1
 8002ec4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	689a      	ldr	r2, [r3, #8]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002ed4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	6899      	ldr	r1, [r3, #8]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	430a      	orrs	r2, r1
 8002ee6:	609a      	str	r2, [r3, #8]
 8002ee8:	e00f      	b.n	8002f0a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	689a      	ldr	r2, [r3, #8]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002ef8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	689a      	ldr	r2, [r3, #8]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002f08:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	689a      	ldr	r2, [r3, #8]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f022 0202 	bic.w	r2, r2, #2
 8002f18:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	6899      	ldr	r1, [r3, #8]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	699b      	ldr	r3, [r3, #24]
 8002f24:	005a      	lsls	r2, r3, #1
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	430a      	orrs	r2, r1
 8002f2c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d01b      	beq.n	8002f70 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	685a      	ldr	r2, [r3, #4]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f46:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	685a      	ldr	r2, [r3, #4]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002f56:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	6859      	ldr	r1, [r3, #4]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f62:	3b01      	subs	r3, #1
 8002f64:	035a      	lsls	r2, r3, #13
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	430a      	orrs	r2, r1
 8002f6c:	605a      	str	r2, [r3, #4]
 8002f6e:	e007      	b.n	8002f80 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	685a      	ldr	r2, [r3, #4]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f7e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002f8e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	69db      	ldr	r3, [r3, #28]
 8002f9a:	3b01      	subs	r3, #1
 8002f9c:	051a      	lsls	r2, r3, #20
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	430a      	orrs	r2, r1
 8002fa4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	689a      	ldr	r2, [r3, #8]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002fb4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	6899      	ldr	r1, [r3, #8]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002fc2:	025a      	lsls	r2, r3, #9
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	430a      	orrs	r2, r1
 8002fca:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	689a      	ldr	r2, [r3, #8]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002fda:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	6899      	ldr	r1, [r3, #8]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	695b      	ldr	r3, [r3, #20]
 8002fe6:	029a      	lsls	r2, r3, #10
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	430a      	orrs	r2, r1
 8002fee:	609a      	str	r2, [r3, #8]
}
 8002ff0:	bf00      	nop
 8002ff2:	370c      	adds	r7, #12
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffa:	4770      	bx	lr
 8002ffc:	40012300 	.word	0x40012300
 8003000:	0f000001 	.word	0x0f000001

08003004 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003004:	b480      	push	{r7}
 8003006:	b085      	sub	sp, #20
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	f003 0307 	and.w	r3, r3, #7
 8003012:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003014:	4b0b      	ldr	r3, [pc, #44]	; (8003044 <__NVIC_SetPriorityGrouping+0x40>)
 8003016:	68db      	ldr	r3, [r3, #12]
 8003018:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800301a:	68ba      	ldr	r2, [r7, #8]
 800301c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003020:	4013      	ands	r3, r2
 8003022:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800302c:	4b06      	ldr	r3, [pc, #24]	; (8003048 <__NVIC_SetPriorityGrouping+0x44>)
 800302e:	4313      	orrs	r3, r2
 8003030:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003032:	4a04      	ldr	r2, [pc, #16]	; (8003044 <__NVIC_SetPriorityGrouping+0x40>)
 8003034:	68bb      	ldr	r3, [r7, #8]
 8003036:	60d3      	str	r3, [r2, #12]
}
 8003038:	bf00      	nop
 800303a:	3714      	adds	r7, #20
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr
 8003044:	e000ed00 	.word	0xe000ed00
 8003048:	05fa0000 	.word	0x05fa0000

0800304c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800304c:	b480      	push	{r7}
 800304e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003050:	4b04      	ldr	r3, [pc, #16]	; (8003064 <__NVIC_GetPriorityGrouping+0x18>)
 8003052:	68db      	ldr	r3, [r3, #12]
 8003054:	0a1b      	lsrs	r3, r3, #8
 8003056:	f003 0307 	and.w	r3, r3, #7
}
 800305a:	4618      	mov	r0, r3
 800305c:	46bd      	mov	sp, r7
 800305e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003062:	4770      	bx	lr
 8003064:	e000ed00 	.word	0xe000ed00

08003068 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003068:	b480      	push	{r7}
 800306a:	b083      	sub	sp, #12
 800306c:	af00      	add	r7, sp, #0
 800306e:	4603      	mov	r3, r0
 8003070:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003072:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003076:	2b00      	cmp	r3, #0
 8003078:	db0b      	blt.n	8003092 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800307a:	79fb      	ldrb	r3, [r7, #7]
 800307c:	f003 021f 	and.w	r2, r3, #31
 8003080:	4907      	ldr	r1, [pc, #28]	; (80030a0 <__NVIC_EnableIRQ+0x38>)
 8003082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003086:	095b      	lsrs	r3, r3, #5
 8003088:	2001      	movs	r0, #1
 800308a:	fa00 f202 	lsl.w	r2, r0, r2
 800308e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003092:	bf00      	nop
 8003094:	370c      	adds	r7, #12
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr
 800309e:	bf00      	nop
 80030a0:	e000e100 	.word	0xe000e100

080030a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b083      	sub	sp, #12
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	4603      	mov	r3, r0
 80030ac:	6039      	str	r1, [r7, #0]
 80030ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	db0a      	blt.n	80030ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	b2da      	uxtb	r2, r3
 80030bc:	490c      	ldr	r1, [pc, #48]	; (80030f0 <__NVIC_SetPriority+0x4c>)
 80030be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030c2:	0112      	lsls	r2, r2, #4
 80030c4:	b2d2      	uxtb	r2, r2
 80030c6:	440b      	add	r3, r1
 80030c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030cc:	e00a      	b.n	80030e4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	b2da      	uxtb	r2, r3
 80030d2:	4908      	ldr	r1, [pc, #32]	; (80030f4 <__NVIC_SetPriority+0x50>)
 80030d4:	79fb      	ldrb	r3, [r7, #7]
 80030d6:	f003 030f 	and.w	r3, r3, #15
 80030da:	3b04      	subs	r3, #4
 80030dc:	0112      	lsls	r2, r2, #4
 80030de:	b2d2      	uxtb	r2, r2
 80030e0:	440b      	add	r3, r1
 80030e2:	761a      	strb	r2, [r3, #24]
}
 80030e4:	bf00      	nop
 80030e6:	370c      	adds	r7, #12
 80030e8:	46bd      	mov	sp, r7
 80030ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ee:	4770      	bx	lr
 80030f0:	e000e100 	.word	0xe000e100
 80030f4:	e000ed00 	.word	0xe000ed00

080030f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b089      	sub	sp, #36	; 0x24
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	60f8      	str	r0, [r7, #12]
 8003100:	60b9      	str	r1, [r7, #8]
 8003102:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	f003 0307 	and.w	r3, r3, #7
 800310a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800310c:	69fb      	ldr	r3, [r7, #28]
 800310e:	f1c3 0307 	rsb	r3, r3, #7
 8003112:	2b04      	cmp	r3, #4
 8003114:	bf28      	it	cs
 8003116:	2304      	movcs	r3, #4
 8003118:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800311a:	69fb      	ldr	r3, [r7, #28]
 800311c:	3304      	adds	r3, #4
 800311e:	2b06      	cmp	r3, #6
 8003120:	d902      	bls.n	8003128 <NVIC_EncodePriority+0x30>
 8003122:	69fb      	ldr	r3, [r7, #28]
 8003124:	3b03      	subs	r3, #3
 8003126:	e000      	b.n	800312a <NVIC_EncodePriority+0x32>
 8003128:	2300      	movs	r3, #0
 800312a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800312c:	f04f 32ff 	mov.w	r2, #4294967295
 8003130:	69bb      	ldr	r3, [r7, #24]
 8003132:	fa02 f303 	lsl.w	r3, r2, r3
 8003136:	43da      	mvns	r2, r3
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	401a      	ands	r2, r3
 800313c:	697b      	ldr	r3, [r7, #20]
 800313e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003140:	f04f 31ff 	mov.w	r1, #4294967295
 8003144:	697b      	ldr	r3, [r7, #20]
 8003146:	fa01 f303 	lsl.w	r3, r1, r3
 800314a:	43d9      	mvns	r1, r3
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003150:	4313      	orrs	r3, r2
         );
}
 8003152:	4618      	mov	r0, r3
 8003154:	3724      	adds	r7, #36	; 0x24
 8003156:	46bd      	mov	sp, r7
 8003158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315c:	4770      	bx	lr
	...

08003160 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	3b01      	subs	r3, #1
 800316c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003170:	d301      	bcc.n	8003176 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003172:	2301      	movs	r3, #1
 8003174:	e00f      	b.n	8003196 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003176:	4a0a      	ldr	r2, [pc, #40]	; (80031a0 <SysTick_Config+0x40>)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	3b01      	subs	r3, #1
 800317c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800317e:	210f      	movs	r1, #15
 8003180:	f04f 30ff 	mov.w	r0, #4294967295
 8003184:	f7ff ff8e 	bl	80030a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003188:	4b05      	ldr	r3, [pc, #20]	; (80031a0 <SysTick_Config+0x40>)
 800318a:	2200      	movs	r2, #0
 800318c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800318e:	4b04      	ldr	r3, [pc, #16]	; (80031a0 <SysTick_Config+0x40>)
 8003190:	2207      	movs	r2, #7
 8003192:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003194:	2300      	movs	r3, #0
}
 8003196:	4618      	mov	r0, r3
 8003198:	3708      	adds	r7, #8
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop
 80031a0:	e000e010 	.word	0xe000e010

080031a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b082      	sub	sp, #8
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031ac:	6878      	ldr	r0, [r7, #4]
 80031ae:	f7ff ff29 	bl	8003004 <__NVIC_SetPriorityGrouping>
}
 80031b2:	bf00      	nop
 80031b4:	3708      	adds	r7, #8
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}

080031ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80031ba:	b580      	push	{r7, lr}
 80031bc:	b086      	sub	sp, #24
 80031be:	af00      	add	r7, sp, #0
 80031c0:	4603      	mov	r3, r0
 80031c2:	60b9      	str	r1, [r7, #8]
 80031c4:	607a      	str	r2, [r7, #4]
 80031c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80031c8:	2300      	movs	r3, #0
 80031ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031cc:	f7ff ff3e 	bl	800304c <__NVIC_GetPriorityGrouping>
 80031d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031d2:	687a      	ldr	r2, [r7, #4]
 80031d4:	68b9      	ldr	r1, [r7, #8]
 80031d6:	6978      	ldr	r0, [r7, #20]
 80031d8:	f7ff ff8e 	bl	80030f8 <NVIC_EncodePriority>
 80031dc:	4602      	mov	r2, r0
 80031de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031e2:	4611      	mov	r1, r2
 80031e4:	4618      	mov	r0, r3
 80031e6:	f7ff ff5d 	bl	80030a4 <__NVIC_SetPriority>
}
 80031ea:	bf00      	nop
 80031ec:	3718      	adds	r7, #24
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}

080031f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031f2:	b580      	push	{r7, lr}
 80031f4:	b082      	sub	sp, #8
 80031f6:	af00      	add	r7, sp, #0
 80031f8:	4603      	mov	r3, r0
 80031fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003200:	4618      	mov	r0, r3
 8003202:	f7ff ff31 	bl	8003068 <__NVIC_EnableIRQ>
}
 8003206:	bf00      	nop
 8003208:	3708      	adds	r7, #8
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}

0800320e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800320e:	b580      	push	{r7, lr}
 8003210:	b082      	sub	sp, #8
 8003212:	af00      	add	r7, sp, #0
 8003214:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f7ff ffa2 	bl	8003160 <SysTick_Config>
 800321c:	4603      	mov	r3, r0
}
 800321e:	4618      	mov	r0, r3
 8003220:	3708      	adds	r7, #8
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
	...

08003228 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003228:	b480      	push	{r7}
 800322a:	b089      	sub	sp, #36	; 0x24
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
 8003230:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003232:	2300      	movs	r3, #0
 8003234:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003236:	2300      	movs	r3, #0
 8003238:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800323a:	2300      	movs	r3, #0
 800323c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800323e:	2300      	movs	r3, #0
 8003240:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003242:	2300      	movs	r3, #0
 8003244:	61fb      	str	r3, [r7, #28]
 8003246:	e175      	b.n	8003534 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003248:	2201      	movs	r2, #1
 800324a:	69fb      	ldr	r3, [r7, #28]
 800324c:	fa02 f303 	lsl.w	r3, r2, r3
 8003250:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	697a      	ldr	r2, [r7, #20]
 8003258:	4013      	ands	r3, r2
 800325a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800325c:	693a      	ldr	r2, [r7, #16]
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	429a      	cmp	r2, r3
 8003262:	f040 8164 	bne.w	800352e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	f003 0303 	and.w	r3, r3, #3
 800326e:	2b01      	cmp	r3, #1
 8003270:	d005      	beq.n	800327e <HAL_GPIO_Init+0x56>
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	f003 0303 	and.w	r3, r3, #3
 800327a:	2b02      	cmp	r3, #2
 800327c:	d130      	bne.n	80032e0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003284:	69fb      	ldr	r3, [r7, #28]
 8003286:	005b      	lsls	r3, r3, #1
 8003288:	2203      	movs	r2, #3
 800328a:	fa02 f303 	lsl.w	r3, r2, r3
 800328e:	43db      	mvns	r3, r3
 8003290:	69ba      	ldr	r2, [r7, #24]
 8003292:	4013      	ands	r3, r2
 8003294:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	68da      	ldr	r2, [r3, #12]
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	005b      	lsls	r3, r3, #1
 800329e:	fa02 f303 	lsl.w	r3, r2, r3
 80032a2:	69ba      	ldr	r2, [r7, #24]
 80032a4:	4313      	orrs	r3, r2
 80032a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	69ba      	ldr	r2, [r7, #24]
 80032ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032b4:	2201      	movs	r2, #1
 80032b6:	69fb      	ldr	r3, [r7, #28]
 80032b8:	fa02 f303 	lsl.w	r3, r2, r3
 80032bc:	43db      	mvns	r3, r3
 80032be:	69ba      	ldr	r2, [r7, #24]
 80032c0:	4013      	ands	r3, r2
 80032c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	091b      	lsrs	r3, r3, #4
 80032ca:	f003 0201 	and.w	r2, r3, #1
 80032ce:	69fb      	ldr	r3, [r7, #28]
 80032d0:	fa02 f303 	lsl.w	r3, r2, r3
 80032d4:	69ba      	ldr	r2, [r7, #24]
 80032d6:	4313      	orrs	r3, r2
 80032d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	69ba      	ldr	r2, [r7, #24]
 80032de:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	f003 0303 	and.w	r3, r3, #3
 80032e8:	2b03      	cmp	r3, #3
 80032ea:	d017      	beq.n	800331c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	68db      	ldr	r3, [r3, #12]
 80032f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80032f2:	69fb      	ldr	r3, [r7, #28]
 80032f4:	005b      	lsls	r3, r3, #1
 80032f6:	2203      	movs	r2, #3
 80032f8:	fa02 f303 	lsl.w	r3, r2, r3
 80032fc:	43db      	mvns	r3, r3
 80032fe:	69ba      	ldr	r2, [r7, #24]
 8003300:	4013      	ands	r3, r2
 8003302:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	689a      	ldr	r2, [r3, #8]
 8003308:	69fb      	ldr	r3, [r7, #28]
 800330a:	005b      	lsls	r3, r3, #1
 800330c:	fa02 f303 	lsl.w	r3, r2, r3
 8003310:	69ba      	ldr	r2, [r7, #24]
 8003312:	4313      	orrs	r3, r2
 8003314:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	69ba      	ldr	r2, [r7, #24]
 800331a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	f003 0303 	and.w	r3, r3, #3
 8003324:	2b02      	cmp	r3, #2
 8003326:	d123      	bne.n	8003370 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003328:	69fb      	ldr	r3, [r7, #28]
 800332a:	08da      	lsrs	r2, r3, #3
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	3208      	adds	r2, #8
 8003330:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003334:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003336:	69fb      	ldr	r3, [r7, #28]
 8003338:	f003 0307 	and.w	r3, r3, #7
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	220f      	movs	r2, #15
 8003340:	fa02 f303 	lsl.w	r3, r2, r3
 8003344:	43db      	mvns	r3, r3
 8003346:	69ba      	ldr	r2, [r7, #24]
 8003348:	4013      	ands	r3, r2
 800334a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	691a      	ldr	r2, [r3, #16]
 8003350:	69fb      	ldr	r3, [r7, #28]
 8003352:	f003 0307 	and.w	r3, r3, #7
 8003356:	009b      	lsls	r3, r3, #2
 8003358:	fa02 f303 	lsl.w	r3, r2, r3
 800335c:	69ba      	ldr	r2, [r7, #24]
 800335e:	4313      	orrs	r3, r2
 8003360:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	08da      	lsrs	r2, r3, #3
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	3208      	adds	r2, #8
 800336a:	69b9      	ldr	r1, [r7, #24]
 800336c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003376:	69fb      	ldr	r3, [r7, #28]
 8003378:	005b      	lsls	r3, r3, #1
 800337a:	2203      	movs	r2, #3
 800337c:	fa02 f303 	lsl.w	r3, r2, r3
 8003380:	43db      	mvns	r3, r3
 8003382:	69ba      	ldr	r2, [r7, #24]
 8003384:	4013      	ands	r3, r2
 8003386:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	f003 0203 	and.w	r2, r3, #3
 8003390:	69fb      	ldr	r3, [r7, #28]
 8003392:	005b      	lsls	r3, r3, #1
 8003394:	fa02 f303 	lsl.w	r3, r2, r3
 8003398:	69ba      	ldr	r2, [r7, #24]
 800339a:	4313      	orrs	r3, r2
 800339c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	69ba      	ldr	r2, [r7, #24]
 80033a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	f000 80be 	beq.w	800352e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033b2:	4b66      	ldr	r3, [pc, #408]	; (800354c <HAL_GPIO_Init+0x324>)
 80033b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033b6:	4a65      	ldr	r2, [pc, #404]	; (800354c <HAL_GPIO_Init+0x324>)
 80033b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80033bc:	6453      	str	r3, [r2, #68]	; 0x44
 80033be:	4b63      	ldr	r3, [pc, #396]	; (800354c <HAL_GPIO_Init+0x324>)
 80033c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033c6:	60fb      	str	r3, [r7, #12]
 80033c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80033ca:	4a61      	ldr	r2, [pc, #388]	; (8003550 <HAL_GPIO_Init+0x328>)
 80033cc:	69fb      	ldr	r3, [r7, #28]
 80033ce:	089b      	lsrs	r3, r3, #2
 80033d0:	3302      	adds	r3, #2
 80033d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80033d8:	69fb      	ldr	r3, [r7, #28]
 80033da:	f003 0303 	and.w	r3, r3, #3
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	220f      	movs	r2, #15
 80033e2:	fa02 f303 	lsl.w	r3, r2, r3
 80033e6:	43db      	mvns	r3, r3
 80033e8:	69ba      	ldr	r2, [r7, #24]
 80033ea:	4013      	ands	r3, r2
 80033ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4a58      	ldr	r2, [pc, #352]	; (8003554 <HAL_GPIO_Init+0x32c>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d037      	beq.n	8003466 <HAL_GPIO_Init+0x23e>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	4a57      	ldr	r2, [pc, #348]	; (8003558 <HAL_GPIO_Init+0x330>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d031      	beq.n	8003462 <HAL_GPIO_Init+0x23a>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	4a56      	ldr	r2, [pc, #344]	; (800355c <HAL_GPIO_Init+0x334>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d02b      	beq.n	800345e <HAL_GPIO_Init+0x236>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	4a55      	ldr	r2, [pc, #340]	; (8003560 <HAL_GPIO_Init+0x338>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d025      	beq.n	800345a <HAL_GPIO_Init+0x232>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	4a54      	ldr	r2, [pc, #336]	; (8003564 <HAL_GPIO_Init+0x33c>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d01f      	beq.n	8003456 <HAL_GPIO_Init+0x22e>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	4a53      	ldr	r2, [pc, #332]	; (8003568 <HAL_GPIO_Init+0x340>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d019      	beq.n	8003452 <HAL_GPIO_Init+0x22a>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	4a52      	ldr	r2, [pc, #328]	; (800356c <HAL_GPIO_Init+0x344>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d013      	beq.n	800344e <HAL_GPIO_Init+0x226>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	4a51      	ldr	r2, [pc, #324]	; (8003570 <HAL_GPIO_Init+0x348>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d00d      	beq.n	800344a <HAL_GPIO_Init+0x222>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	4a50      	ldr	r2, [pc, #320]	; (8003574 <HAL_GPIO_Init+0x34c>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d007      	beq.n	8003446 <HAL_GPIO_Init+0x21e>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	4a4f      	ldr	r2, [pc, #316]	; (8003578 <HAL_GPIO_Init+0x350>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d101      	bne.n	8003442 <HAL_GPIO_Init+0x21a>
 800343e:	2309      	movs	r3, #9
 8003440:	e012      	b.n	8003468 <HAL_GPIO_Init+0x240>
 8003442:	230a      	movs	r3, #10
 8003444:	e010      	b.n	8003468 <HAL_GPIO_Init+0x240>
 8003446:	2308      	movs	r3, #8
 8003448:	e00e      	b.n	8003468 <HAL_GPIO_Init+0x240>
 800344a:	2307      	movs	r3, #7
 800344c:	e00c      	b.n	8003468 <HAL_GPIO_Init+0x240>
 800344e:	2306      	movs	r3, #6
 8003450:	e00a      	b.n	8003468 <HAL_GPIO_Init+0x240>
 8003452:	2305      	movs	r3, #5
 8003454:	e008      	b.n	8003468 <HAL_GPIO_Init+0x240>
 8003456:	2304      	movs	r3, #4
 8003458:	e006      	b.n	8003468 <HAL_GPIO_Init+0x240>
 800345a:	2303      	movs	r3, #3
 800345c:	e004      	b.n	8003468 <HAL_GPIO_Init+0x240>
 800345e:	2302      	movs	r3, #2
 8003460:	e002      	b.n	8003468 <HAL_GPIO_Init+0x240>
 8003462:	2301      	movs	r3, #1
 8003464:	e000      	b.n	8003468 <HAL_GPIO_Init+0x240>
 8003466:	2300      	movs	r3, #0
 8003468:	69fa      	ldr	r2, [r7, #28]
 800346a:	f002 0203 	and.w	r2, r2, #3
 800346e:	0092      	lsls	r2, r2, #2
 8003470:	4093      	lsls	r3, r2
 8003472:	69ba      	ldr	r2, [r7, #24]
 8003474:	4313      	orrs	r3, r2
 8003476:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003478:	4935      	ldr	r1, [pc, #212]	; (8003550 <HAL_GPIO_Init+0x328>)
 800347a:	69fb      	ldr	r3, [r7, #28]
 800347c:	089b      	lsrs	r3, r3, #2
 800347e:	3302      	adds	r3, #2
 8003480:	69ba      	ldr	r2, [r7, #24]
 8003482:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003486:	4b3d      	ldr	r3, [pc, #244]	; (800357c <HAL_GPIO_Init+0x354>)
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	43db      	mvns	r3, r3
 8003490:	69ba      	ldr	r2, [r7, #24]
 8003492:	4013      	ands	r3, r2
 8003494:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d003      	beq.n	80034aa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80034a2:	69ba      	ldr	r2, [r7, #24]
 80034a4:	693b      	ldr	r3, [r7, #16]
 80034a6:	4313      	orrs	r3, r2
 80034a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80034aa:	4a34      	ldr	r2, [pc, #208]	; (800357c <HAL_GPIO_Init+0x354>)
 80034ac:	69bb      	ldr	r3, [r7, #24]
 80034ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80034b0:	4b32      	ldr	r3, [pc, #200]	; (800357c <HAL_GPIO_Init+0x354>)
 80034b2:	68db      	ldr	r3, [r3, #12]
 80034b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	43db      	mvns	r3, r3
 80034ba:	69ba      	ldr	r2, [r7, #24]
 80034bc:	4013      	ands	r3, r2
 80034be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d003      	beq.n	80034d4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80034cc:	69ba      	ldr	r2, [r7, #24]
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	4313      	orrs	r3, r2
 80034d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80034d4:	4a29      	ldr	r2, [pc, #164]	; (800357c <HAL_GPIO_Init+0x354>)
 80034d6:	69bb      	ldr	r3, [r7, #24]
 80034d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80034da:	4b28      	ldr	r3, [pc, #160]	; (800357c <HAL_GPIO_Init+0x354>)
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	43db      	mvns	r3, r3
 80034e4:	69ba      	ldr	r2, [r7, #24]
 80034e6:	4013      	ands	r3, r2
 80034e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d003      	beq.n	80034fe <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80034f6:	69ba      	ldr	r2, [r7, #24]
 80034f8:	693b      	ldr	r3, [r7, #16]
 80034fa:	4313      	orrs	r3, r2
 80034fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80034fe:	4a1f      	ldr	r2, [pc, #124]	; (800357c <HAL_GPIO_Init+0x354>)
 8003500:	69bb      	ldr	r3, [r7, #24]
 8003502:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003504:	4b1d      	ldr	r3, [pc, #116]	; (800357c <HAL_GPIO_Init+0x354>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	43db      	mvns	r3, r3
 800350e:	69ba      	ldr	r2, [r7, #24]
 8003510:	4013      	ands	r3, r2
 8003512:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800351c:	2b00      	cmp	r3, #0
 800351e:	d003      	beq.n	8003528 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003520:	69ba      	ldr	r2, [r7, #24]
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	4313      	orrs	r3, r2
 8003526:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003528:	4a14      	ldr	r2, [pc, #80]	; (800357c <HAL_GPIO_Init+0x354>)
 800352a:	69bb      	ldr	r3, [r7, #24]
 800352c:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800352e:	69fb      	ldr	r3, [r7, #28]
 8003530:	3301      	adds	r3, #1
 8003532:	61fb      	str	r3, [r7, #28]
 8003534:	69fb      	ldr	r3, [r7, #28]
 8003536:	2b0f      	cmp	r3, #15
 8003538:	f67f ae86 	bls.w	8003248 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800353c:	bf00      	nop
 800353e:	bf00      	nop
 8003540:	3724      	adds	r7, #36	; 0x24
 8003542:	46bd      	mov	sp, r7
 8003544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003548:	4770      	bx	lr
 800354a:	bf00      	nop
 800354c:	40023800 	.word	0x40023800
 8003550:	40013800 	.word	0x40013800
 8003554:	40020000 	.word	0x40020000
 8003558:	40020400 	.word	0x40020400
 800355c:	40020800 	.word	0x40020800
 8003560:	40020c00 	.word	0x40020c00
 8003564:	40021000 	.word	0x40021000
 8003568:	40021400 	.word	0x40021400
 800356c:	40021800 	.word	0x40021800
 8003570:	40021c00 	.word	0x40021c00
 8003574:	40022000 	.word	0x40022000
 8003578:	40022400 	.word	0x40022400
 800357c:	40013c00 	.word	0x40013c00

08003580 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003580:	b480      	push	{r7}
 8003582:	b083      	sub	sp, #12
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
 8003588:	460b      	mov	r3, r1
 800358a:	807b      	strh	r3, [r7, #2]
 800358c:	4613      	mov	r3, r2
 800358e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003590:	787b      	ldrb	r3, [r7, #1]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d003      	beq.n	800359e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003596:	887a      	ldrh	r2, [r7, #2]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800359c:	e003      	b.n	80035a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800359e:	887b      	ldrh	r3, [r7, #2]
 80035a0:	041a      	lsls	r2, r3, #16
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	619a      	str	r2, [r3, #24]
}
 80035a6:	bf00      	nop
 80035a8:	370c      	adds	r7, #12
 80035aa:	46bd      	mov	sp, r7
 80035ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b0:	4770      	bx	lr
	...

080035b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b082      	sub	sp, #8
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d101      	bne.n	80035c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	e07f      	b.n	80036c6 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d106      	bne.n	80035e0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2200      	movs	r2, #0
 80035d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	f7fe fc0e 	bl	8001dfc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2224      	movs	r2, #36	; 0x24
 80035e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f022 0201 	bic.w	r2, r2, #1
 80035f6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	685a      	ldr	r2, [r3, #4]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003604:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	689a      	ldr	r2, [r3, #8]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003614:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	68db      	ldr	r3, [r3, #12]
 800361a:	2b01      	cmp	r3, #1
 800361c:	d107      	bne.n	800362e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	689a      	ldr	r2, [r3, #8]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800362a:	609a      	str	r2, [r3, #8]
 800362c:	e006      	b.n	800363c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	689a      	ldr	r2, [r3, #8]
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800363a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	68db      	ldr	r3, [r3, #12]
 8003640:	2b02      	cmp	r3, #2
 8003642:	d104      	bne.n	800364e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800364c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	6859      	ldr	r1, [r3, #4]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681a      	ldr	r2, [r3, #0]
 8003658:	4b1d      	ldr	r3, [pc, #116]	; (80036d0 <HAL_I2C_Init+0x11c>)
 800365a:	430b      	orrs	r3, r1
 800365c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	68da      	ldr	r2, [r3, #12]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800366c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	691a      	ldr	r2, [r3, #16]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	695b      	ldr	r3, [r3, #20]
 8003676:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	699b      	ldr	r3, [r3, #24]
 800367e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	430a      	orrs	r2, r1
 8003686:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	69d9      	ldr	r1, [r3, #28]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6a1a      	ldr	r2, [r3, #32]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	430a      	orrs	r2, r1
 8003696:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	681a      	ldr	r2, [r3, #0]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f042 0201 	orr.w	r2, r2, #1
 80036a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2200      	movs	r2, #0
 80036ac:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2220      	movs	r2, #32
 80036b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2200      	movs	r2, #0
 80036ba:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2200      	movs	r2, #0
 80036c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80036c4:	2300      	movs	r3, #0
}
 80036c6:	4618      	mov	r0, r3
 80036c8:	3708      	adds	r7, #8
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}
 80036ce:	bf00      	nop
 80036d0:	02008000 	.word	0x02008000

080036d4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b088      	sub	sp, #32
 80036d8:	af02      	add	r7, sp, #8
 80036da:	60f8      	str	r0, [r7, #12]
 80036dc:	4608      	mov	r0, r1
 80036de:	4611      	mov	r1, r2
 80036e0:	461a      	mov	r2, r3
 80036e2:	4603      	mov	r3, r0
 80036e4:	817b      	strh	r3, [r7, #10]
 80036e6:	460b      	mov	r3, r1
 80036e8:	813b      	strh	r3, [r7, #8]
 80036ea:	4613      	mov	r3, r2
 80036ec:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	2b20      	cmp	r3, #32
 80036f8:	f040 80f9 	bne.w	80038ee <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80036fc:	6a3b      	ldr	r3, [r7, #32]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d002      	beq.n	8003708 <HAL_I2C_Mem_Write+0x34>
 8003702:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003704:	2b00      	cmp	r3, #0
 8003706:	d105      	bne.n	8003714 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800370e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	e0ed      	b.n	80038f0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800371a:	2b01      	cmp	r3, #1
 800371c:	d101      	bne.n	8003722 <HAL_I2C_Mem_Write+0x4e>
 800371e:	2302      	movs	r3, #2
 8003720:	e0e6      	b.n	80038f0 <HAL_I2C_Mem_Write+0x21c>
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2201      	movs	r2, #1
 8003726:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800372a:	f7ff f9a7 	bl	8002a7c <HAL_GetTick>
 800372e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003730:	697b      	ldr	r3, [r7, #20]
 8003732:	9300      	str	r3, [sp, #0]
 8003734:	2319      	movs	r3, #25
 8003736:	2201      	movs	r2, #1
 8003738:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800373c:	68f8      	ldr	r0, [r7, #12]
 800373e:	f000 fac3 	bl	8003cc8 <I2C_WaitOnFlagUntilTimeout>
 8003742:	4603      	mov	r3, r0
 8003744:	2b00      	cmp	r3, #0
 8003746:	d001      	beq.n	800374c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003748:	2301      	movs	r3, #1
 800374a:	e0d1      	b.n	80038f0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	2221      	movs	r2, #33	; 0x21
 8003750:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	2240      	movs	r2, #64	; 0x40
 8003758:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2200      	movs	r2, #0
 8003760:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	6a3a      	ldr	r2, [r7, #32]
 8003766:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800376c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	2200      	movs	r2, #0
 8003772:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003774:	88f8      	ldrh	r0, [r7, #6]
 8003776:	893a      	ldrh	r2, [r7, #8]
 8003778:	8979      	ldrh	r1, [r7, #10]
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	9301      	str	r3, [sp, #4]
 800377e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003780:	9300      	str	r3, [sp, #0]
 8003782:	4603      	mov	r3, r0
 8003784:	68f8      	ldr	r0, [r7, #12]
 8003786:	f000 f9d3 	bl	8003b30 <I2C_RequestMemoryWrite>
 800378a:	4603      	mov	r3, r0
 800378c:	2b00      	cmp	r3, #0
 800378e:	d005      	beq.n	800379c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	2200      	movs	r2, #0
 8003794:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003798:	2301      	movs	r3, #1
 800379a:	e0a9      	b.n	80038f0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037a0:	b29b      	uxth	r3, r3
 80037a2:	2bff      	cmp	r3, #255	; 0xff
 80037a4:	d90e      	bls.n	80037c4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	22ff      	movs	r2, #255	; 0xff
 80037aa:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037b0:	b2da      	uxtb	r2, r3
 80037b2:	8979      	ldrh	r1, [r7, #10]
 80037b4:	2300      	movs	r3, #0
 80037b6:	9300      	str	r3, [sp, #0]
 80037b8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80037bc:	68f8      	ldr	r0, [r7, #12]
 80037be:	f000 fc1f 	bl	8004000 <I2C_TransferConfig>
 80037c2:	e00f      	b.n	80037e4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037c8:	b29a      	uxth	r2, r3
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037d2:	b2da      	uxtb	r2, r3
 80037d4:	8979      	ldrh	r1, [r7, #10]
 80037d6:	2300      	movs	r3, #0
 80037d8:	9300      	str	r3, [sp, #0]
 80037da:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80037de:	68f8      	ldr	r0, [r7, #12]
 80037e0:	f000 fc0e 	bl	8004000 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037e4:	697a      	ldr	r2, [r7, #20]
 80037e6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80037e8:	68f8      	ldr	r0, [r7, #12]
 80037ea:	f000 faad 	bl	8003d48 <I2C_WaitOnTXISFlagUntilTimeout>
 80037ee:	4603      	mov	r3, r0
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d001      	beq.n	80037f8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	e07b      	b.n	80038f0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037fc:	781a      	ldrb	r2, [r3, #0]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003808:	1c5a      	adds	r2, r3, #1
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003812:	b29b      	uxth	r3, r3
 8003814:	3b01      	subs	r3, #1
 8003816:	b29a      	uxth	r2, r3
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003820:	3b01      	subs	r3, #1
 8003822:	b29a      	uxth	r2, r3
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800382c:	b29b      	uxth	r3, r3
 800382e:	2b00      	cmp	r3, #0
 8003830:	d034      	beq.n	800389c <HAL_I2C_Mem_Write+0x1c8>
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003836:	2b00      	cmp	r3, #0
 8003838:	d130      	bne.n	800389c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	9300      	str	r3, [sp, #0]
 800383e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003840:	2200      	movs	r2, #0
 8003842:	2180      	movs	r1, #128	; 0x80
 8003844:	68f8      	ldr	r0, [r7, #12]
 8003846:	f000 fa3f 	bl	8003cc8 <I2C_WaitOnFlagUntilTimeout>
 800384a:	4603      	mov	r3, r0
 800384c:	2b00      	cmp	r3, #0
 800384e:	d001      	beq.n	8003854 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003850:	2301      	movs	r3, #1
 8003852:	e04d      	b.n	80038f0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003858:	b29b      	uxth	r3, r3
 800385a:	2bff      	cmp	r3, #255	; 0xff
 800385c:	d90e      	bls.n	800387c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	22ff      	movs	r2, #255	; 0xff
 8003862:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003868:	b2da      	uxtb	r2, r3
 800386a:	8979      	ldrh	r1, [r7, #10]
 800386c:	2300      	movs	r3, #0
 800386e:	9300      	str	r3, [sp, #0]
 8003870:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003874:	68f8      	ldr	r0, [r7, #12]
 8003876:	f000 fbc3 	bl	8004000 <I2C_TransferConfig>
 800387a:	e00f      	b.n	800389c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003880:	b29a      	uxth	r2, r3
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800388a:	b2da      	uxtb	r2, r3
 800388c:	8979      	ldrh	r1, [r7, #10]
 800388e:	2300      	movs	r3, #0
 8003890:	9300      	str	r3, [sp, #0]
 8003892:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003896:	68f8      	ldr	r0, [r7, #12]
 8003898:	f000 fbb2 	bl	8004000 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038a0:	b29b      	uxth	r3, r3
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d19e      	bne.n	80037e4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038a6:	697a      	ldr	r2, [r7, #20]
 80038a8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80038aa:	68f8      	ldr	r0, [r7, #12]
 80038ac:	f000 fa8c 	bl	8003dc8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80038b0:	4603      	mov	r3, r0
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d001      	beq.n	80038ba <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e01a      	b.n	80038f0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	2220      	movs	r2, #32
 80038c0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	6859      	ldr	r1, [r3, #4]
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681a      	ldr	r2, [r3, #0]
 80038cc:	4b0a      	ldr	r3, [pc, #40]	; (80038f8 <HAL_I2C_Mem_Write+0x224>)
 80038ce:	400b      	ands	r3, r1
 80038d0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2220      	movs	r2, #32
 80038d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2200      	movs	r2, #0
 80038de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2200      	movs	r2, #0
 80038e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80038ea:	2300      	movs	r3, #0
 80038ec:	e000      	b.n	80038f0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80038ee:	2302      	movs	r3, #2
  }
}
 80038f0:	4618      	mov	r0, r3
 80038f2:	3718      	adds	r7, #24
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}
 80038f8:	fe00e800 	.word	0xfe00e800

080038fc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b088      	sub	sp, #32
 8003900:	af02      	add	r7, sp, #8
 8003902:	60f8      	str	r0, [r7, #12]
 8003904:	4608      	mov	r0, r1
 8003906:	4611      	mov	r1, r2
 8003908:	461a      	mov	r2, r3
 800390a:	4603      	mov	r3, r0
 800390c:	817b      	strh	r3, [r7, #10]
 800390e:	460b      	mov	r3, r1
 8003910:	813b      	strh	r3, [r7, #8]
 8003912:	4613      	mov	r3, r2
 8003914:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800391c:	b2db      	uxtb	r3, r3
 800391e:	2b20      	cmp	r3, #32
 8003920:	f040 80fd 	bne.w	8003b1e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003924:	6a3b      	ldr	r3, [r7, #32]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d002      	beq.n	8003930 <HAL_I2C_Mem_Read+0x34>
 800392a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800392c:	2b00      	cmp	r3, #0
 800392e:	d105      	bne.n	800393c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003936:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	e0f1      	b.n	8003b20 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003942:	2b01      	cmp	r3, #1
 8003944:	d101      	bne.n	800394a <HAL_I2C_Mem_Read+0x4e>
 8003946:	2302      	movs	r3, #2
 8003948:	e0ea      	b.n	8003b20 <HAL_I2C_Mem_Read+0x224>
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	2201      	movs	r2, #1
 800394e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003952:	f7ff f893 	bl	8002a7c <HAL_GetTick>
 8003956:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003958:	697b      	ldr	r3, [r7, #20]
 800395a:	9300      	str	r3, [sp, #0]
 800395c:	2319      	movs	r3, #25
 800395e:	2201      	movs	r2, #1
 8003960:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003964:	68f8      	ldr	r0, [r7, #12]
 8003966:	f000 f9af 	bl	8003cc8 <I2C_WaitOnFlagUntilTimeout>
 800396a:	4603      	mov	r3, r0
 800396c:	2b00      	cmp	r3, #0
 800396e:	d001      	beq.n	8003974 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003970:	2301      	movs	r3, #1
 8003972:	e0d5      	b.n	8003b20 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2222      	movs	r2, #34	; 0x22
 8003978:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	2240      	movs	r2, #64	; 0x40
 8003980:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	2200      	movs	r2, #0
 8003988:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	6a3a      	ldr	r2, [r7, #32]
 800398e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003994:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2200      	movs	r2, #0
 800399a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800399c:	88f8      	ldrh	r0, [r7, #6]
 800399e:	893a      	ldrh	r2, [r7, #8]
 80039a0:	8979      	ldrh	r1, [r7, #10]
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	9301      	str	r3, [sp, #4]
 80039a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039a8:	9300      	str	r3, [sp, #0]
 80039aa:	4603      	mov	r3, r0
 80039ac:	68f8      	ldr	r0, [r7, #12]
 80039ae:	f000 f913 	bl	8003bd8 <I2C_RequestMemoryRead>
 80039b2:	4603      	mov	r3, r0
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d005      	beq.n	80039c4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2200      	movs	r2, #0
 80039bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80039c0:	2301      	movs	r3, #1
 80039c2:	e0ad      	b.n	8003b20 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039c8:	b29b      	uxth	r3, r3
 80039ca:	2bff      	cmp	r3, #255	; 0xff
 80039cc:	d90e      	bls.n	80039ec <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	22ff      	movs	r2, #255	; 0xff
 80039d2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039d8:	b2da      	uxtb	r2, r3
 80039da:	8979      	ldrh	r1, [r7, #10]
 80039dc:	4b52      	ldr	r3, [pc, #328]	; (8003b28 <HAL_I2C_Mem_Read+0x22c>)
 80039de:	9300      	str	r3, [sp, #0]
 80039e0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80039e4:	68f8      	ldr	r0, [r7, #12]
 80039e6:	f000 fb0b 	bl	8004000 <I2C_TransferConfig>
 80039ea:	e00f      	b.n	8003a0c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039f0:	b29a      	uxth	r2, r3
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039fa:	b2da      	uxtb	r2, r3
 80039fc:	8979      	ldrh	r1, [r7, #10]
 80039fe:	4b4a      	ldr	r3, [pc, #296]	; (8003b28 <HAL_I2C_Mem_Read+0x22c>)
 8003a00:	9300      	str	r3, [sp, #0]
 8003a02:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003a06:	68f8      	ldr	r0, [r7, #12]
 8003a08:	f000 fafa 	bl	8004000 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	9300      	str	r3, [sp, #0]
 8003a10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a12:	2200      	movs	r2, #0
 8003a14:	2104      	movs	r1, #4
 8003a16:	68f8      	ldr	r0, [r7, #12]
 8003a18:	f000 f956 	bl	8003cc8 <I2C_WaitOnFlagUntilTimeout>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d001      	beq.n	8003a26 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	e07c      	b.n	8003b20 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a30:	b2d2      	uxtb	r2, r2
 8003a32:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a38:	1c5a      	adds	r2, r3, #1
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a42:	3b01      	subs	r3, #1
 8003a44:	b29a      	uxth	r2, r3
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a4e:	b29b      	uxth	r3, r3
 8003a50:	3b01      	subs	r3, #1
 8003a52:	b29a      	uxth	r2, r3
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a5c:	b29b      	uxth	r3, r3
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d034      	beq.n	8003acc <HAL_I2C_Mem_Read+0x1d0>
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d130      	bne.n	8003acc <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	9300      	str	r3, [sp, #0]
 8003a6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a70:	2200      	movs	r2, #0
 8003a72:	2180      	movs	r1, #128	; 0x80
 8003a74:	68f8      	ldr	r0, [r7, #12]
 8003a76:	f000 f927 	bl	8003cc8 <I2C_WaitOnFlagUntilTimeout>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d001      	beq.n	8003a84 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	e04d      	b.n	8003b20 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a88:	b29b      	uxth	r3, r3
 8003a8a:	2bff      	cmp	r3, #255	; 0xff
 8003a8c:	d90e      	bls.n	8003aac <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	22ff      	movs	r2, #255	; 0xff
 8003a92:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a98:	b2da      	uxtb	r2, r3
 8003a9a:	8979      	ldrh	r1, [r7, #10]
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	9300      	str	r3, [sp, #0]
 8003aa0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003aa4:	68f8      	ldr	r0, [r7, #12]
 8003aa6:	f000 faab 	bl	8004000 <I2C_TransferConfig>
 8003aaa:	e00f      	b.n	8003acc <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ab0:	b29a      	uxth	r2, r3
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003aba:	b2da      	uxtb	r2, r3
 8003abc:	8979      	ldrh	r1, [r7, #10]
 8003abe:	2300      	movs	r3, #0
 8003ac0:	9300      	str	r3, [sp, #0]
 8003ac2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003ac6:	68f8      	ldr	r0, [r7, #12]
 8003ac8:	f000 fa9a 	bl	8004000 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ad0:	b29b      	uxth	r3, r3
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d19a      	bne.n	8003a0c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ad6:	697a      	ldr	r2, [r7, #20]
 8003ad8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003ada:	68f8      	ldr	r0, [r7, #12]
 8003adc:	f000 f974 	bl	8003dc8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d001      	beq.n	8003aea <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e01a      	b.n	8003b20 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	2220      	movs	r2, #32
 8003af0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	6859      	ldr	r1, [r3, #4]
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	4b0b      	ldr	r3, [pc, #44]	; (8003b2c <HAL_I2C_Mem_Read+0x230>)
 8003afe:	400b      	ands	r3, r1
 8003b00:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2220      	movs	r2, #32
 8003b06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	2200      	movs	r2, #0
 8003b16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	e000      	b.n	8003b20 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003b1e:	2302      	movs	r3, #2
  }
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	3718      	adds	r7, #24
 8003b24:	46bd      	mov	sp, r7
 8003b26:	bd80      	pop	{r7, pc}
 8003b28:	80002400 	.word	0x80002400
 8003b2c:	fe00e800 	.word	0xfe00e800

08003b30 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b086      	sub	sp, #24
 8003b34:	af02      	add	r7, sp, #8
 8003b36:	60f8      	str	r0, [r7, #12]
 8003b38:	4608      	mov	r0, r1
 8003b3a:	4611      	mov	r1, r2
 8003b3c:	461a      	mov	r2, r3
 8003b3e:	4603      	mov	r3, r0
 8003b40:	817b      	strh	r3, [r7, #10]
 8003b42:	460b      	mov	r3, r1
 8003b44:	813b      	strh	r3, [r7, #8]
 8003b46:	4613      	mov	r3, r2
 8003b48:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003b4a:	88fb      	ldrh	r3, [r7, #6]
 8003b4c:	b2da      	uxtb	r2, r3
 8003b4e:	8979      	ldrh	r1, [r7, #10]
 8003b50:	4b20      	ldr	r3, [pc, #128]	; (8003bd4 <I2C_RequestMemoryWrite+0xa4>)
 8003b52:	9300      	str	r3, [sp, #0]
 8003b54:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003b58:	68f8      	ldr	r0, [r7, #12]
 8003b5a:	f000 fa51 	bl	8004000 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b5e:	69fa      	ldr	r2, [r7, #28]
 8003b60:	69b9      	ldr	r1, [r7, #24]
 8003b62:	68f8      	ldr	r0, [r7, #12]
 8003b64:	f000 f8f0 	bl	8003d48 <I2C_WaitOnTXISFlagUntilTimeout>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d001      	beq.n	8003b72 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e02c      	b.n	8003bcc <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003b72:	88fb      	ldrh	r3, [r7, #6]
 8003b74:	2b01      	cmp	r3, #1
 8003b76:	d105      	bne.n	8003b84 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003b78:	893b      	ldrh	r3, [r7, #8]
 8003b7a:	b2da      	uxtb	r2, r3
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	629a      	str	r2, [r3, #40]	; 0x28
 8003b82:	e015      	b.n	8003bb0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003b84:	893b      	ldrh	r3, [r7, #8]
 8003b86:	0a1b      	lsrs	r3, r3, #8
 8003b88:	b29b      	uxth	r3, r3
 8003b8a:	b2da      	uxtb	r2, r3
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b92:	69fa      	ldr	r2, [r7, #28]
 8003b94:	69b9      	ldr	r1, [r7, #24]
 8003b96:	68f8      	ldr	r0, [r7, #12]
 8003b98:	f000 f8d6 	bl	8003d48 <I2C_WaitOnTXISFlagUntilTimeout>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d001      	beq.n	8003ba6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e012      	b.n	8003bcc <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003ba6:	893b      	ldrh	r3, [r7, #8]
 8003ba8:	b2da      	uxtb	r2, r3
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003bb0:	69fb      	ldr	r3, [r7, #28]
 8003bb2:	9300      	str	r3, [sp, #0]
 8003bb4:	69bb      	ldr	r3, [r7, #24]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	2180      	movs	r1, #128	; 0x80
 8003bba:	68f8      	ldr	r0, [r7, #12]
 8003bbc:	f000 f884 	bl	8003cc8 <I2C_WaitOnFlagUntilTimeout>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d001      	beq.n	8003bca <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e000      	b.n	8003bcc <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003bca:	2300      	movs	r3, #0
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3710      	adds	r7, #16
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}
 8003bd4:	80002000 	.word	0x80002000

08003bd8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b086      	sub	sp, #24
 8003bdc:	af02      	add	r7, sp, #8
 8003bde:	60f8      	str	r0, [r7, #12]
 8003be0:	4608      	mov	r0, r1
 8003be2:	4611      	mov	r1, r2
 8003be4:	461a      	mov	r2, r3
 8003be6:	4603      	mov	r3, r0
 8003be8:	817b      	strh	r3, [r7, #10]
 8003bea:	460b      	mov	r3, r1
 8003bec:	813b      	strh	r3, [r7, #8]
 8003bee:	4613      	mov	r3, r2
 8003bf0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003bf2:	88fb      	ldrh	r3, [r7, #6]
 8003bf4:	b2da      	uxtb	r2, r3
 8003bf6:	8979      	ldrh	r1, [r7, #10]
 8003bf8:	4b20      	ldr	r3, [pc, #128]	; (8003c7c <I2C_RequestMemoryRead+0xa4>)
 8003bfa:	9300      	str	r3, [sp, #0]
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	68f8      	ldr	r0, [r7, #12]
 8003c00:	f000 f9fe 	bl	8004000 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c04:	69fa      	ldr	r2, [r7, #28]
 8003c06:	69b9      	ldr	r1, [r7, #24]
 8003c08:	68f8      	ldr	r0, [r7, #12]
 8003c0a:	f000 f89d 	bl	8003d48 <I2C_WaitOnTXISFlagUntilTimeout>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d001      	beq.n	8003c18 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003c14:	2301      	movs	r3, #1
 8003c16:	e02c      	b.n	8003c72 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003c18:	88fb      	ldrh	r3, [r7, #6]
 8003c1a:	2b01      	cmp	r3, #1
 8003c1c:	d105      	bne.n	8003c2a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003c1e:	893b      	ldrh	r3, [r7, #8]
 8003c20:	b2da      	uxtb	r2, r3
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	629a      	str	r2, [r3, #40]	; 0x28
 8003c28:	e015      	b.n	8003c56 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003c2a:	893b      	ldrh	r3, [r7, #8]
 8003c2c:	0a1b      	lsrs	r3, r3, #8
 8003c2e:	b29b      	uxth	r3, r3
 8003c30:	b2da      	uxtb	r2, r3
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c38:	69fa      	ldr	r2, [r7, #28]
 8003c3a:	69b9      	ldr	r1, [r7, #24]
 8003c3c:	68f8      	ldr	r0, [r7, #12]
 8003c3e:	f000 f883 	bl	8003d48 <I2C_WaitOnTXISFlagUntilTimeout>
 8003c42:	4603      	mov	r3, r0
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d001      	beq.n	8003c4c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	e012      	b.n	8003c72 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003c4c:	893b      	ldrh	r3, [r7, #8]
 8003c4e:	b2da      	uxtb	r2, r3
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003c56:	69fb      	ldr	r3, [r7, #28]
 8003c58:	9300      	str	r3, [sp, #0]
 8003c5a:	69bb      	ldr	r3, [r7, #24]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	2140      	movs	r1, #64	; 0x40
 8003c60:	68f8      	ldr	r0, [r7, #12]
 8003c62:	f000 f831 	bl	8003cc8 <I2C_WaitOnFlagUntilTimeout>
 8003c66:	4603      	mov	r3, r0
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d001      	beq.n	8003c70 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	e000      	b.n	8003c72 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003c70:	2300      	movs	r3, #0
}
 8003c72:	4618      	mov	r0, r3
 8003c74:	3710      	adds	r7, #16
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}
 8003c7a:	bf00      	nop
 8003c7c:	80002000 	.word	0x80002000

08003c80 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b083      	sub	sp, #12
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	699b      	ldr	r3, [r3, #24]
 8003c8e:	f003 0302 	and.w	r3, r3, #2
 8003c92:	2b02      	cmp	r3, #2
 8003c94:	d103      	bne.n	8003c9e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	699b      	ldr	r3, [r3, #24]
 8003ca4:	f003 0301 	and.w	r3, r3, #1
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d007      	beq.n	8003cbc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	699a      	ldr	r2, [r3, #24]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f042 0201 	orr.w	r2, r2, #1
 8003cba:	619a      	str	r2, [r3, #24]
  }
}
 8003cbc:	bf00      	nop
 8003cbe:	370c      	adds	r7, #12
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc6:	4770      	bx	lr

08003cc8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b084      	sub	sp, #16
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	60f8      	str	r0, [r7, #12]
 8003cd0:	60b9      	str	r1, [r7, #8]
 8003cd2:	603b      	str	r3, [r7, #0]
 8003cd4:	4613      	mov	r3, r2
 8003cd6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003cd8:	e022      	b.n	8003d20 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ce0:	d01e      	beq.n	8003d20 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ce2:	f7fe fecb 	bl	8002a7c <HAL_GetTick>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	69bb      	ldr	r3, [r7, #24]
 8003cea:	1ad3      	subs	r3, r2, r3
 8003cec:	683a      	ldr	r2, [r7, #0]
 8003cee:	429a      	cmp	r2, r3
 8003cf0:	d302      	bcc.n	8003cf8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d113      	bne.n	8003d20 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cfc:	f043 0220 	orr.w	r2, r3, #32
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2220      	movs	r2, #32
 8003d08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2200      	movs	r2, #0
 8003d18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e00f      	b.n	8003d40 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	699a      	ldr	r2, [r3, #24]
 8003d26:	68bb      	ldr	r3, [r7, #8]
 8003d28:	4013      	ands	r3, r2
 8003d2a:	68ba      	ldr	r2, [r7, #8]
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	bf0c      	ite	eq
 8003d30:	2301      	moveq	r3, #1
 8003d32:	2300      	movne	r3, #0
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	461a      	mov	r2, r3
 8003d38:	79fb      	ldrb	r3, [r7, #7]
 8003d3a:	429a      	cmp	r2, r3
 8003d3c:	d0cd      	beq.n	8003cda <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003d3e:	2300      	movs	r3, #0
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3710      	adds	r7, #16
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd80      	pop	{r7, pc}

08003d48 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b084      	sub	sp, #16
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	60f8      	str	r0, [r7, #12]
 8003d50:	60b9      	str	r1, [r7, #8]
 8003d52:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003d54:	e02c      	b.n	8003db0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d56:	687a      	ldr	r2, [r7, #4]
 8003d58:	68b9      	ldr	r1, [r7, #8]
 8003d5a:	68f8      	ldr	r0, [r7, #12]
 8003d5c:	f000 f870 	bl	8003e40 <I2C_IsErrorOccurred>
 8003d60:	4603      	mov	r3, r0
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d001      	beq.n	8003d6a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	e02a      	b.n	8003dc0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d6a:	68bb      	ldr	r3, [r7, #8]
 8003d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d70:	d01e      	beq.n	8003db0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d72:	f7fe fe83 	bl	8002a7c <HAL_GetTick>
 8003d76:	4602      	mov	r2, r0
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	1ad3      	subs	r3, r2, r3
 8003d7c:	68ba      	ldr	r2, [r7, #8]
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d302      	bcc.n	8003d88 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d113      	bne.n	8003db0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d8c:	f043 0220 	orr.w	r2, r3, #32
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2220      	movs	r2, #32
 8003d98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2200      	movs	r2, #0
 8003da8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	e007      	b.n	8003dc0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	699b      	ldr	r3, [r3, #24]
 8003db6:	f003 0302 	and.w	r3, r3, #2
 8003dba:	2b02      	cmp	r3, #2
 8003dbc:	d1cb      	bne.n	8003d56 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003dbe:	2300      	movs	r3, #0
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3710      	adds	r7, #16
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}

08003dc8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b084      	sub	sp, #16
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	60f8      	str	r0, [r7, #12]
 8003dd0:	60b9      	str	r1, [r7, #8]
 8003dd2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003dd4:	e028      	b.n	8003e28 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003dd6:	687a      	ldr	r2, [r7, #4]
 8003dd8:	68b9      	ldr	r1, [r7, #8]
 8003dda:	68f8      	ldr	r0, [r7, #12]
 8003ddc:	f000 f830 	bl	8003e40 <I2C_IsErrorOccurred>
 8003de0:	4603      	mov	r3, r0
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d001      	beq.n	8003dea <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	e026      	b.n	8003e38 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dea:	f7fe fe47 	bl	8002a7c <HAL_GetTick>
 8003dee:	4602      	mov	r2, r0
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	1ad3      	subs	r3, r2, r3
 8003df4:	68ba      	ldr	r2, [r7, #8]
 8003df6:	429a      	cmp	r2, r3
 8003df8:	d302      	bcc.n	8003e00 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d113      	bne.n	8003e28 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e04:	f043 0220 	orr.w	r2, r3, #32
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2220      	movs	r2, #32
 8003e10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2200      	movs	r2, #0
 8003e18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003e24:	2301      	movs	r3, #1
 8003e26:	e007      	b.n	8003e38 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	699b      	ldr	r3, [r3, #24]
 8003e2e:	f003 0320 	and.w	r3, r3, #32
 8003e32:	2b20      	cmp	r3, #32
 8003e34:	d1cf      	bne.n	8003dd6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003e36:	2300      	movs	r3, #0
}
 8003e38:	4618      	mov	r0, r3
 8003e3a:	3710      	adds	r7, #16
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bd80      	pop	{r7, pc}

08003e40 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b08a      	sub	sp, #40	; 0x28
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	60f8      	str	r0, [r7, #12]
 8003e48:	60b9      	str	r1, [r7, #8]
 8003e4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	699b      	ldr	r3, [r3, #24]
 8003e58:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003e62:	69bb      	ldr	r3, [r7, #24]
 8003e64:	f003 0310 	and.w	r3, r3, #16
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d068      	beq.n	8003f3e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	2210      	movs	r2, #16
 8003e72:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003e74:	e049      	b.n	8003f0a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003e76:	68bb      	ldr	r3, [r7, #8]
 8003e78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e7c:	d045      	beq.n	8003f0a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003e7e:	f7fe fdfd 	bl	8002a7c <HAL_GetTick>
 8003e82:	4602      	mov	r2, r0
 8003e84:	69fb      	ldr	r3, [r7, #28]
 8003e86:	1ad3      	subs	r3, r2, r3
 8003e88:	68ba      	ldr	r2, [r7, #8]
 8003e8a:	429a      	cmp	r2, r3
 8003e8c:	d302      	bcc.n	8003e94 <I2C_IsErrorOccurred+0x54>
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d13a      	bne.n	8003f0a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e9e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003ea6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	699b      	ldr	r3, [r3, #24]
 8003eae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003eb2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003eb6:	d121      	bne.n	8003efc <I2C_IsErrorOccurred+0xbc>
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003ebe:	d01d      	beq.n	8003efc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003ec0:	7cfb      	ldrb	r3, [r7, #19]
 8003ec2:	2b20      	cmp	r3, #32
 8003ec4:	d01a      	beq.n	8003efc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	685a      	ldr	r2, [r3, #4]
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003ed4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003ed6:	f7fe fdd1 	bl	8002a7c <HAL_GetTick>
 8003eda:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003edc:	e00e      	b.n	8003efc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003ede:	f7fe fdcd 	bl	8002a7c <HAL_GetTick>
 8003ee2:	4602      	mov	r2, r0
 8003ee4:	69fb      	ldr	r3, [r7, #28]
 8003ee6:	1ad3      	subs	r3, r2, r3
 8003ee8:	2b19      	cmp	r3, #25
 8003eea:	d907      	bls.n	8003efc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8003eec:	6a3b      	ldr	r3, [r7, #32]
 8003eee:	f043 0320 	orr.w	r3, r3, #32
 8003ef2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8003efa:	e006      	b.n	8003f0a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	699b      	ldr	r3, [r3, #24]
 8003f02:	f003 0320 	and.w	r3, r3, #32
 8003f06:	2b20      	cmp	r3, #32
 8003f08:	d1e9      	bne.n	8003ede <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	699b      	ldr	r3, [r3, #24]
 8003f10:	f003 0320 	and.w	r3, r3, #32
 8003f14:	2b20      	cmp	r3, #32
 8003f16:	d003      	beq.n	8003f20 <I2C_IsErrorOccurred+0xe0>
 8003f18:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d0aa      	beq.n	8003e76 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003f20:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d103      	bne.n	8003f30 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	2220      	movs	r2, #32
 8003f2e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003f30:	6a3b      	ldr	r3, [r7, #32]
 8003f32:	f043 0304 	orr.w	r3, r3, #4
 8003f36:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003f38:	2301      	movs	r3, #1
 8003f3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	699b      	ldr	r3, [r3, #24]
 8003f44:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003f46:	69bb      	ldr	r3, [r7, #24]
 8003f48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d00b      	beq.n	8003f68 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003f50:	6a3b      	ldr	r3, [r7, #32]
 8003f52:	f043 0301 	orr.w	r3, r3, #1
 8003f56:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003f60:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003f68:	69bb      	ldr	r3, [r7, #24]
 8003f6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d00b      	beq.n	8003f8a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003f72:	6a3b      	ldr	r3, [r7, #32]
 8003f74:	f043 0308 	orr.w	r3, r3, #8
 8003f78:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003f82:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003f8a:	69bb      	ldr	r3, [r7, #24]
 8003f8c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d00b      	beq.n	8003fac <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003f94:	6a3b      	ldr	r3, [r7, #32]
 8003f96:	f043 0302 	orr.w	r3, r3, #2
 8003f9a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003fa4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8003fac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d01c      	beq.n	8003fee <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003fb4:	68f8      	ldr	r0, [r7, #12]
 8003fb6:	f7ff fe63 	bl	8003c80 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	6859      	ldr	r1, [r3, #4]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681a      	ldr	r2, [r3, #0]
 8003fc4:	4b0d      	ldr	r3, [pc, #52]	; (8003ffc <I2C_IsErrorOccurred+0x1bc>)
 8003fc6:	400b      	ands	r3, r1
 8003fc8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003fce:	6a3b      	ldr	r3, [r7, #32]
 8003fd0:	431a      	orrs	r2, r3
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2220      	movs	r2, #32
 8003fda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8003fee:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3728      	adds	r7, #40	; 0x28
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}
 8003ffa:	bf00      	nop
 8003ffc:	fe00e800 	.word	0xfe00e800

08004000 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004000:	b480      	push	{r7}
 8004002:	b087      	sub	sp, #28
 8004004:	af00      	add	r7, sp, #0
 8004006:	60f8      	str	r0, [r7, #12]
 8004008:	607b      	str	r3, [r7, #4]
 800400a:	460b      	mov	r3, r1
 800400c:	817b      	strh	r3, [r7, #10]
 800400e:	4613      	mov	r3, r2
 8004010:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004012:	897b      	ldrh	r3, [r7, #10]
 8004014:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004018:	7a7b      	ldrb	r3, [r7, #9]
 800401a:	041b      	lsls	r3, r3, #16
 800401c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004020:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004026:	6a3b      	ldr	r3, [r7, #32]
 8004028:	4313      	orrs	r3, r2
 800402a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800402e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	685a      	ldr	r2, [r3, #4]
 8004036:	6a3b      	ldr	r3, [r7, #32]
 8004038:	0d5b      	lsrs	r3, r3, #21
 800403a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800403e:	4b08      	ldr	r3, [pc, #32]	; (8004060 <I2C_TransferConfig+0x60>)
 8004040:	430b      	orrs	r3, r1
 8004042:	43db      	mvns	r3, r3
 8004044:	ea02 0103 	and.w	r1, r2, r3
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	697a      	ldr	r2, [r7, #20]
 800404e:	430a      	orrs	r2, r1
 8004050:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004052:	bf00      	nop
 8004054:	371c      	adds	r7, #28
 8004056:	46bd      	mov	sp, r7
 8004058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405c:	4770      	bx	lr
 800405e:	bf00      	nop
 8004060:	03ff63ff 	.word	0x03ff63ff

08004064 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004064:	b480      	push	{r7}
 8004066:	b083      	sub	sp, #12
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
 800406c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004074:	b2db      	uxtb	r3, r3
 8004076:	2b20      	cmp	r3, #32
 8004078:	d138      	bne.n	80040ec <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004080:	2b01      	cmp	r3, #1
 8004082:	d101      	bne.n	8004088 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004084:	2302      	movs	r3, #2
 8004086:	e032      	b.n	80040ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2201      	movs	r2, #1
 800408c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2224      	movs	r2, #36	; 0x24
 8004094:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f022 0201 	bic.w	r2, r2, #1
 80040a6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681a      	ldr	r2, [r3, #0]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80040b6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	6819      	ldr	r1, [r3, #0]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	683a      	ldr	r2, [r7, #0]
 80040c4:	430a      	orrs	r2, r1
 80040c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	681a      	ldr	r2, [r3, #0]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f042 0201 	orr.w	r2, r2, #1
 80040d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2220      	movs	r2, #32
 80040dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2200      	movs	r2, #0
 80040e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80040e8:	2300      	movs	r3, #0
 80040ea:	e000      	b.n	80040ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80040ec:	2302      	movs	r3, #2
  }
}
 80040ee:	4618      	mov	r0, r3
 80040f0:	370c      	adds	r7, #12
 80040f2:	46bd      	mov	sp, r7
 80040f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f8:	4770      	bx	lr

080040fa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80040fa:	b480      	push	{r7}
 80040fc:	b085      	sub	sp, #20
 80040fe:	af00      	add	r7, sp, #0
 8004100:	6078      	str	r0, [r7, #4]
 8004102:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800410a:	b2db      	uxtb	r3, r3
 800410c:	2b20      	cmp	r3, #32
 800410e:	d139      	bne.n	8004184 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004116:	2b01      	cmp	r3, #1
 8004118:	d101      	bne.n	800411e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800411a:	2302      	movs	r3, #2
 800411c:	e033      	b.n	8004186 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2201      	movs	r2, #1
 8004122:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2224      	movs	r2, #36	; 0x24
 800412a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	681a      	ldr	r2, [r3, #0]
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f022 0201 	bic.w	r2, r2, #1
 800413c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800414c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	021b      	lsls	r3, r3, #8
 8004152:	68fa      	ldr	r2, [r7, #12]
 8004154:	4313      	orrs	r3, r2
 8004156:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	68fa      	ldr	r2, [r7, #12]
 800415e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	681a      	ldr	r2, [r3, #0]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f042 0201 	orr.w	r2, r2, #1
 800416e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2220      	movs	r2, #32
 8004174:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2200      	movs	r2, #0
 800417c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004180:	2300      	movs	r3, #0
 8004182:	e000      	b.n	8004186 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004184:	2302      	movs	r3, #2
  }
}
 8004186:	4618      	mov	r0, r3
 8004188:	3714      	adds	r7, #20
 800418a:	46bd      	mov	sp, r7
 800418c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004190:	4770      	bx	lr
	...

08004194 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004194:	b480      	push	{r7}
 8004196:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004198:	4b05      	ldr	r3, [pc, #20]	; (80041b0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a04      	ldr	r2, [pc, #16]	; (80041b0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800419e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041a2:	6013      	str	r3, [r2, #0]
}
 80041a4:	bf00      	nop
 80041a6:	46bd      	mov	sp, r7
 80041a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ac:	4770      	bx	lr
 80041ae:	bf00      	nop
 80041b0:	40007000 	.word	0x40007000

080041b4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b082      	sub	sp, #8
 80041b8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80041ba:	2300      	movs	r3, #0
 80041bc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80041be:	4b23      	ldr	r3, [pc, #140]	; (800424c <HAL_PWREx_EnableOverDrive+0x98>)
 80041c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c2:	4a22      	ldr	r2, [pc, #136]	; (800424c <HAL_PWREx_EnableOverDrive+0x98>)
 80041c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041c8:	6413      	str	r3, [r2, #64]	; 0x40
 80041ca:	4b20      	ldr	r3, [pc, #128]	; (800424c <HAL_PWREx_EnableOverDrive+0x98>)
 80041cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041d2:	603b      	str	r3, [r7, #0]
 80041d4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80041d6:	4b1e      	ldr	r3, [pc, #120]	; (8004250 <HAL_PWREx_EnableOverDrive+0x9c>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4a1d      	ldr	r2, [pc, #116]	; (8004250 <HAL_PWREx_EnableOverDrive+0x9c>)
 80041dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041e0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80041e2:	f7fe fc4b 	bl	8002a7c <HAL_GetTick>
 80041e6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80041e8:	e009      	b.n	80041fe <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80041ea:	f7fe fc47 	bl	8002a7c <HAL_GetTick>
 80041ee:	4602      	mov	r2, r0
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	1ad3      	subs	r3, r2, r3
 80041f4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80041f8:	d901      	bls.n	80041fe <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80041fa:	2303      	movs	r3, #3
 80041fc:	e022      	b.n	8004244 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80041fe:	4b14      	ldr	r3, [pc, #80]	; (8004250 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004206:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800420a:	d1ee      	bne.n	80041ea <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800420c:	4b10      	ldr	r3, [pc, #64]	; (8004250 <HAL_PWREx_EnableOverDrive+0x9c>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a0f      	ldr	r2, [pc, #60]	; (8004250 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004212:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004216:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004218:	f7fe fc30 	bl	8002a7c <HAL_GetTick>
 800421c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800421e:	e009      	b.n	8004234 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004220:	f7fe fc2c 	bl	8002a7c <HAL_GetTick>
 8004224:	4602      	mov	r2, r0
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	1ad3      	subs	r3, r2, r3
 800422a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800422e:	d901      	bls.n	8004234 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004230:	2303      	movs	r3, #3
 8004232:	e007      	b.n	8004244 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004234:	4b06      	ldr	r3, [pc, #24]	; (8004250 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800423c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004240:	d1ee      	bne.n	8004220 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004242:	2300      	movs	r3, #0
}
 8004244:	4618      	mov	r0, r3
 8004246:	3708      	adds	r7, #8
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}
 800424c:	40023800 	.word	0x40023800
 8004250:	40007000 	.word	0x40007000

08004254 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b086      	sub	sp, #24
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800425c:	2300      	movs	r3, #0
 800425e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d101      	bne.n	800426a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004266:	2301      	movs	r3, #1
 8004268:	e29b      	b.n	80047a2 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f003 0301 	and.w	r3, r3, #1
 8004272:	2b00      	cmp	r3, #0
 8004274:	f000 8087 	beq.w	8004386 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004278:	4b96      	ldr	r3, [pc, #600]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	f003 030c 	and.w	r3, r3, #12
 8004280:	2b04      	cmp	r3, #4
 8004282:	d00c      	beq.n	800429e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004284:	4b93      	ldr	r3, [pc, #588]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 8004286:	689b      	ldr	r3, [r3, #8]
 8004288:	f003 030c 	and.w	r3, r3, #12
 800428c:	2b08      	cmp	r3, #8
 800428e:	d112      	bne.n	80042b6 <HAL_RCC_OscConfig+0x62>
 8004290:	4b90      	ldr	r3, [pc, #576]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004298:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800429c:	d10b      	bne.n	80042b6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800429e:	4b8d      	ldr	r3, [pc, #564]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d06c      	beq.n	8004384 <HAL_RCC_OscConfig+0x130>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d168      	bne.n	8004384 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	e275      	b.n	80047a2 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042be:	d106      	bne.n	80042ce <HAL_RCC_OscConfig+0x7a>
 80042c0:	4b84      	ldr	r3, [pc, #528]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a83      	ldr	r2, [pc, #524]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80042c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042ca:	6013      	str	r3, [r2, #0]
 80042cc:	e02e      	b.n	800432c <HAL_RCC_OscConfig+0xd8>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d10c      	bne.n	80042f0 <HAL_RCC_OscConfig+0x9c>
 80042d6:	4b7f      	ldr	r3, [pc, #508]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	4a7e      	ldr	r2, [pc, #504]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80042dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042e0:	6013      	str	r3, [r2, #0]
 80042e2:	4b7c      	ldr	r3, [pc, #496]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a7b      	ldr	r2, [pc, #492]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80042e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80042ec:	6013      	str	r3, [r2, #0]
 80042ee:	e01d      	b.n	800432c <HAL_RCC_OscConfig+0xd8>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80042f8:	d10c      	bne.n	8004314 <HAL_RCC_OscConfig+0xc0>
 80042fa:	4b76      	ldr	r3, [pc, #472]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a75      	ldr	r2, [pc, #468]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 8004300:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004304:	6013      	str	r3, [r2, #0]
 8004306:	4b73      	ldr	r3, [pc, #460]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a72      	ldr	r2, [pc, #456]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 800430c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004310:	6013      	str	r3, [r2, #0]
 8004312:	e00b      	b.n	800432c <HAL_RCC_OscConfig+0xd8>
 8004314:	4b6f      	ldr	r3, [pc, #444]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a6e      	ldr	r2, [pc, #440]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 800431a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800431e:	6013      	str	r3, [r2, #0]
 8004320:	4b6c      	ldr	r3, [pc, #432]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a6b      	ldr	r2, [pc, #428]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 8004326:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800432a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d013      	beq.n	800435c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004334:	f7fe fba2 	bl	8002a7c <HAL_GetTick>
 8004338:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800433a:	e008      	b.n	800434e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800433c:	f7fe fb9e 	bl	8002a7c <HAL_GetTick>
 8004340:	4602      	mov	r2, r0
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	1ad3      	subs	r3, r2, r3
 8004346:	2b64      	cmp	r3, #100	; 0x64
 8004348:	d901      	bls.n	800434e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800434a:	2303      	movs	r3, #3
 800434c:	e229      	b.n	80047a2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800434e:	4b61      	ldr	r3, [pc, #388]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004356:	2b00      	cmp	r3, #0
 8004358:	d0f0      	beq.n	800433c <HAL_RCC_OscConfig+0xe8>
 800435a:	e014      	b.n	8004386 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800435c:	f7fe fb8e 	bl	8002a7c <HAL_GetTick>
 8004360:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004362:	e008      	b.n	8004376 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004364:	f7fe fb8a 	bl	8002a7c <HAL_GetTick>
 8004368:	4602      	mov	r2, r0
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	1ad3      	subs	r3, r2, r3
 800436e:	2b64      	cmp	r3, #100	; 0x64
 8004370:	d901      	bls.n	8004376 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004372:	2303      	movs	r3, #3
 8004374:	e215      	b.n	80047a2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004376:	4b57      	ldr	r3, [pc, #348]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800437e:	2b00      	cmp	r3, #0
 8004380:	d1f0      	bne.n	8004364 <HAL_RCC_OscConfig+0x110>
 8004382:	e000      	b.n	8004386 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004384:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 0302 	and.w	r3, r3, #2
 800438e:	2b00      	cmp	r3, #0
 8004390:	d069      	beq.n	8004466 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004392:	4b50      	ldr	r3, [pc, #320]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 8004394:	689b      	ldr	r3, [r3, #8]
 8004396:	f003 030c 	and.w	r3, r3, #12
 800439a:	2b00      	cmp	r3, #0
 800439c:	d00b      	beq.n	80043b6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800439e:	4b4d      	ldr	r3, [pc, #308]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80043a0:	689b      	ldr	r3, [r3, #8]
 80043a2:	f003 030c 	and.w	r3, r3, #12
 80043a6:	2b08      	cmp	r3, #8
 80043a8:	d11c      	bne.n	80043e4 <HAL_RCC_OscConfig+0x190>
 80043aa:	4b4a      	ldr	r3, [pc, #296]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d116      	bne.n	80043e4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043b6:	4b47      	ldr	r3, [pc, #284]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f003 0302 	and.w	r3, r3, #2
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d005      	beq.n	80043ce <HAL_RCC_OscConfig+0x17a>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	68db      	ldr	r3, [r3, #12]
 80043c6:	2b01      	cmp	r3, #1
 80043c8:	d001      	beq.n	80043ce <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	e1e9      	b.n	80047a2 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043ce:	4b41      	ldr	r3, [pc, #260]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	691b      	ldr	r3, [r3, #16]
 80043da:	00db      	lsls	r3, r3, #3
 80043dc:	493d      	ldr	r1, [pc, #244]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80043de:	4313      	orrs	r3, r2
 80043e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043e2:	e040      	b.n	8004466 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	68db      	ldr	r3, [r3, #12]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d023      	beq.n	8004434 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043ec:	4b39      	ldr	r3, [pc, #228]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a38      	ldr	r2, [pc, #224]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80043f2:	f043 0301 	orr.w	r3, r3, #1
 80043f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043f8:	f7fe fb40 	bl	8002a7c <HAL_GetTick>
 80043fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043fe:	e008      	b.n	8004412 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004400:	f7fe fb3c 	bl	8002a7c <HAL_GetTick>
 8004404:	4602      	mov	r2, r0
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	1ad3      	subs	r3, r2, r3
 800440a:	2b02      	cmp	r3, #2
 800440c:	d901      	bls.n	8004412 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800440e:	2303      	movs	r3, #3
 8004410:	e1c7      	b.n	80047a2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004412:	4b30      	ldr	r3, [pc, #192]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f003 0302 	and.w	r3, r3, #2
 800441a:	2b00      	cmp	r3, #0
 800441c:	d0f0      	beq.n	8004400 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800441e:	4b2d      	ldr	r3, [pc, #180]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	691b      	ldr	r3, [r3, #16]
 800442a:	00db      	lsls	r3, r3, #3
 800442c:	4929      	ldr	r1, [pc, #164]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 800442e:	4313      	orrs	r3, r2
 8004430:	600b      	str	r3, [r1, #0]
 8004432:	e018      	b.n	8004466 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004434:	4b27      	ldr	r3, [pc, #156]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a26      	ldr	r2, [pc, #152]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 800443a:	f023 0301 	bic.w	r3, r3, #1
 800443e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004440:	f7fe fb1c 	bl	8002a7c <HAL_GetTick>
 8004444:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004446:	e008      	b.n	800445a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004448:	f7fe fb18 	bl	8002a7c <HAL_GetTick>
 800444c:	4602      	mov	r2, r0
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	1ad3      	subs	r3, r2, r3
 8004452:	2b02      	cmp	r3, #2
 8004454:	d901      	bls.n	800445a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004456:	2303      	movs	r3, #3
 8004458:	e1a3      	b.n	80047a2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800445a:	4b1e      	ldr	r3, [pc, #120]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 0302 	and.w	r3, r3, #2
 8004462:	2b00      	cmp	r3, #0
 8004464:	d1f0      	bne.n	8004448 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f003 0308 	and.w	r3, r3, #8
 800446e:	2b00      	cmp	r3, #0
 8004470:	d038      	beq.n	80044e4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	695b      	ldr	r3, [r3, #20]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d019      	beq.n	80044ae <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800447a:	4b16      	ldr	r3, [pc, #88]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 800447c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800447e:	4a15      	ldr	r2, [pc, #84]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 8004480:	f043 0301 	orr.w	r3, r3, #1
 8004484:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004486:	f7fe faf9 	bl	8002a7c <HAL_GetTick>
 800448a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800448c:	e008      	b.n	80044a0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800448e:	f7fe faf5 	bl	8002a7c <HAL_GetTick>
 8004492:	4602      	mov	r2, r0
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	1ad3      	subs	r3, r2, r3
 8004498:	2b02      	cmp	r3, #2
 800449a:	d901      	bls.n	80044a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800449c:	2303      	movs	r3, #3
 800449e:	e180      	b.n	80047a2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044a0:	4b0c      	ldr	r3, [pc, #48]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80044a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044a4:	f003 0302 	and.w	r3, r3, #2
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d0f0      	beq.n	800448e <HAL_RCC_OscConfig+0x23a>
 80044ac:	e01a      	b.n	80044e4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044ae:	4b09      	ldr	r3, [pc, #36]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80044b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044b2:	4a08      	ldr	r2, [pc, #32]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80044b4:	f023 0301 	bic.w	r3, r3, #1
 80044b8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044ba:	f7fe fadf 	bl	8002a7c <HAL_GetTick>
 80044be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044c0:	e00a      	b.n	80044d8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044c2:	f7fe fadb 	bl	8002a7c <HAL_GetTick>
 80044c6:	4602      	mov	r2, r0
 80044c8:	693b      	ldr	r3, [r7, #16]
 80044ca:	1ad3      	subs	r3, r2, r3
 80044cc:	2b02      	cmp	r3, #2
 80044ce:	d903      	bls.n	80044d8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80044d0:	2303      	movs	r3, #3
 80044d2:	e166      	b.n	80047a2 <HAL_RCC_OscConfig+0x54e>
 80044d4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044d8:	4b92      	ldr	r3, [pc, #584]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 80044da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044dc:	f003 0302 	and.w	r3, r3, #2
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d1ee      	bne.n	80044c2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 0304 	and.w	r3, r3, #4
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	f000 80a4 	beq.w	800463a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044f2:	4b8c      	ldr	r3, [pc, #560]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 80044f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d10d      	bne.n	800451a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80044fe:	4b89      	ldr	r3, [pc, #548]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 8004500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004502:	4a88      	ldr	r2, [pc, #544]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 8004504:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004508:	6413      	str	r3, [r2, #64]	; 0x40
 800450a:	4b86      	ldr	r3, [pc, #536]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 800450c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800450e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004512:	60bb      	str	r3, [r7, #8]
 8004514:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004516:	2301      	movs	r3, #1
 8004518:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800451a:	4b83      	ldr	r3, [pc, #524]	; (8004728 <HAL_RCC_OscConfig+0x4d4>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004522:	2b00      	cmp	r3, #0
 8004524:	d118      	bne.n	8004558 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004526:	4b80      	ldr	r3, [pc, #512]	; (8004728 <HAL_RCC_OscConfig+0x4d4>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a7f      	ldr	r2, [pc, #508]	; (8004728 <HAL_RCC_OscConfig+0x4d4>)
 800452c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004530:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004532:	f7fe faa3 	bl	8002a7c <HAL_GetTick>
 8004536:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004538:	e008      	b.n	800454c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800453a:	f7fe fa9f 	bl	8002a7c <HAL_GetTick>
 800453e:	4602      	mov	r2, r0
 8004540:	693b      	ldr	r3, [r7, #16]
 8004542:	1ad3      	subs	r3, r2, r3
 8004544:	2b64      	cmp	r3, #100	; 0x64
 8004546:	d901      	bls.n	800454c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004548:	2303      	movs	r3, #3
 800454a:	e12a      	b.n	80047a2 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800454c:	4b76      	ldr	r3, [pc, #472]	; (8004728 <HAL_RCC_OscConfig+0x4d4>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004554:	2b00      	cmp	r3, #0
 8004556:	d0f0      	beq.n	800453a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	2b01      	cmp	r3, #1
 800455e:	d106      	bne.n	800456e <HAL_RCC_OscConfig+0x31a>
 8004560:	4b70      	ldr	r3, [pc, #448]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 8004562:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004564:	4a6f      	ldr	r2, [pc, #444]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 8004566:	f043 0301 	orr.w	r3, r3, #1
 800456a:	6713      	str	r3, [r2, #112]	; 0x70
 800456c:	e02d      	b.n	80045ca <HAL_RCC_OscConfig+0x376>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	689b      	ldr	r3, [r3, #8]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d10c      	bne.n	8004590 <HAL_RCC_OscConfig+0x33c>
 8004576:	4b6b      	ldr	r3, [pc, #428]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 8004578:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800457a:	4a6a      	ldr	r2, [pc, #424]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 800457c:	f023 0301 	bic.w	r3, r3, #1
 8004580:	6713      	str	r3, [r2, #112]	; 0x70
 8004582:	4b68      	ldr	r3, [pc, #416]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 8004584:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004586:	4a67      	ldr	r2, [pc, #412]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 8004588:	f023 0304 	bic.w	r3, r3, #4
 800458c:	6713      	str	r3, [r2, #112]	; 0x70
 800458e:	e01c      	b.n	80045ca <HAL_RCC_OscConfig+0x376>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	2b05      	cmp	r3, #5
 8004596:	d10c      	bne.n	80045b2 <HAL_RCC_OscConfig+0x35e>
 8004598:	4b62      	ldr	r3, [pc, #392]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 800459a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800459c:	4a61      	ldr	r2, [pc, #388]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 800459e:	f043 0304 	orr.w	r3, r3, #4
 80045a2:	6713      	str	r3, [r2, #112]	; 0x70
 80045a4:	4b5f      	ldr	r3, [pc, #380]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 80045a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045a8:	4a5e      	ldr	r2, [pc, #376]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 80045aa:	f043 0301 	orr.w	r3, r3, #1
 80045ae:	6713      	str	r3, [r2, #112]	; 0x70
 80045b0:	e00b      	b.n	80045ca <HAL_RCC_OscConfig+0x376>
 80045b2:	4b5c      	ldr	r3, [pc, #368]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 80045b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045b6:	4a5b      	ldr	r2, [pc, #364]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 80045b8:	f023 0301 	bic.w	r3, r3, #1
 80045bc:	6713      	str	r3, [r2, #112]	; 0x70
 80045be:	4b59      	ldr	r3, [pc, #356]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 80045c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045c2:	4a58      	ldr	r2, [pc, #352]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 80045c4:	f023 0304 	bic.w	r3, r3, #4
 80045c8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d015      	beq.n	80045fe <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045d2:	f7fe fa53 	bl	8002a7c <HAL_GetTick>
 80045d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045d8:	e00a      	b.n	80045f0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045da:	f7fe fa4f 	bl	8002a7c <HAL_GetTick>
 80045de:	4602      	mov	r2, r0
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	1ad3      	subs	r3, r2, r3
 80045e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d901      	bls.n	80045f0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80045ec:	2303      	movs	r3, #3
 80045ee:	e0d8      	b.n	80047a2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045f0:	4b4c      	ldr	r3, [pc, #304]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 80045f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045f4:	f003 0302 	and.w	r3, r3, #2
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d0ee      	beq.n	80045da <HAL_RCC_OscConfig+0x386>
 80045fc:	e014      	b.n	8004628 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045fe:	f7fe fa3d 	bl	8002a7c <HAL_GetTick>
 8004602:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004604:	e00a      	b.n	800461c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004606:	f7fe fa39 	bl	8002a7c <HAL_GetTick>
 800460a:	4602      	mov	r2, r0
 800460c:	693b      	ldr	r3, [r7, #16]
 800460e:	1ad3      	subs	r3, r2, r3
 8004610:	f241 3288 	movw	r2, #5000	; 0x1388
 8004614:	4293      	cmp	r3, r2
 8004616:	d901      	bls.n	800461c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004618:	2303      	movs	r3, #3
 800461a:	e0c2      	b.n	80047a2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800461c:	4b41      	ldr	r3, [pc, #260]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 800461e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004620:	f003 0302 	and.w	r3, r3, #2
 8004624:	2b00      	cmp	r3, #0
 8004626:	d1ee      	bne.n	8004606 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004628:	7dfb      	ldrb	r3, [r7, #23]
 800462a:	2b01      	cmp	r3, #1
 800462c:	d105      	bne.n	800463a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800462e:	4b3d      	ldr	r3, [pc, #244]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 8004630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004632:	4a3c      	ldr	r2, [pc, #240]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 8004634:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004638:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	699b      	ldr	r3, [r3, #24]
 800463e:	2b00      	cmp	r3, #0
 8004640:	f000 80ae 	beq.w	80047a0 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004644:	4b37      	ldr	r3, [pc, #220]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	f003 030c 	and.w	r3, r3, #12
 800464c:	2b08      	cmp	r3, #8
 800464e:	d06d      	beq.n	800472c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	699b      	ldr	r3, [r3, #24]
 8004654:	2b02      	cmp	r3, #2
 8004656:	d14b      	bne.n	80046f0 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004658:	4b32      	ldr	r3, [pc, #200]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a31      	ldr	r2, [pc, #196]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 800465e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004662:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004664:	f7fe fa0a 	bl	8002a7c <HAL_GetTick>
 8004668:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800466a:	e008      	b.n	800467e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800466c:	f7fe fa06 	bl	8002a7c <HAL_GetTick>
 8004670:	4602      	mov	r2, r0
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	1ad3      	subs	r3, r2, r3
 8004676:	2b02      	cmp	r3, #2
 8004678:	d901      	bls.n	800467e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800467a:	2303      	movs	r3, #3
 800467c:	e091      	b.n	80047a2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800467e:	4b29      	ldr	r3, [pc, #164]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004686:	2b00      	cmp	r3, #0
 8004688:	d1f0      	bne.n	800466c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	69da      	ldr	r2, [r3, #28]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6a1b      	ldr	r3, [r3, #32]
 8004692:	431a      	orrs	r2, r3
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004698:	019b      	lsls	r3, r3, #6
 800469a:	431a      	orrs	r2, r3
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046a0:	085b      	lsrs	r3, r3, #1
 80046a2:	3b01      	subs	r3, #1
 80046a4:	041b      	lsls	r3, r3, #16
 80046a6:	431a      	orrs	r2, r3
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046ac:	061b      	lsls	r3, r3, #24
 80046ae:	431a      	orrs	r2, r3
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046b4:	071b      	lsls	r3, r3, #28
 80046b6:	491b      	ldr	r1, [pc, #108]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 80046b8:	4313      	orrs	r3, r2
 80046ba:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046bc:	4b19      	ldr	r3, [pc, #100]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a18      	ldr	r2, [pc, #96]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 80046c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80046c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046c8:	f7fe f9d8 	bl	8002a7c <HAL_GetTick>
 80046cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046ce:	e008      	b.n	80046e2 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046d0:	f7fe f9d4 	bl	8002a7c <HAL_GetTick>
 80046d4:	4602      	mov	r2, r0
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	1ad3      	subs	r3, r2, r3
 80046da:	2b02      	cmp	r3, #2
 80046dc:	d901      	bls.n	80046e2 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80046de:	2303      	movs	r3, #3
 80046e0:	e05f      	b.n	80047a2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046e2:	4b10      	ldr	r3, [pc, #64]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d0f0      	beq.n	80046d0 <HAL_RCC_OscConfig+0x47c>
 80046ee:	e057      	b.n	80047a0 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046f0:	4b0c      	ldr	r3, [pc, #48]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a0b      	ldr	r2, [pc, #44]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 80046f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80046fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046fc:	f7fe f9be 	bl	8002a7c <HAL_GetTick>
 8004700:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004702:	e008      	b.n	8004716 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004704:	f7fe f9ba 	bl	8002a7c <HAL_GetTick>
 8004708:	4602      	mov	r2, r0
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	1ad3      	subs	r3, r2, r3
 800470e:	2b02      	cmp	r3, #2
 8004710:	d901      	bls.n	8004716 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8004712:	2303      	movs	r3, #3
 8004714:	e045      	b.n	80047a2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004716:	4b03      	ldr	r3, [pc, #12]	; (8004724 <HAL_RCC_OscConfig+0x4d0>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800471e:	2b00      	cmp	r3, #0
 8004720:	d1f0      	bne.n	8004704 <HAL_RCC_OscConfig+0x4b0>
 8004722:	e03d      	b.n	80047a0 <HAL_RCC_OscConfig+0x54c>
 8004724:	40023800 	.word	0x40023800
 8004728:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800472c:	4b1f      	ldr	r3, [pc, #124]	; (80047ac <HAL_RCC_OscConfig+0x558>)
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	699b      	ldr	r3, [r3, #24]
 8004736:	2b01      	cmp	r3, #1
 8004738:	d030      	beq.n	800479c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004744:	429a      	cmp	r2, r3
 8004746:	d129      	bne.n	800479c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004752:	429a      	cmp	r2, r3
 8004754:	d122      	bne.n	800479c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004756:	68fa      	ldr	r2, [r7, #12]
 8004758:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800475c:	4013      	ands	r3, r2
 800475e:	687a      	ldr	r2, [r7, #4]
 8004760:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004762:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004764:	4293      	cmp	r3, r2
 8004766:	d119      	bne.n	800479c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004772:	085b      	lsrs	r3, r3, #1
 8004774:	3b01      	subs	r3, #1
 8004776:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004778:	429a      	cmp	r2, r3
 800477a:	d10f      	bne.n	800479c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004786:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004788:	429a      	cmp	r2, r3
 800478a:	d107      	bne.n	800479c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004796:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004798:	429a      	cmp	r2, r3
 800479a:	d001      	beq.n	80047a0 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 800479c:	2301      	movs	r3, #1
 800479e:	e000      	b.n	80047a2 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80047a0:	2300      	movs	r3, #0
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3718      	adds	r7, #24
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}
 80047aa:	bf00      	nop
 80047ac:	40023800 	.word	0x40023800

080047b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b084      	sub	sp, #16
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
 80047b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80047ba:	2300      	movs	r3, #0
 80047bc:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d101      	bne.n	80047c8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80047c4:	2301      	movs	r3, #1
 80047c6:	e0d0      	b.n	800496a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80047c8:	4b6a      	ldr	r3, [pc, #424]	; (8004974 <HAL_RCC_ClockConfig+0x1c4>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f003 030f 	and.w	r3, r3, #15
 80047d0:	683a      	ldr	r2, [r7, #0]
 80047d2:	429a      	cmp	r2, r3
 80047d4:	d910      	bls.n	80047f8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047d6:	4b67      	ldr	r3, [pc, #412]	; (8004974 <HAL_RCC_ClockConfig+0x1c4>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f023 020f 	bic.w	r2, r3, #15
 80047de:	4965      	ldr	r1, [pc, #404]	; (8004974 <HAL_RCC_ClockConfig+0x1c4>)
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	4313      	orrs	r3, r2
 80047e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047e6:	4b63      	ldr	r3, [pc, #396]	; (8004974 <HAL_RCC_ClockConfig+0x1c4>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f003 030f 	and.w	r3, r3, #15
 80047ee:	683a      	ldr	r2, [r7, #0]
 80047f0:	429a      	cmp	r2, r3
 80047f2:	d001      	beq.n	80047f8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80047f4:	2301      	movs	r3, #1
 80047f6:	e0b8      	b.n	800496a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f003 0302 	and.w	r3, r3, #2
 8004800:	2b00      	cmp	r3, #0
 8004802:	d020      	beq.n	8004846 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f003 0304 	and.w	r3, r3, #4
 800480c:	2b00      	cmp	r3, #0
 800480e:	d005      	beq.n	800481c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004810:	4b59      	ldr	r3, [pc, #356]	; (8004978 <HAL_RCC_ClockConfig+0x1c8>)
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	4a58      	ldr	r2, [pc, #352]	; (8004978 <HAL_RCC_ClockConfig+0x1c8>)
 8004816:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800481a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f003 0308 	and.w	r3, r3, #8
 8004824:	2b00      	cmp	r3, #0
 8004826:	d005      	beq.n	8004834 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004828:	4b53      	ldr	r3, [pc, #332]	; (8004978 <HAL_RCC_ClockConfig+0x1c8>)
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	4a52      	ldr	r2, [pc, #328]	; (8004978 <HAL_RCC_ClockConfig+0x1c8>)
 800482e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004832:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004834:	4b50      	ldr	r3, [pc, #320]	; (8004978 <HAL_RCC_ClockConfig+0x1c8>)
 8004836:	689b      	ldr	r3, [r3, #8]
 8004838:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	689b      	ldr	r3, [r3, #8]
 8004840:	494d      	ldr	r1, [pc, #308]	; (8004978 <HAL_RCC_ClockConfig+0x1c8>)
 8004842:	4313      	orrs	r3, r2
 8004844:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f003 0301 	and.w	r3, r3, #1
 800484e:	2b00      	cmp	r3, #0
 8004850:	d040      	beq.n	80048d4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	2b01      	cmp	r3, #1
 8004858:	d107      	bne.n	800486a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800485a:	4b47      	ldr	r3, [pc, #284]	; (8004978 <HAL_RCC_ClockConfig+0x1c8>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004862:	2b00      	cmp	r3, #0
 8004864:	d115      	bne.n	8004892 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	e07f      	b.n	800496a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	2b02      	cmp	r3, #2
 8004870:	d107      	bne.n	8004882 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004872:	4b41      	ldr	r3, [pc, #260]	; (8004978 <HAL_RCC_ClockConfig+0x1c8>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800487a:	2b00      	cmp	r3, #0
 800487c:	d109      	bne.n	8004892 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	e073      	b.n	800496a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004882:	4b3d      	ldr	r3, [pc, #244]	; (8004978 <HAL_RCC_ClockConfig+0x1c8>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f003 0302 	and.w	r3, r3, #2
 800488a:	2b00      	cmp	r3, #0
 800488c:	d101      	bne.n	8004892 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	e06b      	b.n	800496a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004892:	4b39      	ldr	r3, [pc, #228]	; (8004978 <HAL_RCC_ClockConfig+0x1c8>)
 8004894:	689b      	ldr	r3, [r3, #8]
 8004896:	f023 0203 	bic.w	r2, r3, #3
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	4936      	ldr	r1, [pc, #216]	; (8004978 <HAL_RCC_ClockConfig+0x1c8>)
 80048a0:	4313      	orrs	r3, r2
 80048a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048a4:	f7fe f8ea 	bl	8002a7c <HAL_GetTick>
 80048a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048aa:	e00a      	b.n	80048c2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048ac:	f7fe f8e6 	bl	8002a7c <HAL_GetTick>
 80048b0:	4602      	mov	r2, r0
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	1ad3      	subs	r3, r2, r3
 80048b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d901      	bls.n	80048c2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80048be:	2303      	movs	r3, #3
 80048c0:	e053      	b.n	800496a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048c2:	4b2d      	ldr	r3, [pc, #180]	; (8004978 <HAL_RCC_ClockConfig+0x1c8>)
 80048c4:	689b      	ldr	r3, [r3, #8]
 80048c6:	f003 020c 	and.w	r2, r3, #12
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	009b      	lsls	r3, r3, #2
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d1eb      	bne.n	80048ac <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80048d4:	4b27      	ldr	r3, [pc, #156]	; (8004974 <HAL_RCC_ClockConfig+0x1c4>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f003 030f 	and.w	r3, r3, #15
 80048dc:	683a      	ldr	r2, [r7, #0]
 80048de:	429a      	cmp	r2, r3
 80048e0:	d210      	bcs.n	8004904 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048e2:	4b24      	ldr	r3, [pc, #144]	; (8004974 <HAL_RCC_ClockConfig+0x1c4>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f023 020f 	bic.w	r2, r3, #15
 80048ea:	4922      	ldr	r1, [pc, #136]	; (8004974 <HAL_RCC_ClockConfig+0x1c4>)
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	4313      	orrs	r3, r2
 80048f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048f2:	4b20      	ldr	r3, [pc, #128]	; (8004974 <HAL_RCC_ClockConfig+0x1c4>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f003 030f 	and.w	r3, r3, #15
 80048fa:	683a      	ldr	r2, [r7, #0]
 80048fc:	429a      	cmp	r2, r3
 80048fe:	d001      	beq.n	8004904 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	e032      	b.n	800496a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f003 0304 	and.w	r3, r3, #4
 800490c:	2b00      	cmp	r3, #0
 800490e:	d008      	beq.n	8004922 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004910:	4b19      	ldr	r3, [pc, #100]	; (8004978 <HAL_RCC_ClockConfig+0x1c8>)
 8004912:	689b      	ldr	r3, [r3, #8]
 8004914:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	68db      	ldr	r3, [r3, #12]
 800491c:	4916      	ldr	r1, [pc, #88]	; (8004978 <HAL_RCC_ClockConfig+0x1c8>)
 800491e:	4313      	orrs	r3, r2
 8004920:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f003 0308 	and.w	r3, r3, #8
 800492a:	2b00      	cmp	r3, #0
 800492c:	d009      	beq.n	8004942 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800492e:	4b12      	ldr	r3, [pc, #72]	; (8004978 <HAL_RCC_ClockConfig+0x1c8>)
 8004930:	689b      	ldr	r3, [r3, #8]
 8004932:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	691b      	ldr	r3, [r3, #16]
 800493a:	00db      	lsls	r3, r3, #3
 800493c:	490e      	ldr	r1, [pc, #56]	; (8004978 <HAL_RCC_ClockConfig+0x1c8>)
 800493e:	4313      	orrs	r3, r2
 8004940:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004942:	f000 f821 	bl	8004988 <HAL_RCC_GetSysClockFreq>
 8004946:	4602      	mov	r2, r0
 8004948:	4b0b      	ldr	r3, [pc, #44]	; (8004978 <HAL_RCC_ClockConfig+0x1c8>)
 800494a:	689b      	ldr	r3, [r3, #8]
 800494c:	091b      	lsrs	r3, r3, #4
 800494e:	f003 030f 	and.w	r3, r3, #15
 8004952:	490a      	ldr	r1, [pc, #40]	; (800497c <HAL_RCC_ClockConfig+0x1cc>)
 8004954:	5ccb      	ldrb	r3, [r1, r3]
 8004956:	fa22 f303 	lsr.w	r3, r2, r3
 800495a:	4a09      	ldr	r2, [pc, #36]	; (8004980 <HAL_RCC_ClockConfig+0x1d0>)
 800495c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800495e:	4b09      	ldr	r3, [pc, #36]	; (8004984 <HAL_RCC_ClockConfig+0x1d4>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4618      	mov	r0, r3
 8004964:	f7fe f846 	bl	80029f4 <HAL_InitTick>

  return HAL_OK;
 8004968:	2300      	movs	r3, #0
}
 800496a:	4618      	mov	r0, r3
 800496c:	3710      	adds	r7, #16
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}
 8004972:	bf00      	nop
 8004974:	40023c00 	.word	0x40023c00
 8004978:	40023800 	.word	0x40023800
 800497c:	08008db4 	.word	0x08008db4
 8004980:	2000000c 	.word	0x2000000c
 8004984:	20000010 	.word	0x20000010

08004988 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004988:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800498c:	b094      	sub	sp, #80	; 0x50
 800498e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004990:	2300      	movs	r3, #0
 8004992:	647b      	str	r3, [r7, #68]	; 0x44
 8004994:	2300      	movs	r3, #0
 8004996:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004998:	2300      	movs	r3, #0
 800499a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 800499c:	2300      	movs	r3, #0
 800499e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80049a0:	4b79      	ldr	r3, [pc, #484]	; (8004b88 <HAL_RCC_GetSysClockFreq+0x200>)
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	f003 030c 	and.w	r3, r3, #12
 80049a8:	2b08      	cmp	r3, #8
 80049aa:	d00d      	beq.n	80049c8 <HAL_RCC_GetSysClockFreq+0x40>
 80049ac:	2b08      	cmp	r3, #8
 80049ae:	f200 80e1 	bhi.w	8004b74 <HAL_RCC_GetSysClockFreq+0x1ec>
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d002      	beq.n	80049bc <HAL_RCC_GetSysClockFreq+0x34>
 80049b6:	2b04      	cmp	r3, #4
 80049b8:	d003      	beq.n	80049c2 <HAL_RCC_GetSysClockFreq+0x3a>
 80049ba:	e0db      	b.n	8004b74 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80049bc:	4b73      	ldr	r3, [pc, #460]	; (8004b8c <HAL_RCC_GetSysClockFreq+0x204>)
 80049be:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80049c0:	e0db      	b.n	8004b7a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80049c2:	4b73      	ldr	r3, [pc, #460]	; (8004b90 <HAL_RCC_GetSysClockFreq+0x208>)
 80049c4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80049c6:	e0d8      	b.n	8004b7a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80049c8:	4b6f      	ldr	r3, [pc, #444]	; (8004b88 <HAL_RCC_GetSysClockFreq+0x200>)
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80049d0:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80049d2:	4b6d      	ldr	r3, [pc, #436]	; (8004b88 <HAL_RCC_GetSysClockFreq+0x200>)
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d063      	beq.n	8004aa6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049de:	4b6a      	ldr	r3, [pc, #424]	; (8004b88 <HAL_RCC_GetSysClockFreq+0x200>)
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	099b      	lsrs	r3, r3, #6
 80049e4:	2200      	movs	r2, #0
 80049e6:	63bb      	str	r3, [r7, #56]	; 0x38
 80049e8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80049ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049f0:	633b      	str	r3, [r7, #48]	; 0x30
 80049f2:	2300      	movs	r3, #0
 80049f4:	637b      	str	r3, [r7, #52]	; 0x34
 80049f6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80049fa:	4622      	mov	r2, r4
 80049fc:	462b      	mov	r3, r5
 80049fe:	f04f 0000 	mov.w	r0, #0
 8004a02:	f04f 0100 	mov.w	r1, #0
 8004a06:	0159      	lsls	r1, r3, #5
 8004a08:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a0c:	0150      	lsls	r0, r2, #5
 8004a0e:	4602      	mov	r2, r0
 8004a10:	460b      	mov	r3, r1
 8004a12:	4621      	mov	r1, r4
 8004a14:	1a51      	subs	r1, r2, r1
 8004a16:	6139      	str	r1, [r7, #16]
 8004a18:	4629      	mov	r1, r5
 8004a1a:	eb63 0301 	sbc.w	r3, r3, r1
 8004a1e:	617b      	str	r3, [r7, #20]
 8004a20:	f04f 0200 	mov.w	r2, #0
 8004a24:	f04f 0300 	mov.w	r3, #0
 8004a28:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004a2c:	4659      	mov	r1, fp
 8004a2e:	018b      	lsls	r3, r1, #6
 8004a30:	4651      	mov	r1, sl
 8004a32:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004a36:	4651      	mov	r1, sl
 8004a38:	018a      	lsls	r2, r1, #6
 8004a3a:	4651      	mov	r1, sl
 8004a3c:	ebb2 0801 	subs.w	r8, r2, r1
 8004a40:	4659      	mov	r1, fp
 8004a42:	eb63 0901 	sbc.w	r9, r3, r1
 8004a46:	f04f 0200 	mov.w	r2, #0
 8004a4a:	f04f 0300 	mov.w	r3, #0
 8004a4e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004a52:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004a56:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004a5a:	4690      	mov	r8, r2
 8004a5c:	4699      	mov	r9, r3
 8004a5e:	4623      	mov	r3, r4
 8004a60:	eb18 0303 	adds.w	r3, r8, r3
 8004a64:	60bb      	str	r3, [r7, #8]
 8004a66:	462b      	mov	r3, r5
 8004a68:	eb49 0303 	adc.w	r3, r9, r3
 8004a6c:	60fb      	str	r3, [r7, #12]
 8004a6e:	f04f 0200 	mov.w	r2, #0
 8004a72:	f04f 0300 	mov.w	r3, #0
 8004a76:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004a7a:	4629      	mov	r1, r5
 8004a7c:	024b      	lsls	r3, r1, #9
 8004a7e:	4621      	mov	r1, r4
 8004a80:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004a84:	4621      	mov	r1, r4
 8004a86:	024a      	lsls	r2, r1, #9
 8004a88:	4610      	mov	r0, r2
 8004a8a:	4619      	mov	r1, r3
 8004a8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a8e:	2200      	movs	r2, #0
 8004a90:	62bb      	str	r3, [r7, #40]	; 0x28
 8004a92:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004a94:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004a98:	f7fb fc22 	bl	80002e0 <__aeabi_uldivmod>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	460b      	mov	r3, r1
 8004aa0:	4613      	mov	r3, r2
 8004aa2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004aa4:	e058      	b.n	8004b58 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004aa6:	4b38      	ldr	r3, [pc, #224]	; (8004b88 <HAL_RCC_GetSysClockFreq+0x200>)
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	099b      	lsrs	r3, r3, #6
 8004aac:	2200      	movs	r2, #0
 8004aae:	4618      	mov	r0, r3
 8004ab0:	4611      	mov	r1, r2
 8004ab2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004ab6:	623b      	str	r3, [r7, #32]
 8004ab8:	2300      	movs	r3, #0
 8004aba:	627b      	str	r3, [r7, #36]	; 0x24
 8004abc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004ac0:	4642      	mov	r2, r8
 8004ac2:	464b      	mov	r3, r9
 8004ac4:	f04f 0000 	mov.w	r0, #0
 8004ac8:	f04f 0100 	mov.w	r1, #0
 8004acc:	0159      	lsls	r1, r3, #5
 8004ace:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004ad2:	0150      	lsls	r0, r2, #5
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	460b      	mov	r3, r1
 8004ad8:	4641      	mov	r1, r8
 8004ada:	ebb2 0a01 	subs.w	sl, r2, r1
 8004ade:	4649      	mov	r1, r9
 8004ae0:	eb63 0b01 	sbc.w	fp, r3, r1
 8004ae4:	f04f 0200 	mov.w	r2, #0
 8004ae8:	f04f 0300 	mov.w	r3, #0
 8004aec:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004af0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004af4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004af8:	ebb2 040a 	subs.w	r4, r2, sl
 8004afc:	eb63 050b 	sbc.w	r5, r3, fp
 8004b00:	f04f 0200 	mov.w	r2, #0
 8004b04:	f04f 0300 	mov.w	r3, #0
 8004b08:	00eb      	lsls	r3, r5, #3
 8004b0a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b0e:	00e2      	lsls	r2, r4, #3
 8004b10:	4614      	mov	r4, r2
 8004b12:	461d      	mov	r5, r3
 8004b14:	4643      	mov	r3, r8
 8004b16:	18e3      	adds	r3, r4, r3
 8004b18:	603b      	str	r3, [r7, #0]
 8004b1a:	464b      	mov	r3, r9
 8004b1c:	eb45 0303 	adc.w	r3, r5, r3
 8004b20:	607b      	str	r3, [r7, #4]
 8004b22:	f04f 0200 	mov.w	r2, #0
 8004b26:	f04f 0300 	mov.w	r3, #0
 8004b2a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004b2e:	4629      	mov	r1, r5
 8004b30:	028b      	lsls	r3, r1, #10
 8004b32:	4621      	mov	r1, r4
 8004b34:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004b38:	4621      	mov	r1, r4
 8004b3a:	028a      	lsls	r2, r1, #10
 8004b3c:	4610      	mov	r0, r2
 8004b3e:	4619      	mov	r1, r3
 8004b40:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b42:	2200      	movs	r2, #0
 8004b44:	61bb      	str	r3, [r7, #24]
 8004b46:	61fa      	str	r2, [r7, #28]
 8004b48:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b4c:	f7fb fbc8 	bl	80002e0 <__aeabi_uldivmod>
 8004b50:	4602      	mov	r2, r0
 8004b52:	460b      	mov	r3, r1
 8004b54:	4613      	mov	r3, r2
 8004b56:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004b58:	4b0b      	ldr	r3, [pc, #44]	; (8004b88 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	0c1b      	lsrs	r3, r3, #16
 8004b5e:	f003 0303 	and.w	r3, r3, #3
 8004b62:	3301      	adds	r3, #1
 8004b64:	005b      	lsls	r3, r3, #1
 8004b66:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8004b68:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004b6a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b70:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004b72:	e002      	b.n	8004b7a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004b74:	4b05      	ldr	r3, [pc, #20]	; (8004b8c <HAL_RCC_GetSysClockFreq+0x204>)
 8004b76:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004b78:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	3750      	adds	r7, #80	; 0x50
 8004b80:	46bd      	mov	sp, r7
 8004b82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b86:	bf00      	nop
 8004b88:	40023800 	.word	0x40023800
 8004b8c:	00f42400 	.word	0x00f42400
 8004b90:	007a1200 	.word	0x007a1200

08004b94 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b94:	b480      	push	{r7}
 8004b96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b98:	4b03      	ldr	r3, [pc, #12]	; (8004ba8 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba4:	4770      	bx	lr
 8004ba6:	bf00      	nop
 8004ba8:	2000000c 	.word	0x2000000c

08004bac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004bb0:	f7ff fff0 	bl	8004b94 <HAL_RCC_GetHCLKFreq>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	4b05      	ldr	r3, [pc, #20]	; (8004bcc <HAL_RCC_GetPCLK1Freq+0x20>)
 8004bb8:	689b      	ldr	r3, [r3, #8]
 8004bba:	0a9b      	lsrs	r3, r3, #10
 8004bbc:	f003 0307 	and.w	r3, r3, #7
 8004bc0:	4903      	ldr	r1, [pc, #12]	; (8004bd0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004bc2:	5ccb      	ldrb	r3, [r1, r3]
 8004bc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	bd80      	pop	{r7, pc}
 8004bcc:	40023800 	.word	0x40023800
 8004bd0:	08008dc4 	.word	0x08008dc4

08004bd4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004bd8:	f7ff ffdc 	bl	8004b94 <HAL_RCC_GetHCLKFreq>
 8004bdc:	4602      	mov	r2, r0
 8004bde:	4b05      	ldr	r3, [pc, #20]	; (8004bf4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004be0:	689b      	ldr	r3, [r3, #8]
 8004be2:	0b5b      	lsrs	r3, r3, #13
 8004be4:	f003 0307 	and.w	r3, r3, #7
 8004be8:	4903      	ldr	r1, [pc, #12]	; (8004bf8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004bea:	5ccb      	ldrb	r3, [r1, r3]
 8004bec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	bd80      	pop	{r7, pc}
 8004bf4:	40023800 	.word	0x40023800
 8004bf8:	08008dc4 	.word	0x08008dc4

08004bfc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b088      	sub	sp, #32
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004c04:	2300      	movs	r3, #0
 8004c06:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004c08:	2300      	movs	r3, #0
 8004c0a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004c10:	2300      	movs	r3, #0
 8004c12:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004c14:	2300      	movs	r3, #0
 8004c16:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f003 0301 	and.w	r3, r3, #1
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d012      	beq.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004c24:	4b69      	ldr	r3, [pc, #420]	; (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	4a68      	ldr	r2, [pc, #416]	; (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c2a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004c2e:	6093      	str	r3, [r2, #8]
 8004c30:	4b66      	ldr	r3, [pc, #408]	; (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c32:	689a      	ldr	r2, [r3, #8]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c38:	4964      	ldr	r1, [pc, #400]	; (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d101      	bne.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004c46:	2301      	movs	r3, #1
 8004c48:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d017      	beq.n	8004c86 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004c56:	4b5d      	ldr	r3, [pc, #372]	; (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c58:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c5c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c64:	4959      	ldr	r1, [pc, #356]	; (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c66:	4313      	orrs	r3, r2
 8004c68:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c70:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004c74:	d101      	bne.n	8004c7a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004c76:	2301      	movs	r3, #1
 8004c78:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d101      	bne.n	8004c86 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004c82:	2301      	movs	r3, #1
 8004c84:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d017      	beq.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004c92:	4b4e      	ldr	r3, [pc, #312]	; (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c94:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c98:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ca0:	494a      	ldr	r1, [pc, #296]	; (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004cb0:	d101      	bne.n	8004cb6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d101      	bne.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d001      	beq.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f003 0320 	and.w	r3, r3, #32
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	f000 808b 	beq.w	8004df6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004ce0:	4b3a      	ldr	r3, [pc, #232]	; (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ce4:	4a39      	ldr	r2, [pc, #228]	; (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ce6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004cea:	6413      	str	r3, [r2, #64]	; 0x40
 8004cec:	4b37      	ldr	r3, [pc, #220]	; (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cf4:	60bb      	str	r3, [r7, #8]
 8004cf6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004cf8:	4b35      	ldr	r3, [pc, #212]	; (8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a34      	ldr	r2, [pc, #208]	; (8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004cfe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d02:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d04:	f7fd feba 	bl	8002a7c <HAL_GetTick>
 8004d08:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004d0a:	e008      	b.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d0c:	f7fd feb6 	bl	8002a7c <HAL_GetTick>
 8004d10:	4602      	mov	r2, r0
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	1ad3      	subs	r3, r2, r3
 8004d16:	2b64      	cmp	r3, #100	; 0x64
 8004d18:	d901      	bls.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004d1a:	2303      	movs	r3, #3
 8004d1c:	e38f      	b.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004d1e:	4b2c      	ldr	r3, [pc, #176]	; (8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d0f0      	beq.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004d2a:	4b28      	ldr	r3, [pc, #160]	; (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d32:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d035      	beq.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d42:	693a      	ldr	r2, [r7, #16]
 8004d44:	429a      	cmp	r2, r3
 8004d46:	d02e      	beq.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004d48:	4b20      	ldr	r3, [pc, #128]	; (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d50:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004d52:	4b1e      	ldr	r3, [pc, #120]	; (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d56:	4a1d      	ldr	r2, [pc, #116]	; (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d5c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004d5e:	4b1b      	ldr	r3, [pc, #108]	; (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d62:	4a1a      	ldr	r2, [pc, #104]	; (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d64:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d68:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004d6a:	4a18      	ldr	r2, [pc, #96]	; (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004d70:	4b16      	ldr	r3, [pc, #88]	; (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d74:	f003 0301 	and.w	r3, r3, #1
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	d114      	bne.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d7c:	f7fd fe7e 	bl	8002a7c <HAL_GetTick>
 8004d80:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d82:	e00a      	b.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d84:	f7fd fe7a 	bl	8002a7c <HAL_GetTick>
 8004d88:	4602      	mov	r2, r0
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	1ad3      	subs	r3, r2, r3
 8004d8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d901      	bls.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004d96:	2303      	movs	r3, #3
 8004d98:	e351      	b.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d9a:	4b0c      	ldr	r3, [pc, #48]	; (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d9e:	f003 0302 	and.w	r3, r3, #2
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d0ee      	beq.n	8004d84 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004daa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004dae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004db2:	d111      	bne.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004db4:	4b05      	ldr	r3, [pc, #20]	; (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004db6:	689b      	ldr	r3, [r3, #8]
 8004db8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004dc0:	4b04      	ldr	r3, [pc, #16]	; (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004dc2:	400b      	ands	r3, r1
 8004dc4:	4901      	ldr	r1, [pc, #4]	; (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	608b      	str	r3, [r1, #8]
 8004dca:	e00b      	b.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004dcc:	40023800 	.word	0x40023800
 8004dd0:	40007000 	.word	0x40007000
 8004dd4:	0ffffcff 	.word	0x0ffffcff
 8004dd8:	4bac      	ldr	r3, [pc, #688]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004dda:	689b      	ldr	r3, [r3, #8]
 8004ddc:	4aab      	ldr	r2, [pc, #684]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004dde:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004de2:	6093      	str	r3, [r2, #8]
 8004de4:	4ba9      	ldr	r3, [pc, #676]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004de6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004df0:	49a6      	ldr	r1, [pc, #664]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004df2:	4313      	orrs	r3, r2
 8004df4:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f003 0310 	and.w	r3, r3, #16
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d010      	beq.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004e02:	4ba2      	ldr	r3, [pc, #648]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e04:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e08:	4aa0      	ldr	r2, [pc, #640]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e0a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004e0e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004e12:	4b9e      	ldr	r3, [pc, #632]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e14:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e1c:	499b      	ldr	r1, [pc, #620]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d00a      	beq.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004e30:	4b96      	ldr	r3, [pc, #600]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e36:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004e3e:	4993      	ldr	r1, [pc, #588]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e40:	4313      	orrs	r3, r2
 8004e42:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d00a      	beq.n	8004e68 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004e52:	4b8e      	ldr	r3, [pc, #568]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e58:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004e60:	498a      	ldr	r1, [pc, #552]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e62:	4313      	orrs	r3, r2
 8004e64:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d00a      	beq.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004e74:	4b85      	ldr	r3, [pc, #532]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e7a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e82:	4982      	ldr	r1, [pc, #520]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e84:	4313      	orrs	r3, r2
 8004e86:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d00a      	beq.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004e96:	4b7d      	ldr	r3, [pc, #500]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e9c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ea4:	4979      	ldr	r1, [pc, #484]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d00a      	beq.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004eb8:	4b74      	ldr	r3, [pc, #464]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004eba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ebe:	f023 0203 	bic.w	r2, r3, #3
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ec6:	4971      	ldr	r1, [pc, #452]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d00a      	beq.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004eda:	4b6c      	ldr	r3, [pc, #432]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004edc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ee0:	f023 020c 	bic.w	r2, r3, #12
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ee8:	4968      	ldr	r1, [pc, #416]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004eea:	4313      	orrs	r3, r2
 8004eec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d00a      	beq.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004efc:	4b63      	ldr	r3, [pc, #396]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004efe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f02:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f0a:	4960      	ldr	r1, [pc, #384]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d00a      	beq.n	8004f34 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004f1e:	4b5b      	ldr	r3, [pc, #364]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f24:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f2c:	4957      	ldr	r1, [pc, #348]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d00a      	beq.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004f40:	4b52      	ldr	r3, [pc, #328]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f46:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f4e:	494f      	ldr	r1, [pc, #316]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f50:	4313      	orrs	r3, r2
 8004f52:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d00a      	beq.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004f62:	4b4a      	ldr	r3, [pc, #296]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f68:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f70:	4946      	ldr	r1, [pc, #280]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f72:	4313      	orrs	r3, r2
 8004f74:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d00a      	beq.n	8004f9a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004f84:	4b41      	ldr	r3, [pc, #260]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f8a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f92:	493e      	ldr	r1, [pc, #248]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f94:	4313      	orrs	r3, r2
 8004f96:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d00a      	beq.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004fa6:	4b39      	ldr	r3, [pc, #228]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fac:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004fb4:	4935      	ldr	r1, [pc, #212]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d00a      	beq.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004fc8:	4b30      	ldr	r3, [pc, #192]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fce:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004fd6:	492d      	ldr	r1, [pc, #180]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d011      	beq.n	800500e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004fea:	4b28      	ldr	r3, [pc, #160]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ff0:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004ff8:	4924      	ldr	r1, [pc, #144]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005004:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005008:	d101      	bne.n	800500e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800500a:	2301      	movs	r3, #1
 800500c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f003 0308 	and.w	r3, r3, #8
 8005016:	2b00      	cmp	r3, #0
 8005018:	d001      	beq.n	800501e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800501a:	2301      	movs	r3, #1
 800501c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005026:	2b00      	cmp	r3, #0
 8005028:	d00a      	beq.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800502a:	4b18      	ldr	r3, [pc, #96]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800502c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005030:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005038:	4914      	ldr	r1, [pc, #80]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800503a:	4313      	orrs	r3, r2
 800503c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005048:	2b00      	cmp	r3, #0
 800504a:	d00b      	beq.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800504c:	4b0f      	ldr	r3, [pc, #60]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800504e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005052:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800505c:	490b      	ldr	r1, [pc, #44]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800505e:	4313      	orrs	r3, r2
 8005060:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800506c:	2b00      	cmp	r3, #0
 800506e:	d00f      	beq.n	8005090 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005070:	4b06      	ldr	r3, [pc, #24]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005072:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005076:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005080:	4902      	ldr	r1, [pc, #8]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005082:	4313      	orrs	r3, r2
 8005084:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005088:	e002      	b.n	8005090 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800508a:	bf00      	nop
 800508c:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005098:	2b00      	cmp	r3, #0
 800509a:	d00b      	beq.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800509c:	4b8a      	ldr	r3, [pc, #552]	; (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800509e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80050a2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050ac:	4986      	ldr	r1, [pc, #536]	; (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80050ae:	4313      	orrs	r3, r2
 80050b0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d00b      	beq.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80050c0:	4b81      	ldr	r3, [pc, #516]	; (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80050c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80050c6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80050d0:	497d      	ldr	r1, [pc, #500]	; (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80050d2:	4313      	orrs	r3, r2
 80050d4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80050d8:	69fb      	ldr	r3, [r7, #28]
 80050da:	2b01      	cmp	r3, #1
 80050dc:	d006      	beq.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	f000 80d6 	beq.w	8005298 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80050ec:	4b76      	ldr	r3, [pc, #472]	; (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	4a75      	ldr	r2, [pc, #468]	; (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80050f2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80050f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050f8:	f7fd fcc0 	bl	8002a7c <HAL_GetTick>
 80050fc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80050fe:	e008      	b.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005100:	f7fd fcbc 	bl	8002a7c <HAL_GetTick>
 8005104:	4602      	mov	r2, r0
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	1ad3      	subs	r3, r2, r3
 800510a:	2b64      	cmp	r3, #100	; 0x64
 800510c:	d901      	bls.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800510e:	2303      	movs	r3, #3
 8005110:	e195      	b.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005112:	4b6d      	ldr	r3, [pc, #436]	; (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800511a:	2b00      	cmp	r3, #0
 800511c:	d1f0      	bne.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f003 0301 	and.w	r3, r3, #1
 8005126:	2b00      	cmp	r3, #0
 8005128:	d021      	beq.n	800516e <HAL_RCCEx_PeriphCLKConfig+0x572>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800512e:	2b00      	cmp	r3, #0
 8005130:	d11d      	bne.n	800516e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005132:	4b65      	ldr	r3, [pc, #404]	; (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005134:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005138:	0c1b      	lsrs	r3, r3, #16
 800513a:	f003 0303 	and.w	r3, r3, #3
 800513e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005140:	4b61      	ldr	r3, [pc, #388]	; (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005142:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005146:	0e1b      	lsrs	r3, r3, #24
 8005148:	f003 030f 	and.w	r3, r3, #15
 800514c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	019a      	lsls	r2, r3, #6
 8005154:	693b      	ldr	r3, [r7, #16]
 8005156:	041b      	lsls	r3, r3, #16
 8005158:	431a      	orrs	r2, r3
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	061b      	lsls	r3, r3, #24
 800515e:	431a      	orrs	r2, r3
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	689b      	ldr	r3, [r3, #8]
 8005164:	071b      	lsls	r3, r3, #28
 8005166:	4958      	ldr	r1, [pc, #352]	; (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005168:	4313      	orrs	r3, r2
 800516a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005176:	2b00      	cmp	r3, #0
 8005178:	d004      	beq.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800517e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005182:	d00a      	beq.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800518c:	2b00      	cmp	r3, #0
 800518e:	d02e      	beq.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005194:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005198:	d129      	bne.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800519a:	4b4b      	ldr	r3, [pc, #300]	; (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800519c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80051a0:	0c1b      	lsrs	r3, r3, #16
 80051a2:	f003 0303 	and.w	r3, r3, #3
 80051a6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80051a8:	4b47      	ldr	r3, [pc, #284]	; (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80051ae:	0f1b      	lsrs	r3, r3, #28
 80051b0:	f003 0307 	and.w	r3, r3, #7
 80051b4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	685b      	ldr	r3, [r3, #4]
 80051ba:	019a      	lsls	r2, r3, #6
 80051bc:	693b      	ldr	r3, [r7, #16]
 80051be:	041b      	lsls	r3, r3, #16
 80051c0:	431a      	orrs	r2, r3
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	68db      	ldr	r3, [r3, #12]
 80051c6:	061b      	lsls	r3, r3, #24
 80051c8:	431a      	orrs	r2, r3
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	071b      	lsls	r3, r3, #28
 80051ce:	493e      	ldr	r1, [pc, #248]	; (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051d0:	4313      	orrs	r3, r2
 80051d2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80051d6:	4b3c      	ldr	r3, [pc, #240]	; (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80051dc:	f023 021f 	bic.w	r2, r3, #31
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051e4:	3b01      	subs	r3, #1
 80051e6:	4938      	ldr	r1, [pc, #224]	; (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051e8:	4313      	orrs	r3, r2
 80051ea:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d01d      	beq.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80051fa:	4b33      	ldr	r3, [pc, #204]	; (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005200:	0e1b      	lsrs	r3, r3, #24
 8005202:	f003 030f 	and.w	r3, r3, #15
 8005206:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005208:	4b2f      	ldr	r3, [pc, #188]	; (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800520a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800520e:	0f1b      	lsrs	r3, r3, #28
 8005210:	f003 0307 	and.w	r3, r3, #7
 8005214:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	019a      	lsls	r2, r3, #6
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	691b      	ldr	r3, [r3, #16]
 8005220:	041b      	lsls	r3, r3, #16
 8005222:	431a      	orrs	r2, r3
 8005224:	693b      	ldr	r3, [r7, #16]
 8005226:	061b      	lsls	r3, r3, #24
 8005228:	431a      	orrs	r2, r3
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	071b      	lsls	r3, r3, #28
 800522e:	4926      	ldr	r1, [pc, #152]	; (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005230:	4313      	orrs	r3, r2
 8005232:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800523e:	2b00      	cmp	r3, #0
 8005240:	d011      	beq.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	019a      	lsls	r2, r3, #6
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	691b      	ldr	r3, [r3, #16]
 800524c:	041b      	lsls	r3, r3, #16
 800524e:	431a      	orrs	r2, r3
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	68db      	ldr	r3, [r3, #12]
 8005254:	061b      	lsls	r3, r3, #24
 8005256:	431a      	orrs	r2, r3
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	689b      	ldr	r3, [r3, #8]
 800525c:	071b      	lsls	r3, r3, #28
 800525e:	491a      	ldr	r1, [pc, #104]	; (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005260:	4313      	orrs	r3, r2
 8005262:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005266:	4b18      	ldr	r3, [pc, #96]	; (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4a17      	ldr	r2, [pc, #92]	; (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800526c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005270:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005272:	f7fd fc03 	bl	8002a7c <HAL_GetTick>
 8005276:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005278:	e008      	b.n	800528c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800527a:	f7fd fbff 	bl	8002a7c <HAL_GetTick>
 800527e:	4602      	mov	r2, r0
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	1ad3      	subs	r3, r2, r3
 8005284:	2b64      	cmp	r3, #100	; 0x64
 8005286:	d901      	bls.n	800528c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005288:	2303      	movs	r3, #3
 800528a:	e0d8      	b.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800528c:	4b0e      	ldr	r3, [pc, #56]	; (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005294:	2b00      	cmp	r3, #0
 8005296:	d0f0      	beq.n	800527a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005298:	69bb      	ldr	r3, [r7, #24]
 800529a:	2b01      	cmp	r3, #1
 800529c:	f040 80ce 	bne.w	800543c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80052a0:	4b09      	ldr	r3, [pc, #36]	; (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	4a08      	ldr	r2, [pc, #32]	; (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80052aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052ac:	f7fd fbe6 	bl	8002a7c <HAL_GetTick>
 80052b0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80052b2:	e00b      	b.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80052b4:	f7fd fbe2 	bl	8002a7c <HAL_GetTick>
 80052b8:	4602      	mov	r2, r0
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	1ad3      	subs	r3, r2, r3
 80052be:	2b64      	cmp	r3, #100	; 0x64
 80052c0:	d904      	bls.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80052c2:	2303      	movs	r3, #3
 80052c4:	e0bb      	b.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x842>
 80052c6:	bf00      	nop
 80052c8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80052cc:	4b5e      	ldr	r3, [pc, #376]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80052d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80052d8:	d0ec      	beq.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d003      	beq.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d009      	beq.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d02e      	beq.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d12a      	bne.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005302:	4b51      	ldr	r3, [pc, #324]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005304:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005308:	0c1b      	lsrs	r3, r3, #16
 800530a:	f003 0303 	and.w	r3, r3, #3
 800530e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005310:	4b4d      	ldr	r3, [pc, #308]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005312:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005316:	0f1b      	lsrs	r3, r3, #28
 8005318:	f003 0307 	and.w	r3, r3, #7
 800531c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	695b      	ldr	r3, [r3, #20]
 8005322:	019a      	lsls	r2, r3, #6
 8005324:	693b      	ldr	r3, [r7, #16]
 8005326:	041b      	lsls	r3, r3, #16
 8005328:	431a      	orrs	r2, r3
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	699b      	ldr	r3, [r3, #24]
 800532e:	061b      	lsls	r3, r3, #24
 8005330:	431a      	orrs	r2, r3
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	071b      	lsls	r3, r3, #28
 8005336:	4944      	ldr	r1, [pc, #272]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005338:	4313      	orrs	r3, r2
 800533a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800533e:	4b42      	ldr	r3, [pc, #264]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005340:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005344:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800534c:	3b01      	subs	r3, #1
 800534e:	021b      	lsls	r3, r3, #8
 8005350:	493d      	ldr	r1, [pc, #244]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005352:	4313      	orrs	r3, r2
 8005354:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005360:	2b00      	cmp	r3, #0
 8005362:	d022      	beq.n	80053aa <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005368:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800536c:	d11d      	bne.n	80053aa <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800536e:	4b36      	ldr	r3, [pc, #216]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005370:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005374:	0e1b      	lsrs	r3, r3, #24
 8005376:	f003 030f 	and.w	r3, r3, #15
 800537a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800537c:	4b32      	ldr	r3, [pc, #200]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800537e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005382:	0f1b      	lsrs	r3, r3, #28
 8005384:	f003 0307 	and.w	r3, r3, #7
 8005388:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	695b      	ldr	r3, [r3, #20]
 800538e:	019a      	lsls	r2, r3, #6
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6a1b      	ldr	r3, [r3, #32]
 8005394:	041b      	lsls	r3, r3, #16
 8005396:	431a      	orrs	r2, r3
 8005398:	693b      	ldr	r3, [r7, #16]
 800539a:	061b      	lsls	r3, r3, #24
 800539c:	431a      	orrs	r2, r3
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	071b      	lsls	r3, r3, #28
 80053a2:	4929      	ldr	r1, [pc, #164]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80053a4:	4313      	orrs	r3, r2
 80053a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f003 0308 	and.w	r3, r3, #8
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d028      	beq.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80053b6:	4b24      	ldr	r3, [pc, #144]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80053b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053bc:	0e1b      	lsrs	r3, r3, #24
 80053be:	f003 030f 	and.w	r3, r3, #15
 80053c2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80053c4:	4b20      	ldr	r3, [pc, #128]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80053c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053ca:	0c1b      	lsrs	r3, r3, #16
 80053cc:	f003 0303 	and.w	r3, r3, #3
 80053d0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	695b      	ldr	r3, [r3, #20]
 80053d6:	019a      	lsls	r2, r3, #6
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	041b      	lsls	r3, r3, #16
 80053dc:	431a      	orrs	r2, r3
 80053de:	693b      	ldr	r3, [r7, #16]
 80053e0:	061b      	lsls	r3, r3, #24
 80053e2:	431a      	orrs	r2, r3
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	69db      	ldr	r3, [r3, #28]
 80053e8:	071b      	lsls	r3, r3, #28
 80053ea:	4917      	ldr	r1, [pc, #92]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80053ec:	4313      	orrs	r3, r2
 80053ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80053f2:	4b15      	ldr	r3, [pc, #84]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80053f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80053f8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005400:	4911      	ldr	r1, [pc, #68]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005402:	4313      	orrs	r3, r2
 8005404:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005408:	4b0f      	ldr	r3, [pc, #60]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	4a0e      	ldr	r2, [pc, #56]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800540e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005412:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005414:	f7fd fb32 	bl	8002a7c <HAL_GetTick>
 8005418:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800541a:	e008      	b.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800541c:	f7fd fb2e 	bl	8002a7c <HAL_GetTick>
 8005420:	4602      	mov	r2, r0
 8005422:	697b      	ldr	r3, [r7, #20]
 8005424:	1ad3      	subs	r3, r2, r3
 8005426:	2b64      	cmp	r3, #100	; 0x64
 8005428:	d901      	bls.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800542a:	2303      	movs	r3, #3
 800542c:	e007      	b.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800542e:	4b06      	ldr	r3, [pc, #24]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005436:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800543a:	d1ef      	bne.n	800541c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 800543c:	2300      	movs	r3, #0
}
 800543e:	4618      	mov	r0, r3
 8005440:	3720      	adds	r7, #32
 8005442:	46bd      	mov	sp, r7
 8005444:	bd80      	pop	{r7, pc}
 8005446:	bf00      	nop
 8005448:	40023800 	.word	0x40023800

0800544c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800544c:	b580      	push	{r7, lr}
 800544e:	b084      	sub	sp, #16
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d101      	bne.n	800545e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800545a:	2301      	movs	r3, #1
 800545c:	e09d      	b.n	800559a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005462:	2b00      	cmp	r3, #0
 8005464:	d108      	bne.n	8005478 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	685b      	ldr	r3, [r3, #4]
 800546a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800546e:	d009      	beq.n	8005484 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2200      	movs	r2, #0
 8005474:	61da      	str	r2, [r3, #28]
 8005476:	e005      	b.n	8005484 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2200      	movs	r2, #0
 800547c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2200      	movs	r2, #0
 8005482:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2200      	movs	r2, #0
 8005488:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005490:	b2db      	uxtb	r3, r3
 8005492:	2b00      	cmp	r3, #0
 8005494:	d106      	bne.n	80054a4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2200      	movs	r2, #0
 800549a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800549e:	6878      	ldr	r0, [r7, #4]
 80054a0:	f7fc fd54 	bl	8001f4c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2202      	movs	r2, #2
 80054a8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	681a      	ldr	r2, [r3, #0]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80054ba:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	68db      	ldr	r3, [r3, #12]
 80054c0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80054c4:	d902      	bls.n	80054cc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80054c6:	2300      	movs	r3, #0
 80054c8:	60fb      	str	r3, [r7, #12]
 80054ca:	e002      	b.n	80054d2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80054cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80054d0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	68db      	ldr	r3, [r3, #12]
 80054d6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80054da:	d007      	beq.n	80054ec <HAL_SPI_Init+0xa0>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	68db      	ldr	r3, [r3, #12]
 80054e0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80054e4:	d002      	beq.n	80054ec <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2200      	movs	r2, #0
 80054ea:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80054fc:	431a      	orrs	r2, r3
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	691b      	ldr	r3, [r3, #16]
 8005502:	f003 0302 	and.w	r3, r3, #2
 8005506:	431a      	orrs	r2, r3
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	695b      	ldr	r3, [r3, #20]
 800550c:	f003 0301 	and.w	r3, r3, #1
 8005510:	431a      	orrs	r2, r3
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	699b      	ldr	r3, [r3, #24]
 8005516:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800551a:	431a      	orrs	r2, r3
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	69db      	ldr	r3, [r3, #28]
 8005520:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005524:	431a      	orrs	r2, r3
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6a1b      	ldr	r3, [r3, #32]
 800552a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800552e:	ea42 0103 	orr.w	r1, r2, r3
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005536:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	430a      	orrs	r2, r1
 8005540:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	699b      	ldr	r3, [r3, #24]
 8005546:	0c1b      	lsrs	r3, r3, #16
 8005548:	f003 0204 	and.w	r2, r3, #4
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005550:	f003 0310 	and.w	r3, r3, #16
 8005554:	431a      	orrs	r2, r3
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800555a:	f003 0308 	and.w	r3, r3, #8
 800555e:	431a      	orrs	r2, r3
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	68db      	ldr	r3, [r3, #12]
 8005564:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005568:	ea42 0103 	orr.w	r1, r2, r3
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	430a      	orrs	r2, r1
 8005578:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	69da      	ldr	r2, [r3, #28]
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005588:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2200      	movs	r2, #0
 800558e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2201      	movs	r2, #1
 8005594:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005598:	2300      	movs	r3, #0
}
 800559a:	4618      	mov	r0, r3
 800559c:	3710      	adds	r7, #16
 800559e:	46bd      	mov	sp, r7
 80055a0:	bd80      	pop	{r7, pc}

080055a2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80055a2:	b580      	push	{r7, lr}
 80055a4:	b082      	sub	sp, #8
 80055a6:	af00      	add	r7, sp, #0
 80055a8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d101      	bne.n	80055b4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80055b0:	2301      	movs	r3, #1
 80055b2:	e049      	b.n	8005648 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055ba:	b2db      	uxtb	r3, r3
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d106      	bne.n	80055ce <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2200      	movs	r2, #0
 80055c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80055c8:	6878      	ldr	r0, [r7, #4]
 80055ca:	f7fc fd3f 	bl	800204c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2202      	movs	r2, #2
 80055d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681a      	ldr	r2, [r3, #0]
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	3304      	adds	r3, #4
 80055de:	4619      	mov	r1, r3
 80055e0:	4610      	mov	r0, r2
 80055e2:	f001 f831 	bl	8006648 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2201      	movs	r2, #1
 80055ea:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2201      	movs	r2, #1
 80055f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2201      	movs	r2, #1
 80055fa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2201      	movs	r2, #1
 8005602:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2201      	movs	r2, #1
 800560a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2201      	movs	r2, #1
 8005612:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2201      	movs	r2, #1
 800561a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2201      	movs	r2, #1
 8005622:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2201      	movs	r2, #1
 800562a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2201      	movs	r2, #1
 8005632:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2201      	movs	r2, #1
 800563a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2201      	movs	r2, #1
 8005642:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005646:	2300      	movs	r3, #0
}
 8005648:	4618      	mov	r0, r3
 800564a:	3708      	adds	r7, #8
 800564c:	46bd      	mov	sp, r7
 800564e:	bd80      	pop	{r7, pc}

08005650 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005650:	b480      	push	{r7}
 8005652:	b085      	sub	sp, #20
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800565e:	b2db      	uxtb	r3, r3
 8005660:	2b01      	cmp	r3, #1
 8005662:	d001      	beq.n	8005668 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005664:	2301      	movs	r3, #1
 8005666:	e054      	b.n	8005712 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2202      	movs	r2, #2
 800566c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	68da      	ldr	r2, [r3, #12]
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f042 0201 	orr.w	r2, r2, #1
 800567e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4a26      	ldr	r2, [pc, #152]	; (8005720 <HAL_TIM_Base_Start_IT+0xd0>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d022      	beq.n	80056d0 <HAL_TIM_Base_Start_IT+0x80>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005692:	d01d      	beq.n	80056d0 <HAL_TIM_Base_Start_IT+0x80>
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	4a22      	ldr	r2, [pc, #136]	; (8005724 <HAL_TIM_Base_Start_IT+0xd4>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d018      	beq.n	80056d0 <HAL_TIM_Base_Start_IT+0x80>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	4a21      	ldr	r2, [pc, #132]	; (8005728 <HAL_TIM_Base_Start_IT+0xd8>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d013      	beq.n	80056d0 <HAL_TIM_Base_Start_IT+0x80>
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4a1f      	ldr	r2, [pc, #124]	; (800572c <HAL_TIM_Base_Start_IT+0xdc>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d00e      	beq.n	80056d0 <HAL_TIM_Base_Start_IT+0x80>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	4a1e      	ldr	r2, [pc, #120]	; (8005730 <HAL_TIM_Base_Start_IT+0xe0>)
 80056b8:	4293      	cmp	r3, r2
 80056ba:	d009      	beq.n	80056d0 <HAL_TIM_Base_Start_IT+0x80>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4a1c      	ldr	r2, [pc, #112]	; (8005734 <HAL_TIM_Base_Start_IT+0xe4>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d004      	beq.n	80056d0 <HAL_TIM_Base_Start_IT+0x80>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	4a1b      	ldr	r2, [pc, #108]	; (8005738 <HAL_TIM_Base_Start_IT+0xe8>)
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d115      	bne.n	80056fc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	689a      	ldr	r2, [r3, #8]
 80056d6:	4b19      	ldr	r3, [pc, #100]	; (800573c <HAL_TIM_Base_Start_IT+0xec>)
 80056d8:	4013      	ands	r3, r2
 80056da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2b06      	cmp	r3, #6
 80056e0:	d015      	beq.n	800570e <HAL_TIM_Base_Start_IT+0xbe>
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056e8:	d011      	beq.n	800570e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	681a      	ldr	r2, [r3, #0]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f042 0201 	orr.w	r2, r2, #1
 80056f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056fa:	e008      	b.n	800570e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f042 0201 	orr.w	r2, r2, #1
 800570a:	601a      	str	r2, [r3, #0]
 800570c:	e000      	b.n	8005710 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800570e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005710:	2300      	movs	r3, #0
}
 8005712:	4618      	mov	r0, r3
 8005714:	3714      	adds	r7, #20
 8005716:	46bd      	mov	sp, r7
 8005718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571c:	4770      	bx	lr
 800571e:	bf00      	nop
 8005720:	40010000 	.word	0x40010000
 8005724:	40000400 	.word	0x40000400
 8005728:	40000800 	.word	0x40000800
 800572c:	40000c00 	.word	0x40000c00
 8005730:	40010400 	.word	0x40010400
 8005734:	40014000 	.word	0x40014000
 8005738:	40001800 	.word	0x40001800
 800573c:	00010007 	.word	0x00010007

08005740 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b082      	sub	sp, #8
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d101      	bne.n	8005752 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800574e:	2301      	movs	r3, #1
 8005750:	e049      	b.n	80057e6 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005758:	b2db      	uxtb	r3, r3
 800575a:	2b00      	cmp	r3, #0
 800575c:	d106      	bne.n	800576c <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2200      	movs	r2, #0
 8005762:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005766:	6878      	ldr	r0, [r7, #4]
 8005768:	f000 f841 	bl	80057ee <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2202      	movs	r2, #2
 8005770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681a      	ldr	r2, [r3, #0]
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	3304      	adds	r3, #4
 800577c:	4619      	mov	r1, r3
 800577e:	4610      	mov	r0, r2
 8005780:	f000 ff62 	bl	8006648 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2201      	movs	r2, #1
 8005788:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2201      	movs	r2, #1
 8005790:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2201      	movs	r2, #1
 80057a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2201      	movs	r2, #1
 80057a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2201      	movs	r2, #1
 80057b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2201      	movs	r2, #1
 80057b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2201      	movs	r2, #1
 80057c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2201      	movs	r2, #1
 80057c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2201      	movs	r2, #1
 80057d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2201      	movs	r2, #1
 80057d8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2201      	movs	r2, #1
 80057e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80057e4:	2300      	movs	r3, #0
}
 80057e6:	4618      	mov	r0, r3
 80057e8:	3708      	adds	r7, #8
 80057ea:	46bd      	mov	sp, r7
 80057ec:	bd80      	pop	{r7, pc}

080057ee <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80057ee:	b480      	push	{r7}
 80057f0:	b083      	sub	sp, #12
 80057f2:	af00      	add	r7, sp, #0
 80057f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80057f6:	bf00      	nop
 80057f8:	370c      	adds	r7, #12
 80057fa:	46bd      	mov	sp, r7
 80057fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005800:	4770      	bx	lr

08005802 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005802:	b580      	push	{r7, lr}
 8005804:	b082      	sub	sp, #8
 8005806:	af00      	add	r7, sp, #0
 8005808:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d101      	bne.n	8005814 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005810:	2301      	movs	r3, #1
 8005812:	e049      	b.n	80058a8 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800581a:	b2db      	uxtb	r3, r3
 800581c:	2b00      	cmp	r3, #0
 800581e:	d106      	bne.n	800582e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2200      	movs	r2, #0
 8005824:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005828:	6878      	ldr	r0, [r7, #4]
 800582a:	f7fc fd1f 	bl	800226c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2202      	movs	r2, #2
 8005832:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681a      	ldr	r2, [r3, #0]
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	3304      	adds	r3, #4
 800583e:	4619      	mov	r1, r3
 8005840:	4610      	mov	r0, r2
 8005842:	f000 ff01 	bl	8006648 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2201      	movs	r2, #1
 800584a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2201      	movs	r2, #1
 8005852:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2201      	movs	r2, #1
 800585a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2201      	movs	r2, #1
 8005862:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2201      	movs	r2, #1
 800586a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2201      	movs	r2, #1
 8005872:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2201      	movs	r2, #1
 800587a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2201      	movs	r2, #1
 8005882:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2201      	movs	r2, #1
 800588a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2201      	movs	r2, #1
 8005892:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	2201      	movs	r2, #1
 800589a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2201      	movs	r2, #1
 80058a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80058a6:	2300      	movs	r3, #0
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	3708      	adds	r7, #8
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}

080058b0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b084      	sub	sp, #16
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
 80058b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d109      	bne.n	80058d4 <HAL_TIM_PWM_Start+0x24>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80058c6:	b2db      	uxtb	r3, r3
 80058c8:	2b01      	cmp	r3, #1
 80058ca:	bf14      	ite	ne
 80058cc:	2301      	movne	r3, #1
 80058ce:	2300      	moveq	r3, #0
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	e03c      	b.n	800594e <HAL_TIM_PWM_Start+0x9e>
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	2b04      	cmp	r3, #4
 80058d8:	d109      	bne.n	80058ee <HAL_TIM_PWM_Start+0x3e>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80058e0:	b2db      	uxtb	r3, r3
 80058e2:	2b01      	cmp	r3, #1
 80058e4:	bf14      	ite	ne
 80058e6:	2301      	movne	r3, #1
 80058e8:	2300      	moveq	r3, #0
 80058ea:	b2db      	uxtb	r3, r3
 80058ec:	e02f      	b.n	800594e <HAL_TIM_PWM_Start+0x9e>
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	2b08      	cmp	r3, #8
 80058f2:	d109      	bne.n	8005908 <HAL_TIM_PWM_Start+0x58>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80058fa:	b2db      	uxtb	r3, r3
 80058fc:	2b01      	cmp	r3, #1
 80058fe:	bf14      	ite	ne
 8005900:	2301      	movne	r3, #1
 8005902:	2300      	moveq	r3, #0
 8005904:	b2db      	uxtb	r3, r3
 8005906:	e022      	b.n	800594e <HAL_TIM_PWM_Start+0x9e>
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	2b0c      	cmp	r3, #12
 800590c:	d109      	bne.n	8005922 <HAL_TIM_PWM_Start+0x72>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005914:	b2db      	uxtb	r3, r3
 8005916:	2b01      	cmp	r3, #1
 8005918:	bf14      	ite	ne
 800591a:	2301      	movne	r3, #1
 800591c:	2300      	moveq	r3, #0
 800591e:	b2db      	uxtb	r3, r3
 8005920:	e015      	b.n	800594e <HAL_TIM_PWM_Start+0x9e>
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	2b10      	cmp	r3, #16
 8005926:	d109      	bne.n	800593c <HAL_TIM_PWM_Start+0x8c>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800592e:	b2db      	uxtb	r3, r3
 8005930:	2b01      	cmp	r3, #1
 8005932:	bf14      	ite	ne
 8005934:	2301      	movne	r3, #1
 8005936:	2300      	moveq	r3, #0
 8005938:	b2db      	uxtb	r3, r3
 800593a:	e008      	b.n	800594e <HAL_TIM_PWM_Start+0x9e>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005942:	b2db      	uxtb	r3, r3
 8005944:	2b01      	cmp	r3, #1
 8005946:	bf14      	ite	ne
 8005948:	2301      	movne	r3, #1
 800594a:	2300      	moveq	r3, #0
 800594c:	b2db      	uxtb	r3, r3
 800594e:	2b00      	cmp	r3, #0
 8005950:	d001      	beq.n	8005956 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005952:	2301      	movs	r3, #1
 8005954:	e092      	b.n	8005a7c <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d104      	bne.n	8005966 <HAL_TIM_PWM_Start+0xb6>
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2202      	movs	r2, #2
 8005960:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005964:	e023      	b.n	80059ae <HAL_TIM_PWM_Start+0xfe>
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	2b04      	cmp	r3, #4
 800596a:	d104      	bne.n	8005976 <HAL_TIM_PWM_Start+0xc6>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2202      	movs	r2, #2
 8005970:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005974:	e01b      	b.n	80059ae <HAL_TIM_PWM_Start+0xfe>
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	2b08      	cmp	r3, #8
 800597a:	d104      	bne.n	8005986 <HAL_TIM_PWM_Start+0xd6>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2202      	movs	r2, #2
 8005980:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005984:	e013      	b.n	80059ae <HAL_TIM_PWM_Start+0xfe>
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	2b0c      	cmp	r3, #12
 800598a:	d104      	bne.n	8005996 <HAL_TIM_PWM_Start+0xe6>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2202      	movs	r2, #2
 8005990:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005994:	e00b      	b.n	80059ae <HAL_TIM_PWM_Start+0xfe>
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	2b10      	cmp	r3, #16
 800599a:	d104      	bne.n	80059a6 <HAL_TIM_PWM_Start+0xf6>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2202      	movs	r2, #2
 80059a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80059a4:	e003      	b.n	80059ae <HAL_TIM_PWM_Start+0xfe>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2202      	movs	r2, #2
 80059aa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	2201      	movs	r2, #1
 80059b4:	6839      	ldr	r1, [r7, #0]
 80059b6:	4618      	mov	r0, r3
 80059b8:	f001 fb08 	bl	8006fcc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	4a30      	ldr	r2, [pc, #192]	; (8005a84 <HAL_TIM_PWM_Start+0x1d4>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d004      	beq.n	80059d0 <HAL_TIM_PWM_Start+0x120>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4a2f      	ldr	r2, [pc, #188]	; (8005a88 <HAL_TIM_PWM_Start+0x1d8>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d101      	bne.n	80059d4 <HAL_TIM_PWM_Start+0x124>
 80059d0:	2301      	movs	r3, #1
 80059d2:	e000      	b.n	80059d6 <HAL_TIM_PWM_Start+0x126>
 80059d4:	2300      	movs	r3, #0
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d007      	beq.n	80059ea <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80059e8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	4a25      	ldr	r2, [pc, #148]	; (8005a84 <HAL_TIM_PWM_Start+0x1d4>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d022      	beq.n	8005a3a <HAL_TIM_PWM_Start+0x18a>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059fc:	d01d      	beq.n	8005a3a <HAL_TIM_PWM_Start+0x18a>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4a22      	ldr	r2, [pc, #136]	; (8005a8c <HAL_TIM_PWM_Start+0x1dc>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d018      	beq.n	8005a3a <HAL_TIM_PWM_Start+0x18a>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a20      	ldr	r2, [pc, #128]	; (8005a90 <HAL_TIM_PWM_Start+0x1e0>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d013      	beq.n	8005a3a <HAL_TIM_PWM_Start+0x18a>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	4a1f      	ldr	r2, [pc, #124]	; (8005a94 <HAL_TIM_PWM_Start+0x1e4>)
 8005a18:	4293      	cmp	r3, r2
 8005a1a:	d00e      	beq.n	8005a3a <HAL_TIM_PWM_Start+0x18a>
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4a19      	ldr	r2, [pc, #100]	; (8005a88 <HAL_TIM_PWM_Start+0x1d8>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d009      	beq.n	8005a3a <HAL_TIM_PWM_Start+0x18a>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	4a1b      	ldr	r2, [pc, #108]	; (8005a98 <HAL_TIM_PWM_Start+0x1e8>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d004      	beq.n	8005a3a <HAL_TIM_PWM_Start+0x18a>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	4a19      	ldr	r2, [pc, #100]	; (8005a9c <HAL_TIM_PWM_Start+0x1ec>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d115      	bne.n	8005a66 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	689a      	ldr	r2, [r3, #8]
 8005a40:	4b17      	ldr	r3, [pc, #92]	; (8005aa0 <HAL_TIM_PWM_Start+0x1f0>)
 8005a42:	4013      	ands	r3, r2
 8005a44:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	2b06      	cmp	r3, #6
 8005a4a:	d015      	beq.n	8005a78 <HAL_TIM_PWM_Start+0x1c8>
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a52:	d011      	beq.n	8005a78 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	681a      	ldr	r2, [r3, #0]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f042 0201 	orr.w	r2, r2, #1
 8005a62:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a64:	e008      	b.n	8005a78 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	681a      	ldr	r2, [r3, #0]
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f042 0201 	orr.w	r2, r2, #1
 8005a74:	601a      	str	r2, [r3, #0]
 8005a76:	e000      	b.n	8005a7a <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a78:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005a7a:	2300      	movs	r3, #0
}
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	3710      	adds	r7, #16
 8005a80:	46bd      	mov	sp, r7
 8005a82:	bd80      	pop	{r7, pc}
 8005a84:	40010000 	.word	0x40010000
 8005a88:	40010400 	.word	0x40010400
 8005a8c:	40000400 	.word	0x40000400
 8005a90:	40000800 	.word	0x40000800
 8005a94:	40000c00 	.word	0x40000c00
 8005a98:	40014000 	.word	0x40014000
 8005a9c:	40001800 	.word	0x40001800
 8005aa0:	00010007 	.word	0x00010007

08005aa4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b082      	sub	sp, #8
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d101      	bne.n	8005ab6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	e049      	b.n	8005b4a <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005abc:	b2db      	uxtb	r3, r3
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d106      	bne.n	8005ad0 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005aca:	6878      	ldr	r0, [r7, #4]
 8005acc:	f000 f841 	bl	8005b52 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2202      	movs	r2, #2
 8005ad4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681a      	ldr	r2, [r3, #0]
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	3304      	adds	r3, #4
 8005ae0:	4619      	mov	r1, r3
 8005ae2:	4610      	mov	r0, r2
 8005ae4:	f000 fdb0 	bl	8006648 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2201      	movs	r2, #1
 8005aec:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2201      	movs	r2, #1
 8005af4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2201      	movs	r2, #1
 8005afc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2201      	movs	r2, #1
 8005b04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2201      	movs	r2, #1
 8005b14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2201      	movs	r2, #1
 8005b24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2201      	movs	r2, #1
 8005b34:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2201      	movs	r2, #1
 8005b3c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2201      	movs	r2, #1
 8005b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005b48:	2300      	movs	r3, #0
}
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	3708      	adds	r7, #8
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bd80      	pop	{r7, pc}

08005b52 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005b52:	b480      	push	{r7}
 8005b54:	b083      	sub	sp, #12
 8005b56:	af00      	add	r7, sp, #0
 8005b58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005b5a:	bf00      	nop
 8005b5c:	370c      	adds	r7, #12
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b64:	4770      	bx	lr
	...

08005b68 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b086      	sub	sp, #24
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
 8005b70:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d101      	bne.n	8005b7c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005b78:	2301      	movs	r3, #1
 8005b7a:	e08f      	b.n	8005c9c <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b82:	b2db      	uxtb	r3, r3
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d106      	bne.n	8005b96 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005b90:	6878      	ldr	r0, [r7, #4]
 8005b92:	f7fc faf5 	bl	8002180 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2202      	movs	r2, #2
 8005b9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	6899      	ldr	r1, [r3, #8]
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681a      	ldr	r2, [r3, #0]
 8005ba8:	4b3e      	ldr	r3, [pc, #248]	; (8005ca4 <HAL_TIM_Encoder_Init+0x13c>)
 8005baa:	400b      	ands	r3, r1
 8005bac:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681a      	ldr	r2, [r3, #0]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	3304      	adds	r3, #4
 8005bb6:	4619      	mov	r1, r3
 8005bb8:	4610      	mov	r0, r2
 8005bba:	f000 fd45 	bl	8006648 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	689b      	ldr	r3, [r3, #8]
 8005bc4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	699b      	ldr	r3, [r3, #24]
 8005bcc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	6a1b      	ldr	r3, [r3, #32]
 8005bd4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	697a      	ldr	r2, [r7, #20]
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005be0:	693a      	ldr	r2, [r7, #16]
 8005be2:	4b31      	ldr	r3, [pc, #196]	; (8005ca8 <HAL_TIM_Encoder_Init+0x140>)
 8005be4:	4013      	ands	r3, r2
 8005be6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	689a      	ldr	r2, [r3, #8]
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	699b      	ldr	r3, [r3, #24]
 8005bf0:	021b      	lsls	r3, r3, #8
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	693a      	ldr	r2, [r7, #16]
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005bfa:	693a      	ldr	r2, [r7, #16]
 8005bfc:	4b2b      	ldr	r3, [pc, #172]	; (8005cac <HAL_TIM_Encoder_Init+0x144>)
 8005bfe:	4013      	ands	r3, r2
 8005c00:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005c02:	693a      	ldr	r2, [r7, #16]
 8005c04:	4b2a      	ldr	r3, [pc, #168]	; (8005cb0 <HAL_TIM_Encoder_Init+0x148>)
 8005c06:	4013      	ands	r3, r2
 8005c08:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	68da      	ldr	r2, [r3, #12]
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	69db      	ldr	r3, [r3, #28]
 8005c12:	021b      	lsls	r3, r3, #8
 8005c14:	4313      	orrs	r3, r2
 8005c16:	693a      	ldr	r2, [r7, #16]
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	691b      	ldr	r3, [r3, #16]
 8005c20:	011a      	lsls	r2, r3, #4
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	6a1b      	ldr	r3, [r3, #32]
 8005c26:	031b      	lsls	r3, r3, #12
 8005c28:	4313      	orrs	r3, r2
 8005c2a:	693a      	ldr	r2, [r7, #16]
 8005c2c:	4313      	orrs	r3, r2
 8005c2e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005c36:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005c3e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	685a      	ldr	r2, [r3, #4]
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	695b      	ldr	r3, [r3, #20]
 8005c48:	011b      	lsls	r3, r3, #4
 8005c4a:	4313      	orrs	r3, r2
 8005c4c:	68fa      	ldr	r2, [r7, #12]
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	697a      	ldr	r2, [r7, #20]
 8005c58:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	693a      	ldr	r2, [r7, #16]
 8005c60:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	68fa      	ldr	r2, [r7, #12]
 8005c68:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2201      	movs	r2, #1
 8005c6e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2201      	movs	r2, #1
 8005c76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2201      	movs	r2, #1
 8005c7e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2201      	movs	r2, #1
 8005c86:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2201      	movs	r2, #1
 8005c8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2201      	movs	r2, #1
 8005c96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c9a:	2300      	movs	r3, #0
}
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	3718      	adds	r7, #24
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	bd80      	pop	{r7, pc}
 8005ca4:	fffebff8 	.word	0xfffebff8
 8005ca8:	fffffcfc 	.word	0xfffffcfc
 8005cac:	fffff3f3 	.word	0xfffff3f3
 8005cb0:	ffff0f0f 	.word	0xffff0f0f

08005cb4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	b084      	sub	sp, #16
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
 8005cbc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005cc4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005ccc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005cd4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005cdc:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d110      	bne.n	8005d06 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005ce4:	7bfb      	ldrb	r3, [r7, #15]
 8005ce6:	2b01      	cmp	r3, #1
 8005ce8:	d102      	bne.n	8005cf0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005cea:	7b7b      	ldrb	r3, [r7, #13]
 8005cec:	2b01      	cmp	r3, #1
 8005cee:	d001      	beq.n	8005cf4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005cf0:	2301      	movs	r3, #1
 8005cf2:	e069      	b.n	8005dc8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2202      	movs	r2, #2
 8005cf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2202      	movs	r2, #2
 8005d00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005d04:	e031      	b.n	8005d6a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	2b04      	cmp	r3, #4
 8005d0a:	d110      	bne.n	8005d2e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d0c:	7bbb      	ldrb	r3, [r7, #14]
 8005d0e:	2b01      	cmp	r3, #1
 8005d10:	d102      	bne.n	8005d18 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005d12:	7b3b      	ldrb	r3, [r7, #12]
 8005d14:	2b01      	cmp	r3, #1
 8005d16:	d001      	beq.n	8005d1c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005d18:	2301      	movs	r3, #1
 8005d1a:	e055      	b.n	8005dc8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2202      	movs	r2, #2
 8005d20:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2202      	movs	r2, #2
 8005d28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005d2c:	e01d      	b.n	8005d6a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d2e:	7bfb      	ldrb	r3, [r7, #15]
 8005d30:	2b01      	cmp	r3, #1
 8005d32:	d108      	bne.n	8005d46 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d34:	7bbb      	ldrb	r3, [r7, #14]
 8005d36:	2b01      	cmp	r3, #1
 8005d38:	d105      	bne.n	8005d46 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d3a:	7b7b      	ldrb	r3, [r7, #13]
 8005d3c:	2b01      	cmp	r3, #1
 8005d3e:	d102      	bne.n	8005d46 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005d40:	7b3b      	ldrb	r3, [r7, #12]
 8005d42:	2b01      	cmp	r3, #1
 8005d44:	d001      	beq.n	8005d4a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005d46:	2301      	movs	r3, #1
 8005d48:	e03e      	b.n	8005dc8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2202      	movs	r2, #2
 8005d4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2202      	movs	r2, #2
 8005d56:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2202      	movs	r2, #2
 8005d5e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2202      	movs	r2, #2
 8005d66:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d003      	beq.n	8005d78 <HAL_TIM_Encoder_Start+0xc4>
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	2b04      	cmp	r3, #4
 8005d74:	d008      	beq.n	8005d88 <HAL_TIM_Encoder_Start+0xd4>
 8005d76:	e00f      	b.n	8005d98 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	2201      	movs	r2, #1
 8005d7e:	2100      	movs	r1, #0
 8005d80:	4618      	mov	r0, r3
 8005d82:	f001 f923 	bl	8006fcc <TIM_CCxChannelCmd>
      break;
 8005d86:	e016      	b.n	8005db6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	2201      	movs	r2, #1
 8005d8e:	2104      	movs	r1, #4
 8005d90:	4618      	mov	r0, r3
 8005d92:	f001 f91b 	bl	8006fcc <TIM_CCxChannelCmd>
      break;
 8005d96:	e00e      	b.n	8005db6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	2201      	movs	r2, #1
 8005d9e:	2100      	movs	r1, #0
 8005da0:	4618      	mov	r0, r3
 8005da2:	f001 f913 	bl	8006fcc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	2201      	movs	r2, #1
 8005dac:	2104      	movs	r1, #4
 8005dae:	4618      	mov	r0, r3
 8005db0:	f001 f90c 	bl	8006fcc <TIM_CCxChannelCmd>
      break;
 8005db4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	681a      	ldr	r2, [r3, #0]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f042 0201 	orr.w	r2, r2, #1
 8005dc4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005dc6:	2300      	movs	r3, #0
}
 8005dc8:	4618      	mov	r0, r3
 8005dca:	3710      	adds	r7, #16
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd80      	pop	{r7, pc}

08005dd0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b082      	sub	sp, #8
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	691b      	ldr	r3, [r3, #16]
 8005dde:	f003 0302 	and.w	r3, r3, #2
 8005de2:	2b02      	cmp	r3, #2
 8005de4:	d122      	bne.n	8005e2c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	68db      	ldr	r3, [r3, #12]
 8005dec:	f003 0302 	and.w	r3, r3, #2
 8005df0:	2b02      	cmp	r3, #2
 8005df2:	d11b      	bne.n	8005e2c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f06f 0202 	mvn.w	r2, #2
 8005dfc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2201      	movs	r2, #1
 8005e02:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	699b      	ldr	r3, [r3, #24]
 8005e0a:	f003 0303 	and.w	r3, r3, #3
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d003      	beq.n	8005e1a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f000 fbfa 	bl	800660c <HAL_TIM_IC_CaptureCallback>
 8005e18:	e005      	b.n	8005e26 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f000 fbec 	bl	80065f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e20:	6878      	ldr	r0, [r7, #4]
 8005e22:	f000 fbfd 	bl	8006620 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	691b      	ldr	r3, [r3, #16]
 8005e32:	f003 0304 	and.w	r3, r3, #4
 8005e36:	2b04      	cmp	r3, #4
 8005e38:	d122      	bne.n	8005e80 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	68db      	ldr	r3, [r3, #12]
 8005e40:	f003 0304 	and.w	r3, r3, #4
 8005e44:	2b04      	cmp	r3, #4
 8005e46:	d11b      	bne.n	8005e80 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f06f 0204 	mvn.w	r2, #4
 8005e50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2202      	movs	r2, #2
 8005e56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	699b      	ldr	r3, [r3, #24]
 8005e5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d003      	beq.n	8005e6e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e66:	6878      	ldr	r0, [r7, #4]
 8005e68:	f000 fbd0 	bl	800660c <HAL_TIM_IC_CaptureCallback>
 8005e6c:	e005      	b.n	8005e7a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f000 fbc2 	bl	80065f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e74:	6878      	ldr	r0, [r7, #4]
 8005e76:	f000 fbd3 	bl	8006620 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	691b      	ldr	r3, [r3, #16]
 8005e86:	f003 0308 	and.w	r3, r3, #8
 8005e8a:	2b08      	cmp	r3, #8
 8005e8c:	d122      	bne.n	8005ed4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	68db      	ldr	r3, [r3, #12]
 8005e94:	f003 0308 	and.w	r3, r3, #8
 8005e98:	2b08      	cmp	r3, #8
 8005e9a:	d11b      	bne.n	8005ed4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f06f 0208 	mvn.w	r2, #8
 8005ea4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2204      	movs	r2, #4
 8005eaa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	69db      	ldr	r3, [r3, #28]
 8005eb2:	f003 0303 	and.w	r3, r3, #3
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d003      	beq.n	8005ec2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005eba:	6878      	ldr	r0, [r7, #4]
 8005ebc:	f000 fba6 	bl	800660c <HAL_TIM_IC_CaptureCallback>
 8005ec0:	e005      	b.n	8005ece <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ec2:	6878      	ldr	r0, [r7, #4]
 8005ec4:	f000 fb98 	bl	80065f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ec8:	6878      	ldr	r0, [r7, #4]
 8005eca:	f000 fba9 	bl	8006620 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	691b      	ldr	r3, [r3, #16]
 8005eda:	f003 0310 	and.w	r3, r3, #16
 8005ede:	2b10      	cmp	r3, #16
 8005ee0:	d122      	bne.n	8005f28 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	68db      	ldr	r3, [r3, #12]
 8005ee8:	f003 0310 	and.w	r3, r3, #16
 8005eec:	2b10      	cmp	r3, #16
 8005eee:	d11b      	bne.n	8005f28 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f06f 0210 	mvn.w	r2, #16
 8005ef8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2208      	movs	r2, #8
 8005efe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	69db      	ldr	r3, [r3, #28]
 8005f06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d003      	beq.n	8005f16 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f0e:	6878      	ldr	r0, [r7, #4]
 8005f10:	f000 fb7c 	bl	800660c <HAL_TIM_IC_CaptureCallback>
 8005f14:	e005      	b.n	8005f22 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	f000 fb6e 	bl	80065f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f1c:	6878      	ldr	r0, [r7, #4]
 8005f1e:	f000 fb7f 	bl	8006620 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2200      	movs	r2, #0
 8005f26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	691b      	ldr	r3, [r3, #16]
 8005f2e:	f003 0301 	and.w	r3, r3, #1
 8005f32:	2b01      	cmp	r3, #1
 8005f34:	d10e      	bne.n	8005f54 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	68db      	ldr	r3, [r3, #12]
 8005f3c:	f003 0301 	and.w	r3, r3, #1
 8005f40:	2b01      	cmp	r3, #1
 8005f42:	d107      	bne.n	8005f54 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f06f 0201 	mvn.w	r2, #1
 8005f4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f4e:	6878      	ldr	r0, [r7, #4]
 8005f50:	f7fa fbea 	bl	8000728 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	691b      	ldr	r3, [r3, #16]
 8005f5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f5e:	2b80      	cmp	r3, #128	; 0x80
 8005f60:	d10e      	bne.n	8005f80 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	68db      	ldr	r3, [r3, #12]
 8005f68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f6c:	2b80      	cmp	r3, #128	; 0x80
 8005f6e:	d107      	bne.n	8005f80 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005f78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005f7a:	6878      	ldr	r0, [r7, #4]
 8005f7c:	f001 f962 	bl	8007244 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	691b      	ldr	r3, [r3, #16]
 8005f86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f8e:	d10e      	bne.n	8005fae <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	68db      	ldr	r3, [r3, #12]
 8005f96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f9a:	2b80      	cmp	r3, #128	; 0x80
 8005f9c:	d107      	bne.n	8005fae <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005fa6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005fa8:	6878      	ldr	r0, [r7, #4]
 8005faa:	f001 f955 	bl	8007258 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	691b      	ldr	r3, [r3, #16]
 8005fb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fb8:	2b40      	cmp	r3, #64	; 0x40
 8005fba:	d10e      	bne.n	8005fda <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	68db      	ldr	r3, [r3, #12]
 8005fc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fc6:	2b40      	cmp	r3, #64	; 0x40
 8005fc8:	d107      	bne.n	8005fda <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005fd2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005fd4:	6878      	ldr	r0, [r7, #4]
 8005fd6:	f000 fb2d 	bl	8006634 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	691b      	ldr	r3, [r3, #16]
 8005fe0:	f003 0320 	and.w	r3, r3, #32
 8005fe4:	2b20      	cmp	r3, #32
 8005fe6:	d10e      	bne.n	8006006 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	68db      	ldr	r3, [r3, #12]
 8005fee:	f003 0320 	and.w	r3, r3, #32
 8005ff2:	2b20      	cmp	r3, #32
 8005ff4:	d107      	bne.n	8006006 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f06f 0220 	mvn.w	r2, #32
 8005ffe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006000:	6878      	ldr	r0, [r7, #4]
 8006002:	f001 f915 	bl	8007230 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006006:	bf00      	nop
 8006008:	3708      	adds	r7, #8
 800600a:	46bd      	mov	sp, r7
 800600c:	bd80      	pop	{r7, pc}
	...

08006010 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b086      	sub	sp, #24
 8006014:	af00      	add	r7, sp, #0
 8006016:	60f8      	str	r0, [r7, #12]
 8006018:	60b9      	str	r1, [r7, #8]
 800601a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800601c:	2300      	movs	r3, #0
 800601e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006026:	2b01      	cmp	r3, #1
 8006028:	d101      	bne.n	800602e <HAL_TIM_OC_ConfigChannel+0x1e>
 800602a:	2302      	movs	r3, #2
 800602c:	e066      	b.n	80060fc <HAL_TIM_OC_ConfigChannel+0xec>
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	2201      	movs	r2, #1
 8006032:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2b14      	cmp	r3, #20
 800603a:	d857      	bhi.n	80060ec <HAL_TIM_OC_ConfigChannel+0xdc>
 800603c:	a201      	add	r2, pc, #4	; (adr r2, 8006044 <HAL_TIM_OC_ConfigChannel+0x34>)
 800603e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006042:	bf00      	nop
 8006044:	08006099 	.word	0x08006099
 8006048:	080060ed 	.word	0x080060ed
 800604c:	080060ed 	.word	0x080060ed
 8006050:	080060ed 	.word	0x080060ed
 8006054:	080060a7 	.word	0x080060a7
 8006058:	080060ed 	.word	0x080060ed
 800605c:	080060ed 	.word	0x080060ed
 8006060:	080060ed 	.word	0x080060ed
 8006064:	080060b5 	.word	0x080060b5
 8006068:	080060ed 	.word	0x080060ed
 800606c:	080060ed 	.word	0x080060ed
 8006070:	080060ed 	.word	0x080060ed
 8006074:	080060c3 	.word	0x080060c3
 8006078:	080060ed 	.word	0x080060ed
 800607c:	080060ed 	.word	0x080060ed
 8006080:	080060ed 	.word	0x080060ed
 8006084:	080060d1 	.word	0x080060d1
 8006088:	080060ed 	.word	0x080060ed
 800608c:	080060ed 	.word	0x080060ed
 8006090:	080060ed 	.word	0x080060ed
 8006094:	080060df 	.word	0x080060df
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	68b9      	ldr	r1, [r7, #8]
 800609e:	4618      	mov	r0, r3
 80060a0:	f000 fb72 	bl	8006788 <TIM_OC1_SetConfig>
      break;
 80060a4:	e025      	b.n	80060f2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	68b9      	ldr	r1, [r7, #8]
 80060ac:	4618      	mov	r0, r3
 80060ae:	f000 fbdd 	bl	800686c <TIM_OC2_SetConfig>
      break;
 80060b2:	e01e      	b.n	80060f2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	68b9      	ldr	r1, [r7, #8]
 80060ba:	4618      	mov	r0, r3
 80060bc:	f000 fc4e 	bl	800695c <TIM_OC3_SetConfig>
      break;
 80060c0:	e017      	b.n	80060f2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	68b9      	ldr	r1, [r7, #8]
 80060c8:	4618      	mov	r0, r3
 80060ca:	f000 fcbd 	bl	8006a48 <TIM_OC4_SetConfig>
      break;
 80060ce:	e010      	b.n	80060f2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	68b9      	ldr	r1, [r7, #8]
 80060d6:	4618      	mov	r0, r3
 80060d8:	f000 fd0e 	bl	8006af8 <TIM_OC5_SetConfig>
      break;
 80060dc:	e009      	b.n	80060f2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	68b9      	ldr	r1, [r7, #8]
 80060e4:	4618      	mov	r0, r3
 80060e6:	f000 fd59 	bl	8006b9c <TIM_OC6_SetConfig>
      break;
 80060ea:	e002      	b.n	80060f2 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 80060ec:	2301      	movs	r3, #1
 80060ee:	75fb      	strb	r3, [r7, #23]
      break;
 80060f0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	2200      	movs	r2, #0
 80060f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80060fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80060fc:	4618      	mov	r0, r3
 80060fe:	3718      	adds	r7, #24
 8006100:	46bd      	mov	sp, r7
 8006102:	bd80      	pop	{r7, pc}

08006104 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b086      	sub	sp, #24
 8006108:	af00      	add	r7, sp, #0
 800610a:	60f8      	str	r0, [r7, #12]
 800610c:	60b9      	str	r1, [r7, #8]
 800610e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006110:	2300      	movs	r3, #0
 8006112:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800611a:	2b01      	cmp	r3, #1
 800611c:	d101      	bne.n	8006122 <HAL_TIM_IC_ConfigChannel+0x1e>
 800611e:	2302      	movs	r3, #2
 8006120:	e088      	b.n	8006234 <HAL_TIM_IC_ConfigChannel+0x130>
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	2201      	movs	r2, #1
 8006126:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d11b      	bne.n	8006168 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	6818      	ldr	r0, [r3, #0]
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	6819      	ldr	r1, [r3, #0]
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	685a      	ldr	r2, [r3, #4]
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	68db      	ldr	r3, [r3, #12]
 8006140:	f000 fd80 	bl	8006c44 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	699a      	ldr	r2, [r3, #24]
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f022 020c 	bic.w	r2, r2, #12
 8006152:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	6999      	ldr	r1, [r3, #24]
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	689a      	ldr	r2, [r3, #8]
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	430a      	orrs	r2, r1
 8006164:	619a      	str	r2, [r3, #24]
 8006166:	e060      	b.n	800622a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2b04      	cmp	r3, #4
 800616c:	d11c      	bne.n	80061a8 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	6818      	ldr	r0, [r3, #0]
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	6819      	ldr	r1, [r3, #0]
 8006176:	68bb      	ldr	r3, [r7, #8]
 8006178:	685a      	ldr	r2, [r3, #4]
 800617a:	68bb      	ldr	r3, [r7, #8]
 800617c:	68db      	ldr	r3, [r3, #12]
 800617e:	f000 fe04 	bl	8006d8a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	699a      	ldr	r2, [r3, #24]
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006190:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	6999      	ldr	r1, [r3, #24]
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	689b      	ldr	r3, [r3, #8]
 800619c:	021a      	lsls	r2, r3, #8
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	430a      	orrs	r2, r1
 80061a4:	619a      	str	r2, [r3, #24]
 80061a6:	e040      	b.n	800622a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2b08      	cmp	r3, #8
 80061ac:	d11b      	bne.n	80061e6 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	6818      	ldr	r0, [r3, #0]
 80061b2:	68bb      	ldr	r3, [r7, #8]
 80061b4:	6819      	ldr	r1, [r3, #0]
 80061b6:	68bb      	ldr	r3, [r7, #8]
 80061b8:	685a      	ldr	r2, [r3, #4]
 80061ba:	68bb      	ldr	r3, [r7, #8]
 80061bc:	68db      	ldr	r3, [r3, #12]
 80061be:	f000 fe51 	bl	8006e64 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	69da      	ldr	r2, [r3, #28]
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f022 020c 	bic.w	r2, r2, #12
 80061d0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	69d9      	ldr	r1, [r3, #28]
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	689a      	ldr	r2, [r3, #8]
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	430a      	orrs	r2, r1
 80061e2:	61da      	str	r2, [r3, #28]
 80061e4:	e021      	b.n	800622a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2b0c      	cmp	r3, #12
 80061ea:	d11c      	bne.n	8006226 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	6818      	ldr	r0, [r3, #0]
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	6819      	ldr	r1, [r3, #0]
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	685a      	ldr	r2, [r3, #4]
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	68db      	ldr	r3, [r3, #12]
 80061fc:	f000 fe6e 	bl	8006edc <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	69da      	ldr	r2, [r3, #28]
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800620e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	69d9      	ldr	r1, [r3, #28]
 8006216:	68bb      	ldr	r3, [r7, #8]
 8006218:	689b      	ldr	r3, [r3, #8]
 800621a:	021a      	lsls	r2, r3, #8
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	430a      	orrs	r2, r1
 8006222:	61da      	str	r2, [r3, #28]
 8006224:	e001      	b.n	800622a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006226:	2301      	movs	r3, #1
 8006228:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	2200      	movs	r2, #0
 800622e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006232:	7dfb      	ldrb	r3, [r7, #23]
}
 8006234:	4618      	mov	r0, r3
 8006236:	3718      	adds	r7, #24
 8006238:	46bd      	mov	sp, r7
 800623a:	bd80      	pop	{r7, pc}

0800623c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b086      	sub	sp, #24
 8006240:	af00      	add	r7, sp, #0
 8006242:	60f8      	str	r0, [r7, #12]
 8006244:	60b9      	str	r1, [r7, #8]
 8006246:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006248:	2300      	movs	r3, #0
 800624a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006252:	2b01      	cmp	r3, #1
 8006254:	d101      	bne.n	800625a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006256:	2302      	movs	r3, #2
 8006258:	e0ff      	b.n	800645a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	2201      	movs	r2, #1
 800625e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2b14      	cmp	r3, #20
 8006266:	f200 80f0 	bhi.w	800644a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800626a:	a201      	add	r2, pc, #4	; (adr r2, 8006270 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800626c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006270:	080062c5 	.word	0x080062c5
 8006274:	0800644b 	.word	0x0800644b
 8006278:	0800644b 	.word	0x0800644b
 800627c:	0800644b 	.word	0x0800644b
 8006280:	08006305 	.word	0x08006305
 8006284:	0800644b 	.word	0x0800644b
 8006288:	0800644b 	.word	0x0800644b
 800628c:	0800644b 	.word	0x0800644b
 8006290:	08006347 	.word	0x08006347
 8006294:	0800644b 	.word	0x0800644b
 8006298:	0800644b 	.word	0x0800644b
 800629c:	0800644b 	.word	0x0800644b
 80062a0:	08006387 	.word	0x08006387
 80062a4:	0800644b 	.word	0x0800644b
 80062a8:	0800644b 	.word	0x0800644b
 80062ac:	0800644b 	.word	0x0800644b
 80062b0:	080063c9 	.word	0x080063c9
 80062b4:	0800644b 	.word	0x0800644b
 80062b8:	0800644b 	.word	0x0800644b
 80062bc:	0800644b 	.word	0x0800644b
 80062c0:	08006409 	.word	0x08006409
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	68b9      	ldr	r1, [r7, #8]
 80062ca:	4618      	mov	r0, r3
 80062cc:	f000 fa5c 	bl	8006788 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	699a      	ldr	r2, [r3, #24]
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f042 0208 	orr.w	r2, r2, #8
 80062de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	699a      	ldr	r2, [r3, #24]
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f022 0204 	bic.w	r2, r2, #4
 80062ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	6999      	ldr	r1, [r3, #24]
 80062f6:	68bb      	ldr	r3, [r7, #8]
 80062f8:	691a      	ldr	r2, [r3, #16]
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	430a      	orrs	r2, r1
 8006300:	619a      	str	r2, [r3, #24]
      break;
 8006302:	e0a5      	b.n	8006450 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	68b9      	ldr	r1, [r7, #8]
 800630a:	4618      	mov	r0, r3
 800630c:	f000 faae 	bl	800686c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	699a      	ldr	r2, [r3, #24]
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800631e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	699a      	ldr	r2, [r3, #24]
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800632e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	6999      	ldr	r1, [r3, #24]
 8006336:	68bb      	ldr	r3, [r7, #8]
 8006338:	691b      	ldr	r3, [r3, #16]
 800633a:	021a      	lsls	r2, r3, #8
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	430a      	orrs	r2, r1
 8006342:	619a      	str	r2, [r3, #24]
      break;
 8006344:	e084      	b.n	8006450 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	68b9      	ldr	r1, [r7, #8]
 800634c:	4618      	mov	r0, r3
 800634e:	f000 fb05 	bl	800695c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	69da      	ldr	r2, [r3, #28]
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f042 0208 	orr.w	r2, r2, #8
 8006360:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	69da      	ldr	r2, [r3, #28]
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f022 0204 	bic.w	r2, r2, #4
 8006370:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	69d9      	ldr	r1, [r3, #28]
 8006378:	68bb      	ldr	r3, [r7, #8]
 800637a:	691a      	ldr	r2, [r3, #16]
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	430a      	orrs	r2, r1
 8006382:	61da      	str	r2, [r3, #28]
      break;
 8006384:	e064      	b.n	8006450 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	68b9      	ldr	r1, [r7, #8]
 800638c:	4618      	mov	r0, r3
 800638e:	f000 fb5b 	bl	8006a48 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	69da      	ldr	r2, [r3, #28]
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80063a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	69da      	ldr	r2, [r3, #28]
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80063b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	69d9      	ldr	r1, [r3, #28]
 80063b8:	68bb      	ldr	r3, [r7, #8]
 80063ba:	691b      	ldr	r3, [r3, #16]
 80063bc:	021a      	lsls	r2, r3, #8
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	430a      	orrs	r2, r1
 80063c4:	61da      	str	r2, [r3, #28]
      break;
 80063c6:	e043      	b.n	8006450 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	68b9      	ldr	r1, [r7, #8]
 80063ce:	4618      	mov	r0, r3
 80063d0:	f000 fb92 	bl	8006af8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f042 0208 	orr.w	r2, r2, #8
 80063e2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f022 0204 	bic.w	r2, r2, #4
 80063f2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	691a      	ldr	r2, [r3, #16]
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	430a      	orrs	r2, r1
 8006404:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006406:	e023      	b.n	8006450 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	68b9      	ldr	r1, [r7, #8]
 800640e:	4618      	mov	r0, r3
 8006410:	f000 fbc4 	bl	8006b9c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006422:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006432:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800643a:	68bb      	ldr	r3, [r7, #8]
 800643c:	691b      	ldr	r3, [r3, #16]
 800643e:	021a      	lsls	r2, r3, #8
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	430a      	orrs	r2, r1
 8006446:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006448:	e002      	b.n	8006450 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800644a:	2301      	movs	r3, #1
 800644c:	75fb      	strb	r3, [r7, #23]
      break;
 800644e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	2200      	movs	r2, #0
 8006454:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006458:	7dfb      	ldrb	r3, [r7, #23]
}
 800645a:	4618      	mov	r0, r3
 800645c:	3718      	adds	r7, #24
 800645e:	46bd      	mov	sp, r7
 8006460:	bd80      	pop	{r7, pc}
 8006462:	bf00      	nop

08006464 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b084      	sub	sp, #16
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
 800646c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800646e:	2300      	movs	r3, #0
 8006470:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006478:	2b01      	cmp	r3, #1
 800647a:	d101      	bne.n	8006480 <HAL_TIM_ConfigClockSource+0x1c>
 800647c:	2302      	movs	r3, #2
 800647e:	e0b4      	b.n	80065ea <HAL_TIM_ConfigClockSource+0x186>
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2201      	movs	r2, #1
 8006484:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2202      	movs	r2, #2
 800648c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	689b      	ldr	r3, [r3, #8]
 8006496:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006498:	68ba      	ldr	r2, [r7, #8]
 800649a:	4b56      	ldr	r3, [pc, #344]	; (80065f4 <HAL_TIM_ConfigClockSource+0x190>)
 800649c:	4013      	ands	r3, r2
 800649e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80064a0:	68bb      	ldr	r3, [r7, #8]
 80064a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80064a6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	68ba      	ldr	r2, [r7, #8]
 80064ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80064b8:	d03e      	beq.n	8006538 <HAL_TIM_ConfigClockSource+0xd4>
 80064ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80064be:	f200 8087 	bhi.w	80065d0 <HAL_TIM_ConfigClockSource+0x16c>
 80064c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064c6:	f000 8086 	beq.w	80065d6 <HAL_TIM_ConfigClockSource+0x172>
 80064ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064ce:	d87f      	bhi.n	80065d0 <HAL_TIM_ConfigClockSource+0x16c>
 80064d0:	2b70      	cmp	r3, #112	; 0x70
 80064d2:	d01a      	beq.n	800650a <HAL_TIM_ConfigClockSource+0xa6>
 80064d4:	2b70      	cmp	r3, #112	; 0x70
 80064d6:	d87b      	bhi.n	80065d0 <HAL_TIM_ConfigClockSource+0x16c>
 80064d8:	2b60      	cmp	r3, #96	; 0x60
 80064da:	d050      	beq.n	800657e <HAL_TIM_ConfigClockSource+0x11a>
 80064dc:	2b60      	cmp	r3, #96	; 0x60
 80064de:	d877      	bhi.n	80065d0 <HAL_TIM_ConfigClockSource+0x16c>
 80064e0:	2b50      	cmp	r3, #80	; 0x50
 80064e2:	d03c      	beq.n	800655e <HAL_TIM_ConfigClockSource+0xfa>
 80064e4:	2b50      	cmp	r3, #80	; 0x50
 80064e6:	d873      	bhi.n	80065d0 <HAL_TIM_ConfigClockSource+0x16c>
 80064e8:	2b40      	cmp	r3, #64	; 0x40
 80064ea:	d058      	beq.n	800659e <HAL_TIM_ConfigClockSource+0x13a>
 80064ec:	2b40      	cmp	r3, #64	; 0x40
 80064ee:	d86f      	bhi.n	80065d0 <HAL_TIM_ConfigClockSource+0x16c>
 80064f0:	2b30      	cmp	r3, #48	; 0x30
 80064f2:	d064      	beq.n	80065be <HAL_TIM_ConfigClockSource+0x15a>
 80064f4:	2b30      	cmp	r3, #48	; 0x30
 80064f6:	d86b      	bhi.n	80065d0 <HAL_TIM_ConfigClockSource+0x16c>
 80064f8:	2b20      	cmp	r3, #32
 80064fa:	d060      	beq.n	80065be <HAL_TIM_ConfigClockSource+0x15a>
 80064fc:	2b20      	cmp	r3, #32
 80064fe:	d867      	bhi.n	80065d0 <HAL_TIM_ConfigClockSource+0x16c>
 8006500:	2b00      	cmp	r3, #0
 8006502:	d05c      	beq.n	80065be <HAL_TIM_ConfigClockSource+0x15a>
 8006504:	2b10      	cmp	r3, #16
 8006506:	d05a      	beq.n	80065be <HAL_TIM_ConfigClockSource+0x15a>
 8006508:	e062      	b.n	80065d0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6818      	ldr	r0, [r3, #0]
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	6899      	ldr	r1, [r3, #8]
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	685a      	ldr	r2, [r3, #4]
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	68db      	ldr	r3, [r3, #12]
 800651a:	f000 fd37 	bl	8006f8c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	689b      	ldr	r3, [r3, #8]
 8006524:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006526:	68bb      	ldr	r3, [r7, #8]
 8006528:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800652c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	68ba      	ldr	r2, [r7, #8]
 8006534:	609a      	str	r2, [r3, #8]
      break;
 8006536:	e04f      	b.n	80065d8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6818      	ldr	r0, [r3, #0]
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	6899      	ldr	r1, [r3, #8]
 8006540:	683b      	ldr	r3, [r7, #0]
 8006542:	685a      	ldr	r2, [r3, #4]
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	68db      	ldr	r3, [r3, #12]
 8006548:	f000 fd20 	bl	8006f8c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	689a      	ldr	r2, [r3, #8]
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800655a:	609a      	str	r2, [r3, #8]
      break;
 800655c:	e03c      	b.n	80065d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6818      	ldr	r0, [r3, #0]
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	6859      	ldr	r1, [r3, #4]
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	68db      	ldr	r3, [r3, #12]
 800656a:	461a      	mov	r2, r3
 800656c:	f000 fbde 	bl	8006d2c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	2150      	movs	r1, #80	; 0x50
 8006576:	4618      	mov	r0, r3
 8006578:	f000 fced 	bl	8006f56 <TIM_ITRx_SetConfig>
      break;
 800657c:	e02c      	b.n	80065d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6818      	ldr	r0, [r3, #0]
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	6859      	ldr	r1, [r3, #4]
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	68db      	ldr	r3, [r3, #12]
 800658a:	461a      	mov	r2, r3
 800658c:	f000 fc3a 	bl	8006e04 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	2160      	movs	r1, #96	; 0x60
 8006596:	4618      	mov	r0, r3
 8006598:	f000 fcdd 	bl	8006f56 <TIM_ITRx_SetConfig>
      break;
 800659c:	e01c      	b.n	80065d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6818      	ldr	r0, [r3, #0]
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	6859      	ldr	r1, [r3, #4]
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	68db      	ldr	r3, [r3, #12]
 80065aa:	461a      	mov	r2, r3
 80065ac:	f000 fbbe 	bl	8006d2c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	2140      	movs	r1, #64	; 0x40
 80065b6:	4618      	mov	r0, r3
 80065b8:	f000 fccd 	bl	8006f56 <TIM_ITRx_SetConfig>
      break;
 80065bc:	e00c      	b.n	80065d8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681a      	ldr	r2, [r3, #0]
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	4619      	mov	r1, r3
 80065c8:	4610      	mov	r0, r2
 80065ca:	f000 fcc4 	bl	8006f56 <TIM_ITRx_SetConfig>
      break;
 80065ce:	e003      	b.n	80065d8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80065d0:	2301      	movs	r3, #1
 80065d2:	73fb      	strb	r3, [r7, #15]
      break;
 80065d4:	e000      	b.n	80065d8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80065d6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2201      	movs	r2, #1
 80065dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2200      	movs	r2, #0
 80065e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80065e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	3710      	adds	r7, #16
 80065ee:	46bd      	mov	sp, r7
 80065f0:	bd80      	pop	{r7, pc}
 80065f2:	bf00      	nop
 80065f4:	fffeff88 	.word	0xfffeff88

080065f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80065f8:	b480      	push	{r7}
 80065fa:	b083      	sub	sp, #12
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006600:	bf00      	nop
 8006602:	370c      	adds	r7, #12
 8006604:	46bd      	mov	sp, r7
 8006606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660a:	4770      	bx	lr

0800660c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800660c:	b480      	push	{r7}
 800660e:	b083      	sub	sp, #12
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006614:	bf00      	nop
 8006616:	370c      	adds	r7, #12
 8006618:	46bd      	mov	sp, r7
 800661a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661e:	4770      	bx	lr

08006620 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006620:	b480      	push	{r7}
 8006622:	b083      	sub	sp, #12
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006628:	bf00      	nop
 800662a:	370c      	adds	r7, #12
 800662c:	46bd      	mov	sp, r7
 800662e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006632:	4770      	bx	lr

08006634 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006634:	b480      	push	{r7}
 8006636:	b083      	sub	sp, #12
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800663c:	bf00      	nop
 800663e:	370c      	adds	r7, #12
 8006640:	46bd      	mov	sp, r7
 8006642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006646:	4770      	bx	lr

08006648 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006648:	b480      	push	{r7}
 800664a:	b085      	sub	sp, #20
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
 8006650:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	4a40      	ldr	r2, [pc, #256]	; (800675c <TIM_Base_SetConfig+0x114>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d013      	beq.n	8006688 <TIM_Base_SetConfig+0x40>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006666:	d00f      	beq.n	8006688 <TIM_Base_SetConfig+0x40>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	4a3d      	ldr	r2, [pc, #244]	; (8006760 <TIM_Base_SetConfig+0x118>)
 800666c:	4293      	cmp	r3, r2
 800666e:	d00b      	beq.n	8006688 <TIM_Base_SetConfig+0x40>
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	4a3c      	ldr	r2, [pc, #240]	; (8006764 <TIM_Base_SetConfig+0x11c>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d007      	beq.n	8006688 <TIM_Base_SetConfig+0x40>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	4a3b      	ldr	r2, [pc, #236]	; (8006768 <TIM_Base_SetConfig+0x120>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d003      	beq.n	8006688 <TIM_Base_SetConfig+0x40>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	4a3a      	ldr	r2, [pc, #232]	; (800676c <TIM_Base_SetConfig+0x124>)
 8006684:	4293      	cmp	r3, r2
 8006686:	d108      	bne.n	800669a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800668e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	685b      	ldr	r3, [r3, #4]
 8006694:	68fa      	ldr	r2, [r7, #12]
 8006696:	4313      	orrs	r3, r2
 8006698:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	4a2f      	ldr	r2, [pc, #188]	; (800675c <TIM_Base_SetConfig+0x114>)
 800669e:	4293      	cmp	r3, r2
 80066a0:	d02b      	beq.n	80066fa <TIM_Base_SetConfig+0xb2>
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066a8:	d027      	beq.n	80066fa <TIM_Base_SetConfig+0xb2>
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	4a2c      	ldr	r2, [pc, #176]	; (8006760 <TIM_Base_SetConfig+0x118>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d023      	beq.n	80066fa <TIM_Base_SetConfig+0xb2>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	4a2b      	ldr	r2, [pc, #172]	; (8006764 <TIM_Base_SetConfig+0x11c>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d01f      	beq.n	80066fa <TIM_Base_SetConfig+0xb2>
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	4a2a      	ldr	r2, [pc, #168]	; (8006768 <TIM_Base_SetConfig+0x120>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d01b      	beq.n	80066fa <TIM_Base_SetConfig+0xb2>
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	4a29      	ldr	r2, [pc, #164]	; (800676c <TIM_Base_SetConfig+0x124>)
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d017      	beq.n	80066fa <TIM_Base_SetConfig+0xb2>
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	4a28      	ldr	r2, [pc, #160]	; (8006770 <TIM_Base_SetConfig+0x128>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d013      	beq.n	80066fa <TIM_Base_SetConfig+0xb2>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	4a27      	ldr	r2, [pc, #156]	; (8006774 <TIM_Base_SetConfig+0x12c>)
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d00f      	beq.n	80066fa <TIM_Base_SetConfig+0xb2>
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	4a26      	ldr	r2, [pc, #152]	; (8006778 <TIM_Base_SetConfig+0x130>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d00b      	beq.n	80066fa <TIM_Base_SetConfig+0xb2>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	4a25      	ldr	r2, [pc, #148]	; (800677c <TIM_Base_SetConfig+0x134>)
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d007      	beq.n	80066fa <TIM_Base_SetConfig+0xb2>
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	4a24      	ldr	r2, [pc, #144]	; (8006780 <TIM_Base_SetConfig+0x138>)
 80066ee:	4293      	cmp	r3, r2
 80066f0:	d003      	beq.n	80066fa <TIM_Base_SetConfig+0xb2>
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	4a23      	ldr	r2, [pc, #140]	; (8006784 <TIM_Base_SetConfig+0x13c>)
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d108      	bne.n	800670c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006700:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	68db      	ldr	r3, [r3, #12]
 8006706:	68fa      	ldr	r2, [r7, #12]
 8006708:	4313      	orrs	r3, r2
 800670a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	695b      	ldr	r3, [r3, #20]
 8006716:	4313      	orrs	r3, r2
 8006718:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	68fa      	ldr	r2, [r7, #12]
 800671e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	689a      	ldr	r2, [r3, #8]
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	681a      	ldr	r2, [r3, #0]
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	4a0a      	ldr	r2, [pc, #40]	; (800675c <TIM_Base_SetConfig+0x114>)
 8006734:	4293      	cmp	r3, r2
 8006736:	d003      	beq.n	8006740 <TIM_Base_SetConfig+0xf8>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	4a0c      	ldr	r2, [pc, #48]	; (800676c <TIM_Base_SetConfig+0x124>)
 800673c:	4293      	cmp	r3, r2
 800673e:	d103      	bne.n	8006748 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	691a      	ldr	r2, [r3, #16]
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2201      	movs	r2, #1
 800674c:	615a      	str	r2, [r3, #20]
}
 800674e:	bf00      	nop
 8006750:	3714      	adds	r7, #20
 8006752:	46bd      	mov	sp, r7
 8006754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006758:	4770      	bx	lr
 800675a:	bf00      	nop
 800675c:	40010000 	.word	0x40010000
 8006760:	40000400 	.word	0x40000400
 8006764:	40000800 	.word	0x40000800
 8006768:	40000c00 	.word	0x40000c00
 800676c:	40010400 	.word	0x40010400
 8006770:	40014000 	.word	0x40014000
 8006774:	40014400 	.word	0x40014400
 8006778:	40014800 	.word	0x40014800
 800677c:	40001800 	.word	0x40001800
 8006780:	40001c00 	.word	0x40001c00
 8006784:	40002000 	.word	0x40002000

08006788 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006788:	b480      	push	{r7}
 800678a:	b087      	sub	sp, #28
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
 8006790:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6a1b      	ldr	r3, [r3, #32]
 8006796:	f023 0201 	bic.w	r2, r3, #1
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6a1b      	ldr	r3, [r3, #32]
 80067a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	685b      	ldr	r3, [r3, #4]
 80067a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	699b      	ldr	r3, [r3, #24]
 80067ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80067b0:	68fa      	ldr	r2, [r7, #12]
 80067b2:	4b2b      	ldr	r3, [pc, #172]	; (8006860 <TIM_OC1_SetConfig+0xd8>)
 80067b4:	4013      	ands	r3, r2
 80067b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	f023 0303 	bic.w	r3, r3, #3
 80067be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	68fa      	ldr	r2, [r7, #12]
 80067c6:	4313      	orrs	r3, r2
 80067c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80067ca:	697b      	ldr	r3, [r7, #20]
 80067cc:	f023 0302 	bic.w	r3, r3, #2
 80067d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	689b      	ldr	r3, [r3, #8]
 80067d6:	697a      	ldr	r2, [r7, #20]
 80067d8:	4313      	orrs	r3, r2
 80067da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	4a21      	ldr	r2, [pc, #132]	; (8006864 <TIM_OC1_SetConfig+0xdc>)
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d003      	beq.n	80067ec <TIM_OC1_SetConfig+0x64>
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	4a20      	ldr	r2, [pc, #128]	; (8006868 <TIM_OC1_SetConfig+0xe0>)
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d10c      	bne.n	8006806 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80067ec:	697b      	ldr	r3, [r7, #20]
 80067ee:	f023 0308 	bic.w	r3, r3, #8
 80067f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	68db      	ldr	r3, [r3, #12]
 80067f8:	697a      	ldr	r2, [r7, #20]
 80067fa:	4313      	orrs	r3, r2
 80067fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80067fe:	697b      	ldr	r3, [r7, #20]
 8006800:	f023 0304 	bic.w	r3, r3, #4
 8006804:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	4a16      	ldr	r2, [pc, #88]	; (8006864 <TIM_OC1_SetConfig+0xdc>)
 800680a:	4293      	cmp	r3, r2
 800680c:	d003      	beq.n	8006816 <TIM_OC1_SetConfig+0x8e>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	4a15      	ldr	r2, [pc, #84]	; (8006868 <TIM_OC1_SetConfig+0xe0>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d111      	bne.n	800683a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006816:	693b      	ldr	r3, [r7, #16]
 8006818:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800681c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800681e:	693b      	ldr	r3, [r7, #16]
 8006820:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006824:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	695b      	ldr	r3, [r3, #20]
 800682a:	693a      	ldr	r2, [r7, #16]
 800682c:	4313      	orrs	r3, r2
 800682e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	699b      	ldr	r3, [r3, #24]
 8006834:	693a      	ldr	r2, [r7, #16]
 8006836:	4313      	orrs	r3, r2
 8006838:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	693a      	ldr	r2, [r7, #16]
 800683e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	68fa      	ldr	r2, [r7, #12]
 8006844:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	685a      	ldr	r2, [r3, #4]
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	697a      	ldr	r2, [r7, #20]
 8006852:	621a      	str	r2, [r3, #32]
}
 8006854:	bf00      	nop
 8006856:	371c      	adds	r7, #28
 8006858:	46bd      	mov	sp, r7
 800685a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685e:	4770      	bx	lr
 8006860:	fffeff8f 	.word	0xfffeff8f
 8006864:	40010000 	.word	0x40010000
 8006868:	40010400 	.word	0x40010400

0800686c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800686c:	b480      	push	{r7}
 800686e:	b087      	sub	sp, #28
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
 8006874:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6a1b      	ldr	r3, [r3, #32]
 800687a:	f023 0210 	bic.w	r2, r3, #16
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6a1b      	ldr	r3, [r3, #32]
 8006886:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	685b      	ldr	r3, [r3, #4]
 800688c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	699b      	ldr	r3, [r3, #24]
 8006892:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006894:	68fa      	ldr	r2, [r7, #12]
 8006896:	4b2e      	ldr	r3, [pc, #184]	; (8006950 <TIM_OC2_SetConfig+0xe4>)
 8006898:	4013      	ands	r3, r2
 800689a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	021b      	lsls	r3, r3, #8
 80068aa:	68fa      	ldr	r2, [r7, #12]
 80068ac:	4313      	orrs	r3, r2
 80068ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80068b0:	697b      	ldr	r3, [r7, #20]
 80068b2:	f023 0320 	bic.w	r3, r3, #32
 80068b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80068b8:	683b      	ldr	r3, [r7, #0]
 80068ba:	689b      	ldr	r3, [r3, #8]
 80068bc:	011b      	lsls	r3, r3, #4
 80068be:	697a      	ldr	r2, [r7, #20]
 80068c0:	4313      	orrs	r3, r2
 80068c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	4a23      	ldr	r2, [pc, #140]	; (8006954 <TIM_OC2_SetConfig+0xe8>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d003      	beq.n	80068d4 <TIM_OC2_SetConfig+0x68>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	4a22      	ldr	r2, [pc, #136]	; (8006958 <TIM_OC2_SetConfig+0xec>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d10d      	bne.n	80068f0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80068d4:	697b      	ldr	r3, [r7, #20]
 80068d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80068da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	68db      	ldr	r3, [r3, #12]
 80068e0:	011b      	lsls	r3, r3, #4
 80068e2:	697a      	ldr	r2, [r7, #20]
 80068e4:	4313      	orrs	r3, r2
 80068e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80068e8:	697b      	ldr	r3, [r7, #20]
 80068ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80068ee:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	4a18      	ldr	r2, [pc, #96]	; (8006954 <TIM_OC2_SetConfig+0xe8>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d003      	beq.n	8006900 <TIM_OC2_SetConfig+0x94>
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	4a17      	ldr	r2, [pc, #92]	; (8006958 <TIM_OC2_SetConfig+0xec>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d113      	bne.n	8006928 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006900:	693b      	ldr	r3, [r7, #16]
 8006902:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006906:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006908:	693b      	ldr	r3, [r7, #16]
 800690a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800690e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	695b      	ldr	r3, [r3, #20]
 8006914:	009b      	lsls	r3, r3, #2
 8006916:	693a      	ldr	r2, [r7, #16]
 8006918:	4313      	orrs	r3, r2
 800691a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	699b      	ldr	r3, [r3, #24]
 8006920:	009b      	lsls	r3, r3, #2
 8006922:	693a      	ldr	r2, [r7, #16]
 8006924:	4313      	orrs	r3, r2
 8006926:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	693a      	ldr	r2, [r7, #16]
 800692c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	68fa      	ldr	r2, [r7, #12]
 8006932:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	685a      	ldr	r2, [r3, #4]
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	697a      	ldr	r2, [r7, #20]
 8006940:	621a      	str	r2, [r3, #32]
}
 8006942:	bf00      	nop
 8006944:	371c      	adds	r7, #28
 8006946:	46bd      	mov	sp, r7
 8006948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694c:	4770      	bx	lr
 800694e:	bf00      	nop
 8006950:	feff8fff 	.word	0xfeff8fff
 8006954:	40010000 	.word	0x40010000
 8006958:	40010400 	.word	0x40010400

0800695c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800695c:	b480      	push	{r7}
 800695e:	b087      	sub	sp, #28
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
 8006964:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6a1b      	ldr	r3, [r3, #32]
 800696a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6a1b      	ldr	r3, [r3, #32]
 8006976:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	685b      	ldr	r3, [r3, #4]
 800697c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	69db      	ldr	r3, [r3, #28]
 8006982:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006984:	68fa      	ldr	r2, [r7, #12]
 8006986:	4b2d      	ldr	r3, [pc, #180]	; (8006a3c <TIM_OC3_SetConfig+0xe0>)
 8006988:	4013      	ands	r3, r2
 800698a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	f023 0303 	bic.w	r3, r3, #3
 8006992:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	68fa      	ldr	r2, [r7, #12]
 800699a:	4313      	orrs	r3, r2
 800699c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800699e:	697b      	ldr	r3, [r7, #20]
 80069a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80069a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	689b      	ldr	r3, [r3, #8]
 80069aa:	021b      	lsls	r3, r3, #8
 80069ac:	697a      	ldr	r2, [r7, #20]
 80069ae:	4313      	orrs	r3, r2
 80069b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	4a22      	ldr	r2, [pc, #136]	; (8006a40 <TIM_OC3_SetConfig+0xe4>)
 80069b6:	4293      	cmp	r3, r2
 80069b8:	d003      	beq.n	80069c2 <TIM_OC3_SetConfig+0x66>
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	4a21      	ldr	r2, [pc, #132]	; (8006a44 <TIM_OC3_SetConfig+0xe8>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d10d      	bne.n	80069de <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80069c2:	697b      	ldr	r3, [r7, #20]
 80069c4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80069c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	68db      	ldr	r3, [r3, #12]
 80069ce:	021b      	lsls	r3, r3, #8
 80069d0:	697a      	ldr	r2, [r7, #20]
 80069d2:	4313      	orrs	r3, r2
 80069d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80069d6:	697b      	ldr	r3, [r7, #20]
 80069d8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80069dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	4a17      	ldr	r2, [pc, #92]	; (8006a40 <TIM_OC3_SetConfig+0xe4>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d003      	beq.n	80069ee <TIM_OC3_SetConfig+0x92>
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	4a16      	ldr	r2, [pc, #88]	; (8006a44 <TIM_OC3_SetConfig+0xe8>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d113      	bne.n	8006a16 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80069ee:	693b      	ldr	r3, [r7, #16]
 80069f0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80069f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80069f6:	693b      	ldr	r3, [r7, #16]
 80069f8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80069fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	695b      	ldr	r3, [r3, #20]
 8006a02:	011b      	lsls	r3, r3, #4
 8006a04:	693a      	ldr	r2, [r7, #16]
 8006a06:	4313      	orrs	r3, r2
 8006a08:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	699b      	ldr	r3, [r3, #24]
 8006a0e:	011b      	lsls	r3, r3, #4
 8006a10:	693a      	ldr	r2, [r7, #16]
 8006a12:	4313      	orrs	r3, r2
 8006a14:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	693a      	ldr	r2, [r7, #16]
 8006a1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	68fa      	ldr	r2, [r7, #12]
 8006a20:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	685a      	ldr	r2, [r3, #4]
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	697a      	ldr	r2, [r7, #20]
 8006a2e:	621a      	str	r2, [r3, #32]
}
 8006a30:	bf00      	nop
 8006a32:	371c      	adds	r7, #28
 8006a34:	46bd      	mov	sp, r7
 8006a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3a:	4770      	bx	lr
 8006a3c:	fffeff8f 	.word	0xfffeff8f
 8006a40:	40010000 	.word	0x40010000
 8006a44:	40010400 	.word	0x40010400

08006a48 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a48:	b480      	push	{r7}
 8006a4a:	b087      	sub	sp, #28
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
 8006a50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6a1b      	ldr	r3, [r3, #32]
 8006a56:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6a1b      	ldr	r3, [r3, #32]
 8006a62:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	685b      	ldr	r3, [r3, #4]
 8006a68:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	69db      	ldr	r3, [r3, #28]
 8006a6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006a70:	68fa      	ldr	r2, [r7, #12]
 8006a72:	4b1e      	ldr	r3, [pc, #120]	; (8006aec <TIM_OC4_SetConfig+0xa4>)
 8006a74:	4013      	ands	r3, r2
 8006a76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	021b      	lsls	r3, r3, #8
 8006a86:	68fa      	ldr	r2, [r7, #12]
 8006a88:	4313      	orrs	r3, r2
 8006a8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006a8c:	693b      	ldr	r3, [r7, #16]
 8006a8e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006a92:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	689b      	ldr	r3, [r3, #8]
 8006a98:	031b      	lsls	r3, r3, #12
 8006a9a:	693a      	ldr	r2, [r7, #16]
 8006a9c:	4313      	orrs	r3, r2
 8006a9e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	4a13      	ldr	r2, [pc, #76]	; (8006af0 <TIM_OC4_SetConfig+0xa8>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d003      	beq.n	8006ab0 <TIM_OC4_SetConfig+0x68>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	4a12      	ldr	r2, [pc, #72]	; (8006af4 <TIM_OC4_SetConfig+0xac>)
 8006aac:	4293      	cmp	r3, r2
 8006aae:	d109      	bne.n	8006ac4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006ab0:	697b      	ldr	r3, [r7, #20]
 8006ab2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006ab6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	695b      	ldr	r3, [r3, #20]
 8006abc:	019b      	lsls	r3, r3, #6
 8006abe:	697a      	ldr	r2, [r7, #20]
 8006ac0:	4313      	orrs	r3, r2
 8006ac2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	697a      	ldr	r2, [r7, #20]
 8006ac8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	68fa      	ldr	r2, [r7, #12]
 8006ace:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	685a      	ldr	r2, [r3, #4]
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	693a      	ldr	r2, [r7, #16]
 8006adc:	621a      	str	r2, [r3, #32]
}
 8006ade:	bf00      	nop
 8006ae0:	371c      	adds	r7, #28
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae8:	4770      	bx	lr
 8006aea:	bf00      	nop
 8006aec:	feff8fff 	.word	0xfeff8fff
 8006af0:	40010000 	.word	0x40010000
 8006af4:	40010400 	.word	0x40010400

08006af8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006af8:	b480      	push	{r7}
 8006afa:	b087      	sub	sp, #28
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
 8006b00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6a1b      	ldr	r3, [r3, #32]
 8006b06:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6a1b      	ldr	r3, [r3, #32]
 8006b12:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	685b      	ldr	r3, [r3, #4]
 8006b18:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006b20:	68fa      	ldr	r2, [r7, #12]
 8006b22:	4b1b      	ldr	r3, [pc, #108]	; (8006b90 <TIM_OC5_SetConfig+0x98>)
 8006b24:	4013      	ands	r3, r2
 8006b26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	68fa      	ldr	r2, [r7, #12]
 8006b2e:	4313      	orrs	r3, r2
 8006b30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006b32:	693b      	ldr	r3, [r7, #16]
 8006b34:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006b38:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	689b      	ldr	r3, [r3, #8]
 8006b3e:	041b      	lsls	r3, r3, #16
 8006b40:	693a      	ldr	r2, [r7, #16]
 8006b42:	4313      	orrs	r3, r2
 8006b44:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	4a12      	ldr	r2, [pc, #72]	; (8006b94 <TIM_OC5_SetConfig+0x9c>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d003      	beq.n	8006b56 <TIM_OC5_SetConfig+0x5e>
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	4a11      	ldr	r2, [pc, #68]	; (8006b98 <TIM_OC5_SetConfig+0xa0>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d109      	bne.n	8006b6a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006b56:	697b      	ldr	r3, [r7, #20]
 8006b58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b5c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	695b      	ldr	r3, [r3, #20]
 8006b62:	021b      	lsls	r3, r3, #8
 8006b64:	697a      	ldr	r2, [r7, #20]
 8006b66:	4313      	orrs	r3, r2
 8006b68:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	697a      	ldr	r2, [r7, #20]
 8006b6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	68fa      	ldr	r2, [r7, #12]
 8006b74:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	685a      	ldr	r2, [r3, #4]
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	693a      	ldr	r2, [r7, #16]
 8006b82:	621a      	str	r2, [r3, #32]
}
 8006b84:	bf00      	nop
 8006b86:	371c      	adds	r7, #28
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8e:	4770      	bx	lr
 8006b90:	fffeff8f 	.word	0xfffeff8f
 8006b94:	40010000 	.word	0x40010000
 8006b98:	40010400 	.word	0x40010400

08006b9c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b087      	sub	sp, #28
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
 8006ba4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6a1b      	ldr	r3, [r3, #32]
 8006baa:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6a1b      	ldr	r3, [r3, #32]
 8006bb6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	685b      	ldr	r3, [r3, #4]
 8006bbc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006bc4:	68fa      	ldr	r2, [r7, #12]
 8006bc6:	4b1c      	ldr	r3, [pc, #112]	; (8006c38 <TIM_OC6_SetConfig+0x9c>)
 8006bc8:	4013      	ands	r3, r2
 8006bca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	021b      	lsls	r3, r3, #8
 8006bd2:	68fa      	ldr	r2, [r7, #12]
 8006bd4:	4313      	orrs	r3, r2
 8006bd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006bd8:	693b      	ldr	r3, [r7, #16]
 8006bda:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006bde:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	689b      	ldr	r3, [r3, #8]
 8006be4:	051b      	lsls	r3, r3, #20
 8006be6:	693a      	ldr	r2, [r7, #16]
 8006be8:	4313      	orrs	r3, r2
 8006bea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	4a13      	ldr	r2, [pc, #76]	; (8006c3c <TIM_OC6_SetConfig+0xa0>)
 8006bf0:	4293      	cmp	r3, r2
 8006bf2:	d003      	beq.n	8006bfc <TIM_OC6_SetConfig+0x60>
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	4a12      	ldr	r2, [pc, #72]	; (8006c40 <TIM_OC6_SetConfig+0xa4>)
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d109      	bne.n	8006c10 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006bfc:	697b      	ldr	r3, [r7, #20]
 8006bfe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006c02:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	695b      	ldr	r3, [r3, #20]
 8006c08:	029b      	lsls	r3, r3, #10
 8006c0a:	697a      	ldr	r2, [r7, #20]
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	697a      	ldr	r2, [r7, #20]
 8006c14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	68fa      	ldr	r2, [r7, #12]
 8006c1a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	685a      	ldr	r2, [r3, #4]
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	693a      	ldr	r2, [r7, #16]
 8006c28:	621a      	str	r2, [r3, #32]
}
 8006c2a:	bf00      	nop
 8006c2c:	371c      	adds	r7, #28
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c34:	4770      	bx	lr
 8006c36:	bf00      	nop
 8006c38:	feff8fff 	.word	0xfeff8fff
 8006c3c:	40010000 	.word	0x40010000
 8006c40:	40010400 	.word	0x40010400

08006c44 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006c44:	b480      	push	{r7}
 8006c46:	b087      	sub	sp, #28
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	60f8      	str	r0, [r7, #12]
 8006c4c:	60b9      	str	r1, [r7, #8]
 8006c4e:	607a      	str	r2, [r7, #4]
 8006c50:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	6a1b      	ldr	r3, [r3, #32]
 8006c56:	f023 0201 	bic.w	r2, r3, #1
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	699b      	ldr	r3, [r3, #24]
 8006c62:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	6a1b      	ldr	r3, [r3, #32]
 8006c68:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	4a28      	ldr	r2, [pc, #160]	; (8006d10 <TIM_TI1_SetConfig+0xcc>)
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d01b      	beq.n	8006caa <TIM_TI1_SetConfig+0x66>
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c78:	d017      	beq.n	8006caa <TIM_TI1_SetConfig+0x66>
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	4a25      	ldr	r2, [pc, #148]	; (8006d14 <TIM_TI1_SetConfig+0xd0>)
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	d013      	beq.n	8006caa <TIM_TI1_SetConfig+0x66>
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	4a24      	ldr	r2, [pc, #144]	; (8006d18 <TIM_TI1_SetConfig+0xd4>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d00f      	beq.n	8006caa <TIM_TI1_SetConfig+0x66>
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	4a23      	ldr	r2, [pc, #140]	; (8006d1c <TIM_TI1_SetConfig+0xd8>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d00b      	beq.n	8006caa <TIM_TI1_SetConfig+0x66>
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	4a22      	ldr	r2, [pc, #136]	; (8006d20 <TIM_TI1_SetConfig+0xdc>)
 8006c96:	4293      	cmp	r3, r2
 8006c98:	d007      	beq.n	8006caa <TIM_TI1_SetConfig+0x66>
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	4a21      	ldr	r2, [pc, #132]	; (8006d24 <TIM_TI1_SetConfig+0xe0>)
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d003      	beq.n	8006caa <TIM_TI1_SetConfig+0x66>
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	4a20      	ldr	r2, [pc, #128]	; (8006d28 <TIM_TI1_SetConfig+0xe4>)
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d101      	bne.n	8006cae <TIM_TI1_SetConfig+0x6a>
 8006caa:	2301      	movs	r3, #1
 8006cac:	e000      	b.n	8006cb0 <TIM_TI1_SetConfig+0x6c>
 8006cae:	2300      	movs	r3, #0
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d008      	beq.n	8006cc6 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006cb4:	697b      	ldr	r3, [r7, #20]
 8006cb6:	f023 0303 	bic.w	r3, r3, #3
 8006cba:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006cbc:	697a      	ldr	r2, [r7, #20]
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	4313      	orrs	r3, r2
 8006cc2:	617b      	str	r3, [r7, #20]
 8006cc4:	e003      	b.n	8006cce <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006cc6:	697b      	ldr	r3, [r7, #20]
 8006cc8:	f043 0301 	orr.w	r3, r3, #1
 8006ccc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006cce:	697b      	ldr	r3, [r7, #20]
 8006cd0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006cd4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	011b      	lsls	r3, r3, #4
 8006cda:	b2db      	uxtb	r3, r3
 8006cdc:	697a      	ldr	r2, [r7, #20]
 8006cde:	4313      	orrs	r3, r2
 8006ce0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006ce2:	693b      	ldr	r3, [r7, #16]
 8006ce4:	f023 030a 	bic.w	r3, r3, #10
 8006ce8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006cea:	68bb      	ldr	r3, [r7, #8]
 8006cec:	f003 030a 	and.w	r3, r3, #10
 8006cf0:	693a      	ldr	r2, [r7, #16]
 8006cf2:	4313      	orrs	r3, r2
 8006cf4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	697a      	ldr	r2, [r7, #20]
 8006cfa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	693a      	ldr	r2, [r7, #16]
 8006d00:	621a      	str	r2, [r3, #32]
}
 8006d02:	bf00      	nop
 8006d04:	371c      	adds	r7, #28
 8006d06:	46bd      	mov	sp, r7
 8006d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0c:	4770      	bx	lr
 8006d0e:	bf00      	nop
 8006d10:	40010000 	.word	0x40010000
 8006d14:	40000400 	.word	0x40000400
 8006d18:	40000800 	.word	0x40000800
 8006d1c:	40000c00 	.word	0x40000c00
 8006d20:	40010400 	.word	0x40010400
 8006d24:	40014000 	.word	0x40014000
 8006d28:	40001800 	.word	0x40001800

08006d2c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b087      	sub	sp, #28
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	60f8      	str	r0, [r7, #12]
 8006d34:	60b9      	str	r1, [r7, #8]
 8006d36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	6a1b      	ldr	r3, [r3, #32]
 8006d3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	6a1b      	ldr	r3, [r3, #32]
 8006d42:	f023 0201 	bic.w	r2, r3, #1
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	699b      	ldr	r3, [r3, #24]
 8006d4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d50:	693b      	ldr	r3, [r7, #16]
 8006d52:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006d56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	011b      	lsls	r3, r3, #4
 8006d5c:	693a      	ldr	r2, [r7, #16]
 8006d5e:	4313      	orrs	r3, r2
 8006d60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d62:	697b      	ldr	r3, [r7, #20]
 8006d64:	f023 030a 	bic.w	r3, r3, #10
 8006d68:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006d6a:	697a      	ldr	r2, [r7, #20]
 8006d6c:	68bb      	ldr	r3, [r7, #8]
 8006d6e:	4313      	orrs	r3, r2
 8006d70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	693a      	ldr	r2, [r7, #16]
 8006d76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	697a      	ldr	r2, [r7, #20]
 8006d7c:	621a      	str	r2, [r3, #32]
}
 8006d7e:	bf00      	nop
 8006d80:	371c      	adds	r7, #28
 8006d82:	46bd      	mov	sp, r7
 8006d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d88:	4770      	bx	lr

08006d8a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006d8a:	b480      	push	{r7}
 8006d8c:	b087      	sub	sp, #28
 8006d8e:	af00      	add	r7, sp, #0
 8006d90:	60f8      	str	r0, [r7, #12]
 8006d92:	60b9      	str	r1, [r7, #8]
 8006d94:	607a      	str	r2, [r7, #4]
 8006d96:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	6a1b      	ldr	r3, [r3, #32]
 8006d9c:	f023 0210 	bic.w	r2, r3, #16
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	699b      	ldr	r3, [r3, #24]
 8006da8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	6a1b      	ldr	r3, [r3, #32]
 8006dae:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006db0:	697b      	ldr	r3, [r7, #20]
 8006db2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006db6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	021b      	lsls	r3, r3, #8
 8006dbc:	697a      	ldr	r2, [r7, #20]
 8006dbe:	4313      	orrs	r3, r2
 8006dc0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006dc2:	697b      	ldr	r3, [r7, #20]
 8006dc4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006dc8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	031b      	lsls	r3, r3, #12
 8006dce:	b29b      	uxth	r3, r3
 8006dd0:	697a      	ldr	r2, [r7, #20]
 8006dd2:	4313      	orrs	r3, r2
 8006dd4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006dd6:	693b      	ldr	r3, [r7, #16]
 8006dd8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006ddc:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006dde:	68bb      	ldr	r3, [r7, #8]
 8006de0:	011b      	lsls	r3, r3, #4
 8006de2:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8006de6:	693a      	ldr	r2, [r7, #16]
 8006de8:	4313      	orrs	r3, r2
 8006dea:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	697a      	ldr	r2, [r7, #20]
 8006df0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	693a      	ldr	r2, [r7, #16]
 8006df6:	621a      	str	r2, [r3, #32]
}
 8006df8:	bf00      	nop
 8006dfa:	371c      	adds	r7, #28
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e02:	4770      	bx	lr

08006e04 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e04:	b480      	push	{r7}
 8006e06:	b087      	sub	sp, #28
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	60f8      	str	r0, [r7, #12]
 8006e0c:	60b9      	str	r1, [r7, #8]
 8006e0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	6a1b      	ldr	r3, [r3, #32]
 8006e14:	f023 0210 	bic.w	r2, r3, #16
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	699b      	ldr	r3, [r3, #24]
 8006e20:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	6a1b      	ldr	r3, [r3, #32]
 8006e26:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006e28:	697b      	ldr	r3, [r7, #20]
 8006e2a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006e2e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	031b      	lsls	r3, r3, #12
 8006e34:	697a      	ldr	r2, [r7, #20]
 8006e36:	4313      	orrs	r3, r2
 8006e38:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006e3a:	693b      	ldr	r3, [r7, #16]
 8006e3c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006e40:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	011b      	lsls	r3, r3, #4
 8006e46:	693a      	ldr	r2, [r7, #16]
 8006e48:	4313      	orrs	r3, r2
 8006e4a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	697a      	ldr	r2, [r7, #20]
 8006e50:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	693a      	ldr	r2, [r7, #16]
 8006e56:	621a      	str	r2, [r3, #32]
}
 8006e58:	bf00      	nop
 8006e5a:	371c      	adds	r7, #28
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e62:	4770      	bx	lr

08006e64 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006e64:	b480      	push	{r7}
 8006e66:	b087      	sub	sp, #28
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	60f8      	str	r0, [r7, #12]
 8006e6c:	60b9      	str	r1, [r7, #8]
 8006e6e:	607a      	str	r2, [r7, #4]
 8006e70:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	6a1b      	ldr	r3, [r3, #32]
 8006e76:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	69db      	ldr	r3, [r3, #28]
 8006e82:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	6a1b      	ldr	r3, [r3, #32]
 8006e88:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006e8a:	697b      	ldr	r3, [r7, #20]
 8006e8c:	f023 0303 	bic.w	r3, r3, #3
 8006e90:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8006e92:	697a      	ldr	r2, [r7, #20]
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	4313      	orrs	r3, r2
 8006e98:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006e9a:	697b      	ldr	r3, [r7, #20]
 8006e9c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006ea0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	011b      	lsls	r3, r3, #4
 8006ea6:	b2db      	uxtb	r3, r3
 8006ea8:	697a      	ldr	r2, [r7, #20]
 8006eaa:	4313      	orrs	r3, r2
 8006eac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006eae:	693b      	ldr	r3, [r7, #16]
 8006eb0:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8006eb4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006eb6:	68bb      	ldr	r3, [r7, #8]
 8006eb8:	021b      	lsls	r3, r3, #8
 8006eba:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8006ebe:	693a      	ldr	r2, [r7, #16]
 8006ec0:	4313      	orrs	r3, r2
 8006ec2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	697a      	ldr	r2, [r7, #20]
 8006ec8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	693a      	ldr	r2, [r7, #16]
 8006ece:	621a      	str	r2, [r3, #32]
}
 8006ed0:	bf00      	nop
 8006ed2:	371c      	adds	r7, #28
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eda:	4770      	bx	lr

08006edc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006edc:	b480      	push	{r7}
 8006ede:	b087      	sub	sp, #28
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	60f8      	str	r0, [r7, #12]
 8006ee4:	60b9      	str	r1, [r7, #8]
 8006ee6:	607a      	str	r2, [r7, #4]
 8006ee8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	6a1b      	ldr	r3, [r3, #32]
 8006eee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	69db      	ldr	r3, [r3, #28]
 8006efa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	6a1b      	ldr	r3, [r3, #32]
 8006f00:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006f02:	697b      	ldr	r3, [r7, #20]
 8006f04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f08:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	021b      	lsls	r3, r3, #8
 8006f0e:	697a      	ldr	r2, [r7, #20]
 8006f10:	4313      	orrs	r3, r2
 8006f12:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006f14:	697b      	ldr	r3, [r7, #20]
 8006f16:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006f1a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	031b      	lsls	r3, r3, #12
 8006f20:	b29b      	uxth	r3, r3
 8006f22:	697a      	ldr	r2, [r7, #20]
 8006f24:	4313      	orrs	r3, r2
 8006f26:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006f28:	693b      	ldr	r3, [r7, #16]
 8006f2a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8006f2e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	031b      	lsls	r3, r3, #12
 8006f34:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8006f38:	693a      	ldr	r2, [r7, #16]
 8006f3a:	4313      	orrs	r3, r2
 8006f3c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	697a      	ldr	r2, [r7, #20]
 8006f42:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	693a      	ldr	r2, [r7, #16]
 8006f48:	621a      	str	r2, [r3, #32]
}
 8006f4a:	bf00      	nop
 8006f4c:	371c      	adds	r7, #28
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f54:	4770      	bx	lr

08006f56 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006f56:	b480      	push	{r7}
 8006f58:	b085      	sub	sp, #20
 8006f5a:	af00      	add	r7, sp, #0
 8006f5c:	6078      	str	r0, [r7, #4]
 8006f5e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	689b      	ldr	r3, [r3, #8]
 8006f64:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f6c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006f6e:	683a      	ldr	r2, [r7, #0]
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	4313      	orrs	r3, r2
 8006f74:	f043 0307 	orr.w	r3, r3, #7
 8006f78:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	68fa      	ldr	r2, [r7, #12]
 8006f7e:	609a      	str	r2, [r3, #8]
}
 8006f80:	bf00      	nop
 8006f82:	3714      	adds	r7, #20
 8006f84:	46bd      	mov	sp, r7
 8006f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8a:	4770      	bx	lr

08006f8c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006f8c:	b480      	push	{r7}
 8006f8e:	b087      	sub	sp, #28
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	60f8      	str	r0, [r7, #12]
 8006f94:	60b9      	str	r1, [r7, #8]
 8006f96:	607a      	str	r2, [r7, #4]
 8006f98:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	689b      	ldr	r3, [r3, #8]
 8006f9e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006fa0:	697b      	ldr	r3, [r7, #20]
 8006fa2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006fa6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	021a      	lsls	r2, r3, #8
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	431a      	orrs	r2, r3
 8006fb0:	68bb      	ldr	r3, [r7, #8]
 8006fb2:	4313      	orrs	r3, r2
 8006fb4:	697a      	ldr	r2, [r7, #20]
 8006fb6:	4313      	orrs	r3, r2
 8006fb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	697a      	ldr	r2, [r7, #20]
 8006fbe:	609a      	str	r2, [r3, #8]
}
 8006fc0:	bf00      	nop
 8006fc2:	371c      	adds	r7, #28
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fca:	4770      	bx	lr

08006fcc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006fcc:	b480      	push	{r7}
 8006fce:	b087      	sub	sp, #28
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	60f8      	str	r0, [r7, #12]
 8006fd4:	60b9      	str	r1, [r7, #8]
 8006fd6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	f003 031f 	and.w	r3, r3, #31
 8006fde:	2201      	movs	r2, #1
 8006fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8006fe4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	6a1a      	ldr	r2, [r3, #32]
 8006fea:	697b      	ldr	r3, [r7, #20]
 8006fec:	43db      	mvns	r3, r3
 8006fee:	401a      	ands	r2, r3
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	6a1a      	ldr	r2, [r3, #32]
 8006ff8:	68bb      	ldr	r3, [r7, #8]
 8006ffa:	f003 031f 	and.w	r3, r3, #31
 8006ffe:	6879      	ldr	r1, [r7, #4]
 8007000:	fa01 f303 	lsl.w	r3, r1, r3
 8007004:	431a      	orrs	r2, r3
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	621a      	str	r2, [r3, #32]
}
 800700a:	bf00      	nop
 800700c:	371c      	adds	r7, #28
 800700e:	46bd      	mov	sp, r7
 8007010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007014:	4770      	bx	lr
	...

08007018 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007018:	b480      	push	{r7}
 800701a:	b085      	sub	sp, #20
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
 8007020:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007028:	2b01      	cmp	r3, #1
 800702a:	d101      	bne.n	8007030 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800702c:	2302      	movs	r3, #2
 800702e:	e06d      	b.n	800710c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2201      	movs	r2, #1
 8007034:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2202      	movs	r2, #2
 800703c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	685b      	ldr	r3, [r3, #4]
 8007046:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	689b      	ldr	r3, [r3, #8]
 800704e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	4a30      	ldr	r2, [pc, #192]	; (8007118 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007056:	4293      	cmp	r3, r2
 8007058:	d004      	beq.n	8007064 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	4a2f      	ldr	r2, [pc, #188]	; (800711c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007060:	4293      	cmp	r3, r2
 8007062:	d108      	bne.n	8007076 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800706a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	685b      	ldr	r3, [r3, #4]
 8007070:	68fa      	ldr	r2, [r7, #12]
 8007072:	4313      	orrs	r3, r2
 8007074:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800707c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800707e:	683b      	ldr	r3, [r7, #0]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	68fa      	ldr	r2, [r7, #12]
 8007084:	4313      	orrs	r3, r2
 8007086:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	68fa      	ldr	r2, [r7, #12]
 800708e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4a20      	ldr	r2, [pc, #128]	; (8007118 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d022      	beq.n	80070e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070a2:	d01d      	beq.n	80070e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	4a1d      	ldr	r2, [pc, #116]	; (8007120 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d018      	beq.n	80070e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	4a1c      	ldr	r2, [pc, #112]	; (8007124 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d013      	beq.n	80070e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	4a1a      	ldr	r2, [pc, #104]	; (8007128 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80070be:	4293      	cmp	r3, r2
 80070c0:	d00e      	beq.n	80070e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	4a15      	ldr	r2, [pc, #84]	; (800711c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d009      	beq.n	80070e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4a16      	ldr	r2, [pc, #88]	; (800712c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d004      	beq.n	80070e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4a15      	ldr	r2, [pc, #84]	; (8007130 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d10c      	bne.n	80070fa <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80070e0:	68bb      	ldr	r3, [r7, #8]
 80070e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80070e6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	689b      	ldr	r3, [r3, #8]
 80070ec:	68ba      	ldr	r2, [r7, #8]
 80070ee:	4313      	orrs	r3, r2
 80070f0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	68ba      	ldr	r2, [r7, #8]
 80070f8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2201      	movs	r2, #1
 80070fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2200      	movs	r2, #0
 8007106:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800710a:	2300      	movs	r3, #0
}
 800710c:	4618      	mov	r0, r3
 800710e:	3714      	adds	r7, #20
 8007110:	46bd      	mov	sp, r7
 8007112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007116:	4770      	bx	lr
 8007118:	40010000 	.word	0x40010000
 800711c:	40010400 	.word	0x40010400
 8007120:	40000400 	.word	0x40000400
 8007124:	40000800 	.word	0x40000800
 8007128:	40000c00 	.word	0x40000c00
 800712c:	40014000 	.word	0x40014000
 8007130:	40001800 	.word	0x40001800

08007134 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007134:	b480      	push	{r7}
 8007136:	b085      	sub	sp, #20
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
 800713c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800713e:	2300      	movs	r3, #0
 8007140:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007148:	2b01      	cmp	r3, #1
 800714a:	d101      	bne.n	8007150 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800714c:	2302      	movs	r3, #2
 800714e:	e065      	b.n	800721c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2201      	movs	r2, #1
 8007154:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	68db      	ldr	r3, [r3, #12]
 8007162:	4313      	orrs	r3, r2
 8007164:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	689b      	ldr	r3, [r3, #8]
 8007170:	4313      	orrs	r3, r2
 8007172:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800717a:	683b      	ldr	r3, [r7, #0]
 800717c:	685b      	ldr	r3, [r3, #4]
 800717e:	4313      	orrs	r3, r2
 8007180:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	4313      	orrs	r3, r2
 800718e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	691b      	ldr	r3, [r3, #16]
 800719a:	4313      	orrs	r3, r2
 800719c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	695b      	ldr	r3, [r3, #20]
 80071a8:	4313      	orrs	r3, r2
 80071aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071b6:	4313      	orrs	r3, r2
 80071b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	699b      	ldr	r3, [r3, #24]
 80071c4:	041b      	lsls	r3, r3, #16
 80071c6:	4313      	orrs	r3, r2
 80071c8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	4a16      	ldr	r2, [pc, #88]	; (8007228 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 80071d0:	4293      	cmp	r3, r2
 80071d2:	d004      	beq.n	80071de <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	4a14      	ldr	r2, [pc, #80]	; (800722c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	d115      	bne.n	800720a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071e8:	051b      	lsls	r3, r3, #20
 80071ea:	4313      	orrs	r3, r2
 80071ec:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	69db      	ldr	r3, [r3, #28]
 80071f8:	4313      	orrs	r3, r2
 80071fa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	6a1b      	ldr	r3, [r3, #32]
 8007206:	4313      	orrs	r3, r2
 8007208:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	68fa      	ldr	r2, [r7, #12]
 8007210:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2200      	movs	r2, #0
 8007216:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800721a:	2300      	movs	r3, #0
}
 800721c:	4618      	mov	r0, r3
 800721e:	3714      	adds	r7, #20
 8007220:	46bd      	mov	sp, r7
 8007222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007226:	4770      	bx	lr
 8007228:	40010000 	.word	0x40010000
 800722c:	40010400 	.word	0x40010400

08007230 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007230:	b480      	push	{r7}
 8007232:	b083      	sub	sp, #12
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007238:	bf00      	nop
 800723a:	370c      	adds	r7, #12
 800723c:	46bd      	mov	sp, r7
 800723e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007242:	4770      	bx	lr

08007244 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007244:	b480      	push	{r7}
 8007246:	b083      	sub	sp, #12
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800724c:	bf00      	nop
 800724e:	370c      	adds	r7, #12
 8007250:	46bd      	mov	sp, r7
 8007252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007256:	4770      	bx	lr

08007258 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007258:	b480      	push	{r7}
 800725a:	b083      	sub	sp, #12
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007260:	bf00      	nop
 8007262:	370c      	adds	r7, #12
 8007264:	46bd      	mov	sp, r7
 8007266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726a:	4770      	bx	lr

0800726c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b082      	sub	sp, #8
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d101      	bne.n	800727e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800727a:	2301      	movs	r3, #1
 800727c:	e040      	b.n	8007300 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007282:	2b00      	cmp	r3, #0
 8007284:	d106      	bne.n	8007294 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2200      	movs	r2, #0
 800728a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800728e:	6878      	ldr	r0, [r7, #4]
 8007290:	f7fb f8d8 	bl	8002444 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2224      	movs	r2, #36	; 0x24
 8007298:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	681a      	ldr	r2, [r3, #0]
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	f022 0201 	bic.w	r2, r2, #1
 80072a8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80072aa:	6878      	ldr	r0, [r7, #4]
 80072ac:	f000 f974 	bl	8007598 <UART_SetConfig>
 80072b0:	4603      	mov	r3, r0
 80072b2:	2b01      	cmp	r3, #1
 80072b4:	d101      	bne.n	80072ba <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80072b6:	2301      	movs	r3, #1
 80072b8:	e022      	b.n	8007300 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d002      	beq.n	80072c8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80072c2:	6878      	ldr	r0, [r7, #4]
 80072c4:	f000 fbcc 	bl	8007a60 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	685a      	ldr	r2, [r3, #4]
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80072d6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	689a      	ldr	r2, [r3, #8]
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80072e6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	681a      	ldr	r2, [r3, #0]
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f042 0201 	orr.w	r2, r2, #1
 80072f6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80072f8:	6878      	ldr	r0, [r7, #4]
 80072fa:	f000 fc53 	bl	8007ba4 <UART_CheckIdleState>
 80072fe:	4603      	mov	r3, r0
}
 8007300:	4618      	mov	r0, r3
 8007302:	3708      	adds	r7, #8
 8007304:	46bd      	mov	sp, r7
 8007306:	bd80      	pop	{r7, pc}

08007308 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b08a      	sub	sp, #40	; 0x28
 800730c:	af02      	add	r7, sp, #8
 800730e:	60f8      	str	r0, [r7, #12]
 8007310:	60b9      	str	r1, [r7, #8]
 8007312:	603b      	str	r3, [r7, #0]
 8007314:	4613      	mov	r3, r2
 8007316:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800731c:	2b20      	cmp	r3, #32
 800731e:	d171      	bne.n	8007404 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d002      	beq.n	800732c <HAL_UART_Transmit+0x24>
 8007326:	88fb      	ldrh	r3, [r7, #6]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d101      	bne.n	8007330 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800732c:	2301      	movs	r3, #1
 800732e:	e06a      	b.n	8007406 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	2200      	movs	r2, #0
 8007334:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	2221      	movs	r2, #33	; 0x21
 800733c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800733e:	f7fb fb9d 	bl	8002a7c <HAL_GetTick>
 8007342:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	88fa      	ldrh	r2, [r7, #6]
 8007348:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	88fa      	ldrh	r2, [r7, #6]
 8007350:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	689b      	ldr	r3, [r3, #8]
 8007358:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800735c:	d108      	bne.n	8007370 <HAL_UART_Transmit+0x68>
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	691b      	ldr	r3, [r3, #16]
 8007362:	2b00      	cmp	r3, #0
 8007364:	d104      	bne.n	8007370 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8007366:	2300      	movs	r3, #0
 8007368:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800736a:	68bb      	ldr	r3, [r7, #8]
 800736c:	61bb      	str	r3, [r7, #24]
 800736e:	e003      	b.n	8007378 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007370:	68bb      	ldr	r3, [r7, #8]
 8007372:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007374:	2300      	movs	r3, #0
 8007376:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007378:	e02c      	b.n	80073d4 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	9300      	str	r3, [sp, #0]
 800737e:	697b      	ldr	r3, [r7, #20]
 8007380:	2200      	movs	r2, #0
 8007382:	2180      	movs	r1, #128	; 0x80
 8007384:	68f8      	ldr	r0, [r7, #12]
 8007386:	f000 fc5a 	bl	8007c3e <UART_WaitOnFlagUntilTimeout>
 800738a:	4603      	mov	r3, r0
 800738c:	2b00      	cmp	r3, #0
 800738e:	d001      	beq.n	8007394 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8007390:	2303      	movs	r3, #3
 8007392:	e038      	b.n	8007406 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8007394:	69fb      	ldr	r3, [r7, #28]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d10b      	bne.n	80073b2 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800739a:	69bb      	ldr	r3, [r7, #24]
 800739c:	881b      	ldrh	r3, [r3, #0]
 800739e:	461a      	mov	r2, r3
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80073a8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80073aa:	69bb      	ldr	r3, [r7, #24]
 80073ac:	3302      	adds	r3, #2
 80073ae:	61bb      	str	r3, [r7, #24]
 80073b0:	e007      	b.n	80073c2 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80073b2:	69fb      	ldr	r3, [r7, #28]
 80073b4:	781a      	ldrb	r2, [r3, #0]
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80073bc:	69fb      	ldr	r3, [r7, #28]
 80073be:	3301      	adds	r3, #1
 80073c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80073c8:	b29b      	uxth	r3, r3
 80073ca:	3b01      	subs	r3, #1
 80073cc:	b29a      	uxth	r2, r3
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80073da:	b29b      	uxth	r3, r3
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d1cc      	bne.n	800737a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	9300      	str	r3, [sp, #0]
 80073e4:	697b      	ldr	r3, [r7, #20]
 80073e6:	2200      	movs	r2, #0
 80073e8:	2140      	movs	r1, #64	; 0x40
 80073ea:	68f8      	ldr	r0, [r7, #12]
 80073ec:	f000 fc27 	bl	8007c3e <UART_WaitOnFlagUntilTimeout>
 80073f0:	4603      	mov	r3, r0
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d001      	beq.n	80073fa <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 80073f6:	2303      	movs	r3, #3
 80073f8:	e005      	b.n	8007406 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	2220      	movs	r2, #32
 80073fe:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8007400:	2300      	movs	r3, #0
 8007402:	e000      	b.n	8007406 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8007404:	2302      	movs	r3, #2
  }
}
 8007406:	4618      	mov	r0, r3
 8007408:	3720      	adds	r7, #32
 800740a:	46bd      	mov	sp, r7
 800740c:	bd80      	pop	{r7, pc}

0800740e <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800740e:	b580      	push	{r7, lr}
 8007410:	b08a      	sub	sp, #40	; 0x28
 8007412:	af02      	add	r7, sp, #8
 8007414:	60f8      	str	r0, [r7, #12]
 8007416:	60b9      	str	r1, [r7, #8]
 8007418:	603b      	str	r3, [r7, #0]
 800741a:	4613      	mov	r3, r2
 800741c:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007424:	2b20      	cmp	r3, #32
 8007426:	f040 80b1 	bne.w	800758c <HAL_UART_Receive+0x17e>
  {
    if ((pData == NULL) || (Size == 0U))
 800742a:	68bb      	ldr	r3, [r7, #8]
 800742c:	2b00      	cmp	r3, #0
 800742e:	d002      	beq.n	8007436 <HAL_UART_Receive+0x28>
 8007430:	88fb      	ldrh	r3, [r7, #6]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d101      	bne.n	800743a <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8007436:	2301      	movs	r3, #1
 8007438:	e0a9      	b.n	800758e <HAL_UART_Receive+0x180>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	2200      	movs	r2, #0
 800743e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	2222      	movs	r2, #34	; 0x22
 8007446:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	2200      	movs	r2, #0
 800744e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007450:	f7fb fb14 	bl	8002a7c <HAL_GetTick>
 8007454:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	88fa      	ldrh	r2, [r7, #6]
 800745a:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	88fa      	ldrh	r2, [r7, #6]
 8007462:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	689b      	ldr	r3, [r3, #8]
 800746a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800746e:	d10e      	bne.n	800748e <HAL_UART_Receive+0x80>
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	691b      	ldr	r3, [r3, #16]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d105      	bne.n	8007484 <HAL_UART_Receive+0x76>
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800747e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007482:	e02d      	b.n	80074e0 <HAL_UART_Receive+0xd2>
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	22ff      	movs	r2, #255	; 0xff
 8007488:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800748c:	e028      	b.n	80074e0 <HAL_UART_Receive+0xd2>
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	689b      	ldr	r3, [r3, #8]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d10d      	bne.n	80074b2 <HAL_UART_Receive+0xa4>
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	691b      	ldr	r3, [r3, #16]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d104      	bne.n	80074a8 <HAL_UART_Receive+0x9a>
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	22ff      	movs	r2, #255	; 0xff
 80074a2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80074a6:	e01b      	b.n	80074e0 <HAL_UART_Receive+0xd2>
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	227f      	movs	r2, #127	; 0x7f
 80074ac:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80074b0:	e016      	b.n	80074e0 <HAL_UART_Receive+0xd2>
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	689b      	ldr	r3, [r3, #8]
 80074b6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80074ba:	d10d      	bne.n	80074d8 <HAL_UART_Receive+0xca>
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	691b      	ldr	r3, [r3, #16]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d104      	bne.n	80074ce <HAL_UART_Receive+0xc0>
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	227f      	movs	r2, #127	; 0x7f
 80074c8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80074cc:	e008      	b.n	80074e0 <HAL_UART_Receive+0xd2>
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	223f      	movs	r2, #63	; 0x3f
 80074d2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80074d6:	e003      	b.n	80074e0 <HAL_UART_Receive+0xd2>
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	2200      	movs	r2, #0
 80074dc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80074e6:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	689b      	ldr	r3, [r3, #8]
 80074ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074f0:	d108      	bne.n	8007504 <HAL_UART_Receive+0xf6>
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	691b      	ldr	r3, [r3, #16]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d104      	bne.n	8007504 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80074fa:	2300      	movs	r3, #0
 80074fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	61bb      	str	r3, [r7, #24]
 8007502:	e003      	b.n	800750c <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8007504:	68bb      	ldr	r3, [r7, #8]
 8007506:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007508:	2300      	movs	r3, #0
 800750a:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800750c:	e032      	b.n	8007574 <HAL_UART_Receive+0x166>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800750e:	683b      	ldr	r3, [r7, #0]
 8007510:	9300      	str	r3, [sp, #0]
 8007512:	697b      	ldr	r3, [r7, #20]
 8007514:	2200      	movs	r2, #0
 8007516:	2120      	movs	r1, #32
 8007518:	68f8      	ldr	r0, [r7, #12]
 800751a:	f000 fb90 	bl	8007c3e <UART_WaitOnFlagUntilTimeout>
 800751e:	4603      	mov	r3, r0
 8007520:	2b00      	cmp	r3, #0
 8007522:	d001      	beq.n	8007528 <HAL_UART_Receive+0x11a>
      {
        return HAL_TIMEOUT;
 8007524:	2303      	movs	r3, #3
 8007526:	e032      	b.n	800758e <HAL_UART_Receive+0x180>
      }
      if (pdata8bits == NULL)
 8007528:	69fb      	ldr	r3, [r7, #28]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d10c      	bne.n	8007548 <HAL_UART_Receive+0x13a>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007534:	b29a      	uxth	r2, r3
 8007536:	8a7b      	ldrh	r3, [r7, #18]
 8007538:	4013      	ands	r3, r2
 800753a:	b29a      	uxth	r2, r3
 800753c:	69bb      	ldr	r3, [r7, #24]
 800753e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007540:	69bb      	ldr	r3, [r7, #24]
 8007542:	3302      	adds	r3, #2
 8007544:	61bb      	str	r3, [r7, #24]
 8007546:	e00c      	b.n	8007562 <HAL_UART_Receive+0x154>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800754e:	b2da      	uxtb	r2, r3
 8007550:	8a7b      	ldrh	r3, [r7, #18]
 8007552:	b2db      	uxtb	r3, r3
 8007554:	4013      	ands	r3, r2
 8007556:	b2da      	uxtb	r2, r3
 8007558:	69fb      	ldr	r3, [r7, #28]
 800755a:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800755c:	69fb      	ldr	r3, [r7, #28]
 800755e:	3301      	adds	r3, #1
 8007560:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007568:	b29b      	uxth	r3, r3
 800756a:	3b01      	subs	r3, #1
 800756c:	b29a      	uxth	r2, r3
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800757a:	b29b      	uxth	r3, r3
 800757c:	2b00      	cmp	r3, #0
 800757e:	d1c6      	bne.n	800750e <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	2220      	movs	r2, #32
 8007584:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8007588:	2300      	movs	r3, #0
 800758a:	e000      	b.n	800758e <HAL_UART_Receive+0x180>
  }
  else
  {
    return HAL_BUSY;
 800758c:	2302      	movs	r3, #2
  }
}
 800758e:	4618      	mov	r0, r3
 8007590:	3720      	adds	r7, #32
 8007592:	46bd      	mov	sp, r7
 8007594:	bd80      	pop	{r7, pc}
	...

08007598 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b088      	sub	sp, #32
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80075a0:	2300      	movs	r3, #0
 80075a2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	689a      	ldr	r2, [r3, #8]
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	691b      	ldr	r3, [r3, #16]
 80075ac:	431a      	orrs	r2, r3
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	695b      	ldr	r3, [r3, #20]
 80075b2:	431a      	orrs	r2, r3
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	69db      	ldr	r3, [r3, #28]
 80075b8:	4313      	orrs	r3, r2
 80075ba:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	681a      	ldr	r2, [r3, #0]
 80075c2:	4ba6      	ldr	r3, [pc, #664]	; (800785c <UART_SetConfig+0x2c4>)
 80075c4:	4013      	ands	r3, r2
 80075c6:	687a      	ldr	r2, [r7, #4]
 80075c8:	6812      	ldr	r2, [r2, #0]
 80075ca:	6979      	ldr	r1, [r7, #20]
 80075cc:	430b      	orrs	r3, r1
 80075ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	685b      	ldr	r3, [r3, #4]
 80075d6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	68da      	ldr	r2, [r3, #12]
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	430a      	orrs	r2, r1
 80075e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	699b      	ldr	r3, [r3, #24]
 80075ea:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	6a1b      	ldr	r3, [r3, #32]
 80075f0:	697a      	ldr	r2, [r7, #20]
 80075f2:	4313      	orrs	r3, r2
 80075f4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	689b      	ldr	r3, [r3, #8]
 80075fc:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	697a      	ldr	r2, [r7, #20]
 8007606:	430a      	orrs	r2, r1
 8007608:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	4a94      	ldr	r2, [pc, #592]	; (8007860 <UART_SetConfig+0x2c8>)
 8007610:	4293      	cmp	r3, r2
 8007612:	d120      	bne.n	8007656 <UART_SetConfig+0xbe>
 8007614:	4b93      	ldr	r3, [pc, #588]	; (8007864 <UART_SetConfig+0x2cc>)
 8007616:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800761a:	f003 0303 	and.w	r3, r3, #3
 800761e:	2b03      	cmp	r3, #3
 8007620:	d816      	bhi.n	8007650 <UART_SetConfig+0xb8>
 8007622:	a201      	add	r2, pc, #4	; (adr r2, 8007628 <UART_SetConfig+0x90>)
 8007624:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007628:	08007639 	.word	0x08007639
 800762c:	08007645 	.word	0x08007645
 8007630:	0800763f 	.word	0x0800763f
 8007634:	0800764b 	.word	0x0800764b
 8007638:	2301      	movs	r3, #1
 800763a:	77fb      	strb	r3, [r7, #31]
 800763c:	e150      	b.n	80078e0 <UART_SetConfig+0x348>
 800763e:	2302      	movs	r3, #2
 8007640:	77fb      	strb	r3, [r7, #31]
 8007642:	e14d      	b.n	80078e0 <UART_SetConfig+0x348>
 8007644:	2304      	movs	r3, #4
 8007646:	77fb      	strb	r3, [r7, #31]
 8007648:	e14a      	b.n	80078e0 <UART_SetConfig+0x348>
 800764a:	2308      	movs	r3, #8
 800764c:	77fb      	strb	r3, [r7, #31]
 800764e:	e147      	b.n	80078e0 <UART_SetConfig+0x348>
 8007650:	2310      	movs	r3, #16
 8007652:	77fb      	strb	r3, [r7, #31]
 8007654:	e144      	b.n	80078e0 <UART_SetConfig+0x348>
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	4a83      	ldr	r2, [pc, #524]	; (8007868 <UART_SetConfig+0x2d0>)
 800765c:	4293      	cmp	r3, r2
 800765e:	d132      	bne.n	80076c6 <UART_SetConfig+0x12e>
 8007660:	4b80      	ldr	r3, [pc, #512]	; (8007864 <UART_SetConfig+0x2cc>)
 8007662:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007666:	f003 030c 	and.w	r3, r3, #12
 800766a:	2b0c      	cmp	r3, #12
 800766c:	d828      	bhi.n	80076c0 <UART_SetConfig+0x128>
 800766e:	a201      	add	r2, pc, #4	; (adr r2, 8007674 <UART_SetConfig+0xdc>)
 8007670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007674:	080076a9 	.word	0x080076a9
 8007678:	080076c1 	.word	0x080076c1
 800767c:	080076c1 	.word	0x080076c1
 8007680:	080076c1 	.word	0x080076c1
 8007684:	080076b5 	.word	0x080076b5
 8007688:	080076c1 	.word	0x080076c1
 800768c:	080076c1 	.word	0x080076c1
 8007690:	080076c1 	.word	0x080076c1
 8007694:	080076af 	.word	0x080076af
 8007698:	080076c1 	.word	0x080076c1
 800769c:	080076c1 	.word	0x080076c1
 80076a0:	080076c1 	.word	0x080076c1
 80076a4:	080076bb 	.word	0x080076bb
 80076a8:	2300      	movs	r3, #0
 80076aa:	77fb      	strb	r3, [r7, #31]
 80076ac:	e118      	b.n	80078e0 <UART_SetConfig+0x348>
 80076ae:	2302      	movs	r3, #2
 80076b0:	77fb      	strb	r3, [r7, #31]
 80076b2:	e115      	b.n	80078e0 <UART_SetConfig+0x348>
 80076b4:	2304      	movs	r3, #4
 80076b6:	77fb      	strb	r3, [r7, #31]
 80076b8:	e112      	b.n	80078e0 <UART_SetConfig+0x348>
 80076ba:	2308      	movs	r3, #8
 80076bc:	77fb      	strb	r3, [r7, #31]
 80076be:	e10f      	b.n	80078e0 <UART_SetConfig+0x348>
 80076c0:	2310      	movs	r3, #16
 80076c2:	77fb      	strb	r3, [r7, #31]
 80076c4:	e10c      	b.n	80078e0 <UART_SetConfig+0x348>
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	4a68      	ldr	r2, [pc, #416]	; (800786c <UART_SetConfig+0x2d4>)
 80076cc:	4293      	cmp	r3, r2
 80076ce:	d120      	bne.n	8007712 <UART_SetConfig+0x17a>
 80076d0:	4b64      	ldr	r3, [pc, #400]	; (8007864 <UART_SetConfig+0x2cc>)
 80076d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076d6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80076da:	2b30      	cmp	r3, #48	; 0x30
 80076dc:	d013      	beq.n	8007706 <UART_SetConfig+0x16e>
 80076de:	2b30      	cmp	r3, #48	; 0x30
 80076e0:	d814      	bhi.n	800770c <UART_SetConfig+0x174>
 80076e2:	2b20      	cmp	r3, #32
 80076e4:	d009      	beq.n	80076fa <UART_SetConfig+0x162>
 80076e6:	2b20      	cmp	r3, #32
 80076e8:	d810      	bhi.n	800770c <UART_SetConfig+0x174>
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d002      	beq.n	80076f4 <UART_SetConfig+0x15c>
 80076ee:	2b10      	cmp	r3, #16
 80076f0:	d006      	beq.n	8007700 <UART_SetConfig+0x168>
 80076f2:	e00b      	b.n	800770c <UART_SetConfig+0x174>
 80076f4:	2300      	movs	r3, #0
 80076f6:	77fb      	strb	r3, [r7, #31]
 80076f8:	e0f2      	b.n	80078e0 <UART_SetConfig+0x348>
 80076fa:	2302      	movs	r3, #2
 80076fc:	77fb      	strb	r3, [r7, #31]
 80076fe:	e0ef      	b.n	80078e0 <UART_SetConfig+0x348>
 8007700:	2304      	movs	r3, #4
 8007702:	77fb      	strb	r3, [r7, #31]
 8007704:	e0ec      	b.n	80078e0 <UART_SetConfig+0x348>
 8007706:	2308      	movs	r3, #8
 8007708:	77fb      	strb	r3, [r7, #31]
 800770a:	e0e9      	b.n	80078e0 <UART_SetConfig+0x348>
 800770c:	2310      	movs	r3, #16
 800770e:	77fb      	strb	r3, [r7, #31]
 8007710:	e0e6      	b.n	80078e0 <UART_SetConfig+0x348>
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	4a56      	ldr	r2, [pc, #344]	; (8007870 <UART_SetConfig+0x2d8>)
 8007718:	4293      	cmp	r3, r2
 800771a:	d120      	bne.n	800775e <UART_SetConfig+0x1c6>
 800771c:	4b51      	ldr	r3, [pc, #324]	; (8007864 <UART_SetConfig+0x2cc>)
 800771e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007722:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007726:	2bc0      	cmp	r3, #192	; 0xc0
 8007728:	d013      	beq.n	8007752 <UART_SetConfig+0x1ba>
 800772a:	2bc0      	cmp	r3, #192	; 0xc0
 800772c:	d814      	bhi.n	8007758 <UART_SetConfig+0x1c0>
 800772e:	2b80      	cmp	r3, #128	; 0x80
 8007730:	d009      	beq.n	8007746 <UART_SetConfig+0x1ae>
 8007732:	2b80      	cmp	r3, #128	; 0x80
 8007734:	d810      	bhi.n	8007758 <UART_SetConfig+0x1c0>
 8007736:	2b00      	cmp	r3, #0
 8007738:	d002      	beq.n	8007740 <UART_SetConfig+0x1a8>
 800773a:	2b40      	cmp	r3, #64	; 0x40
 800773c:	d006      	beq.n	800774c <UART_SetConfig+0x1b4>
 800773e:	e00b      	b.n	8007758 <UART_SetConfig+0x1c0>
 8007740:	2300      	movs	r3, #0
 8007742:	77fb      	strb	r3, [r7, #31]
 8007744:	e0cc      	b.n	80078e0 <UART_SetConfig+0x348>
 8007746:	2302      	movs	r3, #2
 8007748:	77fb      	strb	r3, [r7, #31]
 800774a:	e0c9      	b.n	80078e0 <UART_SetConfig+0x348>
 800774c:	2304      	movs	r3, #4
 800774e:	77fb      	strb	r3, [r7, #31]
 8007750:	e0c6      	b.n	80078e0 <UART_SetConfig+0x348>
 8007752:	2308      	movs	r3, #8
 8007754:	77fb      	strb	r3, [r7, #31]
 8007756:	e0c3      	b.n	80078e0 <UART_SetConfig+0x348>
 8007758:	2310      	movs	r3, #16
 800775a:	77fb      	strb	r3, [r7, #31]
 800775c:	e0c0      	b.n	80078e0 <UART_SetConfig+0x348>
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	4a44      	ldr	r2, [pc, #272]	; (8007874 <UART_SetConfig+0x2dc>)
 8007764:	4293      	cmp	r3, r2
 8007766:	d125      	bne.n	80077b4 <UART_SetConfig+0x21c>
 8007768:	4b3e      	ldr	r3, [pc, #248]	; (8007864 <UART_SetConfig+0x2cc>)
 800776a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800776e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007772:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007776:	d017      	beq.n	80077a8 <UART_SetConfig+0x210>
 8007778:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800777c:	d817      	bhi.n	80077ae <UART_SetConfig+0x216>
 800777e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007782:	d00b      	beq.n	800779c <UART_SetConfig+0x204>
 8007784:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007788:	d811      	bhi.n	80077ae <UART_SetConfig+0x216>
 800778a:	2b00      	cmp	r3, #0
 800778c:	d003      	beq.n	8007796 <UART_SetConfig+0x1fe>
 800778e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007792:	d006      	beq.n	80077a2 <UART_SetConfig+0x20a>
 8007794:	e00b      	b.n	80077ae <UART_SetConfig+0x216>
 8007796:	2300      	movs	r3, #0
 8007798:	77fb      	strb	r3, [r7, #31]
 800779a:	e0a1      	b.n	80078e0 <UART_SetConfig+0x348>
 800779c:	2302      	movs	r3, #2
 800779e:	77fb      	strb	r3, [r7, #31]
 80077a0:	e09e      	b.n	80078e0 <UART_SetConfig+0x348>
 80077a2:	2304      	movs	r3, #4
 80077a4:	77fb      	strb	r3, [r7, #31]
 80077a6:	e09b      	b.n	80078e0 <UART_SetConfig+0x348>
 80077a8:	2308      	movs	r3, #8
 80077aa:	77fb      	strb	r3, [r7, #31]
 80077ac:	e098      	b.n	80078e0 <UART_SetConfig+0x348>
 80077ae:	2310      	movs	r3, #16
 80077b0:	77fb      	strb	r3, [r7, #31]
 80077b2:	e095      	b.n	80078e0 <UART_SetConfig+0x348>
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	4a2f      	ldr	r2, [pc, #188]	; (8007878 <UART_SetConfig+0x2e0>)
 80077ba:	4293      	cmp	r3, r2
 80077bc:	d125      	bne.n	800780a <UART_SetConfig+0x272>
 80077be:	4b29      	ldr	r3, [pc, #164]	; (8007864 <UART_SetConfig+0x2cc>)
 80077c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80077c4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80077c8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80077cc:	d017      	beq.n	80077fe <UART_SetConfig+0x266>
 80077ce:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80077d2:	d817      	bhi.n	8007804 <UART_SetConfig+0x26c>
 80077d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80077d8:	d00b      	beq.n	80077f2 <UART_SetConfig+0x25a>
 80077da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80077de:	d811      	bhi.n	8007804 <UART_SetConfig+0x26c>
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d003      	beq.n	80077ec <UART_SetConfig+0x254>
 80077e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80077e8:	d006      	beq.n	80077f8 <UART_SetConfig+0x260>
 80077ea:	e00b      	b.n	8007804 <UART_SetConfig+0x26c>
 80077ec:	2301      	movs	r3, #1
 80077ee:	77fb      	strb	r3, [r7, #31]
 80077f0:	e076      	b.n	80078e0 <UART_SetConfig+0x348>
 80077f2:	2302      	movs	r3, #2
 80077f4:	77fb      	strb	r3, [r7, #31]
 80077f6:	e073      	b.n	80078e0 <UART_SetConfig+0x348>
 80077f8:	2304      	movs	r3, #4
 80077fa:	77fb      	strb	r3, [r7, #31]
 80077fc:	e070      	b.n	80078e0 <UART_SetConfig+0x348>
 80077fe:	2308      	movs	r3, #8
 8007800:	77fb      	strb	r3, [r7, #31]
 8007802:	e06d      	b.n	80078e0 <UART_SetConfig+0x348>
 8007804:	2310      	movs	r3, #16
 8007806:	77fb      	strb	r3, [r7, #31]
 8007808:	e06a      	b.n	80078e0 <UART_SetConfig+0x348>
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	4a1b      	ldr	r2, [pc, #108]	; (800787c <UART_SetConfig+0x2e4>)
 8007810:	4293      	cmp	r3, r2
 8007812:	d138      	bne.n	8007886 <UART_SetConfig+0x2ee>
 8007814:	4b13      	ldr	r3, [pc, #76]	; (8007864 <UART_SetConfig+0x2cc>)
 8007816:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800781a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800781e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007822:	d017      	beq.n	8007854 <UART_SetConfig+0x2bc>
 8007824:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007828:	d82a      	bhi.n	8007880 <UART_SetConfig+0x2e8>
 800782a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800782e:	d00b      	beq.n	8007848 <UART_SetConfig+0x2b0>
 8007830:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007834:	d824      	bhi.n	8007880 <UART_SetConfig+0x2e8>
 8007836:	2b00      	cmp	r3, #0
 8007838:	d003      	beq.n	8007842 <UART_SetConfig+0x2aa>
 800783a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800783e:	d006      	beq.n	800784e <UART_SetConfig+0x2b6>
 8007840:	e01e      	b.n	8007880 <UART_SetConfig+0x2e8>
 8007842:	2300      	movs	r3, #0
 8007844:	77fb      	strb	r3, [r7, #31]
 8007846:	e04b      	b.n	80078e0 <UART_SetConfig+0x348>
 8007848:	2302      	movs	r3, #2
 800784a:	77fb      	strb	r3, [r7, #31]
 800784c:	e048      	b.n	80078e0 <UART_SetConfig+0x348>
 800784e:	2304      	movs	r3, #4
 8007850:	77fb      	strb	r3, [r7, #31]
 8007852:	e045      	b.n	80078e0 <UART_SetConfig+0x348>
 8007854:	2308      	movs	r3, #8
 8007856:	77fb      	strb	r3, [r7, #31]
 8007858:	e042      	b.n	80078e0 <UART_SetConfig+0x348>
 800785a:	bf00      	nop
 800785c:	efff69f3 	.word	0xefff69f3
 8007860:	40011000 	.word	0x40011000
 8007864:	40023800 	.word	0x40023800
 8007868:	40004400 	.word	0x40004400
 800786c:	40004800 	.word	0x40004800
 8007870:	40004c00 	.word	0x40004c00
 8007874:	40005000 	.word	0x40005000
 8007878:	40011400 	.word	0x40011400
 800787c:	40007800 	.word	0x40007800
 8007880:	2310      	movs	r3, #16
 8007882:	77fb      	strb	r3, [r7, #31]
 8007884:	e02c      	b.n	80078e0 <UART_SetConfig+0x348>
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	4a72      	ldr	r2, [pc, #456]	; (8007a54 <UART_SetConfig+0x4bc>)
 800788c:	4293      	cmp	r3, r2
 800788e:	d125      	bne.n	80078dc <UART_SetConfig+0x344>
 8007890:	4b71      	ldr	r3, [pc, #452]	; (8007a58 <UART_SetConfig+0x4c0>)
 8007892:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007896:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800789a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800789e:	d017      	beq.n	80078d0 <UART_SetConfig+0x338>
 80078a0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80078a4:	d817      	bhi.n	80078d6 <UART_SetConfig+0x33e>
 80078a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80078aa:	d00b      	beq.n	80078c4 <UART_SetConfig+0x32c>
 80078ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80078b0:	d811      	bhi.n	80078d6 <UART_SetConfig+0x33e>
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d003      	beq.n	80078be <UART_SetConfig+0x326>
 80078b6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80078ba:	d006      	beq.n	80078ca <UART_SetConfig+0x332>
 80078bc:	e00b      	b.n	80078d6 <UART_SetConfig+0x33e>
 80078be:	2300      	movs	r3, #0
 80078c0:	77fb      	strb	r3, [r7, #31]
 80078c2:	e00d      	b.n	80078e0 <UART_SetConfig+0x348>
 80078c4:	2302      	movs	r3, #2
 80078c6:	77fb      	strb	r3, [r7, #31]
 80078c8:	e00a      	b.n	80078e0 <UART_SetConfig+0x348>
 80078ca:	2304      	movs	r3, #4
 80078cc:	77fb      	strb	r3, [r7, #31]
 80078ce:	e007      	b.n	80078e0 <UART_SetConfig+0x348>
 80078d0:	2308      	movs	r3, #8
 80078d2:	77fb      	strb	r3, [r7, #31]
 80078d4:	e004      	b.n	80078e0 <UART_SetConfig+0x348>
 80078d6:	2310      	movs	r3, #16
 80078d8:	77fb      	strb	r3, [r7, #31]
 80078da:	e001      	b.n	80078e0 <UART_SetConfig+0x348>
 80078dc:	2310      	movs	r3, #16
 80078de:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	69db      	ldr	r3, [r3, #28]
 80078e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80078e8:	d15b      	bne.n	80079a2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80078ea:	7ffb      	ldrb	r3, [r7, #31]
 80078ec:	2b08      	cmp	r3, #8
 80078ee:	d828      	bhi.n	8007942 <UART_SetConfig+0x3aa>
 80078f0:	a201      	add	r2, pc, #4	; (adr r2, 80078f8 <UART_SetConfig+0x360>)
 80078f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078f6:	bf00      	nop
 80078f8:	0800791d 	.word	0x0800791d
 80078fc:	08007925 	.word	0x08007925
 8007900:	0800792d 	.word	0x0800792d
 8007904:	08007943 	.word	0x08007943
 8007908:	08007933 	.word	0x08007933
 800790c:	08007943 	.word	0x08007943
 8007910:	08007943 	.word	0x08007943
 8007914:	08007943 	.word	0x08007943
 8007918:	0800793b 	.word	0x0800793b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800791c:	f7fd f946 	bl	8004bac <HAL_RCC_GetPCLK1Freq>
 8007920:	61b8      	str	r0, [r7, #24]
        break;
 8007922:	e013      	b.n	800794c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007924:	f7fd f956 	bl	8004bd4 <HAL_RCC_GetPCLK2Freq>
 8007928:	61b8      	str	r0, [r7, #24]
        break;
 800792a:	e00f      	b.n	800794c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800792c:	4b4b      	ldr	r3, [pc, #300]	; (8007a5c <UART_SetConfig+0x4c4>)
 800792e:	61bb      	str	r3, [r7, #24]
        break;
 8007930:	e00c      	b.n	800794c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007932:	f7fd f829 	bl	8004988 <HAL_RCC_GetSysClockFreq>
 8007936:	61b8      	str	r0, [r7, #24]
        break;
 8007938:	e008      	b.n	800794c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800793a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800793e:	61bb      	str	r3, [r7, #24]
        break;
 8007940:	e004      	b.n	800794c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8007942:	2300      	movs	r3, #0
 8007944:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007946:	2301      	movs	r3, #1
 8007948:	77bb      	strb	r3, [r7, #30]
        break;
 800794a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800794c:	69bb      	ldr	r3, [r7, #24]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d074      	beq.n	8007a3c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007952:	69bb      	ldr	r3, [r7, #24]
 8007954:	005a      	lsls	r2, r3, #1
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	685b      	ldr	r3, [r3, #4]
 800795a:	085b      	lsrs	r3, r3, #1
 800795c:	441a      	add	r2, r3
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	685b      	ldr	r3, [r3, #4]
 8007962:	fbb2 f3f3 	udiv	r3, r2, r3
 8007966:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007968:	693b      	ldr	r3, [r7, #16]
 800796a:	2b0f      	cmp	r3, #15
 800796c:	d916      	bls.n	800799c <UART_SetConfig+0x404>
 800796e:	693b      	ldr	r3, [r7, #16]
 8007970:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007974:	d212      	bcs.n	800799c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007976:	693b      	ldr	r3, [r7, #16]
 8007978:	b29b      	uxth	r3, r3
 800797a:	f023 030f 	bic.w	r3, r3, #15
 800797e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007980:	693b      	ldr	r3, [r7, #16]
 8007982:	085b      	lsrs	r3, r3, #1
 8007984:	b29b      	uxth	r3, r3
 8007986:	f003 0307 	and.w	r3, r3, #7
 800798a:	b29a      	uxth	r2, r3
 800798c:	89fb      	ldrh	r3, [r7, #14]
 800798e:	4313      	orrs	r3, r2
 8007990:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	89fa      	ldrh	r2, [r7, #14]
 8007998:	60da      	str	r2, [r3, #12]
 800799a:	e04f      	b.n	8007a3c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800799c:	2301      	movs	r3, #1
 800799e:	77bb      	strb	r3, [r7, #30]
 80079a0:	e04c      	b.n	8007a3c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80079a2:	7ffb      	ldrb	r3, [r7, #31]
 80079a4:	2b08      	cmp	r3, #8
 80079a6:	d828      	bhi.n	80079fa <UART_SetConfig+0x462>
 80079a8:	a201      	add	r2, pc, #4	; (adr r2, 80079b0 <UART_SetConfig+0x418>)
 80079aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079ae:	bf00      	nop
 80079b0:	080079d5 	.word	0x080079d5
 80079b4:	080079dd 	.word	0x080079dd
 80079b8:	080079e5 	.word	0x080079e5
 80079bc:	080079fb 	.word	0x080079fb
 80079c0:	080079eb 	.word	0x080079eb
 80079c4:	080079fb 	.word	0x080079fb
 80079c8:	080079fb 	.word	0x080079fb
 80079cc:	080079fb 	.word	0x080079fb
 80079d0:	080079f3 	.word	0x080079f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80079d4:	f7fd f8ea 	bl	8004bac <HAL_RCC_GetPCLK1Freq>
 80079d8:	61b8      	str	r0, [r7, #24]
        break;
 80079da:	e013      	b.n	8007a04 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80079dc:	f7fd f8fa 	bl	8004bd4 <HAL_RCC_GetPCLK2Freq>
 80079e0:	61b8      	str	r0, [r7, #24]
        break;
 80079e2:	e00f      	b.n	8007a04 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80079e4:	4b1d      	ldr	r3, [pc, #116]	; (8007a5c <UART_SetConfig+0x4c4>)
 80079e6:	61bb      	str	r3, [r7, #24]
        break;
 80079e8:	e00c      	b.n	8007a04 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80079ea:	f7fc ffcd 	bl	8004988 <HAL_RCC_GetSysClockFreq>
 80079ee:	61b8      	str	r0, [r7, #24]
        break;
 80079f0:	e008      	b.n	8007a04 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80079f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80079f6:	61bb      	str	r3, [r7, #24]
        break;
 80079f8:	e004      	b.n	8007a04 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80079fa:	2300      	movs	r3, #0
 80079fc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80079fe:	2301      	movs	r3, #1
 8007a00:	77bb      	strb	r3, [r7, #30]
        break;
 8007a02:	bf00      	nop
    }

    if (pclk != 0U)
 8007a04:	69bb      	ldr	r3, [r7, #24]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d018      	beq.n	8007a3c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	685b      	ldr	r3, [r3, #4]
 8007a0e:	085a      	lsrs	r2, r3, #1
 8007a10:	69bb      	ldr	r3, [r7, #24]
 8007a12:	441a      	add	r2, r3
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	685b      	ldr	r3, [r3, #4]
 8007a18:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a1c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a1e:	693b      	ldr	r3, [r7, #16]
 8007a20:	2b0f      	cmp	r3, #15
 8007a22:	d909      	bls.n	8007a38 <UART_SetConfig+0x4a0>
 8007a24:	693b      	ldr	r3, [r7, #16]
 8007a26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a2a:	d205      	bcs.n	8007a38 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007a2c:	693b      	ldr	r3, [r7, #16]
 8007a2e:	b29a      	uxth	r2, r3
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	60da      	str	r2, [r3, #12]
 8007a36:	e001      	b.n	8007a3c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007a38:	2301      	movs	r3, #1
 8007a3a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2200      	movs	r2, #0
 8007a40:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2200      	movs	r2, #0
 8007a46:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007a48:	7fbb      	ldrb	r3, [r7, #30]
}
 8007a4a:	4618      	mov	r0, r3
 8007a4c:	3720      	adds	r7, #32
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	bd80      	pop	{r7, pc}
 8007a52:	bf00      	nop
 8007a54:	40007c00 	.word	0x40007c00
 8007a58:	40023800 	.word	0x40023800
 8007a5c:	00f42400 	.word	0x00f42400

08007a60 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007a60:	b480      	push	{r7}
 8007a62:	b083      	sub	sp, #12
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a6c:	f003 0301 	and.w	r3, r3, #1
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d00a      	beq.n	8007a8a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	685b      	ldr	r3, [r3, #4]
 8007a7a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	430a      	orrs	r2, r1
 8007a88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a8e:	f003 0302 	and.w	r3, r3, #2
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d00a      	beq.n	8007aac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	685b      	ldr	r3, [r3, #4]
 8007a9c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	430a      	orrs	r2, r1
 8007aaa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ab0:	f003 0304 	and.w	r3, r3, #4
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d00a      	beq.n	8007ace <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	685b      	ldr	r3, [r3, #4]
 8007abe:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	430a      	orrs	r2, r1
 8007acc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ad2:	f003 0308 	and.w	r3, r3, #8
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d00a      	beq.n	8007af0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	685b      	ldr	r3, [r3, #4]
 8007ae0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	430a      	orrs	r2, r1
 8007aee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007af4:	f003 0310 	and.w	r3, r3, #16
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d00a      	beq.n	8007b12 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	689b      	ldr	r3, [r3, #8]
 8007b02:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	430a      	orrs	r2, r1
 8007b10:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b16:	f003 0320 	and.w	r3, r3, #32
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d00a      	beq.n	8007b34 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	689b      	ldr	r3, [r3, #8]
 8007b24:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	430a      	orrs	r2, r1
 8007b32:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d01a      	beq.n	8007b76 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	685b      	ldr	r3, [r3, #4]
 8007b46:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	430a      	orrs	r2, r1
 8007b54:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b5a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007b5e:	d10a      	bne.n	8007b76 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	685b      	ldr	r3, [r3, #4]
 8007b66:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	430a      	orrs	r2, r1
 8007b74:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d00a      	beq.n	8007b98 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	685b      	ldr	r3, [r3, #4]
 8007b88:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	430a      	orrs	r2, r1
 8007b96:	605a      	str	r2, [r3, #4]
  }
}
 8007b98:	bf00      	nop
 8007b9a:	370c      	adds	r7, #12
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba2:	4770      	bx	lr

08007ba4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b086      	sub	sp, #24
 8007ba8:	af02      	add	r7, sp, #8
 8007baa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2200      	movs	r2, #0
 8007bb0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007bb4:	f7fa ff62 	bl	8002a7c <HAL_GetTick>
 8007bb8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	f003 0308 	and.w	r3, r3, #8
 8007bc4:	2b08      	cmp	r3, #8
 8007bc6:	d10e      	bne.n	8007be6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007bc8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007bcc:	9300      	str	r3, [sp, #0]
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007bd6:	6878      	ldr	r0, [r7, #4]
 8007bd8:	f000 f831 	bl	8007c3e <UART_WaitOnFlagUntilTimeout>
 8007bdc:	4603      	mov	r3, r0
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d001      	beq.n	8007be6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007be2:	2303      	movs	r3, #3
 8007be4:	e027      	b.n	8007c36 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	f003 0304 	and.w	r3, r3, #4
 8007bf0:	2b04      	cmp	r3, #4
 8007bf2:	d10e      	bne.n	8007c12 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007bf4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007bf8:	9300      	str	r3, [sp, #0]
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007c02:	6878      	ldr	r0, [r7, #4]
 8007c04:	f000 f81b 	bl	8007c3e <UART_WaitOnFlagUntilTimeout>
 8007c08:	4603      	mov	r3, r0
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d001      	beq.n	8007c12 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007c0e:	2303      	movs	r3, #3
 8007c10:	e011      	b.n	8007c36 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2220      	movs	r2, #32
 8007c16:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2220      	movs	r2, #32
 8007c1c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2200      	movs	r2, #0
 8007c24:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	2200      	movs	r2, #0
 8007c2a:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2200      	movs	r2, #0
 8007c30:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8007c34:	2300      	movs	r3, #0
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	3710      	adds	r7, #16
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bd80      	pop	{r7, pc}

08007c3e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007c3e:	b580      	push	{r7, lr}
 8007c40:	b09c      	sub	sp, #112	; 0x70
 8007c42:	af00      	add	r7, sp, #0
 8007c44:	60f8      	str	r0, [r7, #12]
 8007c46:	60b9      	str	r1, [r7, #8]
 8007c48:	603b      	str	r3, [r7, #0]
 8007c4a:	4613      	mov	r3, r2
 8007c4c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c4e:	e0a7      	b.n	8007da0 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c50:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007c52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c56:	f000 80a3 	beq.w	8007da0 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c5a:	f7fa ff0f 	bl	8002a7c <HAL_GetTick>
 8007c5e:	4602      	mov	r2, r0
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	1ad3      	subs	r3, r2, r3
 8007c64:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007c66:	429a      	cmp	r2, r3
 8007c68:	d302      	bcc.n	8007c70 <UART_WaitOnFlagUntilTimeout+0x32>
 8007c6a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d13f      	bne.n	8007cf0 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c76:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007c78:	e853 3f00 	ldrex	r3, [r3]
 8007c7c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007c7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c80:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007c84:	667b      	str	r3, [r7, #100]	; 0x64
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	461a      	mov	r2, r3
 8007c8c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007c8e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007c90:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c92:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007c94:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007c96:	e841 2300 	strex	r3, r2, [r1]
 8007c9a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007c9c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d1e6      	bne.n	8007c70 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	3308      	adds	r3, #8
 8007ca8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007caa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007cac:	e853 3f00 	ldrex	r3, [r3]
 8007cb0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007cb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cb4:	f023 0301 	bic.w	r3, r3, #1
 8007cb8:	663b      	str	r3, [r7, #96]	; 0x60
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	3308      	adds	r3, #8
 8007cc0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007cc2:	64ba      	str	r2, [r7, #72]	; 0x48
 8007cc4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cc6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007cc8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007cca:	e841 2300 	strex	r3, r2, [r1]
 8007cce:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007cd0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d1e5      	bne.n	8007ca2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	2220      	movs	r2, #32
 8007cda:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	2220      	movs	r2, #32
 8007ce0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8007cec:	2303      	movs	r3, #3
 8007cee:	e068      	b.n	8007dc2 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	f003 0304 	and.w	r3, r3, #4
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d050      	beq.n	8007da0 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	69db      	ldr	r3, [r3, #28]
 8007d04:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007d08:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d0c:	d148      	bne.n	8007da0 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007d16:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d20:	e853 3f00 	ldrex	r3, [r3]
 8007d24:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d28:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007d2c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	461a      	mov	r2, r3
 8007d34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d36:	637b      	str	r3, [r7, #52]	; 0x34
 8007d38:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d3a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007d3c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007d3e:	e841 2300 	strex	r3, r2, [r1]
 8007d42:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007d44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d1e6      	bne.n	8007d18 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	3308      	adds	r3, #8
 8007d50:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d52:	697b      	ldr	r3, [r7, #20]
 8007d54:	e853 3f00 	ldrex	r3, [r3]
 8007d58:	613b      	str	r3, [r7, #16]
   return(result);
 8007d5a:	693b      	ldr	r3, [r7, #16]
 8007d5c:	f023 0301 	bic.w	r3, r3, #1
 8007d60:	66bb      	str	r3, [r7, #104]	; 0x68
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	3308      	adds	r3, #8
 8007d68:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007d6a:	623a      	str	r2, [r7, #32]
 8007d6c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d6e:	69f9      	ldr	r1, [r7, #28]
 8007d70:	6a3a      	ldr	r2, [r7, #32]
 8007d72:	e841 2300 	strex	r3, r2, [r1]
 8007d76:	61bb      	str	r3, [r7, #24]
   return(result);
 8007d78:	69bb      	ldr	r3, [r7, #24]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d1e5      	bne.n	8007d4a <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	2220      	movs	r2, #32
 8007d82:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	2220      	movs	r2, #32
 8007d88:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	2220      	movs	r2, #32
 8007d90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	2200      	movs	r2, #0
 8007d98:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8007d9c:	2303      	movs	r3, #3
 8007d9e:	e010      	b.n	8007dc2 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	69da      	ldr	r2, [r3, #28]
 8007da6:	68bb      	ldr	r3, [r7, #8]
 8007da8:	4013      	ands	r3, r2
 8007daa:	68ba      	ldr	r2, [r7, #8]
 8007dac:	429a      	cmp	r2, r3
 8007dae:	bf0c      	ite	eq
 8007db0:	2301      	moveq	r3, #1
 8007db2:	2300      	movne	r3, #0
 8007db4:	b2db      	uxtb	r3, r3
 8007db6:	461a      	mov	r2, r3
 8007db8:	79fb      	ldrb	r3, [r7, #7]
 8007dba:	429a      	cmp	r2, r3
 8007dbc:	f43f af48 	beq.w	8007c50 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007dc0:	2300      	movs	r3, #0
}
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	3770      	adds	r7, #112	; 0x70
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bd80      	pop	{r7, pc}
	...

08007dcc <__errno>:
 8007dcc:	4b01      	ldr	r3, [pc, #4]	; (8007dd4 <__errno+0x8>)
 8007dce:	6818      	ldr	r0, [r3, #0]
 8007dd0:	4770      	bx	lr
 8007dd2:	bf00      	nop
 8007dd4:	20000018 	.word	0x20000018

08007dd8 <__libc_init_array>:
 8007dd8:	b570      	push	{r4, r5, r6, lr}
 8007dda:	4d0d      	ldr	r5, [pc, #52]	; (8007e10 <__libc_init_array+0x38>)
 8007ddc:	4c0d      	ldr	r4, [pc, #52]	; (8007e14 <__libc_init_array+0x3c>)
 8007dde:	1b64      	subs	r4, r4, r5
 8007de0:	10a4      	asrs	r4, r4, #2
 8007de2:	2600      	movs	r6, #0
 8007de4:	42a6      	cmp	r6, r4
 8007de6:	d109      	bne.n	8007dfc <__libc_init_array+0x24>
 8007de8:	4d0b      	ldr	r5, [pc, #44]	; (8007e18 <__libc_init_array+0x40>)
 8007dea:	4c0c      	ldr	r4, [pc, #48]	; (8007e1c <__libc_init_array+0x44>)
 8007dec:	f000 ffbc 	bl	8008d68 <_init>
 8007df0:	1b64      	subs	r4, r4, r5
 8007df2:	10a4      	asrs	r4, r4, #2
 8007df4:	2600      	movs	r6, #0
 8007df6:	42a6      	cmp	r6, r4
 8007df8:	d105      	bne.n	8007e06 <__libc_init_array+0x2e>
 8007dfa:	bd70      	pop	{r4, r5, r6, pc}
 8007dfc:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e00:	4798      	blx	r3
 8007e02:	3601      	adds	r6, #1
 8007e04:	e7ee      	b.n	8007de4 <__libc_init_array+0xc>
 8007e06:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e0a:	4798      	blx	r3
 8007e0c:	3601      	adds	r6, #1
 8007e0e:	e7f2      	b.n	8007df6 <__libc_init_array+0x1e>
 8007e10:	08008e6c 	.word	0x08008e6c
 8007e14:	08008e6c 	.word	0x08008e6c
 8007e18:	08008e6c 	.word	0x08008e6c
 8007e1c:	08008e70 	.word	0x08008e70

08007e20 <memcpy>:
 8007e20:	440a      	add	r2, r1
 8007e22:	4291      	cmp	r1, r2
 8007e24:	f100 33ff 	add.w	r3, r0, #4294967295
 8007e28:	d100      	bne.n	8007e2c <memcpy+0xc>
 8007e2a:	4770      	bx	lr
 8007e2c:	b510      	push	{r4, lr}
 8007e2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e32:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007e36:	4291      	cmp	r1, r2
 8007e38:	d1f9      	bne.n	8007e2e <memcpy+0xe>
 8007e3a:	bd10      	pop	{r4, pc}

08007e3c <memset>:
 8007e3c:	4402      	add	r2, r0
 8007e3e:	4603      	mov	r3, r0
 8007e40:	4293      	cmp	r3, r2
 8007e42:	d100      	bne.n	8007e46 <memset+0xa>
 8007e44:	4770      	bx	lr
 8007e46:	f803 1b01 	strb.w	r1, [r3], #1
 8007e4a:	e7f9      	b.n	8007e40 <memset+0x4>

08007e4c <iprintf>:
 8007e4c:	b40f      	push	{r0, r1, r2, r3}
 8007e4e:	4b0a      	ldr	r3, [pc, #40]	; (8007e78 <iprintf+0x2c>)
 8007e50:	b513      	push	{r0, r1, r4, lr}
 8007e52:	681c      	ldr	r4, [r3, #0]
 8007e54:	b124      	cbz	r4, 8007e60 <iprintf+0x14>
 8007e56:	69a3      	ldr	r3, [r4, #24]
 8007e58:	b913      	cbnz	r3, 8007e60 <iprintf+0x14>
 8007e5a:	4620      	mov	r0, r4
 8007e5c:	f000 f866 	bl	8007f2c <__sinit>
 8007e60:	ab05      	add	r3, sp, #20
 8007e62:	9a04      	ldr	r2, [sp, #16]
 8007e64:	68a1      	ldr	r1, [r4, #8]
 8007e66:	9301      	str	r3, [sp, #4]
 8007e68:	4620      	mov	r0, r4
 8007e6a:	f000 f9bd 	bl	80081e8 <_vfiprintf_r>
 8007e6e:	b002      	add	sp, #8
 8007e70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e74:	b004      	add	sp, #16
 8007e76:	4770      	bx	lr
 8007e78:	20000018 	.word	0x20000018

08007e7c <std>:
 8007e7c:	2300      	movs	r3, #0
 8007e7e:	b510      	push	{r4, lr}
 8007e80:	4604      	mov	r4, r0
 8007e82:	e9c0 3300 	strd	r3, r3, [r0]
 8007e86:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007e8a:	6083      	str	r3, [r0, #8]
 8007e8c:	8181      	strh	r1, [r0, #12]
 8007e8e:	6643      	str	r3, [r0, #100]	; 0x64
 8007e90:	81c2      	strh	r2, [r0, #14]
 8007e92:	6183      	str	r3, [r0, #24]
 8007e94:	4619      	mov	r1, r3
 8007e96:	2208      	movs	r2, #8
 8007e98:	305c      	adds	r0, #92	; 0x5c
 8007e9a:	f7ff ffcf 	bl	8007e3c <memset>
 8007e9e:	4b05      	ldr	r3, [pc, #20]	; (8007eb4 <std+0x38>)
 8007ea0:	6263      	str	r3, [r4, #36]	; 0x24
 8007ea2:	4b05      	ldr	r3, [pc, #20]	; (8007eb8 <std+0x3c>)
 8007ea4:	62a3      	str	r3, [r4, #40]	; 0x28
 8007ea6:	4b05      	ldr	r3, [pc, #20]	; (8007ebc <std+0x40>)
 8007ea8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007eaa:	4b05      	ldr	r3, [pc, #20]	; (8007ec0 <std+0x44>)
 8007eac:	6224      	str	r4, [r4, #32]
 8007eae:	6323      	str	r3, [r4, #48]	; 0x30
 8007eb0:	bd10      	pop	{r4, pc}
 8007eb2:	bf00      	nop
 8007eb4:	08008791 	.word	0x08008791
 8007eb8:	080087b3 	.word	0x080087b3
 8007ebc:	080087eb 	.word	0x080087eb
 8007ec0:	0800880f 	.word	0x0800880f

08007ec4 <_cleanup_r>:
 8007ec4:	4901      	ldr	r1, [pc, #4]	; (8007ecc <_cleanup_r+0x8>)
 8007ec6:	f000 b8af 	b.w	8008028 <_fwalk_reent>
 8007eca:	bf00      	nop
 8007ecc:	08008ae9 	.word	0x08008ae9

08007ed0 <__sfmoreglue>:
 8007ed0:	b570      	push	{r4, r5, r6, lr}
 8007ed2:	2268      	movs	r2, #104	; 0x68
 8007ed4:	1e4d      	subs	r5, r1, #1
 8007ed6:	4355      	muls	r5, r2
 8007ed8:	460e      	mov	r6, r1
 8007eda:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007ede:	f000 f8e5 	bl	80080ac <_malloc_r>
 8007ee2:	4604      	mov	r4, r0
 8007ee4:	b140      	cbz	r0, 8007ef8 <__sfmoreglue+0x28>
 8007ee6:	2100      	movs	r1, #0
 8007ee8:	e9c0 1600 	strd	r1, r6, [r0]
 8007eec:	300c      	adds	r0, #12
 8007eee:	60a0      	str	r0, [r4, #8]
 8007ef0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007ef4:	f7ff ffa2 	bl	8007e3c <memset>
 8007ef8:	4620      	mov	r0, r4
 8007efa:	bd70      	pop	{r4, r5, r6, pc}

08007efc <__sfp_lock_acquire>:
 8007efc:	4801      	ldr	r0, [pc, #4]	; (8007f04 <__sfp_lock_acquire+0x8>)
 8007efe:	f000 b8b3 	b.w	8008068 <__retarget_lock_acquire_recursive>
 8007f02:	bf00      	nop
 8007f04:	20000811 	.word	0x20000811

08007f08 <__sfp_lock_release>:
 8007f08:	4801      	ldr	r0, [pc, #4]	; (8007f10 <__sfp_lock_release+0x8>)
 8007f0a:	f000 b8ae 	b.w	800806a <__retarget_lock_release_recursive>
 8007f0e:	bf00      	nop
 8007f10:	20000811 	.word	0x20000811

08007f14 <__sinit_lock_acquire>:
 8007f14:	4801      	ldr	r0, [pc, #4]	; (8007f1c <__sinit_lock_acquire+0x8>)
 8007f16:	f000 b8a7 	b.w	8008068 <__retarget_lock_acquire_recursive>
 8007f1a:	bf00      	nop
 8007f1c:	20000812 	.word	0x20000812

08007f20 <__sinit_lock_release>:
 8007f20:	4801      	ldr	r0, [pc, #4]	; (8007f28 <__sinit_lock_release+0x8>)
 8007f22:	f000 b8a2 	b.w	800806a <__retarget_lock_release_recursive>
 8007f26:	bf00      	nop
 8007f28:	20000812 	.word	0x20000812

08007f2c <__sinit>:
 8007f2c:	b510      	push	{r4, lr}
 8007f2e:	4604      	mov	r4, r0
 8007f30:	f7ff fff0 	bl	8007f14 <__sinit_lock_acquire>
 8007f34:	69a3      	ldr	r3, [r4, #24]
 8007f36:	b11b      	cbz	r3, 8007f40 <__sinit+0x14>
 8007f38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f3c:	f7ff bff0 	b.w	8007f20 <__sinit_lock_release>
 8007f40:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007f44:	6523      	str	r3, [r4, #80]	; 0x50
 8007f46:	4b13      	ldr	r3, [pc, #76]	; (8007f94 <__sinit+0x68>)
 8007f48:	4a13      	ldr	r2, [pc, #76]	; (8007f98 <__sinit+0x6c>)
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	62a2      	str	r2, [r4, #40]	; 0x28
 8007f4e:	42a3      	cmp	r3, r4
 8007f50:	bf04      	itt	eq
 8007f52:	2301      	moveq	r3, #1
 8007f54:	61a3      	streq	r3, [r4, #24]
 8007f56:	4620      	mov	r0, r4
 8007f58:	f000 f820 	bl	8007f9c <__sfp>
 8007f5c:	6060      	str	r0, [r4, #4]
 8007f5e:	4620      	mov	r0, r4
 8007f60:	f000 f81c 	bl	8007f9c <__sfp>
 8007f64:	60a0      	str	r0, [r4, #8]
 8007f66:	4620      	mov	r0, r4
 8007f68:	f000 f818 	bl	8007f9c <__sfp>
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	60e0      	str	r0, [r4, #12]
 8007f70:	2104      	movs	r1, #4
 8007f72:	6860      	ldr	r0, [r4, #4]
 8007f74:	f7ff ff82 	bl	8007e7c <std>
 8007f78:	68a0      	ldr	r0, [r4, #8]
 8007f7a:	2201      	movs	r2, #1
 8007f7c:	2109      	movs	r1, #9
 8007f7e:	f7ff ff7d 	bl	8007e7c <std>
 8007f82:	68e0      	ldr	r0, [r4, #12]
 8007f84:	2202      	movs	r2, #2
 8007f86:	2112      	movs	r1, #18
 8007f88:	f7ff ff78 	bl	8007e7c <std>
 8007f8c:	2301      	movs	r3, #1
 8007f8e:	61a3      	str	r3, [r4, #24]
 8007f90:	e7d2      	b.n	8007f38 <__sinit+0xc>
 8007f92:	bf00      	nop
 8007f94:	08008dcc 	.word	0x08008dcc
 8007f98:	08007ec5 	.word	0x08007ec5

08007f9c <__sfp>:
 8007f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f9e:	4607      	mov	r7, r0
 8007fa0:	f7ff ffac 	bl	8007efc <__sfp_lock_acquire>
 8007fa4:	4b1e      	ldr	r3, [pc, #120]	; (8008020 <__sfp+0x84>)
 8007fa6:	681e      	ldr	r6, [r3, #0]
 8007fa8:	69b3      	ldr	r3, [r6, #24]
 8007faa:	b913      	cbnz	r3, 8007fb2 <__sfp+0x16>
 8007fac:	4630      	mov	r0, r6
 8007fae:	f7ff ffbd 	bl	8007f2c <__sinit>
 8007fb2:	3648      	adds	r6, #72	; 0x48
 8007fb4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007fb8:	3b01      	subs	r3, #1
 8007fba:	d503      	bpl.n	8007fc4 <__sfp+0x28>
 8007fbc:	6833      	ldr	r3, [r6, #0]
 8007fbe:	b30b      	cbz	r3, 8008004 <__sfp+0x68>
 8007fc0:	6836      	ldr	r6, [r6, #0]
 8007fc2:	e7f7      	b.n	8007fb4 <__sfp+0x18>
 8007fc4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007fc8:	b9d5      	cbnz	r5, 8008000 <__sfp+0x64>
 8007fca:	4b16      	ldr	r3, [pc, #88]	; (8008024 <__sfp+0x88>)
 8007fcc:	60e3      	str	r3, [r4, #12]
 8007fce:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007fd2:	6665      	str	r5, [r4, #100]	; 0x64
 8007fd4:	f000 f847 	bl	8008066 <__retarget_lock_init_recursive>
 8007fd8:	f7ff ff96 	bl	8007f08 <__sfp_lock_release>
 8007fdc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007fe0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007fe4:	6025      	str	r5, [r4, #0]
 8007fe6:	61a5      	str	r5, [r4, #24]
 8007fe8:	2208      	movs	r2, #8
 8007fea:	4629      	mov	r1, r5
 8007fec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007ff0:	f7ff ff24 	bl	8007e3c <memset>
 8007ff4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007ff8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007ffc:	4620      	mov	r0, r4
 8007ffe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008000:	3468      	adds	r4, #104	; 0x68
 8008002:	e7d9      	b.n	8007fb8 <__sfp+0x1c>
 8008004:	2104      	movs	r1, #4
 8008006:	4638      	mov	r0, r7
 8008008:	f7ff ff62 	bl	8007ed0 <__sfmoreglue>
 800800c:	4604      	mov	r4, r0
 800800e:	6030      	str	r0, [r6, #0]
 8008010:	2800      	cmp	r0, #0
 8008012:	d1d5      	bne.n	8007fc0 <__sfp+0x24>
 8008014:	f7ff ff78 	bl	8007f08 <__sfp_lock_release>
 8008018:	230c      	movs	r3, #12
 800801a:	603b      	str	r3, [r7, #0]
 800801c:	e7ee      	b.n	8007ffc <__sfp+0x60>
 800801e:	bf00      	nop
 8008020:	08008dcc 	.word	0x08008dcc
 8008024:	ffff0001 	.word	0xffff0001

08008028 <_fwalk_reent>:
 8008028:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800802c:	4606      	mov	r6, r0
 800802e:	4688      	mov	r8, r1
 8008030:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008034:	2700      	movs	r7, #0
 8008036:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800803a:	f1b9 0901 	subs.w	r9, r9, #1
 800803e:	d505      	bpl.n	800804c <_fwalk_reent+0x24>
 8008040:	6824      	ldr	r4, [r4, #0]
 8008042:	2c00      	cmp	r4, #0
 8008044:	d1f7      	bne.n	8008036 <_fwalk_reent+0xe>
 8008046:	4638      	mov	r0, r7
 8008048:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800804c:	89ab      	ldrh	r3, [r5, #12]
 800804e:	2b01      	cmp	r3, #1
 8008050:	d907      	bls.n	8008062 <_fwalk_reent+0x3a>
 8008052:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008056:	3301      	adds	r3, #1
 8008058:	d003      	beq.n	8008062 <_fwalk_reent+0x3a>
 800805a:	4629      	mov	r1, r5
 800805c:	4630      	mov	r0, r6
 800805e:	47c0      	blx	r8
 8008060:	4307      	orrs	r7, r0
 8008062:	3568      	adds	r5, #104	; 0x68
 8008064:	e7e9      	b.n	800803a <_fwalk_reent+0x12>

08008066 <__retarget_lock_init_recursive>:
 8008066:	4770      	bx	lr

08008068 <__retarget_lock_acquire_recursive>:
 8008068:	4770      	bx	lr

0800806a <__retarget_lock_release_recursive>:
 800806a:	4770      	bx	lr

0800806c <sbrk_aligned>:
 800806c:	b570      	push	{r4, r5, r6, lr}
 800806e:	4e0e      	ldr	r6, [pc, #56]	; (80080a8 <sbrk_aligned+0x3c>)
 8008070:	460c      	mov	r4, r1
 8008072:	6831      	ldr	r1, [r6, #0]
 8008074:	4605      	mov	r5, r0
 8008076:	b911      	cbnz	r1, 800807e <sbrk_aligned+0x12>
 8008078:	f000 fb7a 	bl	8008770 <_sbrk_r>
 800807c:	6030      	str	r0, [r6, #0]
 800807e:	4621      	mov	r1, r4
 8008080:	4628      	mov	r0, r5
 8008082:	f000 fb75 	bl	8008770 <_sbrk_r>
 8008086:	1c43      	adds	r3, r0, #1
 8008088:	d00a      	beq.n	80080a0 <sbrk_aligned+0x34>
 800808a:	1cc4      	adds	r4, r0, #3
 800808c:	f024 0403 	bic.w	r4, r4, #3
 8008090:	42a0      	cmp	r0, r4
 8008092:	d007      	beq.n	80080a4 <sbrk_aligned+0x38>
 8008094:	1a21      	subs	r1, r4, r0
 8008096:	4628      	mov	r0, r5
 8008098:	f000 fb6a 	bl	8008770 <_sbrk_r>
 800809c:	3001      	adds	r0, #1
 800809e:	d101      	bne.n	80080a4 <sbrk_aligned+0x38>
 80080a0:	f04f 34ff 	mov.w	r4, #4294967295
 80080a4:	4620      	mov	r0, r4
 80080a6:	bd70      	pop	{r4, r5, r6, pc}
 80080a8:	20000818 	.word	0x20000818

080080ac <_malloc_r>:
 80080ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080b0:	1ccd      	adds	r5, r1, #3
 80080b2:	f025 0503 	bic.w	r5, r5, #3
 80080b6:	3508      	adds	r5, #8
 80080b8:	2d0c      	cmp	r5, #12
 80080ba:	bf38      	it	cc
 80080bc:	250c      	movcc	r5, #12
 80080be:	2d00      	cmp	r5, #0
 80080c0:	4607      	mov	r7, r0
 80080c2:	db01      	blt.n	80080c8 <_malloc_r+0x1c>
 80080c4:	42a9      	cmp	r1, r5
 80080c6:	d905      	bls.n	80080d4 <_malloc_r+0x28>
 80080c8:	230c      	movs	r3, #12
 80080ca:	603b      	str	r3, [r7, #0]
 80080cc:	2600      	movs	r6, #0
 80080ce:	4630      	mov	r0, r6
 80080d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080d4:	4e2e      	ldr	r6, [pc, #184]	; (8008190 <_malloc_r+0xe4>)
 80080d6:	f000 fdbb 	bl	8008c50 <__malloc_lock>
 80080da:	6833      	ldr	r3, [r6, #0]
 80080dc:	461c      	mov	r4, r3
 80080de:	bb34      	cbnz	r4, 800812e <_malloc_r+0x82>
 80080e0:	4629      	mov	r1, r5
 80080e2:	4638      	mov	r0, r7
 80080e4:	f7ff ffc2 	bl	800806c <sbrk_aligned>
 80080e8:	1c43      	adds	r3, r0, #1
 80080ea:	4604      	mov	r4, r0
 80080ec:	d14d      	bne.n	800818a <_malloc_r+0xde>
 80080ee:	6834      	ldr	r4, [r6, #0]
 80080f0:	4626      	mov	r6, r4
 80080f2:	2e00      	cmp	r6, #0
 80080f4:	d140      	bne.n	8008178 <_malloc_r+0xcc>
 80080f6:	6823      	ldr	r3, [r4, #0]
 80080f8:	4631      	mov	r1, r6
 80080fa:	4638      	mov	r0, r7
 80080fc:	eb04 0803 	add.w	r8, r4, r3
 8008100:	f000 fb36 	bl	8008770 <_sbrk_r>
 8008104:	4580      	cmp	r8, r0
 8008106:	d13a      	bne.n	800817e <_malloc_r+0xd2>
 8008108:	6821      	ldr	r1, [r4, #0]
 800810a:	3503      	adds	r5, #3
 800810c:	1a6d      	subs	r5, r5, r1
 800810e:	f025 0503 	bic.w	r5, r5, #3
 8008112:	3508      	adds	r5, #8
 8008114:	2d0c      	cmp	r5, #12
 8008116:	bf38      	it	cc
 8008118:	250c      	movcc	r5, #12
 800811a:	4629      	mov	r1, r5
 800811c:	4638      	mov	r0, r7
 800811e:	f7ff ffa5 	bl	800806c <sbrk_aligned>
 8008122:	3001      	adds	r0, #1
 8008124:	d02b      	beq.n	800817e <_malloc_r+0xd2>
 8008126:	6823      	ldr	r3, [r4, #0]
 8008128:	442b      	add	r3, r5
 800812a:	6023      	str	r3, [r4, #0]
 800812c:	e00e      	b.n	800814c <_malloc_r+0xa0>
 800812e:	6822      	ldr	r2, [r4, #0]
 8008130:	1b52      	subs	r2, r2, r5
 8008132:	d41e      	bmi.n	8008172 <_malloc_r+0xc6>
 8008134:	2a0b      	cmp	r2, #11
 8008136:	d916      	bls.n	8008166 <_malloc_r+0xba>
 8008138:	1961      	adds	r1, r4, r5
 800813a:	42a3      	cmp	r3, r4
 800813c:	6025      	str	r5, [r4, #0]
 800813e:	bf18      	it	ne
 8008140:	6059      	strne	r1, [r3, #4]
 8008142:	6863      	ldr	r3, [r4, #4]
 8008144:	bf08      	it	eq
 8008146:	6031      	streq	r1, [r6, #0]
 8008148:	5162      	str	r2, [r4, r5]
 800814a:	604b      	str	r3, [r1, #4]
 800814c:	4638      	mov	r0, r7
 800814e:	f104 060b 	add.w	r6, r4, #11
 8008152:	f000 fd83 	bl	8008c5c <__malloc_unlock>
 8008156:	f026 0607 	bic.w	r6, r6, #7
 800815a:	1d23      	adds	r3, r4, #4
 800815c:	1af2      	subs	r2, r6, r3
 800815e:	d0b6      	beq.n	80080ce <_malloc_r+0x22>
 8008160:	1b9b      	subs	r3, r3, r6
 8008162:	50a3      	str	r3, [r4, r2]
 8008164:	e7b3      	b.n	80080ce <_malloc_r+0x22>
 8008166:	6862      	ldr	r2, [r4, #4]
 8008168:	42a3      	cmp	r3, r4
 800816a:	bf0c      	ite	eq
 800816c:	6032      	streq	r2, [r6, #0]
 800816e:	605a      	strne	r2, [r3, #4]
 8008170:	e7ec      	b.n	800814c <_malloc_r+0xa0>
 8008172:	4623      	mov	r3, r4
 8008174:	6864      	ldr	r4, [r4, #4]
 8008176:	e7b2      	b.n	80080de <_malloc_r+0x32>
 8008178:	4634      	mov	r4, r6
 800817a:	6876      	ldr	r6, [r6, #4]
 800817c:	e7b9      	b.n	80080f2 <_malloc_r+0x46>
 800817e:	230c      	movs	r3, #12
 8008180:	603b      	str	r3, [r7, #0]
 8008182:	4638      	mov	r0, r7
 8008184:	f000 fd6a 	bl	8008c5c <__malloc_unlock>
 8008188:	e7a1      	b.n	80080ce <_malloc_r+0x22>
 800818a:	6025      	str	r5, [r4, #0]
 800818c:	e7de      	b.n	800814c <_malloc_r+0xa0>
 800818e:	bf00      	nop
 8008190:	20000814 	.word	0x20000814

08008194 <__sfputc_r>:
 8008194:	6893      	ldr	r3, [r2, #8]
 8008196:	3b01      	subs	r3, #1
 8008198:	2b00      	cmp	r3, #0
 800819a:	b410      	push	{r4}
 800819c:	6093      	str	r3, [r2, #8]
 800819e:	da08      	bge.n	80081b2 <__sfputc_r+0x1e>
 80081a0:	6994      	ldr	r4, [r2, #24]
 80081a2:	42a3      	cmp	r3, r4
 80081a4:	db01      	blt.n	80081aa <__sfputc_r+0x16>
 80081a6:	290a      	cmp	r1, #10
 80081a8:	d103      	bne.n	80081b2 <__sfputc_r+0x1e>
 80081aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80081ae:	f000 bb33 	b.w	8008818 <__swbuf_r>
 80081b2:	6813      	ldr	r3, [r2, #0]
 80081b4:	1c58      	adds	r0, r3, #1
 80081b6:	6010      	str	r0, [r2, #0]
 80081b8:	7019      	strb	r1, [r3, #0]
 80081ba:	4608      	mov	r0, r1
 80081bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80081c0:	4770      	bx	lr

080081c2 <__sfputs_r>:
 80081c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081c4:	4606      	mov	r6, r0
 80081c6:	460f      	mov	r7, r1
 80081c8:	4614      	mov	r4, r2
 80081ca:	18d5      	adds	r5, r2, r3
 80081cc:	42ac      	cmp	r4, r5
 80081ce:	d101      	bne.n	80081d4 <__sfputs_r+0x12>
 80081d0:	2000      	movs	r0, #0
 80081d2:	e007      	b.n	80081e4 <__sfputs_r+0x22>
 80081d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081d8:	463a      	mov	r2, r7
 80081da:	4630      	mov	r0, r6
 80081dc:	f7ff ffda 	bl	8008194 <__sfputc_r>
 80081e0:	1c43      	adds	r3, r0, #1
 80081e2:	d1f3      	bne.n	80081cc <__sfputs_r+0xa>
 80081e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080081e8 <_vfiprintf_r>:
 80081e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081ec:	460d      	mov	r5, r1
 80081ee:	b09d      	sub	sp, #116	; 0x74
 80081f0:	4614      	mov	r4, r2
 80081f2:	4698      	mov	r8, r3
 80081f4:	4606      	mov	r6, r0
 80081f6:	b118      	cbz	r0, 8008200 <_vfiprintf_r+0x18>
 80081f8:	6983      	ldr	r3, [r0, #24]
 80081fa:	b90b      	cbnz	r3, 8008200 <_vfiprintf_r+0x18>
 80081fc:	f7ff fe96 	bl	8007f2c <__sinit>
 8008200:	4b89      	ldr	r3, [pc, #548]	; (8008428 <_vfiprintf_r+0x240>)
 8008202:	429d      	cmp	r5, r3
 8008204:	d11b      	bne.n	800823e <_vfiprintf_r+0x56>
 8008206:	6875      	ldr	r5, [r6, #4]
 8008208:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800820a:	07d9      	lsls	r1, r3, #31
 800820c:	d405      	bmi.n	800821a <_vfiprintf_r+0x32>
 800820e:	89ab      	ldrh	r3, [r5, #12]
 8008210:	059a      	lsls	r2, r3, #22
 8008212:	d402      	bmi.n	800821a <_vfiprintf_r+0x32>
 8008214:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008216:	f7ff ff27 	bl	8008068 <__retarget_lock_acquire_recursive>
 800821a:	89ab      	ldrh	r3, [r5, #12]
 800821c:	071b      	lsls	r3, r3, #28
 800821e:	d501      	bpl.n	8008224 <_vfiprintf_r+0x3c>
 8008220:	692b      	ldr	r3, [r5, #16]
 8008222:	b9eb      	cbnz	r3, 8008260 <_vfiprintf_r+0x78>
 8008224:	4629      	mov	r1, r5
 8008226:	4630      	mov	r0, r6
 8008228:	f000 fb5a 	bl	80088e0 <__swsetup_r>
 800822c:	b1c0      	cbz	r0, 8008260 <_vfiprintf_r+0x78>
 800822e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008230:	07dc      	lsls	r4, r3, #31
 8008232:	d50e      	bpl.n	8008252 <_vfiprintf_r+0x6a>
 8008234:	f04f 30ff 	mov.w	r0, #4294967295
 8008238:	b01d      	add	sp, #116	; 0x74
 800823a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800823e:	4b7b      	ldr	r3, [pc, #492]	; (800842c <_vfiprintf_r+0x244>)
 8008240:	429d      	cmp	r5, r3
 8008242:	d101      	bne.n	8008248 <_vfiprintf_r+0x60>
 8008244:	68b5      	ldr	r5, [r6, #8]
 8008246:	e7df      	b.n	8008208 <_vfiprintf_r+0x20>
 8008248:	4b79      	ldr	r3, [pc, #484]	; (8008430 <_vfiprintf_r+0x248>)
 800824a:	429d      	cmp	r5, r3
 800824c:	bf08      	it	eq
 800824e:	68f5      	ldreq	r5, [r6, #12]
 8008250:	e7da      	b.n	8008208 <_vfiprintf_r+0x20>
 8008252:	89ab      	ldrh	r3, [r5, #12]
 8008254:	0598      	lsls	r0, r3, #22
 8008256:	d4ed      	bmi.n	8008234 <_vfiprintf_r+0x4c>
 8008258:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800825a:	f7ff ff06 	bl	800806a <__retarget_lock_release_recursive>
 800825e:	e7e9      	b.n	8008234 <_vfiprintf_r+0x4c>
 8008260:	2300      	movs	r3, #0
 8008262:	9309      	str	r3, [sp, #36]	; 0x24
 8008264:	2320      	movs	r3, #32
 8008266:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800826a:	f8cd 800c 	str.w	r8, [sp, #12]
 800826e:	2330      	movs	r3, #48	; 0x30
 8008270:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008434 <_vfiprintf_r+0x24c>
 8008274:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008278:	f04f 0901 	mov.w	r9, #1
 800827c:	4623      	mov	r3, r4
 800827e:	469a      	mov	sl, r3
 8008280:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008284:	b10a      	cbz	r2, 800828a <_vfiprintf_r+0xa2>
 8008286:	2a25      	cmp	r2, #37	; 0x25
 8008288:	d1f9      	bne.n	800827e <_vfiprintf_r+0x96>
 800828a:	ebba 0b04 	subs.w	fp, sl, r4
 800828e:	d00b      	beq.n	80082a8 <_vfiprintf_r+0xc0>
 8008290:	465b      	mov	r3, fp
 8008292:	4622      	mov	r2, r4
 8008294:	4629      	mov	r1, r5
 8008296:	4630      	mov	r0, r6
 8008298:	f7ff ff93 	bl	80081c2 <__sfputs_r>
 800829c:	3001      	adds	r0, #1
 800829e:	f000 80aa 	beq.w	80083f6 <_vfiprintf_r+0x20e>
 80082a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80082a4:	445a      	add	r2, fp
 80082a6:	9209      	str	r2, [sp, #36]	; 0x24
 80082a8:	f89a 3000 	ldrb.w	r3, [sl]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	f000 80a2 	beq.w	80083f6 <_vfiprintf_r+0x20e>
 80082b2:	2300      	movs	r3, #0
 80082b4:	f04f 32ff 	mov.w	r2, #4294967295
 80082b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80082bc:	f10a 0a01 	add.w	sl, sl, #1
 80082c0:	9304      	str	r3, [sp, #16]
 80082c2:	9307      	str	r3, [sp, #28]
 80082c4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80082c8:	931a      	str	r3, [sp, #104]	; 0x68
 80082ca:	4654      	mov	r4, sl
 80082cc:	2205      	movs	r2, #5
 80082ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082d2:	4858      	ldr	r0, [pc, #352]	; (8008434 <_vfiprintf_r+0x24c>)
 80082d4:	f7f7 ffb4 	bl	8000240 <memchr>
 80082d8:	9a04      	ldr	r2, [sp, #16]
 80082da:	b9d8      	cbnz	r0, 8008314 <_vfiprintf_r+0x12c>
 80082dc:	06d1      	lsls	r1, r2, #27
 80082de:	bf44      	itt	mi
 80082e0:	2320      	movmi	r3, #32
 80082e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80082e6:	0713      	lsls	r3, r2, #28
 80082e8:	bf44      	itt	mi
 80082ea:	232b      	movmi	r3, #43	; 0x2b
 80082ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80082f0:	f89a 3000 	ldrb.w	r3, [sl]
 80082f4:	2b2a      	cmp	r3, #42	; 0x2a
 80082f6:	d015      	beq.n	8008324 <_vfiprintf_r+0x13c>
 80082f8:	9a07      	ldr	r2, [sp, #28]
 80082fa:	4654      	mov	r4, sl
 80082fc:	2000      	movs	r0, #0
 80082fe:	f04f 0c0a 	mov.w	ip, #10
 8008302:	4621      	mov	r1, r4
 8008304:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008308:	3b30      	subs	r3, #48	; 0x30
 800830a:	2b09      	cmp	r3, #9
 800830c:	d94e      	bls.n	80083ac <_vfiprintf_r+0x1c4>
 800830e:	b1b0      	cbz	r0, 800833e <_vfiprintf_r+0x156>
 8008310:	9207      	str	r2, [sp, #28]
 8008312:	e014      	b.n	800833e <_vfiprintf_r+0x156>
 8008314:	eba0 0308 	sub.w	r3, r0, r8
 8008318:	fa09 f303 	lsl.w	r3, r9, r3
 800831c:	4313      	orrs	r3, r2
 800831e:	9304      	str	r3, [sp, #16]
 8008320:	46a2      	mov	sl, r4
 8008322:	e7d2      	b.n	80082ca <_vfiprintf_r+0xe2>
 8008324:	9b03      	ldr	r3, [sp, #12]
 8008326:	1d19      	adds	r1, r3, #4
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	9103      	str	r1, [sp, #12]
 800832c:	2b00      	cmp	r3, #0
 800832e:	bfbb      	ittet	lt
 8008330:	425b      	neglt	r3, r3
 8008332:	f042 0202 	orrlt.w	r2, r2, #2
 8008336:	9307      	strge	r3, [sp, #28]
 8008338:	9307      	strlt	r3, [sp, #28]
 800833a:	bfb8      	it	lt
 800833c:	9204      	strlt	r2, [sp, #16]
 800833e:	7823      	ldrb	r3, [r4, #0]
 8008340:	2b2e      	cmp	r3, #46	; 0x2e
 8008342:	d10c      	bne.n	800835e <_vfiprintf_r+0x176>
 8008344:	7863      	ldrb	r3, [r4, #1]
 8008346:	2b2a      	cmp	r3, #42	; 0x2a
 8008348:	d135      	bne.n	80083b6 <_vfiprintf_r+0x1ce>
 800834a:	9b03      	ldr	r3, [sp, #12]
 800834c:	1d1a      	adds	r2, r3, #4
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	9203      	str	r2, [sp, #12]
 8008352:	2b00      	cmp	r3, #0
 8008354:	bfb8      	it	lt
 8008356:	f04f 33ff 	movlt.w	r3, #4294967295
 800835a:	3402      	adds	r4, #2
 800835c:	9305      	str	r3, [sp, #20]
 800835e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008444 <_vfiprintf_r+0x25c>
 8008362:	7821      	ldrb	r1, [r4, #0]
 8008364:	2203      	movs	r2, #3
 8008366:	4650      	mov	r0, sl
 8008368:	f7f7 ff6a 	bl	8000240 <memchr>
 800836c:	b140      	cbz	r0, 8008380 <_vfiprintf_r+0x198>
 800836e:	2340      	movs	r3, #64	; 0x40
 8008370:	eba0 000a 	sub.w	r0, r0, sl
 8008374:	fa03 f000 	lsl.w	r0, r3, r0
 8008378:	9b04      	ldr	r3, [sp, #16]
 800837a:	4303      	orrs	r3, r0
 800837c:	3401      	adds	r4, #1
 800837e:	9304      	str	r3, [sp, #16]
 8008380:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008384:	482c      	ldr	r0, [pc, #176]	; (8008438 <_vfiprintf_r+0x250>)
 8008386:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800838a:	2206      	movs	r2, #6
 800838c:	f7f7 ff58 	bl	8000240 <memchr>
 8008390:	2800      	cmp	r0, #0
 8008392:	d03f      	beq.n	8008414 <_vfiprintf_r+0x22c>
 8008394:	4b29      	ldr	r3, [pc, #164]	; (800843c <_vfiprintf_r+0x254>)
 8008396:	bb1b      	cbnz	r3, 80083e0 <_vfiprintf_r+0x1f8>
 8008398:	9b03      	ldr	r3, [sp, #12]
 800839a:	3307      	adds	r3, #7
 800839c:	f023 0307 	bic.w	r3, r3, #7
 80083a0:	3308      	adds	r3, #8
 80083a2:	9303      	str	r3, [sp, #12]
 80083a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083a6:	443b      	add	r3, r7
 80083a8:	9309      	str	r3, [sp, #36]	; 0x24
 80083aa:	e767      	b.n	800827c <_vfiprintf_r+0x94>
 80083ac:	fb0c 3202 	mla	r2, ip, r2, r3
 80083b0:	460c      	mov	r4, r1
 80083b2:	2001      	movs	r0, #1
 80083b4:	e7a5      	b.n	8008302 <_vfiprintf_r+0x11a>
 80083b6:	2300      	movs	r3, #0
 80083b8:	3401      	adds	r4, #1
 80083ba:	9305      	str	r3, [sp, #20]
 80083bc:	4619      	mov	r1, r3
 80083be:	f04f 0c0a 	mov.w	ip, #10
 80083c2:	4620      	mov	r0, r4
 80083c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80083c8:	3a30      	subs	r2, #48	; 0x30
 80083ca:	2a09      	cmp	r2, #9
 80083cc:	d903      	bls.n	80083d6 <_vfiprintf_r+0x1ee>
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d0c5      	beq.n	800835e <_vfiprintf_r+0x176>
 80083d2:	9105      	str	r1, [sp, #20]
 80083d4:	e7c3      	b.n	800835e <_vfiprintf_r+0x176>
 80083d6:	fb0c 2101 	mla	r1, ip, r1, r2
 80083da:	4604      	mov	r4, r0
 80083dc:	2301      	movs	r3, #1
 80083de:	e7f0      	b.n	80083c2 <_vfiprintf_r+0x1da>
 80083e0:	ab03      	add	r3, sp, #12
 80083e2:	9300      	str	r3, [sp, #0]
 80083e4:	462a      	mov	r2, r5
 80083e6:	4b16      	ldr	r3, [pc, #88]	; (8008440 <_vfiprintf_r+0x258>)
 80083e8:	a904      	add	r1, sp, #16
 80083ea:	4630      	mov	r0, r6
 80083ec:	f3af 8000 	nop.w
 80083f0:	4607      	mov	r7, r0
 80083f2:	1c78      	adds	r0, r7, #1
 80083f4:	d1d6      	bne.n	80083a4 <_vfiprintf_r+0x1bc>
 80083f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80083f8:	07d9      	lsls	r1, r3, #31
 80083fa:	d405      	bmi.n	8008408 <_vfiprintf_r+0x220>
 80083fc:	89ab      	ldrh	r3, [r5, #12]
 80083fe:	059a      	lsls	r2, r3, #22
 8008400:	d402      	bmi.n	8008408 <_vfiprintf_r+0x220>
 8008402:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008404:	f7ff fe31 	bl	800806a <__retarget_lock_release_recursive>
 8008408:	89ab      	ldrh	r3, [r5, #12]
 800840a:	065b      	lsls	r3, r3, #25
 800840c:	f53f af12 	bmi.w	8008234 <_vfiprintf_r+0x4c>
 8008410:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008412:	e711      	b.n	8008238 <_vfiprintf_r+0x50>
 8008414:	ab03      	add	r3, sp, #12
 8008416:	9300      	str	r3, [sp, #0]
 8008418:	462a      	mov	r2, r5
 800841a:	4b09      	ldr	r3, [pc, #36]	; (8008440 <_vfiprintf_r+0x258>)
 800841c:	a904      	add	r1, sp, #16
 800841e:	4630      	mov	r0, r6
 8008420:	f000 f880 	bl	8008524 <_printf_i>
 8008424:	e7e4      	b.n	80083f0 <_vfiprintf_r+0x208>
 8008426:	bf00      	nop
 8008428:	08008df0 	.word	0x08008df0
 800842c:	08008e10 	.word	0x08008e10
 8008430:	08008dd0 	.word	0x08008dd0
 8008434:	08008e30 	.word	0x08008e30
 8008438:	08008e3a 	.word	0x08008e3a
 800843c:	00000000 	.word	0x00000000
 8008440:	080081c3 	.word	0x080081c3
 8008444:	08008e36 	.word	0x08008e36

08008448 <_printf_common>:
 8008448:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800844c:	4616      	mov	r6, r2
 800844e:	4699      	mov	r9, r3
 8008450:	688a      	ldr	r2, [r1, #8]
 8008452:	690b      	ldr	r3, [r1, #16]
 8008454:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008458:	4293      	cmp	r3, r2
 800845a:	bfb8      	it	lt
 800845c:	4613      	movlt	r3, r2
 800845e:	6033      	str	r3, [r6, #0]
 8008460:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008464:	4607      	mov	r7, r0
 8008466:	460c      	mov	r4, r1
 8008468:	b10a      	cbz	r2, 800846e <_printf_common+0x26>
 800846a:	3301      	adds	r3, #1
 800846c:	6033      	str	r3, [r6, #0]
 800846e:	6823      	ldr	r3, [r4, #0]
 8008470:	0699      	lsls	r1, r3, #26
 8008472:	bf42      	ittt	mi
 8008474:	6833      	ldrmi	r3, [r6, #0]
 8008476:	3302      	addmi	r3, #2
 8008478:	6033      	strmi	r3, [r6, #0]
 800847a:	6825      	ldr	r5, [r4, #0]
 800847c:	f015 0506 	ands.w	r5, r5, #6
 8008480:	d106      	bne.n	8008490 <_printf_common+0x48>
 8008482:	f104 0a19 	add.w	sl, r4, #25
 8008486:	68e3      	ldr	r3, [r4, #12]
 8008488:	6832      	ldr	r2, [r6, #0]
 800848a:	1a9b      	subs	r3, r3, r2
 800848c:	42ab      	cmp	r3, r5
 800848e:	dc26      	bgt.n	80084de <_printf_common+0x96>
 8008490:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008494:	1e13      	subs	r3, r2, #0
 8008496:	6822      	ldr	r2, [r4, #0]
 8008498:	bf18      	it	ne
 800849a:	2301      	movne	r3, #1
 800849c:	0692      	lsls	r2, r2, #26
 800849e:	d42b      	bmi.n	80084f8 <_printf_common+0xb0>
 80084a0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80084a4:	4649      	mov	r1, r9
 80084a6:	4638      	mov	r0, r7
 80084a8:	47c0      	blx	r8
 80084aa:	3001      	adds	r0, #1
 80084ac:	d01e      	beq.n	80084ec <_printf_common+0xa4>
 80084ae:	6823      	ldr	r3, [r4, #0]
 80084b0:	68e5      	ldr	r5, [r4, #12]
 80084b2:	6832      	ldr	r2, [r6, #0]
 80084b4:	f003 0306 	and.w	r3, r3, #6
 80084b8:	2b04      	cmp	r3, #4
 80084ba:	bf08      	it	eq
 80084bc:	1aad      	subeq	r5, r5, r2
 80084be:	68a3      	ldr	r3, [r4, #8]
 80084c0:	6922      	ldr	r2, [r4, #16]
 80084c2:	bf0c      	ite	eq
 80084c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80084c8:	2500      	movne	r5, #0
 80084ca:	4293      	cmp	r3, r2
 80084cc:	bfc4      	itt	gt
 80084ce:	1a9b      	subgt	r3, r3, r2
 80084d0:	18ed      	addgt	r5, r5, r3
 80084d2:	2600      	movs	r6, #0
 80084d4:	341a      	adds	r4, #26
 80084d6:	42b5      	cmp	r5, r6
 80084d8:	d11a      	bne.n	8008510 <_printf_common+0xc8>
 80084da:	2000      	movs	r0, #0
 80084dc:	e008      	b.n	80084f0 <_printf_common+0xa8>
 80084de:	2301      	movs	r3, #1
 80084e0:	4652      	mov	r2, sl
 80084e2:	4649      	mov	r1, r9
 80084e4:	4638      	mov	r0, r7
 80084e6:	47c0      	blx	r8
 80084e8:	3001      	adds	r0, #1
 80084ea:	d103      	bne.n	80084f4 <_printf_common+0xac>
 80084ec:	f04f 30ff 	mov.w	r0, #4294967295
 80084f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084f4:	3501      	adds	r5, #1
 80084f6:	e7c6      	b.n	8008486 <_printf_common+0x3e>
 80084f8:	18e1      	adds	r1, r4, r3
 80084fa:	1c5a      	adds	r2, r3, #1
 80084fc:	2030      	movs	r0, #48	; 0x30
 80084fe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008502:	4422      	add	r2, r4
 8008504:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008508:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800850c:	3302      	adds	r3, #2
 800850e:	e7c7      	b.n	80084a0 <_printf_common+0x58>
 8008510:	2301      	movs	r3, #1
 8008512:	4622      	mov	r2, r4
 8008514:	4649      	mov	r1, r9
 8008516:	4638      	mov	r0, r7
 8008518:	47c0      	blx	r8
 800851a:	3001      	adds	r0, #1
 800851c:	d0e6      	beq.n	80084ec <_printf_common+0xa4>
 800851e:	3601      	adds	r6, #1
 8008520:	e7d9      	b.n	80084d6 <_printf_common+0x8e>
	...

08008524 <_printf_i>:
 8008524:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008528:	7e0f      	ldrb	r7, [r1, #24]
 800852a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800852c:	2f78      	cmp	r7, #120	; 0x78
 800852e:	4691      	mov	r9, r2
 8008530:	4680      	mov	r8, r0
 8008532:	460c      	mov	r4, r1
 8008534:	469a      	mov	sl, r3
 8008536:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800853a:	d807      	bhi.n	800854c <_printf_i+0x28>
 800853c:	2f62      	cmp	r7, #98	; 0x62
 800853e:	d80a      	bhi.n	8008556 <_printf_i+0x32>
 8008540:	2f00      	cmp	r7, #0
 8008542:	f000 80d8 	beq.w	80086f6 <_printf_i+0x1d2>
 8008546:	2f58      	cmp	r7, #88	; 0x58
 8008548:	f000 80a3 	beq.w	8008692 <_printf_i+0x16e>
 800854c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008550:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008554:	e03a      	b.n	80085cc <_printf_i+0xa8>
 8008556:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800855a:	2b15      	cmp	r3, #21
 800855c:	d8f6      	bhi.n	800854c <_printf_i+0x28>
 800855e:	a101      	add	r1, pc, #4	; (adr r1, 8008564 <_printf_i+0x40>)
 8008560:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008564:	080085bd 	.word	0x080085bd
 8008568:	080085d1 	.word	0x080085d1
 800856c:	0800854d 	.word	0x0800854d
 8008570:	0800854d 	.word	0x0800854d
 8008574:	0800854d 	.word	0x0800854d
 8008578:	0800854d 	.word	0x0800854d
 800857c:	080085d1 	.word	0x080085d1
 8008580:	0800854d 	.word	0x0800854d
 8008584:	0800854d 	.word	0x0800854d
 8008588:	0800854d 	.word	0x0800854d
 800858c:	0800854d 	.word	0x0800854d
 8008590:	080086dd 	.word	0x080086dd
 8008594:	08008601 	.word	0x08008601
 8008598:	080086bf 	.word	0x080086bf
 800859c:	0800854d 	.word	0x0800854d
 80085a0:	0800854d 	.word	0x0800854d
 80085a4:	080086ff 	.word	0x080086ff
 80085a8:	0800854d 	.word	0x0800854d
 80085ac:	08008601 	.word	0x08008601
 80085b0:	0800854d 	.word	0x0800854d
 80085b4:	0800854d 	.word	0x0800854d
 80085b8:	080086c7 	.word	0x080086c7
 80085bc:	682b      	ldr	r3, [r5, #0]
 80085be:	1d1a      	adds	r2, r3, #4
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	602a      	str	r2, [r5, #0]
 80085c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80085c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80085cc:	2301      	movs	r3, #1
 80085ce:	e0a3      	b.n	8008718 <_printf_i+0x1f4>
 80085d0:	6820      	ldr	r0, [r4, #0]
 80085d2:	6829      	ldr	r1, [r5, #0]
 80085d4:	0606      	lsls	r6, r0, #24
 80085d6:	f101 0304 	add.w	r3, r1, #4
 80085da:	d50a      	bpl.n	80085f2 <_printf_i+0xce>
 80085dc:	680e      	ldr	r6, [r1, #0]
 80085de:	602b      	str	r3, [r5, #0]
 80085e0:	2e00      	cmp	r6, #0
 80085e2:	da03      	bge.n	80085ec <_printf_i+0xc8>
 80085e4:	232d      	movs	r3, #45	; 0x2d
 80085e6:	4276      	negs	r6, r6
 80085e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80085ec:	485e      	ldr	r0, [pc, #376]	; (8008768 <_printf_i+0x244>)
 80085ee:	230a      	movs	r3, #10
 80085f0:	e019      	b.n	8008626 <_printf_i+0x102>
 80085f2:	680e      	ldr	r6, [r1, #0]
 80085f4:	602b      	str	r3, [r5, #0]
 80085f6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80085fa:	bf18      	it	ne
 80085fc:	b236      	sxthne	r6, r6
 80085fe:	e7ef      	b.n	80085e0 <_printf_i+0xbc>
 8008600:	682b      	ldr	r3, [r5, #0]
 8008602:	6820      	ldr	r0, [r4, #0]
 8008604:	1d19      	adds	r1, r3, #4
 8008606:	6029      	str	r1, [r5, #0]
 8008608:	0601      	lsls	r1, r0, #24
 800860a:	d501      	bpl.n	8008610 <_printf_i+0xec>
 800860c:	681e      	ldr	r6, [r3, #0]
 800860e:	e002      	b.n	8008616 <_printf_i+0xf2>
 8008610:	0646      	lsls	r6, r0, #25
 8008612:	d5fb      	bpl.n	800860c <_printf_i+0xe8>
 8008614:	881e      	ldrh	r6, [r3, #0]
 8008616:	4854      	ldr	r0, [pc, #336]	; (8008768 <_printf_i+0x244>)
 8008618:	2f6f      	cmp	r7, #111	; 0x6f
 800861a:	bf0c      	ite	eq
 800861c:	2308      	moveq	r3, #8
 800861e:	230a      	movne	r3, #10
 8008620:	2100      	movs	r1, #0
 8008622:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008626:	6865      	ldr	r5, [r4, #4]
 8008628:	60a5      	str	r5, [r4, #8]
 800862a:	2d00      	cmp	r5, #0
 800862c:	bfa2      	ittt	ge
 800862e:	6821      	ldrge	r1, [r4, #0]
 8008630:	f021 0104 	bicge.w	r1, r1, #4
 8008634:	6021      	strge	r1, [r4, #0]
 8008636:	b90e      	cbnz	r6, 800863c <_printf_i+0x118>
 8008638:	2d00      	cmp	r5, #0
 800863a:	d04d      	beq.n	80086d8 <_printf_i+0x1b4>
 800863c:	4615      	mov	r5, r2
 800863e:	fbb6 f1f3 	udiv	r1, r6, r3
 8008642:	fb03 6711 	mls	r7, r3, r1, r6
 8008646:	5dc7      	ldrb	r7, [r0, r7]
 8008648:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800864c:	4637      	mov	r7, r6
 800864e:	42bb      	cmp	r3, r7
 8008650:	460e      	mov	r6, r1
 8008652:	d9f4      	bls.n	800863e <_printf_i+0x11a>
 8008654:	2b08      	cmp	r3, #8
 8008656:	d10b      	bne.n	8008670 <_printf_i+0x14c>
 8008658:	6823      	ldr	r3, [r4, #0]
 800865a:	07de      	lsls	r6, r3, #31
 800865c:	d508      	bpl.n	8008670 <_printf_i+0x14c>
 800865e:	6923      	ldr	r3, [r4, #16]
 8008660:	6861      	ldr	r1, [r4, #4]
 8008662:	4299      	cmp	r1, r3
 8008664:	bfde      	ittt	le
 8008666:	2330      	movle	r3, #48	; 0x30
 8008668:	f805 3c01 	strble.w	r3, [r5, #-1]
 800866c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008670:	1b52      	subs	r2, r2, r5
 8008672:	6122      	str	r2, [r4, #16]
 8008674:	f8cd a000 	str.w	sl, [sp]
 8008678:	464b      	mov	r3, r9
 800867a:	aa03      	add	r2, sp, #12
 800867c:	4621      	mov	r1, r4
 800867e:	4640      	mov	r0, r8
 8008680:	f7ff fee2 	bl	8008448 <_printf_common>
 8008684:	3001      	adds	r0, #1
 8008686:	d14c      	bne.n	8008722 <_printf_i+0x1fe>
 8008688:	f04f 30ff 	mov.w	r0, #4294967295
 800868c:	b004      	add	sp, #16
 800868e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008692:	4835      	ldr	r0, [pc, #212]	; (8008768 <_printf_i+0x244>)
 8008694:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008698:	6829      	ldr	r1, [r5, #0]
 800869a:	6823      	ldr	r3, [r4, #0]
 800869c:	f851 6b04 	ldr.w	r6, [r1], #4
 80086a0:	6029      	str	r1, [r5, #0]
 80086a2:	061d      	lsls	r5, r3, #24
 80086a4:	d514      	bpl.n	80086d0 <_printf_i+0x1ac>
 80086a6:	07df      	lsls	r7, r3, #31
 80086a8:	bf44      	itt	mi
 80086aa:	f043 0320 	orrmi.w	r3, r3, #32
 80086ae:	6023      	strmi	r3, [r4, #0]
 80086b0:	b91e      	cbnz	r6, 80086ba <_printf_i+0x196>
 80086b2:	6823      	ldr	r3, [r4, #0]
 80086b4:	f023 0320 	bic.w	r3, r3, #32
 80086b8:	6023      	str	r3, [r4, #0]
 80086ba:	2310      	movs	r3, #16
 80086bc:	e7b0      	b.n	8008620 <_printf_i+0xfc>
 80086be:	6823      	ldr	r3, [r4, #0]
 80086c0:	f043 0320 	orr.w	r3, r3, #32
 80086c4:	6023      	str	r3, [r4, #0]
 80086c6:	2378      	movs	r3, #120	; 0x78
 80086c8:	4828      	ldr	r0, [pc, #160]	; (800876c <_printf_i+0x248>)
 80086ca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80086ce:	e7e3      	b.n	8008698 <_printf_i+0x174>
 80086d0:	0659      	lsls	r1, r3, #25
 80086d2:	bf48      	it	mi
 80086d4:	b2b6      	uxthmi	r6, r6
 80086d6:	e7e6      	b.n	80086a6 <_printf_i+0x182>
 80086d8:	4615      	mov	r5, r2
 80086da:	e7bb      	b.n	8008654 <_printf_i+0x130>
 80086dc:	682b      	ldr	r3, [r5, #0]
 80086de:	6826      	ldr	r6, [r4, #0]
 80086e0:	6961      	ldr	r1, [r4, #20]
 80086e2:	1d18      	adds	r0, r3, #4
 80086e4:	6028      	str	r0, [r5, #0]
 80086e6:	0635      	lsls	r5, r6, #24
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	d501      	bpl.n	80086f0 <_printf_i+0x1cc>
 80086ec:	6019      	str	r1, [r3, #0]
 80086ee:	e002      	b.n	80086f6 <_printf_i+0x1d2>
 80086f0:	0670      	lsls	r0, r6, #25
 80086f2:	d5fb      	bpl.n	80086ec <_printf_i+0x1c8>
 80086f4:	8019      	strh	r1, [r3, #0]
 80086f6:	2300      	movs	r3, #0
 80086f8:	6123      	str	r3, [r4, #16]
 80086fa:	4615      	mov	r5, r2
 80086fc:	e7ba      	b.n	8008674 <_printf_i+0x150>
 80086fe:	682b      	ldr	r3, [r5, #0]
 8008700:	1d1a      	adds	r2, r3, #4
 8008702:	602a      	str	r2, [r5, #0]
 8008704:	681d      	ldr	r5, [r3, #0]
 8008706:	6862      	ldr	r2, [r4, #4]
 8008708:	2100      	movs	r1, #0
 800870a:	4628      	mov	r0, r5
 800870c:	f7f7 fd98 	bl	8000240 <memchr>
 8008710:	b108      	cbz	r0, 8008716 <_printf_i+0x1f2>
 8008712:	1b40      	subs	r0, r0, r5
 8008714:	6060      	str	r0, [r4, #4]
 8008716:	6863      	ldr	r3, [r4, #4]
 8008718:	6123      	str	r3, [r4, #16]
 800871a:	2300      	movs	r3, #0
 800871c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008720:	e7a8      	b.n	8008674 <_printf_i+0x150>
 8008722:	6923      	ldr	r3, [r4, #16]
 8008724:	462a      	mov	r2, r5
 8008726:	4649      	mov	r1, r9
 8008728:	4640      	mov	r0, r8
 800872a:	47d0      	blx	sl
 800872c:	3001      	adds	r0, #1
 800872e:	d0ab      	beq.n	8008688 <_printf_i+0x164>
 8008730:	6823      	ldr	r3, [r4, #0]
 8008732:	079b      	lsls	r3, r3, #30
 8008734:	d413      	bmi.n	800875e <_printf_i+0x23a>
 8008736:	68e0      	ldr	r0, [r4, #12]
 8008738:	9b03      	ldr	r3, [sp, #12]
 800873a:	4298      	cmp	r0, r3
 800873c:	bfb8      	it	lt
 800873e:	4618      	movlt	r0, r3
 8008740:	e7a4      	b.n	800868c <_printf_i+0x168>
 8008742:	2301      	movs	r3, #1
 8008744:	4632      	mov	r2, r6
 8008746:	4649      	mov	r1, r9
 8008748:	4640      	mov	r0, r8
 800874a:	47d0      	blx	sl
 800874c:	3001      	adds	r0, #1
 800874e:	d09b      	beq.n	8008688 <_printf_i+0x164>
 8008750:	3501      	adds	r5, #1
 8008752:	68e3      	ldr	r3, [r4, #12]
 8008754:	9903      	ldr	r1, [sp, #12]
 8008756:	1a5b      	subs	r3, r3, r1
 8008758:	42ab      	cmp	r3, r5
 800875a:	dcf2      	bgt.n	8008742 <_printf_i+0x21e>
 800875c:	e7eb      	b.n	8008736 <_printf_i+0x212>
 800875e:	2500      	movs	r5, #0
 8008760:	f104 0619 	add.w	r6, r4, #25
 8008764:	e7f5      	b.n	8008752 <_printf_i+0x22e>
 8008766:	bf00      	nop
 8008768:	08008e41 	.word	0x08008e41
 800876c:	08008e52 	.word	0x08008e52

08008770 <_sbrk_r>:
 8008770:	b538      	push	{r3, r4, r5, lr}
 8008772:	4d06      	ldr	r5, [pc, #24]	; (800878c <_sbrk_r+0x1c>)
 8008774:	2300      	movs	r3, #0
 8008776:	4604      	mov	r4, r0
 8008778:	4608      	mov	r0, r1
 800877a:	602b      	str	r3, [r5, #0]
 800877c:	f7fa f8b8 	bl	80028f0 <_sbrk>
 8008780:	1c43      	adds	r3, r0, #1
 8008782:	d102      	bne.n	800878a <_sbrk_r+0x1a>
 8008784:	682b      	ldr	r3, [r5, #0]
 8008786:	b103      	cbz	r3, 800878a <_sbrk_r+0x1a>
 8008788:	6023      	str	r3, [r4, #0]
 800878a:	bd38      	pop	{r3, r4, r5, pc}
 800878c:	2000081c 	.word	0x2000081c

08008790 <__sread>:
 8008790:	b510      	push	{r4, lr}
 8008792:	460c      	mov	r4, r1
 8008794:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008798:	f000 fab2 	bl	8008d00 <_read_r>
 800879c:	2800      	cmp	r0, #0
 800879e:	bfab      	itete	ge
 80087a0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80087a2:	89a3      	ldrhlt	r3, [r4, #12]
 80087a4:	181b      	addge	r3, r3, r0
 80087a6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80087aa:	bfac      	ite	ge
 80087ac:	6563      	strge	r3, [r4, #84]	; 0x54
 80087ae:	81a3      	strhlt	r3, [r4, #12]
 80087b0:	bd10      	pop	{r4, pc}

080087b2 <__swrite>:
 80087b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087b6:	461f      	mov	r7, r3
 80087b8:	898b      	ldrh	r3, [r1, #12]
 80087ba:	05db      	lsls	r3, r3, #23
 80087bc:	4605      	mov	r5, r0
 80087be:	460c      	mov	r4, r1
 80087c0:	4616      	mov	r6, r2
 80087c2:	d505      	bpl.n	80087d0 <__swrite+0x1e>
 80087c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087c8:	2302      	movs	r3, #2
 80087ca:	2200      	movs	r2, #0
 80087cc:	f000 f9c8 	bl	8008b60 <_lseek_r>
 80087d0:	89a3      	ldrh	r3, [r4, #12]
 80087d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80087d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80087da:	81a3      	strh	r3, [r4, #12]
 80087dc:	4632      	mov	r2, r6
 80087de:	463b      	mov	r3, r7
 80087e0:	4628      	mov	r0, r5
 80087e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80087e6:	f000 b869 	b.w	80088bc <_write_r>

080087ea <__sseek>:
 80087ea:	b510      	push	{r4, lr}
 80087ec:	460c      	mov	r4, r1
 80087ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087f2:	f000 f9b5 	bl	8008b60 <_lseek_r>
 80087f6:	1c43      	adds	r3, r0, #1
 80087f8:	89a3      	ldrh	r3, [r4, #12]
 80087fa:	bf15      	itete	ne
 80087fc:	6560      	strne	r0, [r4, #84]	; 0x54
 80087fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008802:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008806:	81a3      	strheq	r3, [r4, #12]
 8008808:	bf18      	it	ne
 800880a:	81a3      	strhne	r3, [r4, #12]
 800880c:	bd10      	pop	{r4, pc}

0800880e <__sclose>:
 800880e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008812:	f000 b8d3 	b.w	80089bc <_close_r>
	...

08008818 <__swbuf_r>:
 8008818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800881a:	460e      	mov	r6, r1
 800881c:	4614      	mov	r4, r2
 800881e:	4605      	mov	r5, r0
 8008820:	b118      	cbz	r0, 800882a <__swbuf_r+0x12>
 8008822:	6983      	ldr	r3, [r0, #24]
 8008824:	b90b      	cbnz	r3, 800882a <__swbuf_r+0x12>
 8008826:	f7ff fb81 	bl	8007f2c <__sinit>
 800882a:	4b21      	ldr	r3, [pc, #132]	; (80088b0 <__swbuf_r+0x98>)
 800882c:	429c      	cmp	r4, r3
 800882e:	d12b      	bne.n	8008888 <__swbuf_r+0x70>
 8008830:	686c      	ldr	r4, [r5, #4]
 8008832:	69a3      	ldr	r3, [r4, #24]
 8008834:	60a3      	str	r3, [r4, #8]
 8008836:	89a3      	ldrh	r3, [r4, #12]
 8008838:	071a      	lsls	r2, r3, #28
 800883a:	d52f      	bpl.n	800889c <__swbuf_r+0x84>
 800883c:	6923      	ldr	r3, [r4, #16]
 800883e:	b36b      	cbz	r3, 800889c <__swbuf_r+0x84>
 8008840:	6923      	ldr	r3, [r4, #16]
 8008842:	6820      	ldr	r0, [r4, #0]
 8008844:	1ac0      	subs	r0, r0, r3
 8008846:	6963      	ldr	r3, [r4, #20]
 8008848:	b2f6      	uxtb	r6, r6
 800884a:	4283      	cmp	r3, r0
 800884c:	4637      	mov	r7, r6
 800884e:	dc04      	bgt.n	800885a <__swbuf_r+0x42>
 8008850:	4621      	mov	r1, r4
 8008852:	4628      	mov	r0, r5
 8008854:	f000 f948 	bl	8008ae8 <_fflush_r>
 8008858:	bb30      	cbnz	r0, 80088a8 <__swbuf_r+0x90>
 800885a:	68a3      	ldr	r3, [r4, #8]
 800885c:	3b01      	subs	r3, #1
 800885e:	60a3      	str	r3, [r4, #8]
 8008860:	6823      	ldr	r3, [r4, #0]
 8008862:	1c5a      	adds	r2, r3, #1
 8008864:	6022      	str	r2, [r4, #0]
 8008866:	701e      	strb	r6, [r3, #0]
 8008868:	6963      	ldr	r3, [r4, #20]
 800886a:	3001      	adds	r0, #1
 800886c:	4283      	cmp	r3, r0
 800886e:	d004      	beq.n	800887a <__swbuf_r+0x62>
 8008870:	89a3      	ldrh	r3, [r4, #12]
 8008872:	07db      	lsls	r3, r3, #31
 8008874:	d506      	bpl.n	8008884 <__swbuf_r+0x6c>
 8008876:	2e0a      	cmp	r6, #10
 8008878:	d104      	bne.n	8008884 <__swbuf_r+0x6c>
 800887a:	4621      	mov	r1, r4
 800887c:	4628      	mov	r0, r5
 800887e:	f000 f933 	bl	8008ae8 <_fflush_r>
 8008882:	b988      	cbnz	r0, 80088a8 <__swbuf_r+0x90>
 8008884:	4638      	mov	r0, r7
 8008886:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008888:	4b0a      	ldr	r3, [pc, #40]	; (80088b4 <__swbuf_r+0x9c>)
 800888a:	429c      	cmp	r4, r3
 800888c:	d101      	bne.n	8008892 <__swbuf_r+0x7a>
 800888e:	68ac      	ldr	r4, [r5, #8]
 8008890:	e7cf      	b.n	8008832 <__swbuf_r+0x1a>
 8008892:	4b09      	ldr	r3, [pc, #36]	; (80088b8 <__swbuf_r+0xa0>)
 8008894:	429c      	cmp	r4, r3
 8008896:	bf08      	it	eq
 8008898:	68ec      	ldreq	r4, [r5, #12]
 800889a:	e7ca      	b.n	8008832 <__swbuf_r+0x1a>
 800889c:	4621      	mov	r1, r4
 800889e:	4628      	mov	r0, r5
 80088a0:	f000 f81e 	bl	80088e0 <__swsetup_r>
 80088a4:	2800      	cmp	r0, #0
 80088a6:	d0cb      	beq.n	8008840 <__swbuf_r+0x28>
 80088a8:	f04f 37ff 	mov.w	r7, #4294967295
 80088ac:	e7ea      	b.n	8008884 <__swbuf_r+0x6c>
 80088ae:	bf00      	nop
 80088b0:	08008df0 	.word	0x08008df0
 80088b4:	08008e10 	.word	0x08008e10
 80088b8:	08008dd0 	.word	0x08008dd0

080088bc <_write_r>:
 80088bc:	b538      	push	{r3, r4, r5, lr}
 80088be:	4d07      	ldr	r5, [pc, #28]	; (80088dc <_write_r+0x20>)
 80088c0:	4604      	mov	r4, r0
 80088c2:	4608      	mov	r0, r1
 80088c4:	4611      	mov	r1, r2
 80088c6:	2200      	movs	r2, #0
 80088c8:	602a      	str	r2, [r5, #0]
 80088ca:	461a      	mov	r2, r3
 80088cc:	f7f9 ffbf 	bl	800284e <_write>
 80088d0:	1c43      	adds	r3, r0, #1
 80088d2:	d102      	bne.n	80088da <_write_r+0x1e>
 80088d4:	682b      	ldr	r3, [r5, #0]
 80088d6:	b103      	cbz	r3, 80088da <_write_r+0x1e>
 80088d8:	6023      	str	r3, [r4, #0]
 80088da:	bd38      	pop	{r3, r4, r5, pc}
 80088dc:	2000081c 	.word	0x2000081c

080088e0 <__swsetup_r>:
 80088e0:	4b32      	ldr	r3, [pc, #200]	; (80089ac <__swsetup_r+0xcc>)
 80088e2:	b570      	push	{r4, r5, r6, lr}
 80088e4:	681d      	ldr	r5, [r3, #0]
 80088e6:	4606      	mov	r6, r0
 80088e8:	460c      	mov	r4, r1
 80088ea:	b125      	cbz	r5, 80088f6 <__swsetup_r+0x16>
 80088ec:	69ab      	ldr	r3, [r5, #24]
 80088ee:	b913      	cbnz	r3, 80088f6 <__swsetup_r+0x16>
 80088f0:	4628      	mov	r0, r5
 80088f2:	f7ff fb1b 	bl	8007f2c <__sinit>
 80088f6:	4b2e      	ldr	r3, [pc, #184]	; (80089b0 <__swsetup_r+0xd0>)
 80088f8:	429c      	cmp	r4, r3
 80088fa:	d10f      	bne.n	800891c <__swsetup_r+0x3c>
 80088fc:	686c      	ldr	r4, [r5, #4]
 80088fe:	89a3      	ldrh	r3, [r4, #12]
 8008900:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008904:	0719      	lsls	r1, r3, #28
 8008906:	d42c      	bmi.n	8008962 <__swsetup_r+0x82>
 8008908:	06dd      	lsls	r5, r3, #27
 800890a:	d411      	bmi.n	8008930 <__swsetup_r+0x50>
 800890c:	2309      	movs	r3, #9
 800890e:	6033      	str	r3, [r6, #0]
 8008910:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008914:	81a3      	strh	r3, [r4, #12]
 8008916:	f04f 30ff 	mov.w	r0, #4294967295
 800891a:	e03e      	b.n	800899a <__swsetup_r+0xba>
 800891c:	4b25      	ldr	r3, [pc, #148]	; (80089b4 <__swsetup_r+0xd4>)
 800891e:	429c      	cmp	r4, r3
 8008920:	d101      	bne.n	8008926 <__swsetup_r+0x46>
 8008922:	68ac      	ldr	r4, [r5, #8]
 8008924:	e7eb      	b.n	80088fe <__swsetup_r+0x1e>
 8008926:	4b24      	ldr	r3, [pc, #144]	; (80089b8 <__swsetup_r+0xd8>)
 8008928:	429c      	cmp	r4, r3
 800892a:	bf08      	it	eq
 800892c:	68ec      	ldreq	r4, [r5, #12]
 800892e:	e7e6      	b.n	80088fe <__swsetup_r+0x1e>
 8008930:	0758      	lsls	r0, r3, #29
 8008932:	d512      	bpl.n	800895a <__swsetup_r+0x7a>
 8008934:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008936:	b141      	cbz	r1, 800894a <__swsetup_r+0x6a>
 8008938:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800893c:	4299      	cmp	r1, r3
 800893e:	d002      	beq.n	8008946 <__swsetup_r+0x66>
 8008940:	4630      	mov	r0, r6
 8008942:	f000 f991 	bl	8008c68 <_free_r>
 8008946:	2300      	movs	r3, #0
 8008948:	6363      	str	r3, [r4, #52]	; 0x34
 800894a:	89a3      	ldrh	r3, [r4, #12]
 800894c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008950:	81a3      	strh	r3, [r4, #12]
 8008952:	2300      	movs	r3, #0
 8008954:	6063      	str	r3, [r4, #4]
 8008956:	6923      	ldr	r3, [r4, #16]
 8008958:	6023      	str	r3, [r4, #0]
 800895a:	89a3      	ldrh	r3, [r4, #12]
 800895c:	f043 0308 	orr.w	r3, r3, #8
 8008960:	81a3      	strh	r3, [r4, #12]
 8008962:	6923      	ldr	r3, [r4, #16]
 8008964:	b94b      	cbnz	r3, 800897a <__swsetup_r+0x9a>
 8008966:	89a3      	ldrh	r3, [r4, #12]
 8008968:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800896c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008970:	d003      	beq.n	800897a <__swsetup_r+0x9a>
 8008972:	4621      	mov	r1, r4
 8008974:	4630      	mov	r0, r6
 8008976:	f000 f92b 	bl	8008bd0 <__smakebuf_r>
 800897a:	89a0      	ldrh	r0, [r4, #12]
 800897c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008980:	f010 0301 	ands.w	r3, r0, #1
 8008984:	d00a      	beq.n	800899c <__swsetup_r+0xbc>
 8008986:	2300      	movs	r3, #0
 8008988:	60a3      	str	r3, [r4, #8]
 800898a:	6963      	ldr	r3, [r4, #20]
 800898c:	425b      	negs	r3, r3
 800898e:	61a3      	str	r3, [r4, #24]
 8008990:	6923      	ldr	r3, [r4, #16]
 8008992:	b943      	cbnz	r3, 80089a6 <__swsetup_r+0xc6>
 8008994:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008998:	d1ba      	bne.n	8008910 <__swsetup_r+0x30>
 800899a:	bd70      	pop	{r4, r5, r6, pc}
 800899c:	0781      	lsls	r1, r0, #30
 800899e:	bf58      	it	pl
 80089a0:	6963      	ldrpl	r3, [r4, #20]
 80089a2:	60a3      	str	r3, [r4, #8]
 80089a4:	e7f4      	b.n	8008990 <__swsetup_r+0xb0>
 80089a6:	2000      	movs	r0, #0
 80089a8:	e7f7      	b.n	800899a <__swsetup_r+0xba>
 80089aa:	bf00      	nop
 80089ac:	20000018 	.word	0x20000018
 80089b0:	08008df0 	.word	0x08008df0
 80089b4:	08008e10 	.word	0x08008e10
 80089b8:	08008dd0 	.word	0x08008dd0

080089bc <_close_r>:
 80089bc:	b538      	push	{r3, r4, r5, lr}
 80089be:	4d06      	ldr	r5, [pc, #24]	; (80089d8 <_close_r+0x1c>)
 80089c0:	2300      	movs	r3, #0
 80089c2:	4604      	mov	r4, r0
 80089c4:	4608      	mov	r0, r1
 80089c6:	602b      	str	r3, [r5, #0]
 80089c8:	f7f9 ff5d 	bl	8002886 <_close>
 80089cc:	1c43      	adds	r3, r0, #1
 80089ce:	d102      	bne.n	80089d6 <_close_r+0x1a>
 80089d0:	682b      	ldr	r3, [r5, #0]
 80089d2:	b103      	cbz	r3, 80089d6 <_close_r+0x1a>
 80089d4:	6023      	str	r3, [r4, #0]
 80089d6:	bd38      	pop	{r3, r4, r5, pc}
 80089d8:	2000081c 	.word	0x2000081c

080089dc <__sflush_r>:
 80089dc:	898a      	ldrh	r2, [r1, #12]
 80089de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089e2:	4605      	mov	r5, r0
 80089e4:	0710      	lsls	r0, r2, #28
 80089e6:	460c      	mov	r4, r1
 80089e8:	d458      	bmi.n	8008a9c <__sflush_r+0xc0>
 80089ea:	684b      	ldr	r3, [r1, #4]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	dc05      	bgt.n	80089fc <__sflush_r+0x20>
 80089f0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	dc02      	bgt.n	80089fc <__sflush_r+0x20>
 80089f6:	2000      	movs	r0, #0
 80089f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80089fe:	2e00      	cmp	r6, #0
 8008a00:	d0f9      	beq.n	80089f6 <__sflush_r+0x1a>
 8008a02:	2300      	movs	r3, #0
 8008a04:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008a08:	682f      	ldr	r7, [r5, #0]
 8008a0a:	602b      	str	r3, [r5, #0]
 8008a0c:	d032      	beq.n	8008a74 <__sflush_r+0x98>
 8008a0e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008a10:	89a3      	ldrh	r3, [r4, #12]
 8008a12:	075a      	lsls	r2, r3, #29
 8008a14:	d505      	bpl.n	8008a22 <__sflush_r+0x46>
 8008a16:	6863      	ldr	r3, [r4, #4]
 8008a18:	1ac0      	subs	r0, r0, r3
 8008a1a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008a1c:	b10b      	cbz	r3, 8008a22 <__sflush_r+0x46>
 8008a1e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008a20:	1ac0      	subs	r0, r0, r3
 8008a22:	2300      	movs	r3, #0
 8008a24:	4602      	mov	r2, r0
 8008a26:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008a28:	6a21      	ldr	r1, [r4, #32]
 8008a2a:	4628      	mov	r0, r5
 8008a2c:	47b0      	blx	r6
 8008a2e:	1c43      	adds	r3, r0, #1
 8008a30:	89a3      	ldrh	r3, [r4, #12]
 8008a32:	d106      	bne.n	8008a42 <__sflush_r+0x66>
 8008a34:	6829      	ldr	r1, [r5, #0]
 8008a36:	291d      	cmp	r1, #29
 8008a38:	d82c      	bhi.n	8008a94 <__sflush_r+0xb8>
 8008a3a:	4a2a      	ldr	r2, [pc, #168]	; (8008ae4 <__sflush_r+0x108>)
 8008a3c:	40ca      	lsrs	r2, r1
 8008a3e:	07d6      	lsls	r6, r2, #31
 8008a40:	d528      	bpl.n	8008a94 <__sflush_r+0xb8>
 8008a42:	2200      	movs	r2, #0
 8008a44:	6062      	str	r2, [r4, #4]
 8008a46:	04d9      	lsls	r1, r3, #19
 8008a48:	6922      	ldr	r2, [r4, #16]
 8008a4a:	6022      	str	r2, [r4, #0]
 8008a4c:	d504      	bpl.n	8008a58 <__sflush_r+0x7c>
 8008a4e:	1c42      	adds	r2, r0, #1
 8008a50:	d101      	bne.n	8008a56 <__sflush_r+0x7a>
 8008a52:	682b      	ldr	r3, [r5, #0]
 8008a54:	b903      	cbnz	r3, 8008a58 <__sflush_r+0x7c>
 8008a56:	6560      	str	r0, [r4, #84]	; 0x54
 8008a58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008a5a:	602f      	str	r7, [r5, #0]
 8008a5c:	2900      	cmp	r1, #0
 8008a5e:	d0ca      	beq.n	80089f6 <__sflush_r+0x1a>
 8008a60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008a64:	4299      	cmp	r1, r3
 8008a66:	d002      	beq.n	8008a6e <__sflush_r+0x92>
 8008a68:	4628      	mov	r0, r5
 8008a6a:	f000 f8fd 	bl	8008c68 <_free_r>
 8008a6e:	2000      	movs	r0, #0
 8008a70:	6360      	str	r0, [r4, #52]	; 0x34
 8008a72:	e7c1      	b.n	80089f8 <__sflush_r+0x1c>
 8008a74:	6a21      	ldr	r1, [r4, #32]
 8008a76:	2301      	movs	r3, #1
 8008a78:	4628      	mov	r0, r5
 8008a7a:	47b0      	blx	r6
 8008a7c:	1c41      	adds	r1, r0, #1
 8008a7e:	d1c7      	bne.n	8008a10 <__sflush_r+0x34>
 8008a80:	682b      	ldr	r3, [r5, #0]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d0c4      	beq.n	8008a10 <__sflush_r+0x34>
 8008a86:	2b1d      	cmp	r3, #29
 8008a88:	d001      	beq.n	8008a8e <__sflush_r+0xb2>
 8008a8a:	2b16      	cmp	r3, #22
 8008a8c:	d101      	bne.n	8008a92 <__sflush_r+0xb6>
 8008a8e:	602f      	str	r7, [r5, #0]
 8008a90:	e7b1      	b.n	80089f6 <__sflush_r+0x1a>
 8008a92:	89a3      	ldrh	r3, [r4, #12]
 8008a94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a98:	81a3      	strh	r3, [r4, #12]
 8008a9a:	e7ad      	b.n	80089f8 <__sflush_r+0x1c>
 8008a9c:	690f      	ldr	r7, [r1, #16]
 8008a9e:	2f00      	cmp	r7, #0
 8008aa0:	d0a9      	beq.n	80089f6 <__sflush_r+0x1a>
 8008aa2:	0793      	lsls	r3, r2, #30
 8008aa4:	680e      	ldr	r6, [r1, #0]
 8008aa6:	bf08      	it	eq
 8008aa8:	694b      	ldreq	r3, [r1, #20]
 8008aaa:	600f      	str	r7, [r1, #0]
 8008aac:	bf18      	it	ne
 8008aae:	2300      	movne	r3, #0
 8008ab0:	eba6 0807 	sub.w	r8, r6, r7
 8008ab4:	608b      	str	r3, [r1, #8]
 8008ab6:	f1b8 0f00 	cmp.w	r8, #0
 8008aba:	dd9c      	ble.n	80089f6 <__sflush_r+0x1a>
 8008abc:	6a21      	ldr	r1, [r4, #32]
 8008abe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008ac0:	4643      	mov	r3, r8
 8008ac2:	463a      	mov	r2, r7
 8008ac4:	4628      	mov	r0, r5
 8008ac6:	47b0      	blx	r6
 8008ac8:	2800      	cmp	r0, #0
 8008aca:	dc06      	bgt.n	8008ada <__sflush_r+0xfe>
 8008acc:	89a3      	ldrh	r3, [r4, #12]
 8008ace:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ad2:	81a3      	strh	r3, [r4, #12]
 8008ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8008ad8:	e78e      	b.n	80089f8 <__sflush_r+0x1c>
 8008ada:	4407      	add	r7, r0
 8008adc:	eba8 0800 	sub.w	r8, r8, r0
 8008ae0:	e7e9      	b.n	8008ab6 <__sflush_r+0xda>
 8008ae2:	bf00      	nop
 8008ae4:	20400001 	.word	0x20400001

08008ae8 <_fflush_r>:
 8008ae8:	b538      	push	{r3, r4, r5, lr}
 8008aea:	690b      	ldr	r3, [r1, #16]
 8008aec:	4605      	mov	r5, r0
 8008aee:	460c      	mov	r4, r1
 8008af0:	b913      	cbnz	r3, 8008af8 <_fflush_r+0x10>
 8008af2:	2500      	movs	r5, #0
 8008af4:	4628      	mov	r0, r5
 8008af6:	bd38      	pop	{r3, r4, r5, pc}
 8008af8:	b118      	cbz	r0, 8008b02 <_fflush_r+0x1a>
 8008afa:	6983      	ldr	r3, [r0, #24]
 8008afc:	b90b      	cbnz	r3, 8008b02 <_fflush_r+0x1a>
 8008afe:	f7ff fa15 	bl	8007f2c <__sinit>
 8008b02:	4b14      	ldr	r3, [pc, #80]	; (8008b54 <_fflush_r+0x6c>)
 8008b04:	429c      	cmp	r4, r3
 8008b06:	d11b      	bne.n	8008b40 <_fflush_r+0x58>
 8008b08:	686c      	ldr	r4, [r5, #4]
 8008b0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d0ef      	beq.n	8008af2 <_fflush_r+0xa>
 8008b12:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008b14:	07d0      	lsls	r0, r2, #31
 8008b16:	d404      	bmi.n	8008b22 <_fflush_r+0x3a>
 8008b18:	0599      	lsls	r1, r3, #22
 8008b1a:	d402      	bmi.n	8008b22 <_fflush_r+0x3a>
 8008b1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008b1e:	f7ff faa3 	bl	8008068 <__retarget_lock_acquire_recursive>
 8008b22:	4628      	mov	r0, r5
 8008b24:	4621      	mov	r1, r4
 8008b26:	f7ff ff59 	bl	80089dc <__sflush_r>
 8008b2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008b2c:	07da      	lsls	r2, r3, #31
 8008b2e:	4605      	mov	r5, r0
 8008b30:	d4e0      	bmi.n	8008af4 <_fflush_r+0xc>
 8008b32:	89a3      	ldrh	r3, [r4, #12]
 8008b34:	059b      	lsls	r3, r3, #22
 8008b36:	d4dd      	bmi.n	8008af4 <_fflush_r+0xc>
 8008b38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008b3a:	f7ff fa96 	bl	800806a <__retarget_lock_release_recursive>
 8008b3e:	e7d9      	b.n	8008af4 <_fflush_r+0xc>
 8008b40:	4b05      	ldr	r3, [pc, #20]	; (8008b58 <_fflush_r+0x70>)
 8008b42:	429c      	cmp	r4, r3
 8008b44:	d101      	bne.n	8008b4a <_fflush_r+0x62>
 8008b46:	68ac      	ldr	r4, [r5, #8]
 8008b48:	e7df      	b.n	8008b0a <_fflush_r+0x22>
 8008b4a:	4b04      	ldr	r3, [pc, #16]	; (8008b5c <_fflush_r+0x74>)
 8008b4c:	429c      	cmp	r4, r3
 8008b4e:	bf08      	it	eq
 8008b50:	68ec      	ldreq	r4, [r5, #12]
 8008b52:	e7da      	b.n	8008b0a <_fflush_r+0x22>
 8008b54:	08008df0 	.word	0x08008df0
 8008b58:	08008e10 	.word	0x08008e10
 8008b5c:	08008dd0 	.word	0x08008dd0

08008b60 <_lseek_r>:
 8008b60:	b538      	push	{r3, r4, r5, lr}
 8008b62:	4d07      	ldr	r5, [pc, #28]	; (8008b80 <_lseek_r+0x20>)
 8008b64:	4604      	mov	r4, r0
 8008b66:	4608      	mov	r0, r1
 8008b68:	4611      	mov	r1, r2
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	602a      	str	r2, [r5, #0]
 8008b6e:	461a      	mov	r2, r3
 8008b70:	f7f9 feb0 	bl	80028d4 <_lseek>
 8008b74:	1c43      	adds	r3, r0, #1
 8008b76:	d102      	bne.n	8008b7e <_lseek_r+0x1e>
 8008b78:	682b      	ldr	r3, [r5, #0]
 8008b7a:	b103      	cbz	r3, 8008b7e <_lseek_r+0x1e>
 8008b7c:	6023      	str	r3, [r4, #0]
 8008b7e:	bd38      	pop	{r3, r4, r5, pc}
 8008b80:	2000081c 	.word	0x2000081c

08008b84 <__swhatbuf_r>:
 8008b84:	b570      	push	{r4, r5, r6, lr}
 8008b86:	460e      	mov	r6, r1
 8008b88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b8c:	2900      	cmp	r1, #0
 8008b8e:	b096      	sub	sp, #88	; 0x58
 8008b90:	4614      	mov	r4, r2
 8008b92:	461d      	mov	r5, r3
 8008b94:	da08      	bge.n	8008ba8 <__swhatbuf_r+0x24>
 8008b96:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	602a      	str	r2, [r5, #0]
 8008b9e:	061a      	lsls	r2, r3, #24
 8008ba0:	d410      	bmi.n	8008bc4 <__swhatbuf_r+0x40>
 8008ba2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008ba6:	e00e      	b.n	8008bc6 <__swhatbuf_r+0x42>
 8008ba8:	466a      	mov	r2, sp
 8008baa:	f000 f8bb 	bl	8008d24 <_fstat_r>
 8008bae:	2800      	cmp	r0, #0
 8008bb0:	dbf1      	blt.n	8008b96 <__swhatbuf_r+0x12>
 8008bb2:	9a01      	ldr	r2, [sp, #4]
 8008bb4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008bb8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008bbc:	425a      	negs	r2, r3
 8008bbe:	415a      	adcs	r2, r3
 8008bc0:	602a      	str	r2, [r5, #0]
 8008bc2:	e7ee      	b.n	8008ba2 <__swhatbuf_r+0x1e>
 8008bc4:	2340      	movs	r3, #64	; 0x40
 8008bc6:	2000      	movs	r0, #0
 8008bc8:	6023      	str	r3, [r4, #0]
 8008bca:	b016      	add	sp, #88	; 0x58
 8008bcc:	bd70      	pop	{r4, r5, r6, pc}
	...

08008bd0 <__smakebuf_r>:
 8008bd0:	898b      	ldrh	r3, [r1, #12]
 8008bd2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008bd4:	079d      	lsls	r5, r3, #30
 8008bd6:	4606      	mov	r6, r0
 8008bd8:	460c      	mov	r4, r1
 8008bda:	d507      	bpl.n	8008bec <__smakebuf_r+0x1c>
 8008bdc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008be0:	6023      	str	r3, [r4, #0]
 8008be2:	6123      	str	r3, [r4, #16]
 8008be4:	2301      	movs	r3, #1
 8008be6:	6163      	str	r3, [r4, #20]
 8008be8:	b002      	add	sp, #8
 8008bea:	bd70      	pop	{r4, r5, r6, pc}
 8008bec:	ab01      	add	r3, sp, #4
 8008bee:	466a      	mov	r2, sp
 8008bf0:	f7ff ffc8 	bl	8008b84 <__swhatbuf_r>
 8008bf4:	9900      	ldr	r1, [sp, #0]
 8008bf6:	4605      	mov	r5, r0
 8008bf8:	4630      	mov	r0, r6
 8008bfa:	f7ff fa57 	bl	80080ac <_malloc_r>
 8008bfe:	b948      	cbnz	r0, 8008c14 <__smakebuf_r+0x44>
 8008c00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c04:	059a      	lsls	r2, r3, #22
 8008c06:	d4ef      	bmi.n	8008be8 <__smakebuf_r+0x18>
 8008c08:	f023 0303 	bic.w	r3, r3, #3
 8008c0c:	f043 0302 	orr.w	r3, r3, #2
 8008c10:	81a3      	strh	r3, [r4, #12]
 8008c12:	e7e3      	b.n	8008bdc <__smakebuf_r+0xc>
 8008c14:	4b0d      	ldr	r3, [pc, #52]	; (8008c4c <__smakebuf_r+0x7c>)
 8008c16:	62b3      	str	r3, [r6, #40]	; 0x28
 8008c18:	89a3      	ldrh	r3, [r4, #12]
 8008c1a:	6020      	str	r0, [r4, #0]
 8008c1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c20:	81a3      	strh	r3, [r4, #12]
 8008c22:	9b00      	ldr	r3, [sp, #0]
 8008c24:	6163      	str	r3, [r4, #20]
 8008c26:	9b01      	ldr	r3, [sp, #4]
 8008c28:	6120      	str	r0, [r4, #16]
 8008c2a:	b15b      	cbz	r3, 8008c44 <__smakebuf_r+0x74>
 8008c2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008c30:	4630      	mov	r0, r6
 8008c32:	f000 f889 	bl	8008d48 <_isatty_r>
 8008c36:	b128      	cbz	r0, 8008c44 <__smakebuf_r+0x74>
 8008c38:	89a3      	ldrh	r3, [r4, #12]
 8008c3a:	f023 0303 	bic.w	r3, r3, #3
 8008c3e:	f043 0301 	orr.w	r3, r3, #1
 8008c42:	81a3      	strh	r3, [r4, #12]
 8008c44:	89a0      	ldrh	r0, [r4, #12]
 8008c46:	4305      	orrs	r5, r0
 8008c48:	81a5      	strh	r5, [r4, #12]
 8008c4a:	e7cd      	b.n	8008be8 <__smakebuf_r+0x18>
 8008c4c:	08007ec5 	.word	0x08007ec5

08008c50 <__malloc_lock>:
 8008c50:	4801      	ldr	r0, [pc, #4]	; (8008c58 <__malloc_lock+0x8>)
 8008c52:	f7ff ba09 	b.w	8008068 <__retarget_lock_acquire_recursive>
 8008c56:	bf00      	nop
 8008c58:	20000810 	.word	0x20000810

08008c5c <__malloc_unlock>:
 8008c5c:	4801      	ldr	r0, [pc, #4]	; (8008c64 <__malloc_unlock+0x8>)
 8008c5e:	f7ff ba04 	b.w	800806a <__retarget_lock_release_recursive>
 8008c62:	bf00      	nop
 8008c64:	20000810 	.word	0x20000810

08008c68 <_free_r>:
 8008c68:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008c6a:	2900      	cmp	r1, #0
 8008c6c:	d044      	beq.n	8008cf8 <_free_r+0x90>
 8008c6e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c72:	9001      	str	r0, [sp, #4]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	f1a1 0404 	sub.w	r4, r1, #4
 8008c7a:	bfb8      	it	lt
 8008c7c:	18e4      	addlt	r4, r4, r3
 8008c7e:	f7ff ffe7 	bl	8008c50 <__malloc_lock>
 8008c82:	4a1e      	ldr	r2, [pc, #120]	; (8008cfc <_free_r+0x94>)
 8008c84:	9801      	ldr	r0, [sp, #4]
 8008c86:	6813      	ldr	r3, [r2, #0]
 8008c88:	b933      	cbnz	r3, 8008c98 <_free_r+0x30>
 8008c8a:	6063      	str	r3, [r4, #4]
 8008c8c:	6014      	str	r4, [r2, #0]
 8008c8e:	b003      	add	sp, #12
 8008c90:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008c94:	f7ff bfe2 	b.w	8008c5c <__malloc_unlock>
 8008c98:	42a3      	cmp	r3, r4
 8008c9a:	d908      	bls.n	8008cae <_free_r+0x46>
 8008c9c:	6825      	ldr	r5, [r4, #0]
 8008c9e:	1961      	adds	r1, r4, r5
 8008ca0:	428b      	cmp	r3, r1
 8008ca2:	bf01      	itttt	eq
 8008ca4:	6819      	ldreq	r1, [r3, #0]
 8008ca6:	685b      	ldreq	r3, [r3, #4]
 8008ca8:	1949      	addeq	r1, r1, r5
 8008caa:	6021      	streq	r1, [r4, #0]
 8008cac:	e7ed      	b.n	8008c8a <_free_r+0x22>
 8008cae:	461a      	mov	r2, r3
 8008cb0:	685b      	ldr	r3, [r3, #4]
 8008cb2:	b10b      	cbz	r3, 8008cb8 <_free_r+0x50>
 8008cb4:	42a3      	cmp	r3, r4
 8008cb6:	d9fa      	bls.n	8008cae <_free_r+0x46>
 8008cb8:	6811      	ldr	r1, [r2, #0]
 8008cba:	1855      	adds	r5, r2, r1
 8008cbc:	42a5      	cmp	r5, r4
 8008cbe:	d10b      	bne.n	8008cd8 <_free_r+0x70>
 8008cc0:	6824      	ldr	r4, [r4, #0]
 8008cc2:	4421      	add	r1, r4
 8008cc4:	1854      	adds	r4, r2, r1
 8008cc6:	42a3      	cmp	r3, r4
 8008cc8:	6011      	str	r1, [r2, #0]
 8008cca:	d1e0      	bne.n	8008c8e <_free_r+0x26>
 8008ccc:	681c      	ldr	r4, [r3, #0]
 8008cce:	685b      	ldr	r3, [r3, #4]
 8008cd0:	6053      	str	r3, [r2, #4]
 8008cd2:	4421      	add	r1, r4
 8008cd4:	6011      	str	r1, [r2, #0]
 8008cd6:	e7da      	b.n	8008c8e <_free_r+0x26>
 8008cd8:	d902      	bls.n	8008ce0 <_free_r+0x78>
 8008cda:	230c      	movs	r3, #12
 8008cdc:	6003      	str	r3, [r0, #0]
 8008cde:	e7d6      	b.n	8008c8e <_free_r+0x26>
 8008ce0:	6825      	ldr	r5, [r4, #0]
 8008ce2:	1961      	adds	r1, r4, r5
 8008ce4:	428b      	cmp	r3, r1
 8008ce6:	bf04      	itt	eq
 8008ce8:	6819      	ldreq	r1, [r3, #0]
 8008cea:	685b      	ldreq	r3, [r3, #4]
 8008cec:	6063      	str	r3, [r4, #4]
 8008cee:	bf04      	itt	eq
 8008cf0:	1949      	addeq	r1, r1, r5
 8008cf2:	6021      	streq	r1, [r4, #0]
 8008cf4:	6054      	str	r4, [r2, #4]
 8008cf6:	e7ca      	b.n	8008c8e <_free_r+0x26>
 8008cf8:	b003      	add	sp, #12
 8008cfa:	bd30      	pop	{r4, r5, pc}
 8008cfc:	20000814 	.word	0x20000814

08008d00 <_read_r>:
 8008d00:	b538      	push	{r3, r4, r5, lr}
 8008d02:	4d07      	ldr	r5, [pc, #28]	; (8008d20 <_read_r+0x20>)
 8008d04:	4604      	mov	r4, r0
 8008d06:	4608      	mov	r0, r1
 8008d08:	4611      	mov	r1, r2
 8008d0a:	2200      	movs	r2, #0
 8008d0c:	602a      	str	r2, [r5, #0]
 8008d0e:	461a      	mov	r2, r3
 8008d10:	f7f9 fd80 	bl	8002814 <_read>
 8008d14:	1c43      	adds	r3, r0, #1
 8008d16:	d102      	bne.n	8008d1e <_read_r+0x1e>
 8008d18:	682b      	ldr	r3, [r5, #0]
 8008d1a:	b103      	cbz	r3, 8008d1e <_read_r+0x1e>
 8008d1c:	6023      	str	r3, [r4, #0]
 8008d1e:	bd38      	pop	{r3, r4, r5, pc}
 8008d20:	2000081c 	.word	0x2000081c

08008d24 <_fstat_r>:
 8008d24:	b538      	push	{r3, r4, r5, lr}
 8008d26:	4d07      	ldr	r5, [pc, #28]	; (8008d44 <_fstat_r+0x20>)
 8008d28:	2300      	movs	r3, #0
 8008d2a:	4604      	mov	r4, r0
 8008d2c:	4608      	mov	r0, r1
 8008d2e:	4611      	mov	r1, r2
 8008d30:	602b      	str	r3, [r5, #0]
 8008d32:	f7f9 fdb4 	bl	800289e <_fstat>
 8008d36:	1c43      	adds	r3, r0, #1
 8008d38:	d102      	bne.n	8008d40 <_fstat_r+0x1c>
 8008d3a:	682b      	ldr	r3, [r5, #0]
 8008d3c:	b103      	cbz	r3, 8008d40 <_fstat_r+0x1c>
 8008d3e:	6023      	str	r3, [r4, #0]
 8008d40:	bd38      	pop	{r3, r4, r5, pc}
 8008d42:	bf00      	nop
 8008d44:	2000081c 	.word	0x2000081c

08008d48 <_isatty_r>:
 8008d48:	b538      	push	{r3, r4, r5, lr}
 8008d4a:	4d06      	ldr	r5, [pc, #24]	; (8008d64 <_isatty_r+0x1c>)
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	4604      	mov	r4, r0
 8008d50:	4608      	mov	r0, r1
 8008d52:	602b      	str	r3, [r5, #0]
 8008d54:	f7f9 fdb3 	bl	80028be <_isatty>
 8008d58:	1c43      	adds	r3, r0, #1
 8008d5a:	d102      	bne.n	8008d62 <_isatty_r+0x1a>
 8008d5c:	682b      	ldr	r3, [r5, #0]
 8008d5e:	b103      	cbz	r3, 8008d62 <_isatty_r+0x1a>
 8008d60:	6023      	str	r3, [r4, #0]
 8008d62:	bd38      	pop	{r3, r4, r5, pc}
 8008d64:	2000081c 	.word	0x2000081c

08008d68 <_init>:
 8008d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d6a:	bf00      	nop
 8008d6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d6e:	bc08      	pop	{r3}
 8008d70:	469e      	mov	lr, r3
 8008d72:	4770      	bx	lr

08008d74 <_fini>:
 8008d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d76:	bf00      	nop
 8008d78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d7a:	bc08      	pop	{r3}
 8008d7c:	469e      	mov	lr, r3
 8008d7e:	4770      	bx	lr
