Timing Analyzer report for vga_char
Tue Nov 26 21:47:02 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; vga_char                                               ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE10F17C8                                           ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.23        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   2.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; sys_clk                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { sys_clk }                                                  ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                            ;
+-----------+-----------------+----------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                               ; Note ;
+-----------+-----------------+----------------------------------------------------------+------+
; 53.67 MHz ; 53.67 MHz       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 21.369 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.452 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.934  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.717 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+--------+---------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                          ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 21.369 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 18.558     ;
; 21.457 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 18.470     ;
; 21.502 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 18.425     ;
; 21.588 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 18.339     ;
; 21.629 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 18.298     ;
; 21.764 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 18.163     ;
; 21.768 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.105     ; 18.128     ;
; 21.911 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 18.016     ;
; 21.917 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 18.010     ;
; 22.147 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 17.780     ;
; 22.205 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 17.718     ;
; 22.279 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 17.644     ;
; 22.299 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 17.624     ;
; 22.343 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.105     ; 17.553     ;
; 22.408 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.105     ; 17.488     ;
; 22.515 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 17.408     ;
; 22.641 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.105     ; 17.255     ;
; 22.773 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 17.150     ;
; 22.840 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 17.089     ;
; 22.979 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.105     ; 16.917     ;
; 33.926 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 6.026      ;
; 33.927 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 6.025      ;
; 33.927 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 6.025      ;
; 33.934 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 6.018      ;
; 33.935 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 6.017      ;
; 34.353 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.597      ;
; 34.354 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.596      ;
; 34.354 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.596      ;
; 34.361 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.589      ;
; 34.362 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.588      ;
; 34.390 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.560      ;
; 34.391 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.559      ;
; 34.391 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.559      ;
; 34.398 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.552      ;
; 34.399 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.551      ;
; 34.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 5.466      ;
; 34.454 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 5.465      ;
; 34.454 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 5.465      ;
; 34.461 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 5.458      ;
; 34.462 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 5.457      ;
; 34.508 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.442      ;
; 34.509 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.441      ;
; 34.509 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.441      ;
; 34.516 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.434      ;
; 34.517 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.433      ;
; 34.524 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.426      ;
; 34.525 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.425      ;
; 34.525 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.425      ;
; 34.534 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.416      ;
; 34.535 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.415      ;
; 34.681 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.269      ;
; 34.682 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.268      ;
; 34.682 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.268      ;
; 34.684 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 5.235      ;
; 34.685 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 5.234      ;
; 34.685 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 5.234      ;
; 34.689 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.261      ;
; 34.690 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.260      ;
; 34.691 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 5.228      ;
; 34.692 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 5.227      ;
; 34.692 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 5.227      ;
; 34.692 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 5.227      ;
; 34.693 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 5.226      ;
; 34.699 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 5.220      ;
; 34.700 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 5.219      ;
; 34.740 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 5.186      ;
; 34.742 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 5.184      ;
; 34.743 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 5.183      ;
; 34.743 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 5.183      ;
; 34.745 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 5.181      ;
; 34.807 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.143      ;
; 34.808 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.142      ;
; 34.808 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.142      ;
; 34.815 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.135      ;
; 34.816 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.134      ;
; 34.844 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.106      ;
; 34.845 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.105      ;
; 34.845 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.105      ;
; 34.852 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.098      ;
; 34.853 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.097      ;
; 34.873 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.077      ;
; 34.874 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.076      ;
; 34.874 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.076      ;
; 34.881 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.069      ;
; 34.882 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.068      ;
; 34.971 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 4.979      ;
; 34.972 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 4.978      ;
; 34.972 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 4.978      ;
; 34.981 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 4.969      ;
; 34.982 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 4.968      ;
; 35.101 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.819      ;
; 35.205 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.719      ;
; 35.207 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.717      ;
; 35.208 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.716      ;
; 35.208 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.716      ;
; 35.210 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.714      ;
; 35.232 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.688      ;
; 35.289 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.635      ;
; 35.290 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.634      ;
; 35.290 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.634      ;
+--------+---------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+---------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                          ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.769 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.771 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.773 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.984 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.277      ;
; 1.124 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.133 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.143 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.143 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.255 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.548      ;
; 1.264 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.557      ;
; 1.265 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.274 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.283 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.576      ;
; 1.297 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.590      ;
; 1.312 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.605      ;
; 1.331 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.624      ;
; 1.365 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.658      ;
; 1.396 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.689      ;
; 1.402 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.695      ;
; 1.404 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.697      ;
; 1.414 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.707      ;
; 1.434 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.727      ;
; 1.437 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.730      ;
; 1.444 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.737      ;
; 1.445 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.738      ;
; 1.445 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.738      ;
; 1.447 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.740      ;
; 1.471 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.764      ;
; 1.515 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.808      ;
; 1.535 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.828      ;
; 1.611 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.904      ;
; 1.637 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.930      ;
; 1.655 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.948      ;
; 1.669 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.962      ;
; 1.673 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.964      ;
; 1.686 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.979      ;
; 1.705 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.001      ;
; 1.717 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.010      ;
; 1.776 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.069      ;
; 1.777 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.071      ;
; 1.800 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.091      ;
; 1.817 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.108      ;
; 1.827 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.120      ;
; 1.898 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.192      ;
; 1.902 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.195      ;
; 1.904 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.197      ;
; 1.905 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.198      ;
; 1.906 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.199      ;
; 1.942 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.236      ;
; 1.949 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.242      ;
; 1.953 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.247      ;
; 1.958 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.249      ;
; 1.967 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.260      ;
; 1.973 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.266      ;
; 1.975 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.268      ;
; 1.975 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.268      ;
; 1.976 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.269      ;
; 1.977 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.270      ;
; 2.026 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.322      ;
; 2.049 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.342      ;
; 2.054 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.348      ;
; 2.080 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.371      ;
; 2.088 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.381      ;
; 2.092 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.385      ;
; 2.094 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.387      ;
; 2.094 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.387      ;
; 2.094 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.388      ;
; 2.096 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.389      ;
; 2.098 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.389      ;
; 2.141 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.434      ;
; 2.143 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.436      ;
; 2.143 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.434      ;
; 2.144 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.437      ;
; 2.144 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.438      ;
; 2.145 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.438      ;
; 2.168 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.462      ;
; 2.168 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.464      ;
; 2.194 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 2.514      ;
; 2.195 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 2.515      ;
; 2.203 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 2.523      ;
; 2.203 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 2.523      ;
; 2.204 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 2.524      ;
; 2.219 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.510      ;
; 2.253 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.549      ;
; 2.287 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.579      ;
+-------+---------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                             ;
+-----------+-----------------+----------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                               ; Note ;
+-----------+-----------------+----------------------------------------------------------+------+
; 57.45 MHz ; 57.45 MHz       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 22.594 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.943  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.716 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+---------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                          ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 22.594 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 17.340     ;
; 22.664 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 17.270     ;
; 22.704 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 17.230     ;
; 22.769 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 17.165     ;
; 22.816 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 17.118     ;
; 22.933 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 17.001     ;
; 22.965 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 16.941     ;
; 23.059 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 16.875     ;
; 23.061 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 16.873     ;
; 23.287 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 16.644     ;
; 23.337 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 16.597     ;
; 23.340 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 16.591     ;
; 23.429 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 16.477     ;
; 23.436 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 16.495     ;
; 23.455 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 16.451     ;
; 23.554 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 16.377     ;
; 23.666 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 16.240     ;
; 23.860 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 16.071     ;
; 23.943 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 15.994     ;
; 23.966 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 15.940     ;
; 34.355 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 5.605      ;
; 34.356 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 5.604      ;
; 34.356 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 5.604      ;
; 34.365 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 5.595      ;
; 34.366 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 5.594      ;
; 34.756 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 5.201      ;
; 34.757 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 5.200      ;
; 34.757 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 5.200      ;
; 34.765 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 5.192      ;
; 34.766 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 5.191      ;
; 34.776 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 5.181      ;
; 34.777 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 5.180      ;
; 34.777 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 5.180      ;
; 34.785 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 5.172      ;
; 34.786 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 5.171      ;
; 34.787 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 5.142      ;
; 34.788 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 5.141      ;
; 34.788 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 5.141      ;
; 34.796 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 5.133      ;
; 34.797 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 5.132      ;
; 34.875 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 5.082      ;
; 34.876 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 5.081      ;
; 34.876 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 5.081      ;
; 34.885 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 5.072      ;
; 34.886 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 5.071      ;
; 34.940 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 5.017      ;
; 34.941 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 5.016      ;
; 34.941 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 5.016      ;
; 34.950 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 5.007      ;
; 34.951 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 5.006      ;
; 34.989 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.940      ;
; 34.990 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.939      ;
; 34.990 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.939      ;
; 34.992 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.937      ;
; 34.993 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.936      ;
; 34.993 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.936      ;
; 34.998 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.931      ;
; 34.999 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.930      ;
; 35.001 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.928      ;
; 35.002 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.927      ;
; 35.062 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.874      ;
; 35.064 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.872      ;
; 35.064 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.872      ;
; 35.065 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.871      ;
; 35.067 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.869      ;
; 35.079 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.878      ;
; 35.080 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.877      ;
; 35.080 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.877      ;
; 35.089 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.868      ;
; 35.090 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.867      ;
; 35.175 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.782      ;
; 35.176 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.781      ;
; 35.176 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.781      ;
; 35.185 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.772      ;
; 35.186 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.771      ;
; 35.194 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.763      ;
; 35.195 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.762      ;
; 35.195 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.762      ;
; 35.203 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.754      ;
; 35.204 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.753      ;
; 35.204 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.753      ;
; 35.204 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.753      ;
; 35.205 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.752      ;
; 35.212 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.745      ;
; 35.213 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.744      ;
; 35.306 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.651      ;
; 35.307 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.650      ;
; 35.307 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.650      ;
; 35.316 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.641      ;
; 35.317 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.640      ;
; 35.400 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.530      ;
; 35.512 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.418      ;
; 35.554 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.376      ;
; 35.554 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.375      ;
; 35.555 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.374      ;
; 35.555 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.374      ;
; 35.563 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.366      ;
; 35.564 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.365      ;
; 35.575 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.355      ;
; 35.582 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.351      ;
+--------+---------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+---------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                          ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.714 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.715 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.715 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.716 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.718 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.986      ;
; 0.719 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.987      ;
; 0.885 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.153      ;
; 1.034 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.302      ;
; 1.036 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.304      ;
; 1.038 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.306      ;
; 1.039 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.307      ;
; 1.052 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.320      ;
; 1.053 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.321      ;
; 1.133 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.401      ;
; 1.158 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.426      ;
; 1.158 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.426      ;
; 1.159 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.427      ;
; 1.161 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.429      ;
; 1.175 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.443      ;
; 1.224 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.492      ;
; 1.247 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.515      ;
; 1.249 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.517      ;
; 1.258 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.526      ;
; 1.266 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.534      ;
; 1.280 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.548      ;
; 1.280 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.548      ;
; 1.281 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.549      ;
; 1.282 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.550      ;
; 1.311 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.578      ;
; 1.312 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.579      ;
; 1.312 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.579      ;
; 1.314 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.581      ;
; 1.369 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.637      ;
; 1.377 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.645      ;
; 1.380 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.648      ;
; 1.489 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.757      ;
; 1.491 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.759      ;
; 1.503 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.771      ;
; 1.518 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.783      ;
; 1.524 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.792      ;
; 1.525 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.794      ;
; 1.551 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.819      ;
; 1.560 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.828      ;
; 1.608 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.876      ;
; 1.616 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.884      ;
; 1.633 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.898      ;
; 1.642 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.907      ;
; 1.685 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.953      ;
; 1.724 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.992      ;
; 1.751 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.019      ;
; 1.761 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.029      ;
; 1.761 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.029      ;
; 1.767 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.032      ;
; 1.779 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.046      ;
; 1.781 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.048      ;
; 1.782 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.049      ;
; 1.783 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.050      ;
; 1.785 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.052      ;
; 1.787 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.054      ;
; 1.788 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.055      ;
; 1.788 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.055      ;
; 1.794 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.062      ;
; 1.808 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.076      ;
; 1.825 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.094      ;
; 1.862 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.130      ;
; 1.874 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.142      ;
; 1.876 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.141      ;
; 1.890 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.155      ;
; 1.894 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.162      ;
; 1.905 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.170      ;
; 1.913 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.181      ;
; 1.915 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.182      ;
; 1.917 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.184      ;
; 1.918 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.185      ;
; 1.920 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.187      ;
; 1.950 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.219      ;
; 1.954 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.222      ;
; 1.959 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.227      ;
; 1.979 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.271      ;
; 1.980 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.272      ;
; 1.988 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.280      ;
; 1.989 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.281      ;
; 1.990 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.282      ;
; 1.995 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.260      ;
; 1.996 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.263      ;
; 1.998 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.265      ;
; 1.999 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.266      ;
; 2.000 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.267      ;
; 2.024 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.293      ;
; 2.042 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.309      ;
+-------+---------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.549 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.594  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.797 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+---------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                          ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 31.549 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 8.402      ;
; 31.578 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 8.373      ;
; 31.589 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 8.362      ;
; 31.626 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 8.325      ;
; 31.660 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 8.271      ;
; 31.704 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 8.247      ;
; 31.745 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 8.206      ;
; 31.768 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 8.183      ;
; 31.839 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 8.112      ;
; 31.846 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 8.105      ;
; 31.910 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 8.039      ;
; 31.928 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 8.021      ;
; 31.956 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 7.993      ;
; 31.991 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 7.940      ;
; 32.049 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 7.882      ;
; 32.077 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 7.854      ;
; 32.120 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 7.829      ;
; 32.120 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 7.829      ;
; 32.151 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 7.802      ;
; 32.158 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 7.773      ;
; 37.230 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.015     ; 2.742      ;
; 37.231 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.015     ; 2.741      ;
; 37.231 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.015     ; 2.741      ;
; 37.239 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.015     ; 2.733      ;
; 37.240 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.015     ; 2.732      ;
; 37.518 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.452      ;
; 37.519 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.451      ;
; 37.520 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.450      ;
; 37.528 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.442      ;
; 37.529 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.441      ;
; 37.535 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.435      ;
; 37.536 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.434      ;
; 37.536 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.434      ;
; 37.536 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.414      ;
; 37.537 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.413      ;
; 37.538 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.412      ;
; 37.544 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.426      ;
; 37.545 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.425      ;
; 37.546 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.424      ;
; 37.546 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.404      ;
; 37.547 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.423      ;
; 37.547 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.423      ;
; 37.547 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.403      ;
; 37.548 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.422      ;
; 37.548 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.422      ;
; 37.548 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.422      ;
; 37.556 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.414      ;
; 37.556 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.414      ;
; 37.557 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.413      ;
; 37.557 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.413      ;
; 37.597 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 2.358      ;
; 37.598 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 2.357      ;
; 37.598 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 2.357      ;
; 37.599 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 2.356      ;
; 37.600 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 2.355      ;
; 37.616 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.354      ;
; 37.617 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.353      ;
; 37.617 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.353      ;
; 37.625 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.345      ;
; 37.626 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.344      ;
; 37.635 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.315      ;
; 37.635 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.315      ;
; 37.636 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.314      ;
; 37.636 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.314      ;
; 37.637 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.313      ;
; 37.637 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.313      ;
; 37.645 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.305      ;
; 37.645 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.305      ;
; 37.646 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.304      ;
; 37.646 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.304      ;
; 37.680 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.290      ;
; 37.681 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.289      ;
; 37.681 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.289      ;
; 37.681 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.289      ;
; 37.682 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.288      ;
; 37.682 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.288      ;
; 37.689 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.281      ;
; 37.690 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.280      ;
; 37.690 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.280      ;
; 37.691 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.279      ;
; 37.740 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.230      ;
; 37.741 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.229      ;
; 37.742 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.228      ;
; 37.750 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.220      ;
; 37.751 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.219      ;
; 37.752 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.218      ;
; 37.753 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.217      ;
; 37.753 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.217      ;
; 37.761 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.209      ;
; 37.762 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.017     ; 2.208      ;
; 37.831 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.119      ;
; 37.832 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.118      ;
; 37.833 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.117      ;
; 37.841 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.109      ;
; 37.842 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.108      ;
; 37.866 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.085      ;
; 37.880 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.071      ;
; 37.884 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.067      ;
; 37.900 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.051      ;
; 37.902 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 2.051      ;
+--------+---------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+---------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                          ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.309 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.384 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.504      ;
; 0.458 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.469 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.472 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.472 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.522 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.524 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.531 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.534 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.655      ;
; 0.537 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.657      ;
; 0.538 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.658      ;
; 0.542 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.662      ;
; 0.587 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.707      ;
; 0.591 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.711      ;
; 0.597 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.717      ;
; 0.600 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.720      ;
; 0.600 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.720      ;
; 0.601 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.721      ;
; 0.607 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.727      ;
; 0.607 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.727      ;
; 0.608 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.728      ;
; 0.609 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.729      ;
; 0.623 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.743      ;
; 0.654 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.774      ;
; 0.666 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.786      ;
; 0.674 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.794      ;
; 0.675 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.795      ;
; 0.685 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.803      ;
; 0.686 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.806      ;
; 0.689 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.809      ;
; 0.694 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.812      ;
; 0.729 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.849      ;
; 0.733 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.854      ;
; 0.742 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.862      ;
; 0.749 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.867      ;
; 0.752 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.872      ;
; 0.761 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.879      ;
; 0.769 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.889      ;
; 0.771 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.891      ;
; 0.772 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.892      ;
; 0.773 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.893      ;
; 0.786 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.907      ;
; 0.788 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.909      ;
; 0.789 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.910      ;
; 0.804 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.924      ;
; 0.815 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.935      ;
; 0.817 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.937      ;
; 0.817 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.937      ;
; 0.817 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.937      ;
; 0.817 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.937      ;
; 0.818 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.938      ;
; 0.818 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.938      ;
; 0.827 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.945      ;
; 0.845 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.963      ;
; 0.846 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.967      ;
; 0.856 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.977      ;
; 0.859 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.979      ;
; 0.859 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.980      ;
; 0.861 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.981      ;
; 0.861 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.981      ;
; 0.863 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.983      ;
; 0.870 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.990      ;
; 0.871 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.991      ;
; 0.872 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.992      ;
; 0.873 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.993      ;
; 0.874 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.994      ;
; 0.879 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.997      ;
; 0.892 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.010      ;
; 0.893 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.011      ;
; 0.910 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.031      ;
; 0.913 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.031      ;
; 0.937 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|pix_data[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.055      ;
; 0.946 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.066      ;
; 0.946 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.064      ;
; 0.948 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.068      ;
; 0.950 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.088      ;
; 0.951 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.089      ;
; 0.958 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.096      ;
; 0.958 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.096      ;
+-------+---------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 21.369 ; 0.186 ; N/A      ; N/A     ; 9.594               ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 21.369 ; 0.186 ; N/A      ; N/A     ; 19.716              ;
;  sys_clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.594               ;
; Design-wide TNS                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sys_clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; hsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 120832   ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 120832   ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 22    ; 22   ;
; Unconstrained Output Ports      ; 18    ; 18   ;
; Unconstrained Output Port Paths ; 286   ; 286  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                          ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; Target                                                   ; Clock                                                    ; Type      ; Status      ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; sys_clk                                                  ; sys_clk                                                  ; Base      ; Constrained ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; sys_rst_n  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; sys_rst_n  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Tue Nov 26 21:47:00 2024
Info: Command: quartus_sta vga_char -c vga_char
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vga_char.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]} {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 21.369
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    21.369               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.934               0.000 sys_clk 
    Info (332119):    19.717               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 22.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    22.594               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.943               0.000 sys_clk 
    Info (332119):    19.716               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 31.549
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    31.549               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 sys_clk 
    Info (332119):    19.797               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4860 megabytes
    Info: Processing ended: Tue Nov 26 21:47:02 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


