
---------- Begin Simulation Statistics ----------
final_tick                                97579755500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 288113                       # Simulator instruction rate (inst/s)
host_mem_usage                                 681064                       # Number of bytes of host memory used
host_op_rate                                   288679                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   347.09                       # Real time elapsed on the host
host_tick_rate                              281140112                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.097580                       # Number of seconds simulated
sim_ticks                                 97579755500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.951595                       # CPI: cycles per instruction
system.cpu.discardedOps                        189750                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        61621241                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.512401                       # IPC: instructions per cycle
system.cpu.numCycles                        195159511                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526873     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690529     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958213     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       133538270                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       425452                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        868103                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           63                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       799489                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1295                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1601843                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1305                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             180478                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       287853                       # Transaction distribution
system.membus.trans_dist::CleanEvict           137593                       # Transaction distribution
system.membus.trans_dist::ReadExReq            262179                       # Transaction distribution
system.membus.trans_dist::ReadExResp           262179                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        180478                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1310760                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1310760                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     23376320                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                23376320                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            442657                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  442657    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              442657                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1560681500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1505558000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  97579755500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            457391                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       931633                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          362                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          294206                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           344965                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          344965                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1183                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       456208                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2728                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2401471                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2404199                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        49440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     46238496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               46287936                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          426714                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9211296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1229070                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001123                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033731                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1227700     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1360      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1229070                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1122992500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         801175495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1183000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  97579755500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   74                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               359620                       # number of demand (read+write) hits
system.l2.demand_hits::total                   359694                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  74                       # number of overall hits
system.l2.overall_hits::.cpu.data              359620                       # number of overall hits
system.l2.overall_hits::total                  359694                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1109                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             441553                       # number of demand (read+write) misses
system.l2.demand_misses::total                 442662                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1109                       # number of overall misses
system.l2.overall_misses::.cpu.data            441553                       # number of overall misses
system.l2.overall_misses::total                442662                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     86835500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  37093503000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      37180338500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     86835500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  37093503000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     37180338500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1183                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           801173                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               802356                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1183                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          801173                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              802356                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.937447                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.551133                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.551703                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.937447                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.551133                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.551703                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78300.721371                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84006.909703                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83992.614003                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78300.721371                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84006.909703                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83992.614003                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              287853                       # number of writebacks
system.l2.writebacks::total                    287853                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        441548                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            442657                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       441548                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           442657                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     75745500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  32677691500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  32753437000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     75745500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  32677691500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  32753437000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.937447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.551127                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.551697                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.937447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.551127                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.551697                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68300.721371                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74007.110212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73992.813849                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68300.721371                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74007.110212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73992.813849                       # average overall mshr miss latency
system.l2.replacements                         426714                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       643780                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           643780                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       643780                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       643780                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          355                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              355                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          355                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          355                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           37                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            37                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             82786                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 82786                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          262179                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              262179                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  22492311000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22492311000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        344965                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            344965                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.760016                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.760016                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85789.903081                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85789.903081                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       262179                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         262179                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  19870521000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19870521000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.760016                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.760016                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75789.903081                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75789.903081                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             74                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 74                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1109                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1109                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     86835500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     86835500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1183                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1183                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.937447                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.937447                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78300.721371                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78300.721371                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1109                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1109                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     75745500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     75745500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.937447                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.937447                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68300.721371                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68300.721371                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        276834                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            276834                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       179374                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          179374                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  14601192000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14601192000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       456208                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        456208                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.393185                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.393185                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81400.827322                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81400.827322                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       179369                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       179369                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  12807170500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12807170500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.393174                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.393174                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71401.248265                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71401.248265                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  97579755500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16052.067140                       # Cycle average of tags in use
system.l2.tags.total_refs                     1601738                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    443098                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.614862                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.536811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        47.942848                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15967.587481                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.974584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979740                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          499                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4575                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11127                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          170                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13257338                       # Number of tag accesses
system.l2.tags.data_accesses                 13257338                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  97579755500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples    241301.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1109.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    440994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004966394500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        14271                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        14271                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1181637                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             227301                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      442657                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     287853                       # Number of write requests accepted
system.mem_ctrls.readBursts                    442657                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   287853                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    554                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 46552                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                442657                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               287853                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  361237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   80717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  14364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  14287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        14271                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.978838                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.446213                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     40.779194                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11986     83.99%     83.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         2152     15.08%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           21      0.15%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           56      0.39%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            6      0.04%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            6      0.04%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.01%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            7      0.05%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           27      0.19%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            3      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         14271                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        14271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.907154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.873091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.084127                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8146     57.08%     57.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              227      1.59%     58.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5009     35.10%     93.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              862      6.04%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.14%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         14271                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   35456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                14165024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9211296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    145.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     94.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   97572015000                       # Total gap between requests
system.mem_ctrls.avgGap                     133566.98                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        35488                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     14111808                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7721024                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 363681.993443814281                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 144618193.883463859558                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 79125264.871154546738                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1109                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       441548                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       287853                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     30376250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  14470958000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2341317085250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27390.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32773.24                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   8133724.80                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        35488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     14129536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      14165024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        35488                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        35488                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      9211296                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      9211296                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1109                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       441548                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         442657                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       287853                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        287853                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       363682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    144799871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        145163553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       363682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       363682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     94397613                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        94397613                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     94397613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       363682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    144799871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       239561166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               442103                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              241282                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        27631                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        27477                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        27156                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        27541                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        27911                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        27210                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        27696                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        28004                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        27648                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        26497                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        26825                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        28031                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        27750                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        28501                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        28090                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        28135                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        14998                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        14784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        14572                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        15043                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        15258                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        15085                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        15441                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        15663                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        15373                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        14428                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        14341                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        15381                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        14801                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        15401                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        15368                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        15345                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              6211903000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2210515000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        14501334250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14050.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32800.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              275061                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             118120                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            62.22                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           48.96                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       290204                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   150.709983                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    95.761631                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   218.750862                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       208830     71.96%     71.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        44354     15.28%     87.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         7415      2.56%     89.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3700      1.27%     91.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10402      3.58%     94.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1291      0.44%     95.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1149      0.40%     95.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1718      0.59%     96.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        11345      3.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       290204                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              28294592                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           15442048                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              289.963752                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              158.250530                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.50                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               57.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy      1039805340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       552669645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1581345780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     628686360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7702668480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  31734865710                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  10746528960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   53986570275                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   553.255847                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  27594032250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3258320000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  66727403250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy      1032251220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       548654535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1575269640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     630805680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7702668480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  32216190810                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  10341202560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   54047042925                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   553.875572                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  26542749500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3258320000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  67778686000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  97579755500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  97579755500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     13919962                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13919962                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13919962                       # number of overall hits
system.cpu.icache.overall_hits::total        13919962                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1183                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1183                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1183                       # number of overall misses
system.cpu.icache.overall_misses::total          1183                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     90592000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     90592000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     90592000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     90592000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13921145                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13921145                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13921145                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13921145                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000085                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000085                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000085                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000085                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76578.191040                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76578.191040                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76578.191040                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76578.191040                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          362                       # number of writebacks
system.cpu.icache.writebacks::total               362                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1183                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1183                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1183                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1183                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     89409000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     89409000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     89409000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     89409000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000085                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000085                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75578.191040                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75578.191040                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75578.191040                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75578.191040                       # average overall mshr miss latency
system.cpu.icache.replacements                    362                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13919962                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13919962                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1183                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1183                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     90592000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     90592000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13921145                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13921145                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76578.191040                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76578.191040                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1183                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1183                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     89409000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     89409000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75578.191040                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75578.191040                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  97579755500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           622.269115                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13921145                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1183                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11767.662722                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   622.269115                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.607685                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.607685                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          821                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          215                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          606                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.801758                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27843473                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27843473                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  97579755500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  97579755500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  97579755500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51186404                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51186404                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51186822                       # number of overall hits
system.cpu.dcache.overall_hits::total        51186822                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       916878                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         916878                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       924878                       # number of overall misses
system.cpu.dcache.overall_misses::total        924878                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  48114398500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  48114398500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  48114398500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  48114398500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52103282                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52103282                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52111700                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52111700                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017597                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017597                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017748                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017748                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52476.336546                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52476.336546                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52022.427282                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52022.427282                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6373                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                78                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    81.705128                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       643780                       # number of writebacks
system.cpu.dcache.writebacks::total            643780                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       123706                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       123706                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       123706                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       123706                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       793172                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       793172                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       801172                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       801172                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  41469772000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  41469772000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  42072921499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  42072921499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015223                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015223                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015374                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015374                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52283.454282                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52283.454282                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52514.218544                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52514.218544                       # average overall mshr miss latency
system.cpu.dcache.replacements                 799125                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40702059                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40702059                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       452119                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        452119                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  18349812500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18349812500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41154178                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41154178                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010986                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010986                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40586.244993                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40586.244993                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3912                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3912                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       448207                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       448207                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  17589892000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17589892000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010891                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010891                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39245.018485                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39245.018485                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10484345                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10484345                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       464759                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       464759                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  29764586000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  29764586000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949104                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949104                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.042447                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042447                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64043.054572                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64043.054572                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       119794                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       119794                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       344965                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       344965                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  23879880000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23879880000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031506                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031506                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69224.066210                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69224.066210                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          418                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           418                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8000                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8000                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.950344                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.950344                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8000                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8000                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    603149499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    603149499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.950344                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.950344                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75393.687375                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75393.687375                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       100500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  97579755500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2017.253418                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51988070                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            801173                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.889943                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2017.253418                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          375                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1500                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105024725                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105024725                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  97579755500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  97579755500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 4484549                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3734560                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80986                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103485                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101717                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.915949                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65200                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 13                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             674                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              386                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            42681504                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474595                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11023827                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  97579755500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  97579755500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
