// Seed: 4191550791
module module_0 (
    output uwire id_0,
    input supply0 id_1,
    output supply0 id_2,
    input tri id_3,
    input wor id_4,
    input wand id_5,
    input supply0 id_6,
    input wor id_7,
    input supply1 id_8,
    input supply0 id_9
);
  wire id_11;
  assign id_2 = id_4;
endmodule
module module_1 (
    input supply0 id_0
);
  uwire  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  =  {
    id_0, 1'b0
  };
  integer id_23;
  module_0(
      id_21, id_12, id_2, id_11, id_12, id_0, id_14, id_2, id_2, id_9
  );
endmodule
