# PD_ORCA_TOP_28nm
Block-level multi-voltage ASIC physical design with 52K cells and 40 macros. Complete flow from floorplanning to timing signoff, including multi-power domains and 5 clocks. Includes TCL automation scripts for port placement, voltage area creation, timing fixes, PrimeTime DMSA setup, plus Unix and CMOS basics.
