

================================================================
== Vitis HLS Report for 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_Pipeline_PadMain'
================================================================
* Date:           Sun Nov  3 14:21:44 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.368 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      290|      290|  1.450 us|  1.450 us|  289|  289|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadMain  |      288|      288|        19|         18|          1|    16|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     69|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    179|    -|
|Register         |        -|    -|     544|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     544|    248|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |i_4_fu_75_p2                        |         +|   0|  0|  13|           5|           1|
    |ap_block_pp0_stage0_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state18_pp0_stage17_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln59_fu_69_p2                  |      icmp|   0|  0|  14|           5|           6|
    |ap_block_state10_pp0_stage9_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|  69|          31|          29|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  93|         19|    1|         19|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3         |   9|          2|    5|         10|
    |i_fu_38                      |   9|          2|    5|         10|
    |layer18_out_blk_n            |   9|          2|    1|          2|
    |layer18_out_din_local        |  14|          3|  512|       1536|
    |layer5_out_blk_n             |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 179|         38|  529|       1587|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                    |   18|   0|   18|          0|
    |ap_done_reg                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |    1|   0|    1|          0|
    |i_4_reg_96                   |    5|   0|    5|          0|
    |i_fu_38                      |    5|   0|    5|          0|
    |icmp_ln59_reg_92             |    1|   0|    1|          0|
    |reg_56                       |  512|   0|  512|          0|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        |  544|   0|  544|          0|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                                 Source Object                                 |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config18>_Pipeline_PadMain|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config18>_Pipeline_PadMain|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config18>_Pipeline_PadMain|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config18>_Pipeline_PadMain|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config18>_Pipeline_PadMain|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config18>_Pipeline_PadMain|  return value|
|layer18_out_din             |  out|  512|     ap_fifo|                                                                    layer18_out|       pointer|
|layer18_out_num_data_valid  |   in|   10|     ap_fifo|                                                                    layer18_out|       pointer|
|layer18_out_fifo_cap        |   in|   10|     ap_fifo|                                                                    layer18_out|       pointer|
|layer18_out_full_n          |   in|    1|     ap_fifo|                                                                    layer18_out|       pointer|
|layer18_out_write           |  out|    1|     ap_fifo|                                                                    layer18_out|       pointer|
|layer5_out_dout             |   in|  512|     ap_fifo|                                                                     layer5_out|       pointer|
|layer5_out_num_data_valid   |   in|    9|     ap_fifo|                                                                     layer5_out|       pointer|
|layer5_out_fifo_cap         |   in|    9|     ap_fifo|                                                                     layer5_out|       pointer|
|layer5_out_empty_n          |   in|    1|     ap_fifo|                                                                     layer5_out|       pointer|
|layer5_out_read             |  out|    1|     ap_fifo|                                                                     layer5_out|       pointer|
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 18, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 18, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %layer5_out, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %layer18_out, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln59 = store i5 0, i5 %i" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 25 'store' 'store_ln59' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln59 = br void %PadLeft" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 26 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_3 = load i5 %i" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 27 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.78ns)   --->   "%icmp_ln59 = icmp_eq  i5 %i_3, i5 16" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 28 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.78ns)   --->   "%i_4 = add i5 %i_3, i5 1" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 29 'add' 'i_4' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %PadLeft.split, void %for.inc50.preheader.exitStub" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 30 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = (icmp_ln59)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 31 [1/1] (2.18ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 0" [firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62]   --->   Operation 31 'write' 'write_ln15' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_2 : Operation 32 [1/1] (2.18ns)   --->   "%layer5_out_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 32 'read' 'layer5_out_read' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln59 = store i5 %i_4, i5 %i" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 33 'store' 'store_ln59' <Predicate = (!icmp_ln59)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 34 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 %layer5_out_read" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 34 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_3 : Operation 35 [1/1] (2.18ns)   --->   "%layer5_out_read_1 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 35 'read' 'layer5_out_read_1' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 36 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 %layer5_out_read_1" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 36 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_4 : Operation 37 [1/1] (2.18ns)   --->   "%layer5_out_read_2 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 37 'read' 'layer5_out_read_2' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 38 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 %layer5_out_read_2" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 38 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_5 : Operation 39 [1/1] (2.18ns)   --->   "%layer5_out_read_3 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 39 'read' 'layer5_out_read_3' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 40 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 %layer5_out_read_3" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 40 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_6 : Operation 41 [1/1] (2.18ns)   --->   "%layer5_out_read_4 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 41 'read' 'layer5_out_read_4' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>

State 7 <SV = 6> <Delay = 2.18>
ST_7 : Operation 42 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 %layer5_out_read_4" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 42 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_7 : Operation 43 [1/1] (2.18ns)   --->   "%layer5_out_read_5 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 43 'read' 'layer5_out_read_5' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 44 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 %layer5_out_read_5" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 44 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_8 : Operation 45 [1/1] (2.18ns)   --->   "%layer5_out_read_6 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 45 'read' 'layer5_out_read_6' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>

State 9 <SV = 8> <Delay = 2.18>
ST_9 : Operation 46 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 %layer5_out_read_6" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 46 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_9 : Operation 47 [1/1] (2.18ns)   --->   "%layer5_out_read_7 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 47 'read' 'layer5_out_read_7' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>

State 10 <SV = 9> <Delay = 2.18>
ST_10 : Operation 48 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 %layer5_out_read_7" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 48 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_10 : Operation 49 [1/1] (2.18ns)   --->   "%layer5_out_read_8 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 49 'read' 'layer5_out_read_8' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>

State 11 <SV = 10> <Delay = 2.18>
ST_11 : Operation 50 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 %layer5_out_read_8" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 50 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_11 : Operation 51 [1/1] (2.18ns)   --->   "%layer5_out_read_9 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 51 'read' 'layer5_out_read_9' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>

State 12 <SV = 11> <Delay = 2.18>
ST_12 : Operation 52 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 %layer5_out_read_9" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 52 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_12 : Operation 53 [1/1] (2.18ns)   --->   "%layer5_out_read_10 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 53 'read' 'layer5_out_read_10' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>

State 13 <SV = 12> <Delay = 2.18>
ST_13 : Operation 54 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 %layer5_out_read_10" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 54 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_13 : Operation 55 [1/1] (2.18ns)   --->   "%layer5_out_read_11 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 55 'read' 'layer5_out_read_11' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>

State 14 <SV = 13> <Delay = 2.18>
ST_14 : Operation 56 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 %layer5_out_read_11" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 56 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_14 : Operation 57 [1/1] (2.18ns)   --->   "%layer5_out_read_12 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 57 'read' 'layer5_out_read_12' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>

State 15 <SV = 14> <Delay = 2.18>
ST_15 : Operation 58 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 %layer5_out_read_12" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 58 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_15 : Operation 59 [1/1] (2.18ns)   --->   "%layer5_out_read_13 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 59 'read' 'layer5_out_read_13' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>

State 16 <SV = 15> <Delay = 2.18>
ST_16 : Operation 60 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 %layer5_out_read_13" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 60 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_16 : Operation 61 [1/1] (2.18ns)   --->   "%layer5_out_read_14 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 61 'read' 'layer5_out_read_14' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>

State 17 <SV = 16> <Delay = 2.18>
ST_17 : Operation 62 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 %layer5_out_read_14" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 62 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_17 : Operation 63 [1/1] (2.18ns)   --->   "%layer5_out_read_15 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 63 'read' 'layer5_out_read_15' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>

State 18 <SV = 17> <Delay = 2.18>
ST_18 : Operation 64 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 %layer5_out_read_15" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 64 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>

State 19 <SV = 18> <Delay = 2.18>
ST_19 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln59 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 65 'specpipeline' 'specpipeline_ln59' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 66 [1/1] (0.00ns)   --->   "%speclooptripcount_ln59 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 66 'speclooptripcount' 'speclooptripcount_ln59' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 67 'specloopname' 'specloopname_ln59' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 68 [1/1] (2.18ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 0" [firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:70]   --->   Operation 68 'write' 'write_ln15' <Predicate = true> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_19 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln59 = br void %PadLeft" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 69 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer18_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer5_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 01100000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000]
store_ln59             (store            ) [ 00000000000000000000]
br_ln59                (br               ) [ 00000000000000000000]
i_3                    (load             ) [ 00000000000000000000]
icmp_ln59              (icmp             ) [ 01111111111111111110]
i_4                    (add              ) [ 00100000000000000000]
br_ln59                (br               ) [ 00000000000000000000]
write_ln15             (write            ) [ 00000000000000000000]
layer5_out_read        (read             ) [ 00010000000000000000]
store_ln59             (store            ) [ 00000000000000000000]
write_ln26             (write            ) [ 00000000000000000000]
layer5_out_read_1      (read             ) [ 00001000000000000000]
write_ln26             (write            ) [ 00000000000000000000]
layer5_out_read_2      (read             ) [ 00000100000000000000]
write_ln26             (write            ) [ 00000000000000000000]
layer5_out_read_3      (read             ) [ 00000010000000000000]
write_ln26             (write            ) [ 00000000000000000000]
layer5_out_read_4      (read             ) [ 00000001000000000000]
write_ln26             (write            ) [ 00000000000000000000]
layer5_out_read_5      (read             ) [ 00000000100000000000]
write_ln26             (write            ) [ 00000000000000000000]
layer5_out_read_6      (read             ) [ 00000000010000000000]
write_ln26             (write            ) [ 00000000000000000000]
layer5_out_read_7      (read             ) [ 00000000001000000000]
write_ln26             (write            ) [ 00000000000000000000]
layer5_out_read_8      (read             ) [ 00000000000100000000]
write_ln26             (write            ) [ 00000000000000000000]
layer5_out_read_9      (read             ) [ 00000000000010000000]
write_ln26             (write            ) [ 00000000000000000000]
layer5_out_read_10     (read             ) [ 00000000000001000000]
write_ln26             (write            ) [ 00000000000000000000]
layer5_out_read_11     (read             ) [ 00000000000000100000]
write_ln26             (write            ) [ 00000000000000000000]
layer5_out_read_12     (read             ) [ 00000000000000010000]
write_ln26             (write            ) [ 00000000000000000000]
layer5_out_read_13     (read             ) [ 00000000000000001000]
write_ln26             (write            ) [ 00000000000000000000]
layer5_out_read_14     (read             ) [ 00000000000000000100]
write_ln26             (write            ) [ 00000000000000000000]
layer5_out_read_15     (read             ) [ 00000000000000000010]
write_ln26             (write            ) [ 00000000000000000000]
specpipeline_ln59      (specpipeline     ) [ 00000000000000000000]
speclooptripcount_ln59 (speclooptripcount) [ 00000000000000000000]
specloopname_ln59      (specloopname     ) [ 00000000000000000000]
write_ln15             (write            ) [ 00000000000000000000]
br_ln59                (br               ) [ 00000000000000000000]
ret_ln0                (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer18_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer18_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer5_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer5_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="i_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_write_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="512" slack="0"/>
<pin id="45" dir="0" index="2" bw="512" slack="0"/>
<pin id="46" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln15/2 write_ln26/3 write_ln26/4 write_ln26/5 write_ln26/6 write_ln26/7 write_ln26/8 write_ln26/9 write_ln26/10 write_ln26/11 write_ln26/12 write_ln26/13 write_ln26/14 write_ln26/15 write_ln26/16 write_ln26/17 write_ln26/18 write_ln15/19 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="512" slack="0"/>
<pin id="52" dir="0" index="1" bw="512" slack="0"/>
<pin id="53" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer5_out_read/2 layer5_out_read_1/3 layer5_out_read_2/4 layer5_out_read_3/5 layer5_out_read_4/6 layer5_out_read_5/7 layer5_out_read_6/8 layer5_out_read_7/9 layer5_out_read_8/10 layer5_out_read_9/11 layer5_out_read_10/12 layer5_out_read_11/13 layer5_out_read_12/14 layer5_out_read_13/15 layer5_out_read_14/16 layer5_out_read_15/17 "/>
</bind>
</comp>

<comp id="56" class="1005" name="reg_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="512" slack="1"/>
<pin id="58" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="layer5_out_read layer5_out_read_1 layer5_out_read_2 layer5_out_read_3 layer5_out_read_4 layer5_out_read_5 layer5_out_read_6 layer5_out_read_7 layer5_out_read_8 layer5_out_read_9 layer5_out_read_10 layer5_out_read_11 layer5_out_read_12 layer5_out_read_13 layer5_out_read_14 layer5_out_read_15 "/>
</bind>
</comp>

<comp id="61" class="1004" name="store_ln59_store_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="1" slack="0"/>
<pin id="63" dir="0" index="1" bw="5" slack="0"/>
<pin id="64" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_3_load_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="5" slack="0"/>
<pin id="68" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="icmp_ln59_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="5" slack="0"/>
<pin id="71" dir="0" index="1" bw="5" slack="0"/>
<pin id="72" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="i_4_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="5" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln59_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="5" slack="1"/>
<pin id="83" dir="0" index="1" bw="5" slack="1"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/2 "/>
</bind>
</comp>

<comp id="85" class="1005" name="i_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="5" slack="0"/>
<pin id="87" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="92" class="1005" name="icmp_ln59_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59 "/>
</bind>
</comp>

<comp id="96" class="1005" name="i_4_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="5" slack="1"/>
<pin id="98" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="22" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="24" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="54"><net_src comp="26" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="59"><net_src comp="50" pin="2"/><net_sink comp="56" pin=0"/></net>

<net id="60"><net_src comp="56" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="73"><net_src comp="66" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="79"><net_src comp="66" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="88"><net_src comp="38" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="61" pin=1"/></net>

<net id="90"><net_src comp="85" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="91"><net_src comp="85" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="95"><net_src comp="69" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="75" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="81" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer18_out | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
	Port: layer5_out | {}
 - Input state : 
	Port: zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config18>_Pipeline_PadMain : layer18_out | {}
	Port: zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config18>_Pipeline_PadMain : layer5_out | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
  - Chain level:
	State 1
		store_ln59 : 1
		i_3 : 1
		icmp_ln59 : 2
		i_4 : 2
		br_ln59 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|   icmp   | icmp_ln59_fu_69 |    0    |    13   |
|----------|-----------------|---------|---------|
|    add   |    i_4_fu_75    |    0    |    13   |
|----------|-----------------|---------|---------|
|   write  | grp_write_fu_42 |    0    |    0    |
|----------|-----------------|---------|---------|
|   read   |  grp_read_fu_50 |    0    |    0    |
|----------|-----------------|---------|---------|
|   Total  |                 |    0    |    26   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|   i_4_reg_96   |    5   |
|    i_reg_85    |    5   |
|icmp_ln59_reg_92|    1   |
|     reg_56     |   512  |
+----------------+--------+
|      Total     |   523  |
+----------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------------|------|------|------|--------||---------||---------||---------|
| grp_write_fu_42 |  p2  |   2  |  512 |  1024  ||    0    ||    9    |
|-----------------|------|------|------|--------||---------||---------||---------|
|      Total      |      |      |      |  1024  ||  1.588  ||    0    ||    9    |
|-----------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   26   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   523  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   523  |   35   |
+-----------+--------+--------+--------+
