# Synopsys Constraint Checker(syntax only), version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Tue Jan 29 09:54:06 2019


##### DESIGN INFO #######################################################

Top View:                "Digtal_Calender"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                       Requested     Requested     Clock                                  Clock                     Clock
Clock                                       Frequency     Period        Type                                   Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------
DS1340Z_driver|clk_400khz_derived_clock     1.0 MHz       1000.000      derived (from Digtal_Calender|clk)     Autoconstr_clkgroup_0     104  
Digtal_Calender|clk                         1.0 MHz       1000.000      inferred                               Autoconstr_clkgroup_0     121  
Encoder|clk_500us_derived_clock             1.0 MHz       1000.000      derived (from Digtal_Calender|clk)     Autoconstr_clkgroup_0     6    
Segment_scan|clk_40khz_derived_clock        1.0 MHz       1000.000      derived (from Digtal_Calender|clk)     Autoconstr_clkgroup_0     31   
System                                      1.0 MHz       1000.000      system                                 system_clkgroup           2    
==============================================================================================================================================
