{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646496869093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646496869094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar  6 01:14:29 2022 " "Processing started: Sun Mar  6 01:14:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646496869094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496869094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bus_test -c bus_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off bus_test -c bus_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496869094 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646496869656 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "12 " "Parallel compilation is enabled and will use up to 12 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1646496869657 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "bus_test.qsys " "Elaborating Platform Designer system entity \"bus_test.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646496875669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.06.01:14:38 Progress: Loading bus_test/bus_test.qsys " "2022.03.06.01:14:38 Progress: Loading bus_test/bus_test.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496878008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.06.01:14:38 Progress: Reading input file " "2022.03.06.01:14:38 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496878690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.06.01:14:38 Progress: Adding clk_0 \[clock_source 21.1\] " "2022.03.06.01:14:38 Progress: Adding clk_0 \[clock_source 21.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496878739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.06.01:14:39 Progress: Parameterizing module clk_0 " "2022.03.06.01:14:39 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496879070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.06.01:14:39 Progress: Adding simple_soma_0 \[simple_soma 1.0.1\] " "2022.03.06.01:14:39 Progress: Adding simple_soma_0 \[simple_soma 1.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496879070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.06.01:14:39 Progress: Parameterizing module simple_soma_0 " "2022.03.06.01:14:39 Progress: Parameterizing module simple_soma_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496879143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.06.01:14:39 Progress: Adding simple_synapse_0 \[simple_synapse 1.0.1\] " "2022.03.06.01:14:39 Progress: Adding simple_synapse_0 \[simple_synapse 1.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496879144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.06.01:14:39 Progress: Parameterizing module simple_synapse_0 " "2022.03.06.01:14:39 Progress: Parameterizing module simple_synapse_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496879301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.06.01:14:39 Progress: Building connections " "2022.03.06.01:14:39 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496879301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.06.01:14:39 Progress: Parameterizing connections " "2022.03.06.01:14:39 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496879316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.06.01:14:39 Progress: Validating " "2022.03.06.01:14:39 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496879316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.06.01:14:39 Progress: Done reading input file " "2022.03.06.01:14:39 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496879356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bus_test: Generating bus_test \"bus_test\" for QUARTUS_SYNTH " "Bus_test: Generating bus_test \"bus_test\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496880427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master simple_soma_0.m_spike and slave simple_synapse_0.s_spike because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master simple_soma_0.m_spike and slave simple_synapse_0.s_spike because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496881548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master simple_soma_0.m_synapse and slave simple_synapse_0.s_synapse because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master simple_soma_0.m_synapse and slave simple_synapse_0.s_synapse because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496882847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master simple_soma_0.m_time and slave simple_synapse_0.s_time because the master has address signal 1 bit wide, but the slave is 8 bit wide. " "Interconnect is inserted between master simple_soma_0.m_time and slave simple_synapse_0.s_time because the master has address signal 1 bit wide, but the slave is 8 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496883969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master simple_soma_0.m_time and slave simple_synapse_0.s_time because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master simple_soma_0.m_time and slave simple_synapse_0.s_time because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496883969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Simple_soma_0: \"bus_test\" instantiated simple_soma \"simple_soma_0\" " "Simple_soma_0: \"bus_test\" instantiated simple_soma \"simple_soma_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496886842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Simple_synapse_0: \"bus_test\" instantiated simple_synapse \"simple_synapse_0\" " "Simple_synapse_0: \"bus_test\" instantiated simple_synapse \"simple_synapse_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496886844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"bus_test\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"bus_test\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496888482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"bus_test\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"bus_test\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496890090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_2: \"bus_test\" instantiated altera_mm_interconnect \"mm_interconnect_2\" " "Mm_interconnect_2: \"bus_test\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496891673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"bus_test\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"bus_test\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496891679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Simple_soma_0_m_spike_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"simple_soma_0_m_spike_translator\" " "Simple_soma_0_m_spike_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"simple_soma_0_m_spike_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496891681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Simple_synapse_0_s_spike_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"simple_synapse_0_s_spike_translator\" " "Simple_synapse_0_s_spike_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"simple_synapse_0_s_spike_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496891684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bus_test: Done \"bus_test\" with 9 modules, 11 files " "Bus_test: Done \"bus_test\" with 9 modules, 11 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496891684 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "bus_test.qsys " "Finished elaborating Platform Designer system entity \"bus_test.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646496892445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/simple_sdc_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/simple_sdc_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_SDC_sm-behavior " "Found design unit 1: simple_SDC_sm-behavior" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496892764 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_SDC_sm " "Found entity 1: simple_SDC_sm" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496892764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496892764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/simple_up_server_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/simple_up_server_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_up_server_sm-behavioral " "Found design unit 1: simple_up_server_sm-behavioral" {  } { { "src/simple_up_server_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_up_server_sm.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496892767 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_up_server_sm " "Found entity 1: simple_up_server_sm" {  } { { "src/simple_up_server_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_up_server_sm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496892767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496892767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/simple_soma_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/simple_soma_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_soma_sm-behavioral " "Found design unit 1: simple_soma_sm-behavioral" {  } { { "src/simple_soma_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_soma_sm.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496892771 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_soma_sm " "Found entity 1: simple_soma_sm" {  } { { "src/simple_soma_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_soma_sm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496892771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496892771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/bus_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/bus_test/bus_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_test-rtl " "Found design unit 1: bus_test-rtl" {  } { { "db/ip/bus_test/bus_test.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/db/ip/bus_test/bus_test.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496892777 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_test " "Found entity 1: bus_test" {  } { { "db/ip/bus_test/bus_test.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/db/ip/bus_test/bus_test.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496892777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496892777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bus_test/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/bus_test/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/db/ip/bus_test/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496892786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496892786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bus_test/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/bus_test/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/db/ip/bus_test/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496892794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496892794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bus_test/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/bus_test/submodules/altera_reset_controller.v" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/db/ip/bus_test/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496892802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496892802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bus_test/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/bus_test/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/db/ip/bus_test/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496892809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496892809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/bus_test_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bus_test/submodules/bus_test_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_test_mm_interconnect_0 " "Found entity 1: bus_test_mm_interconnect_0" {  } { { "db/ip/bus_test/submodules/bus_test_mm_interconnect_0.v" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/db/ip/bus_test/submodules/bus_test_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496892815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496892815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/bus_test_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bus_test/submodules/bus_test_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_test_mm_interconnect_1 " "Found entity 1: bus_test_mm_interconnect_1" {  } { { "db/ip/bus_test/submodules/bus_test_mm_interconnect_1.v" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/db/ip/bus_test/submodules/bus_test_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496892823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496892823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/bus_test_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bus_test/submodules/bus_test_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_test_mm_interconnect_2 " "Found entity 1: bus_test_mm_interconnect_2" {  } { { "db/ip/bus_test/submodules/bus_test_mm_interconnect_2.v" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/db/ip/bus_test/submodules/bus_test_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496892830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496892830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/simple_soma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/bus_test/submodules/simple_soma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_soma-behavioral " "Found design unit 1: simple_soma-behavioral" {  } { { "db/ip/bus_test/submodules/simple_soma.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/db/ip/bus_test/submodules/simple_soma.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496892833 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_soma " "Found entity 1: simple_soma" {  } { { "db/ip/bus_test/submodules/simple_soma.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/db/ip/bus_test/submodules/simple_soma.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496892833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496892833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/simple_synapse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/bus_test/submodules/simple_synapse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_synapse-behavioral " "Found design unit 1: simple_synapse-behavioral" {  } { { "db/ip/bus_test/submodules/simple_synapse.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/db/ip/bus_test/submodules/simple_synapse.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496892835 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_synapse " "Found entity 1: simple_synapse" {  } { { "db/ip/bus_test/submodules/simple_synapse.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/db/ip/bus_test/submodules/simple_synapse.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496892835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496892835 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_SDC_sm " "Elaborating entity \"simple_SDC_sm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646496892867 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "internal_ram " "RAM logic \"internal_ram\" is uninferred due to inappropriate RAM size" {  } { { "src/simple_SDC_sm.vhd" "internal_ram" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1646496893066 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1646496893066 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s0_readdata_target_synapse_addr\[5\] GND " "Pin \"avs_s0_readdata_target_synapse_addr\[5\]\" is stuck at GND" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646496893206 "|simple_SDC_sm|avs_s0_readdata_target_synapse_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s0_readdata_target_synapse_addr\[6\] GND " "Pin \"avs_s0_readdata_target_synapse_addr\[6\]\" is stuck at GND" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646496893206 "|simple_SDC_sm|avs_s0_readdata_target_synapse_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s0_readdata_target_synapse_addr\[7\] GND " "Pin \"avs_s0_readdata_target_synapse_addr\[7\]\" is stuck at GND" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646496893206 "|simple_SDC_sm|avs_s0_readdata_target_synapse_addr[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1646496893206 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646496893259 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1646496893403 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1646496893403 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1646496893403 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "bus_test 19 " "Ignored 19 assignments for entity \"bus_test\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1646496893403 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "bus_test_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"bus_test_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1646496893403 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "bus_test_mm_interconnect_1 12 " "Ignored 12 assignments for entity \"bus_test_mm_interconnect_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1646496893403 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "bus_test_mm_interconnect_2 12 " "Ignored 12 assignments for entity \"bus_test_mm_interconnect_2\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1646496893403 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646496893512 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646496893512 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "116 " "Implemented 116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646496893540 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646496893540 ""} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Implemented 96 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646496893540 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646496893540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4914 " "Peak virtual memory: 4914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646496893553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar  6 01:14:53 2022 " "Processing ended: Sun Mar  6 01:14:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646496893553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646496893553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646496893553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496893553 ""}
