***************************************************************
Quartus is a registered trademark of Intel Corporation in the
US and other countries.  Portions of the Quartus Prime software
code, and other portions of the code included in this download
or on this DVD, are licensed to Intel Corporation and are the
copyrighted property of third parties. For license details,
refer to the End User License Agreement at
http://fpgasoftware.intel.com/eula.
***************************************************************

2025.06.02.16:06:42 Info: Parallel IP Generation is enabled. 
2025.06.02.16:06:42 Info: Platform Designer will attempt to use 6 processors for parallel IP generation based on available number of processors and the total number of IP to be generated.
2025.06.02.16:06:42 Info: 
2025.06.02.16:06:42 Info: Starting: Platform Designer system generation
2025.06.02.16:06:52 Info: 
2025.06.02.16:06:52 Info: Generating on localhost:51912
2025.06.02.16:06:52 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2025.06.02.16:06:52 Info: Saving generation log to C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/qii/ip/ed_synth/ed_synth_rrip/ed_synth_rrip_generation.rpt
2025.06.02.16:06:52 Info: Generated by version: 24.3.1 build 102
2025.06.02.16:06:52 Info: Starting: Create HDL design files for synthesis
2025.06.02.16:06:52 Info: qsys-generate C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\qii\ip\ed_synth\ed_synth_rrip.ip --synthesis=VERILOG --output-directory=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\qii\ip\ed_synth\ed_synth_rrip --family="Agilex 5" --part=A5ED065BB32AE6SR0
2025.06.02.16:06:52 Info: ed_synth_rrip.altera_s10_user_rst_clkgate_inst: Please use the new Intel FPGA IP named intel_user_rst_clkgate
2025.06.02.16:06:52 Info: ed_synth_rrip: "Transforming system: ed_synth_rrip"
2025.06.02.16:06:52 Info: ed_synth_rrip: "Naming system components in system: ed_synth_rrip"
2025.06.02.16:06:52 Info: ed_synth_rrip: "Processing generation queue"
2025.06.02.16:06:52 Info: ed_synth_rrip: "Generating: ed_synth_rrip"
2025.06.02.16:06:52 Info: ed_synth_rrip: "Generating: altera_s10_user_rst_clkgate"
2025.06.02.16:06:52 Info: altera_s10_user_rst_clkgate_inst: generating top-level entity altera_s10_user_rst_clkgate
2025.06.02.16:06:52 Info: ed_synth_rrip: Done "ed_synth_rrip" with 2 modules, 3 files
2025.06.02.16:06:52 Info: Finished: Create HDL design files for synthesis
2025.06.02.16:06:52 Info: Generation of C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/qii/ip/ed_synth/ed_synth_rrip.ip (ed_synth_rrip) took 435 ms
2025.06.02.16:06:52 Info: 
2025.06.02.16:06:52 Info: Generating on localhost:51909
2025.06.02.16:06:52 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2025.06.02.16:06:52 Info: Saving generation log to C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/qii/ip/ed_synth/ed_synth_reset_handler/ed_synth_reset_handler_generation.rpt
2025.06.02.16:06:52 Info: Generated by version: 24.3.1 build 102
2025.06.02.16:06:52 Info: Starting: Create HDL design files for synthesis
2025.06.02.16:06:52 Info: qsys-generate C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\qii\ip\ed_synth\ed_synth_reset_handler.ip --synthesis=VERILOG --output-directory=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\qii\ip\ed_synth\ed_synth_reset_handler --family="Agilex 5" --part=A5ED065BB32AE6SR0
2025.06.02.16:06:52 Info: ed_synth_reset_handler: "Transforming system: ed_synth_reset_handler"
2025.06.02.16:06:52 Info: ed_synth_reset_handler: "Naming system components in system: ed_synth_reset_handler"
2025.06.02.16:06:52 Info: ed_synth_reset_handler: "Processing generation queue"
2025.06.02.16:06:52 Info: ed_synth_reset_handler: "Generating: ed_synth_reset_handler"
2025.06.02.16:06:52 Info: ed_synth_reset_handler: "Generating: ed_synth_reset_handler_mem_reset_handler_100_tz6himy"
2025.06.02.16:06:52 Info: ed_synth_reset_handler: Done "ed_synth_reset_handler" with 2 modules, 4 files
2025.06.02.16:06:52 Info: Finished: Create HDL design files for synthesis
2025.06.02.16:06:52 Info: Generation of C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/qii/ip/ed_synth/ed_synth_reset_handler.ip (ed_synth_reset_handler) took 497 ms
2025.06.02.16:06:52 Info: 
2025.06.02.16:06:52 Info: Generating on localhost:51908
2025.06.02.16:06:52 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2025.06.02.16:06:52 Info: Saving generation log to C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/qii/ip/ed_synth/ed_synth_axil_driver_0/ed_synth_axil_driver_0_generation.rpt
2025.06.02.16:06:52 Info: Generated by version: 24.3.1 build 102
2025.06.02.16:06:52 Info: Starting: Create HDL design files for synthesis
2025.06.02.16:06:52 Info: qsys-generate C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\qii\ip\ed_synth\ed_synth_axil_driver_0.ip --synthesis=VERILOG --output-directory=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\qii\ip\ed_synth\ed_synth_axil_driver_0 --family="Agilex 5" --part=A5ED065BB32AE6SR0
2025.06.02.16:06:52 Info: ed_synth_axil_driver_0: "Transforming system: ed_synth_axil_driver_0"
2025.06.02.16:06:52 Info: ed_synth_axil_driver_0: "Naming system components in system: ed_synth_axil_driver_0"
2025.06.02.16:06:52 Info: ed_synth_axil_driver_0: "Processing generation queue"
2025.06.02.16:06:52 Info: ed_synth_axil_driver_0: "Generating: ed_synth_axil_driver_0"
2025.06.02.16:06:52 Info: ed_synth_axil_driver_0: "Generating: ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty"
2025.06.02.16:06:52 Info: ed_synth_axil_driver_0: Done "ed_synth_axil_driver_0" with 2 modules, 3 files
2025.06.02.16:06:52 Info: Finished: Create HDL design files for synthesis
2025.06.02.16:06:52 Info: Generation of C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/qii/ip/ed_synth/ed_synth_axil_driver_0.ip (ed_synth_axil_driver_0) took 426 ms
2025.06.02.16:06:53 Info: 
2025.06.02.16:06:53 Info: Generating on localhost:51907
2025.06.02.16:06:53 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2025.06.02.16:06:53 Info: Saving generation log to C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/qii/ip/ed_synth/ed_synth_user_pll/ed_synth_user_pll_generation.rpt
2025.06.02.16:06:53 Info: Generated by version: 24.3.1 build 102
2025.06.02.16:06:53 Info: Starting: Create HDL design files for synthesis
2025.06.02.16:06:53 Info: qsys-generate C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\qii\ip\ed_synth\ed_synth_user_pll.ip --synthesis=VERILOG --output-directory=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\qii\ip\ed_synth\ed_synth_user_pll --family="Agilex 5" --part=A5ED065BB32AE6SR0
2025.06.02.16:06:53 Info: ed_synth_user_pll.altera_iopll_inst: Able to implement PLL with user settings
2025.06.02.16:06:53 Info: ed_synth_user_pll: "Transforming system: ed_synth_user_pll"
2025.06.02.16:06:53 Info: ed_synth_user_pll: "Naming system components in system: ed_synth_user_pll"
2025.06.02.16:06:53 Info: ed_synth_user_pll: "Processing generation queue"
2025.06.02.16:06:53 Info: ed_synth_user_pll: "Generating: ed_synth_user_pll"
2025.06.02.16:06:53 Info: ed_synth_user_pll: "Generating: ed_synth_user_pll_altera_iopll_2000_q2hxwiy"
2025.06.02.16:06:53 Info: ed_synth_user_pll: Done "ed_synth_user_pll" with 2 modules, 6 files
2025.06.02.16:06:53 Info: Finished: Create HDL design files for synthesis
2025.06.02.16:06:53 Info: Generation of C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/qii/ip/ed_synth/ed_synth_user_pll.ip (ed_synth_user_pll) took 875 ms
2025.06.02.16:06:53 Info: 
2025.06.02.16:06:53 Info: Generating on localhost:51911
2025.06.02.16:06:53 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2025.06.02.16:06:53 Info: ed_synth: All Generic Component instances match their respective ip files.
2025.06.02.16:06:53 Info: Saving generation log to C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/qii/ed_synth/ed_synth_generation.rpt
2025.06.02.16:06:53 Info: Generated by version: 24.3.1 build 102
2025.06.02.16:06:53 Info: Starting: Create HDL design files for synthesis
2025.06.02.16:06:53 Info: qsys-generate C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\qii\ed_synth.qsys --synthesis=VERILOG --output-directory=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\qii\ed_synth --family="Agilex 5" --part=A5ED065BB32AE6SR0
2025.06.02.16:06:53 Info: Loading qii/ed_synth.qsys
2025.06.02.16:06:53 Info: Reading input file
2025.06.02.16:06:53 Info: Parameterizing module axil_driver_0
2025.06.02.16:06:53 Info: Parameterizing module emif_io96b_lpddr4_0
2025.06.02.16:06:53 Info: Parameterizing module reset_handler
2025.06.02.16:06:53 Info: Parameterizing module rrip
2025.06.02.16:06:53 Info: Parameterizing module traffic_generator
2025.06.02.16:06:53 Info: Parameterizing module user_pll
2025.06.02.16:06:53 Info: Building connections
2025.06.02.16:06:53 Info: Parameterizing connections
2025.06.02.16:06:53 Info: Validating
2025.06.02.16:06:53 Info: Done reading input file
2025.06.02.16:06:53 Warning: ed_synth.traffic_generator: Warnings found in IP parameterization.
2025.06.02.16:06:53 Info: ed_synth: "Transforming system: ed_synth"
2025.06.02.16:06:53 Info: Interconnect is inserted between master traffic_generator.driver0_axi4 and slave emif_io96b_lpddr4_0.s0_axi4 because the master has awcache signal 4 bit wide, but the slave is 0 bit wide.
2025.06.02.16:06:53 Info: Interconnect is inserted between master traffic_generator.driver0_axi4 and slave emif_io96b_lpddr4_0.s0_axi4 because the master has awuser signal 1 bit wide, but the slave is 14 bit wide.
2025.06.02.16:06:53 Info: Interconnect is inserted between master traffic_generator.driver0_axi4 and slave emif_io96b_lpddr4_0.s0_axi4 because the master has arcache signal 4 bit wide, but the slave is 0 bit wide.
2025.06.02.16:06:53 Info: Interconnect is inserted between master traffic_generator.driver0_axi4 and slave emif_io96b_lpddr4_0.s0_axi4 because the master has aruser signal 1 bit wide, but the slave is 14 bit wide.
2025.06.02.16:06:53 Info: ed_synth: "Naming system components in system: ed_synth"
2025.06.02.16:06:53 Info: ed_synth: "Processing generation queue"
2025.06.02.16:06:53 Info: ed_synth: "Generating: ed_synth"
2025.06.02.16:06:53 Info: ed_synth: "Generating: ed_synth_axil_driver_0"
2025.06.02.16:06:53 Info: ed_synth: "Generating: ed_synth_emif_io96b_lpddr4_0"
2025.06.02.16:06:53 Info: ed_synth: "Generating: ed_synth_reset_handler"
2025.06.02.16:06:53 Info: ed_synth: "Generating: ed_synth_rrip"
2025.06.02.16:06:53 Info: ed_synth: "Generating: ed_synth_traffic_generator"
2025.06.02.16:06:53 Info: ed_synth: "Generating: ed_synth_user_pll"
2025.06.02.16:06:53 Info: ed_synth: "Generating: ed_synth_altera_mm_interconnect_1920_kv4667a"
2025.06.02.16:06:53 Info: ed_synth: "Generating: altera_reset_controller"
2025.06.02.16:06:53 Info: ed_synth: "Generating: ed_synth_altera_merlin_axi_translator_1972_npbsrda"
2025.06.02.16:06:53 Info: ed_synth: Done "ed_synth" with 10 modules, 6 files
2025.06.02.16:06:53 Info: Finished: Create HDL design files for synthesis
2025.06.02.16:06:53 Info: Generation of C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/qii/ed_synth.qsys (ed_synth) took 1933 ms
2025.06.02.16:07:00 Info: 
2025.06.02.16:07:00 Info: Generating on localhost:51910
2025.06.02.16:07:00 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2025.06.02.16:07:00 Info: Saving generation log to C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/qii/ip/ed_synth/ed_synth_traffic_generator/ed_synth_traffic_generator_generation.rpt
2025.06.02.16:07:00 Info: Generated by version: 24.3.1 build 102
2025.06.02.16:07:00 Info: Starting: Create HDL design files for synthesis
2025.06.02.16:07:00 Info: qsys-generate C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\qii\ip\ed_synth\ed_synth_traffic_generator.ip --synthesis=VERILOG --output-directory=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\qii\ip\ed_synth\ed_synth_traffic_generator --family="Agilex 5" --part=A5ED065BB32AE6SR0
2025.06.02.16:07:00 Warning: ed_synth_traffic_generator.hydra_inst: Test Engine IP is provided as a beta version and is subject to change in future releases
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Transforming system: ed_synth_traffic_generator"
2025.06.02.16:07:00 Warning: hydra_inst: Test Engine IP is provided as a beta version and is subject to change in future releases
2025.06.02.16:07:00 Info: Interconnect is inserted between master global_csr_axi_bridge.m0 and slave global_csr.apb3 because the master is of type axi4lite and the slave is of type apb.
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Naming system components in system: ed_synth_traffic_generator"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Processing generation queue"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_hydra_200_4bv77lq"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: hydra_software_dummy_top"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: hydra_rtl_library_dummy_top"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_jtag_avalon_master_191_unfwqdy"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_hydra_global_csr_100_jz3tbky"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_axi_bridge_1992_kxv226q"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: hydra_mem_axi4_driver_top"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_mm_interconnect_1920_rqcbspq"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_mm_interconnect_1920_vtrezla"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: altera_reset_controller"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: altera_avalon_st_jtag_interface"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_timing_adapter_1950_obb3kfy"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_avalon_sc_fifo_1932_onpcouq"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: altera_avalon_st_bytes_to_packets"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: altera_avalon_st_packets_to_bytes"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: altera_avalon_packets_to_master"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_channel_adapter_1922_rd56ufy"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_channel_adapter_1922_5vp3d5a"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_merlin_apb_translator_1920_6aahr2a"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_merlin_axi_master_ni_19100_y3ctica"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_merlin_apb_slave_agent_1940_4j3b5gq"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_merlin_router_1921_iegcfmq"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_merlin_router_1921_ah5veci"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_bcyqn7i"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_merlin_multiplexer_1922_faztmpq"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_lpkcrti"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_merlin_multiplexer_1922_wwowo6i"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_merlin_master_translator_192_54w642y"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_merlin_master_agent_1930_l64uqry"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_merlin_axi_slave_ni_19112_ykxseta"
2025.06.02.16:07:00 Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
2025.06.02.16:07:00 Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
2025.06.02.16:07:00 Info: my_altera_avalon_st_pipeline_stage_rd: "Generating: my_altera_avalon_st_pipeline_stage_rd"
2025.06.02.16:07:00 Info: my_altera_avalon_st_pipeline_stage_wr: "Generating: my_altera_avalon_st_pipeline_stage_wr"
2025.06.02.16:07:00 Info: my_altera_avalon_st_pipeline_stage_rp: "Generating: my_altera_avalon_st_pipeline_stage_rp"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_merlin_axi_slave_ni_19112_5emdibi"
2025.06.02.16:07:00 Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
2025.06.02.16:07:00 Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
2025.06.02.16:07:00 Info: my_altera_avalon_st_pipeline_stage_rd: "Generating: my_altera_avalon_st_pipeline_stage_rd"
2025.06.02.16:07:00 Info: my_altera_avalon_st_pipeline_stage_wr: "Generating: my_altera_avalon_st_pipeline_stage_wr"
2025.06.02.16:07:00 Info: my_altera_avalon_st_pipeline_stage_rp: "Generating: my_altera_avalon_st_pipeline_stage_rp"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_merlin_router_1921_lras3ty"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_merlin_router_1921_cq4uqsy"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_merlin_traffic_limiter_1921_6hyjguq"
2025.06.02.16:07:00 Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_yicp2kq"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_merlin_multiplexer_1922_avyhzyy"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_qq5eekq"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_merlin_multiplexer_1922_wrdg73y"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_19112_qo57tlq"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_19112_r3vseti"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_19112_34k67jq"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_19112_htxwsja"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_19112_3oiloga"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_19112_r3vseti"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_19112_34k67jq"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_19112_htxwsja"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_ihngjoq"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: "Generating: ed_synth_traffic_generator_altera_avalon_st_pipeline_stage_1930_oiupeiq"
2025.06.02.16:07:00 Info: ed_synth_traffic_generator: Done "ed_synth_traffic_generator" with 49 modules, 161 files
2025.06.02.16:07:00 Info: Finished: Create HDL design files for synthesis
2025.06.02.16:07:00 Info: Generation of C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/qii/ip/ed_synth/ed_synth_traffic_generator.ip (ed_synth_traffic_generator) took 4131 ms
2025.06.02.16:07:01 Info: 
2025.06.02.16:07:01 Info: Generating on localhost:51912
2025.06.02.16:07:01 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2025.06.02.16:07:01 Info: Saving generation log to C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/ed_synth_emif_io96b_lpddr4_0_generation.rpt
2025.06.02.16:07:01 Info: Generated by version: 24.3.1 build 102
2025.06.02.16:07:01 Info: Starting: Create HDL design files for synthesis
2025.06.02.16:07:01 Info: qsys-generate C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\qii\ip\ed_synth\ed_synth_emif_io96b_lpddr4_0.ip --synthesis=VERILOG --output-directory=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\qii\ip\ed_synth\ed_synth_emif_io96b_lpddr4_0 --family="Agilex 5" --part=A5ED065BB32AE6SR0
2025.06.02.16:07:01 Info: ed_synth_emif_io96b_lpddr4_0.emif_io96b_lpddr4_inst: The infinite traffic pattern can be stopped by resetting the Traffic Generator.
2025.06.02.16:07:01 Info: ed_synth_emif_io96b_lpddr4_0.emif_io96b_lpddr4_inst: To reset the EMIF after the infinite traffic pattern has been stopped, the board must be power-cycled.
2025.06.02.16:07:01 Info: ed_synth_emif_io96b_lpddr4_0.emif_io96b_lpddr4_inst: For the infinite Traffic Generator program, run-on-reset is automatically disabled. Traffic will not be run until the explicit run command is given.
2025.06.02.16:07:01 Info: ed_synth_emif_io96b_lpddr4_0.emif_io96b_lpddr4_inst: Configuring this IP for device A5ED065BB32AE6SR0 (Agilex 5). This device has speedgrade 6.
2025.06.02.16:07:01 Info: ed_synth_emif_io96b_lpddr4_0: "Transforming system: ed_synth_emif_io96b_lpddr4_0"
2025.06.02.16:07:01 Info: ed_synth_emif_io96b_lpddr4_0: "Naming system components in system: ed_synth_emif_io96b_lpddr4_0"
2025.06.02.16:07:01 Info: ed_synth_emif_io96b_lpddr4_0: "Processing generation queue"
2025.06.02.16:07:01 Info: ed_synth_emif_io96b_lpddr4_0: "Generating: ed_synth_emif_io96b_lpddr4_0"
2025.06.02.16:07:01 Info: ed_synth_emif_io96b_lpddr4_0: "Generating: ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq"
2025.06.02.16:07:01 Info: cal_0: "Generating: cal_0"
2025.06.02.16:07:01 Info: ed_synth_emif_io96b_lpddr4_0: "Generating: ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_emif_io96b_cal_200_ogvmehq"
2025.06.02.16:07:01 Info: ed_synth_emif_io96b_lpddr4_0: "Generating: ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q"
2025.06.02.16:07:01 Info: jamb: "Generating: jamb"
2025.06.02.16:07:01 Info: ed_synth_emif_io96b_lpddr4_0: "Generating: ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy"
2025.06.02.16:07:01 Info: ed_synth_emif_io96b_lpddr4_0: "Generating: ed_synth_emif_io96b_lpddr4_0_alt_mem_if_jtag_master_191_2xbfrbi"
2025.06.02.16:07:01 Info: ed_synth_emif_io96b_lpddr4_0: "Generating: altera_avalon_st_jtag_interface"
2025.06.02.16:07:01 Info: ed_synth_emif_io96b_lpddr4_0: "Generating: ed_synth_emif_io96b_lpddr4_0_timing_adapter_1950_bbjt6kq"
2025.06.02.16:07:01 Info: ed_synth_emif_io96b_lpddr4_0: "Generating: ed_synth_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq"
2025.06.02.16:07:01 Info: ed_synth_emif_io96b_lpddr4_0: "Generating: altera_avalon_st_bytes_to_packets"
2025.06.02.16:07:01 Info: ed_synth_emif_io96b_lpddr4_0: "Generating: altera_avalon_st_packets_to_bytes"
2025.06.02.16:07:01 Info: ed_synth_emif_io96b_lpddr4_0: "Generating: altera_avalon_packets_to_master"
2025.06.02.16:07:01 Info: ed_synth_emif_io96b_lpddr4_0: "Generating: ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_rd56ufy"
2025.06.02.16:07:01 Info: ed_synth_emif_io96b_lpddr4_0: "Generating: ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_5vp3d5a"
2025.06.02.16:07:01 Info: ed_synth_emif_io96b_lpddr4_0: "Generating: altera_reset_controller"
2025.06.02.16:07:01 Info: ed_synth_emif_io96b_lpddr4_0: Done "ed_synth_emif_io96b_lpddr4_0" with 15 modules, 162 files
2025.06.02.16:07:01 Info: Finished: Create HDL design files for synthesis
2025.06.02.16:07:01 Info: Generation of C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0.ip (ed_synth_emif_io96b_lpddr4_0) took 3348 ms
2025.06.02.16:07:02 Info: Finished: Platform Designer system generation
