
---------- Begin Simulation Statistics ----------
final_tick                                 3461686000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 101543                       # Simulator instruction rate (inst/s)
host_mem_usage                                 727156                       # Number of bytes of host memory used
host_op_rate                                   196737                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    47.32                       # Real time elapsed on the host
host_tick_rate                               73154881                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4804993                       # Number of instructions simulated
sim_ops                                       9309602                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003462                       # Number of seconds simulated
sim_ticks                                  3461686000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   6336286                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4547018                       # number of cc regfile writes
system.cpu.committedInsts                     4804993                       # Number of Instructions Simulated
system.cpu.committedOps                       9309602                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.440871                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.440871                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    179701                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   111396                       # number of floating regfile writes
system.cpu.idleCycles                          210539                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               106320                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1182613                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.630343                       # Inst execution rate
system.cpu.iew.exec_refs                      1626499                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     439621                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1021297                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1345836                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                111                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              5106                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               581109                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            14789246                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1186878                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            139506                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11287473                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5864                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                199581                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 105158                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                220755                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            202                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        32688                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          73632                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  19567140                       # num instructions consuming a value
system.cpu.iew.wb_count                      11211633                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.448992                       # average fanout of values written-back
system.cpu.iew.wb_producers                   8785488                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.619389                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11252085                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 20507888                       # number of integer regfile reads
system.cpu.int_regfile_writes                12303488                       # number of integer regfile writes
system.cpu.ipc                               0.694025                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.694025                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            305692      2.68%      2.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7977226     69.81%     72.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                44421      0.39%     72.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               1397629     12.23%     85.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 396      0.00%     85.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 16      0.00%     85.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6574      0.06%     85.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26868      0.24%     85.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     85.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 9940      0.09%     85.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3376      0.03%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1234      0.01%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              32      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             197      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              23      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             33      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1150476     10.07%     95.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              417877      3.66%     99.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           53757      0.47%     99.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          31206      0.27%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11426979                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  163391                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              317361                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       140971                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             247716                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       68065                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005957                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   52383     76.96%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    191      0.28%     77.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     77.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     62      0.09%     77.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   164      0.24%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2393      3.52%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2036      2.99%     84.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              7419     10.90%     94.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3417      5.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11025961                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           29321299                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11070662                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          20021361                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   14787184                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11426979                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2062                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         5479638                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3803                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1831                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     15658144                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6712834                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.702259                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.890958                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2506499     37.34%     37.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1267974     18.89%     56.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1114521     16.60%     72.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              635867      9.47%     82.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              495498      7.38%     89.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              297106      4.43%     94.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              234245      3.49%     97.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              139622      2.08%     99.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               21502      0.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6712834                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.650493                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            236434                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           182448                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1345836                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              581109                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3629330                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     64                       # number of misc regfile writes
system.cpu.numCycles                          6923373                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            4484                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    83                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5991                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         14076                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        51068                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1161                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       102649                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1161                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4502                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2745                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3246                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3583                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3583                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4502                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        22161                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        22161                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  22161                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       693120                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       693120                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  693120                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8085                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8085    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8085                       # Request fanout histogram
system.membus.reqLayer2.occupancy            26874500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           42908750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3461686000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             35822                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        39262                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         7206                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11714                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15758                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15758                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7463                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        28360                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        22131                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       132098                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                154229                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       938752                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5160640                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6099392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7114                       # Total snoops (count)
system.tol2bus.snoopTraffic                    175680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            58695                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.019882                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.139598                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  57528     98.01%     98.01% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1167      1.99%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              58695                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           95047500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          66177998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          11200485                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3461686000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 5210                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                38284                       # number of demand (read+write) hits
system.l2.demand_hits::total                    43494                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                5210                       # number of overall hits
system.l2.overall_hits::.cpu.data               38284                       # number of overall hits
system.l2.overall_hits::total                   43494                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2253                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5834                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8087                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2253                       # number of overall misses
system.l2.overall_misses::.cpu.data              5834                       # number of overall misses
system.l2.overall_misses::total                  8087                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    184102000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    454825500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        638927500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    184102000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    454825500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       638927500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             7463                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            44118                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                51581                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            7463                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           44118                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               51581                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.301889                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.132236                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.156783                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.301889                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.132236                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.156783                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81714.158899                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77961.175866                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79006.739211                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81714.158899                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77961.175866                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79006.739211                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2745                       # number of writebacks
system.l2.writebacks::total                      2745                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2253                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5833                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8086                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2253                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5833                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8086                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    161582000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    396435000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    558017000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    161582000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    396435000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    558017000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.301889                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.132214                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.156763                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.301889                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.132214                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.156763                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71718.597426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67964.169381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69010.264655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71718.597426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67964.169381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69010.264655                       # average overall mshr miss latency
system.l2.replacements                           7114                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        36517                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36517                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36517                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36517                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         7203                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             7203                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         7203                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         7203                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           38                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            38                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             12175                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12175                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3583                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3583                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    277962500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     277962500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         15758                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15758                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.227377                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.227377                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77578.146804                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77578.146804                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3583                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3583                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    242132500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    242132500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.227377                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.227377                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67578.146804                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67578.146804                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           5210                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5210                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2253                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2253                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    184102000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    184102000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         7463                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7463                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.301889                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.301889                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81714.158899                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81714.158899                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2253                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2253                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    161582000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    161582000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.301889                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.301889                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71718.597426                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71718.597426                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         26109                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             26109                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2251                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2251                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    176863000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    176863000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        28360                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         28360                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.079372                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.079372                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78570.857397                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78570.857397                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    154302500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    154302500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.079337                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.079337                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68578.888889                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68578.888889                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3461686000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1953.537748                       # Cycle average of tags in use
system.l2.tags.total_refs                      102603                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9162                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.198756                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     134.491334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       356.347710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1462.698703                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.065670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.173998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.714208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.953876                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1813                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    419734                       # Number of tag accesses
system.l2.tags.data_accesses                   419734                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3461686000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      2708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2252.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5563.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003101672500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          159                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          159                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18909                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2530                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8085                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2745                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8085                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2745                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    270                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    37                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.40                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8085                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2745                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.088050                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    167.170700                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            151     94.97%     94.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            3      1.89%     96.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      0.63%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.63%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.63%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.63%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            1      0.63%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           159                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          159                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.880503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.838312                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.229206                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               98     61.64%     61.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.26%     62.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               47     29.56%     92.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      4.40%     96.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      1.89%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.63%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           159                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   17280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  517440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               175680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    149.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     50.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3461656500                       # Total gap between requests
system.mem_ctrls.avgGap                     319635.87                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       144128                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       356032                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       171776                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 41635203.192895025015                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 102849305.222946286201                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 49622062.775191053748                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2252                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         5833                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2745                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     68876250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    159669500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  89073214250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30584.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27373.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  32449258.38                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       144128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       373312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        517440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       144128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       144128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       175680                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       175680                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2252                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         5833                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           8085                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2745                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2745                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     41635203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    107841092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        149476296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     41635203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     41635203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     50749837                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        50749837                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     50749837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     41635203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    107841092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       200226133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7815                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2684                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          565                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          620                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          658                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          830                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          457                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          308                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          586                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          618                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          490                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          218                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          453                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          426                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          363                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          169                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          219                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          182                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          119                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          244                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          358                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          194                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           74                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          140                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          166                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           63                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           80                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          200                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          135                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          197                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                82014500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              39075000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          228545750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10494.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29244.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5911                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2137                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            75.64                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           79.62                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2437                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   274.488305                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   175.245059                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   280.713903                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          843     34.59%     34.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          657     26.96%     61.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          341     13.99%     75.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          164      6.73%     82.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           98      4.02%     86.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           83      3.41%     89.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           46      1.89%     91.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           54      2.22%     93.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          151      6.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2437                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                500160                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             171776                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              144.484508                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               49.622063                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.52                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               76.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         7732620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4079625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       24397380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       5872500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 272900160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    739206210                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    706798080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1760986575                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   508.707773                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1830698750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    115440000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1515547250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         9767520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         5168790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       31401720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       8137980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 272900160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    726169740                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    717776160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1771322070                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   511.693455                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1859416750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    115440000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1486829250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3461686000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3461686000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 105158                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1255860                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1420087                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2255                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1929825                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1999649                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               15415568                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2174                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1308694                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  54795                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 438720                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents          100828                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            25420644                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    48232604                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 33168020                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    211275                       # Number of floating rename lookups
system.cpu.rename.committedMaps              14323506                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 11097132                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      52                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  51                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3386268                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3461686000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3461686000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       933358                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           933358                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       933358                       # number of overall hits
system.cpu.icache.overall_hits::total          933358                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8243                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8243                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8243                       # number of overall misses
system.cpu.icache.overall_misses::total          8243                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    296367499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    296367499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    296367499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    296367499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       941601                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       941601                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       941601                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       941601                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008754                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008754                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008754                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008754                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 35953.839500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35953.839500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 35953.839500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35953.839500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1086                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.157895                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         7206                       # number of writebacks
system.cpu.icache.writebacks::total              7206                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          780                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          780                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          780                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          780                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         7463                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7463                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7463                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7463                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    251020000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    251020000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    251020000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    251020000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007926                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007926                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007926                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007926                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 33635.267319                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 33635.267319                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 33635.267319                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 33635.267319                       # average overall mshr miss latency
system.cpu.icache.replacements                   7206                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       933358                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          933358                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8243                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8243                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    296367499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    296367499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       941601                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       941601                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008754                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008754                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 35953.839500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35953.839500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          780                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          780                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7463                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7463                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    251020000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    251020000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007926                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007926                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 33635.267319                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 33635.267319                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3461686000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.933435                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              940820                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7462                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            126.081479                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.933435                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995834                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995834                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1890664                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1890664                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3461686000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       70226                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  397978                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  948                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 202                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 212708                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   39                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    419                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1186966                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      440302                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           167                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           256                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3461686000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3461686000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3461686000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      942217                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           774                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3461686000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1025625                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               3361772                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1551736                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                668543                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 105158                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1413667                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1903                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               15774732                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7544                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         20335581                       # The number of ROB reads
system.cpu.rob.writes                        30197454                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1414999                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1414999                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1417749                       # number of overall hits
system.cpu.dcache.overall_hits::total         1417749                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        67065                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          67065                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        67759                       # number of overall misses
system.cpu.dcache.overall_misses::total         67759                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1358093998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1358093998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1358093998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1358093998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1482064                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1482064                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1485508                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1485508                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.045251                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045251                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.045613                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045613                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 20250.413748                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20250.413748                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 20043.005328                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20043.005328                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        10735                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               514                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.885214                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            6                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        36517                       # number of writebacks
system.cpu.dcache.writebacks::total             36517                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        23368                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        23368                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        23368                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        23368                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        43697                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        43697                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        44118                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        44118                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    914816999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    914816999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    927363499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    927363499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029484                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029484                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029699                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029699                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 20935.464654                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20935.464654                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21020.071150                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21020.071150                       # average overall mshr miss latency
system.cpu.dcache.replacements                  43862                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1061683                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1061683                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        51303                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         51303                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    911156000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    911156000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1112986                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1112986                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.046095                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.046095                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17760.286923                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17760.286923                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        23364                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        23364                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        27939                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        27939                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    483756000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    483756000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.025103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17314.721357                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17314.721357                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       353316                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         353316                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        15762                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15762                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    446937998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    446937998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       369078                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       369078                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.042706                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042706                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 28355.411623                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28355.411623                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15758                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15758                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    431060999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    431060999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.042696                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.042696                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 27355.057685                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27355.057685                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2750                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2750                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          694                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          694                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3444                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3444                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.201510                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.201510                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          421                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          421                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     12546500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     12546500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.122242                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.122242                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 29801.662708                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 29801.662708                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3461686000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.805981                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1461867                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             44118                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.135387                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   253.805981                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991430                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991430                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3015134                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3015134                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3461686000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3461686000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2351103                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2140679                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            104851                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1743032                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1740396                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.848769                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   44605                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            8509                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               5731                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2778                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          400                       # Number of mispredicted indirect branches.
system.cpu.branchPred.statistical_corrector.correct       413595                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.wrong       484979                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.loop_predictor.correct       651672                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong       246902                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect       399448                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect        39681                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         2433                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect       311720                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong        57177                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong        16923                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         1045                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong         3056                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit         8405                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        11390                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2        22850                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6        79622                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9        47227                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10        33325                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11        15535                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12        14266                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::13        15113                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::14        16524                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::15        11743                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::16        10587                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::17         7791                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::18        12252                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::19         8750                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::20         6882                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::21        10901                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::22        12453                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::24        41523                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::26        39453                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::28        31318                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::32        29346                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::36        45768                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0        67643                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2        65773                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6        61855                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9        23050                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10        19598                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11        11797                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12         7239                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::13        11306                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::14        13894                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::15         5977                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::16        10187                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::17         6542                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::18         6518                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::19        12766                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::20        12515                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::21        16938                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::22        24894                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::24        50144                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::26        42715                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::28        25629                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::32        16249                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match
system.cpu.commit.commitSquashedInsts         5426984                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             231                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            103560                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      5989628                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.554287                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.151335                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2429441     40.56%     40.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1631759     27.24%     67.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          705983     11.79%     79.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          452902      7.56%     87.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          224623      3.75%     90.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           47543      0.79%     91.70% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           82770      1.38%     93.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           42512      0.71%     93.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          372095      6.21%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      5989628                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              4804993                       # Number of instructions committed
system.cpu.commit.opsCommitted                9309602                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1316259                       # Number of memory references committed
system.cpu.commit.loads                        947858                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1052056                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     114124                       # Number of committed floating point instructions.
system.cpu.commit.integer                     8953168                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 40330                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       282330      3.03%      3.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      6370713     68.43%     71.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        44293      0.48%     71.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv      1247613     13.40%     85.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          360      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult           16      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         6570      0.07%     85.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        26702      0.29%     85.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     85.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         9912      0.11%     85.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         3338      0.04%     85.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     85.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           32      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          185      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           19      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           32      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       920382      9.89%     95.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       348600      3.74%     99.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27476      0.30%     99.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19801      0.21%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      9309602                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        372095                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   4804993                       # Number of Instructions committed
system.cpu.thread0.numOps                     9309602                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1150426                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        7770067                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2351103                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1790732                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       5451066                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  214074                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  610                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          3627                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           66                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    941601                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 26501                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            6712834                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.674978                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.485749                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  3954201     58.91%     58.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   109285      1.63%     60.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                    75430      1.12%     61.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   211139      3.15%     64.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   160499      2.39%     67.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   236837      3.53%     70.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   154113      2.30%     73.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   178381      2.66%     75.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1632949     24.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              6712834                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.339589                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.122295                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
