Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jun 14 00:10:19 2022
| Host         : LAPTOP-HBVG5FCQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_V_control_sets_placed.rpt
| Design       : TOP_V
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |    65 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              78 |           34 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             152 |           41 |
| Yes          | No                    | No                     |              32 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              17 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------+------------------------------------------------------+---------------------------+------------------+----------------+
|         Clock Signal         |                     Enable Signal                    |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+------------------------------+------------------------------------------------------+---------------------------+------------------+----------------+
|  clk_16x_BUFG                | nolabel_line117/data_out[7]_i_1_n_0                  |                           |                1 |              1 |
|  clk_16x_BUFG                | nolabel_line117/rxd2                                 | sw_IBUF[0]                |                1 |              1 |
| ~m0/triggle_old[0]           |                                                      |                           |                1 |              1 |
|  clk_1khz_BUFG               |                                                      | u1/clear                  |                2 |              4 |
|  u1/show_data_reg[3]_i_2_n_0 |                                                      |                           |                2 |              4 |
|  u0/CLK                      | nolabel_line112/data_in_buf                          |                           |                1 |              4 |
|  clk_16x_BUFG                |                                                      | sw_IBUF[0]                |                3 |              5 |
|  clk_1khz_BUFG               |                                                      | u2/col_reg[3]_i_1_n_0     |                1 |              5 |
|  clk_1khz_BUFG               | u2/E[0]                                              |                           |                2 |              6 |
|  clk_16x_BUFG                |                                                      |                           |                2 |              7 |
|  clk_16x_BUFG                | nolabel_line117/data_out1                            |                           |                3 |              8 |
|  clk_IBUF_BUFG               |                                                      |                           |               10 |             11 |
|  u0/CLK                      | nolabel_line112/FSM_onehot_present_state[11]_i_1_n_0 |                           |                3 |             13 |
|  clk_16x_BUFG                | nolabel_line117/clk_16x_cnt[15]_i_1_n_0              | sw_IBUF[0]                |                3 |             16 |
|  clk_IBUF_BUFG               |                                                      | m0/drivclk_cnt[0]_i_1_n_0 |                5 |             20 |
|  u0/clk_100hz                |                                                      |                           |                6 |             22 |
|  clk_IBUF_BUFG               |                                                      | u0/cnt[24]_i_1_n_0        |                6 |             24 |
|  clk_IBUF_BUFG               |                                                      | u0/cnt2[31]_i_1_n_0       |                8 |             31 |
|  clk_IBUF_BUFG               |                                                      | u0/cnt3[31]_i_1_n_0       |                8 |             31 |
|  clk_IBUF_BUFG               |                                                      | m0/timer[0]_i_1_n_0       |                8 |             32 |
|  clk_1khz_BUFG               |                                                      |                           |               13 |             33 |
+------------------------------+------------------------------------------------------+---------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 4      |                     3 |
| 5      |                     2 |
| 6      |                     1 |
| 7      |                     1 |
| 8      |                     1 |
| 11     |                     1 |
| 13     |                     1 |
| 16+    |                     8 |
+--------+-----------------------+


