

Implementation tool: Xilinx Vivado v.2021.1.1
Project:             yuv_filter.prj
Solution:            solution3
Device target:       xc7z020-clg400-1
Report date:         Tue Nov 02 13:35:08 +0800 2021

#=== Post-Implementation Resource usage ===
SLICE:          281
LUT:            632
FF:             872
DSP:             15
BRAM:             0
URAM:             0
LATCH:            0
SRL:             22
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      7.159
CP achieved post-implementation: 7.394
Timing met
