;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 100, 0
	SUB @-127, 100
	CMP -207, <-120
	SUB @-127, 100
	CMP @1, 1
	JMP 0, #21
	JMN <-201, -1
	MOV 501, 328
	CMP @1, 1
	SUB #72, <201
	SUB 12, @10
	DJN -7, @16
	CMP @0, @2
	SLT 12, @10
	CMP #72, @201
	CMP 0, -2
	CMP -207, <-120
	SUB 501, 328
	DAT #400, <402
	ADD -1, <-20
	SUB @-127, 100
	SLT 100, 0
	SUB -1, <-20
	ADD 100, 0
	ADD 100, 0
	MOV #801, 11
	SLT @10, 0
	SUB 1, 20
	DAT #30, #9
	SUB -7, <-20
	SUB @121, 103
	SLT @10, 600
	ADD @-201, -1
	SUB #200, @0
	SLT 501, 328
	SUB 501, 328
	JMP 0, 1
	JMP 10, #16
	MOV -1, <-20
	DJN -1, @-20
	MOV -1, <-20
	SPL 0, <402
	CMP -207, <-120
	SPL @300, 90
	MOV -501, <-20
	CMP #72, @201
