1. fizzim for state machines
2. systemverilog interfaces for handling ports and connectectivity in larger designs
3. editor/IDE snippets: vim snippets (UltiSnips, etc), and other editor/IDE extensions
4. source template files: devices and test-benches

### FIZZIM - FSM tool

### Interfaces

### Editor/IDE Extensions

#### Snippets

#### VisIncr

#### Tabularize

setup for =, <=, =>, :, ]

#### Macros

for auto connecting instances

### Templates and Common Cores

1. for test-benching: clk mgmt unit, stimulus unit, output compare unit
2. debouncing
3. priority encoders
4. parallel reduce and scan on bit vectors
5. FIFOs and async FIFOs
