/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_12z;
  reg [7:0] celloutsig_0_13z;
  wire celloutsig_0_1z;
  reg [6:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [10:0] celloutsig_0_6z;
  reg [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  reg [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [20:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = !(celloutsig_0_9z ? celloutsig_0_4z : celloutsig_0_9z);
  assign celloutsig_0_1z = !(in_data[14] ? in_data[74] : celloutsig_0_0z[6]);
  assign celloutsig_1_18z = ~((celloutsig_1_1z | celloutsig_1_1z) & celloutsig_1_0z[9]);
  assign celloutsig_1_10z = ~((celloutsig_1_9z | celloutsig_1_2z) & in_data[130]);
  assign celloutsig_1_13z = in_data[119] | celloutsig_1_0z[3];
  assign celloutsig_0_4z = celloutsig_0_3z[4] ^ celloutsig_0_1z;
  assign celloutsig_1_5z = in_data[160] ^ celloutsig_1_2z;
  assign celloutsig_0_9z = { celloutsig_0_6z[9:7], celloutsig_0_3z } >= { celloutsig_0_0z[2:1], celloutsig_0_8z };
  assign celloutsig_1_6z = { celloutsig_1_0z[10:0], celloutsig_1_5z } >= { celloutsig_1_0z[13:4], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_14z = { celloutsig_1_7z[8:7], celloutsig_1_13z } >= in_data[146:144];
  assign celloutsig_1_2z = in_data[185:182] > { celloutsig_1_0z[2:0], celloutsig_1_1z };
  assign celloutsig_1_0z = in_data[144:131] * in_data[127:114];
  assign celloutsig_1_16z = { celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_10z } * { in_data[127:126], celloutsig_1_13z };
  assign celloutsig_0_5z = ~^ { in_data[44:41], celloutsig_0_3z };
  assign celloutsig_1_9z = ~^ { celloutsig_1_7z[1:0], celloutsig_1_13z, celloutsig_1_1z };
  assign celloutsig_0_3z = celloutsig_0_2z[6:1] - celloutsig_0_0z[5:0];
  assign celloutsig_0_0z = in_data[83:77] ^ in_data[8:2];
  assign celloutsig_1_1z = ~((in_data[113] & celloutsig_1_0z[11]) | in_data[131]);
  always_latch
    if (!clkin_data[96]) celloutsig_1_19z = 3'h0;
    else if (!clkin_data[64]) celloutsig_1_19z = celloutsig_1_16z;
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_6z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_6z = { in_data[21:12], celloutsig_0_5z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_8z = 7'h00;
    else if (!clkin_data[32]) celloutsig_0_8z = celloutsig_0_2z;
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_13z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_13z = { in_data[61:56], celloutsig_0_4z, celloutsig_0_9z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_7z = 21'h000000;
    else if (clkin_data[64]) celloutsig_1_7z = { in_data[184:165], celloutsig_1_6z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_2z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_2z = in_data[80:74];
  assign { out_data[128], out_data[98:96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
