#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c0ecdb8f80 .scope module, "top_test" "top_test" 2 2;
 .timescale 0 0;
v000001c0ece283c0_0 .var "clk", 0 0;
v000001c0ece28320_0 .net "cycle", 31 0, v000001c0ece24c70_0;  1 drivers
v000001c0ece28000_0 .var/i "i", 31 0;
v000001c0ece28140_0 .var "loc", 10 0;
v000001c0ece286e0_0 .var "rst", 0 0;
S_000001c0ecdbddb0 .scope module, "dut" "top" 2 8, 3 3 0, S_000001c0ecdb8f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 32 "cycle";
v000001c0ece28c80_0 .net "addr", 31 0, L_000001c0ece86580;  1 drivers
v000001c0ece29cc0_0 .net "clk", 0 0, v000001c0ece283c0_0;  1 drivers
v000001c0ece294a0_0 .net "cycle", 31 0, v000001c0ece24c70_0;  alias, 1 drivers
v000001c0ece29720_0 .net "mem_rdata", 31 0, v000001c0ece28460_0;  1 drivers
v000001c0ece28280_0 .net "mem_wdata", 31 0, L_000001c0ece86190;  1 drivers
v000001c0ece28aa0_0 .net "rst", 0 0, v000001c0ece286e0_0;  1 drivers
v000001c0ece29d60_0 .net "rstrb", 0 0, L_000001c0ece86200;  1 drivers
v000001c0ece29860_0 .net "wr_strobe", 3 0, L_000001c0ece85c40;  1 drivers
S_000001c0ecdae5f0 .scope module, "cpu0" "cpu" 3 12, 4 4 0, S_000001c0ecdbddb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 32 "imem_addr";
    .port_info 3 /INPUT 32 "imem_rdata";
    .port_info 4 /OUTPUT 1 "imem_rstrb";
    .port_info 5 /INPUT 32 "mem_rdata";
    .port_info 6 /OUTPUT 32 "mem_addr";
    .port_info 7 /OUTPUT 32 "mem_wdata";
    .port_info 8 /OUTPUT 1 "mem_rstrb";
    .port_info 9 /OUTPUT 32 "cycle";
    .port_info 10 /OUTPUT 4 "mem_wstrb";
L_000001c0ecd8b610 .functor BUFZ 32, v000001c0ece23c30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c0ecd8b680 .functor BUFZ 32, L_000001c0ece84d40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c0ecd8b7d0 .functor AND 1, L_000001c0ece827c0, v000001c0ece24b30_0, C4<1>, C4<1>;
L_000001c0ecd8ad50 .functor AND 1, L_000001c0ece83a80, L_000001c0ece82040, C4<1>, C4<1>;
L_000001c0ecd8b920 .functor OR 1, L_000001c0ecd8b7d0, L_000001c0ecd8ad50, C4<0>, C4<0>;
L_000001c0ece862e0 .functor AND 1, L_000001c0ece83c60, v000001c0ece24a90_0, C4<1>, C4<1>;
L_000001c0ece86b30 .functor OR 1, L_000001c0ecd8b920, L_000001c0ece862e0, C4<0>, C4<0>;
L_000001c0ece86430 .functor AND 1, L_000001c0ece82e00, L_000001c0ece84480, C4<1>, C4<1>;
L_000001c0ece86890 .functor OR 1, L_000001c0ece86b30, L_000001c0ece86430, C4<0>, C4<0>;
L_000001c0ece86900 .functor AND 1, L_000001c0ece83e40, v000001c0ece23cd0_0, C4<1>, C4<1>;
L_000001c0ece86040 .functor OR 1, L_000001c0ece86890, L_000001c0ece86900, C4<0>, C4<0>;
L_000001c0ece86cf0 .functor AND 1, L_000001c0ece843e0, L_000001c0ece82540, C4<1>, C4<1>;
L_000001c0ece866d0 .functor OR 1, L_000001c0ece86040, L_000001c0ece86cf0, C4<0>, C4<0>;
L_000001c0ece864a0 .functor AND 1, v000001c0ece23e10_0, L_000001c0ece866d0, C4<1>, C4<1>;
L_000001c0ece860b0 .functor BUFZ 32, v000001c0ecd92610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c0ece86660 .functor AND 1, L_000001c0ece83120, L_000001c0ece85600, C4<1>, C4<1>;
L_000001c0ece86f20 .functor AND 1, L_000001c0ece83120, L_000001c0ece85240, C4<1>, C4<1>;
L_000001c0ece86120 .functor OR 1, v000001c0ece246d0_0, v000001c0ece23870_0, C4<0>, C4<0>;
L_000001c0ece86e40 .functor BUFZ 32, v000001c0ece26f90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c0ece86580 .functor BUFZ 32, v000001c0ece23c30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c0ece86200 .functor BUFZ 1, v000001c0ece246d0_0, C4<0>, C4<0>, C4<0>;
o000001c0ecdcbf18 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_000001c0ece86970 .functor BUFZ 32, o000001c0ecdcbf18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c0ece86190 .functor BUFZ 32, v000001c0ece24950_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c0ece2aa78 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_000001c0ece86a50 .functor AND 32, v000001c0ece23c30_0, L_000001c0ece2aa78, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c0ece86ac0 .functor OR 1, v000001c0ece27a30_0, v000001c0ece26c70_0, C4<0>, C4<0>;
L_000001c0ece86350 .functor BUFZ 1, v000001c0ece272b0_0, C4<0>, C4<0>, C4<0>;
v000001c0ece1eb00_0 .var "ForwardA", 2 0;
v000001c0ece1df20_0 .var "ForwardB", 2 0;
v000001c0ece1e4c0_0 .var "ForwardStore", 1 0;
v000001c0ece1d8e0_0 .net "LOAD_byte_mem", 7 0, L_000001c0ece82ea0;  1 drivers
v000001c0ece1dfc0_0 .net "LOAD_halfword_mem", 15 0, L_000001c0ece82d60;  1 drivers
v000001c0ece1f140_0 .net "LOAD_sign_mem", 0 0, L_000001c0ece83120;  1 drivers
L_000001c0ece29fc8 .functor BUFT 1, C4<11000>, C4<0>, C4<0>, C4<0>;
v000001c0ece1f1e0_0 .net/2u *"_ivl_0", 4 0, L_000001c0ece29fc8;  1 drivers
L_000001c0ece2a2e0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001c0ece1f280_0 .net/2u *"_ivl_100", 1 0, L_000001c0ece2a2e0;  1 drivers
v000001c0ece1eec0_0 .net *"_ivl_102", 0 0, L_000001c0ece83760;  1 drivers
v000001c0ece1e7e0_0 .net *"_ivl_104", 31 0, L_000001c0ece83800;  1 drivers
v000001c0ece1f320_0 .net *"_ivl_106", 31 0, L_000001c0ece833a0;  1 drivers
L_000001c0ece2a328 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001c0ece1f5a0_0 .net/2u *"_ivl_110", 2 0, L_000001c0ece2a328;  1 drivers
v000001c0ece1e1a0_0 .net *"_ivl_112", 0 0, L_000001c0ece83440;  1 drivers
L_000001c0ece2a370 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001c0ece1e240_0 .net/2u *"_ivl_114", 2 0, L_000001c0ece2a370;  1 drivers
v000001c0ece1e560_0 .net *"_ivl_116", 0 0, L_000001c0ece83580;  1 drivers
L_000001c0ece2a3b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001c0ece1e880_0 .net/2u *"_ivl_118", 2 0, L_000001c0ece2a3b8;  1 drivers
L_000001c0ece2a0a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001c0ece1eba0_0 .net/2u *"_ivl_12", 31 0, L_000001c0ece2a0a0;  1 drivers
v000001c0ece1ec40_0 .net *"_ivl_120", 0 0, L_000001c0ece820e0;  1 drivers
v000001c0ece1ece0_0 .net *"_ivl_122", 31 0, L_000001c0ece82180;  1 drivers
v000001c0ece1ed80_0 .net *"_ivl_124", 31 0, L_000001c0ece82ae0;  1 drivers
L_000001c0ece2a400 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001c0ece1ef60_0 .net/2u *"_ivl_130", 2 0, L_000001c0ece2a400;  1 drivers
v000001c0ece21150_0 .net *"_ivl_132", 0 0, L_000001c0ece82720;  1 drivers
L_000001c0ece2a448 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001c0ece1fa30_0 .net/2u *"_ivl_134", 2 0, L_000001c0ece2a448;  1 drivers
v000001c0ece211f0_0 .net *"_ivl_136", 0 0, L_000001c0ece83940;  1 drivers
L_000001c0ece2a490 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001c0ece20750_0 .net/2u *"_ivl_138", 2 0, L_000001c0ece2a490;  1 drivers
v000001c0ece207f0_0 .net *"_ivl_140", 0 0, L_000001c0ece824a0;  1 drivers
v000001c0ece21290_0 .net *"_ivl_142", 31 0, L_000001c0ece842a0;  1 drivers
v000001c0ece21650_0 .net *"_ivl_144", 31 0, L_000001c0ece839e0;  1 drivers
L_000001c0ece2a4d8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c0ece215b0_0 .net/2u *"_ivl_150", 1 0, L_000001c0ece2a4d8;  1 drivers
v000001c0ece20390_0 .net *"_ivl_152", 0 0, L_000001c0ece84340;  1 drivers
L_000001c0ece2a520 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c0ece1f7b0_0 .net/2u *"_ivl_154", 1 0, L_000001c0ece2a520;  1 drivers
v000001c0ece20930_0 .net *"_ivl_156", 0 0, L_000001c0ece83da0;  1 drivers
v000001c0ece21470_0 .net *"_ivl_158", 31 0, L_000001c0ece82f40;  1 drivers
L_000001c0ece2a568 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001c0ece1f990_0 .net/2u *"_ivl_162", 2 0, L_000001c0ece2a568;  1 drivers
L_000001c0ece2a5b0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001c0ece20250_0 .net/2u *"_ivl_166", 2 0, L_000001c0ece2a5b0;  1 drivers
L_000001c0ece2a5f8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001c0ece1f850_0 .net/2u *"_ivl_170", 2 0, L_000001c0ece2a5f8;  1 drivers
L_000001c0ece2a640 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v000001c0ece21330_0 .net/2u *"_ivl_174", 2 0, L_000001c0ece2a640;  1 drivers
L_000001c0ece2a688 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v000001c0ece202f0_0 .net/2u *"_ivl_178", 2 0, L_000001c0ece2a688;  1 drivers
L_000001c0ece2a6d0 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v000001c0ece20c50_0 .net/2u *"_ivl_182", 2 0, L_000001c0ece2a6d0;  1 drivers
v000001c0ece20e30_0 .net *"_ivl_187", 0 0, L_000001c0ecd8b7d0;  1 drivers
v000001c0ece20430_0 .net *"_ivl_189", 0 0, L_000001c0ece82040;  1 drivers
v000001c0ece20ed0_0 .net *"_ivl_191", 0 0, L_000001c0ecd8ad50;  1 drivers
v000001c0ece1fe90_0 .net *"_ivl_193", 0 0, L_000001c0ecd8b920;  1 drivers
v000001c0ece1f8f0_0 .net *"_ivl_195", 0 0, L_000001c0ece862e0;  1 drivers
v000001c0ece21510_0 .net *"_ivl_197", 0 0, L_000001c0ece86b30;  1 drivers
v000001c0ece20890_0 .net *"_ivl_199", 0 0, L_000001c0ece84480;  1 drivers
v000001c0ece204d0_0 .net *"_ivl_201", 0 0, L_000001c0ece86430;  1 drivers
v000001c0ece1fad0_0 .net *"_ivl_203", 0 0, L_000001c0ece86890;  1 drivers
v000001c0ece20f70_0 .net *"_ivl_205", 0 0, L_000001c0ece86900;  1 drivers
v000001c0ece21010_0 .net *"_ivl_207", 0 0, L_000001c0ece86040;  1 drivers
v000001c0ece213d0_0 .net *"_ivl_209", 0 0, L_000001c0ece82540;  1 drivers
v000001c0ece20cf0_0 .net *"_ivl_211", 0 0, L_000001c0ece86cf0;  1 drivers
v000001c0ece210b0_0 .net *"_ivl_219", 1 0, L_000001c0ece84520;  1 drivers
L_000001c0ece2a718 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c0ece20610_0 .net/2u *"_ivl_220", 1 0, L_000001c0ece2a718;  1 drivers
v000001c0ece1fb70_0 .net *"_ivl_225", 1 0, L_000001c0ece84660;  1 drivers
L_000001c0ece2a760 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c0ece206b0_0 .net/2u *"_ivl_226", 1 0, L_000001c0ece2a760;  1 drivers
v000001c0ece1fc10_0 .net *"_ivl_231", 0 0, L_000001c0ece82860;  1 drivers
v000001c0ece1fcb0_0 .net *"_ivl_233", 15 0, L_000001c0ece82c20;  1 drivers
v000001c0ece1fd50_0 .net *"_ivl_235", 15 0, L_000001c0ece83f80;  1 drivers
v000001c0ece209d0_0 .net *"_ivl_239", 0 0, L_000001c0ece822c0;  1 drivers
v000001c0ece1fdf0_0 .net *"_ivl_241", 7 0, L_000001c0ece82360;  1 drivers
v000001c0ece20570_0 .net *"_ivl_243", 7 0, L_000001c0ece82cc0;  1 drivers
v000001c0ece1ff30_0 .net *"_ivl_247", 0 0, L_000001c0ece83080;  1 drivers
v000001c0ece1ffd0_0 .net *"_ivl_251", 0 0, L_000001c0ece85600;  1 drivers
v000001c0ece20a70_0 .net *"_ivl_252", 0 0, L_000001c0ece86660;  1 drivers
v000001c0ece20070_0 .net *"_ivl_254", 23 0, L_000001c0ece84f20;  1 drivers
v000001c0ece20b10_0 .net *"_ivl_256", 31 0, L_000001c0ece85a60;  1 drivers
v000001c0ece20110_0 .net *"_ivl_259", 0 0, L_000001c0ece85240;  1 drivers
v000001c0ece201b0_0 .net *"_ivl_260", 0 0, L_000001c0ece86f20;  1 drivers
v000001c0ece20bb0_0 .net *"_ivl_262", 15 0, L_000001c0ece84e80;  1 drivers
v000001c0ece20d90_0 .net *"_ivl_264", 31 0, L_000001c0ece85420;  1 drivers
v000001c0ece21ea0_0 .net *"_ivl_266", 31 0, L_000001c0ece84fc0;  1 drivers
L_000001c0ece2a7f0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000001c0ece21fe0_0 .net/2u *"_ivl_286", 3 0, L_000001c0ece2a7f0;  1 drivers
L_000001c0ece2a838 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001c0ece21d60_0 .net/2u *"_ivl_288", 3 0, L_000001c0ece2a838;  1 drivers
v000001c0ece22260_0 .net *"_ivl_29", 0 0, L_000001c0ece285a0;  1 drivers
v000001c0ece226c0_0 .net/2u *"_ivl_294", 31 0, L_000001c0ece2aa78;  1 drivers
v000001c0ece230c0_0 .net *"_ivl_296", 31 0, L_000001c0ece86a50;  1 drivers
v000001c0ece22b20_0 .net *"_ivl_298", 31 0, L_000001c0ece85920;  1 drivers
v000001c0ece22080_0 .net *"_ivl_30", 20 0, L_000001c0ece28640;  1 drivers
v000001c0ece21b80_0 .net *"_ivl_300", 31 0, L_000001c0ece85ec0;  1 drivers
v000001c0ece21a40_0 .net *"_ivl_304", 0 0, L_000001c0ece86ac0;  1 drivers
v000001c0ece21cc0_0 .net *"_ivl_306", 31 0, L_000001c0ece85ba0;  1 drivers
v000001c0ece21ae0_0 .net *"_ivl_33", 10 0, L_000001c0ece28780;  1 drivers
v000001c0ece23160_0 .net *"_ivl_37", 0 0, L_000001c0ece28820;  1 drivers
v000001c0ece23020_0 .net *"_ivl_38", 19 0, L_000001c0ece28a00;  1 drivers
L_000001c0ece2a010 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v000001c0ece22e40_0 .net/2u *"_ivl_4", 4 0, L_000001c0ece2a010;  1 drivers
v000001c0ece21c20_0 .net *"_ivl_41", 0 0, L_000001c0ece28be0;  1 drivers
v000001c0ece224e0_0 .net *"_ivl_43", 5 0, L_000001c0ece28e60;  1 drivers
v000001c0ece22bc0_0 .net *"_ivl_45", 3 0, L_000001c0ece83260;  1 drivers
L_000001c0ece2a0e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c0ece23660_0 .net/2u *"_ivl_46", 0 0, L_000001c0ece2a0e8;  1 drivers
v000001c0ece22760_0 .net *"_ivl_51", 0 0, L_000001c0ece834e0;  1 drivers
v000001c0ece23200_0 .net *"_ivl_52", 20 0, L_000001c0ece83300;  1 drivers
v000001c0ece232a0_0 .net *"_ivl_55", 5 0, L_000001c0ece840c0;  1 drivers
v000001c0ece217c0_0 .net *"_ivl_57", 4 0, L_000001c0ece82400;  1 drivers
v000001c0ece229e0_0 .net *"_ivl_61", 0 0, L_000001c0ece845c0;  1 drivers
v000001c0ece22120_0 .net *"_ivl_62", 11 0, L_000001c0ece82680;  1 drivers
v000001c0ece22a80_0 .net *"_ivl_65", 7 0, L_000001c0ece82900;  1 drivers
v000001c0ece22800_0 .net *"_ivl_67", 0 0, L_000001c0ece84160;  1 drivers
v000001c0ece228a0_0 .net *"_ivl_69", 9 0, L_000001c0ece831c0;  1 drivers
L_000001c0ece2a130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c0ece21860_0 .net/2u *"_ivl_70", 0 0, L_000001c0ece2a130;  1 drivers
v000001c0ece21e00_0 .net *"_ivl_75", 0 0, L_000001c0ece84020;  1 drivers
v000001c0ece22ee0_0 .net *"_ivl_77", 18 0, L_000001c0ece84200;  1 drivers
L_000001c0ece2a178 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0ece21f40_0 .net/2u *"_ivl_78", 11 0, L_000001c0ece2a178;  1 drivers
L_000001c0ece2a058 .functor BUFT 1, C4<11001>, C4<0>, C4<0>, C4<0>;
v000001c0ece21900_0 .net/2u *"_ivl_8", 4 0, L_000001c0ece2a058;  1 drivers
L_000001c0ece2a1c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001c0ece221c0_0 .net/2u *"_ivl_86", 31 0, L_000001c0ece2a1c0;  1 drivers
L_000001c0ece2a208 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c0ece233e0_0 .net/2u *"_ivl_90", 1 0, L_000001c0ece2a208;  1 drivers
v000001c0ece23340_0 .net *"_ivl_92", 0 0, L_000001c0ece825e0;  1 drivers
L_000001c0ece2a250 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c0ece22300_0 .net/2u *"_ivl_94", 1 0, L_000001c0ece2a250;  1 drivers
v000001c0ece223a0_0 .net *"_ivl_96", 0 0, L_000001c0ece83d00;  1 drivers
L_000001c0ece2a298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0ece22440_0 .net/2u *"_ivl_98", 31 0, L_000001c0ece2a298;  1 drivers
v000001c0ece23480_0 .net "alu_in1_source_select", 31 0, L_000001c0ece84700;  1 drivers
v000001c0ece219a0_0 .net "alu_in2_source_select", 31 0, L_000001c0ece83620;  1 drivers
v000001c0ece22580_0 .net "alu_input_b", 31 0, L_000001c0ece82b80;  1 drivers
v000001c0ece22620_0 .net "alu_lt", 0 0, L_000001c0ece856a0;  1 drivers
v000001c0ece22940_0 .net "alu_ltu", 0 0, L_000001c0ece857e0;  1 drivers
v000001c0ece23520_0 .var "alu_op_ctrl", 3 0;
v000001c0ece22f80_0 .net "alu_result", 31 0, v000001c0ecd92610_0;  1 drivers
v000001c0ece235c0_0 .var "alusrc_ctrl", 0 0;
v000001c0ece22c60_0 .net "branch_taken", 0 0, L_000001c0ece866d0;  1 drivers
v000001c0ece22d00_0 .net "branch_target_ex", 31 0, L_000001c0ece85740;  1 drivers
v000001c0ece22da0_0 .net "clk", 0 0, v000001c0ece283c0_0;  alias, 1 drivers
v000001c0ece24810_0 .var "ctrl_alu_in1_src", 1 0;
v000001c0ece24c70_0 .var "cycle", 31 0;
v000001c0ece239b0_0 .var "debug_ex_instruction", 31 0;
v000001c0ece24e50_0 .var "debug_id_instruction", 31 0;
v000001c0ece24270_0 .var "debug_mem_instruction", 31 0;
v000001c0ece249f0_0 .var "debug_wb_instruction", 31 0;
v000001c0ece24a90_0 .var "ex_mem_alu_lt", 0 0;
v000001c0ece23cd0_0 .var "ex_mem_alu_ltu", 0 0;
v000001c0ece23c30_0 .var "ex_mem_alu_result", 31 0;
v000001c0ece237d0_0 .var "ex_mem_branch_target", 31 0;
v000001c0ece23d70_0 .var "ex_mem_funct3", 2 0;
v000001c0ece23e10_0 .var "ex_mem_isBtype", 0 0;
v000001c0ece25530_0 .var "ex_mem_isJAL", 0 0;
v000001c0ece23eb0_0 .var "ex_mem_isJALR", 0 0;
v000001c0ece246d0_0 .var "ex_mem_mem_read", 0 0;
v000001c0ece24770_0 .var "ex_mem_mem_to_reg", 0 0;
v000001c0ece23870_0 .var "ex_mem_mem_write", 0 0;
v000001c0ece23f50_0 .var "ex_mem_pcplus4", 31 0;
v000001c0ece248b0_0 .var "ex_mem_rd_addr", 31 0;
v000001c0ece25670_0 .var "ex_mem_reg_write", 0 0;
v000001c0ece24950_0 .var "ex_mem_rs2_data", 31 0;
v000001c0ece24b30_0 .var "ex_mem_zero_flag", 0 0;
v000001c0ece24090_0 .net "forward_data_mem", 31 0, L_000001c0ecd8b610;  1 drivers
v000001c0ece24bd0_0 .net "forward_data_wb", 31 0, L_000001c0ecd8b680;  1 drivers
v000001c0ece23910_0 .net "forwarded_alu_in1", 31 0, L_000001c0ece829a0;  1 drivers
v000001c0ece23a50_0 .net "forwarded_alu_in2", 31 0, L_000001c0ece847a0;  1 drivers
v000001c0ece24d10_0 .net "funct3_id", 2 0, L_000001c0ece295e0;  1 drivers
v000001c0ece252b0_0 .net "funct7_id", 6 0, L_000001c0ece28d20;  1 drivers
v000001c0ece24130_0 .var "id_ex_alu_in1_src", 1 0;
v000001c0ece24310_0 .var "id_ex_alu_op", 3 0;
v000001c0ece24db0_0 .var "id_ex_alusrc", 0 0;
v000001c0ece23af0_0 .var "id_ex_funct3", 2 0;
v000001c0ece23ff0_0 .var "id_ex_immediate", 31 0;
v000001c0ece255d0_0 .var "id_ex_isBtype_reg", 0 0;
v000001c0ece24ef0_0 .var "id_ex_isJAL", 0 0;
v000001c0ece24590_0 .var "id_ex_isJALR", 0 0;
v000001c0ece24f90_0 .var "id_ex_mem_read", 0 0;
v000001c0ece23b90_0 .var "id_ex_mem_to_reg", 0 0;
v000001c0ece241d0_0 .var "id_ex_mem_write", 0 0;
v000001c0ece25030_0 .var "id_ex_pcplus4", 31 0;
v000001c0ece250d0_0 .var "id_ex_rd_addr", 4 0;
v000001c0ece243b0_0 .var "id_ex_reg_write", 0 0;
v000001c0ece24450_0 .var "id_ex_rs1_addr", 4 0;
v000001c0ece244f0_0 .var "id_ex_rs1_data", 31 0;
v000001c0ece25170_0 .var "id_ex_rs2_addr", 4 0;
v000001c0ece25210_0 .var "id_ex_rs2_data", 31 0;
v000001c0ece24630_0 .var "if_id_instruction", 31 0;
v000001c0ece25350_0 .var "if_id_pcplus4", 31 0;
v000001c0ece253f0_0 .net "imem_addr", 31 0, L_000001c0ece86e40;  1 drivers
v000001c0ece25490_0 .net "imem_rdata", 31 0, o000001c0ecdcbf18;  0 drivers
L_000001c0ece2a7a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c0ece27710_0 .net "imem_rstrb", 0 0, L_000001c0ece2a7a8;  1 drivers
v000001c0ece26770_0 .net "imm_b", 31 0, L_000001c0ece83b20;  1 drivers
v000001c0ece26590_0 .net "imm_i", 31 0, L_000001c0ece28dc0;  1 drivers
v000001c0ece25ff0_0 .net "imm_j", 31 0, L_000001c0ece836c0;  1 drivers
v000001c0ece26d10_0 .net "imm_s", 31 0, L_000001c0ece83bc0;  1 drivers
v000001c0ece27df0_0 .net "imm_u", 31 0, L_000001c0ece838a0;  1 drivers
v000001c0ece26810_0 .var "immediate_id", 31 0;
v000001c0ece27ad0_0 .net "instruction_from_mem", 31 0, L_000001c0ece86970;  1 drivers
v000001c0ece277b0_0 .net "is_beq", 0 0, L_000001c0ece827c0;  1 drivers
v000001c0ece268b0_0 .net "is_bge", 0 0, L_000001c0ece82e00;  1 drivers
v000001c0ece27670_0 .net "is_bgeu", 0 0, L_000001c0ece843e0;  1 drivers
v000001c0ece27210_0 .net "is_blt", 0 0, L_000001c0ece83c60;  1 drivers
v000001c0ece26b30_0 .net "is_bltu", 0 0, L_000001c0ece83e40;  1 drivers
v000001c0ece27850_0 .net "is_bne", 0 0, L_000001c0ece83a80;  1 drivers
v000001c0ece26630_0 .net "is_btype_id", 0 0, L_000001c0ece29220;  1 drivers
v000001c0ece27990_0 .net "is_instruction_fetch", 0 0, L_000001c0ece84b60;  1 drivers
v000001c0ece27b70_0 .net "is_jal_id", 0 0, L_000001c0ece292c0;  1 drivers
v000001c0ece26090_0 .net "is_jalr_id", 0 0, L_000001c0ece29e00;  1 drivers
v000001c0ece26950_0 .net "jalr_target_calc", 31 0, L_000001c0ece860b0;  1 drivers
v000001c0ece264f0_0 .net "load_data_formatted", 31 0, L_000001c0ece84ac0;  1 drivers
v000001c0ece263b0_0 .net "mem_access_in_mem_stage", 0 0, L_000001c0ece86120;  1 drivers
v000001c0ece269f0_0 .net "mem_addr", 31 0, L_000001c0ece86580;  alias, 1 drivers
v000001c0ece27c10_0 .net "mem_byteAccess_mem", 0 0, L_000001c0ece82220;  1 drivers
v000001c0ece26e50_0 .net "mem_halfwordAccess_mem", 0 0, L_000001c0ece83ee0;  1 drivers
v000001c0ece278f0_0 .net "mem_rdata", 31 0, v000001c0ece28460_0;  alias, 1 drivers
v000001c0ece26bd0_0 .var "mem_read_ctrl", 0 0;
v000001c0ece27cb0_0 .net "mem_rstrb", 0 0, L_000001c0ece86200;  alias, 1 drivers
v000001c0ece275d0_0 .var "mem_to_reg_ctrl", 0 0;
v000001c0ece26a90_0 .net "mem_to_reg_wb", 0 0, L_000001c0ece86350;  1 drivers
v000001c0ece27e90_0 .var "mem_wb_alu_result", 31 0;
v000001c0ece27a30_0 .var "mem_wb_isJAL", 0 0;
v000001c0ece26c70_0 .var "mem_wb_isJALR", 0 0;
v000001c0ece26db0_0 .var "mem_wb_mem_data", 31 0;
v000001c0ece272b0_0 .var "mem_wb_mem_to_reg", 0 0;
v000001c0ece27d50_0 .var "mem_wb_pcplus4", 31 0;
v000001c0ece266d0_0 .var "mem_wb_rd_addr", 4 0;
v000001c0ece26130_0 .var "mem_wb_reg_write", 0 0;
v000001c0ece27350_0 .net "mem_wdata", 31 0, L_000001c0ece86190;  alias, 1 drivers
v000001c0ece261d0_0 .var "mem_write_ctrl", 0 0;
v000001c0ece26270_0 .net "mem_wstrb", 3 0, L_000001c0ece85c40;  alias, 1 drivers
v000001c0ece26ef0_0 .net "next_pc", 31 0, L_000001c0ece859c0;  1 drivers
v000001c0ece26310_0 .net "opcode_id", 4 0, L_000001c0ece28b40;  1 drivers
v000001c0ece26450_0 .net "pc_ex", 31 0, L_000001c0ece82a40;  1 drivers
v000001c0ece26f90_0 .var "pc_reg", 31 0;
v000001c0ece270d0_0 .net "pcplus4_if", 31 0, L_000001c0ece29360;  1 drivers
v000001c0ece27170_0 .net "rd_id", 4 0, L_000001c0ece281e0;  1 drivers
v000001c0ece273f0_0 .net "rd_wb", 4 0, v000001c0ece266d0_0;  1 drivers
v000001c0ece27030_0 .var "reg_write_ctrl", 0 0;
v000001c0ece27490_0 .net "reg_write_wb", 0 0, v000001c0ece26130_0;  1 drivers
v000001c0ece27530_0 .net "rs1_data", 31 0, L_000001c0ece85060;  1 drivers
v000001c0ece29ea0_0 .net "rs1_id", 4 0, L_000001c0ece288c0;  1 drivers
v000001c0ece290e0_0 .net "rs2_data", 31 0, L_000001c0ece854c0;  1 drivers
v000001c0ece299a0_0 .net "rs2_id", 4 0, L_000001c0ece29540;  1 drivers
v000001c0ece29180_0 .net "rst", 0 0, v000001c0ece286e0_0;  alias, 1 drivers
v000001c0ece280a0_0 .net "store_rs2_forwarded", 31 0, L_000001c0ece82fe0;  1 drivers
v000001c0ece28fa0_0 .net "take_branch_condition", 0 0, L_000001c0ece864a0;  1 drivers
v000001c0ece29040_0 .net "wb_data", 31 0, L_000001c0ece85d80;  1 drivers
v000001c0ece29a40_0 .net "write_data_to_reg", 31 0, L_000001c0ece84d40;  1 drivers
v000001c0ece29ae0_0 .net "zero_flag", 0 0, L_000001c0ece85880;  1 drivers
E_000001c0ecdb3d10 .event posedge, v000001c0ece1e740_0, v000001c0ece1e100_0;
E_000001c0ecdb31d0/0 .event anyedge, v000001c0ece25670_0, v000001c0ece248b0_0, v000001c0ece25170_0, v000001c0ece26130_0;
E_000001c0ecdb31d0/1 .event anyedge, v000001c0ece266d0_0;
E_000001c0ecdb31d0 .event/or E_000001c0ecdb31d0/0, E_000001c0ecdb31d0/1;
E_000001c0ecdb3e50/0 .event anyedge, v000001c0ece25670_0, v000001c0ece248b0_0, v000001c0ece24450_0, v000001c0ece25170_0;
E_000001c0ecdb3e50/1 .event anyedge, v000001c0ece24db0_0, v000001c0ece26130_0, v000001c0ece266d0_0;
E_000001c0ecdb3e50 .event/or E_000001c0ecdb3e50/0, E_000001c0ecdb3e50/1;
E_000001c0ecdb35d0 .event anyedge, v000001c0ece26310_0, v000001c0ece24d10_0, v000001c0ece252b0_0;
E_000001c0ecdb3290/0 .event anyedge, v000001c0ece26590_0, v000001c0ece26310_0, v000001c0ece26d10_0, v000001c0ece26770_0;
E_000001c0ecdb3290/1 .event anyedge, v000001c0ece25ff0_0, v000001c0ece27df0_0;
E_000001c0ecdb3290 .event/or E_000001c0ecdb3290/0, E_000001c0ecdb3290/1;
L_000001c0ece29220 .cmp/eq 5, L_000001c0ece28b40, L_000001c0ece29fc8;
L_000001c0ece292c0 .cmp/eq 5, L_000001c0ece28b40, L_000001c0ece2a010;
L_000001c0ece29e00 .cmp/eq 5, L_000001c0ece28b40, L_000001c0ece2a058;
L_000001c0ece29360 .arith/sum 32, v000001c0ece26f90_0, L_000001c0ece2a0a0;
L_000001c0ece28b40 .part v000001c0ece24630_0, 2, 5;
L_000001c0ece281e0 .part v000001c0ece24630_0, 7, 5;
L_000001c0ece288c0 .part v000001c0ece24630_0, 15, 5;
L_000001c0ece29540 .part v000001c0ece24630_0, 20, 5;
L_000001c0ece295e0 .part v000001c0ece24630_0, 12, 3;
L_000001c0ece28d20 .part v000001c0ece24630_0, 25, 7;
L_000001c0ece285a0 .part v000001c0ece24630_0, 31, 1;
LS_000001c0ece28640_0_0 .concat [ 1 1 1 1], L_000001c0ece285a0, L_000001c0ece285a0, L_000001c0ece285a0, L_000001c0ece285a0;
LS_000001c0ece28640_0_4 .concat [ 1 1 1 1], L_000001c0ece285a0, L_000001c0ece285a0, L_000001c0ece285a0, L_000001c0ece285a0;
LS_000001c0ece28640_0_8 .concat [ 1 1 1 1], L_000001c0ece285a0, L_000001c0ece285a0, L_000001c0ece285a0, L_000001c0ece285a0;
LS_000001c0ece28640_0_12 .concat [ 1 1 1 1], L_000001c0ece285a0, L_000001c0ece285a0, L_000001c0ece285a0, L_000001c0ece285a0;
LS_000001c0ece28640_0_16 .concat [ 1 1 1 1], L_000001c0ece285a0, L_000001c0ece285a0, L_000001c0ece285a0, L_000001c0ece285a0;
LS_000001c0ece28640_0_20 .concat [ 1 0 0 0], L_000001c0ece285a0;
LS_000001c0ece28640_1_0 .concat [ 4 4 4 4], LS_000001c0ece28640_0_0, LS_000001c0ece28640_0_4, LS_000001c0ece28640_0_8, LS_000001c0ece28640_0_12;
LS_000001c0ece28640_1_4 .concat [ 4 1 0 0], LS_000001c0ece28640_0_16, LS_000001c0ece28640_0_20;
L_000001c0ece28640 .concat [ 16 5 0 0], LS_000001c0ece28640_1_0, LS_000001c0ece28640_1_4;
L_000001c0ece28780 .part v000001c0ece24630_0, 20, 11;
L_000001c0ece28dc0 .concat [ 11 21 0 0], L_000001c0ece28780, L_000001c0ece28640;
L_000001c0ece28820 .part v000001c0ece24630_0, 31, 1;
LS_000001c0ece28a00_0_0 .concat [ 1 1 1 1], L_000001c0ece28820, L_000001c0ece28820, L_000001c0ece28820, L_000001c0ece28820;
LS_000001c0ece28a00_0_4 .concat [ 1 1 1 1], L_000001c0ece28820, L_000001c0ece28820, L_000001c0ece28820, L_000001c0ece28820;
LS_000001c0ece28a00_0_8 .concat [ 1 1 1 1], L_000001c0ece28820, L_000001c0ece28820, L_000001c0ece28820, L_000001c0ece28820;
LS_000001c0ece28a00_0_12 .concat [ 1 1 1 1], L_000001c0ece28820, L_000001c0ece28820, L_000001c0ece28820, L_000001c0ece28820;
LS_000001c0ece28a00_0_16 .concat [ 1 1 1 1], L_000001c0ece28820, L_000001c0ece28820, L_000001c0ece28820, L_000001c0ece28820;
LS_000001c0ece28a00_1_0 .concat [ 4 4 4 4], LS_000001c0ece28a00_0_0, LS_000001c0ece28a00_0_4, LS_000001c0ece28a00_0_8, LS_000001c0ece28a00_0_12;
LS_000001c0ece28a00_1_4 .concat [ 4 0 0 0], LS_000001c0ece28a00_0_16;
L_000001c0ece28a00 .concat [ 16 4 0 0], LS_000001c0ece28a00_1_0, LS_000001c0ece28a00_1_4;
L_000001c0ece28be0 .part v000001c0ece24630_0, 7, 1;
L_000001c0ece28e60 .part v000001c0ece24630_0, 25, 6;
L_000001c0ece83260 .part v000001c0ece24630_0, 8, 4;
LS_000001c0ece83b20_0_0 .concat [ 1 4 6 1], L_000001c0ece2a0e8, L_000001c0ece83260, L_000001c0ece28e60, L_000001c0ece28be0;
LS_000001c0ece83b20_0_4 .concat [ 20 0 0 0], L_000001c0ece28a00;
L_000001c0ece83b20 .concat [ 12 20 0 0], LS_000001c0ece83b20_0_0, LS_000001c0ece83b20_0_4;
L_000001c0ece834e0 .part v000001c0ece24630_0, 31, 1;
LS_000001c0ece83300_0_0 .concat [ 1 1 1 1], L_000001c0ece834e0, L_000001c0ece834e0, L_000001c0ece834e0, L_000001c0ece834e0;
LS_000001c0ece83300_0_4 .concat [ 1 1 1 1], L_000001c0ece834e0, L_000001c0ece834e0, L_000001c0ece834e0, L_000001c0ece834e0;
LS_000001c0ece83300_0_8 .concat [ 1 1 1 1], L_000001c0ece834e0, L_000001c0ece834e0, L_000001c0ece834e0, L_000001c0ece834e0;
LS_000001c0ece83300_0_12 .concat [ 1 1 1 1], L_000001c0ece834e0, L_000001c0ece834e0, L_000001c0ece834e0, L_000001c0ece834e0;
LS_000001c0ece83300_0_16 .concat [ 1 1 1 1], L_000001c0ece834e0, L_000001c0ece834e0, L_000001c0ece834e0, L_000001c0ece834e0;
LS_000001c0ece83300_0_20 .concat [ 1 0 0 0], L_000001c0ece834e0;
LS_000001c0ece83300_1_0 .concat [ 4 4 4 4], LS_000001c0ece83300_0_0, LS_000001c0ece83300_0_4, LS_000001c0ece83300_0_8, LS_000001c0ece83300_0_12;
LS_000001c0ece83300_1_4 .concat [ 4 1 0 0], LS_000001c0ece83300_0_16, LS_000001c0ece83300_0_20;
L_000001c0ece83300 .concat [ 16 5 0 0], LS_000001c0ece83300_1_0, LS_000001c0ece83300_1_4;
L_000001c0ece840c0 .part v000001c0ece24630_0, 25, 6;
L_000001c0ece82400 .part v000001c0ece24630_0, 7, 5;
L_000001c0ece83bc0 .concat [ 5 6 21 0], L_000001c0ece82400, L_000001c0ece840c0, L_000001c0ece83300;
L_000001c0ece845c0 .part v000001c0ece24630_0, 31, 1;
LS_000001c0ece82680_0_0 .concat [ 1 1 1 1], L_000001c0ece845c0, L_000001c0ece845c0, L_000001c0ece845c0, L_000001c0ece845c0;
LS_000001c0ece82680_0_4 .concat [ 1 1 1 1], L_000001c0ece845c0, L_000001c0ece845c0, L_000001c0ece845c0, L_000001c0ece845c0;
LS_000001c0ece82680_0_8 .concat [ 1 1 1 1], L_000001c0ece845c0, L_000001c0ece845c0, L_000001c0ece845c0, L_000001c0ece845c0;
L_000001c0ece82680 .concat [ 4 4 4 0], LS_000001c0ece82680_0_0, LS_000001c0ece82680_0_4, LS_000001c0ece82680_0_8;
L_000001c0ece82900 .part v000001c0ece24630_0, 12, 8;
L_000001c0ece84160 .part v000001c0ece24630_0, 20, 1;
L_000001c0ece831c0 .part v000001c0ece24630_0, 21, 10;
LS_000001c0ece836c0_0_0 .concat [ 1 10 1 8], L_000001c0ece2a130, L_000001c0ece831c0, L_000001c0ece84160, L_000001c0ece82900;
LS_000001c0ece836c0_0_4 .concat [ 12 0 0 0], L_000001c0ece82680;
L_000001c0ece836c0 .concat [ 20 12 0 0], LS_000001c0ece836c0_0_0, LS_000001c0ece836c0_0_4;
L_000001c0ece84020 .part v000001c0ece24630_0, 31, 1;
L_000001c0ece84200 .part v000001c0ece24630_0, 12, 19;
L_000001c0ece838a0 .concat [ 12 19 1 0], L_000001c0ece2a178, L_000001c0ece84200, L_000001c0ece84020;
L_000001c0ece82a40 .arith/sub 32, v000001c0ece25030_0, L_000001c0ece2a1c0;
L_000001c0ece825e0 .cmp/eq 2, v000001c0ece24130_0, L_000001c0ece2a208;
L_000001c0ece83d00 .cmp/eq 2, v000001c0ece24130_0, L_000001c0ece2a250;
L_000001c0ece83760 .cmp/eq 2, v000001c0ece24130_0, L_000001c0ece2a2e0;
L_000001c0ece83800 .functor MUXZ 32, v000001c0ece244f0_0, v000001c0ece25030_0, L_000001c0ece83760, C4<>;
L_000001c0ece833a0 .functor MUXZ 32, L_000001c0ece83800, L_000001c0ece2a298, L_000001c0ece83d00, C4<>;
L_000001c0ece84700 .functor MUXZ 32, L_000001c0ece833a0, L_000001c0ece82a40, L_000001c0ece825e0, C4<>;
L_000001c0ece83440 .cmp/eq 3, v000001c0ece1eb00_0, L_000001c0ece2a328;
L_000001c0ece83580 .cmp/eq 3, v000001c0ece1eb00_0, L_000001c0ece2a370;
L_000001c0ece820e0 .cmp/eq 3, v000001c0ece1eb00_0, L_000001c0ece2a3b8;
L_000001c0ece82180 .functor MUXZ 32, L_000001c0ece84700, L_000001c0ecd8b610, L_000001c0ece820e0, C4<>;
L_000001c0ece82ae0 .functor MUXZ 32, L_000001c0ece82180, L_000001c0ecd8b680, L_000001c0ece83580, C4<>;
L_000001c0ece829a0 .functor MUXZ 32, L_000001c0ece82ae0, L_000001c0ece84700, L_000001c0ece83440, C4<>;
L_000001c0ece83620 .functor MUXZ 32, v000001c0ece25210_0, v000001c0ece23ff0_0, v000001c0ece24db0_0, C4<>;
L_000001c0ece82720 .cmp/eq 3, v000001c0ece1df20_0, L_000001c0ece2a400;
L_000001c0ece83940 .cmp/eq 3, v000001c0ece1df20_0, L_000001c0ece2a448;
L_000001c0ece824a0 .cmp/eq 3, v000001c0ece1df20_0, L_000001c0ece2a490;
L_000001c0ece842a0 .functor MUXZ 32, L_000001c0ece83620, L_000001c0ecd8b610, L_000001c0ece824a0, C4<>;
L_000001c0ece839e0 .functor MUXZ 32, L_000001c0ece842a0, L_000001c0ecd8b680, L_000001c0ece83940, C4<>;
L_000001c0ece847a0 .functor MUXZ 32, L_000001c0ece839e0, L_000001c0ece83620, L_000001c0ece82720, C4<>;
L_000001c0ece82b80 .functor MUXZ 32, v000001c0ece25210_0, v000001c0ece23ff0_0, v000001c0ece24db0_0, C4<>;
L_000001c0ece84340 .cmp/eq 2, v000001c0ece1e4c0_0, L_000001c0ece2a4d8;
L_000001c0ece83da0 .cmp/eq 2, v000001c0ece1e4c0_0, L_000001c0ece2a520;
L_000001c0ece82f40 .functor MUXZ 32, v000001c0ece25210_0, L_000001c0ecd8b610, L_000001c0ece83da0, C4<>;
L_000001c0ece82fe0 .functor MUXZ 32, L_000001c0ece82f40, L_000001c0ecd8b680, L_000001c0ece84340, C4<>;
L_000001c0ece827c0 .cmp/eq 3, v000001c0ece23d70_0, L_000001c0ece2a568;
L_000001c0ece83a80 .cmp/eq 3, v000001c0ece23d70_0, L_000001c0ece2a5b0;
L_000001c0ece83c60 .cmp/eq 3, v000001c0ece23d70_0, L_000001c0ece2a5f8;
L_000001c0ece82e00 .cmp/eq 3, v000001c0ece23d70_0, L_000001c0ece2a640;
L_000001c0ece83e40 .cmp/eq 3, v000001c0ece23d70_0, L_000001c0ece2a688;
L_000001c0ece843e0 .cmp/eq 3, v000001c0ece23d70_0, L_000001c0ece2a6d0;
L_000001c0ece82040 .reduce/nor v000001c0ece24b30_0;
L_000001c0ece84480 .reduce/nor v000001c0ece24a90_0;
L_000001c0ece82540 .reduce/nor v000001c0ece23cd0_0;
L_000001c0ece84520 .part v000001c0ece23d70_0, 0, 2;
L_000001c0ece82220 .cmp/eq 2, L_000001c0ece84520, L_000001c0ece2a718;
L_000001c0ece84660 .part v000001c0ece23d70_0, 0, 2;
L_000001c0ece83ee0 .cmp/eq 2, L_000001c0ece84660, L_000001c0ece2a760;
L_000001c0ece82860 .part v000001c0ece23c30_0, 1, 1;
L_000001c0ece82c20 .part v000001c0ece28460_0, 16, 16;
L_000001c0ece83f80 .part v000001c0ece28460_0, 0, 16;
L_000001c0ece82d60 .functor MUXZ 16, L_000001c0ece83f80, L_000001c0ece82c20, L_000001c0ece82860, C4<>;
L_000001c0ece822c0 .part v000001c0ece23c30_0, 0, 1;
L_000001c0ece82360 .part L_000001c0ece82d60, 8, 8;
L_000001c0ece82cc0 .part L_000001c0ece82d60, 0, 8;
L_000001c0ece82ea0 .functor MUXZ 8, L_000001c0ece82cc0, L_000001c0ece82360, L_000001c0ece822c0, C4<>;
L_000001c0ece83080 .part v000001c0ece23d70_0, 2, 1;
L_000001c0ece83120 .reduce/nor L_000001c0ece83080;
L_000001c0ece85600 .part L_000001c0ece82ea0, 7, 1;
LS_000001c0ece84f20_0_0 .concat [ 1 1 1 1], L_000001c0ece86660, L_000001c0ece86660, L_000001c0ece86660, L_000001c0ece86660;
LS_000001c0ece84f20_0_4 .concat [ 1 1 1 1], L_000001c0ece86660, L_000001c0ece86660, L_000001c0ece86660, L_000001c0ece86660;
LS_000001c0ece84f20_0_8 .concat [ 1 1 1 1], L_000001c0ece86660, L_000001c0ece86660, L_000001c0ece86660, L_000001c0ece86660;
LS_000001c0ece84f20_0_12 .concat [ 1 1 1 1], L_000001c0ece86660, L_000001c0ece86660, L_000001c0ece86660, L_000001c0ece86660;
LS_000001c0ece84f20_0_16 .concat [ 1 1 1 1], L_000001c0ece86660, L_000001c0ece86660, L_000001c0ece86660, L_000001c0ece86660;
LS_000001c0ece84f20_0_20 .concat [ 1 1 1 1], L_000001c0ece86660, L_000001c0ece86660, L_000001c0ece86660, L_000001c0ece86660;
LS_000001c0ece84f20_1_0 .concat [ 4 4 4 4], LS_000001c0ece84f20_0_0, LS_000001c0ece84f20_0_4, LS_000001c0ece84f20_0_8, LS_000001c0ece84f20_0_12;
LS_000001c0ece84f20_1_4 .concat [ 4 4 0 0], LS_000001c0ece84f20_0_16, LS_000001c0ece84f20_0_20;
L_000001c0ece84f20 .concat [ 16 8 0 0], LS_000001c0ece84f20_1_0, LS_000001c0ece84f20_1_4;
L_000001c0ece85a60 .concat [ 8 24 0 0], L_000001c0ece82ea0, L_000001c0ece84f20;
L_000001c0ece85240 .part L_000001c0ece82d60, 15, 1;
LS_000001c0ece84e80_0_0 .concat [ 1 1 1 1], L_000001c0ece86f20, L_000001c0ece86f20, L_000001c0ece86f20, L_000001c0ece86f20;
LS_000001c0ece84e80_0_4 .concat [ 1 1 1 1], L_000001c0ece86f20, L_000001c0ece86f20, L_000001c0ece86f20, L_000001c0ece86f20;
LS_000001c0ece84e80_0_8 .concat [ 1 1 1 1], L_000001c0ece86f20, L_000001c0ece86f20, L_000001c0ece86f20, L_000001c0ece86f20;
LS_000001c0ece84e80_0_12 .concat [ 1 1 1 1], L_000001c0ece86f20, L_000001c0ece86f20, L_000001c0ece86f20, L_000001c0ece86f20;
L_000001c0ece84e80 .concat [ 4 4 4 4], LS_000001c0ece84e80_0_0, LS_000001c0ece84e80_0_4, LS_000001c0ece84e80_0_8, LS_000001c0ece84e80_0_12;
L_000001c0ece85420 .concat [ 16 16 0 0], L_000001c0ece82d60, L_000001c0ece84e80;
L_000001c0ece84fc0 .functor MUXZ 32, v000001c0ece28460_0, L_000001c0ece85420, L_000001c0ece83ee0, C4<>;
L_000001c0ece84ac0 .functor MUXZ 32, L_000001c0ece84fc0, L_000001c0ece85a60, L_000001c0ece82220, C4<>;
L_000001c0ece84b60 .cmp/eq 32, L_000001c0ece86580, v000001c0ece26f90_0;
L_000001c0ece85c40 .functor MUXZ 4, L_000001c0ece2a838, L_000001c0ece2a7f0, v000001c0ece23870_0, C4<>;
L_000001c0ece85740 .arith/sum 32, L_000001c0ece82a40, v000001c0ece23ff0_0;
L_000001c0ece85920 .functor MUXZ 32, L_000001c0ece29360, v000001c0ece237d0_0, v000001c0ece25530_0, C4<>;
L_000001c0ece85ec0 .functor MUXZ 32, L_000001c0ece85920, v000001c0ece237d0_0, L_000001c0ece864a0, C4<>;
L_000001c0ece859c0 .functor MUXZ 32, L_000001c0ece85ec0, L_000001c0ece86a50, v000001c0ece23eb0_0, C4<>;
L_000001c0ece85ba0 .functor MUXZ 32, v000001c0ece27e90_0, v000001c0ece26db0_0, v000001c0ece272b0_0, C4<>;
L_000001c0ece85d80 .functor MUXZ 32, L_000001c0ece85ba0, v000001c0ece27d50_0, L_000001c0ece86ac0, C4<>;
L_000001c0ece84d40 .functor MUXZ 32, L_000001c0ece85d80, v000001c0ece26db0_0, v000001c0ece272b0_0, C4<>;
S_000001c0ecdc0f80 .scope module, "alu_inst" "alu" 4 350, 5 1 0, S_000001c0ecdae5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_in1";
    .port_info 1 /INPUT 32 "alu_in2";
    .port_info 2 /INPUT 4 "ALUOp";
    .port_info 3 /OUTPUT 32 "alu_out";
    .port_info 4 /OUTPUT 1 "alu_lt";
    .port_info 5 /OUTPUT 1 "alu_ltu";
    .port_info 6 /OUTPUT 1 "zero_flag";
P_000001c0ecdc27a0 .param/l "ALU_ADD" 0 5 10, C4<0000>;
P_000001c0ecdc27d8 .param/l "ALU_AND" 0 5 14, C4<0100>;
P_000001c0ecdc2810 .param/l "ALU_OR" 0 5 13, C4<0011>;
P_000001c0ecdc2848 .param/l "ALU_SLL" 0 5 15, C4<0101>;
P_000001c0ecdc2880 .param/l "ALU_SLT" 0 5 18, C4<1000>;
P_000001c0ecdc28b8 .param/l "ALU_SLTU" 0 5 19, C4<1001>;
P_000001c0ecdc28f0 .param/l "ALU_SRA" 0 5 17, C4<0111>;
P_000001c0ecdc2928 .param/l "ALU_SRL" 0 5 16, C4<0110>;
P_000001c0ecdc2960 .param/l "ALU_SUB" 0 5 11, C4<0001>;
P_000001c0ecdc2998 .param/l "ALU_XOR" 0 5 12, C4<0010>;
v000001c0ecd92750_0 .net "ALUOp", 3 0, v000001c0ece24310_0;  1 drivers
L_000001c0ece2aa30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0ecd921b0_0 .net/2u *"_ivl_0", 31 0, L_000001c0ece2aa30;  1 drivers
v000001c0ecd92430_0 .net "alu_in1", 31 0, L_000001c0ece829a0;  alias, 1 drivers
v000001c0ecd924d0_0 .net "alu_in2", 31 0, L_000001c0ece847a0;  alias, 1 drivers
v000001c0ecd92ed0_0 .net "alu_lt", 0 0, L_000001c0ece856a0;  alias, 1 drivers
v000001c0ecd92b10_0 .net "alu_ltu", 0 0, L_000001c0ece857e0;  alias, 1 drivers
v000001c0ecd92610_0 .var "alu_out", 31 0;
v000001c0ecd92930_0 .net "zero_flag", 0 0, L_000001c0ece85880;  alias, 1 drivers
E_000001c0ecdb3c90 .event anyedge, v000001c0ecd92750_0, v000001c0ecd92430_0, v000001c0ecd924d0_0;
L_000001c0ece85880 .cmp/eq 32, v000001c0ecd92610_0, L_000001c0ece2aa30;
L_000001c0ece856a0 .cmp/gt.s 32, L_000001c0ece847a0, L_000001c0ece829a0;
L_000001c0ece857e0 .cmp/gt 32, L_000001c0ece847a0, L_000001c0ece829a0;
S_000001c0ecdc1110 .scope module, "reg_file_inst" "reg_file" 4 338, 6 1 0, S_000001c0ecdae5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs1";
    .port_info 1 /INPUT 5 "rs2";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /INPUT 1 "write_en";
    .port_info 7 /OUTPUT 32 "rs1_data";
    .port_info 8 /OUTPUT 32 "rs2_data";
L_000001c0ece869e0 .functor AND 1, v000001c0ece26130_0, L_000001c0ece85380, C4<1>, C4<1>;
L_000001c0ece86ba0 .functor AND 1, v000001c0ece26130_0, L_000001c0ece84de0, C4<1>, C4<1>;
L_000001c0ece2a880 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c0ece1f460_0 .net/2u *"_ivl_0", 4 0, L_000001c0ece2a880;  1 drivers
v000001c0ece1f640_0 .net *"_ivl_10", 31 0, L_000001c0ece84840;  1 drivers
v000001c0ece1e9c0_0 .net *"_ivl_12", 6 0, L_000001c0ece85ce0;  1 drivers
L_000001c0ece2a910 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c0ece1f000_0 .net *"_ivl_15", 1 0, L_000001c0ece2a910;  1 drivers
v000001c0ece1dc00_0 .net *"_ivl_16", 31 0, L_000001c0ece848e0;  1 drivers
v000001c0ece1e2e0_0 .net *"_ivl_2", 0 0, L_000001c0ece85560;  1 drivers
L_000001c0ece2a958 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c0ece1dca0_0 .net/2u *"_ivl_20", 4 0, L_000001c0ece2a958;  1 drivers
v000001c0ece1dd40_0 .net *"_ivl_22", 0 0, L_000001c0ece85b00;  1 drivers
L_000001c0ece2a9a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0ece1f500_0 .net/2u *"_ivl_24", 31 0, L_000001c0ece2a9a0;  1 drivers
v000001c0ece1e600_0 .net *"_ivl_26", 0 0, L_000001c0ece84de0;  1 drivers
v000001c0ece1e6a0_0 .net *"_ivl_29", 0 0, L_000001c0ece86ba0;  1 drivers
v000001c0ece1d7a0_0 .net *"_ivl_30", 31 0, L_000001c0ece852e0;  1 drivers
v000001c0ece1d840_0 .net *"_ivl_32", 6 0, L_000001c0ece85100;  1 drivers
L_000001c0ece2a9e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c0ece1d980_0 .net *"_ivl_35", 1 0, L_000001c0ece2a9e8;  1 drivers
v000001c0ece1da20_0 .net *"_ivl_36", 31 0, L_000001c0ece851a0;  1 drivers
L_000001c0ece2a8c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0ece1dde0_0 .net/2u *"_ivl_4", 31 0, L_000001c0ece2a8c8;  1 drivers
v000001c0ece1e060_0 .net *"_ivl_6", 0 0, L_000001c0ece85380;  1 drivers
v000001c0ece1e920_0 .net *"_ivl_9", 0 0, L_000001c0ece869e0;  1 drivers
v000001c0ece1e100_0 .net "clk", 0 0, v000001c0ece283c0_0;  alias, 1 drivers
v000001c0ece1ee20_0 .var/i "i", 31 0;
v000001c0ece1dac0_0 .net "rd", 4 0, v000001c0ece266d0_0;  alias, 1 drivers
v000001c0ece1e380 .array "regfile", 31 0, 31 0;
v000001c0ece1f0a0_0 .net "rs1", 4 0, L_000001c0ece288c0;  alias, 1 drivers
v000001c0ece1de80_0 .net "rs1_data", 31 0, L_000001c0ece85060;  alias, 1 drivers
v000001c0ece1e420_0 .net "rs2", 4 0, L_000001c0ece29540;  alias, 1 drivers
v000001c0ece1ea60_0 .net "rs2_data", 31 0, L_000001c0ece854c0;  alias, 1 drivers
v000001c0ece1e740_0 .net "rst", 0 0, v000001c0ece286e0_0;  alias, 1 drivers
v000001c0ece1f3c0_0 .net "write_data", 31 0, L_000001c0ece84d40;  alias, 1 drivers
v000001c0ece1db60_0 .net "write_en", 0 0, v000001c0ece26130_0;  alias, 1 drivers
E_000001c0ecdb4010 .event posedge, v000001c0ece1e100_0;
L_000001c0ece85560 .cmp/eq 5, L_000001c0ece288c0, L_000001c0ece2a880;
L_000001c0ece85380 .cmp/eq 5, v000001c0ece266d0_0, L_000001c0ece288c0;
L_000001c0ece84840 .array/port v000001c0ece1e380, L_000001c0ece85ce0;
L_000001c0ece85ce0 .concat [ 5 2 0 0], L_000001c0ece288c0, L_000001c0ece2a910;
L_000001c0ece848e0 .functor MUXZ 32, L_000001c0ece84840, L_000001c0ece84d40, L_000001c0ece869e0, C4<>;
L_000001c0ece85060 .functor MUXZ 32, L_000001c0ece848e0, L_000001c0ece2a8c8, L_000001c0ece85560, C4<>;
L_000001c0ece85b00 .cmp/eq 5, L_000001c0ece29540, L_000001c0ece2a958;
L_000001c0ece84de0 .cmp/eq 5, v000001c0ece266d0_0, L_000001c0ece29540;
L_000001c0ece852e0 .array/port v000001c0ece1e380, L_000001c0ece85100;
L_000001c0ece85100 .concat [ 5 2 0 0], L_000001c0ece29540, L_000001c0ece2a9e8;
L_000001c0ece851a0 .functor MUXZ 32, L_000001c0ece852e0, L_000001c0ece84d40, L_000001c0ece86ba0, C4<>;
L_000001c0ece854c0 .functor MUXZ 32, L_000001c0ece851a0, L_000001c0ece2a9a0, L_000001c0ece85b00, C4<>;
S_000001c0ecdc29e0 .scope module, "mem0" "progmem" 3 22, 7 1 0, S_000001c0ecdbddb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /INPUT 1 "rd_strobe";
    .port_info 5 /INPUT 4 "wr_strobe";
    .port_info 6 /OUTPUT 32 "data_out";
P_000001c0ecdb3b50 .param/l "MEM_SIZE" 0 7 10, +C4<00000000000000000000010000000000>;
v000001c0ece29680 .array "PROGMEM", 1023 0, 31 0;
v000001c0ece29c20_0 .net "addr", 31 0, L_000001c0ece86580;  alias, 1 drivers
v000001c0ece28500_0 .net "clk", 0 0, v000001c0ece283c0_0;  alias, 1 drivers
v000001c0ece29b80_0 .net "data_in", 31 0, L_000001c0ece86190;  alias, 1 drivers
v000001c0ece28460_0 .var "data_out", 31 0;
v000001c0ece29400_0 .net "mem_loc", 29 0, L_000001c0ece85e20;  1 drivers
v000001c0ece28960_0 .net "rd_strobe", 0 0, L_000001c0ece86200;  alias, 1 drivers
v000001c0ece28f00_0 .net "rst", 0 0, v000001c0ece286e0_0;  alias, 1 drivers
v000001c0ece297c0_0 .net "wr_strobe", 3 0, L_000001c0ece85c40;  alias, 1 drivers
L_000001c0ece85e20 .part L_000001c0ece86580, 2, 30;
    .scope S_000001c0ecdc1110;
T_0 ;
    %wait E_000001c0ecdb4010;
    %load/vec4 v000001c0ece1e740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c0ece1ee20_0, 0, 32;
T_0.2 ;
    %load/vec4 v000001c0ece1ee20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c0ece1ee20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c0ece1e380, 0, 4;
    %load/vec4 v000001c0ece1ee20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c0ece1ee20_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c0ece1db60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v000001c0ece1dac0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001c0ece1f3c0_0;
    %load/vec4 v000001c0ece1dac0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c0ece1e380, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c0ecdc0f80;
T_1 ;
    %wait E_000001c0ecdb3c90;
    %load/vec4 v000001c0ecd92750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001c0ecd92610_0, 0, 32;
    %jmp T_1.11;
T_1.0 ;
    %load/vec4 v000001c0ecd92430_0;
    %load/vec4 v000001c0ecd924d0_0;
    %add;
    %store/vec4 v000001c0ecd92610_0, 0, 32;
    %jmp T_1.11;
T_1.1 ;
    %load/vec4 v000001c0ecd92430_0;
    %load/vec4 v000001c0ecd924d0_0;
    %sub;
    %store/vec4 v000001c0ecd92610_0, 0, 32;
    %jmp T_1.11;
T_1.2 ;
    %load/vec4 v000001c0ecd92430_0;
    %load/vec4 v000001c0ecd924d0_0;
    %xor;
    %store/vec4 v000001c0ecd92610_0, 0, 32;
    %jmp T_1.11;
T_1.3 ;
    %load/vec4 v000001c0ecd92430_0;
    %load/vec4 v000001c0ecd924d0_0;
    %or;
    %store/vec4 v000001c0ecd92610_0, 0, 32;
    %jmp T_1.11;
T_1.4 ;
    %load/vec4 v000001c0ecd92430_0;
    %load/vec4 v000001c0ecd924d0_0;
    %and;
    %store/vec4 v000001c0ecd92610_0, 0, 32;
    %jmp T_1.11;
T_1.5 ;
    %load/vec4 v000001c0ecd92430_0;
    %load/vec4 v000001c0ecd924d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001c0ecd92610_0, 0, 32;
    %jmp T_1.11;
T_1.6 ;
    %load/vec4 v000001c0ecd92430_0;
    %load/vec4 v000001c0ecd924d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001c0ecd92610_0, 0, 32;
    %jmp T_1.11;
T_1.7 ;
    %load/vec4 v000001c0ecd92430_0;
    %load/vec4 v000001c0ecd924d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_1.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.13, 8;
T_1.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.13, 8;
 ; End of false expr.
    %blend;
T_1.13;
    %store/vec4 v000001c0ecd92610_0, 0, 32;
    %jmp T_1.11;
T_1.8 ;
    %load/vec4 v000001c0ecd92430_0;
    %load/vec4 v000001c0ecd924d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %store/vec4 v000001c0ecd92610_0, 0, 32;
    %jmp T_1.11;
T_1.9 ;
    %load/vec4 v000001c0ecd92430_0;
    %load/vec4 v000001c0ecd924d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001c0ecd92610_0, 0, 32;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001c0ecdae5f0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c0ece24c70_0, 0, 32;
    %pushi/vec4 19, 0, 32;
    %store/vec4 v000001c0ece24e50_0, 0, 32;
    %pushi/vec4 19, 0, 32;
    %store/vec4 v000001c0ece239b0_0, 0, 32;
    %pushi/vec4 19, 0, 32;
    %store/vec4 v000001c0ece24270_0, 0, 32;
    %pushi/vec4 19, 0, 32;
    %store/vec4 v000001c0ece249f0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_000001c0ecdae5f0;
T_3 ;
    %wait E_000001c0ecdb3290;
    %load/vec4 v000001c0ece26590_0;
    %store/vec4 v000001c0ece26810_0, 0, 32;
    %load/vec4 v000001c0ece26310_0;
    %cmpi/e 8, 0, 5;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v000001c0ece26d10_0;
    %store/vec4 v000001c0ece26810_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001c0ece26310_0;
    %cmpi/e 24, 0, 5;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v000001c0ece26770_0;
    %store/vec4 v000001c0ece26810_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001c0ece26310_0;
    %cmpi/e 27, 0, 5;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v000001c0ece25ff0_0;
    %store/vec4 v000001c0ece26810_0, 0, 32;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000001c0ece26310_0;
    %cmpi/e 13, 0, 5;
    %jmp/1 T_3.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c0ece26310_0;
    %cmpi/e 5, 0, 5;
    %flag_or 4, 8;
T_3.8;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v000001c0ece27df0_0;
    %store/vec4 v000001c0ece26810_0, 0, 32;
T_3.6 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001c0ecdae5f0;
T_4 ;
    %wait E_000001c0ecdb35d0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c0ece23520_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0ece235c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0ece26bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0ece261d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0ece27030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0ece275d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c0ece24810_0, 0, 2;
    %load/vec4 v000001c0ece26310_0;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %jmp T_4.10;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0ece27030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0ece235c0_0, 0, 1;
    %load/vec4 v000001c0ece24d10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c0ece23520_0, 0, 4;
    %jmp T_4.20;
T_4.11 ;
    %load/vec4 v000001c0ece252b0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_4.21, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_4.22, 8;
T_4.21 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_4.22, 8;
 ; End of false expr.
    %blend;
T_4.22;
    %store/vec4 v000001c0ece23520_0, 0, 4;
    %jmp T_4.20;
T_4.12 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001c0ece23520_0, 0, 4;
    %jmp T_4.20;
T_4.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001c0ece23520_0, 0, 4;
    %jmp T_4.20;
T_4.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001c0ece23520_0, 0, 4;
    %jmp T_4.20;
T_4.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c0ece23520_0, 0, 4;
    %jmp T_4.20;
T_4.16 ;
    %load/vec4 v000001c0ece252b0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_4.23, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_4.24, 8;
T_4.23 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_4.24, 8;
 ; End of false expr.
    %blend;
T_4.24;
    %store/vec4 v000001c0ece23520_0, 0, 4;
    %jmp T_4.20;
T_4.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001c0ece23520_0, 0, 4;
    %jmp T_4.20;
T_4.18 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001c0ece23520_0, 0, 4;
    %jmp T_4.20;
T_4.20 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0ece27030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0ece235c0_0, 0, 1;
    %load/vec4 v000001c0ece24d10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c0ece23520_0, 0, 4;
    %jmp T_4.34;
T_4.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c0ece23520_0, 0, 4;
    %jmp T_4.34;
T_4.26 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001c0ece23520_0, 0, 4;
    %jmp T_4.34;
T_4.27 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001c0ece23520_0, 0, 4;
    %jmp T_4.34;
T_4.28 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001c0ece23520_0, 0, 4;
    %jmp T_4.34;
T_4.29 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c0ece23520_0, 0, 4;
    %jmp T_4.34;
T_4.30 ;
    %load/vec4 v000001c0ece252b0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_4.35, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_4.36, 8;
T_4.35 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_4.36, 8;
 ; End of false expr.
    %blend;
T_4.36;
    %store/vec4 v000001c0ece23520_0, 0, 4;
    %jmp T_4.34;
T_4.31 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001c0ece23520_0, 0, 4;
    %jmp T_4.34;
T_4.32 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001c0ece23520_0, 0, 4;
    %jmp T_4.34;
T_4.34 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0ece27030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0ece235c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0ece26bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0ece275d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c0ece23520_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c0ece24810_0, 0, 2;
    %jmp T_4.10;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0ece235c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0ece261d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c0ece23520_0, 0, 4;
    %jmp T_4.10;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0ece235c0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001c0ece23520_0, 0, 4;
    %jmp T_4.10;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0ece27030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0ece235c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c0ece23520_0, 0, 4;
    %jmp T_4.10;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0ece27030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0ece235c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c0ece23520_0, 0, 4;
    %jmp T_4.10;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0ece27030_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c0ece23520_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0ece235c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0ece275d0_0, 0, 1;
    %jmp T_4.10;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0ece27030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0ece235c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c0ece23520_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0ece275d0_0, 0, 1;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001c0ecdae5f0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c0ece24c70_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_000001c0ecdae5f0;
T_6 ;
    %wait E_000001c0ecdb3d10;
    %load/vec4 v000001c0ece29180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c0ece26f90_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001c0ece24630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c0ece25350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c0ece25030_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c0ece244f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c0ece25210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c0ece23ff0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c0ece24450_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c0ece25170_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c0ece250d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c0ece24310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ece24db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ece24f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ece241d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ece243b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ece23b90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c0ece23af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ece24a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ece23cd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c0ece23c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c0ece24950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c0ece248b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ece24b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ece25530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ece23eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c0ece23f50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c0ece26db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c0ece237d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ece24770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ece246d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ece23870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ece25670_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c0ece27e90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c0ece266d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ece26130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ece272b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c0ece27d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ece24ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ece24590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ece23e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ece255d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c0ece24130_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001c0ece24e50_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001c0ece239b0_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001c0ece24270_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001c0ece249f0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001c0ece26ef0_0;
    %assign/vec4 v000001c0ece26f90_0, 0;
    %load/vec4 v000001c0ece27ad0_0;
    %assign/vec4 v000001c0ece24630_0, 0;
    %load/vec4 v000001c0ece270d0_0;
    %assign/vec4 v000001c0ece25350_0, 0;
    %load/vec4 v000001c0ece25350_0;
    %assign/vec4 v000001c0ece25030_0, 0;
    %load/vec4 v000001c0ece27530_0;
    %assign/vec4 v000001c0ece244f0_0, 0;
    %load/vec4 v000001c0ece290e0_0;
    %assign/vec4 v000001c0ece25210_0, 0;
    %load/vec4 v000001c0ece26810_0;
    %assign/vec4 v000001c0ece23ff0_0, 0;
    %load/vec4 v000001c0ece29ea0_0;
    %assign/vec4 v000001c0ece24450_0, 0;
    %load/vec4 v000001c0ece299a0_0;
    %assign/vec4 v000001c0ece25170_0, 0;
    %load/vec4 v000001c0ece27170_0;
    %assign/vec4 v000001c0ece250d0_0, 0;
    %load/vec4 v000001c0ece23520_0;
    %assign/vec4 v000001c0ece24310_0, 0;
    %load/vec4 v000001c0ece235c0_0;
    %assign/vec4 v000001c0ece24db0_0, 0;
    %load/vec4 v000001c0ece26bd0_0;
    %assign/vec4 v000001c0ece24f90_0, 0;
    %load/vec4 v000001c0ece261d0_0;
    %assign/vec4 v000001c0ece241d0_0, 0;
    %load/vec4 v000001c0ece27030_0;
    %assign/vec4 v000001c0ece243b0_0, 0;
    %load/vec4 v000001c0ece275d0_0;
    %assign/vec4 v000001c0ece23b90_0, 0;
    %load/vec4 v000001c0ece24d10_0;
    %assign/vec4 v000001c0ece23af0_0, 0;
    %load/vec4 v000001c0ece22f80_0;
    %assign/vec4 v000001c0ece23c30_0, 0;
    %load/vec4 v000001c0ece280a0_0;
    %assign/vec4 v000001c0ece24950_0, 0;
    %load/vec4 v000001c0ece250d0_0;
    %pad/u 32;
    %assign/vec4 v000001c0ece248b0_0, 0;
    %load/vec4 v000001c0ece29ae0_0;
    %assign/vec4 v000001c0ece24b30_0, 0;
    %load/vec4 v000001c0ece22620_0;
    %assign/vec4 v000001c0ece24a90_0, 0;
    %load/vec4 v000001c0ece22940_0;
    %assign/vec4 v000001c0ece23cd0_0, 0;
    %load/vec4 v000001c0ece24f90_0;
    %assign/vec4 v000001c0ece246d0_0, 0;
    %load/vec4 v000001c0ece241d0_0;
    %assign/vec4 v000001c0ece23870_0, 0;
    %load/vec4 v000001c0ece243b0_0;
    %assign/vec4 v000001c0ece25670_0, 0;
    %load/vec4 v000001c0ece23b90_0;
    %assign/vec4 v000001c0ece24770_0, 0;
    %load/vec4 v000001c0ece23af0_0;
    %assign/vec4 v000001c0ece23d70_0, 0;
    %load/vec4 v000001c0ece255d0_0;
    %assign/vec4 v000001c0ece23e10_0, 0;
    %load/vec4 v000001c0ece26630_0;
    %assign/vec4 v000001c0ece255d0_0, 0;
    %load/vec4 v000001c0ece27b70_0;
    %assign/vec4 v000001c0ece24ef0_0, 0;
    %load/vec4 v000001c0ece26090_0;
    %assign/vec4 v000001c0ece24590_0, 0;
    %load/vec4 v000001c0ece24590_0;
    %assign/vec4 v000001c0ece23eb0_0, 0;
    %load/vec4 v000001c0ece24ef0_0;
    %assign/vec4 v000001c0ece25530_0, 0;
    %load/vec4 v000001c0ece22d00_0;
    %assign/vec4 v000001c0ece237d0_0, 0;
    %load/vec4 v000001c0ece278f0_0;
    %assign/vec4 v000001c0ece26db0_0, 0;
    %load/vec4 v000001c0ece23c30_0;
    %assign/vec4 v000001c0ece27e90_0, 0;
    %load/vec4 v000001c0ece248b0_0;
    %pad/u 5;
    %assign/vec4 v000001c0ece266d0_0, 0;
    %load/vec4 v000001c0ece25670_0;
    %assign/vec4 v000001c0ece26130_0, 0;
    %load/vec4 v000001c0ece24770_0;
    %assign/vec4 v000001c0ece272b0_0, 0;
    %load/vec4 v000001c0ece25030_0;
    %assign/vec4 v000001c0ece23f50_0, 0;
    %load/vec4 v000001c0ece23f50_0;
    %assign/vec4 v000001c0ece27d50_0, 0;
    %load/vec4 v000001c0ece25530_0;
    %assign/vec4 v000001c0ece27a30_0, 0;
    %load/vec4 v000001c0ece23eb0_0;
    %assign/vec4 v000001c0ece26c70_0, 0;
    %load/vec4 v000001c0ece24810_0;
    %assign/vec4 v000001c0ece24130_0, 0;
    %load/vec4 v000001c0ece24630_0;
    %assign/vec4 v000001c0ece24e50_0, 0;
    %load/vec4 v000001c0ece24e50_0;
    %assign/vec4 v000001c0ece239b0_0, 0;
    %load/vec4 v000001c0ece239b0_0;
    %assign/vec4 v000001c0ece24270_0, 0;
    %load/vec4 v000001c0ece24270_0;
    %assign/vec4 v000001c0ece249f0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001c0ecdae5f0;
T_7 ;
    %wait E_000001c0ecdb3e50;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c0ece1eb00_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c0ece1df20_0, 0, 3;
    %load/vec4 v000001c0ece25670_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v000001c0ece248b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001c0ece248b0_0;
    %load/vec4 v000001c0ece24450_0;
    %pad/u 32;
    %cmp/e;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001c0ece1eb00_0, 0, 3;
T_7.3 ;
    %load/vec4 v000001c0ece248b0_0;
    %load/vec4 v000001c0ece25170_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_7.7, 4;
    %load/vec4 v000001c0ece24db0_0;
    %nor/r;
    %and;
T_7.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001c0ece1df20_0, 0, 3;
T_7.5 ;
T_7.0 ;
    %load/vec4 v000001c0ece26130_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.10, 9;
    %load/vec4 v000001c0ece266d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %load/vec4 v000001c0ece266d0_0;
    %load/vec4 v000001c0ece24450_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_7.13, 4;
    %load/vec4 v000001c0ece25670_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.15, 10;
    %load/vec4 v000001c0ece248b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.14, 9;
    %load/vec4 v000001c0ece248b0_0;
    %load/vec4 v000001c0ece24450_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.14;
    %nor/r;
    %and;
T_7.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001c0ece1eb00_0, 0, 3;
T_7.11 ;
    %load/vec4 v000001c0ece266d0_0;
    %load/vec4 v000001c0ece25170_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_7.19, 4;
    %load/vec4 v000001c0ece24db0_0;
    %nor/r;
    %and;
T_7.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.18, 9;
    %load/vec4 v000001c0ece25670_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.21, 10;
    %load/vec4 v000001c0ece248b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.21;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.20, 9;
    %load/vec4 v000001c0ece248b0_0;
    %load/vec4 v000001c0ece25170_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.20;
    %nor/r;
    %and;
T_7.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001c0ece1df20_0, 0, 3;
T_7.16 ;
T_7.8 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001c0ecdae5f0;
T_8 ;
    %wait E_000001c0ecdb31d0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c0ece1e4c0_0, 0, 2;
    %load/vec4 v000001c0ece25670_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.3, 10;
    %load/vec4 v000001c0ece248b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v000001c0ece248b0_0;
    %load/vec4 v000001c0ece25170_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c0ece1e4c0_0, 0, 2;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001c0ece26130_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.7, 10;
    %load/vec4 v000001c0ece266d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.6, 9;
    %load/vec4 v000001c0ece266d0_0;
    %load/vec4 v000001c0ece25170_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c0ece1e4c0_0, 0, 2;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001c0ecdae5f0;
T_9 ;
    %wait E_000001c0ecdb3d10;
    %load/vec4 v000001c0ece29180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c0ece24c70_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001c0ece24c70_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001c0ece24c70_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001c0ecdae5f0;
T_10 ;
    %wait E_000001c0ecdb4010;
    %load/vec4 v000001c0ece29180_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.3, 10;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v000001c0ece24c70_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_10.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.2, 9;
    %load/vec4 v000001c0ece24c70_0;
    %cmpi/u 9, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_10.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %vpi_call 4 574 "$display", "\012========== Cycle %0d ==========", v000001c0ece24c70_0 {0 0 0};
    %vpi_call 4 575 "$display", "PC=0x%08x  next_pc=0x%08x", v000001c0ece26f90_0, v000001c0ece26ef0_0 {0 0 0};
    %vpi_call 4 576 "$display", "\012IF/ID:" {0 0 0};
    %vpi_call 4 577 "$display", "  instruction=0x%08x  pcplus4=0x%08x", v000001c0ece24630_0, v000001c0ece25350_0 {0 0 0};
    %vpi_call 4 579 "$display", "\012ID (Decode):" {0 0 0};
    %vpi_call 4 580 "$display", "  opcode=%b rd=%d rs1=%d rs2=%d funct3=%b", v000001c0ece26310_0, v000001c0ece27170_0, v000001c0ece29ea0_0, v000001c0ece299a0_0, v000001c0ece24d10_0 {0 0 0};
    %vpi_call 4 581 "$display", "  rs1_data=0x%08x rs2_data=0x%08x (from reg file)", v000001c0ece27530_0, v000001c0ece290e0_0 {0 0 0};
    %vpi_call 4 582 "$display", "  immediate=0x%08x", v000001c0ece26810_0 {0 0 0};
    %vpi_call 4 583 "$display", "  ctrl: alu_op=%d alusrc=%b mem_read=%b mem_write=%b reg_write=%b", v000001c0ece23520_0, v000001c0ece235c0_0, v000001c0ece26bd0_0, v000001c0ece261d0_0, v000001c0ece27030_0 {0 0 0};
    %vpi_call 4 586 "$display", "\012ID/EX:" {0 0 0};
    %vpi_call 4 587 "$display", "  rs1_data=0x%08x rs2_data=0x%08x immediate=0x%08x", v000001c0ece244f0_0, v000001c0ece25210_0, v000001c0ece23ff0_0 {0 0 0};
    %vpi_call 4 589 "$display", "  rs1_addr=%d rs2_addr=%d rd_addr=%d", v000001c0ece24450_0, v000001c0ece25170_0, v000001c0ece250d0_0 {0 0 0};
    %vpi_call 4 591 "$display", "\012EX (Execute):" {0 0 0};
    %vpi_call 4 592 "$display", "  ForwardA=%b ForwardB=%b", v000001c0ece1eb00_0, v000001c0ece1df20_0 {0 0 0};
    %vpi_call 4 593 "$display", "  alu_in1=0x%08x alu_in2=0x%08x", v000001c0ece23910_0, v000001c0ece23a50_0 {0 0 0};
    %vpi_call 4 594 "$display", "  alu_result=0x%08x zero=%b", v000001c0ece22f80_0, v000001c0ece29ae0_0 {0 0 0};
    %vpi_call 4 596 "$display", "\012EX/MEM:" {0 0 0};
    %vpi_call 4 597 "$display", "  alu_result=0x%08x rs2_data=0x%08x rd_addr=%d", v000001c0ece23c30_0, v000001c0ece24950_0, v000001c0ece248b0_0 {0 0 0};
    %vpi_call 4 599 "$display", "  mem_read=%b mem_write=%b reg_write=%b mem_to_reg=%b", v000001c0ece246d0_0, v000001c0ece23870_0, v000001c0ece25670_0, v000001c0ece24770_0 {0 0 0};
    %vpi_call 4 602 "$display", "\012MEM:" {0 0 0};
    %vpi_call 4 603 "$display", "  mem_addr=0x%08x mem_wdata=0x%08x mem_wstrb=%b mem_rstrb=%b", v000001c0ece269f0_0, v000001c0ece27350_0, v000001c0ece26270_0, v000001c0ece27cb0_0 {0 0 0};
    %vpi_call 4 606 "$display", "\012MEM/WB:" {0 0 0};
    %vpi_call 4 607 "$display", "  alu_result=0x%08x mem_data=0x%08x", v000001c0ece27e90_0, v000001c0ece26db0_0 {0 0 0};
    %vpi_call 4 608 "$display", "  rd_addr=%d reg_write=%b mem_to_reg=%b", v000001c0ece266d0_0, v000001c0ece26130_0, v000001c0ece272b0_0 {0 0 0};
    %vpi_call 4 609 "$display", "  write_data_to_reg=0x%08x", v000001c0ece29a40_0 {0 0 0};
    %vpi_call 4 612 "$display", "\012Register File: x0=0x%08x x1=0x%08x x2=0x%08x", &A<v000001c0ece1e380, 0>, &A<v000001c0ece1e380, 1>, &A<v000001c0ece1e380, 2> {0 0 0};
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001c0ecdc29e0;
T_11 ;
    %vpi_call 7 15 "$readmemh", "firmware.hex", v000001c0ece29680 {0 0 0};
    %vpi_call 7 16 "$display", "programMem[3]=%d", &A<v000001c0ece29680, 3> {0 0 0};
    %end;
    .thread T_11;
    .scope S_000001c0ecdc29e0;
T_12 ;
    %wait E_000001c0ecdb4010;
    %load/vec4 v000001c0ece28f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001c0ece28460_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001c0ece28960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %ix/getv 4, v000001c0ece29400_0;
    %load/vec4a v000001c0ece29680, 4;
    %assign/vec4 v000001c0ece28460_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001c0ecdc29e0;
T_13 ;
    %wait E_000001c0ecdb4010;
    %load/vec4 v000001c0ece297c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000001c0ece29b80_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v000001c0ece29400_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c0ece29680, 0, 4;
T_13.0 ;
    %load/vec4 v000001c0ece297c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v000001c0ece29b80_0;
    %parti/s 8, 8, 5;
    %ix/getv 3, v000001c0ece29400_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001c0ece29680, 4, 5;
T_13.2 ;
    %load/vec4 v000001c0ece297c0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v000001c0ece29b80_0;
    %parti/s 8, 16, 6;
    %ix/getv 3, v000001c0ece29400_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001c0ece29680, 4, 5;
T_13.4 ;
    %load/vec4 v000001c0ece297c0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v000001c0ece29b80_0;
    %parti/s 8, 24, 6;
    %ix/getv 3, v000001c0ece29400_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001c0ece29680, 4, 5;
T_13.6 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001c0ecdb8f80;
T_14 ;
    %pushi/vec4 1000, 0, 11;
    %store/vec4 v000001c0ece28140_0, 0, 11;
    %end;
    .thread T_14;
    .scope S_000001c0ecdb8f80;
T_15 ;
    %vpi_call 2 11 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0ece286e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0ece283c0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0ece286e0_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 20 "$display", "*** Printing register content ***" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c0ece28000_0, 0, 32;
T_15.0 ;
    %load/vec4 v000001c0ece28000_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_15.1, 5;
    %ix/getv/s 4, v000001c0ece28000_0;
    %load/vec4a v000001c0ece1e380, 4;
    %vpi_call 2 24 "$display", "X[%0d] = %0d ", v000001c0ece28000_0, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001c0ece28000_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c0ece28000_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %vpi_call 2 25 "$display", "Clock cycle=%0d", v000001c0ece28320_0 {0 0 0};
    %load/vec4 v000001c0ece28140_0;
    %parti/s 9, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001c0ece29680, 4;
    %vpi_call 2 26 "$display", "Data at location %d = %d", v000001c0ece28140_0, S<0,vec4,u32> {1 0 0};
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_000001c0ecdb8f80;
T_16 ;
    %wait E_000001c0ecdb4010;
    %load/vec4 v000001c0ece286e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %vpi_call 2 34 "$display", "Time=%0t PC=0x%h Instr (IF/ID)=0x%h", $time, v000001c0ece26f90_0, v000001c0ece24630_0 {0 0 0};
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001c0ecdb8f80;
T_17 ;
    %vpi_call 2 39 "$monitor", "Time=%0d, X[0]=%0d, X[1]=%0d, X[2]=%0d, X[3]=%0d, X[4]=%0d,  X[5]=%0d, Cycle=%0d, PC=%0d", $time, &A<v000001c0ece1e380, 0>, &A<v000001c0ece1e380, 1>, &A<v000001c0ece1e380, 2>, &A<v000001c0ece1e380, 3>, &A<v000001c0ece1e380, 4>, &A<v000001c0ece1e380, 5>, v000001c0ece28320_0, v000001c0ece26f90_0 {0 0 0};
    %end;
    .thread T_17;
    .scope S_000001c0ecdb8f80;
T_18 ;
    %delay 5, 0;
    %load/vec4 v000001c0ece283c0_0;
    %inv;
    %store/vec4 v000001c0ece283c0_0, 0, 1;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./top.v";
    "./cpu.v";
    "./ALU.v";
    "./reg_file.v";
    "./progmem.v";
