-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Filter_HW_stream_compute is
port (
    input_stream_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    input_stream_empty_n : IN STD_LOGIC;
    input_stream_read : OUT STD_LOGIC;
    output_stream_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_stream_full_n : IN STD_LOGIC;
    output_stream_write : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of Filter_HW_stream_compute is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';

attribute shreg_extract : string;
    signal Filter_horizontal_HW_stream_U0_ap_start : STD_LOGIC;
    signal Filter_horizontal_HW_stream_U0_ap_done : STD_LOGIC;
    signal Filter_horizontal_HW_stream_U0_ap_continue : STD_LOGIC;
    signal Filter_horizontal_HW_stream_U0_ap_idle : STD_LOGIC;
    signal Filter_horizontal_HW_stream_U0_ap_ready : STD_LOGIC;
    signal Filter_horizontal_HW_stream_U0_start_out : STD_LOGIC;
    signal Filter_horizontal_HW_stream_U0_start_write : STD_LOGIC;
    signal Filter_horizontal_HW_stream_U0_input_stream_read : STD_LOGIC;
    signal Filter_horizontal_HW_stream_U0_temp_stream_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Filter_horizontal_HW_stream_U0_temp_stream_write : STD_LOGIC;
    signal Filter_vertical_HW_stream_U0_ap_start : STD_LOGIC;
    signal Filter_vertical_HW_stream_U0_ap_done : STD_LOGIC;
    signal Filter_vertical_HW_stream_U0_ap_continue : STD_LOGIC;
    signal Filter_vertical_HW_stream_U0_ap_idle : STD_LOGIC;
    signal Filter_vertical_HW_stream_U0_ap_ready : STD_LOGIC;
    signal Filter_vertical_HW_stream_U0_output_stream_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Filter_vertical_HW_stream_U0_output_stream_write : STD_LOGIC;
    signal Filter_vertical_HW_stream_U0_temp_stream_read : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal temp_stream_full_n : STD_LOGIC;
    signal temp_stream_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_stream_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal start_for_Filter_vertical_HW_stream_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Filter_vertical_HW_stream_U0_full_n : STD_LOGIC;
    signal start_for_Filter_vertical_HW_stream_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Filter_vertical_HW_stream_U0_empty_n : STD_LOGIC;
    signal Filter_vertical_HW_stream_U0_start_full_n : STD_LOGIC;
    signal Filter_vertical_HW_stream_U0_start_write : STD_LOGIC;

    component Filter_HW_stream_Filter_horizontal_HW_stream IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        input_stream_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        input_stream_empty_n : IN STD_LOGIC;
        input_stream_read : OUT STD_LOGIC;
        temp_stream_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        temp_stream_full_n : IN STD_LOGIC;
        temp_stream_write : OUT STD_LOGIC );
    end component;


    component Filter_HW_stream_Filter_vertical_HW_stream IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_stream_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_stream_full_n : IN STD_LOGIC;
        output_stream_write : OUT STD_LOGIC;
        temp_stream_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        temp_stream_empty_n : IN STD_LOGIC;
        temp_stream_read : OUT STD_LOGIC );
    end component;


    component Filter_HW_stream_fifo_w8_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Filter_HW_stream_start_for_Filter_vertical_HW_stream_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    Filter_horizontal_HW_stream_U0 : component Filter_HW_stream_Filter_horizontal_HW_stream
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Filter_horizontal_HW_stream_U0_ap_start,
        start_full_n => start_for_Filter_vertical_HW_stream_U0_full_n,
        ap_done => Filter_horizontal_HW_stream_U0_ap_done,
        ap_continue => Filter_horizontal_HW_stream_U0_ap_continue,
        ap_idle => Filter_horizontal_HW_stream_U0_ap_idle,
        ap_ready => Filter_horizontal_HW_stream_U0_ap_ready,
        start_out => Filter_horizontal_HW_stream_U0_start_out,
        start_write => Filter_horizontal_HW_stream_U0_start_write,
        input_stream_dout => input_stream_dout,
        input_stream_empty_n => input_stream_empty_n,
        input_stream_read => Filter_horizontal_HW_stream_U0_input_stream_read,
        temp_stream_din => Filter_horizontal_HW_stream_U0_temp_stream_din,
        temp_stream_full_n => temp_stream_full_n,
        temp_stream_write => Filter_horizontal_HW_stream_U0_temp_stream_write);

    Filter_vertical_HW_stream_U0 : component Filter_HW_stream_Filter_vertical_HW_stream
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Filter_vertical_HW_stream_U0_ap_start,
        ap_done => Filter_vertical_HW_stream_U0_ap_done,
        ap_continue => Filter_vertical_HW_stream_U0_ap_continue,
        ap_idle => Filter_vertical_HW_stream_U0_ap_idle,
        ap_ready => Filter_vertical_HW_stream_U0_ap_ready,
        output_stream_din => Filter_vertical_HW_stream_U0_output_stream_din,
        output_stream_full_n => output_stream_full_n,
        output_stream_write => Filter_vertical_HW_stream_U0_output_stream_write,
        temp_stream_dout => temp_stream_dout,
        temp_stream_empty_n => temp_stream_empty_n,
        temp_stream_read => Filter_vertical_HW_stream_U0_temp_stream_read);

    temp_stream_U : component Filter_HW_stream_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Filter_horizontal_HW_stream_U0_temp_stream_din,
        if_full_n => temp_stream_full_n,
        if_write => Filter_horizontal_HW_stream_U0_temp_stream_write,
        if_dout => temp_stream_dout,
        if_empty_n => temp_stream_empty_n,
        if_read => Filter_vertical_HW_stream_U0_temp_stream_read);

    start_for_Filter_vertical_HW_stream_U0_U : component Filter_HW_stream_start_for_Filter_vertical_HW_stream_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Filter_vertical_HW_stream_U0_din,
        if_full_n => start_for_Filter_vertical_HW_stream_U0_full_n,
        if_write => Filter_horizontal_HW_stream_U0_start_write,
        if_dout => start_for_Filter_vertical_HW_stream_U0_dout,
        if_empty_n => start_for_Filter_vertical_HW_stream_U0_empty_n,
        if_read => Filter_vertical_HW_stream_U0_ap_ready);




    Filter_horizontal_HW_stream_U0_ap_continue <= ap_const_logic_1;
    Filter_horizontal_HW_stream_U0_ap_start <= ap_start;
    Filter_vertical_HW_stream_U0_ap_continue <= ap_continue;
    Filter_vertical_HW_stream_U0_ap_start <= start_for_Filter_vertical_HW_stream_U0_empty_n;
    Filter_vertical_HW_stream_U0_start_full_n <= ap_const_logic_1;
    Filter_vertical_HW_stream_U0_start_write <= ap_const_logic_0;
    ap_done <= Filter_vertical_HW_stream_U0_ap_done;
    ap_idle <= (Filter_vertical_HW_stream_U0_ap_idle and Filter_horizontal_HW_stream_U0_ap_idle);
    ap_ready <= Filter_horizontal_HW_stream_U0_ap_ready;
    ap_sync_continue <= ap_continue;
    ap_sync_done <= Filter_vertical_HW_stream_U0_ap_done;
    ap_sync_ready <= Filter_horizontal_HW_stream_U0_ap_ready;
    input_stream_read <= Filter_horizontal_HW_stream_U0_input_stream_read;
    output_stream_din <= Filter_vertical_HW_stream_U0_output_stream_din;
    output_stream_write <= Filter_vertical_HW_stream_U0_output_stream_write;
    start_for_Filter_vertical_HW_stream_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
