{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686532545717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686532545717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 04:15:45 2023 " "Processing started: Mon Jun 12 04:15:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686532545717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532545717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hazard -c hazard " "Command: quartus_map --read_settings_files=on --write_settings_files=off hazard -c hazard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532545717 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686532546539 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686532546539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard " "Found entity 1: hazard" {  } { { "hazard.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/hazard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686532558916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532558916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpath.v 1 1 " "Found 1 design units, including 1 entities, in source file dpath.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpath " "Found entity 1: dpath" {  } { { "dpath.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/dpath.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686532558918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532558918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686532558923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532558923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_sync_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file register_sync_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_sync_rw " "Found entity 1: Register_sync_rw" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/Register_sync_rw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686532558923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532558923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file register_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_simple " "Found entity 1: Register_simple" {  } { { "Register_simple.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/Register_simple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686532558925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532558925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_file " "Found entity 1: Register_file" {  } { { "Register_file.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/Register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686532558927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532558927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_16to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_16to1 " "Found entity 1: Mux_16to1" {  } { { "Mux_16to1.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/Mux_16to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686532558928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532558928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4to1 " "Found entity 1: Mux_4to1" {  } { { "Mux_4to1.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/Mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686532558929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532558929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2to1 " "Found entity 1: Mux_2to1" {  } { { "Mux_2to1.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/Mux_2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686532558929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532558929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686532558930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532558930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_memory " "Found entity 1: Instruction_memory" {  } { { "Instruction_memory.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/Instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686532558932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532558932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.v 1 1 " "Found 1 design units, including 1 entities, in source file extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/Extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686532558933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532558933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4to16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_4to16 " "Found entity 1: Decoder_4to16" {  } { { "Decoder_4to16.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/Decoder_4to16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686532558934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532558934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_2to4 " "Found entity 1: Decoder_2to4" {  } { { "Decoder_2to4.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/Decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686532558936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532558936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "C:/Users/nekilic/Desktop/46/hazard/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686532558948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532558948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "better_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file better_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 better_extender " "Found entity 1: better_extender" {  } { { "better_extender.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/better_extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686532558949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532558949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686532558950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532558950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686532558951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532558951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazardunitv.v 1 1 " "Found 1 design units, including 1 entities, in source file hazardunitv.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardUnit " "Found entity 1: HazardUnit" {  } { { "HazardUnitv.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/HazardUnitv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686532558952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532558952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686532558953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532558953 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ALU ALU.v(24) " "Verilog HDL Parameter Declaration warning at ALU.v(24): Parameter Declaration in module \"ALU\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ALU.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/ALU.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686532558954 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shifter shifter.v(13) " "Verilog HDL Parameter Declaration warning at shifter.v(13): Parameter Declaration in module \"shifter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shifter.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/shifter.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686532558955 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hazard " "Elaborating entity \"hazard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686532558987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpath dpath:dp " "Elaborating entity \"dpath\" for hierarchy \"dpath:dp\"" {  } { { "hazard.v" "dp" { Text "C:/Users/nekilic/Desktop/46/hazard/hazard.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686532558999 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 dpath.v(137) " "Verilog HDL assignment warning at dpath.v(137): truncated value with size 64 to match size of target (32)" {  } { { "dpath.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/dpath.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686532559002 "|hazard|dpath:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 dpath.v(148) " "Verilog HDL assignment warning at dpath.v(148): truncated value with size 64 to match size of target (32)" {  } { { "dpath.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/dpath.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686532559003 "|hazard|dpath:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_sync_rw dpath:dp\|Register_sync_rw:PC_REG " "Elaborating entity \"Register_sync_rw\" for hierarchy \"dpath:dp\|Register_sync_rw:PC_REG\"" {  } { { "dpath.v" "PC_REG" { Text "C:/Users/nekilic/Desktop/46/hazard/dpath.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686532559018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1 dpath:dp\|Mux_2to1:PC_INPUT_MUX " "Elaborating entity \"Mux_2to1\" for hierarchy \"dpath:dp\|Mux_2to1:PC_INPUT_MUX\"" {  } { { "dpath.v" "PC_INPUT_MUX" { Text "C:/Users/nekilic/Desktop/46/hazard/dpath.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686532559036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder dpath:dp\|Adder:PC_ADDER " "Elaborating entity \"Adder\" for hierarchy \"dpath:dp\|Adder:PC_ADDER\"" {  } { { "dpath.v" "PC_ADDER" { Text "C:/Users/nekilic/Desktop/46/hazard/dpath.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686532559037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_memory dpath:dp\|Instruction_memory:INST_MEM " "Elaborating entity \"Instruction_memory\" for hierarchy \"dpath:dp\|Instruction_memory:INST_MEM\"" {  } { { "dpath.v" "INST_MEM" { Text "C:/Users/nekilic/Desktop/46/hazard/dpath.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686532559047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1 dpath:dp\|Mux_2to1:A1_MUX " "Elaborating entity \"Mux_2to1\" for hierarchy \"dpath:dp\|Mux_2to1:A1_MUX\"" {  } { { "dpath.v" "A1_MUX" { Text "C:/Users/nekilic/Desktop/46/hazard/dpath.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686532559069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_file dpath:dp\|Register_file:REG_FILE " "Elaborating entity \"Register_file\" for hierarchy \"dpath:dp\|Register_file:REG_FILE\"" {  } { { "dpath.v" "REG_FILE" { Text "C:/Users/nekilic/Desktop/46/hazard/dpath.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686532559079 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Reg_Out\[15\] 0 Register_file.v(27) " "Net \"Reg_Out\[15\]\" at Register_file.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "Register_file.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/Register_file.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686532559082 "|hazard|dpath:dp|Register_file:REG_FILE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_4to16 dpath:dp\|Register_file:REG_FILE\|Decoder_4to16:dec " "Elaborating entity \"Decoder_4to16\" for hierarchy \"dpath:dp\|Register_file:REG_FILE\|Decoder_4to16:dec\"" {  } { { "Register_file.v" "dec" { Text "C:/Users/nekilic/Desktop/46/hazard/Register_file.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686532559097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_16to1 dpath:dp\|Register_file:REG_FILE\|Mux_16to1:mux_0 " "Elaborating entity \"Mux_16to1\" for hierarchy \"dpath:dp\|Register_file:REG_FILE\|Mux_16to1:mux_0\"" {  } { { "Register_file.v" "mux_0" { Text "C:/Users/nekilic/Desktop/46/hazard/Register_file.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686532559103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "better_extender dpath:dp\|better_extender:EXTENDER " "Elaborating entity \"better_extender\" for hierarchy \"dpath:dp\|better_extender:EXTENDER\"" {  } { { "dpath.v" "EXTENDER" { Text "C:/Users/nekilic/Desktop/46/hazard/dpath.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686532559110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender dpath:dp\|better_extender:EXTENDER\|Extender:worse_extender " "Elaborating entity \"Extender\" for hierarchy \"dpath:dp\|better_extender:EXTENDER\|Extender:worse_extender\"" {  } { { "better_extender.v" "worse_extender" { Text "C:/Users/nekilic/Desktop/46/hazard/better_extender.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686532559129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_simple dpath:dp\|Register_simple:DECODE_REG0 " "Elaborating entity \"Register_simple\" for hierarchy \"dpath:dp\|Register_simple:DECODE_REG0\"" {  } { { "dpath.v" "DECODE_REG0" { Text "C:/Users/nekilic/Desktop/46/hazard/dpath.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686532559132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_simple dpath:dp\|Register_simple:DECODE_REG2 " "Elaborating entity \"Register_simple\" for hierarchy \"dpath:dp\|Register_simple:DECODE_REG2\"" {  } { { "dpath.v" "DECODE_REG2" { Text "C:/Users/nekilic/Desktop/46/hazard/dpath.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686532559138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4to1 dpath:dp\|Mux_4to1:FORWARD_MUX_A " "Elaborating entity \"Mux_4to1\" for hierarchy \"dpath:dp\|Mux_4to1:FORWARD_MUX_A\"" {  } { { "dpath.v" "FORWARD_MUX_A" { Text "C:/Users/nekilic/Desktop/46/hazard/dpath.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686532559142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU dpath:dp\|ALU:ALU_MODULE " "Elaborating entity \"ALU\" for hierarchy \"dpath:dp\|ALU:ALU_MODULE\"" {  } { { "dpath.v" "ALU_MODULE" { Text "C:/Users/nekilic/Desktop/46/hazard/dpath.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686532559150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory dpath:dp\|Memory:MEMORY_MODULE " "Elaborating entity \"Memory\" for hierarchy \"dpath:dp\|Memory:MEMORY_MODULE\"" {  } { { "dpath.v" "MEMORY_MODULE" { Text "C:/Users/nekilic/Desktop/46/hazard/dpath.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686532559159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:cont " "Elaborating entity \"controller\" for hierarchy \"controller:cont\"" {  } { { "hazard.v" "cont" { Text "C:/Users/nekilic/Desktop/46/hazard/hazard.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686532559166 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "noyan_condition controller.v(109) " "Verilog HDL Always Construct warning at controller.v(109): inferring latch(es) for variable \"noyan_condition\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/controller.v" 109 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686532559167 "|hazard|controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegSrcD controller.v(109) " "Verilog HDL Always Construct warning at controller.v(109): inferring latch(es) for variable \"RegSrcD\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/controller.v" 109 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686532559167 "|hazard|controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoRegD controller.v(109) " "Verilog HDL Always Construct warning at controller.v(109): inferring latch(es) for variable \"MemtoRegD\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/controller.v" 109 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686532559167 "|hazard|controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWriteD controller.v(109) " "Verilog HDL Always Construct warning at controller.v(109): inferring latch(es) for variable \"RegWriteD\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/controller.v" 109 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686532559167 "|hazard|controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWriteD controller.v(109) " "Verilog HDL Always Construct warning at controller.v(109): inferring latch(es) for variable \"MemWriteD\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/controller.v" 109 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686532559167 "|hazard|controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrcD controller.v(109) " "Verilog HDL Always Construct warning at controller.v(109): inferring latch(es) for variable \"ALUSrcD\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/controller.v" 109 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686532559167 "|hazard|controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BranchD controller.v(109) " "Verilog HDL Always Construct warning at controller.v(109): inferring latch(es) for variable \"BranchD\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/controller.v" 109 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686532559167 "|hazard|controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUControlD controller.v(109) " "Verilog HDL Always Construct warning at controller.v(109): inferring latch(es) for variable \"ALUControlD\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/controller.v" 109 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686532559167 "|hazard|controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shift_enable controller.v(109) " "Verilog HDL Always Construct warning at controller.v(109): inferring latch(es) for variable \"shift_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/controller.v" 109 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686532559167 "|hazard|controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rotate_immediate_enable controller.v(109) " "Verilog HDL Always Construct warning at controller.v(109): inferring latch(es) for variable \"rotate_immediate_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/controller.v" 109 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686532559168 "|hazard|controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ImmSrcD controller.v(109) " "Verilog HDL Always Construct warning at controller.v(109): inferring latch(es) for variable \"ImmSrcD\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/controller.v" 109 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686532559168 "|hazard|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrcD\[0\] controller.v(109) " "Inferred latch for \"ImmSrcD\[0\]\" at controller.v(109)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/controller.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532559168 "|hazard|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrcD\[1\] controller.v(109) " "Inferred latch for \"ImmSrcD\[1\]\" at controller.v(109)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/controller.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532559168 "|hazard|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rotate_immediate_enable controller.v(109) " "Inferred latch for \"rotate_immediate_enable\" at controller.v(109)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/controller.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532559168 "|hazard|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_enable controller.v(109) " "Inferred latch for \"shift_enable\" at controller.v(109)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/controller.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532559168 "|hazard|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControlD\[0\] controller.v(109) " "Inferred latch for \"ALUControlD\[0\]\" at controller.v(109)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/controller.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532559168 "|hazard|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControlD\[1\] controller.v(109) " "Inferred latch for \"ALUControlD\[1\]\" at controller.v(109)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/controller.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532559168 "|hazard|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControlD\[2\] controller.v(109) " "Inferred latch for \"ALUControlD\[2\]\" at controller.v(109)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/controller.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532559168 "|hazard|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControlD\[3\] controller.v(109) " "Inferred latch for \"ALUControlD\[3\]\" at controller.v(109)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/controller.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532559168 "|hazard|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchD controller.v(109) " "Inferred latch for \"BranchD\" at controller.v(109)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/controller.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532559168 "|hazard|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcD controller.v(109) " "Inferred latch for \"ALUSrcD\" at controller.v(109)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/controller.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532559168 "|hazard|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWriteD controller.v(109) " "Inferred latch for \"MemWriteD\" at controller.v(109)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/controller.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532559168 "|hazard|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWriteD controller.v(109) " "Inferred latch for \"RegWriteD\" at controller.v(109)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/controller.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532559168 "|hazard|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoRegD controller.v(109) " "Inferred latch for \"MemtoRegD\" at controller.v(109)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/controller.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532559168 "|hazard|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrcD\[0\] controller.v(109) " "Inferred latch for \"RegSrcD\[0\]\" at controller.v(109)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/controller.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532559168 "|hazard|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrcD\[1\] controller.v(109) " "Inferred latch for \"RegSrcD\[1\]\" at controller.v(109)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/controller.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532559168 "|hazard|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noyan_condition controller.v(109) " "Inferred latch for \"noyan_condition\" at controller.v(109)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/controller.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532559168 "|hazard|controller:cont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardUnit HazardUnit:hu " "Elaborating entity \"HazardUnit\" for hierarchy \"HazardUnit:hu\"" {  } { { "hazard.v" "hu" { Text "C:/Users/nekilic/Desktop/46/hazard/hazard.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686532559173 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Match_1E_W HazardUnitv.v(27) " "Verilog HDL or VHDL warning at HazardUnitv.v(27): object \"Match_1E_W\" assigned a value but never read" {  } { { "HazardUnitv.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/HazardUnitv.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686532559173 "|hazard|HazardUnit:hu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Match_2E_W HazardUnitv.v(27) " "Verilog HDL or VHDL warning at HazardUnitv.v(27): object \"Match_2E_W\" assigned a value but never read" {  } { { "HazardUnitv.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/HazardUnitv.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686532559173 "|hazard|HazardUnit:hu"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1686532559676 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686532559843 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686532559843 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "hazard.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/hazard.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686532559863 "|hazard|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "hazard.v" "" { Text "C:/Users/nekilic/Desktop/46/hazard/hazard.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686532559863 "|hazard|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1686532559863 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686532559863 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686532559863 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686532559863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686532559877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 04:15:59 2023 " "Processing ended: Mon Jun 12 04:15:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686532559877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686532559877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686532559877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532559877 ""}
