{'clk_cnt': {'CDeps': [[[], [], ['rst']],
                       [[], [], ['rst'], ['clk_cnt', 'preset_cnt']],
                       [[], [], ['rst'], ['clk_cnt', 'preset_cnt']]],
             'CLines': [[None, None, '446:C'],
                        [None, None, '446:C', '448:C'],
                        [None, None, '446:C', '448:C']],
             'Clocked': True,
             'DDeps': [[], [], ['clk_cnt']],
             'DLines': ['447:D', '449:D', '451:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2977a85150>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2977a85510>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2977a857d0>]},
 'clk_en': {'CDeps': [[[], [], ['rst']],
                      [[], [], ['rst'], ['clk_cnt', 'preset_cnt']],
                      [[], [], ['rst'], ['clk_cnt', 'preset_cnt']]],
            'CLines': [[None, None, '457:C'],
                       [None, None, '457:C', '459:C'],
                       [None, None, '457:C', '459:C']],
            'Clocked': True,
            'DDeps': [[], [], []],
            'DLines': ['458:D', '462:D', '460:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2977a85a50>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2977a7e0d0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2977a85e90>]},
 'clk_en_q': {'CDeps': [[[], [], ['rst']], [[], [], ['rst']]],
              'CLines': [[None, None, '469:C'], [None, None, '469:C']],
              'Clocked': True,
              'DDeps': [['clk_en'], []],
              'DLines': ['472:D', '470:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2977a7e590>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2977a7e3d0>]},
 'delay': {'CDeps': [[[], [], ['rst']],
                     [[],
                      [],
                      ['rst'],
                      ['resync',
                       'seg1',
                       'transmitting',
                       'transmitting',
                       'tx_next_sp',
                       'tx',
                       'rx']],
                     [[],
                      [],
                      ['rst'],
                      ['resync',
                       'seg1',
                       'transmitting',
                       'transmitting',
                       'tx_next_sp',
                       'tx',
                       'rx'],
                      ['go_sync', 'go_seg1']]],
           'CLines': [[None, None, '559:C'],
                      [None, None, '559:C', '561:C'],
                      [None, None, '559:C', '561:C', '563:C']],
           'Clocked': True,
           'DDeps': [[],
                     ['quant_cnt',
                      'sync_jump_width',
                      'sync_jump_width',
                      'quant_cnt'],
                     []],
           'DLines': ['560:D', '562:D', '564:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2977642e10>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f29776478d0>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2977647c50>]},
 'go_seg1': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['clk_en_q',
                        'sync',
                        'hard_sync',
                        'resync',
                        'seg2',
                        'sync_window',
                        'resync_latched',
                        'sync_window']],
             'DLines': ['479:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f2977a7ef10>]},
 'go_seg2': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['clk_en_q',
                        'seg1',
                        'hard_sync',
                        'quant_cnt',
                        'time_segment1',
                        'delay']],
             'DLines': ['480:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f297764a410>]},
 'go_sync': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['clk_en_q',
                        'seg2',
                        'quant_cnt',
                        'time_segment2',
                        'hard_sync',
                        'resync']],
             'DLines': ['478:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f2977a7ead0>]},
 'hard_sync': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['rx_idle',
                          'rx_inter',
                          'rx',
                          'sampled_bit',
                          'hard_sync_blocked']],
               'DLines': ['438:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f29776a2910>]},
 'hard_sync_blocked': {'CDeps': [[[], [], ['rst']],
                                 [[],
                                  [],
                                  ['rst'],
                                  ['hard_sync',
                                   'clk_en_q',
                                   'transmitting',
                                   'transmitter',
                                   'go_tx',
                                   'tx_point',
                                   'tx_next']],
                                 [[],
                                  [],
                                  ['rst'],
                                  ['hard_sync',
                                   'clk_en_q',
                                   'transmitting',
                                   'transmitter',
                                   'go_tx',
                                   'tx_point',
                                   'tx_next'],
                                  ['go_rx_inter',
                                   'rx_idle',
                                   'rx_inter',
                                   'sample_point',
                                   'sampled_bit']]],
                       'CLines': [[None, None, '648:C'],
                                  [None, None, '648:C', '650:C'],
                                  [None, None, '648:C', '650:C', '652:C']],
                       'Clocked': True,
                       'DDeps': [[], [], []],
                       'DLines': ['649:D', '651:D', '653:D'],
                       'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2977950350>,
                                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2977950a10>,
                                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2977950f90>]},
 'preset_cnt': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['baud_r_presc']],
                'DLines': ['437:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f29776a2450>]},
 'quant_cnt': {'CDeps': [[[], [], ['rst']],
                         [[],
                          [],
                          ['rst'],
                          ['go_sync', 'go_seg1', 'go_seg2'],
                          ['clk_en_q']],
                         [[],
                          [],
                          ['rst'],
                          ['go_sync', 'go_seg1', 'go_seg2']]],
               'CLines': [[None, None, '547:C'],
                          [None, None, '547:C', '549:C', '551:C'],
                          [None, None, '547:C', '549:C']],
               'Clocked': True,
               'DDeps': [[], ['quant_cnt'], []],
               'DLines': ['548:D', '552:D', '550:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2977642450>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2977642bd0>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2977642810>]},
 'resync': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['rx_idle',
                       'rx_inter',
                       'rx',
                       'sampled_bit',
                       'sync_blocked']],
            'DLines': ['439:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f29776a2d90>]},
 'resync_latched': {'CDeps': [[[], [], ['rst']],
                              [[],
                               [],
                               ['rst'],
                               ['resync', 'seg2', 'sync_window'],
                               ['go_seg1']],
                              [[],
                               [],
                               ['rst'],
                               ['resync', 'seg2', 'sync_window']]],
                    'CLines': [[None, None, '500:C'],
                               [None, None, '500:C', '502:C', '504:C'],
                               [None, None, '500:C', '502:C']],
                    'Clocked': True,
                    'DDeps': [[], [], []],
                    'DLines': ['501:D', '505:D', '503:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f297763f350>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f297763fa90>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f297763f790>]},
 'sample': {'CDeps': [[[], [], ['rst'], ['clk_en_q']], [[], [], ['rst']]],
            'CLines': [[None, None, '575:C', '577:C'], [None, None, '575:C']],
            'Clocked': True,
            'DDeps': [['sample', 'rx'], []],
            'DLines': ['578:D', '576:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f297766b690>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f297766b310>]},
 'sample_point': {'CDeps': [[[],
                             [],
                             ['rst'],
                             ['go_error_frame'],
                             ['clk_en_q', 'hard_sync']],
                            [[],
                             [],
                             ['rst'],
                             ['go_error_frame'],
                             ['clk_en_q', 'hard_sync'],
                             [],
                             ['seg1',
                              'quant_cnt',
                              'time_segment1',
                              'delay']],
                            [[],
                             [],
                             ['rst'],
                             ['go_error_frame'],
                             ['clk_en_q', 'hard_sync'],
                             [],
                             ['seg1',
                              'quant_cnt',
                              'time_segment1',
                              'delay']],
                            [[], [], ['rst'], ['go_error_frame']],
                            [[], [], ['rst']]],
                  'CLines': [[None, None, '585:C', '591:C', '596:C'],
                             [None,
                              None,
                              '585:C',
                              '591:C',
                              '596:C',
                              None,
                              '598:C'],
                             [None,
                              None,
                              '585:C',
                              '591:C',
                              '596:C',
                              None,
                              '598:C'],
                             [None, None, '585:C', '591:C'],
                             [None, None, '585:C']],
                  'Clocked': True,
                  'DDeps': [[], [], [], [], []],
                  'DLines': ['609:D', '600:D', '600:D', '594:D', '589:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f297766a690>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f29776679d0>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f29776679d0>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2977667290>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f297766bcd0>]},
 'sampled_bit': {'CDeps': [[[],
                            [],
                            ['rst'],
                            ['go_error_frame'],
                            ['clk_en_q', 'hard_sync'],
                            [],
                            ['seg1', 'quant_cnt', 'time_segment1', 'delay'],
                            [],
                            ['triple_sampling']],
                           [[],
                            [],
                            ['rst'],
                            ['go_error_frame'],
                            ['clk_en_q', 'hard_sync'],
                            [],
                            ['seg1', 'quant_cnt', 'time_segment1', 'delay'],
                            [],
                            ['triple_sampling']],
                           [[], [], ['rst']]],
                 'CLines': [[None,
                             None,
                             '585:C',
                             '591:C',
                             '596:C',
                             None,
                             '598:C',
                             None,
                             '602:C'],
                            [None,
                             None,
                             '585:C',
                             '591:C',
                             '596:C',
                             None,
                             '598:C',
                             None,
                             '602:C'],
                            [None, None, '585:C']],
                 'Clocked': True,
                 'DDeps': [['rx'],
                           ['sample',
                            'sample',
                            'sample',
                            'rx',
                            'sample',
                            'rx'],
                           []],
                 'DLines': ['605:D', '603:D', '587:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f297766a590>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f297766a3d0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f297766b9d0>]},
 'sampled_bit_q': {'CDeps': [[[],
                              [],
                              ['rst'],
                              ['go_error_frame'],
                              ['clk_en_q', 'hard_sync'],
                              [],
                              ['seg1',
                               'quant_cnt',
                               'time_segment1',
                               'delay']],
                             [[],
                              [],
                              ['rst'],
                              ['go_error_frame'],
                              ['clk_en_q', 'hard_sync'],
                              [],
                              ['seg1',
                               'quant_cnt',
                               'time_segment1',
                               'delay']],
                             [[], [], ['rst'], ['go_error_frame']],
                             [[], [], ['rst']]],
                   'CLines': [[None,
                               None,
                               '585:C',
                               '591:C',
                               '596:C',
                               None,
                               '598:C'],
                              [None,
                               None,
                               '585:C',
                               '591:C',
                               '596:C',
                               None,
                               '598:C'],
                              [None, None, '585:C', '591:C'],
                              [None, None, '585:C']],
                   'Clocked': True,
                   'DDeps': [['sampled_bit'],
                             ['sampled_bit'],
                             ['sampled_bit'],
                             []],
                   'DLines': ['601:D', '601:D', '593:D', '588:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2977667bd0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2977667bd0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2977667090>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f297766bb50>]},
 'seg1': {'CDeps': [[[], [], ['rst']],
                    [[], [], ['rst'], ['go_seg1']],
                    [[], [], ['rst'], ['go_seg1'], ['go_seg2']]],
          'CLines': [[None, None, '523:C'],
                     [None, None, '523:C', '525:C'],
                     [None, None, '523:C', '525:C', '527:C']],
          'Clocked': True,
          'DDeps': [[], [], []],
          'DLines': ['524:D', '526:D', '528:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f297764b310>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f297764b5d0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f297764b8d0>]},
 'seg2': {'CDeps': [[[], [], ['rst'], ['go_seg2']],
                    [[], [], ['rst'], ['go_seg2'], ['go_sync', 'go_seg1']],
                    [[], [], ['rst']]],
          'CLines': [[None, None, '535:C', '537:C'],
                     [None, None, '535:C', '537:C', '539:C'],
                     [None, None, '535:C']],
          'Clocked': True,
          'DDeps': [[], [], []],
          'DLines': ['538:D', '540:D', '536:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f297764be10>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f29776421d0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f297764bb50>]},
 'sync': {'CDeps': [[[], [], ['rst'], ['clk_en_q']], [[], [], ['rst']]],
          'CLines': [[None, None, '513:C', '515:C'], [None, None, '513:C']],
          'Clocked': True,
          'DDeps': [['go_sync'], []],
          'DLines': ['516:D', '514:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f297763ff90>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f297763fcd0>]},
 'sync_blocked': {'CDeps': [[[], [], ['rst'], ['clk_en_q'], [], ['resync']],
                            [[],
                             [],
                             ['rst'],
                             ['clk_en_q'],
                             [],
                             ['resync'],
                             ['go_seg2']],
                            [[], [], ['rst']]],
                  'CLines': [[None, None, '633:C', '635:C', None, '637:C'],
                             [None,
                              None,
                              '633:C',
                              '635:C',
                              None,
                              '637:C',
                              '639:C'],
                             [None, None, '633:C']],
                  'Clocked': True,
                  'DDeps': [[], [], []],
                  'DLines': ['638:D', '640:D', '634:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f297794fd10>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2977950090>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f297794f890>]},
 'sync_window': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['time_segment2', 'quant_cnt', 'sync_jump_width']],
                 'DLines': ['569:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f2977647f90>]},
 'tx_next_sp': {'CDeps': [[[], [], ['rst']],
                          [[],
                           [],
                           ['rst'],
                           ['go_overload_frame',
                            'go_error_frame',
                            'node_error_passive',
                            'go_tx',
                            'send_ack']],
                          [[],
                           [],
                           ['rst'],
                           ['go_overload_frame',
                            'go_error_frame',
                            'node_error_passive',
                            'go_tx',
                            'send_ack'],
                           ['go_error_frame', 'node_error_passive'],
                           ['sample_point']],
                          [[],
                           [],
                           ['rst'],
                           ['go_overload_frame',
                            'go_error_frame',
                            'node_error_passive',
                            'go_tx',
                            'send_ack'],
                           ['go_error_frame', 'node_error_passive']]],
                'CLines': [[None, None, '617:C'],
                           [None, None, '617:C', '619:C'],
                           [None, None, '617:C', '619:C', '621:C', '623:C'],
                           [None, None, '617:C', '619:C', '621:C']],
                'Clocked': True,
                'DDeps': [[], [], ['tx_next'], []],
                'DLines': ['618:D', '620:D', '624:D', '622:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f297766a910>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f297766aed0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f297794f650>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f297794f310>]},
 'tx_point': {'CDeps': [[[], [], ['rst']], [[], [], ['rst']]],
              'CLines': [[None, None, '486:C'], [None, None, '486:C']],
              'Clocked': True,
              'DDeps': [[],
                        ['tx_point',
                         'seg2',
                         'clk_en',
                         'quant_cnt',
                         'time_segment2',
                         'clk_en',
                         'clk_en_q',
                         'resync',
                         'hard_sync']],
              'DLines': ['487:D', '489:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f297764a810>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f297764ae50>]}}
