  • Index
  • December 2023

VGETEXPPH — Convert Exponents of Packed FP16 Values to FP16 Values

     Instruction En Bit Mode Flag Support Instruction En Bit Mode Flag Support 64/32 CPUID Feature Instruction En Bit Mode Flag CPUID Feature
 Instruction En Bit Mode Flag Op/ 64/32 CPUID Feature Instruction En Bit Mode Flag 64/32 CPUID Feature Instruction En Bit Mode Flag CPUID Feature    Support                                                  Description
                                               Instruction En Bit Mode Flag Op/ 64/32 CPUID Feature
                                                                                                                                                             AVX512-FP16 Convert the exponent of FP16 values in the source operand to FP16 results
EVEX.128.66.MAP6.W0 42 /r VGETEXPPH xmm1{k1}{z}, xmm2/m128/m16bcst                                                                                 A V/V     AVX512VL    representing unbiased integer exponents and stores the results in the destination
                                                                                                                                                                         register subject to writemask k1.
                                                                                                                                                             AVX512-FP16 Convert the exponent of FP16 values in the source operand to FP16 results
EVEX.256.66.MAP6.W0 42 /r VGETEXPPH ymm1{k1}{z}, ymm2/m256/m16bcst                                                                                 A V/V     AVX512VL    representing unbiased integer exponents and stores the results in the destination
                                                                                                                                                                         register subject to writemask k1.
                                                                                                                                                                         Convert the exponent of FP16 values in the source operand to FP16 results
EVEX.512.66.MAP6.W0 42 /r VGETEXPPH zmm1{k1}{z}, zmm2/m512/m16bcst {sae}                                                                           A V/V     AVX512-FP16 representing unbiased integer exponents and stores the results in the destination
                                                                                                                                                                         register subject to writemask k1.

Instruction Operand Encoding ¶

Op/En Tuple   Operand 1      Operand 2    Operand 3 Operand 4
A     Full  ModRM:reg (w)  ModRM:r/m (r)  N/A       N/A

Description ¶

This instruction extracts the biased exponents from the normalized FP16 representation of each word element of the source operand (the second operand) as unbiased signed integer value, or convert the denormal representation of input data to unbiased
negative integer values. Each integer value of the unbiased exponent is converted to an FP16 value and written to the corresponding word elements of the destination operand (the first operand) as FP16 numbers.

The destination elements are updated according to the writemask.

Each GETEXP operation converts the exponent value into a floating-point number (permitting input value in denormal representation). Special cases of input values are listed in Table 5-6.

The formula is:

GETEXP(x) = floor(log[2](|x|))

Notation floor(x) stands for maximal integer not exceeding real number x.

Software usage of VGETEXPxx and VGETMANTxx instructions generally involve a combination of GETEXP operation and GETMANT operation (see VGETMANTPH). Thus, the VGETEXPPH instruction does not require software to handle SIMD floating-point exceptions.

 Input Operand           Result                                  Comments
src1 = NaN       QNaN(src1)
0 < |src1| < INF floor(log[2](|src1|))  If (SRC = SNaN), then #IE. If (SRC = denormal), then #DE.
| src1| = +INF   +INF
| src1| = 0      -INF


Table 5-16. VGETEXPPH/VGETEXPSH Special Cases

