<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2017.03.26.13:31:29"
 outputDirectory="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone II"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP2C35F672C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="character_lcd_0_external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="character_lcd_0_external_interface_DATA"
       direction="bidir"
       role="DATA"
       width="8" />
   <port
       name="character_lcd_0_external_interface_ON"
       direction="output"
       role="ON"
       width="1" />
   <port
       name="character_lcd_0_external_interface_BLON"
       direction="output"
       role="BLON"
       width="1" />
   <port
       name="character_lcd_0_external_interface_EN"
       direction="output"
       role="EN"
       width="1" />
   <port
       name="character_lcd_0_external_interface_RS"
       direction="output"
       role="RS"
       width="1" />
   <port
       name="character_lcd_0_external_interface_RW"
       direction="output"
       role="RW"
       width="1" />
  </interface>
  <interface name="sram_0_external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="sram_0_external_interface_DQ"
       direction="bidir"
       role="DQ"
       width="16" />
   <port
       name="sram_0_external_interface_ADDR"
       direction="output"
       role="ADDR"
       width="18" />
   <port
       name="sram_0_external_interface_LB_N"
       direction="output"
       role="LB_N"
       width="1" />
   <port
       name="sram_0_external_interface_UB_N"
       direction="output"
       role="UB_N"
       width="1" />
   <port
       name="sram_0_external_interface_CE_N"
       direction="output"
       role="CE_N"
       width="1" />
   <port
       name="sram_0_external_interface_OE_N"
       direction="output"
       role="OE_N"
       width="1" />
   <port
       name="sram_0_external_interface_WE_N"
       direction="output"
       role="WE_N"
       width="1" />
  </interface>
  <interface name="dm9000a_if_0_s1_export" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="dm9000a_if_0_s1_export_DATA"
       direction="bidir"
       role="DATA"
       width="16" />
   <port
       name="dm9000a_if_0_s1_export_CMD"
       direction="output"
       role="CMD"
       width="1" />
   <port
       name="dm9000a_if_0_s1_export_RD_N"
       direction="output"
       role="RD_N"
       width="1" />
   <port
       name="dm9000a_if_0_s1_export_WR_N"
       direction="output"
       role="WR_N"
       width="1" />
   <port
       name="dm9000a_if_0_s1_export_CS_N"
       direction="output"
       role="CS_N"
       width="1" />
   <port
       name="dm9000a_if_0_s1_export_RST_N"
       direction="output"
       role="RST_N"
       width="1" />
   <port
       name="dm9000a_if_0_s1_export_INT"
       direction="input"
       role="INT"
       width="1" />
   <port
       name="dm9000a_if_0_s1_export_CLK"
       direction="output"
       role="CLK"
       width="1" />
  </interface>
  <interface
     name="video_vga_controller_0_external_interface"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="video_vga_controller_0_external_interface_CLK"
       direction="output"
       role="CLK"
       width="1" />
   <port
       name="video_vga_controller_0_external_interface_HS"
       direction="output"
       role="HS"
       width="1" />
   <port
       name="video_vga_controller_0_external_interface_VS"
       direction="output"
       role="VS"
       width="1" />
   <port
       name="video_vga_controller_0_external_interface_BLANK"
       direction="output"
       role="BLANK"
       width="1" />
   <port
       name="video_vga_controller_0_external_interface_SYNC"
       direction="output"
       role="SYNC"
       width="1" />
   <port
       name="video_vga_controller_0_external_interface_R"
       direction="output"
       role="R"
       width="10" />
   <port
       name="video_vga_controller_0_external_interface_G"
       direction="output"
       role="G"
       width="10" />
   <port
       name="video_vga_controller_0_external_interface_B"
       direction="output"
       role="B"
       width="10" />
  </interface>
  <interface
     name="altera_up_sd_card_avalon_interface_0_conduit_end"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="altera_up_sd_card_avalon_interface_0_conduit_end_b_SD_cmd"
       direction="bidir"
       role="b_SD_cmd"
       width="1" />
   <port
       name="altera_up_sd_card_avalon_interface_0_conduit_end_b_SD_dat"
       direction="bidir"
       role="b_SD_dat"
       width="1" />
   <port
       name="altera_up_sd_card_avalon_interface_0_conduit_end_b_SD_dat3"
       direction="bidir"
       role="b_SD_dat3"
       width="1" />
   <port
       name="altera_up_sd_card_avalon_interface_0_conduit_end_o_SD_clock"
       direction="output"
       role="o_SD_clock"
       width="1" />
  </interface>
  <interface name="sdram_0_wire" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sdram_0_wire_addr" direction="output" role="addr" width="12" />
   <port name="sdram_0_wire_ba" direction="output" role="ba" width="2" />
   <port name="sdram_0_wire_cas_n" direction="output" role="cas_n" width="1" />
   <port name="sdram_0_wire_cke" direction="output" role="cke" width="1" />
   <port name="sdram_0_wire_cs_n" direction="output" role="cs_n" width="1" />
   <port name="sdram_0_wire_dq" direction="bidir" role="dq" width="16" />
   <port name="sdram_0_wire_dqm" direction="output" role="dqm" width="2" />
   <port name="sdram_0_wire_ras_n" direction="output" role="ras_n" width="1" />
   <port name="sdram_0_wire_we_n" direction="output" role="we_n" width="1" />
  </interface>
  <interface name="tristate_conduit_bridge_0_out" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="tristate_conduit_bridge_0_out_generic_tristate_controller_0_tcm_read_n_out"
       direction="output"
       role="generic_tristate_controller_0_tcm_read_n_out"
       width="1" />
   <port
       name="tristate_conduit_bridge_0_out_generic_tristate_controller_0_tcm_data_out"
       direction="bidir"
       role="generic_tristate_controller_0_tcm_data_out"
       width="8" />
   <port
       name="tristate_conduit_bridge_0_out_generic_tristate_controller_0_tcm_chipselect_n_out"
       direction="output"
       role="generic_tristate_controller_0_tcm_chipselect_n_out"
       width="1" />
   <port
       name="tristate_conduit_bridge_0_out_generic_tristate_controller_0_tcm_write_n_out"
       direction="output"
       role="generic_tristate_controller_0_tcm_write_n_out"
       width="1" />
   <port
       name="tristate_conduit_bridge_0_out_generic_tristate_controller_0_tcm_address_out"
       direction="output"
       role="generic_tristate_controller_0_tcm_address_out"
       width="22" />
  </interface>
  <interface name="up_clocks_0_sdram_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="50000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="up_clocks_0_sdram_clk_clk"
       direction="output"
       role="clk"
       width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="niosII_system:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP2C35F672C6,AUTO_DEVICE_FAMILY=Cyclone II,AUTO_GENERATION_ID=1490556655,AUTO_UNIQUE_ID=(clock_source:12.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_nios2_qsys:12.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=25724960,breakOffset=32,breakSlave=nios2_0.jtag_debug_module,clockFrequency=50000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=25,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram_0.s1&apos; start=&apos;0x800000&apos; end=&apos;0x1000000&apos; /&gt;&lt;slave name=&apos;generic_tristate_controller_0.uas&apos; start=&apos;0x1400000&apos; end=&apos;0x1800000&apos; /&gt;&lt;slave name=&apos;sram_0.avalon_sram_slave&apos; start=&apos;0x1800000&apos; end=&apos;0x1880000&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x1884000&apos; end=&apos;0x1888000&apos; /&gt;&lt;slave name=&apos;nios2_0.jtag_debug_module&apos; start=&apos;0x1888800&apos; end=&apos;0x1889000&apos; /&gt;&lt;slave name=&apos;Altera_UP_SD_Card_Avalon_Interface_0.avalon_sdcard_slave&apos; start=&apos;0x1889000&apos; end=&apos;0x1889400&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x1889400&apos; end=&apos;0x1889420&apos; /&gt;&lt;slave name=&apos;video_pixel_buffer_dma_0.avalon_control_slave&apos; start=&apos;0x1889420&apos; end=&apos;0x1889430&apos; /&gt;&lt;slave name=&apos;DM9000A_IF_0.s1&apos; start=&apos;0x1889430&apos; end=&apos;0x1889438&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x1889438&apos; end=&apos;0x1889440&apos; /&gt;&lt;slave name=&apos;sysid_qsys_0.control_slave&apos; start=&apos;0x1889440&apos; end=&apos;0x1889448&apos; /&gt;&lt;slave name=&apos;character_lcd_0.avalon_lcd_slave&apos; start=&apos;0x1889448&apos; end=&apos;0x188944A&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=true,dcache_lineSize=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=8192,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone II,deviceFeaturesSystemInfo=NOT_LISTED 0 INSTALLED 1 IS_DEFAULT_FAMILY 0 ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 1 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 0 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 1 HAS_JITTER_SUPPORT 0 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 1 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 0 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 0 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 0 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 1 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 IS_CONFIG_ROM 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 1 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 1 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 1 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 1 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 0 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 0 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0,exceptionAbsoluteAddr=25706528,exceptionOffset=32,exceptionSlave=onchip_memory2_0.s1,icache_burstType=Sequential,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=8192,impl=Fast,instAddrWidth=25,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram_0.s1&apos; start=&apos;0x800000&apos; end=&apos;0x1000000&apos; /&gt;&lt;slave name=&apos;generic_tristate_controller_0.uas&apos; start=&apos;0x1400000&apos; end=&apos;0x1800000&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x1884000&apos; end=&apos;0x1888000&apos; /&gt;&lt;slave name=&apos;nios2_0.jtag_debug_module&apos; start=&apos;0x1888800&apos; end=&apos;0x1889000&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=7,is_hardcopy_compatible=false,manuallyAssignCpuID=true,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=EmbeddedMulFast,regfile_ramBlockType=Automatic,resetAbsoluteAddr=20971520,resetOffset=0,resetSlave=generic_tristate_controller_0.uas,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_clearXBitsLDNonBypass=true,setting_debugSimGen=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_oci_export_jtag_signals=false,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(altera_avalon_onchip_memory2:12.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=niosII_system_onchip_memory2_0,blockType=AUTO,dataWidth=32,deviceFamily=Cyclone II,dualPort=false,initMemContent=true,initializationFileName=onchip_memory2_0,instanceID=NONE,memorySize=16384,readDuringWriteMode=DONT_CARE,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_avalon_sysid_qsys:12.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,id=0,timestamp=1490556655)(altera_avalon_timer:12.1:alwaysRun=false,counterSize=32,fixedPeriod=false,period=1,periodUnits=MSEC,resetOutput=false,snapshot=true,systemFrequency=50000000,timeoutPulseOutput=false,timerPreset=CUSTOM)(altera_avalon_jtag_uart:12.1:allowMultipleConnections=false,avalonSpec=2.0,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=INTERACTIVE_INPUT_OUTPUT,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_up_avalon_character_lcd:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,cursor=Normal)(altera_up_avalon_sram:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,board=DE2,pixel_buffer=true)(DM9000A_IF:1.0:AUTO_S1_CLOCK_CLOCK_RATE=50000000)(altera_up_clocks:12.0:AUTO_CLK_IN_PRIMARY_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,audio_clk=false,audio_clk_freq=12.288,board=DE2,sdram_clk=true,sys_clk_freq=50,vga_clk=true)(altera_up_avalon_video_pixel_buffer_dma:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,addr_mode=X-Y,back_start_address=25165824,color_space=8-bit RGB,image_height=480,image_width=640,start_address=25165824)(altera_up_avalon_video_rgb_resampler:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,alpha=1023,input_bits=8,input_planes=1,input_type=8-bit RGB,output_bits=10,output_planes=3,output_type=30-bit RGB)(altera_up_avalon_video_vga_controller:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone II,board=DE2,device=VGA Connector,underflow_flag=false)(Altera_UP_SD_Card_Avalon_Interface:1.0:AUTO_CLOCK_SINK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II)(altera_up_avalon_video_dual_clock_buffer:12.0:AUTO_CLOCK_STREAM_IN_CLOCK_RATE=50000000,AUTO_CLOCK_STREAM_OUT_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone II,color_bits=10,color_planes=3)(altera_avalon_new_sdram_controller:12.1:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,casLatency=3,clockRate=50000000,columnWidth=8,dataWidth=16,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=,model=custom,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=12,size=8388608)(altera_generic_tristate_controller:12.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=0,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=0,ACTIVE_LOW_READ=1,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_DOMAIN=5,AUTO_CLK_RESET_DOMAIN=5,AUTO_DEVICE=EP2C35F672C6,AUTO_DEVICE_FAMILY=Cyclone II,AUTO_TRISTATECONDUIT_MASTERS=,CHIPSELECT_THROUGH_READLATENCY=1,CLOCK_RATE=50000000,INTERFACE_ASSIGNMENT_KEYS=embeddedsw.configuration.isFlash,embeddedsw.configuration.isMemoryDevice,embeddedsw.configuration.isNonVolatileStorage,INTERFACE_ASSIGNMENT_VALUES=1,1,1,IS_MEMORY_DEVICE=1,MODULE_ASSIGNMENT_KEYS=embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.configuration.isFlash,embeddedsw.configuration.isMemoryDevice,embeddedsw.configuration.isNonVolatileStorage,MODULE_ASSIGNMENT_VALUES=altera_avalon_lan91c111\,altera_avalon_cfi_flash,1,1,1,TCM_ADDRESS_W=22,TCM_BYTEENABLE_W=1,TCM_DATA_HOLD=40,TCM_DATA_W=8,TCM_MAX_PENDING_READ_TRANSACTIONS=3,TCM_READLATENCY=2,TCM_READ_WAIT=160,TCM_SETUP_WAIT=40,TCM_SYMBOLS_PER_WORD=1,TCM_TIMING_UNITS=0,TCM_TURNAROUND_TIME=2,TCM_WRITE_WAIT=160,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1(altera_clock_bridge:12.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:12.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert)(altera_tristate_controller_translator:12.1:AUTO_DEVICE_FAMILY=Cyclone II,CLOCK_RATE=50000000,IS_MEMORY_DEVICE=1,MAX_PENDING_READ_TRANSACTIONS=3,READLATENCY=2,READLATENCY_CYCLES=2,TIMING_UNITS=0,TURNAROUND_TIME=2,TURNAROUND_TIME_CYCLES=1,UAV_ADDRESS_W=22,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_DATA_W=8,ZERO_READ_DELAY=0,ZERO_WRITE_DELAY=0)(altera_merlin_slave_translator:12.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=22,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=40,AV_DATA_HOLD_CYCLES=2,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=3,AV_READLATENCY=2,AV_READ_WAIT=160,AV_READ_WAIT_CYCLES=8,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=40,AV_SETUP_WAIT_CYCLES=2,AV_SYMBOLS_PER_WORD=1,AV_TIMING_UNITS=0,AV_WRITE_WAIT=160,AV_WRITE_WAIT_CYCLES=8,CHIPSELECT_THROUGH_READLATENCY=1,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=22,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=8,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1)(altera_tristate_controller_aggregator:12.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=0,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=0,ACTIVE_LOW_READ=1,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,AV_ADDRESS_W=22,AV_BYTEENABLE_W=1,AV_DATA_W=8,AV_HOLD_TIME=40,AV_READ_LATENCY=2,AV_READ_WAIT=160,AV_SETUP_WAIT=40,AV_TIMING_UNITS=0,AV_WRITE_WAIT=160,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1)(clock:12.1:)(clock:12.1:)(reset:12.1:)(clock:12.1:)(reset:12.1:)(clock:12.1:)(reset:12.1:)(conduit:12.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon:12.1:arbitrationPriority=1,baseAddress=0x0000)(avalon:12.1:arbitrationPriority=1,baseAddress=0x0000))(altera_tristate_conduit_bridge:12.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;tristate_conduit_pin_sharer_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_address_out&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_write_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_chipselect_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_data_out&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;generic_tristate_controller_0_tcm_data_out&quot; output_enable_name=&quot;generic_tristate_controller_0_tcm_data_outen&quot; input_name=&quot;generic_tristate_controller_0_tcm_data_in&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_read_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;)(altera_tristate_conduit_pin_sharer:12.1:AUTO_CLK_CLOCK_DOMAIN=5,AUTO_CLK_CLOCK_RATE=50000000,AUTO_CLK_RESET_DOMAIN=5,AUTO_DEVICE=EP2C35F672C6,AUTO_DEVICE_FAMILY=Cyclone II,AUTO_TRISTATECONDUIT_MASTERS=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;generic_tristate_controller_0.tcm&quot;&gt;&lt;port role=&quot;write_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;read_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;chipselect_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;request&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;grant&quot; direction=&quot;input&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;address_out&quot; direction=&quot;output&quot; width=&quot;22&quot; /&gt;&lt;port role=&quot;data_out&quot; direction=&quot;output&quot; width=&quot;8&quot; /&gt;&lt;port role=&quot;data_outen&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;data_in&quot; direction=&quot;input&quot; width=&quot;8&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;generic_tristate_controller_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;pin role=&quot;read_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,REALTIME_SHARED_SIGNAL_LIST=,REALTIME_SIGNAL_ORIGIN_LIST=address,read_n,write_n,data,chipselect_n,SHARED_SIGNAL_LIST=,SIGNAL_INPUT_NAMES=,SIGNAL_ORIGIN_LIST=,SIGNAL_ORIGIN_TYPE=,SIGNAL_ORIGIN_WIDTH=,SIGNAL_OUTPUT_ENABLE_NAMES=,SIGNAL_OUTPUT_NAMES=(altera_clock_bridge:12.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:12.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert)(altera_tristate_conduit_pin_sharer_core:12.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,HIERARCHY_LEVEL=1,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;../generic_tristate_controller_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;pin role=&quot;read_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,REALTIME_SHARED_SIGNAL_LIST=,REALTIME_SIGNAL_INPUT_NAMES=,,,tcm_data_in,REALTIME_SIGNAL_ORIGIN_LIST=address,read_n,write_n,data,chipselect_n,REALTIME_SIGNAL_ORIGIN_TYPE=Output,Output,Output,Bidirectional,Output,REALTIME_SIGNAL_ORIGIN_WIDTH=22,1,1,8,1,REALTIME_SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_read_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,SHARED_SIGNAL_LIST=,SIGNAL_INPUT_NAMES=,SIGNAL_ORIGIN_LIST=,SIGNAL_ORIGIN_TYPE=,SIGNAL_ORIGIN_WIDTH=,SIGNAL_OUTPUT_ENABLE_NAMES=,SIGNAL_OUTPUT_NAMES=)(altera_merlin_std_arbitrator:12.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,NUM_REQUESTERS=1,SCHEME=round-robin,ST_CHANNEL_W=1,ST_DATA_W=8,USE_CHANNEL=0,USE_DATA=0,USE_PACKETS=0)(clock:12.1:)(clock:12.1:)(reset:12.1:)(clock:12.1:)(reset:12.1:)(avalon_streaming:12.1:)(avalon_streaming:12.1:))(avalon:12.1:arbitrationPriority=1,baseAddress=0x01888800)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01888800)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(clock:12.1:)(reset:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01884000)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01800000)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01884000)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01889440)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01889400)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01889438)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01889430)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01889448)(interrupt:12.1:irqNumber=0)(interrupt:12.1:irqNumber=1)(interrupt:12.1:irqNumber=2)(reset:12.1:)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01800000)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01889420)(avalon_streaming:12.1:)(clock:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(clock:12.1:)(clock:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(avalon_streaming:12.1:)(clock:12.1:)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01889000)(clock:12.1:)(clock:12.1:)(clock:12.1:)(reset:12.1:)(reset:12.1:)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00800000)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00800000)(reset:12.1:)(avalon_streaming:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(tristate_conduit:12.1:)(tristate_conduit:12.1:)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01400000)(avalon:12.1:arbitrationPriority=1,baseAddress=0x01400000)(clock:12.1:)"
   instancePathKey="niosII_system"
   kind="niosII_system"
   version="1.0"
   name="niosII_system">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE" value="EP2C35F672C6" />
  <parameter name="AUTO_GENERATION_ID" value="1490556655" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/niosII_system.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_nios2_0_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_nios2_0_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_nios2_0_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_nios2_0_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_nios2_0_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_nios2_0.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_nios2_0_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_nios2_0_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_nios2_0_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_nios2_0_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_nios2_0.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_nios2_0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_nios2_0_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_nios2_0_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_nios2_0_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_onchip_memory2_0.hex"
       type="HEX"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_onchip_memory2_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_sysid_qsys_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_timer_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_jtag_uart_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_jtag_uart_0_input_stream.dat"
       type="OTHER"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_jtag_uart_0_output_stream.dat"
       type="OTHER"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_jtag_uart_0_input_mutex.dat"
       type="OTHER"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_up_character_lcd_communication.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_up_character_lcd_initialization.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_character_lcd_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_sram_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/DM9000A_IF.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_up_clocks_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_video_pixel_buffer_dma_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_video_rgb_resampler_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_up_avalon_video_vga_timing.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_video_vga_controller_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/Altera_UP_SD_Card_Buffer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/Altera_UP_SD_Card_Clock.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/Altera_UP_SD_Card_Control_FSM.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/Altera_UP_SD_Card_Interface.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/Altera_UP_SD_Card_Memory_Block.qip"
       type="OTHER"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/Altera_UP_SD_Card_Response_Receiver.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/Altera_UP_SD_CRC16_Generator.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/Altera_UP_SD_CRC7_Generator.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/Altera_UP_SD_Signal_Trigger.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/Altera_UP_SD_Card_Memory_Block.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/Altera_UP_SD_Card_Memory_Block.bsf"
       type="OTHER"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/Altera_UP_SD_Card_Memory_Block.cmp"
       type="OTHER"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_video_dual_clock_buffer_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_sdram_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_generic_tristate_controller_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_tristate_controller_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_tristate_controller_aggregator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_tristate_conduit_bridge_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_tristate_conduit_pin_sharer_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_tristate_conduit_pin_sharer_0_pin_sharer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_std_arbitrator_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_tristate_conduit_pin_sharer_0_arbiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_addr_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_addr_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_addr_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_id_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_id_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_id_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_id_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_id_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_id_router_009.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_cmd_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_cmd_xbar_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_cmd_xbar_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_cmd_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_cmd_xbar_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_cmd_xbar_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_rsp_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_rsp_xbar_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_rsp_xbar_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_rsp_xbar_demux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_rsp_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_rsp_xbar_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_irq_clock_crosser.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/niosII_system.qsys"
       attributes="" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Audio_Video/altera_up_avalon_character_lcd/altera_up_avalon_character_lcd_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Audio_Video/altera_up_avalon_character_lcd/hdl/altera_up_character_lcd_communication.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Audio_Video/altera_up_avalon_character_lcd/hdl/altera_up_character_lcd_initialization.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Memory/altera_up_avalon_sram/altera_up_avalon_sram_hw.tcl"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/hardware/DM9000A_IF_hw.tcl"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/hardware/DM9000A_IF.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/altera_up_clocks/altera_up_clocks_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_pixel_buffer_dma/altera_up_avalon_video_pixel_buffer_dma_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_vga_controller/altera_up_avalon_video_vga_controller_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_vga_controller/hdl/altera_up_avalon_video_vga_timing.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/Altera_UP_SD_Card_Avalon_Interface_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_48_bit_Command_Generator.vhd"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Buffer.vhd"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Clock.vhd"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Control_FSM.vhd"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.qip"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC16_Generator.vhd"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC7_Generator.vhd"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Signal_Trigger.vhd"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.bsf"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.cmp"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_dual_clock_buffer/altera_up_avalon_video_dual_clock_buffer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_generic_tristate_controller/altera_generic_tristate_controller_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_tristate_conduit_bridge/altera_tristate_conduit_bridge_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_tristate_conduit_pin_sharer/altera_tristate_conduit_pin_sharer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_tristate_conduit_pin_sharer_core/altera_tristate_conduit_pin_sharer_core_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_core.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_reset_controller/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller.sdc"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_irq_clock_crosser/altera_irq_clock_crosser_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_irq_clock_crosser/altera_irq_clock_crosser.sv"
       attributes="" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 0 starting:niosII_system "niosII_system"</message>
   <message level="Debug">Transform: PipelineBridgeSwap</message>
   <message level="Info" culprit="pipeline_bridge_swap_transform"><![CDATA[After transform: <b>19</b> modules, <b>101</b> connections]]></message>
   <message level="Debug">Transform: ClockCrossingBridgeSwap</message>
   <message level="Debug">Transform: QsysBetaIPSwap</message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Info">No custom instruction connections, skipping transform </message>
   <message level="Debug">Transform: TristateConduitUpgradeTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_translator_transform"><![CDATA[After transform: <b>34</b> modules, <b>176</b> connections]]></message>
   <message level="Debug">Transform: AXI4TranslatorTransform</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces nios2_0.instruction_master and nios2_0_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces nios2_0.data_master and nios2_0_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces video_pixel_buffer_dma_0.avalon_pixel_dma_master and video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces nios2_0_jtag_debug_module_translator.avalon_anti_slave_0 and nios2_0.jtag_debug_module</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces onchip_memory2_0_s1_translator.avalon_anti_slave_0 and onchip_memory2_0.s1</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces sdram_0_s1_translator.avalon_anti_slave_0 and sdram_0.s1</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces generic_tristate_controller_0_uas_translator.avalon_anti_slave_0 and generic_tristate_controller_0.uas</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces sram_0_avalon_sram_slave_translator.avalon_anti_slave_0 and sram_0.avalon_sram_slave</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces sysid_qsys_0_control_slave_translator.avalon_anti_slave_0 and sysid_qsys_0.control_slave</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces timer_0_s1_translator.avalon_anti_slave_0 and timer_0.s1</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces jtag_uart_0_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart_0.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces DM9000A_IF_0_s1_translator.avalon_anti_slave_0 and DM9000A_IF_0.s1</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces character_lcd_0_avalon_lcd_slave_translator.avalon_anti_slave_0 and character_lcd_0.avalon_lcd_slave</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces video_pixel_buffer_dma_0_avalon_control_slave_translator.avalon_anti_slave_0 and video_pixel_buffer_dma_0.avalon_control_slave</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_translator.avalon_anti_slave_0 and Altera_UP_SD_Card_Avalon_Interface_0.avalon_sdcard_slave</message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_0.instruction_master and nios2_0_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_0.data_master and nios2_0_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces video_pixel_buffer_dma_0.avalon_pixel_dma_master and video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_0_jtag_debug_module_translator.avalon_anti_slave_0 and nios2_0.jtag_debug_module</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_memory2_0_s1_translator.avalon_anti_slave_0 and onchip_memory2_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sdram_0_s1_translator.avalon_anti_slave_0 and sdram_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces generic_tristate_controller_0_uas_translator.avalon_anti_slave_0 and generic_tristate_controller_0.uas</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sram_0_avalon_sram_slave_translator.avalon_anti_slave_0 and sram_0.avalon_sram_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sysid_qsys_0_control_slave_translator.avalon_anti_slave_0 and sysid_qsys_0.control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces timer_0_s1_translator.avalon_anti_slave_0 and timer_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart_0_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart_0.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces DM9000A_IF_0_s1_translator.avalon_anti_slave_0 and DM9000A_IF_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces character_lcd_0_avalon_lcd_slave_translator.avalon_anti_slave_0 and character_lcd_0.avalon_lcd_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces video_pixel_buffer_dma_0_avalon_control_slave_translator.avalon_anti_slave_0 and video_pixel_buffer_dma_0.avalon_control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_translator.avalon_anti_slave_0 and Altera_UP_SD_Card_Avalon_Interface_0.avalon_sdcard_slave</message>
   <message level="Info" culprit="merlin_domain_transform"><![CDATA[After transform: <b>63</b> modules, <b>413</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_router_transform"><![CDATA[After transform: <b>78</b> modules, <b>488</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>80</b> modules, <b>500</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_burst_transform"><![CDATA[After transform: <b>92</b> modules, <b>560</b> connections]]></message>
   <message level="Debug">Transform: CombinedWidthTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>95</b> modules, <b>360</b> connections]]></message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>124</b> modules, <b>424</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_width_transform"><![CDATA[After transform: <b>138</b> modules, <b>466</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_xbar_demux_001.src8 and cmd_xbar_mux_008.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_xbar_demux_008.src0 and rsp_xbar_mux_001.sink8</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Info"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>140</b> modules, <b>476</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Info" culprit="limiter_update_transform"><![CDATA[After transform: <b>140</b> modules, <b>478</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>141</b> modules, <b>481</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_interrupt_sync_transform"><![CDATA[After transform: <b>142</b> modules, <b>486</b> connections]]></message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_nios2_qsys</b> "<b>submodules/niosII_system_nios2_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/niosII_system_onchip_memory2_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sysid_qsys</b> "<b>submodules/niosII_system_sysid_qsys_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/niosII_system_timer_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/niosII_system_jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_up_avalon_character_lcd</b> "<b>submodules/niosII_system_character_lcd_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_up_avalon_sram</b> "<b>submodules/niosII_system_sram_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>DM9000A_IF</b> "<b>submodules/DM9000A_IF</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_up_clocks</b> "<b>submodules/niosII_system_up_clocks_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_up_avalon_video_pixel_buffer_dma</b> "<b>submodules/niosII_system_video_pixel_buffer_dma_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_up_avalon_video_rgb_resampler</b> "<b>submodules/niosII_system_video_rgb_resampler_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_up_avalon_video_vga_controller</b> "<b>submodules/niosII_system_video_vga_controller_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>Altera_UP_SD_Card_Avalon_Interface</b> "<b>submodules/Altera_UP_SD_Card_Avalon_Interface</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>submodules/niosII_system_video_dual_clock_buffer_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_new_sdram_controller</b> "<b>submodules/niosII_system_sdram_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_generic_tristate_controller</b> "<b>submodules/niosII_system_generic_tristate_controller_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_tristate_conduit_bridge</b> "<b>submodules/niosII_system_tristate_conduit_bridge_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_tristate_conduit_pin_sharer</b> "<b>submodules/niosII_system_tristate_conduit_pin_sharer_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_addr_router</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_addr_router_001</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_addr_router_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_id_router</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_id_router</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_id_router_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_id_router_003</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_id_router_004</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_id_router_005</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_id_router_005</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_id_router_005</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_id_router_005</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_id_router_009</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_id_router_005</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_router</b> "<b>submodules/niosII_system_id_router_005</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_cmd_xbar_demux_001</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_cmd_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/niosII_system_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/niosII_system_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/niosII_system_cmd_xbar_mux_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/niosII_system_cmd_xbar_mux_003</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/niosII_system_cmd_xbar_mux_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_rsp_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_rsp_xbar_demux_005</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_rsp_xbar_demux_005</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_rsp_xbar_demux_005</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_rsp_xbar_demux_005</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_cmd_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_rsp_xbar_demux_005</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/niosII_system_rsp_xbar_demux_005</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/niosII_system_rsp_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/niosII_system_rsp_xbar_mux_001</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/niosII_system_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="niosII_system"><![CDATA["<b>niosII_system</b>" reuses <b>altera_irq_clock_crosser</b> "<b>submodules/altera_irq_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 132 starting:altera_nios2_qsys "submodules/niosII_system_nios2_0"</message>
   <message level="Info" culprit="nios2_0">Starting RTL generation for module 'niosII_system_nios2_0'</message>
   <message level="Info" culprit="nios2_0">  Generation command is [exec /OPT/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /OPT/altera/12.1/quartus/common/ip/altera/common/perl/5.8.3 -I /OPT/altera/12.1/quartus/sopc_builder/bin/europa -I /OPT/altera/12.1/quartus/sopc_builder/bin/perl_lib -I /OPT/altera/12.1/quartus/sopc_builder/bin -I /OPT/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /OPT/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /OPT/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /OPT/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /OPT/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=niosII_system_nios2_0 --dir=/tmp/alt7251_2527429000777831651.dir/0004_nios2_0_gen/ --quartus_dir=/OPT/altera/12.1/quartus --verilog --config=/tmp/alt7251_2527429000777831651.dir/0004_nios2_0_gen//niosII_system_nios2_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:00 (*) Starting Nios II generation</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:00 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:01 (*)   Couldn't query license setup in Quartus directory /OPT/altera/12.1/quartus</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:01 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:01 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:01 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:01 (*)   Couldn't query license setup in Quartus directory /OPT/altera/12.1/quartus</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:01 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:01 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:01 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:02 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:02 (*)     Testbench</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:02 (*)     Instruction decoding</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:02 (*)       Instruction fields</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:02 (*)       Instruction decodes</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:02 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:02 (*)       Instruction controls</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:02 (*)     Pipeline frontend</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:02 (*)     Pipeline backend</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:05 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:08 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:09 (*) Done Nios II generation</message>
   <message level="Info" culprit="nios2_0">Done RTL generation for module 'niosII_system_nios2_0'</message>
   <message level="Info" culprit="nios2_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_nios2_qsys</b> "<b>nios2_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 131 starting:altera_avalon_onchip_memory2 "submodules/niosII_system_onchip_memory2_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/OPT/altera/12.1/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt7251_2527429000777831651.dir/0005_sopclgen  --no_splash --refresh /tmp/alt7251_2527429000777831651.dir/0005_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/quartus" --sopc_perl="/OPT/altera/12.1/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Progress">(java:19723): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",</message>
   <message level="Progress">(java:19723): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",</message>
   <message level="Progress">Gtk-Message: Failed to load module "pk-gtk-module"</message>
   <message level="Progress">Gtk-Message: Failed to load module "canberra-gtk-module"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /OPT/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt7251_2527429000777831651.dir/0005_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/OPT/altera/12.1/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt7251_2527429000777831651.dir/0005_sopclgen  --generate /tmp/alt7251_2527429000777831651.dir/0005_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/quartus/" --sopc_perl="/OPT/altera/12.1/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">(java:19757): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",</message>
   <message level="Progress">(java:19757): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",</message>
   <message level="Progress">Gtk-Message: Failed to load module "pk-gtk-module"</message>
   <message level="Progress">Gtk-Message: Failed to load module "canberra-gtk-module"</message>
   <message level="Progress">Altera SOPC Builder Version 12.11 Build 243</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2017.03.26 13:31:12 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2017.03.26 13:31:12 (*) Reading project /tmp/alt7251_2527429000777831651.dir/0005_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2017.03.26 13:31:12 (*) Finding all CPUs</message>
   <message level="Progress"># 2017.03.26 13:31:12 (*) Finding all peripherals</message>
   <message level="Progress"># 2017.03.26 13:31:12 (*) Finding software components</message>
   <message level="Progress"># 2017.03.26 13:31:12 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2017.03.26 13:31:12 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2017.03.26 13:31:12 (*) (No Libraries Built)</message>
   <message level="Progress"># 2017.03.26 13:31:12 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2017.03.26 13:31:12 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2017.03.26 13:31:12 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2017.03.26 13:31:12 (*) Running Generator Program for niosII_system_onchip_memory2_0</message>
   <message level="Progress"># 2017.03.26 13:31:13 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2017.03.26 13:31:13 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2017.03.26 13:31:13 (*) Generating Symbol /tmp/alt7251_2527429000777831651.dir/0005_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2017.03.26 13:31:13 (*) Creating command-line system-generation script: /tmp/alt7251_2527429000777831651.dir/0005_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2017.03.26 13:31:13 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2017.03.26 13:31:13 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2017.03.26 13:31:13 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt7251_2527429000777831651.dir/0005_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt7251_2527429000777831651.dir/0005_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt7251_2527429000777831651.dir/0005_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2017.03.26 13:31:13 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="onchip_memory2_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory2_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 130 starting:altera_avalon_sysid_qsys "submodules/niosII_system_sysid_qsys_0"</message>
   <message level="Info" culprit="sysid_qsys_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid_qsys_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 129 starting:altera_avalon_timer "submodules/niosII_system_timer_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/OPT/altera/12.1/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt7251_2527429000777831651.dir/0007_sopclgen  --no_splash --refresh /tmp/alt7251_2527429000777831651.dir/0007_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/quartus" --sopc_perl="/OPT/altera/12.1/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Progress">(java:19812): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",</message>
   <message level="Progress">(java:19812): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",</message>
   <message level="Progress">Gtk-Message: Failed to load module "pk-gtk-module"</message>
   <message level="Progress">Gtk-Message: Failed to load module "canberra-gtk-module"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /OPT/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt7251_2527429000777831651.dir/0007_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/OPT/altera/12.1/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt7251_2527429000777831651.dir/0007_sopclgen  --generate /tmp/alt7251_2527429000777831651.dir/0007_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/quartus/" --sopc_perl="/OPT/altera/12.1/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">(java:19846): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",</message>
   <message level="Progress">(java:19846): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",</message>
   <message level="Progress">Gtk-Message: Failed to load module "pk-gtk-module"</message>
   <message level="Progress">Gtk-Message: Failed to load module "canberra-gtk-module"</message>
   <message level="Progress">Altera SOPC Builder Version 12.11 Build 243</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2017.03.26 13:31:16 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2017.03.26 13:31:16 (*) Reading project /tmp/alt7251_2527429000777831651.dir/0007_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2017.03.26 13:31:16 (*) Finding all CPUs</message>
   <message level="Progress"># 2017.03.26 13:31:16 (*) Finding all peripherals</message>
   <message level="Progress"># 2017.03.26 13:31:16 (*) Finding software components</message>
   <message level="Progress"># 2017.03.26 13:31:16 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2017.03.26 13:31:16 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2017.03.26 13:31:16 (*) (No Libraries Built)</message>
   <message level="Progress"># 2017.03.26 13:31:16 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2017.03.26 13:31:16 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2017.03.26 13:31:16 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2017.03.26 13:31:16 (*) Running Generator Program for niosII_system_timer_0</message>
   <message level="Progress"># 2017.03.26 13:31:16 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2017.03.26 13:31:17 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2017.03.26 13:31:17 (*) Generating Symbol /tmp/alt7251_2527429000777831651.dir/0007_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2017.03.26 13:31:17 (*) Creating command-line system-generation script: /tmp/alt7251_2527429000777831651.dir/0007_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2017.03.26 13:31:17 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2017.03.26 13:31:17 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2017.03.26 13:31:17 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt7251_2527429000777831651.dir/0007_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt7251_2527429000777831651.dir/0007_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt7251_2527429000777831651.dir/0007_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2017.03.26 13:31:17 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="timer_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_avalon_timer</b> "<b>timer_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 128 starting:altera_avalon_jtag_uart "submodules/niosII_system_jtag_uart_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/OPT/altera/12.1/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt7251_2527429000777831651.dir/0008_sopclgen  --no_splash --refresh /tmp/alt7251_2527429000777831651.dir/0008_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/quartus" --sopc_perl="/OPT/altera/12.1/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Progress">(java:19892): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",</message>
   <message level="Progress">(java:19892): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",</message>
   <message level="Progress">Gtk-Message: Failed to load module "pk-gtk-module"</message>
   <message level="Progress">Gtk-Message: Failed to load module "canberra-gtk-module"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /OPT/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt7251_2527429000777831651.dir/0008_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/OPT/altera/12.1/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt7251_2527429000777831651.dir/0008_sopclgen  --generate /tmp/alt7251_2527429000777831651.dir/0008_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/quartus/" --sopc_perl="/OPT/altera/12.1/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">(java:19935): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",</message>
   <message level="Progress">(java:19935): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",</message>
   <message level="Progress">Gtk-Message: Failed to load module "pk-gtk-module"</message>
   <message level="Progress">Gtk-Message: Failed to load module "canberra-gtk-module"</message>
   <message level="Progress">Altera SOPC Builder Version 12.11 Build 243</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2017.03.26 13:31:20 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2017.03.26 13:31:20 (*) Reading project /tmp/alt7251_2527429000777831651.dir/0008_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2017.03.26 13:31:20 (*) Finding all CPUs</message>
   <message level="Progress"># 2017.03.26 13:31:20 (*) Finding all peripherals</message>
   <message level="Progress"># 2017.03.26 13:31:20 (*) Finding software components</message>
   <message level="Progress"># 2017.03.26 13:31:20 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2017.03.26 13:31:20 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2017.03.26 13:31:20 (*) (No Libraries Built)</message>
   <message level="Progress"># 2017.03.26 13:31:20 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2017.03.26 13:31:20 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2017.03.26 13:31:20 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2017.03.26 13:31:20 (*) Running Generator Program for niosII_system_jtag_uart_0</message>
   <message level="Progress"># 2017.03.26 13:31:20 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2017.03.26 13:31:21 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2017.03.26 13:31:21 (*) Generating Symbol /tmp/alt7251_2527429000777831651.dir/0008_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2017.03.26 13:31:21 (*) Creating command-line system-generation script: /tmp/alt7251_2527429000777831651.dir/0008_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2017.03.26 13:31:21 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2017.03.26 13:31:21 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2017.03.26 13:31:21 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt7251_2527429000777831651.dir/0008_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt7251_2527429000777831651.dir/0008_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt7251_2527429000777831651.dir/0008_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2017.03.26 13:31:21 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 127 starting:altera_up_avalon_character_lcd "submodules/niosII_system_character_lcd_0"</message>
   <message level="Info" culprit="character_lcd_0">Starting Generation of Character LCD</message>
   <message level="Info" culprit="character_lcd_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_character_lcd</b> "<b>character_lcd_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 126 starting:altera_up_avalon_sram "submodules/niosII_system_sram_0"</message>
   <message level="Info" culprit="sram_0">Starting Generation of SRAM or SSRAM Controller</message>
   <message level="Info" culprit="sram_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_sram</b> "<b>sram_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 125 starting:DM9000A_IF "submodules/DM9000A_IF"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /OPT/altera/12.1/quartus/bin/quartus_map not_a_project --generate_hdl_interface=/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/hardware/DM9000A_IF.v --source=/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/hardware/DM9000A_IF.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt7251_2527429000777831651.dir/0001_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 2.085s</message>
   <message level="Info" culprit="DM9000A_IF_0"><![CDATA["<b>niosII_system</b>" instantiated <b>DM9000A_IF</b> "<b>DM9000A_IF_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 124 starting:altera_up_clocks "submodules/niosII_system_up_clocks_0"</message>
   <message level="Info" culprit="up_clocks_0">Starting Generation of Required Clocks for DE-Series Boards</message>
   <message level="Info" culprit="up_clocks_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_clocks</b> "<b>up_clocks_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 123 starting:altera_up_avalon_video_pixel_buffer_dma "submodules/niosII_system_video_pixel_buffer_dma_0"</message>
   <message level="Info" culprit="video_pixel_buffer_dma_0">Starting Generation of VGA Pixel Buffer</message>
   <message level="Info" culprit="video_pixel_buffer_dma_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_video_pixel_buffer_dma</b> "<b>video_pixel_buffer_dma_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 122 starting:altera_up_avalon_video_rgb_resampler "submodules/niosII_system_video_rgb_resampler_0"</message>
   <message level="Info" culprit="video_rgb_resampler_0">Starting Generation of Video RGB Resampler</message>
   <message level="Info" culprit="video_rgb_resampler_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_video_rgb_resampler</b> "<b>video_rgb_resampler_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 121 starting:altera_up_avalon_video_vga_controller "submodules/niosII_system_video_vga_controller_0"</message>
   <message level="Info" culprit="video_vga_controller_0">Starting Generation of VGA Controller</message>
   <message level="Info" culprit="video_vga_controller_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_video_vga_controller</b> "<b>video_vga_controller_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 120 starting:Altera_UP_SD_Card_Avalon_Interface "submodules/Altera_UP_SD_Card_Avalon_Interface"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /OPT/altera/12.1/quartus/bin/quartus_sh -t /tmp/alt7251_2527429000777831651.dir/0003_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: /OPT/altera/12.1/quartus/bin/quartus_map not_a_project --generate_hdl_interface=/OPT/altera/12.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt7251_2527429000777831651.dir/0003_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.069s</message>
   <message level="Debug">Command took 2.399s</message>
   <message level="Info" culprit="Altera_UP_SD_Card_Avalon_Interface_0"><![CDATA["<b>niosII_system</b>" instantiated <b>Altera_UP_SD_Card_Avalon_Interface</b> "<b>Altera_UP_SD_Card_Avalon_Interface_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 119 starting:altera_up_avalon_video_dual_clock_buffer "submodules/niosII_system_video_dual_clock_buffer_0"</message>
   <message level="Info" culprit="video_dual_clock_buffer_0">Starting Generation of the Dual Clock Buffer</message>
   <message level="Info" culprit="video_dual_clock_buffer_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>video_dual_clock_buffer_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 118 starting:altera_avalon_new_sdram_controller "submodules/niosII_system_sdram_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/OPT/altera/12.1/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt7251_2527429000777831651.dir/0016_sopclgen  --no_splash --refresh /tmp/alt7251_2527429000777831651.dir/0016_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/quartus" --sopc_perl="/OPT/altera/12.1/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Progress">(java:19999): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",</message>
   <message level="Progress">(java:19999): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",</message>
   <message level="Progress">Gtk-Message: Failed to load module "pk-gtk-module"</message>
   <message level="Progress">Gtk-Message: Failed to load module "canberra-gtk-module"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /OPT/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt7251_2527429000777831651.dir/0016_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/OPT/altera/12.1/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt7251_2527429000777831651.dir/0016_sopclgen  --generate /tmp/alt7251_2527429000777831651.dir/0016_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/quartus/" --sopc_perl="/OPT/altera/12.1/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">(java:20033): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",</message>
   <message level="Progress">(java:20033): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",</message>
   <message level="Progress">Gtk-Message: Failed to load module "pk-gtk-module"</message>
   <message level="Progress">Gtk-Message: Failed to load module "canberra-gtk-module"</message>
   <message level="Progress">Altera SOPC Builder Version 12.11 Build 243</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2017.03.26 13:31:25 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2017.03.26 13:31:25 (*) Reading project /tmp/alt7251_2527429000777831651.dir/0016_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2017.03.26 13:31:25 (*) Finding all CPUs</message>
   <message level="Progress"># 2017.03.26 13:31:25 (*) Finding all peripherals</message>
   <message level="Progress"># 2017.03.26 13:31:25 (*) Finding software components</message>
   <message level="Progress"># 2017.03.26 13:31:25 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2017.03.26 13:31:25 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2017.03.26 13:31:25 (*) (No Libraries Built)</message>
   <message level="Progress"># 2017.03.26 13:31:25 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2017.03.26 13:31:25 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2017.03.26 13:31:25 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2017.03.26 13:31:25 (*) Running Generator Program for niosII_system_sdram_0</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2017.03.26 13:31:26 (*) Running Test Generator Program for niosII_system_sdram_0</message>
   <message level="Progress"># 2017.03.26 13:31:26 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2017.03.26 13:31:26 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2017.03.26 13:31:26 (*) Generating Symbol /tmp/alt7251_2527429000777831651.dir/0016_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2017.03.26 13:31:26 (*) Creating command-line system-generation script: /tmp/alt7251_2527429000777831651.dir/0016_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2017.03.26 13:31:26 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2017.03.26 13:31:26 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2017.03.26 13:31:26 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt7251_2527429000777831651.dir/0016_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt7251_2527429000777831651.dir/0016_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt7251_2527429000777831651.dir/0016_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2017.03.26 13:31:26 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="sdram_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 117 starting:altera_generic_tristate_controller "submodules/niosII_system_generic_tristate_controller_0"</message>
   <message level="Debug">Transform: PipelineBridgeSwap</message>
   <message level="Info" culprit="pipeline_bridge_swap_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: ClockCrossingBridgeSwap</message>
   <message level="Debug">Transform: QsysBetaIPSwap</message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Info">No custom instruction connections, skipping transform </message>
   <message level="Debug">Transform: TristateConduitUpgradeTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">Transform merlin_translator_transform not run on matched interfaces tdt.avalon_universal_master_0 and slave_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_translator_transform not run on matched interfaces slave_translator.avalon_anti_slave_0 and tda.avalon_slave_0</message>
   <message level="Debug">Transform: AXI4TranslatorTransform</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces tdt.avalon_universal_master_0 and slave_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces slave_translator.avalon_anti_slave_0 and tda.avalon_slave_0</message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tdt.avalon_universal_master_0 and slave_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces slave_translator.avalon_anti_slave_0 and tda.avalon_slave_0</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: CombinedWidthTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug" culprit="generic_tristate_controller_0"><![CDATA["<b>generic_tristate_controller_0</b>" reuses <b>altera_tristate_controller_translator</b> "<b>submodules/altera_tristate_controller_translator</b>"]]></message>
   <message level="Debug" culprit="generic_tristate_controller_0"><![CDATA["<b>generic_tristate_controller_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="generic_tristate_controller_0"><![CDATA["<b>generic_tristate_controller_0</b>" reuses <b>altera_tristate_controller_aggregator</b> "<b>submodules/altera_tristate_controller_aggregator</b>"]]></message>
   <message level="Info" culprit="generic_tristate_controller_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_generic_tristate_controller</b> "<b>generic_tristate_controller_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 4 starting:altera_tristate_controller_translator "submodules/altera_tristate_controller_translator"</message>
   <message level="Info" culprit="tdt"><![CDATA["<b>generic_tristate_controller_0</b>" instantiated <b>altera_tristate_controller_translator</b> "<b>tdt</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 116 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="nios2_0_jtag_debug_module_translator"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>nios2_0_jtag_debug_module_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 2 starting:altera_tristate_controller_aggregator "submodules/altera_tristate_controller_aggregator"</message>
   <message level="Info" culprit="tda"><![CDATA["<b>generic_tristate_controller_0</b>" instantiated <b>altera_tristate_controller_aggregator</b> "<b>tda</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 119 starting:altera_tristate_conduit_bridge "submodules/niosII_system_tristate_conduit_bridge_0"</message>
   <message level="Info" culprit="tristate_conduit_bridge_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_tristate_conduit_bridge</b> "<b>tristate_conduit_bridge_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 118 starting:altera_tristate_conduit_pin_sharer "submodules/niosII_system_tristate_conduit_pin_sharer_0"</message>
   <message level="Debug">Transform: PipelineBridgeSwap</message>
   <message level="Info" culprit="pipeline_bridge_swap_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: ClockCrossingBridgeSwap</message>
   <message level="Debug">Transform: QsysBetaIPSwap</message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Info">No custom instruction connections, skipping transform </message>
   <message level="Debug">Transform: TristateConduitUpgradeTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Info">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: AXI4TranslatorTransform</message>
   <message level="Info">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: CombinedWidthTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" reuses <b>altera_tristate_conduit_pin_sharer_core</b> "<b>submodules/niosII_system_tristate_conduit_pin_sharer_0_pin_sharer</b>"]]></message>
   <message level="Debug" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" reuses <b>altera_merlin_std_arbitrator</b> "<b>submodules/niosII_system_tristate_conduit_pin_sharer_0_arbiter</b>"]]></message>
   <message level="Info" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_tristate_conduit_pin_sharer</b> "<b>tristate_conduit_pin_sharer_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 1 starting:altera_tristate_conduit_pin_sharer_core "submodules/niosII_system_tristate_conduit_pin_sharer_0_pin_sharer"</message>
   <message level="Info" culprit="pin_sharer"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" instantiated <b>altera_tristate_conduit_pin_sharer_core</b> "<b>pin_sharer</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 0 starting:altera_merlin_std_arbitrator "submodules/niosII_system_tristate_conduit_pin_sharer_0_arbiter"</message>
   <message level="Info" culprit="arbiter"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" instantiated <b>altera_merlin_std_arbitrator</b> "<b>arbiter</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 119 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_0_instruction_master_translator"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_0_instruction_master_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 116 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="nios2_0_jtag_debug_module_translator"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>nios2_0_jtag_debug_module_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 104 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="nios2_0_instruction_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_0_instruction_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 101 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="nios2_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>nios2_0_jtag_debug_module_translator_avalon_universal_slave_0_agent</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 100 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="nios2_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>nios2_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 76 starting:altera_merlin_router "submodules/niosII_system_addr_router"</message>
   <message level="Info" culprit="addr_router"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 75 starting:altera_merlin_router "submodules/niosII_system_addr_router_001"</message>
   <message level="Info" culprit="addr_router_001"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_001</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 74 starting:altera_merlin_router "submodules/niosII_system_addr_router_002"</message>
   <message level="Info" culprit="addr_router_002"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 73 starting:altera_merlin_router "submodules/niosII_system_id_router"</message>
   <message level="Info" culprit="id_router"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>id_router</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 71 starting:altera_merlin_router "submodules/niosII_system_id_router_002"</message>
   <message level="Info" culprit="id_router_002"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 70 starting:altera_merlin_router "submodules/niosII_system_id_router_003"</message>
   <message level="Info" culprit="id_router_003"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_003</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 69 starting:altera_merlin_router "submodules/niosII_system_id_router_004"</message>
   <message level="Info" culprit="id_router_004"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_004</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 68 starting:altera_merlin_router "submodules/niosII_system_id_router_005"</message>
   <message level="Info" culprit="id_router_005"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_005</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 64 starting:altera_merlin_router "submodules/niosII_system_id_router_009"</message>
   <message level="Info" culprit="id_router_009"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_009</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 61 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="limiter"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>limiter</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 59 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="burst_adapter"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>burst_adapter</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 47 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 44 starting:altera_merlin_demultiplexer "submodules/niosII_system_cmd_xbar_demux"</message>
   <message level="Info" culprit="cmd_xbar_demux"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 43 starting:altera_merlin_demultiplexer "submodules/niosII_system_cmd_xbar_demux_001"</message>
   <message level="Info" culprit="cmd_xbar_demux_001"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_001</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 42 starting:altera_merlin_demultiplexer "submodules/niosII_system_cmd_xbar_demux_002"</message>
   <message level="Info" culprit="cmd_xbar_demux_002"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 41 starting:altera_merlin_multiplexer "submodules/niosII_system_cmd_xbar_mux"</message>
   <message level="Info" culprit="cmd_xbar_mux"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 39 starting:altera_merlin_multiplexer "submodules/niosII_system_cmd_xbar_mux_002"</message>
   <message level="Info" culprit="cmd_xbar_mux_002"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 38 starting:altera_merlin_multiplexer "submodules/niosII_system_cmd_xbar_mux_003"</message>
   <message level="Info" culprit="cmd_xbar_mux_003"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 36 starting:altera_merlin_demultiplexer "submodules/niosII_system_rsp_xbar_demux"</message>
   <message level="Info" culprit="rsp_xbar_demux"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 34 starting:altera_merlin_demultiplexer "submodules/niosII_system_rsp_xbar_demux_002"</message>
   <message level="Info" culprit="rsp_xbar_demux_002"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 33 starting:altera_merlin_demultiplexer "submodules/niosII_system_rsp_xbar_demux_003"</message>
   <message level="Info" culprit="rsp_xbar_demux_003"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 31 starting:altera_merlin_demultiplexer "submodules/niosII_system_rsp_xbar_demux_005"</message>
   <message level="Info" culprit="rsp_xbar_demux_005"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux_005</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 24 starting:altera_merlin_multiplexer "submodules/niosII_system_rsp_xbar_mux"</message>
   <message level="Info" culprit="rsp_xbar_mux"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 23 starting:altera_merlin_multiplexer "submodules/niosII_system_rsp_xbar_mux_001"</message>
   <message level="Info" culprit="rsp_xbar_mux_001"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 22 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="width_adapter"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 8 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 6 starting:altera_irq_mapper "submodules/niosII_system_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 5 starting:altera_irq_clock_crosser "submodules/altera_irq_clock_crosser"</message>
   <message level="Info" culprit="irq_synchronizer"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_irq_clock_crosser</b> "<b>irq_synchronizer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_qsys:12.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=25724960,breakOffset=32,breakSlave=nios2_0.jtag_debug_module,clockFrequency=50000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=25,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram_0.s1&apos; start=&apos;0x800000&apos; end=&apos;0x1000000&apos; /&gt;&lt;slave name=&apos;generic_tristate_controller_0.uas&apos; start=&apos;0x1400000&apos; end=&apos;0x1800000&apos; /&gt;&lt;slave name=&apos;sram_0.avalon_sram_slave&apos; start=&apos;0x1800000&apos; end=&apos;0x1880000&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x1884000&apos; end=&apos;0x1888000&apos; /&gt;&lt;slave name=&apos;nios2_0.jtag_debug_module&apos; start=&apos;0x1888800&apos; end=&apos;0x1889000&apos; /&gt;&lt;slave name=&apos;Altera_UP_SD_Card_Avalon_Interface_0.avalon_sdcard_slave&apos; start=&apos;0x1889000&apos; end=&apos;0x1889400&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x1889400&apos; end=&apos;0x1889420&apos; /&gt;&lt;slave name=&apos;video_pixel_buffer_dma_0.avalon_control_slave&apos; start=&apos;0x1889420&apos; end=&apos;0x1889430&apos; /&gt;&lt;slave name=&apos;DM9000A_IF_0.s1&apos; start=&apos;0x1889430&apos; end=&apos;0x1889438&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x1889438&apos; end=&apos;0x1889440&apos; /&gt;&lt;slave name=&apos;sysid_qsys_0.control_slave&apos; start=&apos;0x1889440&apos; end=&apos;0x1889448&apos; /&gt;&lt;slave name=&apos;character_lcd_0.avalon_lcd_slave&apos; start=&apos;0x1889448&apos; end=&apos;0x188944A&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=true,dcache_lineSize=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=8192,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone II,deviceFeaturesSystemInfo=NOT_LISTED 0 INSTALLED 1 IS_DEFAULT_FAMILY 0 ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 1 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 0 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 1 HAS_JITTER_SUPPORT 0 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 1 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 0 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 0 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 0 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 1 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 IS_CONFIG_ROM 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 1 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 1 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 1 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 1 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 0 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 0 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0,exceptionAbsoluteAddr=25706528,exceptionOffset=32,exceptionSlave=onchip_memory2_0.s1,icache_burstType=Sequential,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=8192,impl=Fast,instAddrWidth=25,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram_0.s1&apos; start=&apos;0x800000&apos; end=&apos;0x1000000&apos; /&gt;&lt;slave name=&apos;generic_tristate_controller_0.uas&apos; start=&apos;0x1400000&apos; end=&apos;0x1800000&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x1884000&apos; end=&apos;0x1888000&apos; /&gt;&lt;slave name=&apos;nios2_0.jtag_debug_module&apos; start=&apos;0x1888800&apos; end=&apos;0x1889000&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=7,is_hardcopy_compatible=false,manuallyAssignCpuID=true,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=EmbeddedMulFast,regfile_ramBlockType=Automatic,resetAbsoluteAddr=20971520,resetOffset=0,resetSlave=generic_tristate_controller_0.uas,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_clearXBitsLDNonBypass=true,setting_debugSimGen=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_oci_export_jtag_signals=false,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="niosII_system:.:nios2_0"
   kind="altera_nios2_qsys"
   version="12.1"
   name="niosII_system_nios2_0">
  <parameter name="muldiv_divider" value="false" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="is_hardcopy_compatible" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_size" value="8192" />
  <parameter name="internalIrqMaskSystemInfo" value="7" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="breakSlave" value="nios2_0.jtag_debug_module" />
  <parameter name="dcache_size" value="8192" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="cpuID_stored" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="NOT_LISTED 0 INSTALLED 1 IS_DEFAULT_FAMILY 0 ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 1 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 0 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 1 HAS_JITTER_SUPPORT 0 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 1 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 0 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 0 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 0 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 1 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 IS_CONFIG_ROM 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 1 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 1 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 1 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 1 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 0 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 0 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0" />
  <parameter name="dcache_bursts" value="true" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="resetSlave" value="generic_tristate_controller_0.uas" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="dataAddrWidth" value="25" />
  <parameter name="exceptionSlave" value="onchip_memory2_0.s1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="resetOffset" value="0" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="cpuID" value="0" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="icache_burstType" value="Sequential" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sdram_0.s1&apos; start=&apos;0x800000&apos; end=&apos;0x1000000&apos; /&gt;&lt;slave name=&apos;generic_tristate_controller_0.uas&apos; start=&apos;0x1400000&apos; end=&apos;0x1800000&apos; /&gt;&lt;slave name=&apos;sram_0.avalon_sram_slave&apos; start=&apos;0x1800000&apos; end=&apos;0x1880000&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x1884000&apos; end=&apos;0x1888000&apos; /&gt;&lt;slave name=&apos;nios2_0.jtag_debug_module&apos; start=&apos;0x1888800&apos; end=&apos;0x1889000&apos; /&gt;&lt;slave name=&apos;Altera_UP_SD_Card_Avalon_Interface_0.avalon_sdcard_slave&apos; start=&apos;0x1889000&apos; end=&apos;0x1889400&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x1889400&apos; end=&apos;0x1889420&apos; /&gt;&lt;slave name=&apos;video_pixel_buffer_dma_0.avalon_control_slave&apos; start=&apos;0x1889420&apos; end=&apos;0x1889430&apos; /&gt;&lt;slave name=&apos;DM9000A_IF_0.s1&apos; start=&apos;0x1889430&apos; end=&apos;0x1889438&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x1889438&apos; end=&apos;0x1889440&apos; /&gt;&lt;slave name=&apos;sysid_qsys_0.control_slave&apos; start=&apos;0x1889440&apos; end=&apos;0x1889448&apos; /&gt;&lt;slave name=&apos;character_lcd_0.avalon_lcd_slave&apos; start=&apos;0x1889448&apos; end=&apos;0x188944A&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="exceptionAbsoluteAddr" value="25706528" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sdram_0.s1&apos; start=&apos;0x800000&apos; end=&apos;0x1000000&apos; /&gt;&lt;slave name=&apos;generic_tristate_controller_0.uas&apos; start=&apos;0x1400000&apos; end=&apos;0x1800000&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x1884000&apos; end=&apos;0x1888000&apos; /&gt;&lt;slave name=&apos;nios2_0.jtag_debug_module&apos; start=&apos;0x1888800&apos; end=&apos;0x1889000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="instAddrWidth" value="25" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="resetAbsoluteAddr" value="20971520" />
  <parameter name="deviceFamilyName" value="Cyclone II" />
  <parameter name="mmu_TLBMissExcSlave" value="" />
  <parameter name="impl" value="Fast" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="breakAbsoluteAddr" value="25724960" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="manuallyAssignCpuID" value="true" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_nios2_0_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_nios2_0_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_nios2_0_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_nios2_0_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_nios2_0_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_nios2_0.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_nios2_0_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_nios2_0_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_nios2_0_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_nios2_0_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_nios2_0.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_nios2_0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_nios2_0_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_nios2_0_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_nios2_0_bht_ram.mif"
       type="MIF"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="nios2_0" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 132 starting:altera_nios2_qsys "submodules/niosII_system_nios2_0"</message>
   <message level="Info" culprit="nios2_0">Starting RTL generation for module 'niosII_system_nios2_0'</message>
   <message level="Info" culprit="nios2_0">  Generation command is [exec /OPT/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /OPT/altera/12.1/quartus/common/ip/altera/common/perl/5.8.3 -I /OPT/altera/12.1/quartus/sopc_builder/bin/europa -I /OPT/altera/12.1/quartus/sopc_builder/bin/perl_lib -I /OPT/altera/12.1/quartus/sopc_builder/bin -I /OPT/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /OPT/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /OPT/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /OPT/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /OPT/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=niosII_system_nios2_0 --dir=/tmp/alt7251_2527429000777831651.dir/0004_nios2_0_gen/ --quartus_dir=/OPT/altera/12.1/quartus --verilog --config=/tmp/alt7251_2527429000777831651.dir/0004_nios2_0_gen//niosII_system_nios2_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:00 (*) Starting Nios II generation</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:00 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:01 (*)   Couldn't query license setup in Quartus directory /OPT/altera/12.1/quartus</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:01 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:01 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:01 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:01 (*)   Couldn't query license setup in Quartus directory /OPT/altera/12.1/quartus</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:01 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:01 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:01 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:02 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:02 (*)     Testbench</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:02 (*)     Instruction decoding</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:02 (*)       Instruction fields</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:02 (*)       Instruction decodes</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:02 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:02 (*)       Instruction controls</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:02 (*)     Pipeline frontend</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:02 (*)     Pipeline backend</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:05 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:08 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="nios2_0"># 2017.03.26 13:31:09 (*) Done Nios II generation</message>
   <message level="Info" culprit="nios2_0">Done RTL generation for module 'niosII_system_nios2_0'</message>
   <message level="Info" culprit="nios2_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_nios2_qsys</b> "<b>nios2_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:12.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=niosII_system_onchip_memory2_0,blockType=AUTO,dataWidth=32,deviceFamily=Cyclone II,dualPort=false,initMemContent=true,initializationFileName=onchip_memory2_0,instanceID=NONE,memorySize=16384,readDuringWriteMode=DONT_CARE,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="niosII_system:.:onchip_memory2_0"
   kind="altera_avalon_onchip_memory2"
   version="12.1"
   name="niosII_system_onchip_memory2_0">
  <parameter name="dataWidth" value="32" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="memorySize" value="16384" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone II" />
  <parameter name="initializationFileName" value="onchip_memory2_0" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="writable" value="true" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="initMemContent" value="true" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="dualPort" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter
     name="autoInitializationFileName"
     value="niosII_system_onchip_memory2_0" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_onchip_memory2_0.hex"
       type="HEX"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_onchip_memory2_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="onchip_memory2_0" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 131 starting:altera_avalon_onchip_memory2 "submodules/niosII_system_onchip_memory2_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/OPT/altera/12.1/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt7251_2527429000777831651.dir/0005_sopclgen  --no_splash --refresh /tmp/alt7251_2527429000777831651.dir/0005_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/quartus" --sopc_perl="/OPT/altera/12.1/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Progress">(java:19723): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",</message>
   <message level="Progress">(java:19723): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",</message>
   <message level="Progress">Gtk-Message: Failed to load module "pk-gtk-module"</message>
   <message level="Progress">Gtk-Message: Failed to load module "canberra-gtk-module"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /OPT/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt7251_2527429000777831651.dir/0005_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/OPT/altera/12.1/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt7251_2527429000777831651.dir/0005_sopclgen  --generate /tmp/alt7251_2527429000777831651.dir/0005_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/quartus/" --sopc_perl="/OPT/altera/12.1/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">(java:19757): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",</message>
   <message level="Progress">(java:19757): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",</message>
   <message level="Progress">Gtk-Message: Failed to load module "pk-gtk-module"</message>
   <message level="Progress">Gtk-Message: Failed to load module "canberra-gtk-module"</message>
   <message level="Progress">Altera SOPC Builder Version 12.11 Build 243</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2017.03.26 13:31:12 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2017.03.26 13:31:12 (*) Reading project /tmp/alt7251_2527429000777831651.dir/0005_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2017.03.26 13:31:12 (*) Finding all CPUs</message>
   <message level="Progress"># 2017.03.26 13:31:12 (*) Finding all peripherals</message>
   <message level="Progress"># 2017.03.26 13:31:12 (*) Finding software components</message>
   <message level="Progress"># 2017.03.26 13:31:12 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2017.03.26 13:31:12 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2017.03.26 13:31:12 (*) (No Libraries Built)</message>
   <message level="Progress"># 2017.03.26 13:31:12 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2017.03.26 13:31:12 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2017.03.26 13:31:12 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2017.03.26 13:31:12 (*) Running Generator Program for niosII_system_onchip_memory2_0</message>
   <message level="Progress"># 2017.03.26 13:31:13 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2017.03.26 13:31:13 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2017.03.26 13:31:13 (*) Generating Symbol /tmp/alt7251_2527429000777831651.dir/0005_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2017.03.26 13:31:13 (*) Creating command-line system-generation script: /tmp/alt7251_2527429000777831651.dir/0005_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2017.03.26 13:31:13 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2017.03.26 13:31:13 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2017.03.26 13:31:13 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt7251_2527429000777831651.dir/0005_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt7251_2527429000777831651.dir/0005_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt7251_2527429000777831651.dir/0005_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2017.03.26 13:31:13 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="onchip_memory2_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory2_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sysid_qsys:12.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,id=0,timestamp=1490556655"
   instancePathKey="niosII_system:.:sysid_qsys_0"
   kind="altera_avalon_sysid_qsys"
   version="12.1"
   name="niosII_system_sysid_qsys_0">
  <parameter name="timestamp" value="1490556655" />
  <parameter name="id" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_sysid_qsys_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="sysid_qsys_0" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 130 starting:altera_avalon_sysid_qsys "submodules/niosII_system_sysid_qsys_0"</message>
   <message level="Info" culprit="sysid_qsys_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid_qsys_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_timer:12.1:alwaysRun=false,counterSize=32,fixedPeriod=false,period=1,periodUnits=MSEC,resetOutput=false,snapshot=true,systemFrequency=50000000,timeoutPulseOutput=false,timerPreset=CUSTOM"
   instancePathKey="niosII_system:.:timer_0"
   kind="altera_avalon_timer"
   version="12.1"
   name="niosII_system_timer_0">
  <parameter name="alwaysRun" value="false" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="counterSize" value="32" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="systemFrequency" value="50000000" />
  <parameter name="period" value="1" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="timerPreset" value="CUSTOM" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_timer_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="timer_0" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 129 starting:altera_avalon_timer "submodules/niosII_system_timer_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/OPT/altera/12.1/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt7251_2527429000777831651.dir/0007_sopclgen  --no_splash --refresh /tmp/alt7251_2527429000777831651.dir/0007_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/quartus" --sopc_perl="/OPT/altera/12.1/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Progress">(java:19812): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",</message>
   <message level="Progress">(java:19812): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",</message>
   <message level="Progress">Gtk-Message: Failed to load module "pk-gtk-module"</message>
   <message level="Progress">Gtk-Message: Failed to load module "canberra-gtk-module"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /OPT/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt7251_2527429000777831651.dir/0007_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/OPT/altera/12.1/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt7251_2527429000777831651.dir/0007_sopclgen  --generate /tmp/alt7251_2527429000777831651.dir/0007_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/quartus/" --sopc_perl="/OPT/altera/12.1/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">(java:19846): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",</message>
   <message level="Progress">(java:19846): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",</message>
   <message level="Progress">Gtk-Message: Failed to load module "pk-gtk-module"</message>
   <message level="Progress">Gtk-Message: Failed to load module "canberra-gtk-module"</message>
   <message level="Progress">Altera SOPC Builder Version 12.11 Build 243</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2017.03.26 13:31:16 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2017.03.26 13:31:16 (*) Reading project /tmp/alt7251_2527429000777831651.dir/0007_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2017.03.26 13:31:16 (*) Finding all CPUs</message>
   <message level="Progress"># 2017.03.26 13:31:16 (*) Finding all peripherals</message>
   <message level="Progress"># 2017.03.26 13:31:16 (*) Finding software components</message>
   <message level="Progress"># 2017.03.26 13:31:16 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2017.03.26 13:31:16 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2017.03.26 13:31:16 (*) (No Libraries Built)</message>
   <message level="Progress"># 2017.03.26 13:31:16 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2017.03.26 13:31:16 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2017.03.26 13:31:16 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2017.03.26 13:31:16 (*) Running Generator Program for niosII_system_timer_0</message>
   <message level="Progress"># 2017.03.26 13:31:16 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2017.03.26 13:31:17 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2017.03.26 13:31:17 (*) Generating Symbol /tmp/alt7251_2527429000777831651.dir/0007_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2017.03.26 13:31:17 (*) Creating command-line system-generation script: /tmp/alt7251_2527429000777831651.dir/0007_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2017.03.26 13:31:17 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2017.03.26 13:31:17 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2017.03.26 13:31:17 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt7251_2527429000777831651.dir/0007_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt7251_2527429000777831651.dir/0007_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt7251_2527429000777831651.dir/0007_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2017.03.26 13:31:17 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="timer_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_avalon_timer</b> "<b>timer_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:12.1:allowMultipleConnections=false,avalonSpec=2.0,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=INTERACTIVE_INPUT_OUTPUT,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8"
   instancePathKey="niosII_system:.:jtag_uart_0"
   kind="altera_avalon_jtag_uart"
   version="12.1"
   name="niosII_system_jtag_uart_0">
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="simInteractiveOptions" value="INTERACTIVE_INPUT_OUTPUT" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_jtag_uart_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_jtag_uart_0_input_stream.dat"
       type="OTHER"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_jtag_uart_0_output_stream.dat"
       type="OTHER"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_jtag_uart_0_input_mutex.dat"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="jtag_uart_0" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 128 starting:altera_avalon_jtag_uart "submodules/niosII_system_jtag_uart_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/OPT/altera/12.1/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt7251_2527429000777831651.dir/0008_sopclgen  --no_splash --refresh /tmp/alt7251_2527429000777831651.dir/0008_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/quartus" --sopc_perl="/OPT/altera/12.1/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Progress">(java:19892): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",</message>
   <message level="Progress">(java:19892): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",</message>
   <message level="Progress">Gtk-Message: Failed to load module "pk-gtk-module"</message>
   <message level="Progress">Gtk-Message: Failed to load module "canberra-gtk-module"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /OPT/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt7251_2527429000777831651.dir/0008_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/OPT/altera/12.1/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt7251_2527429000777831651.dir/0008_sopclgen  --generate /tmp/alt7251_2527429000777831651.dir/0008_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/quartus/" --sopc_perl="/OPT/altera/12.1/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">(java:19935): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",</message>
   <message level="Progress">(java:19935): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",</message>
   <message level="Progress">Gtk-Message: Failed to load module "pk-gtk-module"</message>
   <message level="Progress">Gtk-Message: Failed to load module "canberra-gtk-module"</message>
   <message level="Progress">Altera SOPC Builder Version 12.11 Build 243</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2017.03.26 13:31:20 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2017.03.26 13:31:20 (*) Reading project /tmp/alt7251_2527429000777831651.dir/0008_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2017.03.26 13:31:20 (*) Finding all CPUs</message>
   <message level="Progress"># 2017.03.26 13:31:20 (*) Finding all peripherals</message>
   <message level="Progress"># 2017.03.26 13:31:20 (*) Finding software components</message>
   <message level="Progress"># 2017.03.26 13:31:20 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2017.03.26 13:31:20 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2017.03.26 13:31:20 (*) (No Libraries Built)</message>
   <message level="Progress"># 2017.03.26 13:31:20 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2017.03.26 13:31:20 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2017.03.26 13:31:20 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2017.03.26 13:31:20 (*) Running Generator Program for niosII_system_jtag_uart_0</message>
   <message level="Progress"># 2017.03.26 13:31:20 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2017.03.26 13:31:21 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2017.03.26 13:31:21 (*) Generating Symbol /tmp/alt7251_2527429000777831651.dir/0008_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2017.03.26 13:31:21 (*) Creating command-line system-generation script: /tmp/alt7251_2527429000777831651.dir/0008_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2017.03.26 13:31:21 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2017.03.26 13:31:21 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2017.03.26 13:31:21 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt7251_2527429000777831651.dir/0008_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt7251_2527429000777831651.dir/0008_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt7251_2527429000777831651.dir/0008_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2017.03.26 13:31:21 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_character_lcd:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,cursor=Normal"
   instancePathKey="niosII_system:.:character_lcd_0"
   kind="altera_up_avalon_character_lcd"
   version="12.0"
   name="niosII_system_character_lcd_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="cursor" value="Normal" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_up_character_lcd_communication.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_up_character_lcd_initialization.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_character_lcd_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/University_Program/Audio_Video/altera_up_avalon_character_lcd/altera_up_avalon_character_lcd_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Audio_Video/altera_up_avalon_character_lcd/hdl/altera_up_character_lcd_communication.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Audio_Video/altera_up_avalon_character_lcd/hdl/altera_up_character_lcd_initialization.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="character_lcd_0" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 127 starting:altera_up_avalon_character_lcd "submodules/niosII_system_character_lcd_0"</message>
   <message level="Info" culprit="character_lcd_0">Starting Generation of Character LCD</message>
   <message level="Info" culprit="character_lcd_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_character_lcd</b> "<b>character_lcd_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_sram:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,board=DE2,pixel_buffer=true"
   instancePathKey="niosII_system:.:sram_0"
   kind="altera_up_avalon_sram"
   version="12.0"
   name="niosII_system_sram_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="50000000" />
  <parameter name="pixel_buffer" value="true" />
  <parameter name="board" value="DE2" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_sram_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/University_Program/Memory/altera_up_avalon_sram/altera_up_avalon_sram_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="sram_0" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 126 starting:altera_up_avalon_sram "submodules/niosII_system_sram_0"</message>
   <message level="Info" culprit="sram_0">Starting Generation of SRAM or SSRAM Controller</message>
   <message level="Info" culprit="sram_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_sram</b> "<b>sram_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="DM9000A_IF:1.0:AUTO_S1_CLOCK_CLOCK_RATE=50000000"
   instancePathKey="niosII_system:.:DM9000A_IF_0"
   kind="DM9000A_IF"
   version="1.0"
   name="DM9000A_IF">
  <parameter name="AUTO_S1_CLOCK_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/DM9000A_IF.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/hardware/DM9000A_IF_hw.tcl"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/hardware/DM9000A_IF.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="DM9000A_IF_0" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 125 starting:DM9000A_IF "submodules/DM9000A_IF"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /OPT/altera/12.1/quartus/bin/quartus_map not_a_project --generate_hdl_interface=/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/hardware/DM9000A_IF.v --source=/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/hardware/DM9000A_IF.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt7251_2527429000777831651.dir/0001_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 2.085s</message>
   <message level="Info" culprit="DM9000A_IF_0"><![CDATA["<b>niosII_system</b>" instantiated <b>DM9000A_IF</b> "<b>DM9000A_IF_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_clocks:12.0:AUTO_CLK_IN_PRIMARY_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,audio_clk=false,audio_clk_freq=12.288,board=DE2,sdram_clk=true,sys_clk_freq=50,vga_clk=true"
   instancePathKey="niosII_system:.:up_clocks_0"
   kind="altera_up_clocks"
   version="12.0"
   name="niosII_system_up_clocks_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="audio_clk_freq" value="12.288" />
  <parameter name="AUTO_CLK_IN_PRIMARY_CLOCK_RATE" value="50000000" />
  <parameter name="vga_clk" value="true" />
  <parameter name="board" value="DE2" />
  <parameter name="audio_clk" value="false" />
  <parameter name="sys_clk_freq" value="50" />
  <parameter name="sdram_clk" value="true" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_up_clocks_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/University_Program/altera_up_clocks/altera_up_clocks_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="up_clocks_0" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 124 starting:altera_up_clocks "submodules/niosII_system_up_clocks_0"</message>
   <message level="Info" culprit="up_clocks_0">Starting Generation of Required Clocks for DE-Series Boards</message>
   <message level="Info" culprit="up_clocks_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_clocks</b> "<b>up_clocks_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_pixel_buffer_dma:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,addr_mode=X-Y,back_start_address=25165824,color_space=8-bit RGB,image_height=480,image_width=640,start_address=25165824"
   instancePathKey="niosII_system:.:video_pixel_buffer_dma_0"
   kind="altera_up_avalon_video_pixel_buffer_dma"
   version="12.0"
   name="niosII_system_video_pixel_buffer_dma_0">
  <parameter name="color_space" value="8-bit RGB" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="addr_mode" value="X-Y" />
  <parameter name="start_address" value="25165824" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="50000000" />
  <parameter name="image_width" value="640" />
  <parameter name="image_height" value="480" />
  <parameter name="back_start_address" value="25165824" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_video_pixel_buffer_dma_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_pixel_buffer_dma/altera_up_avalon_video_pixel_buffer_dma_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="video_pixel_buffer_dma_0" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 123 starting:altera_up_avalon_video_pixel_buffer_dma "submodules/niosII_system_video_pixel_buffer_dma_0"</message>
   <message level="Info" culprit="video_pixel_buffer_dma_0">Starting Generation of VGA Pixel Buffer</message>
   <message level="Info" culprit="video_pixel_buffer_dma_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_video_pixel_buffer_dma</b> "<b>video_pixel_buffer_dma_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_rgb_resampler:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,alpha=1023,input_bits=8,input_planes=1,input_type=8-bit RGB,output_bits=10,output_planes=3,output_type=30-bit RGB"
   instancePathKey="niosII_system:.:video_rgb_resampler_0"
   kind="altera_up_avalon_video_rgb_resampler"
   version="12.0"
   name="niosII_system_video_rgb_resampler_0">
  <parameter name="output_bits" value="10" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="input_planes" value="1" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="50000000" />
  <parameter name="input_bits" value="8" />
  <parameter name="alpha" value="1023" />
  <parameter name="input_type" value="8-bit RGB" />
  <parameter name="output_planes" value="3" />
  <parameter name="output_type" value="30-bit RGB" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_video_rgb_resampler_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="video_rgb_resampler_0" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 122 starting:altera_up_avalon_video_rgb_resampler "submodules/niosII_system_video_rgb_resampler_0"</message>
   <message level="Info" culprit="video_rgb_resampler_0">Starting Generation of Video RGB Resampler</message>
   <message level="Info" culprit="video_rgb_resampler_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_video_rgb_resampler</b> "<b>video_rgb_resampler_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_vga_controller:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone II,board=DE2,device=VGA Connector,underflow_flag=false"
   instancePathKey="niosII_system:.:video_vga_controller_0"
   kind="altera_up_avalon_video_vga_controller"
   version="12.0"
   name="niosII_system_video_vga_controller_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="25000000" />
  <parameter name="device" value="VGA Connector" />
  <parameter name="underflow_flag" value="false" />
  <parameter name="board" value="DE2" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_up_avalon_video_vga_timing.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_video_vga_controller_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_vga_controller/altera_up_avalon_video_vga_controller_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_vga_controller/hdl/altera_up_avalon_video_vga_timing.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="video_vga_controller_0" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 121 starting:altera_up_avalon_video_vga_controller "submodules/niosII_system_video_vga_controller_0"</message>
   <message level="Info" culprit="video_vga_controller_0">Starting Generation of VGA Controller</message>
   <message level="Info" culprit="video_vga_controller_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_video_vga_controller</b> "<b>video_vga_controller_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="Altera_UP_SD_Card_Avalon_Interface:1.0:AUTO_CLOCK_SINK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II"
   instancePathKey="niosII_system:.:Altera_UP_SD_Card_Avalon_Interface_0"
   kind="Altera_UP_SD_Card_Avalon_Interface"
   version="1.0"
   name="Altera_UP_SD_Card_Avalon_Interface">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLOCK_SINK_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/Altera_UP_SD_Card_Buffer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/Altera_UP_SD_Card_Clock.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/Altera_UP_SD_Card_Control_FSM.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/Altera_UP_SD_Card_Interface.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/Altera_UP_SD_Card_Memory_Block.qip"
       type="OTHER"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/Altera_UP_SD_Card_Response_Receiver.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/Altera_UP_SD_CRC16_Generator.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/Altera_UP_SD_CRC7_Generator.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/Altera_UP_SD_Signal_Trigger.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/Altera_UP_SD_Card_Memory_Block.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/Altera_UP_SD_Card_Memory_Block.bsf"
       type="OTHER"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/Altera_UP_SD_Card_Memory_Block.cmp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/Altera_UP_SD_Card_Avalon_Interface_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_48_bit_Command_Generator.vhd"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Buffer.vhd"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Clock.vhd"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Control_FSM.vhd"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.qip"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC16_Generator.vhd"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC7_Generator.vhd"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Signal_Trigger.vhd"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.bsf"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.cmp"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="niosII_system"
     as="Altera_UP_SD_Card_Avalon_Interface_0" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 120 starting:Altera_UP_SD_Card_Avalon_Interface "submodules/Altera_UP_SD_Card_Avalon_Interface"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /OPT/altera/12.1/quartus/bin/quartus_sh -t /tmp/alt7251_2527429000777831651.dir/0003_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: /OPT/altera/12.1/quartus/bin/quartus_map not_a_project --generate_hdl_interface=/OPT/altera/12.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt7251_2527429000777831651.dir/0003_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.069s</message>
   <message level="Debug">Command took 2.399s</message>
   <message level="Info" culprit="Altera_UP_SD_Card_Avalon_Interface_0"><![CDATA["<b>niosII_system</b>" instantiated <b>Altera_UP_SD_Card_Avalon_Interface</b> "<b>Altera_UP_SD_Card_Avalon_Interface_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_dual_clock_buffer:12.0:AUTO_CLOCK_STREAM_IN_CLOCK_RATE=50000000,AUTO_CLOCK_STREAM_OUT_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone II,color_bits=10,color_planes=3"
   instancePathKey="niosII_system:.:video_dual_clock_buffer_0"
   kind="altera_up_avalon_video_dual_clock_buffer"
   version="12.0"
   name="niosII_system_video_dual_clock_buffer_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLOCK_STREAM_OUT_CLOCK_RATE" value="25000000" />
  <parameter name="color_bits" value="10" />
  <parameter name="AUTO_CLOCK_STREAM_IN_CLOCK_RATE" value="50000000" />
  <parameter name="color_planes" value="3" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_video_dual_clock_buffer_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_dual_clock_buffer/altera_up_avalon_video_dual_clock_buffer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="video_dual_clock_buffer_0" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 119 starting:altera_up_avalon_video_dual_clock_buffer "submodules/niosII_system_video_dual_clock_buffer_0"</message>
   <message level="Info" culprit="video_dual_clock_buffer_0">Starting Generation of the Dual Clock Buffer</message>
   <message level="Info" culprit="video_dual_clock_buffer_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>video_dual_clock_buffer_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_new_sdram_controller:12.1:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,casLatency=3,clockRate=50000000,columnWidth=8,dataWidth=16,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=,model=custom,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=12,size=8388608"
   instancePathKey="niosII_system:.:sdram_0"
   kind="altera_avalon_new_sdram_controller"
   version="12.1"
   name="niosII_system_sdram_0">
  <parameter name="TRFC" value="70.0" />
  <parameter name="dataWidth" value="16" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="model" value="custom" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="masteredTristateBridgeSlave" value="" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="rowWidth" value="12" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="casLatency" value="3" />
  <parameter name="refreshPeriod" value="15.625" />
  <parameter name="powerUpDelay" value="100.0" />
  <parameter name="TMRD" value="3" />
  <parameter name="size" value="8388608" />
  <parameter name="numberOfBanks" value="4" />
  <parameter name="TAC" value="5.5" />
  <parameter name="generateSimulationModel" value="false" />
  <parameter name="registerDataIn" value="true" />
  <parameter name="TWR" value="14.0" />
  <parameter name="TRP" value="20.0" />
  <parameter name="columnWidth" value="8" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_sdram_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="sdram_0" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 118 starting:altera_avalon_new_sdram_controller "submodules/niosII_system_sdram_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/OPT/altera/12.1/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt7251_2527429000777831651.dir/0016_sopclgen  --no_splash --refresh /tmp/alt7251_2527429000777831651.dir/0016_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/quartus" --sopc_perl="/OPT/altera/12.1/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Progress">(java:19999): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",</message>
   <message level="Progress">(java:19999): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",</message>
   <message level="Progress">Gtk-Message: Failed to load module "pk-gtk-module"</message>
   <message level="Progress">Gtk-Message: Failed to load module "canberra-gtk-module"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /OPT/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt7251_2527429000777831651.dir/0016_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/OPT/altera/12.1/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt7251_2527429000777831651.dir/0016_sopclgen  --generate /tmp/alt7251_2527429000777831651.dir/0016_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/quartus/" --sopc_perl="/OPT/altera/12.1/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">(java:20033): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",</message>
   <message level="Progress">(java:20033): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",</message>
   <message level="Progress">Gtk-Message: Failed to load module "pk-gtk-module"</message>
   <message level="Progress">Gtk-Message: Failed to load module "canberra-gtk-module"</message>
   <message level="Progress">Altera SOPC Builder Version 12.11 Build 243</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2017.03.26 13:31:25 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2017.03.26 13:31:25 (*) Reading project /tmp/alt7251_2527429000777831651.dir/0016_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2017.03.26 13:31:25 (*) Finding all CPUs</message>
   <message level="Progress"># 2017.03.26 13:31:25 (*) Finding all peripherals</message>
   <message level="Progress"># 2017.03.26 13:31:25 (*) Finding software components</message>
   <message level="Progress"># 2017.03.26 13:31:25 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2017.03.26 13:31:25 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2017.03.26 13:31:25 (*) (No Libraries Built)</message>
   <message level="Progress"># 2017.03.26 13:31:25 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2017.03.26 13:31:25 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2017.03.26 13:31:25 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2017.03.26 13:31:25 (*) Running Generator Program for niosII_system_sdram_0</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2017.03.26 13:31:26 (*) Running Test Generator Program for niosII_system_sdram_0</message>
   <message level="Progress"># 2017.03.26 13:31:26 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2017.03.26 13:31:26 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2017.03.26 13:31:26 (*) Generating Symbol /tmp/alt7251_2527429000777831651.dir/0016_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2017.03.26 13:31:26 (*) Creating command-line system-generation script: /tmp/alt7251_2527429000777831651.dir/0016_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2017.03.26 13:31:26 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2017.03.26 13:31:26 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2017.03.26 13:31:26 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt7251_2527429000777831651.dir/0016_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt7251_2527429000777831651.dir/0016_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt7251_2527429000777831651.dir/0016_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2017.03.26 13:31:26 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="sdram_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_generic_tristate_controller:12.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=0,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=0,ACTIVE_LOW_READ=1,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_DOMAIN=5,AUTO_CLK_RESET_DOMAIN=5,AUTO_DEVICE=EP2C35F672C6,AUTO_DEVICE_FAMILY=Cyclone II,AUTO_TRISTATECONDUIT_MASTERS=,CHIPSELECT_THROUGH_READLATENCY=1,CLOCK_RATE=50000000,INTERFACE_ASSIGNMENT_KEYS=embeddedsw.configuration.isFlash,embeddedsw.configuration.isMemoryDevice,embeddedsw.configuration.isNonVolatileStorage,INTERFACE_ASSIGNMENT_VALUES=1,1,1,IS_MEMORY_DEVICE=1,MODULE_ASSIGNMENT_KEYS=embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.configuration.isFlash,embeddedsw.configuration.isMemoryDevice,embeddedsw.configuration.isNonVolatileStorage,MODULE_ASSIGNMENT_VALUES=altera_avalon_lan91c111\,altera_avalon_cfi_flash,1,1,1,TCM_ADDRESS_W=22,TCM_BYTEENABLE_W=1,TCM_DATA_HOLD=40,TCM_DATA_W=8,TCM_MAX_PENDING_READ_TRANSACTIONS=3,TCM_READLATENCY=2,TCM_READ_WAIT=160,TCM_SETUP_WAIT=40,TCM_SYMBOLS_PER_WORD=1,TCM_TIMING_UNITS=0,TCM_TURNAROUND_TIME=2,TCM_WRITE_WAIT=160,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1(altera_clock_bridge:12.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:12.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert)(altera_tristate_controller_translator:12.1:AUTO_DEVICE_FAMILY=Cyclone II,CLOCK_RATE=50000000,IS_MEMORY_DEVICE=1,MAX_PENDING_READ_TRANSACTIONS=3,READLATENCY=2,READLATENCY_CYCLES=2,TIMING_UNITS=0,TURNAROUND_TIME=2,TURNAROUND_TIME_CYCLES=1,UAV_ADDRESS_W=22,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_DATA_W=8,ZERO_READ_DELAY=0,ZERO_WRITE_DELAY=0)(altera_merlin_slave_translator:12.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=22,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=40,AV_DATA_HOLD_CYCLES=2,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=3,AV_READLATENCY=2,AV_READ_WAIT=160,AV_READ_WAIT_CYCLES=8,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=40,AV_SETUP_WAIT_CYCLES=2,AV_SYMBOLS_PER_WORD=1,AV_TIMING_UNITS=0,AV_WRITE_WAIT=160,AV_WRITE_WAIT_CYCLES=8,CHIPSELECT_THROUGH_READLATENCY=1,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=22,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=8,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1)(altera_tristate_controller_aggregator:12.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=0,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=0,ACTIVE_LOW_READ=1,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,AV_ADDRESS_W=22,AV_BYTEENABLE_W=1,AV_DATA_W=8,AV_HOLD_TIME=40,AV_READ_LATENCY=2,AV_READ_WAIT=160,AV_SETUP_WAIT=40,AV_TIMING_UNITS=0,AV_WRITE_WAIT=160,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1)(clock:12.1:)(clock:12.1:)(reset:12.1:)(clock:12.1:)(reset:12.1:)(clock:12.1:)(reset:12.1:)(conduit:12.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon:12.1:arbitrationPriority=1,baseAddress=0x0000)(avalon:12.1:arbitrationPriority=1,baseAddress=0x0000)"
   instancePathKey="niosII_system:.:generic_tristate_controller_0"
   kind="altera_generic_tristate_controller"
   version="12.1"
   name="niosII_system_generic_tristate_controller_0">
  <parameter name="TCM_READ_WAIT" value="160" />
  <parameter name="USE_BYTEENABLE" value="0" />
  <parameter name="TCM_BYTEENABLE_W" value="1" />
  <parameter name="ACTIVE_LOW_BYTEENABLE" value="0" />
  <parameter name="ACTIVE_LOW_LOCK" value="0" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="TCM_DATA_HOLD" value="40" />
  <parameter name="ACTIVE_LOW_OUTPUTENABLE" value="0" />
  <parameter name="TCM_READLATENCY" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="USE_WRITEBYTEENABLE" value="0" />
  <parameter name="TCM_TURNAROUND_TIME" value="2" />
  <parameter name="USE_RESETREQUEST" value="0" />
  <parameter name="TCM_ADDRESS_W" value="22" />
  <parameter
     name="INTERFACE_ASSIGNMENT_KEYS"
     value="embeddedsw.configuration.isFlash,embeddedsw.configuration.isMemoryDevice,embeddedsw.configuration.isNonVolatileStorage" />
  <parameter name="USE_RESET_OUTPUT" value="0" />
  <parameter name="ACTIVE_LOW_IRQ" value="0" />
  <parameter name="ACTIVE_LOW_WRITEBYTEENABLE" value="0" />
  <parameter name="USE_READDATA" value="1" />
  <parameter
     name="MODULE_ASSIGNMENT_VALUES"
     value="altera_avalon_lan91c111\,altera_avalon_cfi_flash,1,1,1" />
  <parameter name="USE_OUTPUTENABLE" value="0" />
  <parameter name="TCM_MAX_PENDING_READ_TRANSACTIONS" value="3" />
  <parameter name="AUTO_TRISTATECONDUIT_MASTERS" value="" />
  <parameter name="ACTIVE_LOW_WRITE" value="1" />
  <parameter name="ACTIVE_LOW_WAITREQUEST" value="0" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="5" />
  <parameter name="USE_BEGINTRANSFER" value="0" />
  <parameter name="TCM_SYMBOLS_PER_WORD" value="1" />
  <parameter
     name="MODULE_ASSIGNMENT_KEYS"
     value="embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.configuration.isFlash,embeddedsw.configuration.isMemoryDevice,embeddedsw.configuration.isNonVolatileStorage" />
  <parameter name="TCM_DATA_W" value="8" />
  <parameter name="AUTO_DEVICE" value="EP2C35F672C6" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="5" />
  <parameter name="ACTIVE_LOW_BEGINTRANSFER" value="0" />
  <parameter name="CHIPSELECT_THROUGH_READLATENCY" value="1" />
  <parameter name="TCM_WRITE_WAIT" value="160" />
  <parameter name="USE_CHIPSELECT" value="1" />
  <parameter name="USE_WAITREQUEST" value="0" />
  <parameter name="USE_WRITE" value="1" />
  <parameter name="USE_WRITEDATA" value="1" />
  <parameter name="INTERFACE_ASSIGNMENT_VALUES" value="1,1,1" />
  <parameter name="ACTIVE_LOW_CHIPSELECT" value="1" />
  <parameter name="IS_MEMORY_DEVICE" value="1" />
  <parameter name="ACTIVE_LOW_RESET_OUTPUT" value="0" />
  <parameter name="ACTIVE_LOW_READ" value="1" />
  <parameter name="ACTIVE_LOW_RESETREQUEST" value="0" />
  <parameter name="USE_IRQ" value="0" />
  <parameter name="USE_LOCK" value="0" />
  <parameter name="TCM_TIMING_UNITS" value="0" />
  <parameter name="TCM_SETUP_WAIT" value="40" />
  <parameter name="CLOCK_RATE" value="50000000" />
  <parameter name="USE_READ" value="1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_generic_tristate_controller_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_tristate_controller_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_tristate_controller_aggregator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_generic_tristate_controller/altera_generic_tristate_controller_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator.sv"
       attributes="" />
  </childSourceFiles>
  <instantiator instantiator="niosII_system" as="generic_tristate_controller_0" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 117 starting:altera_generic_tristate_controller "submodules/niosII_system_generic_tristate_controller_0"</message>
   <message level="Debug">Transform: PipelineBridgeSwap</message>
   <message level="Info" culprit="pipeline_bridge_swap_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: ClockCrossingBridgeSwap</message>
   <message level="Debug">Transform: QsysBetaIPSwap</message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Info">No custom instruction connections, skipping transform </message>
   <message level="Debug">Transform: TristateConduitUpgradeTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">Transform merlin_translator_transform not run on matched interfaces tdt.avalon_universal_master_0 and slave_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_translator_transform not run on matched interfaces slave_translator.avalon_anti_slave_0 and tda.avalon_slave_0</message>
   <message level="Debug">Transform: AXI4TranslatorTransform</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces tdt.avalon_universal_master_0 and slave_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces slave_translator.avalon_anti_slave_0 and tda.avalon_slave_0</message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tdt.avalon_universal_master_0 and slave_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces slave_translator.avalon_anti_slave_0 and tda.avalon_slave_0</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: CombinedWidthTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug" culprit="generic_tristate_controller_0"><![CDATA["<b>generic_tristate_controller_0</b>" reuses <b>altera_tristate_controller_translator</b> "<b>submodules/altera_tristate_controller_translator</b>"]]></message>
   <message level="Debug" culprit="generic_tristate_controller_0"><![CDATA["<b>generic_tristate_controller_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="generic_tristate_controller_0"><![CDATA["<b>generic_tristate_controller_0</b>" reuses <b>altera_tristate_controller_aggregator</b> "<b>submodules/altera_tristate_controller_aggregator</b>"]]></message>
   <message level="Info" culprit="generic_tristate_controller_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_generic_tristate_controller</b> "<b>generic_tristate_controller_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 4 starting:altera_tristate_controller_translator "submodules/altera_tristate_controller_translator"</message>
   <message level="Info" culprit="tdt"><![CDATA["<b>generic_tristate_controller_0</b>" instantiated <b>altera_tristate_controller_translator</b> "<b>tdt</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 116 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="nios2_0_jtag_debug_module_translator"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>nios2_0_jtag_debug_module_translator</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 2 starting:altera_tristate_controller_aggregator "submodules/altera_tristate_controller_aggregator"</message>
   <message level="Info" culprit="tda"><![CDATA["<b>generic_tristate_controller_0</b>" instantiated <b>altera_tristate_controller_aggregator</b> "<b>tda</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_conduit_bridge:12.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;tristate_conduit_pin_sharer_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_address_out&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_write_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_chipselect_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_data_out&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;generic_tristate_controller_0_tcm_data_out&quot; output_enable_name=&quot;generic_tristate_controller_0_tcm_data_outen&quot; input_name=&quot;generic_tristate_controller_0_tcm_data_in&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_read_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;"
   instancePathKey="niosII_system:.:tristate_conduit_bridge_0"
   kind="altera_tristate_conduit_bridge"
   version="12.1"
   name="niosII_system_tristate_conduit_bridge_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter
     name="INTERFACE_INFO"
     value="&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;tristate_conduit_pin_sharer_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_address_out&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_write_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_chipselect_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_data_out&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;generic_tristate_controller_0_tcm_data_out&quot; output_enable_name=&quot;generic_tristate_controller_0_tcm_data_outen&quot; input_name=&quot;generic_tristate_controller_0_tcm_data_in&quot; /&gt;&lt;pin role=&quot;generic_tristate_controller_0_tcm_read_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;generic_tristate_controller_0_tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_tristate_conduit_bridge_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_tristate_conduit_bridge/altera_tristate_conduit_bridge_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="tristate_conduit_bridge_0" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 119 starting:altera_tristate_conduit_bridge "submodules/niosII_system_tristate_conduit_bridge_0"</message>
   <message level="Info" culprit="tristate_conduit_bridge_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_tristate_conduit_bridge</b> "<b>tristate_conduit_bridge_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_conduit_pin_sharer:12.1:AUTO_CLK_CLOCK_DOMAIN=5,AUTO_CLK_CLOCK_RATE=50000000,AUTO_CLK_RESET_DOMAIN=5,AUTO_DEVICE=EP2C35F672C6,AUTO_DEVICE_FAMILY=Cyclone II,AUTO_TRISTATECONDUIT_MASTERS=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;generic_tristate_controller_0.tcm&quot;&gt;&lt;port role=&quot;write_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;read_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;chipselect_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;request&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;grant&quot; direction=&quot;input&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;address_out&quot; direction=&quot;output&quot; width=&quot;22&quot; /&gt;&lt;port role=&quot;data_out&quot; direction=&quot;output&quot; width=&quot;8&quot; /&gt;&lt;port role=&quot;data_outen&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;data_in&quot; direction=&quot;input&quot; width=&quot;8&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;generic_tristate_controller_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;pin role=&quot;read_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,REALTIME_SHARED_SIGNAL_LIST=,REALTIME_SIGNAL_ORIGIN_LIST=address,read_n,write_n,data,chipselect_n,SHARED_SIGNAL_LIST=,SIGNAL_INPUT_NAMES=,SIGNAL_ORIGIN_LIST=,SIGNAL_ORIGIN_TYPE=,SIGNAL_ORIGIN_WIDTH=,SIGNAL_OUTPUT_ENABLE_NAMES=,SIGNAL_OUTPUT_NAMES=(altera_clock_bridge:12.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:12.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert)(altera_tristate_conduit_pin_sharer_core:12.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,HIERARCHY_LEVEL=1,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;../generic_tristate_controller_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;pin role=&quot;read_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,REALTIME_SHARED_SIGNAL_LIST=,REALTIME_SIGNAL_INPUT_NAMES=,,,tcm_data_in,REALTIME_SIGNAL_ORIGIN_LIST=address,read_n,write_n,data,chipselect_n,REALTIME_SIGNAL_ORIGIN_TYPE=Output,Output,Output,Bidirectional,Output,REALTIME_SIGNAL_ORIGIN_WIDTH=22,1,1,8,1,REALTIME_SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_read_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,SHARED_SIGNAL_LIST=,SIGNAL_INPUT_NAMES=,SIGNAL_ORIGIN_LIST=,SIGNAL_ORIGIN_TYPE=,SIGNAL_ORIGIN_WIDTH=,SIGNAL_OUTPUT_ENABLE_NAMES=,SIGNAL_OUTPUT_NAMES=)(altera_merlin_std_arbitrator:12.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,NUM_REQUESTERS=1,SCHEME=round-robin,ST_CHANNEL_W=1,ST_DATA_W=8,USE_CHANNEL=0,USE_DATA=0,USE_PACKETS=0)(clock:12.1:)(clock:12.1:)(reset:12.1:)(clock:12.1:)(reset:12.1:)(avalon_streaming:12.1:)(avalon_streaming:12.1:)"
   instancePathKey="niosII_system:.:tristate_conduit_pin_sharer_0"
   kind="altera_tristate_conduit_pin_sharer"
   version="12.1"
   name="niosII_system_tristate_conduit_pin_sharer_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="SIGNAL_ORIGIN_LIST" value="" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter
     name="REALTIME_SIGNAL_ORIGIN_LIST"
     value="address,read_n,write_n,data,chipselect_n" />
  <parameter name="MODULE_ORIGIN_LIST" value="" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="5" />
  <parameter name="SIGNAL_OUTPUT_ENABLE_NAMES" value="" />
  <parameter name="SIGNAL_ORIGIN_TYPE" value="" />
  <parameter name="SIGNAL_ORIGIN_WIDTH" value="" />
  <parameter name="SIGNAL_OUTPUT_NAMES" value="" />
  <parameter name="REALTIME_SHARED_SIGNAL_LIST" value="" />
  <parameter name="NUM_INTERFACES" value="1" />
  <parameter name="AUTO_DEVICE" value="EP2C35F672C6" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="5" />
  <parameter name="SIGNAL_INPUT_NAMES" value="" />
  <parameter
     name="REALTIME_MODULE_ORIGIN_LIST"
     value="generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm" />
  <parameter
     name="INTERFACE_INFO"
     value="&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;generic_tristate_controller_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;pin role=&quot;read_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;" />
  <parameter name="SHARED_SIGNAL_LIST" value="" />
  <parameter
     name="AUTO_TRISTATECONDUIT_MASTERS"
     value="&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;generic_tristate_controller_0.tcm&quot;&gt;&lt;port role=&quot;write_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;read_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;chipselect_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;request&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;grant&quot; direction=&quot;input&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;address_out&quot; direction=&quot;output&quot; width=&quot;22&quot; /&gt;&lt;port role=&quot;data_out&quot; direction=&quot;output&quot; width=&quot;8&quot; /&gt;&lt;port role=&quot;data_outen&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;data_in&quot; direction=&quot;input&quot; width=&quot;8&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_tristate_conduit_pin_sharer_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_tristate_conduit_pin_sharer_0_pin_sharer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_std_arbitrator_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_tristate_conduit_pin_sharer_0_arbiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_tristate_conduit_pin_sharer/altera_tristate_conduit_pin_sharer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_tristate_conduit_pin_sharer_core/altera_tristate_conduit_pin_sharer_core_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_core.sv"
       attributes="" />
  </childSourceFiles>
  <instantiator instantiator="niosII_system" as="tristate_conduit_pin_sharer_0" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 118 starting:altera_tristate_conduit_pin_sharer "submodules/niosII_system_tristate_conduit_pin_sharer_0"</message>
   <message level="Debug">Transform: PipelineBridgeSwap</message>
   <message level="Info" culprit="pipeline_bridge_swap_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: ClockCrossingBridgeSwap</message>
   <message level="Debug">Transform: QsysBetaIPSwap</message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Info">No custom instruction connections, skipping transform </message>
   <message level="Debug">Transform: TristateConduitUpgradeTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Info">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: AXI4TranslatorTransform</message>
   <message level="Info">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: CombinedWidthTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" reuses <b>altera_tristate_conduit_pin_sharer_core</b> "<b>submodules/niosII_system_tristate_conduit_pin_sharer_0_pin_sharer</b>"]]></message>
   <message level="Debug" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" reuses <b>altera_merlin_std_arbitrator</b> "<b>submodules/niosII_system_tristate_conduit_pin_sharer_0_arbiter</b>"]]></message>
   <message level="Info" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_tristate_conduit_pin_sharer</b> "<b>tristate_conduit_pin_sharer_0</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 1 starting:altera_tristate_conduit_pin_sharer_core "submodules/niosII_system_tristate_conduit_pin_sharer_0_pin_sharer"</message>
   <message level="Info" culprit="pin_sharer"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" instantiated <b>altera_tristate_conduit_pin_sharer_core</b> "<b>pin_sharer</b>"]]></message>
   <message level="Debug" culprit="niosII_system">queue size: 0 starting:altera_merlin_std_arbitrator "submodules/niosII_system_tristate_conduit_pin_sharer_0_arbiter"</message>
   <message level="Info" culprit="arbiter"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" instantiated <b>altera_merlin_std_arbitrator</b> "<b>arbiter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=4,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=6,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0"
   instancePathKey="niosII_system:.:nios2_0_instruction_master_translator"
   kind="altera_merlin_master_translator"
   version="12.1"
   name="altera_merlin_master_translator">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="niosII_system"
     as="nios2_0_instruction_master_translator,nios2_0_data_master_translator,video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 119 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_0_instruction_master_translator"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_0_instruction_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:12.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=1,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=1,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1"
   instancePathKey="niosII_system:.:nios2_0_jtag_debug_module_translator"
   kind="altera_merlin_slave_translator"
   version="12.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="niosII_system"
     as="nios2_0_jtag_debug_module_translator,onchip_memory2_0_s1_translator,sdram_0_s1_translator,generic_tristate_controller_0_uas_translator,sram_0_avalon_sram_slave_translator,sysid_qsys_0_control_slave_translator,timer_0_s1_translator,jtag_uart_0_avalon_jtag_slave_translator,DM9000A_IF_0_s1_translator,character_lcd_0_avalon_lcd_slave_translator,video_pixel_buffer_dma_0_avalon_control_slave_translator,Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_translator" />
  <instantiator
     instantiator="niosII_system_generic_tristate_controller_0"
     as="slave_translator" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 116 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="nios2_0_jtag_debug_module_translator"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>nios2_0_jtag_debug_module_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:12.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;nios2_0_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001888800&quot;
   end=&quot;0x00000000001889000&quot;
   responds=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001884000&quot;
   end=&quot;0x00000000001888000&quot;
   responds=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sdram_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000800000&quot;
   end=&quot;0x00000000001000000&quot;
   responds=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;generic_tristate_controller_0_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001400000&quot;
   end=&quot;0x00000000001800000&quot;
   responds=&quot;1&quot; /&gt;
&lt;/address_map&gt;
,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=6,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=31,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=response_status(112:111) cache(110:107) protection(106:104) thread_id(103) dest_id(102:99) src_id(98:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=91,PKT_ADDR_SIDEBAND_L=91,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BURST_TYPE_H=90,PKT_BURST_TYPE_L=89,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_CACHE_H=110,PKT_CACHE_L=107,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=92,PKT_DATA_SIDEBAND_L=92,PKT_DEST_ID_H=102,PKT_DEST_ID_L=99,PKT_PROTECTION_H=106,PKT_PROTECTION_L=104,PKT_QOS_H=94,PKT_QOS_L=94,PKT_SRC_ID_H=98,PKT_SRC_ID_L=95,PKT_THREAD_ID_H=103,PKT_THREAD_ID_L=103,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=12,ST_DATA_W=113,SUPPRESS_0_BYTEEN_RSP=0"
   instancePathKey="niosII_system:.:nios2_0_instruction_master_translator_avalon_universal_master_0_agent"
   kind="altera_merlin_master_agent"
   version="12.1"
   name="altera_merlin_master_agent">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="niosII_system"
     as="nios2_0_instruction_master_translator_avalon_universal_master_0_agent,nios2_0_data_master_translator_avalon_universal_master_0_agent,video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 104 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="nios2_0_instruction_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_0_instruction_master_translator_avalon_universal_master_0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:12.1:AUTO_DEVICE_FAMILY=Cyclone II,AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=0,MAX_BURSTWRAP=63,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=response_status(112:111) cache(110:107) protection(106:104) thread_id(103) dest_id(102:99) src_id(98:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=102,PKT_DEST_ID_L=99,PKT_PROTECTION_H=106,PKT_PROTECTION_L=104,PKT_RESPONSE_STATUS_H=112,PKT_RESPONSE_STATUS_L=111,PKT_SRC_ID_H=98,PKT_SRC_ID_L=95,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=12,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=0"
   instancePathKey="niosII_system:.:nios2_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   kind="altera_merlin_slave_agent"
   version="12.1"
   name="altera_merlin_slave_agent">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="niosII_system"
     as="nios2_0_jtag_debug_module_translator_avalon_universal_slave_0_agent,onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent,sdram_0_s1_translator_avalon_universal_slave_0_agent,generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent,sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent,sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent,timer_0_s1_translator_avalon_universal_slave_0_agent,jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,DM9000A_IF_0_s1_translator_avalon_universal_slave_0_agent,character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent,video_pixel_buffer_dma_0_avalon_control_slave_translator_avalon_universal_slave_0_agent,Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 101 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="nios2_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>nios2_0_jtag_debug_module_translator_avalon_universal_slave_0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:12.1:AUTO_DEVICE_FAMILY=Cyclone II,BITS_PER_SYMBOL=114,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="niosII_system:.:nios2_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="12.1"
   name="altera_avalon_sc_fifo">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="niosII_system"
     as="nios2_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo,sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,DM9000A_IF_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,DM9000A_IF_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,video_pixel_buffer_dma_0_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 100 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="nios2_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>nios2_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=0100,1000,0010,0001,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=2,DESTINATION_ID=2,3,1,0,END_ADDRESS=0x1000000,0x1800000,0x1888000,0x1889000,MERLIN_PACKET_FORMAT=response_status(112:111) cache(110:107) protection(106:104) thread_id(103) dest_id(102:99) src_id(98:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=102,PKT_DEST_ID_L=99,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SLAVES_INFO=2:0100:0x800000:0x1000000:both,3:1000:0x1400000:0x1800000:both,1:0010:0x1884000:0x1888000:both,0:0001:0x1888800:0x1889000:both,START_ADDRESS=0x800000,0x1400000,0x1884000,0x1888800,ST_CHANNEL_W=12,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both,both,both"
   instancePathKey="niosII_system:.:addr_router"
   kind="altera_merlin_router"
   version="12.1"
   name="niosII_system_addr_router">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_addr_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="addr_router" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 76 starting:altera_merlin_router "submodules/niosII_system_addr_router"</message>
   <message level="Info" culprit="addr_router"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=000000000100,000000001000,000000010000,000000000010,000000000001,100000000000,000001000000,010000000000,000100000000,000010000000,000000100000,001000000000,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=2,DESTINATION_ID=2,3,4,1,0,11,6,10,8,7,5,9,END_ADDRESS=0x1000000,0x1800000,0x1880000,0x1888000,0x1889000,0x1889400,0x1889420,0x1889430,0x1889438,0x1889440,0x1889448,0x188944a,MERLIN_PACKET_FORMAT=response_status(112:111) cache(110:107) protection(106:104) thread_id(103) dest_id(102:99) src_id(98:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=102,PKT_DEST_ID_L=99,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SLAVES_INFO=2:000000000100:0x800000:0x1000000:both,3:000000001000:0x1400000:0x1800000:both,4:000000010000:0x1800000:0x1880000:both,1:000000000010:0x1884000:0x1888000:both,0:000000000001:0x1888800:0x1889000:both,11:100000000000:0x1889000:0x1889400:both,6:000001000000:0x1889400:0x1889420:both,10:010000000000:0x1889420:0x1889430:both,8:000100000000:0x1889430:0x1889438:both,7:000010000000:0x1889438:0x1889440:both,5:000000100000:0x1889440:0x1889448:both,9:001000000000:0x1889448:0x188944a:both,START_ADDRESS=0x800000,0x1400000,0x1800000,0x1884000,0x1888800,0x1889000,0x1889400,0x1889420,0x1889430,0x1889438,0x1889440,0x1889448,ST_CHANNEL_W=12,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both,both,both,both,both"
   instancePathKey="niosII_system:.:addr_router_001"
   kind="altera_merlin_router"
   version="12.1"
   name="niosII_system_addr_router_001">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_addr_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="addr_router_001" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 75 starting:altera_merlin_router "submodules/niosII_system_addr_router_001"</message>
   <message level="Info" culprit="addr_router_001"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DESTINATION_ID=4,END_ADDRESS=0x1880000,MERLIN_PACKET_FORMAT=response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:72) src_id(71:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58:53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),PKT_ADDR_H=40,PKT_ADDR_L=9,PKT_DEST_ID_H=75,PKT_DEST_ID_L=72,PKT_TRANS_READ=44,PKT_TRANS_WRITE=43,SLAVES_INFO=4:1:0x1800000:0x1880000:both,START_ADDRESS=0x1800000,ST_CHANNEL_W=12,ST_DATA_W=86,TYPE_OF_TRANSACTION=both"
   instancePathKey="niosII_system:.:addr_router_002"
   kind="altera_merlin_router"
   version="12.1"
   name="niosII_system_addr_router_002">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_addr_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="addr_router_002" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 74 starting:altera_merlin_router "submodules/niosII_system_addr_router_002"</message>
   <message level="Info" culprit="addr_router_002"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MERLIN_PACKET_FORMAT=response_status(112:111) cache(110:107) protection(106:104) thread_id(103) dest_id(102:99) src_id(98:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=102,PKT_DEST_ID_L=99,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SLAVES_INFO=0:01:0x0:0x0:both,1:10:0x0:0x0:both,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=12,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="niosII_system:.:id_router"
   kind="altera_merlin_router"
   version="12.1"
   name="niosII_system_id_router">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_id_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="id_router,id_router_001" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 73 starting:altera_merlin_router "submodules/niosII_system_id_router"</message>
   <message level="Info" culprit="id_router"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>id_router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MERLIN_PACKET_FORMAT=response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SLAVES_INFO=0:01:0x0:0x0:both,1:10:0x0:0x0:both,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=12,ST_DATA_W=95,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="niosII_system:.:id_router_002"
   kind="altera_merlin_router"
   version="12.1"
   name="niosII_system_id_router_002">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_id_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="id_router_002" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 71 starting:altera_merlin_router "submodules/niosII_system_id_router_002"</message>
   <message level="Info" culprit="id_router_002"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MERLIN_PACKET_FORMAT=response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:72) src_id(71:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58:53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),PKT_ADDR_H=40,PKT_ADDR_L=9,PKT_DEST_ID_H=75,PKT_DEST_ID_L=72,PKT_TRANS_READ=44,PKT_TRANS_WRITE=43,SLAVES_INFO=0:01:0x0:0x0:both,1:10:0x0:0x0:both,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=12,ST_DATA_W=86,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="niosII_system:.:id_router_003"
   kind="altera_merlin_router"
   version="12.1"
   name="niosII_system_id_router_003">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_id_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="id_router_003" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 70 starting:altera_merlin_router "submodules/niosII_system_id_router_003"</message>
   <message level="Info" culprit="id_router_003"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DESTINATION_ID=1,2,END_ADDRESS=0x0,0x0,MERLIN_PACKET_FORMAT=response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SLAVES_INFO=1:01:0x0:0x0:both,2:10:0x0:0x0:both,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=12,ST_DATA_W=95,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="niosII_system:.:id_router_004"
   kind="altera_merlin_router"
   version="12.1"
   name="niosII_system_id_router_004">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_id_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="id_router_004" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 69 starting:altera_merlin_router "submodules/niosII_system_id_router_004"</message>
   <message level="Info" culprit="id_router_004"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DESTINATION_ID=1,END_ADDRESS=0x0,MERLIN_PACKET_FORMAT=response_status(112:111) cache(110:107) protection(106:104) thread_id(103) dest_id(102:99) src_id(98:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=102,PKT_DEST_ID_L=99,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SLAVES_INFO=1:1:0x0:0x0:both,START_ADDRESS=0x0,ST_CHANNEL_W=12,ST_DATA_W=113,TYPE_OF_TRANSACTION=both"
   instancePathKey="niosII_system:.:id_router_005"
   kind="altera_merlin_router"
   version="12.1"
   name="niosII_system_id_router_005">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_id_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="niosII_system"
     as="id_router_005,id_router_006,id_router_007,id_router_008,id_router_010,id_router_011" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 68 starting:altera_merlin_router "submodules/niosII_system_id_router_005"</message>
   <message level="Info" culprit="id_router_005"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_005</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DESTINATION_ID=1,END_ADDRESS=0x0,MERLIN_PACKET_FORMAT=response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:72) src_id(71:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58:53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),PKT_ADDR_H=40,PKT_ADDR_L=9,PKT_DEST_ID_H=75,PKT_DEST_ID_L=72,PKT_TRANS_READ=44,PKT_TRANS_WRITE=43,SLAVES_INFO=1:1:0x0:0x0:both,START_ADDRESS=0x0,ST_CHANNEL_W=12,ST_DATA_W=86,TYPE_OF_TRANSACTION=both"
   instancePathKey="niosII_system:.:id_router_009"
   kind="altera_merlin_router"
   version="12.1"
   name="niosII_system_id_router_009">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_id_router_009.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="id_router_009" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 64 starting:altera_merlin_router "submodules/niosII_system_id_router_009"</message>
   <message level="Info" culprit="id_router_009"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_009</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,ENFORCE_ORDER=1,MAX_OUTSTANDING_RESPONSES=9,MERLIN_PACKET_FORMAT=response_status(112:111) cache(110:107) protection(106:104) thread_id(103) dest_id(102:99) src_id(98:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=102,PKT_DEST_ID_L=99,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,ST_CHANNEL_W=12,ST_DATA_W=113,VALID_WIDTH=12"
   instancePathKey="niosII_system:.:limiter"
   kind="altera_merlin_traffic_limiter"
   version="12.1"
   name="altera_merlin_traffic_limiter">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="limiter,limiter_001" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 61 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="limiter"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>limiter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:12.1:AUTO_CR0_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,BURSTWRAP_CONST_MASK=31,BURSTWRAP_CONST_VALUE=31,BYTEENABLE_SYNTHESIS=0,COMPRESSED_READ_SUPPORT=1,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=response_status(112:111) cache(110:107) protection(106:104) thread_id(103) dest_id(102:99) src_id(98:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=85,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=80,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BURST_TYPE_H=90,PKT_BURST_TYPE_L=89,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=79,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=12,ST_DATA_W=113"
   instancePathKey="niosII_system:.:burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="12.1"
   name="altera_merlin_burst_adapter">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CR0_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_address_alignment.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="niosII_system"
     as="burst_adapter,burst_adapter_001,burst_adapter_002,burst_adapter_003,burst_adapter_004,burst_adapter_005,burst_adapter_006,burst_adapter_007,burst_adapter_008,burst_adapter_009,burst_adapter_010,burst_adapter_011" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 59 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="burst_adapter"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>burst_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,NUM_RESET_INPUTS=3,OUTPUT_RESET_SYNC_EDGES=deassert,SYNC_DEPTH=2"
   instancePathKey="niosII_system:.:rst_controller"
   kind="altera_reset_controller"
   version="12.1"
   name="altera_reset_controller">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_reset_controller/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller.sdc"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="niosII_system"
     as="rst_controller,rst_controller_001,rst_controller_002" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 47 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(112:111) cache(110:107) protection(106:104) thread_id(103) dest_id(102:99) src_id(98:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=12,ST_DATA_W=113,VALID_WIDTH=12"
   instancePathKey="niosII_system:.:cmd_xbar_demux"
   kind="altera_merlin_demultiplexer"
   version="12.1"
   name="niosII_system_cmd_xbar_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(112:111) cache(110:107) protection(106:104) thread_id(103) dest_id(102:99) src_id(98:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="4" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="VALID_WIDTH" value="12" />
  <parameter name="ST_CHANNEL_W" value="12" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_cmd_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="cmd_xbar_demux" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 44 starting:altera_merlin_demultiplexer "submodules/niosII_system_cmd_xbar_demux"</message>
   <message level="Info" culprit="cmd_xbar_demux"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(112:111) cache(110:107) protection(106:104) thread_id(103) dest_id(102:99) src_id(98:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=12,ST_CHANNEL_W=12,ST_DATA_W=113,VALID_WIDTH=12"
   instancePathKey="niosII_system:.:cmd_xbar_demux_001"
   kind="altera_merlin_demultiplexer"
   version="12.1"
   name="niosII_system_cmd_xbar_demux_001">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(112:111) cache(110:107) protection(106:104) thread_id(103) dest_id(102:99) src_id(98:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="12" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="VALID_WIDTH" value="12" />
  <parameter name="ST_CHANNEL_W" value="12" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_cmd_xbar_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="cmd_xbar_demux_001" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 43 starting:altera_merlin_demultiplexer "submodules/niosII_system_cmd_xbar_demux_001"</message>
   <message level="Info" culprit="cmd_xbar_demux_001"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:72) src_id(71:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58:53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_OUTPUTS=1,ST_CHANNEL_W=12,ST_DATA_W=86,VALID_WIDTH=1"
   instancePathKey="niosII_system:.:cmd_xbar_demux_002"
   kind="altera_merlin_demultiplexer"
   version="12.1"
   name="niosII_system_cmd_xbar_demux_002">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:72) src_id(71:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58:53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <parameter name="ST_DATA_W" value="86" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="12" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_cmd_xbar_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="niosII_system"
     as="cmd_xbar_demux_002,rsp_xbar_demux_009" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 42 starting:altera_merlin_demultiplexer "submodules/niosII_system_cmd_xbar_demux_002"</message>
   <message level="Info" culprit="cmd_xbar_demux_002"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:12.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(112:111) cache(110:107) protection(106:104) thread_id(103) dest_id(102:99) src_id(98:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=12,ST_DATA_W=113,USE_EXTERNAL_ARB=0"
   instancePathKey="niosII_system:.:cmd_xbar_mux"
   kind="altera_merlin_multiplexer"
   version="12.1"
   name="niosII_system_cmd_xbar_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(112:111) cache(110:107) protection(106:104) thread_id(103) dest_id(102:99) src_id(98:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="ST_CHANNEL_W" value="12" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_cmd_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="cmd_xbar_mux,cmd_xbar_mux_001" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 41 starting:altera_merlin_multiplexer "submodules/niosII_system_cmd_xbar_mux"</message>
   <message level="Info" culprit="cmd_xbar_mux"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:12.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=54,ST_CHANNEL_W=12,ST_DATA_W=95,USE_EXTERNAL_ARB=0"
   instancePathKey="niosII_system:.:cmd_xbar_mux_002"
   kind="altera_merlin_multiplexer"
   version="12.1"
   name="niosII_system_cmd_xbar_mux_002">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="95" />
  <parameter name="PKT_TRANS_LOCK" value="54" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="ST_CHANNEL_W" value="12" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_cmd_xbar_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="cmd_xbar_mux_002,cmd_xbar_mux_004" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 39 starting:altera_merlin_multiplexer "submodules/niosII_system_cmd_xbar_mux_002"</message>
   <message level="Info" culprit="cmd_xbar_mux_002"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:12.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:72) src_id(71:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58:53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=45,ST_CHANNEL_W=12,ST_DATA_W=86,USE_EXTERNAL_ARB=0"
   instancePathKey="niosII_system:.:cmd_xbar_mux_003"
   kind="altera_merlin_multiplexer"
   version="12.1"
   name="niosII_system_cmd_xbar_mux_003">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:72) src_id(71:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58:53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="86" />
  <parameter name="PKT_TRANS_LOCK" value="45" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="ST_CHANNEL_W" value="12" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_cmd_xbar_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="cmd_xbar_mux_003" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 38 starting:altera_merlin_multiplexer "submodules/niosII_system_cmd_xbar_mux_003"</message>
   <message level="Info" culprit="cmd_xbar_mux_003"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(112:111) cache(110:107) protection(106:104) thread_id(103) dest_id(102:99) src_id(98:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=12,ST_DATA_W=113,VALID_WIDTH=1"
   instancePathKey="niosII_system:.:rsp_xbar_demux"
   kind="altera_merlin_demultiplexer"
   version="12.1"
   name="niosII_system_rsp_xbar_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(112:111) cache(110:107) protection(106:104) thread_id(103) dest_id(102:99) src_id(98:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="12" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_rsp_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="rsp_xbar_demux,rsp_xbar_demux_001" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 36 starting:altera_merlin_demultiplexer "submodules/niosII_system_rsp_xbar_demux"</message>
   <message level="Info" culprit="rsp_xbar_demux"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_OUTPUTS=2,ST_CHANNEL_W=12,ST_DATA_W=95,VALID_WIDTH=1"
   instancePathKey="niosII_system:.:rsp_xbar_demux_002"
   kind="altera_merlin_demultiplexer"
   version="12.1"
   name="niosII_system_rsp_xbar_demux_002">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <parameter name="ST_DATA_W" value="95" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="12" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_rsp_xbar_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="niosII_system"
     as="rsp_xbar_demux_002,rsp_xbar_demux_004" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 34 starting:altera_merlin_demultiplexer "submodules/niosII_system_rsp_xbar_demux_002"</message>
   <message level="Info" culprit="rsp_xbar_demux_002"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:72) src_id(71:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58:53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_OUTPUTS=2,ST_CHANNEL_W=12,ST_DATA_W=86,VALID_WIDTH=1"
   instancePathKey="niosII_system:.:rsp_xbar_demux_003"
   kind="altera_merlin_demultiplexer"
   version="12.1"
   name="niosII_system_rsp_xbar_demux_003">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:72) src_id(71:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58:53) byte_cnt(52:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <parameter name="ST_DATA_W" value="86" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="12" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_rsp_xbar_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="rsp_xbar_demux_003" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 33 starting:altera_merlin_demultiplexer "submodules/niosII_system_rsp_xbar_demux_003"</message>
   <message level="Info" culprit="rsp_xbar_demux_003"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(112:111) cache(110:107) protection(106:104) thread_id(103) dest_id(102:99) src_id(98:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=12,ST_DATA_W=113,VALID_WIDTH=1"
   instancePathKey="niosII_system:.:rsp_xbar_demux_005"
   kind="altera_merlin_demultiplexer"
   version="12.1"
   name="niosII_system_rsp_xbar_demux_005">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(112:111) cache(110:107) protection(106:104) thread_id(103) dest_id(102:99) src_id(98:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="12" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_rsp_xbar_demux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="niosII_system"
     as="rsp_xbar_demux_005,rsp_xbar_demux_006,rsp_xbar_demux_007,rsp_xbar_demux_008,rsp_xbar_demux_010,rsp_xbar_demux_011" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 31 starting:altera_merlin_demultiplexer "submodules/niosII_system_rsp_xbar_demux_005"</message>
   <message level="Info" culprit="rsp_xbar_demux_005"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux_005</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:12.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(112:111) cache(110:107) protection(106:104) thread_id(103) dest_id(102:99) src_id(98:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=12,ST_DATA_W=113,USE_EXTERNAL_ARB=0"
   instancePathKey="niosII_system:.:rsp_xbar_mux"
   kind="altera_merlin_multiplexer"
   version="12.1"
   name="niosII_system_rsp_xbar_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="4" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(112:111) cache(110:107) protection(106:104) thread_id(103) dest_id(102:99) src_id(98:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1" />
  <parameter name="ST_CHANNEL_W" value="12" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_rsp_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="rsp_xbar_mux" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 24 starting:altera_merlin_multiplexer "submodules/niosII_system_rsp_xbar_mux"</message>
   <message level="Info" culprit="rsp_xbar_mux"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:12.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(112:111) cache(110:107) protection(106:104) thread_id(103) dest_id(102:99) src_id(98:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=12,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=12,ST_DATA_W=113,USE_EXTERNAL_ARB=0"
   instancePathKey="niosII_system:.:rsp_xbar_mux_001"
   kind="altera_merlin_multiplexer"
   version="12.1"
   name="niosII_system_rsp_xbar_mux_001">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="12" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(112:111) cache(110:107) protection(106:104) thread_id(103) dest_id(102:99) src_id(98:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1,1,1,1,1,1" />
  <parameter name="ST_CHANNEL_W" value="12" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_rsp_xbar_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="rsp_xbar_mux_001" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 23 starting:altera_merlin_multiplexer "submodules/niosII_system_rsp_xbar_mux_001"</message>
   <message level="Info" culprit="rsp_xbar_mux_001"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,COMMAND_SIZE_W=3,IN_MERLIN_PACKET_FORMAT=response_status(112:111) cache(110:107) protection(106:104) thread_id(103) dest_id(102:99) src_id(98:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=85,IN_PKT_BURSTWRAP_L=80,IN_PKT_BURST_SIZE_H=88,IN_PKT_BURST_SIZE_L=86,IN_PKT_BURST_TYPE_H=90,IN_PKT_BURST_TYPE_L=89,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=79,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_RESPONSE_STATUS_H=112,IN_PKT_RESPONSE_STATUS_L=111,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_ST_DATA_W=113,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:62) byte_cnt(61:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=49,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=70,OUT_PKT_BURST_SIZE_L=68,OUT_PKT_BURST_TYPE_H=72,OUT_PKT_BURST_TYPE_L=71,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=61,OUT_PKT_BYTE_CNT_L=56,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_RESPONSE_STATUS_H=94,OUT_PKT_RESPONSE_STATUS_L=93,OUT_PKT_TRANS_COMPRESSED_READ=50,OUT_PKT_TRANS_EXCLUSIVE=55,OUT_ST_DATA_W=95,ST_CHANNEL_W=12"
   instancePathKey="niosII_system:.:width_adapter"
   kind="altera_merlin_width_adapter"
   version="12.1"
   name="altera_merlin_width_adapter">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_address_alignment.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="niosII_system"
     as="width_adapter,width_adapter_001,width_adapter_002,width_adapter_003,width_adapter_004,width_adapter_005,width_adapter_006,width_adapter_007,width_adapter_008,width_adapter_009,width_adapter_010,width_adapter_011,width_adapter_012,width_adapter_013" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 22 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="width_adapter"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_address_alignment.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:12.1:AUTO_DEVICE_FAMILY=Cyclone II,AUTO_IN_CLK_CLOCK_RATE=-1,AUTO_OUT_CLK_CLOCK_RATE=-1,BITS_PER_SYMBOL=113,CHANNEL_WIDTH=12,DATA_WIDTH=113,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="niosII_system:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="12.1"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="crosser,crosser_001" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 8 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:12.1:AUTO_DEVICE_FAMILY=Cyclone II,IRQ_MAP=0:0,1:1,2:2,NUM_RCVRS=3,SENDER_IRQ_WIDTH=32"
   instancePathKey="niosII_system:.:irq_mapper"
   kind="altera_irq_mapper"
   version="12.1"
   name="niosII_system_irq_mapper">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <parameter name="IRQ_MAP" value="0:0,1:1,2:2" />
  <parameter name="NUM_RCVRS" value="3" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 6 starting:altera_irq_mapper "submodules/niosII_system_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_clock_crosser:12.1:AUTO_DEVICE_FAMILY=Cyclone II,AUTO_RECEIVER_CLK_CLOCK_RATE=-1,AUTO_SENDER_CLK_CLOCK_RATE=-1,IRQ_WIDTH=1"
   instancePathKey="niosII_system:.:irq_synchronizer"
   kind="altera_irq_clock_crosser"
   version="12.1"
   name="altera_irq_clock_crosser">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_RECEIVER_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_SENDER_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_irq_clock_crosser.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_irq_clock_crosser/altera_irq_clock_crosser_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_irq_clock_crosser/altera_irq_clock_crosser.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system" as="irq_synchronizer" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 5 starting:altera_irq_clock_crosser "submodules/altera_irq_clock_crosser"</message>
   <message level="Info" culprit="irq_synchronizer"><![CDATA["<b>niosII_system</b>" instantiated <b>altera_irq_clock_crosser</b> "<b>irq_synchronizer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_controller_translator:12.1:AUTO_DEVICE_FAMILY=Cyclone II,CLOCK_RATE=50000000,IS_MEMORY_DEVICE=1,MAX_PENDING_READ_TRANSACTIONS=3,READLATENCY=2,READLATENCY_CYCLES=2,TIMING_UNITS=0,TURNAROUND_TIME=2,TURNAROUND_TIME_CYCLES=1,UAV_ADDRESS_W=22,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_DATA_W=8,ZERO_READ_DELAY=0,ZERO_WRITE_DELAY=0"
   instancePathKey="niosII_system:.:generic_tristate_controller_0:.:tdt"
   kind="altera_tristate_controller_translator"
   version="12.1"
   name="altera_tristate_controller_translator">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_tristate_controller_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system_generic_tristate_controller_0" as="tdt" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 4 starting:altera_tristate_controller_translator "submodules/altera_tristate_controller_translator"</message>
   <message level="Info" culprit="tdt"><![CDATA["<b>generic_tristate_controller_0</b>" instantiated <b>altera_tristate_controller_translator</b> "<b>tdt</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_controller_aggregator:12.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=0,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=0,ACTIVE_LOW_READ=1,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,AV_ADDRESS_W=22,AV_BYTEENABLE_W=1,AV_DATA_W=8,AV_HOLD_TIME=40,AV_READ_LATENCY=2,AV_READ_WAIT=160,AV_SETUP_WAIT=40,AV_TIMING_UNITS=0,AV_WRITE_WAIT=160,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1"
   instancePathKey="niosII_system:.:generic_tristate_controller_0:.:tda"
   kind="altera_tristate_controller_aggregator"
   version="12.1"
   name="altera_tristate_controller_aggregator">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_tristate_controller_aggregator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="niosII_system_generic_tristate_controller_0" as="tda" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 2 starting:altera_tristate_controller_aggregator "submodules/altera_tristate_controller_aggregator"</message>
   <message level="Info" culprit="tda"><![CDATA["<b>generic_tristate_controller_0</b>" instantiated <b>altera_tristate_controller_aggregator</b> "<b>tda</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_conduit_pin_sharer_core:12.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,HIERARCHY_LEVEL=1,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;../generic_tristate_controller_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;pin role=&quot;read_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,REALTIME_SHARED_SIGNAL_LIST=,REALTIME_SIGNAL_INPUT_NAMES=,,,tcm_data_in,REALTIME_SIGNAL_ORIGIN_LIST=address,read_n,write_n,data,chipselect_n,REALTIME_SIGNAL_ORIGIN_TYPE=Output,Output,Output,Bidirectional,Output,REALTIME_SIGNAL_ORIGIN_WIDTH=22,1,1,8,1,REALTIME_SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_read_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,SHARED_SIGNAL_LIST=,SIGNAL_INPUT_NAMES=,SIGNAL_ORIGIN_LIST=,SIGNAL_ORIGIN_TYPE=,SIGNAL_ORIGIN_WIDTH=,SIGNAL_OUTPUT_ENABLE_NAMES=,SIGNAL_OUTPUT_NAMES="
   instancePathKey="niosII_system:.:tristate_conduit_pin_sharer_0:.:pin_sharer"
   kind="altera_tristate_conduit_pin_sharer_core"
   version="12.1"
   name="niosII_system_tristate_conduit_pin_sharer_0_pin_sharer">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter
     name="REALTIME_SIGNAL_ORIGIN_TYPE"
     value="Output,Output,Output,Bidirectional,Output" />
  <parameter name="HIERARCHY_LEVEL" value="1" />
  <parameter name="SIGNAL_ORIGIN_LIST" value="" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter
     name="REALTIME_SIGNAL_ORIGIN_LIST"
     value="address,read_n,write_n,data,chipselect_n" />
  <parameter name="MODULE_ORIGIN_LIST" value="" />
  <parameter
     name="REALTIME_SIGNAL_OUTPUT_NAMES"
     value="tcm_address_out,tcm_read_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out" />
  <parameter name="SIGNAL_OUTPUT_ENABLE_NAMES" value="" />
  <parameter name="SIGNAL_ORIGIN_TYPE" value="" />
  <parameter name="SIGNAL_ORIGIN_WIDTH" value="" />
  <parameter name="REALTIME_SIGNAL_INPUT_NAMES" value=",,,tcm_data_in" />
  <parameter name="SIGNAL_OUTPUT_NAMES" value="" />
  <parameter name="REALTIME_SIGNAL_ORIGIN_WIDTH" value="22,1,1,8,1" />
  <parameter name="REALTIME_SHARED_SIGNAL_LIST" value="" />
  <parameter name="NUM_INTERFACES" value="1" />
  <parameter name="SIGNAL_INPUT_NAMES" value="" />
  <parameter
     name="REALTIME_MODULE_ORIGIN_LIST"
     value="generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm,generic_tristate_controller_0.tcm" />
  <parameter
     name="INTERFACE_INFO"
     value="&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;../generic_tristate_controller_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;pin role=&quot;read_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;" />
  <parameter name="SHARED_SIGNAL_LIST" value="" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_tristate_conduit_pin_sharer_0_pin_sharer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_tristate_conduit_pin_sharer_core/altera_tristate_conduit_pin_sharer_core_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="niosII_system_tristate_conduit_pin_sharer_0"
     as="pin_sharer" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 1 starting:altera_tristate_conduit_pin_sharer_core "submodules/niosII_system_tristate_conduit_pin_sharer_0_pin_sharer"</message>
   <message level="Info" culprit="pin_sharer"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" instantiated <b>altera_tristate_conduit_pin_sharer_core</b> "<b>pin_sharer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_std_arbitrator:12.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,NUM_REQUESTERS=1,SCHEME=round-robin,ST_CHANNEL_W=1,ST_DATA_W=8,USE_CHANNEL=0,USE_DATA=0,USE_PACKETS=0"
   instancePathKey="niosII_system:.:tristate_conduit_pin_sharer_0:.:arbiter"
   kind="altera_merlin_std_arbitrator"
   version="12.1"
   name="niosII_system_tristate_conduit_pin_sharer_0_arbiter">
  <parameter name="SCHEME" value="round-robin" />
  <parameter name="NUM_REQUESTERS" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="USE_DATA" value="0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="ST_DATA_W" value="8" />
  <parameter name="USE_CHANNEL" value="0" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <generatedFiles>
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/altera_merlin_std_arbitrator_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/afs/ualberta.ca/home/b/e/benkhale/Documents/ECE_492/Capstone/hardware/niosII_microc_capstone/db/ip/niosII_system/submodules/niosII_system_tristate_conduit_pin_sharer_0_arbiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_hw.tcl"
       attributes="" />
   <file
       path="/OPT/altera/12.1/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_core.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="niosII_system_tristate_conduit_pin_sharer_0"
     as="arbiter" />
  <messages>
   <message level="Debug" culprit="niosII_system">queue size: 0 starting:altera_merlin_std_arbitrator "submodules/niosII_system_tristate_conduit_pin_sharer_0_arbiter"</message>
   <message level="Info" culprit="arbiter"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" instantiated <b>altera_merlin_std_arbitrator</b> "<b>arbiter</b>"]]></message>
  </messages>
 </entity>
</deploy>
