--
-- VHDL Architecture ece411.DRAM128_DP.untitled
--
-- Created:
--          by - chao16.ews (siebl-0218-24.ews.illinois.edu)
--          at - 20:15:00 10/31/13
--
-- using Mentor Graphics HDL Designer(TM) 2012.1 (Build 6)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

ENTITY DRAM128_DP IS
   PORT( 
      RESET_L    : IN     STD_LOGIC;
      CLK        : IN     STD_LOGIC;
      I_ADDRESS  : IN     LC3B_WORD;
      I_MRESP_H  : OUT    STD_LOGIC;
      I_DATAIN   : OUT    LC3B_OWORD;
      D_MREAD_L  : IN     STD_LOGIC;
      D_MWRITE_L : IN     STD_LOGIC;
      D_ADDRESS  : IN     LC3B_WORD;
      D_DATAOUT  : IN     LC3B_OWORD;
      D_DATAIN   : OUT    LC3B_OWORD;
      D_MRESP_H  : OUT    STD_LOGIC;
      I_MREAD_L  : IN     STD_LOGIC
   );

-- Declarations

END DRAM128_DP ;

--
ARCHITECTURE untitled OF DRAM128_DP IS
BEGIN
END ARCHITECTURE untitled;

