****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-slack_lesser_than 0.0000
	-max_paths 10000
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : ORCA_TOP
Version: O-2018.06
Date   : Thu Apr 10 23:20:46 2025
****************************************


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2141   1.0000            1.2906 &   2.3251 f
  I_RISC_CORE/n1916 (net)      2   2.2300 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2141   1.0000   0.0000   0.0000 &   2.3252 f
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2569   1.0000            0.4416 &   2.7668 f
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  32.4406 
  I_RISC_CORE/U225/A1 (OR3X2_HVT)           0.0095   0.2569   1.0000   0.0065   0.0081 &   2.7749 f
  I_RISC_CORE/U225/Y (OR3X2_HVT)                     0.3137   1.0000            0.9943 &   3.7692 f
  I_RISC_CORE/n118 (net)       4   5.2726 
  I_RISC_CORE/U294/A2 (OR2X4_HVT)           0.0432   0.3137   1.0000   0.0303   0.0303 &   3.7995 f
  I_RISC_CORE/U294/Y (OR2X4_HVT)                     0.4183   1.0000            0.8664 &   4.6658 f
  I_RISC_CORE/n1192 (net)     16  22.2913 
  I_RISC_CORE/U1039/A2 (NOR2X0_HVT)         0.0000   0.4180   1.0000   0.0000  -0.0000 &   4.6658 f
  I_RISC_CORE/U1039/Y (NOR2X0_HVT)                   0.1925   1.0000            0.7287 &   5.3945 r
  I_RISC_CORE/n1093 (net)      3   2.7953 
  I_RISC_CORE/U1046/A2 (NOR2X0_HVT)         0.0132   0.1925   1.0000   0.0091   0.0092 &   5.4036 r
  I_RISC_CORE/U1046/Y (NOR2X0_HVT)                   0.1202   1.0000            0.4769 &   5.8806 f
  I_RISC_CORE/n826 (net)       1   0.6163 
  I_RISC_CORE/U1047/A2 (MUX21X1_HVT)        0.0000   0.1202   1.0000   0.0000   0.0000 &   5.8806 f
  I_RISC_CORE/U1047/Y (MUX21X1_HVT)                  0.3247   1.0000            0.7217 &   6.6023 f
  I_RISC_CORE/n827 (net)       1   0.7659 
  I_RISC_CORE/ctmTdsLR_1_4353/A5 (OAI221X1_HVT)
                                            0.0562   0.3247   1.0000   0.0403   0.0403 &   6.6426 f
  I_RISC_CORE/ctmTdsLR_1_4353/Y (OAI221X1_HVT)       0.1701   1.0000            0.8445 &   7.4871 r
  I_RISC_CORE/n829 (net)       1   1.7100 
  I_RISC_CORE/ctmTdsLR_5_4619/A4 (AOI221X1_HVT)
                                            0.0000   0.1701   1.0000   0.0000   0.0000 &   7.4871 r
  I_RISC_CORE/ctmTdsLR_5_4619/Y (AOI221X1_HVT)       0.1636   1.0000            0.9207 &   8.4078 f
  I_RISC_CORE/n834 (net)       1   0.8815 
  I_RISC_CORE/U1051/A3 (OA21X1_HVT)         0.0155   0.1636   1.0000   0.0107   0.0107 &   8.4185 f
  I_RISC_CORE/U1051/Y (OA21X1_HVT)                   0.2226   1.0000            0.4690 &   8.8875 f
  I_RISC_CORE/n1323 (net)      2   2.0381 
  I_RISC_CORE/U1539/A1 (NOR2X0_HVT)         0.0000   0.2226   1.0000   0.0000   0.0000 &   8.8876 f
  I_RISC_CORE/U1539/Y (NOR2X0_HVT)                   0.1402   1.0000            0.6460 &   9.5336 r
  I_RISC_CORE/I_ALU_Result_1_ (net)
                               1   1.3705 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/D (SDFFX1_HVT)
                                            0.0153   0.1402   1.0000   0.0106   0.0106 &   9.5442 r
  data arrival time                                                                        9.5442

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9241     3.3241
  clock reconvergence pessimism                                                 0.0559     3.3801
  clock uncertainty                                                            -0.1000     3.2801
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/CLK (SDFFX1_HVT)                                   3.2801 r
  library setup time                                          1.0000           -1.1118     2.1683
  data required time                                                                       2.1683
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1683
  data arrival time                                                                       -9.5442
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -7.3759


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2124   1.0000            1.2891 &   2.3237 f
  I_RISC_CORE/n1824 (net)      2   2.1764 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2124   1.0000   0.0000   0.0000 &   2.3237 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3252   1.0000            0.4812 &   2.8050 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  11.3845 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0211   0.3252   1.0000   0.0152   0.0153 &   2.8202 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.4061   1.0000            0.6173 &   3.4375 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  15.6358 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0291   0.4061   1.0000   0.0202   0.0211 &   3.4586 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1026   1.0000            1.3926 &   4.8512 f
  I_RISC_CORE/n1234 (net)      1   0.8504 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1026   1.0000   0.0000   0.0000 &   4.8512 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2193   1.0000            0.7029 &   5.5540 f
  I_RISC_CORE/n1292 (net)      2   1.5507 
  I_RISC_CORE/U1359/A5 (AO221X1_RVT)        0.0000   0.2193   1.0000   0.0000   0.0000 &   5.5540 f
  I_RISC_CORE/U1359/Y (AO221X1_RVT)                  0.1156   1.0000            0.3185 &   5.8725 f
  I_RISC_CORE/n1240 (net)      1   0.9558 
  I_RISC_CORE/U1363/A2 (OA22X1_RVT)         0.0086   0.1156   1.0000   0.0060   0.0060 &   5.8785 f
  I_RISC_CORE/U1363/Y (OA22X1_RVT)                   0.1601   1.0000            0.3527 &   6.2312 f
  I_RISC_CORE/n1296 (net)      2   1.8085 
  I_RISC_CORE/U1365/A1 (NOR4X1_RVT)         0.0173   0.1601   1.0000   0.0120   0.0120 &   6.2432 f
  I_RISC_CORE/U1365/Y (NOR4X1_RVT)                   0.0881   1.0000            0.6345 &   6.8777 r
  I_RISC_CORE/n1336 (net)      2   1.4851 
  I_RISC_CORE/U1366/A2 (AND2X1_RVT)         0.0000   0.0881   1.0000   0.0000   0.0000 &   6.8777 r
  I_RISC_CORE/U1366/Y (AND2X1_RVT)                   0.1490   1.0000            0.2117 &   7.0894 r
  I_RISC_CORE/n1328 (net)      4   3.4485 
  I_RISC_CORE/U1545/A3 (NAND3X1_HVT)        0.0000   0.1490   1.0000   0.0000   0.0000 &   7.0894 r
  I_RISC_CORE/U1545/Y (NAND3X1_HVT)                  0.2622   1.0000            0.8614 &   7.9509 f
  I_RISC_CORE/n1346 (net)      7   4.4335 
  I_RISC_CORE/U1558/A1 (AO222X1_RVT)        0.0000   0.2622   1.0000   0.0000   0.0001 &   7.9510 f
  I_RISC_CORE/U1558/Y (AO222X1_RVT)                  0.2324   1.0000            0.5780 &   8.5290 f
  I_RISC_CORE/n1338 (net)      1   1.0908 
  I_RISC_CORE/U1560/A2 (AO221X1_RVT)        0.0531   0.2324   1.0000   0.0375   0.0375 &   8.5665 f
  I_RISC_CORE/U1560/Y (AO221X1_RVT)                  0.1160   1.0000            0.5672 &   9.1337 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Next_Stack[0] (net)
                               1   0.9642 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                            0.0000   0.1160   1.0000   0.0000   0.0000 &   9.1337 f
  data arrival time                                                                        9.1337

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9497     3.3497
  clock reconvergence pessimism                                                 0.0559     3.4056
  clock uncertainty                                                            -0.1000     3.3056
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)                 3.3056 r
  library setup time                                          1.0000           -1.3703     1.9353
  data required time                                                                       1.9353
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9353
  data arrival time                                                                       -9.1337
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -7.1984


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2141   1.0000            1.2906 &   2.3251 f
  I_RISC_CORE/n1916 (net)      2   2.2300 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2141   1.0000   0.0000   0.0000 &   2.3252 f
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2569   1.0000            0.4416 &   2.7668 f
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  32.4406 
  I_RISC_CORE/U225/A1 (OR3X2_HVT)           0.0095   0.2569   1.0000   0.0065   0.0081 &   2.7749 f
  I_RISC_CORE/U225/Y (OR3X2_HVT)                     0.3137   1.0000            0.9943 &   3.7692 f
  I_RISC_CORE/n118 (net)       4   5.2726 
  I_RISC_CORE/U226/A1 (NOR2X4_HVT)          0.0432   0.3137   1.0000   0.0303   0.0303 &   3.7995 f
  I_RISC_CORE/U226/Y (NOR2X4_HVT)                    0.3513   1.0000            0.9309 &   4.7304 r
  I_RISC_CORE/n1151 (net)     16  18.5046 
  I_RISC_CORE/ctmTdsLR_1_6187/A6 (AO222X1_HVT)
                                            0.0000   0.3507   1.0000   0.0000   0.0012 &   4.7315 r
  I_RISC_CORE/ctmTdsLR_1_6187/Y (AO222X1_HVT)        0.2849   1.0000            0.8300 &   5.5616 r
  I_RISC_CORE/tmp_net675 (net)
                               1   0.8298 
  I_RISC_CORE/ctmTdsLR_4_4349/A2 (AOI222X1_HVT)
                                            0.0998   0.2849   1.0000   0.0667   0.0667 &   5.6282 r
  I_RISC_CORE/ctmTdsLR_4_4349/Y (AOI222X1_HVT)       0.1893   1.0000            1.1469 &   6.7751 f
  I_RISC_CORE/n677 (net)       1   1.5944 
  I_RISC_CORE/ctmTdsLR_1_3136/A2 (AND4X1_HVT)
                                            0.0506   0.1893   1.0000   0.0332   0.0332 &   6.8083 f
  I_RISC_CORE/ctmTdsLR_1_3136/Y (AND4X1_HVT)         0.2937   1.0000            0.6395 &   7.4478 f
  I_RISC_CORE/tmp_net163 (net)
                               1   0.9368 
  I_RISC_CORE/ctmTdsLR_2_3137/A3 (OA21X1_HVT)
                                            0.0572   0.2937   1.0000   0.0411   0.0411 &   7.4889 f
  I_RISC_CORE/ctmTdsLR_2_3137/Y (OA21X1_HVT)         0.1936   1.0000            0.5409 &   8.0298 f
  I_RISC_CORE/n683 (net)       1   1.0657 
  I_RISC_CORE/ctmTdsLR_2_3498/A3 (NAND3X1_HVT)
                                            0.0308   0.1936   1.0000   0.0214   0.0214 &   8.0512 f
  I_RISC_CORE/ctmTdsLR_2_3498/Y (NAND3X1_HVT)        0.2649   1.0000            0.7553 &   8.8065 r
  I_RISC_CORE/n1319 (net)      2   4.5184 
  I_RISC_CORE/U1518/A1 (AND2X1_HVT)         0.0185   0.2649   1.0000   0.0128   0.0129 &   8.8194 r
  I_RISC_CORE/U1518/Y (AND2X1_HVT)                   0.1886   1.0000            0.4780 &   9.2974 r
  I_RISC_CORE/I_ALU_Result_8_ (net)
                               1   1.8031 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_8_/D (SDFFX1_HVT)
                                            0.0198   0.1886   1.0000   0.0133   0.0133 &   9.3107 r
  data arrival time                                                                        9.3107

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9241     3.3241
  clock reconvergence pessimism                                                 0.0559     3.3801
  clock uncertainty                                                            -0.1000     3.2801
  I_RISC_CORE/I_ALU_Lachd_Result_reg_8_/CLK (SDFFX1_HVT)                                   3.2801 r
  library setup time                                          1.0000           -1.1402     2.1398
  data required time                                                                       2.1398
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1398
  data arrival time                                                                       -9.3107
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -7.1709


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2124   1.0000            1.2891 &   2.3237 f
  I_RISC_CORE/n1824 (net)      2   2.1764 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2124   1.0000   0.0000   0.0000 &   2.3237 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3252   1.0000            0.4812 &   2.8050 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  11.3845 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0211   0.3252   1.0000   0.0152   0.0153 &   2.8202 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.4061   1.0000            0.6173 &   3.4375 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  15.6358 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0291   0.4061   1.0000   0.0202   0.0211 &   3.4586 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1026   1.0000            1.3926 &   4.8512 f
  I_RISC_CORE/n1234 (net)      1   0.8504 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1026   1.0000   0.0000   0.0000 &   4.8512 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2193   1.0000            0.7029 &   5.5540 f
  I_RISC_CORE/n1292 (net)      2   1.5507 
  I_RISC_CORE/U1359/A5 (AO221X1_RVT)        0.0000   0.2193   1.0000   0.0000   0.0000 &   5.5540 f
  I_RISC_CORE/U1359/Y (AO221X1_RVT)                  0.1156   1.0000            0.3185 &   5.8725 f
  I_RISC_CORE/n1240 (net)      1   0.9558 
  I_RISC_CORE/U1363/A2 (OA22X1_RVT)         0.0086   0.1156   1.0000   0.0060   0.0060 &   5.8785 f
  I_RISC_CORE/U1363/Y (OA22X1_RVT)                   0.1601   1.0000            0.3527 &   6.2312 f
  I_RISC_CORE/n1296 (net)      2   1.8085 
  I_RISC_CORE/U1365/A1 (NOR4X1_RVT)         0.0173   0.1601   1.0000   0.0120   0.0120 &   6.2432 f
  I_RISC_CORE/U1365/Y (NOR4X1_RVT)                   0.0881   1.0000            0.6345 &   6.8777 r
  I_RISC_CORE/n1336 (net)      2   1.4851 
  I_RISC_CORE/U1681/A (NBUFFX2_HVT)         0.0000   0.0881   1.0000   0.0000   0.0000 &   6.8777 r
  I_RISC_CORE/U1681/Y (NBUFFX2_HVT)                  0.2908   1.0000            0.3396 &   7.2173 r
  I_RISC_CORE/n1899 (net)     10   8.7692 
  I_RISC_CORE/U1647/A (INVX0_RVT)           0.0190   0.2908   1.0000   0.0132   0.0137 &   7.2310 r
  I_RISC_CORE/U1647/Y (INVX0_RVT)                    0.1728   1.0000            0.2134 &   7.4444 f
  I_RISC_CORE/n1685 (net)      4   3.3933 
  I_RISC_CORE/U1550/A2 (NAND3X0_RVT)        0.0058   0.1728   1.0000   0.0040   0.0040 &   7.4485 f
  I_RISC_CORE/U1550/Y (NAND3X0_RVT)                  0.3305   1.0000            0.2735 &   7.7219 r
  I_RISC_CORE/n1367 (net)      4   3.7728 
  I_RISC_CORE/U1567/A (INVX0_RVT)           0.0526   0.3305   1.0000   0.0333   0.0333 &   7.7553 r
  I_RISC_CORE/U1567/Y (INVX0_RVT)                    0.1352   1.0000            0.1320 &   7.8873 f
  I_RISC_CORE/n1343 (net)      1   0.6036 
  I_RISC_CORE/U1568/A1 (NAND2X0_HVT)        0.0075   0.1352   1.0000   0.0052   0.0052 &   7.8925 f
  I_RISC_CORE/U1568/Y (NAND2X0_HVT)                  0.2487   1.0000            0.2081 &   8.1005 r
  I_RISC_CORE/n1344 (net)      1   0.6924 
  I_RISC_CORE/U1569/A3 (NAND3X0_HVT)        0.0155   0.2487   1.0000   0.0108   0.0108 &   8.1113 r
  I_RISC_CORE/U1569/Y (NAND3X0_HVT)                  0.5742   1.0000            0.6600 &   8.7713 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_net23165 (net)
                               1   1.5826 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/D (SDFFARX1_HVT)
                                            0.0980   0.5742   1.0000   0.0702   0.0702 &   8.8415 f
  data arrival time                                                                        8.8415

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9497     3.3497
  clock reconvergence pessimism                                                 0.0559     3.4056
  clock uncertainty                                                            -0.1000     3.3056
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)                    3.3056 r
  library setup time                                          1.0000           -1.6253     1.6803
  data required time                                                                       1.6803
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.6803
  data arrival time                                                                       -8.8415
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -7.1611


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_31
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2141   1.0000            1.2906 &   2.3251 f
  I_RISC_CORE/n1916 (net)      2   2.2300 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2141   1.0000   0.0000   0.0000 &   2.3252 f
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2569   1.0000            0.4416 &   2.7668 f
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  32.4406 
  I_RISC_CORE/U225/A1 (OR3X2_HVT)           0.0095   0.2569   1.0000   0.0065   0.0081 &   2.7749 f
  I_RISC_CORE/U225/Y (OR3X2_HVT)                     0.3137   1.0000            0.9943 &   3.7692 f
  I_RISC_CORE/n118 (net)       4   5.2726 
  I_RISC_CORE/U294/A2 (OR2X4_HVT)           0.0432   0.3137   1.0000   0.0303   0.0303 &   3.7995 f
  I_RISC_CORE/U294/Y (OR2X4_HVT)                     0.4183   1.0000            0.8664 &   4.6658 f
  I_RISC_CORE/n1192 (net)     16  22.2913 
  I_RISC_CORE/U1039/A2 (NOR2X0_HVT)         0.0000   0.4180   1.0000   0.0000  -0.0000 &   4.6658 f
  I_RISC_CORE/U1039/Y (NOR2X0_HVT)                   0.1925   1.0000            0.7287 &   5.3945 r
  I_RISC_CORE/n1093 (net)      3   2.7953 
  I_RISC_CORE/U1046/A2 (NOR2X0_HVT)         0.0132   0.1925   1.0000   0.0091   0.0092 &   5.4036 r
  I_RISC_CORE/U1046/Y (NOR2X0_HVT)                   0.1202   1.0000            0.4769 &   5.8806 f
  I_RISC_CORE/n826 (net)       1   0.6163 
  I_RISC_CORE/U1047/A2 (MUX21X1_HVT)        0.0000   0.1202   1.0000   0.0000   0.0000 &   5.8806 f
  I_RISC_CORE/U1047/Y (MUX21X1_HVT)                  0.3247   1.0000            0.7217 &   6.6023 f
  I_RISC_CORE/n827 (net)       1   0.7659 
  I_RISC_CORE/ctmTdsLR_1_4353/A5 (OAI221X1_HVT)
                                            0.0562   0.3247   1.0000   0.0403   0.0403 &   6.6426 f
  I_RISC_CORE/ctmTdsLR_1_4353/Y (OAI221X1_HVT)       0.1701   1.0000            0.8445 &   7.4871 r
  I_RISC_CORE/n829 (net)       1   1.7100 
  I_RISC_CORE/ctmTdsLR_5_4619/A4 (AOI221X1_HVT)
                                            0.0000   0.1701   1.0000   0.0000   0.0000 &   7.4871 r
  I_RISC_CORE/ctmTdsLR_5_4619/Y (AOI221X1_HVT)       0.1636   1.0000            0.9207 &   8.4078 f
  I_RISC_CORE/n834 (net)       1   0.8815 
  I_RISC_CORE/U1051/A3 (OA21X1_HVT)         0.0155   0.1636   1.0000   0.0107   0.0107 &   8.4185 f
  I_RISC_CORE/U1051/Y (OA21X1_HVT)                   0.2226   1.0000            0.4690 &   8.8875 f
  I_RISC_CORE/n1323 (net)      2   2.0381 
  I_RISC_CORE/U1233/A2 (AND2X1_HVT)         0.0000   0.2226   1.0000   0.0000   0.0000 &   8.8876 f
  I_RISC_CORE/U1233/Y (AND2X1_HVT)                   0.1586   1.0000            0.4272 &   9.3147 f
  I_RISC_CORE/n1801 (net)      1   1.0865 
  I_RISC_CORE/U1162/A2 (AND3X1_RVT)         0.0374   0.1586   1.0000   0.0265   0.0265 &   9.3412 f
  I_RISC_CORE/U1162/Y (AND3X1_RVT)                   0.0998   1.0000            0.2960 &   9.6372 f
  I_RISC_CORE/n896_CDR1 (net)
                               1   1.1554 
  I_RISC_CORE/ctmTdsLR_2_6698/A1 (NAND4X0_LVT)
                                            0.0000   0.0998   1.0000   0.0000   0.0000 &   9.6372 f
  I_RISC_CORE/ctmTdsLR_2_6698/Y (NAND4X0_LVT)        0.1102   1.0000            0.1053 &   9.7425 r
  I_RISC_CORE/tmp_net1292 (net)
                               1   0.8852 
  I_RISC_CORE/ctmTdsLR_1_6697/A (INVX1_LVT)
                                            0.0000   0.1102   1.0000   0.0000   0.0000 &   9.7425 r
  I_RISC_CORE/ctmTdsLR_1_6697/Y (INVX1_LVT)          0.0672   1.0000            0.0569 &   9.7994 f
  I_RISC_CORE/n393 (net)       1   2.8764 
  I_RISC_CORE/R_31/D (SDFFARX1_RVT)         0.0000   0.0672   1.0000   0.0000   0.0001 &   9.7995 f
  data arrival time                                                                        9.7995

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9439     3.3439
  clock reconvergence pessimism                                                 0.0559     3.3998
  clock uncertainty                                                            -0.1000     3.2998
  I_RISC_CORE/R_31/CLK (SDFFARX1_RVT)                                                      3.2998 r
  library setup time                                          1.0000           -0.6290     2.6708
  data required time                                                                       2.6708
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.6708
  data arrival time                                                                       -9.7995
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -7.1287


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2141   1.0000            1.2906 &   2.3251 f
  I_RISC_CORE/n1916 (net)      2   2.2300 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2141   1.0000   0.0000   0.0000 &   2.3252 f
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2569   1.0000            0.4416 &   2.7668 f
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  32.4406 
  I_RISC_CORE/U225/A1 (OR3X2_HVT)           0.0095   0.2569   1.0000   0.0065   0.0081 &   2.7749 f
  I_RISC_CORE/U225/Y (OR3X2_HVT)                     0.3137   1.0000            0.9943 &   3.7692 f
  I_RISC_CORE/n118 (net)       4   5.2726 
  I_RISC_CORE/U233/A2 (OA22X1_RVT)          0.0432   0.3137   1.0000   0.0303   0.0303 &   3.7995 f
  I_RISC_CORE/U233/Y (OA22X1_RVT)                    0.1101   1.0000            0.4336 &   4.2330 f
  I_RISC_CORE/n96 (net)        1   0.5552 
  I_RISC_CORE/U235/A1 (OA22X2_RVT)          0.0000   0.1101   1.0000   0.0000   0.0000 &   4.2330 f
  I_RISC_CORE/U235/Y (OA22X2_RVT)                    0.2076   1.0000            0.5098 &   4.7428 f
  I_RISC_CORE/n1107 (net)      6   9.9888 
  I_RISC_CORE/U1633/A (INVX4_RVT)           0.0000   0.2076   1.0000   0.0000   0.0009 &   4.7437 f
  I_RISC_CORE/U1633/Y (INVX4_RVT)                    0.1190   1.0000            0.1786 &   4.9223 r
  I_RISC_CORE/n1671 (net)      7   7.7571 
  I_RISC_CORE/U437/A1 (OR2X1_HVT)           0.0000   0.1190   1.0000   0.0000   0.0005 &   4.9228 r
  I_RISC_CORE/U437/Y (OR2X1_HVT)                     0.1932   1.0000            0.3443 &   5.2671 r
  I_RISC_CORE/n697 (net)       3   2.1802 
  I_RISC_CORE/U934/A3 (OA21X1_HVT)          0.0144   0.1932   1.0000   0.0100   0.0100 &   5.2771 r
  I_RISC_CORE/U934/Y (OA21X1_HVT)                    0.2231   1.0000            0.4943 &   5.7713 r
  I_RISC_CORE/n984 (net)       2   1.7610 
  I_RISC_CORE/ctmTdsLR_3_6566/A1 (NAND2X0_HVT)
                                            0.0155   0.2231   1.0000   0.0107   0.0107 &   5.7821 r
  I_RISC_CORE/ctmTdsLR_3_6566/Y (NAND2X0_HVT)        0.3031   1.0000            0.3371 &   6.1192 f
  I_RISC_CORE/tmp_net1200 (net)
                               1   1.2202 
  I_RISC_CORE/ctmTdsLR_2_6565_roptpi_6833/A1 (AND3X1_HVT)
                                            0.0651   0.3031   1.0000   0.0445   0.0445 &   6.1637 f
  I_RISC_CORE/ctmTdsLR_2_6565_roptpi_6833/Y (AND3X1_HVT)
                                                     0.2323   1.0000            0.5835 &   6.7472 f
  I_RISC_CORE/tmp_net1203 (net)
                               1   1.6357 
  I_RISC_CORE/ctmTdsLR_2_3828/A5 (OA221X1_HVT)
                                            0.0645   0.2323   1.0000   0.0465   0.0465 &   6.7937 f
  I_RISC_CORE/ctmTdsLR_2_3828/Y (OA221X1_HVT)        0.2860   1.0000            0.5513 &   7.3450 f
  I_RISC_CORE/tmp_net432 (net)
                               1   1.2788 
  I_RISC_CORE/ctmTdsLR_6_3832/A1 (AND4X1_RVT)
                                            0.0429   0.2860   1.0000   0.0304   0.0304 &   7.3755 f
  I_RISC_CORE/ctmTdsLR_6_3832/Y (AND4X1_RVT)         0.1340   1.0000            0.4334 &   7.8088 f
  I_RISC_CORE/tmp_net435 (net)
                               1   0.6876 
  I_RISC_CORE/ctmTdsLR_7_3833/A5 (OA221X1_RVT)
                                            0.0000   0.1340   1.0000   0.0000   0.0000 &   7.8088 f
  I_RISC_CORE/ctmTdsLR_7_3833/Y (OA221X1_RVT)        0.1640   1.0000            0.3065 &   8.1153 f
  I_RISC_CORE/n763 (net)       3   2.6981 
  I_RISC_CORE/ctmTdsLR_1_4224/A1 (AOI221X1_HVT)
                                            0.0000   0.1640   1.0000   0.0000   0.0000 &   8.1153 f
  I_RISC_CORE/ctmTdsLR_1_4224/Y (AOI221X1_HVT)       0.1888   1.0000            1.0341 &   9.1495 r
  I_RISC_CORE/I_ALU_Result_11_ (net)
                               1   2.6638 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/D (SDFFX1_HVT)
                                            0.0585   0.1888   1.0000   0.0394   0.0395 &   9.1889 r
  data arrival time                                                                        9.1889

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9241     3.3241
  clock reconvergence pessimism                                                 0.0559     3.3801
  clock uncertainty                                                            -0.1000     3.2801
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/CLK (SDFFX1_HVT)                                  3.2801 r
  library setup time                                          1.0000           -1.1404     2.1397
  data required time                                                                       2.1397
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1397
  data arrival time                                                                       -9.1889
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -7.0492


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2141   1.0000            1.2906 &   2.3251 f
  I_RISC_CORE/n1916 (net)      2   2.2300 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2141   1.0000   0.0000   0.0000 &   2.3252 f
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2569   1.0000            0.4416 &   2.7668 f
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  32.4406 
  I_RISC_CORE/U225/A1 (OR3X2_HVT)           0.0095   0.2569   1.0000   0.0065   0.0081 &   2.7749 f
  I_RISC_CORE/U225/Y (OR3X2_HVT)                     0.3137   1.0000            0.9943 &   3.7692 f
  I_RISC_CORE/n118 (net)       4   5.2726 
  I_RISC_CORE/U294/A2 (OR2X4_HVT)           0.0432   0.3137   1.0000   0.0303   0.0303 &   3.7995 f
  I_RISC_CORE/U294/Y (OR2X4_HVT)                     0.4183   1.0000            0.8664 &   4.6658 f
  I_RISC_CORE/n1192 (net)     16  22.2913 
  I_RISC_CORE/U1642/A (INVX2_HVT)           0.0000   0.4181   1.0000   0.0000  -0.0000 &   4.6658 f
  I_RISC_CORE/U1642/Y (INVX2_HVT)                    0.3171   1.0000            0.4397 &   5.1055 r
  I_RISC_CORE/n1680 (net)      6   9.8294 
  I_RISC_CORE/ctmTdsLR_2_4359/A4 (AOI221X1_HVT)
                                            0.0097   0.3172   1.0000   0.0067   0.0078 &   5.1133 r
  I_RISC_CORE/ctmTdsLR_2_4359/Y (AOI221X1_HVT)       0.1545   1.0000            1.0220 &   6.1353 f
  I_RISC_CORE/n1101 (net)      1   0.5878 
  I_RISC_CORE/U1238/A2 (MUX21X1_HVT)        0.0000   0.1545   1.0000   0.0000   0.0000 &   6.1353 f
  I_RISC_CORE/U1238/Y (MUX21X1_HVT)                  0.3228   1.0000            0.7387 &   6.8741 f
  I_RISC_CORE/n1114 (net)      1   0.7362 
  I_RISC_CORE/ctmTdsLR_2_6683_roptpi_6827/A1 (AND3X1_HVT)
                                            0.0247   0.3228   1.0000   0.0171   0.0171 &   6.8912 f
  I_RISC_CORE/ctmTdsLR_2_6683_roptpi_6827/Y (AND3X1_HVT)
                                                     0.2492   1.0000            0.6155 &   7.5067 f
  I_RISC_CORE/tmp_net1282 (net)
                               3   2.1018 
  I_RISC_CORE/ctmTdsLR_2_3679/A1 (AOI222X1_HVT)
                                            0.0000   0.2492   1.0000   0.0000   0.0000 &   7.5067 f
  I_RISC_CORE/ctmTdsLR_2_3679/Y (AOI222X1_HVT)       0.2856   1.0000            1.2207 &   8.7275 r
  I_RISC_CORE/n1125 (net)      3   5.1985 
  I_RISC_CORE/ctmTdsLR_1_4752/A1 (OA221X1_RVT)
                                            0.0227   0.2856   1.0000   0.0157   0.0158 &   8.7433 r
  I_RISC_CORE/ctmTdsLR_1_4752/Y (OA221X1_RVT)        0.1080   1.0000            0.4093 &   9.1526 r
  I_RISC_CORE/n1749 (net)      1   1.1539 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_0_/D (SDFFX1_HVT)
                                            0.0066   0.1080   1.0000   0.0046   0.0046 &   9.1572 r
  data arrival time                                                                        9.1572

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9241     3.3241
  clock reconvergence pessimism                                                 0.0559     3.3801
  clock uncertainty                                                            -0.1000     3.2801
  I_RISC_CORE/I_ALU_Lachd_Result_reg_0_/CLK (SDFFX1_HVT)                                   3.2801 r
  library setup time                                          1.0000           -1.0953     2.1848
  data required time                                                                       2.1848
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1848
  data arrival time                                                                       -9.1572
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.9724


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3550   1.0000            1.5094 &   2.5440 r
  I_RISC_CORE/n800 (net)       4   5.9257 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3550   1.0000   0.0000   0.0000 &   2.5440 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2230   1.0000            0.5215 &   3.0655 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   9.1342 
  I_RISC_CORE/U225/A3 (OR3X2_HVT)           0.0088   0.2230   1.0000   0.0061   0.0063 &   3.0718 r
  I_RISC_CORE/U225/Y (OR3X2_HVT)                     0.2908   1.0000            0.5429 &   3.6148 r
  I_RISC_CORE/n118 (net)       4   5.3653 
  I_RISC_CORE/U226/A1 (NOR2X4_HVT)          0.0422   0.2908   1.0000   0.0295   0.0295 &   3.6443 r
  I_RISC_CORE/U226/Y (NOR2X4_HVT)                    0.3508   1.0000            0.8845 &   4.5288 f
  I_RISC_CORE/n1151 (net)     16  18.3036 
  I_RISC_CORE/U750/A2 (AO21X1_HVT)          0.0000   0.3502   1.0000   0.0000   0.0012 &   4.5300 f
  I_RISC_CORE/U750/Y (AO21X1_HVT)                    0.2178   1.0000            0.8032 &   5.3331 f
  I_RISC_CORE/n635 (net)       2   1.9845 
  I_RISC_CORE/ctmTdsLR_2_4459/A3 (AO221X1_HVT)
                                            0.0285   0.2178   1.0000   0.0195   0.0195 &   5.3527 f
  I_RISC_CORE/ctmTdsLR_2_4459/Y (AO221X1_HVT)        0.2271   1.0000            0.7836 &   6.1362 f
  I_RISC_CORE/n471 (net)       1   0.8616 
  I_RISC_CORE/ctmTdsLR_1_6255/A5 (AO221X1_HVT)
                                            0.0350   0.2271   1.0000   0.0243   0.0243 &   6.1606 f
  I_RISC_CORE/ctmTdsLR_1_6255/Y (AO221X1_HVT)        0.2452   1.0000            0.5678 &   6.7284 f
  I_RISC_CORE/n479 (net)       1   1.4243 
  I_RISC_CORE/ctmTdsLR_2_3344/A2 (OR4X1_HVT)
                                            0.0313   0.2452   1.0000   0.0219   0.0219 &   6.7503 f
  I_RISC_CORE/ctmTdsLR_2_3344/Y (OR4X1_HVT)          0.1018   1.0000            1.2710 &   8.0213 f
  I_RISC_CORE/n1734 (net)      1   0.8302 
  I_RISC_CORE/U1123/A3 (AO21X2_HVT)         0.0000   0.1018   1.0000   0.0000   0.0000 &   8.0213 f
  I_RISC_CORE/U1123/Y (AO21X2_HVT)                   0.3336   1.0000            0.4852 &   8.5065 f
  I_RISC_CORE/n1321 (net)      2   4.4703 
  I_RISC_CORE/U1519/A1 (AND2X1_HVT)         0.0234   0.3336   1.0000   0.0162   0.0163 &   8.5228 f
  I_RISC_CORE/U1519/Y (AND2X1_HVT)                   0.1646   1.0000            0.5073 &   9.0300 f
  I_RISC_CORE/I_ALU_Result_7_ (net)
                               1   1.2539 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_7_/D (SDFFX1_HVT)
                                            0.0155   0.1646   1.0000   0.0108   0.0108 &   9.0408 f
  data arrival time                                                                        9.0408

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9241     3.3241
  clock reconvergence pessimism                                                 0.0559     3.3801
  clock uncertainty                                                            -0.1000     3.2801
  I_RISC_CORE/I_ALU_Lachd_Result_reg_7_/CLK (SDFFX1_HVT)                                   3.2801 r
  library setup time                                          1.0000           -1.2071     2.0730
  data required time                                                                       2.0730
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0730
  data arrival time                                                                       -9.0408
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.9678


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2124   1.0000            1.2891 &   2.3237 f
  I_RISC_CORE/n1824 (net)      2   2.1764 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2124   1.0000   0.0000   0.0000 &   2.3237 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3252   1.0000            0.4812 &   2.8050 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  11.3845 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0211   0.3252   1.0000   0.0152   0.0153 &   2.8202 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.4061   1.0000            0.6173 &   3.4375 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  15.6358 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0291   0.4061   1.0000   0.0202   0.0211 &   3.4586 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1026   1.0000            1.3926 &   4.8512 f
  I_RISC_CORE/n1234 (net)      1   0.8504 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1026   1.0000   0.0000   0.0000 &   4.8512 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2193   1.0000            0.7029 &   5.5540 f
  I_RISC_CORE/n1292 (net)      2   1.5507 
  I_RISC_CORE/U1359/A5 (AO221X1_RVT)        0.0000   0.2193   1.0000   0.0000   0.0000 &   5.5540 f
  I_RISC_CORE/U1359/Y (AO221X1_RVT)                  0.1156   1.0000            0.3185 &   5.8725 f
  I_RISC_CORE/n1240 (net)      1   0.9558 
  I_RISC_CORE/U1363/A2 (OA22X1_RVT)         0.0086   0.1156   1.0000   0.0060   0.0060 &   5.8785 f
  I_RISC_CORE/U1363/Y (OA22X1_RVT)                   0.1601   1.0000            0.3527 &   6.2312 f
  I_RISC_CORE/n1296 (net)      2   1.8085 
  I_RISC_CORE/U1365/A1 (NOR4X1_RVT)         0.0173   0.1601   1.0000   0.0120   0.0120 &   6.2432 f
  I_RISC_CORE/U1365/Y (NOR4X1_RVT)                   0.0881   1.0000            0.6345 &   6.8777 r
  I_RISC_CORE/n1336 (net)      2   1.4851 
  I_RISC_CORE/U1366/A2 (AND2X1_RVT)         0.0000   0.0881   1.0000   0.0000   0.0000 &   6.8777 r
  I_RISC_CORE/U1366/Y (AND2X1_RVT)                   0.1490   1.0000            0.2117 &   7.0894 r
  I_RISC_CORE/n1328 (net)      4   3.4485 
  I_RISC_CORE/U1545/A3 (NAND3X1_HVT)        0.0000   0.1490   1.0000   0.0000   0.0000 &   7.0894 r
  I_RISC_CORE/U1545/Y (NAND3X1_HVT)                  0.2622   1.0000            0.8614 &   7.9509 f
  I_RISC_CORE/n1346 (net)      7   4.4335 
  I_RISC_CORE/U1546/A5 (OA221X1_RVT)        0.0000   0.2622   1.0000   0.0000   0.0001 &   7.9510 f
  I_RISC_CORE/U1546/Y (OA221X1_RVT)                  0.1353   1.0000            0.3651 &   8.3160 f
  I_RISC_CORE/n1332 (net)      1   0.6440 
  I_RISC_CORE/ctmTdsLR_1_4379/A2 (OAI221X1_HVT)
                                            0.0084   0.1353   1.0000   0.0058   0.0058 &   8.3218 f
  I_RISC_CORE/ctmTdsLR_1_4379/Y (OAI221X1_HVT)       0.1663   1.0000            1.0113 &   9.3331 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_net23176 (net)
                               1   1.5781 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/D (SDFFARX1_HVT)
                                            0.0000   0.1663   1.0000   0.0000   0.0000 &   9.3331 r
  data arrival time                                                                        9.3331

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9497     3.3497
  clock reconvergence pessimism                                                 0.0559     3.4056
  clock uncertainty                                                            -0.1000     3.3056
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)                    3.3056 r
  library setup time                                          1.0000           -0.9164     2.3892
  data required time                                                                       2.3892
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3892
  data arrival time                                                                       -9.3331
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.9440


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFARX2_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/Q (SDFFARX2_HVT)
                                                     0.2329   1.0000            1.6197 &   2.6542 r
  I_RISC_CORE/n799 (net)       1   1.9044 
  I_RISC_CORE/copt_gre_mt_inst_7051/A (NBUFFX4_HVT)
                                            0.0468   0.2329   1.0000   0.0336   0.0336 &   2.6879 r
  I_RISC_CORE/copt_gre_mt_inst_7051/Y (NBUFFX4_HVT)
                                                     0.2964   1.0000            0.4720 &   3.1599 r
  I_RISC_CORE/copt_gre_net_1513 (net)
                               6  17.2293 
  I_RISC_CORE/U486/A2 (NAND2X0_HVT)         0.0000   0.2972   1.0000   0.0000   0.0023 &   3.1621 r
  I_RISC_CORE/U486/Y (NAND2X0_HVT)                   0.4030   1.0000            0.5031 &   3.6652 f
  I_RISC_CORE/n1692 (net)      2   1.8044 
  I_RISC_CORE/U213/A1 (OR2X4_HVT)           0.0210   0.4030   1.0000   0.0146   0.0146 &   3.6798 f
  I_RISC_CORE/U213/Y (OR2X4_HVT)                     0.3712   1.0000            1.0065 &   4.6863 f
  I_RISC_CORE/n1087 (net)     10  16.4866 
  I_RISC_CORE/ctmTdsLR_1_3655/A (INVX0_HVT)
                                            0.0000   0.3707   1.0000   0.0000   0.0011 &   4.6874 f
  I_RISC_CORE/ctmTdsLR_1_3655/Y (INVX0_HVT)          0.1825   1.0000            0.3170 &   5.0044 r
  I_RISC_CORE/tmp_net354 (net)
                               1   0.6850 
  I_RISC_CORE/ctmTdsLR_2_3656/A1 (NAND2X0_HVT)
                                            0.0206   0.1825   1.0000   0.0143   0.0143 &   5.0187 r
  I_RISC_CORE/ctmTdsLR_2_3656/Y (NAND2X0_HVT)        0.6063   1.0000            0.5137 &   5.5324 f
  I_RISC_CORE/n870 (net)       2   3.2099 
  I_RISC_CORE/ctmTdsLR_2_4355/A4 (AND4X1_HVT)
                                            0.2099   0.6063   1.0000   0.1391   0.1391 &   5.6716 f
  I_RISC_CORE/ctmTdsLR_2_4355/Y (AND4X1_HVT)         0.2874   1.0000            1.0420 &   6.7135 f
  I_RISC_CORE/n859 (net)       1   0.8061 
  I_RISC_CORE/U1069/A2 (MUX21X1_HVT)        0.0980   0.2874   1.0000   0.0706   0.0706 &   6.7842 f
  I_RISC_CORE/U1069/Y (MUX21X1_HVT)                  0.3425   1.0000            0.8358 &   7.6200 f
  I_RISC_CORE/n875 (net)       1   1.0655 
  I_RISC_CORE/ctmTdsLR_2_3694/A4 (NAND4X0_RVT)
                                            0.0000   0.3425   1.0000   0.0000   0.0000 &   7.6200 f
  I_RISC_CORE/ctmTdsLR_2_3694/Y (NAND4X0_RVT)        0.2208   1.0000            0.3526 &   7.9726 r
  I_RISC_CORE/tmp_net372 (net)
                               2   1.2960 
  I_RISC_CORE/ctmTdsLR_3_3846/A2 (AOI221X1_RVT)
                                            0.0082   0.2208   1.0000   0.0057   0.0057 &   7.9783 r
  I_RISC_CORE/ctmTdsLR_3_3846/Y (AOI221X1_RVT)       0.1033   1.0000            0.4875 &   8.4658 f
  I_RISC_CORE/n1315 (net)      2   3.9021 
  I_RISC_CORE/U1513/A1 (NOR2X0_HVT)         0.0000   0.1033   1.0000   0.0000   0.0001 &   8.4659 f
  I_RISC_CORE/U1513/Y (NOR2X0_HVT)                   0.1964   1.0000            0.5786 &   9.0445 r
  I_RISC_CORE/I_ALU_Result_9_ (net)
                               1   2.9010 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/D (SDFFX1_HVT)
                                            0.0393   0.1964   1.0000   0.0253   0.0253 &   9.0698 r
  data arrival time                                                                        9.0698

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9241     3.3241
  clock reconvergence pessimism                                                 0.0559     3.3801
  clock uncertainty                                                            -0.1000     3.2801
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/CLK (SDFFX1_HVT)                                   3.2801 r
  library setup time                                          1.0000           -1.1448     2.1352
  data required time                                                                       2.1352
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1352
  data arrival time                                                                       -9.0698
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.9346


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2124   1.0000            1.2891 &   2.3237 f
  I_RISC_CORE/n1824 (net)      2   2.1764 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2124   1.0000   0.0000   0.0000 &   2.3237 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3252   1.0000            0.4812 &   2.8050 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  11.3845 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0211   0.3252   1.0000   0.0152   0.0153 &   2.8202 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.4061   1.0000            0.6173 &   3.4375 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  15.6358 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0291   0.4061   1.0000   0.0202   0.0211 &   3.4586 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1026   1.0000            1.3926 &   4.8512 f
  I_RISC_CORE/n1234 (net)      1   0.8504 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1026   1.0000   0.0000   0.0000 &   4.8512 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2193   1.0000            0.7029 &   5.5540 f
  I_RISC_CORE/n1292 (net)      2   1.5507 
  I_RISC_CORE/U1359/A5 (AO221X1_RVT)        0.0000   0.2193   1.0000   0.0000   0.0000 &   5.5540 f
  I_RISC_CORE/U1359/Y (AO221X1_RVT)                  0.1156   1.0000            0.3185 &   5.8725 f
  I_RISC_CORE/n1240 (net)      1   0.9558 
  I_RISC_CORE/U1363/A2 (OA22X1_RVT)         0.0086   0.1156   1.0000   0.0060   0.0060 &   5.8785 f
  I_RISC_CORE/U1363/Y (OA22X1_RVT)                   0.1601   1.0000            0.3527 &   6.2312 f
  I_RISC_CORE/n1296 (net)      2   1.8085 
  I_RISC_CORE/U1365/A1 (NOR4X1_RVT)         0.0173   0.1601   1.0000   0.0120   0.0120 &   6.2432 f
  I_RISC_CORE/U1365/Y (NOR4X1_RVT)                   0.0881   1.0000            0.6345 &   6.8777 r
  I_RISC_CORE/n1336 (net)      2   1.4851 
  I_RISC_CORE/U1681/A (NBUFFX2_HVT)         0.0000   0.0881   1.0000   0.0000   0.0000 &   6.8777 r
  I_RISC_CORE/U1681/Y (NBUFFX2_HVT)                  0.2908   1.0000            0.3396 &   7.2173 r
  I_RISC_CORE/n1899 (net)     10   8.7692 
  I_RISC_CORE/U1647/A (INVX0_RVT)           0.0190   0.2908   1.0000   0.0132   0.0137 &   7.2310 r
  I_RISC_CORE/U1647/Y (INVX0_RVT)                    0.1728   1.0000            0.2134 &   7.4444 f
  I_RISC_CORE/n1685 (net)      4   3.3933 
  I_RISC_CORE/U1550/A2 (NAND3X0_RVT)        0.0058   0.1728   1.0000   0.0040   0.0040 &   7.4485 f
  I_RISC_CORE/U1550/Y (NAND3X0_RVT)                  0.3305   1.0000            0.2735 &   7.7219 r
  I_RISC_CORE/n1367 (net)      4   3.7728 
  I_RISC_CORE/U1585/A5 (AO221X1_HVT)        0.0526   0.3305   1.0000   0.0333   0.0333 &   7.7553 r
  I_RISC_CORE/U1585/Y (AO221X1_HVT)                  0.2412   1.0000            0.6039 &   8.3592 r
  I_RISC_CORE/n1378 (net)      1   0.8384 
  I_RISC_CORE/U1590/A2 (NAND3X0_RVT)        0.0137   0.2412   1.0000   0.0095   0.0095 &   8.3686 r
  I_RISC_CORE/U1590/Y (NAND3X0_RVT)                  0.2397   1.0000            0.2885 &   8.6572 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_net23160 (net)
                               1   1.8889 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/D (SDFFARX2_HVT)
                                            0.0479   0.2397   1.0000   0.0344   0.0344 &   8.6916 f
  data arrival time                                                                        8.6916

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9497     3.3497
  clock reconvergence pessimism                                                 0.0559     3.4056
  clock uncertainty                                                            -0.1000     3.3056
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/CLK (SDFFARX2_HVT)                    3.3056 r
  library setup time                                          1.0000           -1.4519     1.8537
  data required time                                                                       1.8537
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8537
  data arrival time                                                                       -8.6916
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.8379


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0122     1.0122
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/CLK (SDFFX2_HVT)
                                                     0.1473                     0.0000     1.0122 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/Q (SDFFX2_HVT)
                                                     0.2034   1.0000            1.2578 &   2.2700 r
  I_RISC_CORE/Oprnd_B_2 (net)
                               3   3.1702 
  I_RISC_CORE/U248/A1 (OR2X1_HVT)           0.0000   0.2034   1.0000   0.0000   0.0000 &   2.2700 r
  I_RISC_CORE/U248/Y (OR2X1_HVT)                     0.2157   1.0000            0.4198 &   2.6898 r
  I_RISC_CORE/n107 (net)       2   2.7467 
  I_RISC_CORE/U270/A (INVX0_RVT)            0.0223   0.2157   1.0000   0.0154   0.0155 &   2.7053 r
  I_RISC_CORE/U270/Y (INVX0_RVT)                     0.1477   1.0000            0.1857 &   2.8909 f
  I_RISC_CORE/n553 (net)       3   3.6770 
  I_RISC_CORE/ctmTdsLR_1_3469/A (INVX0_HVT)
                                            0.0000   0.1477   1.0000   0.0000   0.0000 &   2.8910 f
  I_RISC_CORE/ctmTdsLR_1_3469/Y (INVX0_HVT)          0.1068   1.0000            0.1614 &   3.0524 r
  I_RISC_CORE/tmp_net280 (net)
                               1   0.7099 
  I_RISC_CORE/ctmTdsLR_2_3470/A2 (NAND2X2_HVT)
                                            0.0000   0.1068   1.0000   0.0000   0.0000 &   3.0524 r
  I_RISC_CORE/ctmTdsLR_2_3470/Y (NAND2X2_HVT)        0.2008   1.0000            0.6170 &   3.6694 f
  I_RISC_CORE/n559 (net)       3   5.0241 
  I_RISC_CORE/U282/A1 (OR2X2_HVT)           0.0000   0.2008   1.0000   0.0000   0.0001 &   3.6695 f
  I_RISC_CORE/U282/Y (OR2X2_HVT)                     0.1954   1.0000            0.5891 &   4.2586 f
  I_RISC_CORE/n564 (net)       3   2.3232 
  I_RISC_CORE/U288/A2 (OR3X1_HVT)           0.0000   0.1954   1.0000   0.0000   0.0000 &   4.2586 f
  I_RISC_CORE/U288/Y (OR3X1_HVT)                     0.2448   1.0000            0.7587 &   5.0173 f
  I_RISC_CORE/n509 (net)       3   2.3985 
  I_RISC_CORE/U289/A2 (OR2X1_RVT)           0.0000   0.2448   1.0000   0.0000   0.0000 &   5.0173 f
  I_RISC_CORE/U289/Y (OR2X1_RVT)                     0.0904   1.0000            0.3129 &   5.3303 f
  I_RISC_CORE/n638 (net)       3   2.3022 
  I_RISC_CORE/U571/A2 (OR2X1_RVT)           0.0000   0.0904   1.0000   0.0000   0.0000 &   5.3303 f
  I_RISC_CORE/U571/Y (OR2X1_RVT)                     0.0826   1.0000            0.2189 &   5.5491 f
  I_RISC_CORE/n475 (net)       2   1.9305 
  I_RISC_CORE/U572/A2 (OR2X1_HVT)           0.0000   0.0826   1.0000   0.0000   0.0000 &   5.5492 f
  I_RISC_CORE/U572/Y (OR2X1_HVT)                     0.2908   1.0000            0.4786 &   6.0278 f
  I_RISC_CORE/n877 (net)       6   5.0614 
  I_RISC_CORE/U1079/A3 (OR3X1_HVT)          0.0000   0.2908   1.0000   0.0000   0.0002 &   6.0280 f
  I_RISC_CORE/U1079/Y (OR3X1_HVT)                    0.2251   1.0000            0.6715 &   6.6995 f
  I_RISC_CORE/n961 (net)       2   1.7691 
  I_RISC_CORE/ctmTdsLR_1_3352/A1 (AND2X1_HVT)
                                            0.0000   0.2251   1.0000   0.0000   0.0000 &   6.6995 f
  I_RISC_CORE/ctmTdsLR_1_3352/Y (AND2X1_HVT)         0.1466   1.0000            0.4018 &   7.1012 f
  I_RISC_CORE/tmp_net242 (net)
                               1   0.7532 
  I_RISC_CORE/ctmTdsLR_2_3353/A2 (AOI222X1_HVT)
                                            0.0202   0.1466   1.0000   0.0142   0.0142 &   7.1154 f
  I_RISC_CORE/ctmTdsLR_2_3353/Y (AOI222X1_HVT)       0.1301   1.0000            1.0398 &   8.1553 r
  I_RISC_CORE/n992 (net)       1   0.6962 
  I_RISC_CORE/ctmTdsLR_2_3692/A2 (NAND3X0_RVT)
                                            0.0000   0.1301   1.0000   0.0000   0.0000 &   8.1553 r
  I_RISC_CORE/ctmTdsLR_2_3692/Y (NAND3X0_RVT)        0.3112   1.0000            0.3011 &   8.4564 f
  I_RISC_CORE/n1053 (net)      2   3.4089 
  I_RISC_CORE/ctmTdsLR_1_3062/A1 (OA21X1_RVT)
                                            0.0277   0.3112   1.0000   0.0192   0.0192 &   8.4756 f
  I_RISC_CORE/ctmTdsLR_1_3062/Y (OA21X1_RVT)         0.0889   1.0000            0.4739 &   8.9495 f
  I_RISC_CORE/n1752 (net)      1   0.7025 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/D (SDFFX1_HVT)
                                            0.0000   0.0889   1.0000   0.0000   0.0000 &   8.9495 f
  data arrival time                                                                        8.9495

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9241     3.3241
  clock reconvergence pessimism                                                 0.0559     3.3801
  clock uncertainty                                                            -0.1000     3.2801
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/CLK (SDFFX1_HVT)                                  3.2801 r
  library setup time                                          1.0000           -1.1651     2.1150
  data required time                                                                       2.1150
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1150
  data arrival time                                                                       -8.9495
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.8346


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2124   1.0000            1.2891 &   2.3237 f
  I_RISC_CORE/n1824 (net)      2   2.1764 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2124   1.0000   0.0000   0.0000 &   2.3237 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3252   1.0000            0.4812 &   2.8050 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  11.3845 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0211   0.3252   1.0000   0.0152   0.0153 &   2.8202 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.4061   1.0000            0.6173 &   3.4375 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  15.6358 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0291   0.4061   1.0000   0.0202   0.0211 &   3.4586 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1026   1.0000            1.3926 &   4.8512 f
  I_RISC_CORE/n1234 (net)      1   0.8504 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1026   1.0000   0.0000   0.0000 &   4.8512 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2193   1.0000            0.7029 &   5.5540 f
  I_RISC_CORE/n1292 (net)      2   1.5507 
  I_RISC_CORE/U1458/A2 (OR3X1_HVT)          0.0000   0.2193   1.0000   0.0000   0.0000 &   5.5540 f
  I_RISC_CORE/U1458/Y (OR3X1_HVT)                    0.1970   1.0000            0.7203 &   6.2744 f
  I_RISC_CORE/n1295 (net)      1   0.8350 
  I_RISC_CORE/U1460/A4 (OA221X1_RVT)        0.0371   0.1970   1.0000   0.0266   0.0266 &   6.3010 f
  I_RISC_CORE/U1460/Y (OA221X1_RVT)                  0.1420   1.0000            0.4065 &   6.7075 f
  I_RISC_CORE/n1298 (net)      1   1.0425 
  I_RISC_CORE/U1461/A2 (OA21X1_RVT)         0.0137   0.1420   1.0000   0.0095   0.0095 &   6.7170 f
  I_RISC_CORE/U1461/Y (OA21X1_RVT)                   0.1592   1.0000            0.3694 &   7.0864 f
  I_RISC_CORE/n1365 (net)      8   6.4307 
  I_RISC_CORE/U1462/A (INVX0_HVT)           0.0043   0.1592   1.0000   0.0030   0.0033 &   7.0897 f
  I_RISC_CORE/U1462/Y (INVX0_HVT)                    0.1637   1.0000            0.1984 &   7.2881 r
  I_RISC_CORE/n1302 (net)      2   1.5324 
  I_RISC_CORE/U1464/A1 (AND2X1_RVT)         0.0000   0.1637   1.0000   0.0000   0.0000 &   7.2881 r
  I_RISC_CORE/U1464/Y (AND2X1_RVT)                   0.2168   1.0000            0.2760 &   7.5642 r
  I_RISC_CORE/n1361 (net)      8   6.3778 
  I_RISC_CORE/U1578/A3 (AO22X1_HVT)         0.0000   0.2168   1.0000   0.0000   0.0003 &   7.5645 r
  I_RISC_CORE/U1578/Y (AO22X1_HVT)                   0.2616   1.0000            0.5543 &   8.1187 r
  I_RISC_CORE/n1360 (net)      3   2.1923 
  I_RISC_CORE/U1581/A1 (OA222X1_HVT)        0.0501   0.2616   1.0000   0.0360   0.0360 &   8.1547 r
  I_RISC_CORE/U1581/Y (OA222X1_HVT)                  0.2610   1.0000            0.9724 &   9.1271 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N31 (net)
                               1   0.8001 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/D (SDFFARX1_HVT)
                                            0.0132   0.2610   1.0000   0.0091   0.0091 &   9.1362 r
  data arrival time                                                                        9.1362

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9172     3.3172
  clock reconvergence pessimism                                                 0.0559     3.3731
  clock uncertainty                                                            -0.1000     3.2731
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)                  3.2731 r
  library setup time                                          1.0000           -0.9585     2.3146
  data required time                                                                       2.3146
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3146
  data arrival time                                                                       -9.1362
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.8216


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2124   1.0000            1.2891 &   2.3237 f
  I_RISC_CORE/n1824 (net)      2   2.1764 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2124   1.0000   0.0000   0.0000 &   2.3237 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3252   1.0000            0.4812 &   2.8050 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  11.3845 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0211   0.3252   1.0000   0.0152   0.0153 &   2.8202 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.4061   1.0000            0.6173 &   3.4375 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  15.6358 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0291   0.4061   1.0000   0.0202   0.0211 &   3.4586 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1026   1.0000            1.3926 &   4.8512 f
  I_RISC_CORE/n1234 (net)      1   0.8504 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1026   1.0000   0.0000   0.0000 &   4.8512 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2193   1.0000            0.7029 &   5.5540 f
  I_RISC_CORE/n1292 (net)      2   1.5507 
  I_RISC_CORE/U1458/A2 (OR3X1_HVT)          0.0000   0.2193   1.0000   0.0000   0.0000 &   5.5540 f
  I_RISC_CORE/U1458/Y (OR3X1_HVT)                    0.1970   1.0000            0.7203 &   6.2744 f
  I_RISC_CORE/n1295 (net)      1   0.8350 
  I_RISC_CORE/U1460/A4 (OA221X1_RVT)        0.0371   0.1970   1.0000   0.0266   0.0266 &   6.3010 f
  I_RISC_CORE/U1460/Y (OA221X1_RVT)                  0.1420   1.0000            0.4065 &   6.7075 f
  I_RISC_CORE/n1298 (net)      1   1.0425 
  I_RISC_CORE/U1461/A2 (OA21X1_RVT)         0.0137   0.1420   1.0000   0.0095   0.0095 &   6.7170 f
  I_RISC_CORE/U1461/Y (OA21X1_RVT)                   0.1592   1.0000            0.3694 &   7.0864 f
  I_RISC_CORE/n1365 (net)      8   6.4307 
  I_RISC_CORE/U1462/A (INVX0_HVT)           0.0043   0.1592   1.0000   0.0030   0.0033 &   7.0897 f
  I_RISC_CORE/U1462/Y (INVX0_HVT)                    0.1637   1.0000            0.1984 &   7.2881 r
  I_RISC_CORE/n1302 (net)      2   1.5324 
  I_RISC_CORE/U1464/A1 (AND2X1_RVT)         0.0000   0.1637   1.0000   0.0000   0.0000 &   7.2881 r
  I_RISC_CORE/U1464/Y (AND2X1_RVT)                   0.2168   1.0000            0.2760 &   7.5642 r
  I_RISC_CORE/n1361 (net)      8   6.3778 
  I_RISC_CORE/U1582/A3 (AO22X1_HVT)         0.0000   0.2168   1.0000   0.0000   0.0003 &   7.5645 r
  I_RISC_CORE/U1582/Y (AO22X1_HVT)                   0.2606   1.0000            0.5536 &   8.1181 r
  I_RISC_CORE/n1366 (net)      3   2.1652 
  I_RISC_CORE/U1584/A1 (OA222X1_HVT)        0.0000   0.2606   1.0000   0.0000   0.0000 &   8.1181 r
  I_RISC_CORE/U1584/Y (OA222X1_HVT)                  0.2734   1.0000            0.9864 &   9.1045 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N26 (net)
                               1   1.1037 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/D (SDFFARX1_HVT)
                                            0.0301   0.2734   1.0000   0.0208   0.0208 &   9.1253 r
  data arrival time                                                                        9.1253

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9172     3.3172
  clock reconvergence pessimism                                                 0.0559     3.3731
  clock uncertainty                                                            -0.1000     3.2731
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)                  3.2731 r
  library setup time                                          1.0000           -0.9656     2.3075
  data required time                                                                       2.3075
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3075
  data arrival time                                                                       -9.1253
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.8178


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2124   1.0000            1.2891 &   2.3237 f
  I_RISC_CORE/n1824 (net)      2   2.1764 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2124   1.0000   0.0000   0.0000 &   2.3237 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3252   1.0000            0.4812 &   2.8050 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  11.3845 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0211   0.3252   1.0000   0.0152   0.0153 &   2.8202 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.4061   1.0000            0.6173 &   3.4375 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  15.6358 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0291   0.4061   1.0000   0.0202   0.0211 &   3.4586 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1026   1.0000            1.3926 &   4.8512 f
  I_RISC_CORE/n1234 (net)      1   0.8504 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1026   1.0000   0.0000   0.0000 &   4.8512 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2193   1.0000            0.7029 &   5.5540 f
  I_RISC_CORE/n1292 (net)      2   1.5507 
  I_RISC_CORE/U1458/A2 (OR3X1_HVT)          0.0000   0.2193   1.0000   0.0000   0.0000 &   5.5540 f
  I_RISC_CORE/U1458/Y (OR3X1_HVT)                    0.1970   1.0000            0.7203 &   6.2744 f
  I_RISC_CORE/n1295 (net)      1   0.8350 
  I_RISC_CORE/U1460/A4 (OA221X1_RVT)        0.0371   0.1970   1.0000   0.0266   0.0266 &   6.3010 f
  I_RISC_CORE/U1460/Y (OA221X1_RVT)                  0.1420   1.0000            0.4065 &   6.7075 f
  I_RISC_CORE/n1298 (net)      1   1.0425 
  I_RISC_CORE/U1461/A2 (OA21X1_RVT)         0.0137   0.1420   1.0000   0.0095   0.0095 &   6.7170 f
  I_RISC_CORE/U1461/Y (OA21X1_RVT)                   0.1592   1.0000            0.3694 &   7.0864 f
  I_RISC_CORE/n1365 (net)      8   6.4307 
  I_RISC_CORE/U1462/A (INVX0_HVT)           0.0043   0.1592   1.0000   0.0030   0.0033 &   7.0897 f
  I_RISC_CORE/U1462/Y (INVX0_HVT)                    0.1637   1.0000            0.1984 &   7.2881 r
  I_RISC_CORE/n1302 (net)      2   1.5324 
  I_RISC_CORE/U1464/A1 (AND2X1_RVT)         0.0000   0.1637   1.0000   0.0000   0.0000 &   7.2881 r
  I_RISC_CORE/U1464/Y (AND2X1_RVT)                   0.2168   1.0000            0.2760 &   7.5642 r
  I_RISC_CORE/n1361 (net)      8   6.3778 
  I_RISC_CORE/U1540/A3 (AO22X1_HVT)         0.0000   0.2168   1.0000   0.0000   0.0003 &   7.5645 r
  I_RISC_CORE/U1540/Y (AO22X1_HVT)                   0.2595   1.0000            0.5529 &   8.1173 r
  I_RISC_CORE/n1327 (net)      3   2.1349 
  I_RISC_CORE/U1544/A1 (OA222X1_HVT)        0.0200   0.2595   1.0000   0.0138   0.0138 &   8.1311 r
  I_RISC_CORE/U1544/Y (OA222X1_HVT)                  0.2646   1.0000            0.9753 &   9.1065 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N27 (net)
                               1   0.8863 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/D (SDFFARX1_HVT)
                                            0.0193   0.2646   1.0000   0.0134   0.0134 &   9.1199 r
  data arrival time                                                                        9.1199

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9172     3.3172
  clock reconvergence pessimism                                                 0.0559     3.3731
  clock uncertainty                                                            -0.1000     3.2731
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX1_HVT)                  3.2731 r
  library setup time                                          1.0000           -0.9606     2.3125
  data required time                                                                       2.3125
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3125
  data arrival time                                                                       -9.1199
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.8074


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_30
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0122     1.0122
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/CLK (SDFFX2_HVT)
                                                     0.1473                     0.0000     1.0122 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/Q (SDFFX2_HVT)
                                                     0.2034   1.0000            1.2578 &   2.2700 r
  I_RISC_CORE/Oprnd_B_2 (net)
                               3   3.1702 
  I_RISC_CORE/U248/A1 (OR2X1_HVT)           0.0000   0.2034   1.0000   0.0000   0.0000 &   2.2700 r
  I_RISC_CORE/U248/Y (OR2X1_HVT)                     0.2157   1.0000            0.4198 &   2.6898 r
  I_RISC_CORE/n107 (net)       2   2.7467 
  I_RISC_CORE/U270/A (INVX0_RVT)            0.0223   0.2157   1.0000   0.0154   0.0155 &   2.7053 r
  I_RISC_CORE/U270/Y (INVX0_RVT)                     0.1477   1.0000            0.1857 &   2.8909 f
  I_RISC_CORE/n553 (net)       3   3.6770 
  I_RISC_CORE/ctmTdsLR_1_3469/A (INVX0_HVT)
                                            0.0000   0.1477   1.0000   0.0000   0.0000 &   2.8910 f
  I_RISC_CORE/ctmTdsLR_1_3469/Y (INVX0_HVT)          0.1068   1.0000            0.1614 &   3.0524 r
  I_RISC_CORE/tmp_net280 (net)
                               1   0.7099 
  I_RISC_CORE/ctmTdsLR_2_3470/A2 (NAND2X2_HVT)
                                            0.0000   0.1068   1.0000   0.0000   0.0000 &   3.0524 r
  I_RISC_CORE/ctmTdsLR_2_3470/Y (NAND2X2_HVT)        0.2008   1.0000            0.6170 &   3.6694 f
  I_RISC_CORE/n559 (net)       3   5.0241 
  I_RISC_CORE/U282/A1 (OR2X2_HVT)           0.0000   0.2008   1.0000   0.0000   0.0001 &   3.6695 f
  I_RISC_CORE/U282/Y (OR2X2_HVT)                     0.1954   1.0000            0.5891 &   4.2586 f
  I_RISC_CORE/n564 (net)       3   2.3232 
  I_RISC_CORE/U288/A2 (OR3X1_HVT)           0.0000   0.1954   1.0000   0.0000   0.0000 &   4.2586 f
  I_RISC_CORE/U288/Y (OR3X1_HVT)                     0.2448   1.0000            0.7587 &   5.0173 f
  I_RISC_CORE/n509 (net)       3   2.3985 
  I_RISC_CORE/U289/A2 (OR2X1_RVT)           0.0000   0.2448   1.0000   0.0000   0.0000 &   5.0173 f
  I_RISC_CORE/U289/Y (OR2X1_RVT)                     0.0904   1.0000            0.3129 &   5.3303 f
  I_RISC_CORE/n638 (net)       3   2.3022 
  I_RISC_CORE/U571/A2 (OR2X1_RVT)           0.0000   0.0904   1.0000   0.0000   0.0000 &   5.3303 f
  I_RISC_CORE/U571/Y (OR2X1_RVT)                     0.0826   1.0000            0.2189 &   5.5491 f
  I_RISC_CORE/n475 (net)       2   1.9305 
  I_RISC_CORE/U572/A2 (OR2X1_HVT)           0.0000   0.0826   1.0000   0.0000   0.0000 &   5.5492 f
  I_RISC_CORE/U572/Y (OR2X1_HVT)                     0.2908   1.0000            0.4786 &   6.0278 f
  I_RISC_CORE/n877 (net)       6   5.0614 
  I_RISC_CORE/U578/A3 (OR4X1_RVT)           0.0000   0.2908   1.0000   0.0000   0.0002 &   6.0280 f
  I_RISC_CORE/U578/Y (OR4X1_RVT)                     0.0717   1.0000            0.6788 &   6.7067 f
  I_RISC_CORE/n441 (net)       3   2.8787 
  I_RISC_CORE/U579/A3 (OR3X1_RVT)           0.0000   0.0717   1.0000   0.0000   0.0000 &   6.7068 f
  I_RISC_CORE/U579/Y (OR3X1_RVT)                     0.1209   1.0000            0.2956 &   7.0023 f
  I_RISC_CORE/n908 (net)       3   2.9511 
  I_RISC_CORE/U591/A2 (NOR2X0_RVT)          0.0000   0.1209   1.0000   0.0000   0.0000 &   7.0024 f
  I_RISC_CORE/U591/Y (NOR2X0_RVT)                    0.0806   1.0000            0.2865 &   7.2888 r
  I_RISC_CORE/n1199 (net)      2   1.6436 
  I_RISC_CORE/U593/A1 (AND2X1_HVT)          0.0000   0.0806   1.0000   0.0000   0.0000 &   7.2888 r
  I_RISC_CORE/U593/Y (AND2X1_HVT)                    0.1911   1.0000            0.3743 &   7.6631 r
  I_RISC_CORE/n1138 (net)      2   1.8843 
  I_RISC_CORE/U28/A1 (OR4X1_RVT)            0.0127   0.1911   1.0000   0.0088   0.0088 &   7.6719 r
  I_RISC_CORE/U28/Y (OR4X1_RVT)                      0.0770   1.0000            0.4131 &   8.0850 r
  I_RISC_CORE/n408 (net)       2   1.7895 
  I_RISC_CORE/U122/A1 (NOR3X2_RVT)          0.0062   0.0770   1.0000   0.0043   0.0043 &   8.0893 r
  I_RISC_CORE/U122/Y (NOR3X2_RVT)                    0.0889   1.0000            0.2860 &   8.3753 f
  I_RISC_CORE/n323 (net)       1   3.6649 
  I_RISC_CORE/R_30/D (SDFFASX1_HVT)         0.0000   0.0889   1.0000   0.0000   0.0001 &   8.3754 f
  data arrival time                                                                        8.3754

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9439     3.3439
  clock reconvergence pessimism                                                 0.0559     3.3998
  clock uncertainty                                                            -0.1000     3.2998
  I_RISC_CORE/R_30/CLK (SDFFASX1_HVT)                                                      3.2998 r
  library setup time                                          1.0000           -1.6348     1.6650
  data required time                                                                       1.6650
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.6650
  data arrival time                                                                       -8.3754
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.7104


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2124   1.0000            1.2891 &   2.3237 f
  I_RISC_CORE/n1824 (net)      2   2.1764 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2124   1.0000   0.0000   0.0000 &   2.3237 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3252   1.0000            0.4812 &   2.8050 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  11.3845 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0211   0.3252   1.0000   0.0152   0.0153 &   2.8202 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.4061   1.0000            0.6173 &   3.4375 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  15.6358 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0291   0.4061   1.0000   0.0202   0.0211 &   3.4586 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1026   1.0000            1.3926 &   4.8512 f
  I_RISC_CORE/n1234 (net)      1   0.8504 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1026   1.0000   0.0000   0.0000 &   4.8512 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2193   1.0000            0.7029 &   5.5540 f
  I_RISC_CORE/n1292 (net)      2   1.5507 
  I_RISC_CORE/U1359/A5 (AO221X1_RVT)        0.0000   0.2193   1.0000   0.0000   0.0000 &   5.5540 f
  I_RISC_CORE/U1359/Y (AO221X1_RVT)                  0.1156   1.0000            0.3185 &   5.8725 f
  I_RISC_CORE/n1240 (net)      1   0.9558 
  I_RISC_CORE/U1363/A2 (OA22X1_RVT)         0.0086   0.1156   1.0000   0.0060   0.0060 &   5.8785 f
  I_RISC_CORE/U1363/Y (OA22X1_RVT)                   0.1601   1.0000            0.3527 &   6.2312 f
  I_RISC_CORE/n1296 (net)      2   1.8085 
  I_RISC_CORE/U1365/A1 (NOR4X1_RVT)         0.0173   0.1601   1.0000   0.0120   0.0120 &   6.2432 f
  I_RISC_CORE/U1365/Y (NOR4X1_RVT)                   0.0881   1.0000            0.6345 &   6.8777 r
  I_RISC_CORE/n1336 (net)      2   1.4851 
  I_RISC_CORE/U1366/A2 (AND2X1_RVT)         0.0000   0.0881   1.0000   0.0000   0.0000 &   6.8777 r
  I_RISC_CORE/U1366/Y (AND2X1_RVT)                   0.1490   1.0000            0.2117 &   7.0894 r
  I_RISC_CORE/n1328 (net)      4   3.4485 
  I_RISC_CORE/U1545/A3 (NAND3X1_HVT)        0.0000   0.1490   1.0000   0.0000   0.0000 &   7.0894 r
  I_RISC_CORE/U1545/Y (NAND3X1_HVT)                  0.2622   1.0000            0.8614 &   7.9509 f
  I_RISC_CORE/n1346 (net)      7   4.4335 
  I_RISC_CORE/U1570/A2 (NAND2X0_HVT)        0.0000   0.2622   1.0000   0.0000   0.0001 &   7.9510 f
  I_RISC_CORE/U1570/Y (NAND2X0_HVT)                  0.2447   1.0000            0.3191 &   8.2700 r
  I_RISC_CORE/n1349 (net)      1   0.7286 
  I_RISC_CORE/U1572/A2 (AO22X1_HVT)         0.0312   0.2447   1.0000   0.0218   0.0218 &   8.2918 r
  I_RISC_CORE/U1572/Y (AO22X1_HVT)                   0.2254   1.0000            0.6819 &   8.9737 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Next_Stack[1] (net)
                               1   1.2744 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_/D (SDFFARX1_HVT)
                                            0.0693   0.2254   1.0000   0.0500   0.0500 &   9.0237 r
  data arrival time                                                                        9.0237

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9497     3.3497
  clock reconvergence pessimism                                                 0.0559     3.4056
  clock uncertainty                                                            -0.1000     3.3056
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_/CLK (SDFFARX1_HVT)                 3.3056 r
  library setup time                                          1.0000           -0.9493     2.3563
  data required time                                                                       2.3563
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3563
  data arrival time                                                                       -9.0237
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.6674


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2124   1.0000            1.2891 &   2.3237 f
  I_RISC_CORE/n1824 (net)      2   2.1764 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2124   1.0000   0.0000   0.0000 &   2.3237 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3252   1.0000            0.4812 &   2.8050 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  11.3845 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0211   0.3252   1.0000   0.0152   0.0153 &   2.8202 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.4061   1.0000            0.6173 &   3.4375 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  15.6358 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0291   0.4061   1.0000   0.0202   0.0211 &   3.4586 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1026   1.0000            1.3926 &   4.8512 f
  I_RISC_CORE/n1234 (net)      1   0.8504 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1026   1.0000   0.0000   0.0000 &   4.8512 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2193   1.0000            0.7029 &   5.5540 f
  I_RISC_CORE/n1292 (net)      2   1.5507 
  I_RISC_CORE/U1458/A2 (OR3X1_HVT)          0.0000   0.2193   1.0000   0.0000   0.0000 &   5.5540 f
  I_RISC_CORE/U1458/Y (OR3X1_HVT)                    0.1970   1.0000            0.7203 &   6.2744 f
  I_RISC_CORE/n1295 (net)      1   0.8350 
  I_RISC_CORE/U1460/A4 (OA221X1_RVT)        0.0371   0.1970   1.0000   0.0266   0.0266 &   6.3010 f
  I_RISC_CORE/U1460/Y (OA221X1_RVT)                  0.1420   1.0000            0.4065 &   6.7075 f
  I_RISC_CORE/n1298 (net)      1   1.0425 
  I_RISC_CORE/U1461/A2 (OA21X1_RVT)         0.0137   0.1420   1.0000   0.0095   0.0095 &   6.7170 f
  I_RISC_CORE/U1461/Y (OA21X1_RVT)                   0.1592   1.0000            0.3694 &   7.0864 f
  I_RISC_CORE/n1365 (net)      8   6.4307 
  I_RISC_CORE/U1462/A (INVX0_HVT)           0.0043   0.1592   1.0000   0.0030   0.0033 &   7.0897 f
  I_RISC_CORE/U1462/Y (INVX0_HVT)                    0.1637   1.0000            0.1984 &   7.2881 r
  I_RISC_CORE/n1302 (net)      2   1.5324 
  I_RISC_CORE/ctmTdsLR_3_6621/A (INVX0_HVT)
                                            0.0000   0.1637   1.0000   0.0000   0.0000 &   7.2881 r
  I_RISC_CORE/ctmTdsLR_3_6621/Y (INVX0_HVT)          0.1144   1.0000            0.1728 &   7.4609 f
  I_RISC_CORE/tmp_net1237 (net)
                               1   1.0216 
  I_RISC_CORE/ctmTdsLR_2_6620_roptpi_6811/A1 (AND3X1_HVT)
                                            0.0100   0.1144   1.0000   0.0069   0.0070 &   7.4678 f
  I_RISC_CORE/ctmTdsLR_2_6620_roptpi_6811/Y (AND3X1_HVT)
                                                     0.1975   1.0000            0.3966 &   7.8644 f
  I_RISC_CORE/tmp_net1240 (net)
                               1   0.7214 
  I_RISC_CORE/ctmTdsLR_3_2868/A5 (AO221X1_HVT)
                                            0.0119   0.1975   1.0000   0.0082   0.0082 &   7.8727 f
  I_RISC_CORE/ctmTdsLR_3_2868/Y (AO221X1_HVT)        0.2519   1.0000            0.5596 &   8.4323 f
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N28 (net)
                               1   1.6344 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/D (SDFFARX1_HVT)
                                            0.0000   0.2519   1.0000   0.0000   0.0000 &   8.4323 f
  data arrival time                                                                        8.4323

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9172     3.3172
  clock reconvergence pessimism                                                 0.0559     3.3731
  clock uncertainty                                                            -0.1000     3.2731
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)                  3.2731 r
  library setup time                                          1.0000           -1.4297     1.8434
  data required time                                                                       1.8434
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8434
  data arrival time                                                                       -8.4323
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.5889


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2124   1.0000            1.2891 &   2.3237 f
  I_RISC_CORE/n1824 (net)      2   2.1764 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2124   1.0000   0.0000   0.0000 &   2.3237 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3252   1.0000            0.4812 &   2.8050 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  11.3845 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0211   0.3252   1.0000   0.0152   0.0153 &   2.8202 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.4061   1.0000            0.6173 &   3.4375 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  15.6358 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0291   0.4061   1.0000   0.0202   0.0211 &   3.4586 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1026   1.0000            1.3926 &   4.8512 f
  I_RISC_CORE/n1234 (net)      1   0.8504 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1026   1.0000   0.0000   0.0000 &   4.8512 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2193   1.0000            0.7029 &   5.5540 f
  I_RISC_CORE/n1292 (net)      2   1.5507 
  I_RISC_CORE/U1458/A2 (OR3X1_HVT)          0.0000   0.2193   1.0000   0.0000   0.0000 &   5.5540 f
  I_RISC_CORE/U1458/Y (OR3X1_HVT)                    0.1970   1.0000            0.7203 &   6.2744 f
  I_RISC_CORE/n1295 (net)      1   0.8350 
  I_RISC_CORE/U1460/A4 (OA221X1_RVT)        0.0371   0.1970   1.0000   0.0266   0.0266 &   6.3010 f
  I_RISC_CORE/U1460/Y (OA221X1_RVT)                  0.1420   1.0000            0.4065 &   6.7075 f
  I_RISC_CORE/n1298 (net)      1   1.0425 
  I_RISC_CORE/U1461/A2 (OA21X1_RVT)         0.0137   0.1420   1.0000   0.0095   0.0095 &   6.7170 f
  I_RISC_CORE/U1461/Y (OA21X1_RVT)                   0.1592   1.0000            0.3694 &   7.0864 f
  I_RISC_CORE/n1365 (net)      8   6.4307 
  I_RISC_CORE/U1462/A (INVX0_HVT)           0.0043   0.1592   1.0000   0.0030   0.0033 &   7.0897 f
  I_RISC_CORE/U1462/Y (INVX0_HVT)                    0.1637   1.0000            0.1984 &   7.2881 r
  I_RISC_CORE/n1302 (net)      2   1.5324 
  I_RISC_CORE/U1464/A1 (AND2X1_RVT)         0.0000   0.1637   1.0000   0.0000   0.0000 &   7.2881 r
  I_RISC_CORE/U1464/Y (AND2X1_RVT)                   0.2168   1.0000            0.2760 &   7.5642 r
  I_RISC_CORE/n1361 (net)      8   6.3778 
  I_RISC_CORE/U1466/A2 (AO22X1_RVT)         0.0000   0.2168   1.0000   0.0000   0.0003 &   7.5645 r
  I_RISC_CORE/U1466/Y (AO22X1_RVT)                   0.1601   1.0000            0.3394 &   7.9038 r
  I_RISC_CORE/n1301 (net)      3   2.5914 
  I_RISC_CORE/U1472/A1 (OA222X1_HVT)        0.0245   0.1601   1.0000   0.0171   0.0171 &   7.9209 r
  I_RISC_CORE/U1472/Y (OA222X1_HVT)                  0.2797   1.0000            0.9158 &   8.8367 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N30 (net)
                               1   1.2741 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/D (SDFFARX1_HVT)
                                            0.0195   0.2797   1.0000   0.0135   0.0135 &   8.8502 r
  data arrival time                                                                        8.8502

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9172     3.3172
  clock reconvergence pessimism                                                 0.0559     3.3731
  clock uncertainty                                                            -0.1000     3.2731
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX1_HVT)                  3.2731 r
  library setup time                                          1.0000           -0.9691     2.3040
  data required time                                                                       2.3040
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3040
  data arrival time                                                                       -8.8502
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.5462


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0122     1.0122
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/CLK (SDFFX2_HVT)
                                                     0.1473                     0.0000     1.0122 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/Q (SDFFX2_HVT)
                                                     0.2034   1.0000            1.2578 &   2.2700 r
  I_RISC_CORE/Oprnd_B_2 (net)
                               3   3.1702 
  I_RISC_CORE/U248/A1 (OR2X1_HVT)           0.0000   0.2034   1.0000   0.0000   0.0000 &   2.2700 r
  I_RISC_CORE/U248/Y (OR2X1_HVT)                     0.2157   1.0000            0.4198 &   2.6898 r
  I_RISC_CORE/n107 (net)       2   2.7467 
  I_RISC_CORE/U270/A (INVX0_RVT)            0.0223   0.2157   1.0000   0.0154   0.0155 &   2.7053 r
  I_RISC_CORE/U270/Y (INVX0_RVT)                     0.1477   1.0000            0.1857 &   2.8909 f
  I_RISC_CORE/n553 (net)       3   3.6770 
  I_RISC_CORE/ctmTdsLR_1_3469/A (INVX0_HVT)
                                            0.0000   0.1477   1.0000   0.0000   0.0000 &   2.8910 f
  I_RISC_CORE/ctmTdsLR_1_3469/Y (INVX0_HVT)          0.1068   1.0000            0.1614 &   3.0524 r
  I_RISC_CORE/tmp_net280 (net)
                               1   0.7099 
  I_RISC_CORE/ctmTdsLR_2_3470/A2 (NAND2X2_HVT)
                                            0.0000   0.1068   1.0000   0.0000   0.0000 &   3.0524 r
  I_RISC_CORE/ctmTdsLR_2_3470/Y (NAND2X2_HVT)        0.2008   1.0000            0.6170 &   3.6694 f
  I_RISC_CORE/n559 (net)       3   5.0241 
  I_RISC_CORE/U282/A1 (OR2X2_HVT)           0.0000   0.2008   1.0000   0.0000   0.0001 &   3.6695 f
  I_RISC_CORE/U282/Y (OR2X2_HVT)                     0.1954   1.0000            0.5891 &   4.2586 f
  I_RISC_CORE/n564 (net)       3   2.3232 
  I_RISC_CORE/U288/A2 (OR3X1_HVT)           0.0000   0.1954   1.0000   0.0000   0.0000 &   4.2586 f
  I_RISC_CORE/U288/Y (OR3X1_HVT)                     0.2448   1.0000            0.7587 &   5.0173 f
  I_RISC_CORE/n509 (net)       3   2.3985 
  I_RISC_CORE/U289/A2 (OR2X1_RVT)           0.0000   0.2448   1.0000   0.0000   0.0000 &   5.0173 f
  I_RISC_CORE/U289/Y (OR2X1_RVT)                     0.0904   1.0000            0.3129 &   5.3303 f
  I_RISC_CORE/n638 (net)       3   2.3022 
  I_RISC_CORE/U571/A2 (OR2X1_RVT)           0.0000   0.0904   1.0000   0.0000   0.0000 &   5.3303 f
  I_RISC_CORE/U571/Y (OR2X1_RVT)                     0.0826   1.0000            0.2189 &   5.5491 f
  I_RISC_CORE/n475 (net)       2   1.9305 
  I_RISC_CORE/U572/A2 (OR2X1_HVT)           0.0000   0.0826   1.0000   0.0000   0.0000 &   5.5492 f
  I_RISC_CORE/U572/Y (OR2X1_HVT)                     0.2908   1.0000            0.4786 &   6.0278 f
  I_RISC_CORE/n877 (net)       6   5.0614 
  I_RISC_CORE/U578/A3 (OR4X1_RVT)           0.0000   0.2908   1.0000   0.0000   0.0002 &   6.0280 f
  I_RISC_CORE/U578/Y (OR4X1_RVT)                     0.0717   1.0000            0.6788 &   6.7067 f
  I_RISC_CORE/n441 (net)       3   2.8787 
  I_RISC_CORE/U579/A3 (OR3X1_RVT)           0.0000   0.0717   1.0000   0.0000   0.0000 &   6.7068 f
  I_RISC_CORE/U579/Y (OR3X1_RVT)                     0.1209   1.0000            0.2956 &   7.0023 f
  I_RISC_CORE/n908 (net)       3   2.9511 
  I_RISC_CORE/U591/A2 (NOR2X0_RVT)          0.0000   0.1209   1.0000   0.0000   0.0000 &   7.0024 f
  I_RISC_CORE/U591/Y (NOR2X0_RVT)                    0.0806   1.0000            0.2865 &   7.2888 r
  I_RISC_CORE/n1199 (net)      2   1.6436 
  I_RISC_CORE/ctmTdsLR_2_6478/A1 (NAND2X0_HVT)
                                            0.0000   0.0806   1.0000   0.0000   0.0000 &   7.2888 r
  I_RISC_CORE/ctmTdsLR_2_6478/Y (NAND2X0_HVT)        0.2761   1.0000            0.2407 &   7.5295 f
  I_RISC_CORE/tmp_net1136 (net)
                               1   1.0511 
  I_RISC_CORE/ctmTdsLR_1_6477/A1 (NAND3X0_LVT)
                                            0.0579   0.2761   1.0000   0.0416   0.0416 &   7.5710 f
  I_RISC_CORE/ctmTdsLR_1_6477/Y (NAND3X0_LVT)        0.1379   1.0000            0.1858 &   7.7569 r
  I_RISC_CORE/tmp_net927 (net)
                               1   0.8494 
  I_RISC_CORE/ctmTdsLR_1_6138/A1 (NAND3X0_RVT)
                                            0.0049   0.1379   1.0000   0.0034   0.0034 &   7.7602 r
  I_RISC_CORE/ctmTdsLR_1_6138/Y (NAND3X0_RVT)        0.1381   1.0000            0.1502 &   7.9104 f
  I_RISC_CORE/tmp_net696 (net)
                               1   0.8425 
  I_RISC_CORE/ctmTdsLR_2_4386/A5 (AO221X1_RVT)
                                            0.0126   0.1381   1.0000   0.0087   0.0087 &   7.9191 f
  I_RISC_CORE/ctmTdsLR_2_4386/Y (AO221X1_RVT)        0.1274   1.0000            0.2880 &   8.2071 f
  I_RISC_CORE/n1209 (net)      2   1.8176 
  I_RISC_CORE/ctmTdsLR_1_4736/A4 (AO222X1_RVT)
                                            0.0000   0.1274   1.0000   0.0000   0.0000 &   8.2071 f
  I_RISC_CORE/ctmTdsLR_1_4736/Y (AO222X1_RVT)        0.0991   1.0000            0.3854 &   8.5925 f
  I_RISC_CORE/I_ALU_Result_15_ (net)
                               1   0.7286 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_15_/D (SDFFX1_HVT)
                                            0.0000   0.0991   1.0000   0.0000   0.0000 &   8.5925 f
  data arrival time                                                                        8.5925

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9241     3.3241
  clock reconvergence pessimism                                                 0.0559     3.3801
  clock uncertainty                                                            -0.1000     3.2801
  I_RISC_CORE/I_ALU_Lachd_Result_reg_15_/CLK (SDFFX1_HVT)                                  3.2801 r
  library setup time                                          1.0000           -1.1711     2.1090
  data required time                                                                       2.1090
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1090
  data arrival time                                                                       -8.5925
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.4835


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2141   1.0000            1.2906 &   2.3251 f
  I_RISC_CORE/n1916 (net)      2   2.2300 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2141   1.0000   0.0000   0.0000 &   2.3252 f
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2569   1.0000            0.4416 &   2.7668 f
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  32.4406 
  I_RISC_CORE/U225/A1 (OR3X2_HVT)           0.0095   0.2569   1.0000   0.0065   0.0081 &   2.7749 f
  I_RISC_CORE/U225/Y (OR3X2_HVT)                     0.3137   1.0000            0.9943 &   3.7692 f
  I_RISC_CORE/n118 (net)       4   5.2726 
  I_RISC_CORE/U242/A2 (OR2X4_HVT)           0.0432   0.3137   1.0000   0.0303   0.0303 &   3.7995 f
  I_RISC_CORE/U242/Y (OR2X4_HVT)                     0.3812   1.0000            0.8374 &   4.6369 f
  I_RISC_CORE/n1200 (net)     15  17.5418 
  I_RISC_CORE/U1636/A (INVX4_HVT)           0.0000   0.3803   1.0000   0.0000   0.0015 &   4.6383 f
  I_RISC_CORE/U1636/Y (INVX4_HVT)                    0.2183   1.0000            0.3419 &   4.9802 r
  I_RISC_CORE/n1674 (net)      9   9.9079 
  I_RISC_CORE/U536/A2 (NAND2X0_HVT)         0.0065   0.2183   1.0000   0.0045   0.0054 &   4.9856 r
  I_RISC_CORE/U536/Y (NAND2X0_HVT)                   0.2175   1.0000            0.3292 &   5.3148 f
  I_RISC_CORE/n1709 (net)      1   0.6709 
  I_RISC_CORE/U799/A1 (AND2X1_HVT)          0.0000   0.2175   1.0000   0.0000   0.0000 &   5.3148 f
  I_RISC_CORE/U799/Y (AND2X1_HVT)                    0.1965   1.0000            0.4398 &   5.7546 f
  I_RISC_CORE/n528 (net)       2   2.2248 
  I_RISC_CORE/ctmTdsLR_1_4611/A2 (OA221X1_HVT)
                                            0.0186   0.1965   1.0000   0.0129   0.0129 &   5.7675 f
  I_RISC_CORE/ctmTdsLR_1_4611/Y (OA221X1_HVT)        0.2809   1.0000            0.8471 &   6.6146 f
  I_RISC_CORE/n531 (net)       1   1.1047 
  I_RISC_CORE/U806/A2 (MUX21X1_HVT)         0.0816   0.2809   1.0000   0.0579   0.0579 &   6.6724 f
  I_RISC_CORE/U806/Y (MUX21X1_HVT)                   0.3203   1.0000            0.8068 &   7.4792 f
  I_RISC_CORE/n533 (net)       1   0.6973 
  I_RISC_CORE/ctmTdsLR_1_6114/A2 (NAND4X0_RVT)
                                            0.0478   0.3203   1.0000   0.0339   0.0339 &   7.5132 f
  I_RISC_CORE/ctmTdsLR_1_6114/Y (NAND4X0_RVT)        0.3444   1.0000            0.4072 &   7.9204 r
  I_RISC_CORE/n1311 (net)      2   4.0906 
  I_RISC_CORE/U1494/A1 (AND2X1_HVT)         0.0703   0.3444   1.0000   0.0496   0.0497 &   7.9701 r
  I_RISC_CORE/U1494/Y (AND2X1_HVT)                   0.1723   1.0000            0.5155 &   8.4856 r
  I_RISC_CORE/I_ALU_Result_4_ (net)
                               1   1.3189 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/D (SDFFX1_HVT)
                                            0.0478   0.1723   1.0000   0.0338   0.0338 &   8.5194 r
  data arrival time                                                                        8.5194

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9241     3.3241
  clock reconvergence pessimism                                                 0.0559     3.3801
  clock uncertainty                                                            -0.1000     3.2801
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/CLK (SDFFX1_HVT)                                   3.2801 r
  library setup time                                          1.0000           -1.1307     2.1494
  data required time                                                                       2.1494
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1494
  data arrival time                                                                       -8.5194
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.3700


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0122     1.0122
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/CLK (SDFFX2_HVT)
                                                     0.1473                     0.0000     1.0122 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/Q (SDFFX2_HVT)
                                                     0.2034   1.0000            1.2578 &   2.2700 r
  I_RISC_CORE/Oprnd_B_2 (net)
                               3   3.1702 
  I_RISC_CORE/U248/A1 (OR2X1_HVT)           0.0000   0.2034   1.0000   0.0000   0.0000 &   2.2700 r
  I_RISC_CORE/U248/Y (OR2X1_HVT)                     0.2157   1.0000            0.4198 &   2.6898 r
  I_RISC_CORE/n107 (net)       2   2.7467 
  I_RISC_CORE/U270/A (INVX0_RVT)            0.0223   0.2157   1.0000   0.0154   0.0155 &   2.7053 r
  I_RISC_CORE/U270/Y (INVX0_RVT)                     0.1477   1.0000            0.1857 &   2.8909 f
  I_RISC_CORE/n553 (net)       3   3.6770 
  I_RISC_CORE/ctmTdsLR_1_3469/A (INVX0_HVT)
                                            0.0000   0.1477   1.0000   0.0000   0.0000 &   2.8910 f
  I_RISC_CORE/ctmTdsLR_1_3469/Y (INVX0_HVT)          0.1068   1.0000            0.1614 &   3.0524 r
  I_RISC_CORE/tmp_net280 (net)
                               1   0.7099 
  I_RISC_CORE/ctmTdsLR_2_3470/A2 (NAND2X2_HVT)
                                            0.0000   0.1068   1.0000   0.0000   0.0000 &   3.0524 r
  I_RISC_CORE/ctmTdsLR_2_3470/Y (NAND2X2_HVT)        0.2008   1.0000            0.6170 &   3.6694 f
  I_RISC_CORE/n559 (net)       3   5.0241 
  I_RISC_CORE/U282/A1 (OR2X2_HVT)           0.0000   0.2008   1.0000   0.0000   0.0001 &   3.6695 f
  I_RISC_CORE/U282/Y (OR2X2_HVT)                     0.1954   1.0000            0.5891 &   4.2586 f
  I_RISC_CORE/n564 (net)       3   2.3232 
  I_RISC_CORE/U288/A2 (OR3X1_HVT)           0.0000   0.1954   1.0000   0.0000   0.0000 &   4.2586 f
  I_RISC_CORE/U288/Y (OR3X1_HVT)                     0.2448   1.0000            0.7587 &   5.0173 f
  I_RISC_CORE/n509 (net)       3   2.3985 
  I_RISC_CORE/U289/A2 (OR2X1_RVT)           0.0000   0.2448   1.0000   0.0000   0.0000 &   5.0173 f
  I_RISC_CORE/U289/Y (OR2X1_RVT)                     0.0904   1.0000            0.3129 &   5.3303 f
  I_RISC_CORE/n638 (net)       3   2.3022 
  I_RISC_CORE/U571/A2 (OR2X1_RVT)           0.0000   0.0904   1.0000   0.0000   0.0000 &   5.3303 f
  I_RISC_CORE/U571/Y (OR2X1_RVT)                     0.0826   1.0000            0.2189 &   5.5491 f
  I_RISC_CORE/n475 (net)       2   1.9305 
  I_RISC_CORE/U572/A2 (OR2X1_HVT)           0.0000   0.0826   1.0000   0.0000   0.0000 &   5.5492 f
  I_RISC_CORE/U572/Y (OR2X1_HVT)                     0.2908   1.0000            0.4786 &   6.0278 f
  I_RISC_CORE/n877 (net)       6   5.0614 
  I_RISC_CORE/U578/A3 (OR4X1_RVT)           0.0000   0.2908   1.0000   0.0000   0.0002 &   6.0280 f
  I_RISC_CORE/U578/Y (OR4X1_RVT)                     0.0717   1.0000            0.6788 &   6.7067 f
  I_RISC_CORE/n441 (net)       3   2.8787 
  I_RISC_CORE/U729/A (INVX0_HVT)            0.0000   0.0717   1.0000   0.0000   0.0000 &   6.7068 f
  I_RISC_CORE/U729/Y (INVX0_HVT)                     0.0979   1.0000            0.1040 &   6.8108 r
  I_RISC_CORE/n443 (net)       1   0.7804 
  I_RISC_CORE/U731/A2 (OA21X1_RVT)          0.0058   0.0979   1.0000   0.0040   0.0040 &   6.8148 r
  I_RISC_CORE/U731/Y (OA21X1_RVT)                    0.1176   1.0000            0.2266 &   7.0414 r
  I_RISC_CORE/n907 (net)       3   2.1030 
  I_RISC_CORE/ctmTdsLR_1_3363/A1 (AO221X1_HVT)
                                            0.0060   0.1176   1.0000   0.0042   0.0042 &   7.0456 r
  I_RISC_CORE/ctmTdsLR_1_3363/Y (AO221X1_HVT)        0.2547   1.0000            0.6551 &   7.7007 r
  I_RISC_CORE/n349 (net)       1   1.1788 
  I_RISC_CORE/ctmTdsLR_3_4234/A2 (NAND4X0_LVT)
                                            0.0332   0.2547   1.0000   0.0233   0.0233 &   7.7239 r
  I_RISC_CORE/ctmTdsLR_3_4234/Y (NAND4X0_LVT)        0.1873   1.0000            0.1709 &   7.8948 f
  I_RISC_CORE/n951 (net)       3   2.5296 
  I_RISC_CORE/ctmTdsLR_1_4529/A1 (OA221X1_RVT)
                                            0.0000   0.1873   1.0000   0.0000   0.0000 &   7.8948 f
  I_RISC_CORE/ctmTdsLR_1_4529/Y (OA221X1_RVT)        0.1451   1.0000            0.5401 &   8.4349 f
  I_RISC_CORE/n1750 (net)      1   1.2296 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_13_/D (SDFFX1_HVT)
                                            0.0000   0.1451   1.0000   0.0000   0.0000 &   8.4349 f
  data arrival time                                                                        8.4349

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9241     3.3241
  clock reconvergence pessimism                                                 0.0559     3.3801
  clock uncertainty                                                            -0.1000     3.2801
  I_RISC_CORE/I_ALU_Lachd_Result_reg_13_/CLK (SDFFX1_HVT)                                  3.2801 r
  library setup time                                          1.0000           -1.1968     2.0832
  data required time                                                                       2.0832
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0832
  data arrival time                                                                       -8.4349
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.3517


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0122     1.0122
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/CLK (SDFFX2_HVT)
                                                     0.1473                     0.0000     1.0122 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/Q (SDFFX2_HVT)
                                                     0.2034   1.0000            1.2578 &   2.2700 r
  I_RISC_CORE/Oprnd_B_2 (net)
                               3   3.1702 
  I_RISC_CORE/U248/A1 (OR2X1_HVT)           0.0000   0.2034   1.0000   0.0000   0.0000 &   2.2700 r
  I_RISC_CORE/U248/Y (OR2X1_HVT)                     0.2157   1.0000            0.4198 &   2.6898 r
  I_RISC_CORE/n107 (net)       2   2.7467 
  I_RISC_CORE/U270/A (INVX0_RVT)            0.0223   0.2157   1.0000   0.0154   0.0155 &   2.7053 r
  I_RISC_CORE/U270/Y (INVX0_RVT)                     0.1477   1.0000            0.1857 &   2.8909 f
  I_RISC_CORE/n553 (net)       3   3.6770 
  I_RISC_CORE/ctmTdsLR_1_3469/A (INVX0_HVT)
                                            0.0000   0.1477   1.0000   0.0000   0.0000 &   2.8910 f
  I_RISC_CORE/ctmTdsLR_1_3469/Y (INVX0_HVT)          0.1068   1.0000            0.1614 &   3.0524 r
  I_RISC_CORE/tmp_net280 (net)
                               1   0.7099 
  I_RISC_CORE/ctmTdsLR_2_3470/A2 (NAND2X2_HVT)
                                            0.0000   0.1068   1.0000   0.0000   0.0000 &   3.0524 r
  I_RISC_CORE/ctmTdsLR_2_3470/Y (NAND2X2_HVT)        0.2008   1.0000            0.6170 &   3.6694 f
  I_RISC_CORE/n559 (net)       3   5.0241 
  I_RISC_CORE/U282/A1 (OR2X2_HVT)           0.0000   0.2008   1.0000   0.0000   0.0001 &   3.6695 f
  I_RISC_CORE/U282/Y (OR2X2_HVT)                     0.1954   1.0000            0.5891 &   4.2586 f
  I_RISC_CORE/n564 (net)       3   2.3232 
  I_RISC_CORE/U288/A2 (OR3X1_HVT)           0.0000   0.1954   1.0000   0.0000   0.0000 &   4.2586 f
  I_RISC_CORE/U288/Y (OR3X1_HVT)                     0.2448   1.0000            0.7587 &   5.0173 f
  I_RISC_CORE/n509 (net)       3   2.3985 
  I_RISC_CORE/U289/A2 (OR2X1_RVT)           0.0000   0.2448   1.0000   0.0000   0.0000 &   5.0173 f
  I_RISC_CORE/U289/Y (OR2X1_RVT)                     0.0904   1.0000            0.3129 &   5.3303 f
  I_RISC_CORE/n638 (net)       3   2.3022 
  I_RISC_CORE/U571/A2 (OR2X1_RVT)           0.0000   0.0904   1.0000   0.0000   0.0000 &   5.3303 f
  I_RISC_CORE/U571/Y (OR2X1_RVT)                     0.0826   1.0000            0.2189 &   5.5491 f
  I_RISC_CORE/n475 (net)       2   1.9305 
  I_RISC_CORE/U572/A2 (OR2X1_HVT)           0.0000   0.0826   1.0000   0.0000   0.0000 &   5.5492 f
  I_RISC_CORE/U572/Y (OR2X1_HVT)                     0.2908   1.0000            0.4786 &   6.0278 f
  I_RISC_CORE/n877 (net)       6   5.0614 
  I_RISC_CORE/U578/A3 (OR4X1_RVT)           0.0000   0.2908   1.0000   0.0000   0.0002 &   6.0280 f
  I_RISC_CORE/U578/Y (OR4X1_RVT)                     0.0717   1.0000            0.6788 &   6.7067 f
  I_RISC_CORE/n441 (net)       3   2.8787 
  I_RISC_CORE/U729/A (INVX0_HVT)            0.0000   0.0717   1.0000   0.0000   0.0000 &   6.7068 f
  I_RISC_CORE/U729/Y (INVX0_HVT)                     0.0979   1.0000            0.1041 &   6.8108 r
  I_RISC_CORE/n443 (net)       1   0.7804 
  I_RISC_CORE/U731/A2 (OA21X1_RVT)          0.0058   0.0979   1.0000   0.0040   0.0040 &   6.8148 r
  I_RISC_CORE/U731/Y (OA21X1_RVT)                    0.1176   1.0000            0.2266 &   7.0414 r
  I_RISC_CORE/n907 (net)       3   2.1030 
  I_RISC_CORE/ctmTdsLR_3_3495/A4 (OAI22X1_RVT)
                                            0.0060   0.1176   1.0000   0.0042   0.0042 &   7.0456 r
  I_RISC_CORE/ctmTdsLR_3_3495/Y (OAI22X1_RVT)        0.0545   1.0000            0.2443 &   7.2899 f
  I_RISC_CORE/n448 (net)       1   0.9534 
  I_RISC_CORE/U734/A1 (OR2X1_HVT)           0.0000   0.0545   1.0000   0.0000   0.0000 &   7.2899 f
  I_RISC_CORE/U734/Y (OR2X1_HVT)                     0.1404   1.0000            0.3791 &   7.6689 f
  I_RISC_CORE/n459 (net)       1   0.6539 
  I_RISC_CORE/ctmTdsLR_2_4231/A5 (AO221X1_RVT)
                                            0.0071   0.1404   1.0000   0.0049   0.0049 &   7.6738 f
  I_RISC_CORE/ctmTdsLR_2_4231/Y (AO221X1_RVT)        0.1363   1.0000            0.3006 &   7.9744 f
  I_RISC_CORE/n1215 (net)      2   2.5538 
  I_RISC_CORE/U761/A2 (AND2X1_HVT)          0.0000   0.1363   1.0000   0.0000   0.0000 &   7.9744 f
  I_RISC_CORE/U761/Y (AND2X1_HVT)                    0.1706   1.0000            0.3702 &   8.3446 f
  I_RISC_CORE/n1751 (net)      1   1.4557 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/D (SDFFX1_HVT)
                                            0.0212   0.1706   1.0000   0.0147   0.0148 &   8.3594 f
  data arrival time                                                                        8.3594

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9241     3.3241
  clock reconvergence pessimism                                                 0.0559     3.3801
  clock uncertainty                                                            -0.1000     3.2801
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/CLK (SDFFX1_HVT)                                  3.2801 r
  library setup time                                          1.0000           -1.2102     2.0699
  data required time                                                                       2.0699
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0699
  data arrival time                                                                       -8.3594
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.2895


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2141   1.0000            1.2906 &   2.3251 f
  I_RISC_CORE/n1916 (net)      2   2.2300 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2141   1.0000   0.0000   0.0000 &   2.3252 f
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2569   1.0000            0.4416 &   2.7668 f
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  32.4406 
  I_RISC_CORE/U212/A1 (OR3X1_HVT)           0.0095   0.2569   1.0000   0.0065   0.0082 &   2.7750 f
  I_RISC_CORE/U212/Y (OR3X1_HVT)                     0.2587   1.0000            0.8745 &   3.6495 f
  I_RISC_CORE/n134 (net)       4   2.8363 
  I_RISC_CORE/U319/A2 (OR2X4_HVT)           0.0000   0.2587   1.0000   0.0000   0.0000 &   3.6495 f
  I_RISC_CORE/U319/Y (OR2X4_HVT)                     0.4397   1.0000            0.8482 &   4.4977 f
  I_RISC_CORE/n1129 (net)     19  24.7287 
  I_RISC_CORE/U174/A2 (OR2X1_HVT)           0.0000   0.4388   1.0000   0.0000   0.0020 &   4.4997 f
  I_RISC_CORE/U174/Y (OR2X1_HVT)                     0.1409   1.0000            0.5777 &   5.0774 f
  I_RISC_CORE/n1718 (net)      1   0.5724 
  I_RISC_CORE/U855/A3 (OA22X1_HVT)          0.0000   0.1409   1.0000   0.0000   0.0000 &   5.0774 f
  I_RISC_CORE/U855/Y (OA22X1_HVT)                    0.2281   1.0000            0.6143 &   5.6917 f
  I_RISC_CORE/n585 (net)       1   0.8797 
  I_RISC_CORE/U858/A1 (MUX21X1_HVT)         0.0239   0.2281   1.0000   0.0165   0.0165 &   5.7082 f
  I_RISC_CORE/U858/Y (MUX21X1_HVT)                   0.3299   1.0000            0.8293 &   6.5375 f
  I_RISC_CORE/n586 (net)       1   0.8501 
  I_RISC_CORE/ctmTdsLR_1_2955/A2 (AND3X1_HVT)
                                            0.0397   0.3299   1.0000   0.0275   0.0275 &   6.5650 f
  I_RISC_CORE/ctmTdsLR_1_2955/Y (AND3X1_HVT)         0.2493   1.0000            0.6486 &   7.2136 f
  I_RISC_CORE/tmp_net103 (net)
                               1   2.1122 
  I_RISC_CORE/ctmTdsLR_2_2956/A3 (NAND3X1_HVT)
                                            0.0254   0.2493   1.0000   0.0176   0.0176 &   7.2312 f
  I_RISC_CORE/ctmTdsLR_2_2956/Y (NAND3X1_HVT)        0.1980   1.0000            0.7608 &   7.9920 r
  I_RISC_CORE/n1312 (net)      2   2.6479 
  I_RISC_CORE/U1503/A1 (AND2X1_HVT)         0.0170   0.1980   1.0000   0.0118   0.0118 &   8.0038 r
  I_RISC_CORE/U1503/Y (AND2X1_HVT)                   0.1600   1.0000            0.4173 &   8.4211 r
  I_RISC_CORE/I_ALU_Result_3_ (net)
                               1   1.0247 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_3_/D (SDFFX1_HVT)
                                            0.0096   0.1600   1.0000   0.0067   0.0067 &   8.4278 r
  data arrival time                                                                        8.4278

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9241     3.3241
  clock reconvergence pessimism                                                 0.0559     3.3801
  clock uncertainty                                                            -0.1000     3.2801
  I_RISC_CORE/I_ALU_Lachd_Result_reg_3_/CLK (SDFFX1_HVT)                                   3.2801 r
  library setup time                                          1.0000           -1.1234     2.1566
  data required time                                                                       2.1566
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1566
  data arrival time                                                                       -8.4278
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.2711


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0362     1.0362
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                                     0.0851                     0.0000     1.0362 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1672   1.0000            1.1740 &   2.2102 f
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               1   0.7389 
  I_RISC_CORE/copt_gre_mt_inst_7056/A (NBUFFX2_HVT)
                                            0.0000   0.1672   1.0000   0.0000   0.0000 &   2.2102 f
  I_RISC_CORE/copt_gre_mt_inst_7056/Y (NBUFFX2_HVT)
                                                     0.2633   1.0000            0.4121 &   2.6223 f
  I_RISC_CORE/copt_gre_net_1518 (net)
                               7   8.2394 
  I_RISC_CORE/U1325/A (INVX0_HVT)           0.0247   0.2633   1.0000   0.0166   0.0173 &   2.6396 f
  I_RISC_CORE/U1325/Y (INVX0_HVT)                    0.2402   1.0000            0.3089 &   2.9485 r
  I_RISC_CORE/n1635 (net)      4   2.3887 
  I_RISC_CORE/U1373/A2 (NAND2X0_HVT)        0.0000   0.2402   1.0000   0.0000   0.0000 &   2.9485 r
  I_RISC_CORE/U1373/Y (NAND2X0_HVT)                  0.4425   1.0000            0.4946 &   3.4431 f
  I_RISC_CORE/n1368 (net)      3   2.1512 
  I_RISC_CORE/U1374/A (INVX0_HVT)           0.0183   0.4425   1.0000   0.0126   0.0127 &   3.4558 f
  I_RISC_CORE/U1374/Y (INVX0_HVT)                    0.5972   1.0000            0.6092 &   4.0650 r
  I_RISC_CORE/n1369 (net)      8   7.1394 
  I_RISC_CORE/ctmTdsLR_1_4620/S0 (MUX21X1_HVT)
                                            0.0176   0.5972   1.0000   0.0122   0.0125 &   4.0776 r
  I_RISC_CORE/ctmTdsLR_1_4620/Y (MUX21X1_HVT)        0.3699   1.0000            1.2401 &   5.3176 f
  I_RISC_CORE/n1249 (net)      2   1.6076 
  I_RISC_CORE/U1394/A2 (AND2X2_HVT)         0.0477   0.3699   1.0000   0.0333   0.0333 &   5.3510 f
  I_RISC_CORE/U1394/Y (AND2X2_HVT)                   0.3459   1.0000            0.7363 &   6.0873 f
  I_RISC_CORE/n1385 (net)      9   8.7881 
  I_RISC_CORE/ctmTdsLR_2_4744/A3 (AO222X1_HVT)
                                            0.0307   0.3459   1.0000   0.0212   0.0219 &   6.1092 f
  I_RISC_CORE/ctmTdsLR_2_4744/Y (AO222X1_HVT)        0.2650   1.0000            0.9087 &   7.0179 f
  I_RISC_CORE/tmp_net848 (net)
                               1   2.8357 
  I_RISC_CORE/ctmTdsLR_3_4745/A5 (AO221X1_HVT)
                                            0.0178   0.2650   1.0000   0.0123   0.0124 &   7.0303 f
  I_RISC_CORE/ctmTdsLR_3_4745/Y (AO221X1_HVT)        0.2330   1.0000            0.5749 &   7.6052 f
  I_RISC_CORE/tmp_net850 (net)
                               1   1.0372 
  I_RISC_CORE/ctmTdsLR_4_4746/A5 (AO221X1_HVT)
                                            0.0096   0.2330   1.0000   0.0067   0.0067 &   7.6119 f
  I_RISC_CORE/ctmTdsLR_4_4746/Y (AO221X1_HVT)        0.2690   1.0000            0.5958 &   8.2077 f
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_N37 (net)
                               1   2.1728 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/D (SDFFX1_HVT)
                                            0.0582   0.2690   1.0000   0.0408   0.0408 &   8.2485 f
  data arrival time                                                                        8.2485

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9388     3.3388
  clock reconvergence pessimism                                                 0.0559     3.3947
  clock uncertainty                                                            -0.1000     3.2947
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)                  3.2947 r
  library setup time                                          1.0000           -1.2900     2.0046
  data required time                                                                       2.0046
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0046
  data arrival time                                                                       -8.2485
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.2439


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/Q (SDFFARX1_HVT)
                                                     0.2619   1.0000            1.4462 &   2.4808 r
  I_RISC_CORE/n1915 (net)      3   3.0847 
  I_RISC_CORE/HFSBUF_427_1072/A (NBUFFX4_HVT)
                                            0.0000   0.2619   1.0000   0.0000   0.0000 &   2.4808 r
  I_RISC_CORE/HFSBUF_427_1072/Y (NBUFFX4_HVT)        0.2713   1.0000            0.4797 &   2.9605 r
  I_RISC_CORE/HFSNET_87 (net)
                              10  14.5208 
  I_RISC_CORE/U349/A2 (AND3X4_HVT)          0.0165   0.2715   1.0000   0.0114   0.0131 &   2.9735 r
  I_RISC_CORE/U349/Y (AND3X4_HVT)                    0.5952   1.0000            1.2421 &   4.2156 r
  I_RISC_CORE/n1148 (net)     11  16.3821 
  I_RISC_CORE/U1630/A (INVX2_HVT)           0.0189   0.5941   1.0000   0.0131   0.0151 &   4.2307 r
  I_RISC_CORE/U1630/Y (INVX2_HVT)                    0.3465   1.0000            0.5168 &   4.7475 f
  I_RISC_CORE/n1668 (net)      6   8.2799 
  I_RISC_CORE/U880/A2 (MUX21X1_HVT)         0.0000   0.3465   1.0000   0.0000   0.0007 &   4.7482 f
  I_RISC_CORE/U880/Y (MUX21X1_HVT)                   0.3745   1.0000            0.9064 &   5.6547 f
  I_RISC_CORE/n618 (net)       2   1.7091 
  I_RISC_CORE/ctmTdsLR_1_2709/A1 (OA221X1_HVT)
                                            0.0230   0.3745   1.0000   0.0159   0.0160 &   5.6706 f
  I_RISC_CORE/ctmTdsLR_1_2709/Y (OA221X1_HVT)        0.2883   1.0000            1.0870 &   6.7576 f
  I_RISC_CORE/tmp_net22 (net)
                               1   1.3483 
  I_RISC_CORE/ctmTdsLR_1_3670/A1 (OR2X1_HVT)
                                            0.1260   0.2883   1.0000   0.0950   0.0950 &   6.8526 f
  I_RISC_CORE/ctmTdsLR_1_3670/Y (OR2X1_HVT)          0.1478   1.0000            0.5847 &   7.4373 f
  I_RISC_CORE/tmp_net358 (net)
                               1   0.9049 
  I_RISC_CORE/ctmTdsLR_3_3672/A1 (NAND4X1_RVT)
                                            0.0171   0.1478   1.0000   0.0119   0.0119 &   7.4492 f
  I_RISC_CORE/ctmTdsLR_3_3672/Y (NAND4X1_RVT)        0.2042   1.0000            0.4772 &   7.9264 r
  I_RISC_CORE/n1229 (net)      2   5.9432 
  I_RISC_CORE/ctmTdsLR_2_4034/A1 (AND2X1_HVT)
                                            0.0000   0.2042   1.0000   0.0000   0.0002 &   7.9266 r
  I_RISC_CORE/ctmTdsLR_2_4034/Y (AND2X1_HVT)         0.1494   1.0000            0.4117 &   8.3383 r
  I_RISC_CORE/I_ALU_Result_6_ (net)
                               1   0.7412 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_6_/D (SDFFX1_HVT)
                                            0.0140   0.1494   1.0000   0.0097   0.0097 &   8.3479 r
  data arrival time                                                                        8.3479

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9241     3.3241
  clock reconvergence pessimism                                                 0.0559     3.3801
  clock uncertainty                                                            -0.1000     3.2801
  I_RISC_CORE/I_ALU_Lachd_Result_reg_6_/CLK (SDFFX1_HVT)                                   3.2801 r
  library setup time                                          1.0000           -1.1172     2.1629
  data required time                                                                       2.1629
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1629
  data arrival time                                                                       -8.3479
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.1850


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0362     1.0362
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                                     0.0851                     0.0000     1.0362 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1672   1.0000            1.1740 &   2.2102 f
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               1   0.7389 
  I_RISC_CORE/copt_gre_mt_inst_7056/A (NBUFFX2_HVT)
                                            0.0000   0.1672   1.0000   0.0000   0.0000 &   2.2102 f
  I_RISC_CORE/copt_gre_mt_inst_7056/Y (NBUFFX2_HVT)
                                                     0.2633   1.0000            0.4121 &   2.6223 f
  I_RISC_CORE/copt_gre_net_1518 (net)
                               7   8.2394 
  I_RISC_CORE/U1325/A (INVX0_HVT)           0.0247   0.2633   1.0000   0.0166   0.0173 &   2.6396 f
  I_RISC_CORE/U1325/Y (INVX0_HVT)                    0.2402   1.0000            0.3089 &   2.9485 r
  I_RISC_CORE/n1635 (net)      4   2.3887 
  I_RISC_CORE/U1373/A2 (NAND2X0_HVT)        0.0000   0.2402   1.0000   0.0000   0.0000 &   2.9485 r
  I_RISC_CORE/U1373/Y (NAND2X0_HVT)                  0.4425   1.0000            0.4946 &   3.4431 f
  I_RISC_CORE/n1368 (net)      3   2.1512 
  I_RISC_CORE/U1374/A (INVX0_HVT)           0.0183   0.4425   1.0000   0.0126   0.0127 &   3.4558 f
  I_RISC_CORE/U1374/Y (INVX0_HVT)                    0.5972   1.0000            0.6092 &   4.0650 r
  I_RISC_CORE/n1369 (net)      8   7.1394 
  I_RISC_CORE/ctmTdsLR_1_4620/S0 (MUX21X1_HVT)
                                            0.0176   0.5972   1.0000   0.0122   0.0125 &   4.0776 r
  I_RISC_CORE/ctmTdsLR_1_4620/Y (MUX21X1_HVT)        0.3699   1.0000            1.2401 &   5.3176 f
  I_RISC_CORE/n1249 (net)      2   1.6076 
  I_RISC_CORE/U1398/A (INVX0_HVT)           0.0477   0.3699   1.0000   0.0333   0.0333 &   5.3510 f
  I_RISC_CORE/U1398/Y (INVX0_HVT)                    0.2111   1.0000            0.3492 &   5.7001 r
  I_RISC_CORE/n1251 (net)      2   1.3290 
  I_RISC_CORE/U1400/A5 (OA221X2_HVT)        0.0000   0.2111   1.0000   0.0000   0.0000 &   5.7001 r
  I_RISC_CORE/U1400/Y (OA221X2_HVT)                  0.4573   1.0000            0.9023 &   6.6024 r
  I_RISC_CORE/n1386 (net)      9   7.4801 
  I_RISC_CORE/ctmTdsLR_3_2864/A3 (AO222X1_HVT)
                                            0.0336   0.4573   1.0000   0.0233   0.0237 &   6.6261 r
  I_RISC_CORE/ctmTdsLR_3_2864/Y (AO222X1_HVT)        0.3640   1.0000            0.9880 &   7.6141 r
  I_RISC_CORE/tmp_net57 (net)
                               1   2.8982 
  I_RISC_CORE/ctmTdsLR_4_2865/A3 (OR3X1_HVT)
                                            0.0787   0.3640   1.0000   0.0551   0.0552 &   7.6693 r
  I_RISC_CORE/ctmTdsLR_4_2865/Y (OR3X1_HVT)          0.2315   1.0000            0.5709 &   8.2402 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_N37 (net)
                               1   2.2768 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/D (SDFFX1_HVT)
                                            0.0470   0.2315   1.0000   0.0338   0.0338 &   8.2740 r
  data arrival time                                                                        8.2740

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9388     3.3388
  clock reconvergence pessimism                                                 0.0559     3.3947
  clock uncertainty                                                            -0.1000     3.2947
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)                  3.2947 r
  library setup time                                          1.0000           -1.1848     2.1099
  data required time                                                                       2.1099
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1099
  data arrival time                                                                       -8.2740
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.1641


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2124   1.0000            1.2891 &   2.3237 f
  I_RISC_CORE/n1824 (net)      2   2.1764 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2124   1.0000   0.0000   0.0000 &   2.3237 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3252   1.0000            0.4812 &   2.8050 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  11.3845 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0211   0.3252   1.0000   0.0152   0.0153 &   2.8202 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.4061   1.0000            0.6173 &   3.4375 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  15.6358 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0291   0.4061   1.0000   0.0202   0.0211 &   3.4586 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1026   1.0000            1.3926 &   4.8512 f
  I_RISC_CORE/n1234 (net)      1   0.8504 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1026   1.0000   0.0000   0.0000 &   4.8512 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2193   1.0000            0.7029 &   5.5540 f
  I_RISC_CORE/n1292 (net)      2   1.5507 
  I_RISC_CORE/U1458/A2 (OR3X1_HVT)          0.0000   0.2193   1.0000   0.0000   0.0000 &   5.5540 f
  I_RISC_CORE/U1458/Y (OR3X1_HVT)                    0.1970   1.0000            0.7203 &   6.2744 f
  I_RISC_CORE/n1295 (net)      1   0.8350 
  I_RISC_CORE/U1460/A4 (OA221X1_RVT)        0.0371   0.1970   1.0000   0.0266   0.0266 &   6.3010 f
  I_RISC_CORE/U1460/Y (OA221X1_RVT)                  0.1420   1.0000            0.4065 &   6.7075 f
  I_RISC_CORE/n1298 (net)      1   1.0425 
  I_RISC_CORE/U1461/A2 (OA21X1_RVT)         0.0137   0.1420   1.0000   0.0095   0.0095 &   6.7170 f
  I_RISC_CORE/U1461/Y (OA21X1_RVT)                   0.1592   1.0000            0.3694 &   7.0864 f
  I_RISC_CORE/n1365 (net)      8   6.4307 
  I_RISC_CORE/U1462/A (INVX0_HVT)           0.0043   0.1592   1.0000   0.0030   0.0033 &   7.0897 f
  I_RISC_CORE/U1462/Y (INVX0_HVT)                    0.1637   1.0000            0.1984 &   7.2881 r
  I_RISC_CORE/n1302 (net)      2   1.5324 
  I_RISC_CORE/U1464/A1 (AND2X1_RVT)         0.0000   0.1637   1.0000   0.0000   0.0000 &   7.2881 r
  I_RISC_CORE/U1464/Y (AND2X1_RVT)                   0.2168   1.0000            0.2760 &   7.5642 r
  I_RISC_CORE/n1361 (net)      8   6.3778 
  I_RISC_CORE/U1516/A3 (AO22X1_HVT)         0.0000   0.2168   1.0000   0.0000   0.0003 &   7.5645 r
  I_RISC_CORE/U1516/Y (AO22X1_HVT)                   0.2252   1.0000            0.5235 &   8.0880 r
  I_RISC_CORE/n1317 (net)      1   1.1686 
  I_RISC_CORE/U1517/A3 (AO21X1_HVT)         0.0375   0.2252   1.0000   0.0269   0.0269 &   8.1149 r
  I_RISC_CORE/U1517/Y (AO21X1_HVT)                   0.2136   1.0000            0.3637 &   8.4786 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N32 (net)
                               1   1.1454 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/D (SDFFARX1_HVT)
                                            0.0312   0.2136   1.0000   0.0221   0.0221 &   8.5007 r
  data arrival time                                                                        8.5007

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9172     3.3172
  clock reconvergence pessimism                                                 0.0559     3.3731
  clock uncertainty                                                            -0.1000     3.2731
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)                  3.2731 r
  library setup time                                          1.0000           -0.9321     2.3410
  data required time                                                                       2.3410
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3410
  data arrival time                                                                       -8.5007
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.1597


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2124   1.0000            1.2891 &   2.3237 f
  I_RISC_CORE/n1824 (net)      2   2.1764 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2124   1.0000   0.0000   0.0000 &   2.3237 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3252   1.0000            0.4812 &   2.8050 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  11.3845 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0211   0.3252   1.0000   0.0152   0.0153 &   2.8202 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.4061   1.0000            0.6173 &   3.4375 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  15.6358 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0291   0.4061   1.0000   0.0202   0.0211 &   3.4586 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1026   1.0000            1.3926 &   4.8512 f
  I_RISC_CORE/n1234 (net)      1   0.8504 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1026   1.0000   0.0000   0.0000 &   4.8512 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2193   1.0000            0.7029 &   5.5540 f
  I_RISC_CORE/n1292 (net)      2   1.5507 
  I_RISC_CORE/U1458/A2 (OR3X1_HVT)          0.0000   0.2193   1.0000   0.0000   0.0000 &   5.5540 f
  I_RISC_CORE/U1458/Y (OR3X1_HVT)                    0.1970   1.0000            0.7203 &   6.2744 f
  I_RISC_CORE/n1295 (net)      1   0.8350 
  I_RISC_CORE/U1460/A4 (OA221X1_RVT)        0.0371   0.1970   1.0000   0.0266   0.0266 &   6.3010 f
  I_RISC_CORE/U1460/Y (OA221X1_RVT)                  0.1420   1.0000            0.4065 &   6.7075 f
  I_RISC_CORE/n1298 (net)      1   1.0425 
  I_RISC_CORE/U1461/A2 (OA21X1_RVT)         0.0137   0.1420   1.0000   0.0095   0.0095 &   6.7170 f
  I_RISC_CORE/U1461/Y (OA21X1_RVT)                   0.1592   1.0000            0.3694 &   7.0864 f
  I_RISC_CORE/n1365 (net)      8   6.4307 
  I_RISC_CORE/U1481/A1 (AO222X1_HVT)        0.0043   0.1592   1.0000   0.0030   0.0033 &   7.0897 f
  I_RISC_CORE/U1481/Y (AO222X1_HVT)                  0.2097   1.0000            0.8973 &   7.9870 f
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N25 (net)
                               1   1.1203 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/D (SDFFARX1_HVT)
                                            0.0456   0.2097   1.0000   0.0321   0.0321 &   8.0191 f
  data arrival time                                                                        8.0191

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9172     3.3172
  clock reconvergence pessimism                                                 0.0559     3.3731
  clock uncertainty                                                            -0.1000     3.2731
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX1_HVT)                  3.2731 r
  library setup time                                          1.0000           -1.4075     1.8656
  data required time                                                                       1.8656
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8656
  data arrival time                                                                       -8.0191
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.1534


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2124   1.0000            1.2891 &   2.3237 f
  I_RISC_CORE/n1824 (net)      2   2.1764 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2124   1.0000   0.0000   0.0000 &   2.3237 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3252   1.0000            0.4812 &   2.8050 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  11.3845 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0211   0.3252   1.0000   0.0152   0.0153 &   2.8202 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.4061   1.0000            0.6173 &   3.4375 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  15.6358 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0291   0.4061   1.0000   0.0202   0.0211 &   3.4586 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1026   1.0000            1.3926 &   4.8512 f
  I_RISC_CORE/n1234 (net)      1   0.8504 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1026   1.0000   0.0000   0.0000 &   4.8512 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2193   1.0000            0.7029 &   5.5540 f
  I_RISC_CORE/n1292 (net)      2   1.5507 
  I_RISC_CORE/U1458/A2 (OR3X1_HVT)          0.0000   0.2193   1.0000   0.0000   0.0000 &   5.5540 f
  I_RISC_CORE/U1458/Y (OR3X1_HVT)                    0.1970   1.0000            0.7203 &   6.2744 f
  I_RISC_CORE/n1295 (net)      1   0.8350 
  I_RISC_CORE/U1460/A4 (OA221X1_RVT)        0.0371   0.1970   1.0000   0.0266   0.0266 &   6.3010 f
  I_RISC_CORE/U1460/Y (OA221X1_RVT)                  0.1420   1.0000            0.4065 &   6.7075 f
  I_RISC_CORE/n1298 (net)      1   1.0425 
  I_RISC_CORE/U1461/A2 (OA21X1_RVT)         0.0137   0.1420   1.0000   0.0095   0.0095 &   6.7170 f
  I_RISC_CORE/U1461/Y (OA21X1_RVT)                   0.1592   1.0000            0.3694 &   7.0864 f
  I_RISC_CORE/n1365 (net)      8   6.4307 
  I_RISC_CORE/ctmTdsLR_1_3061/A1 (AO222X1_HVT)
                                            0.0043   0.1592   1.0000   0.0030   0.0033 &   7.0897 f
  I_RISC_CORE/ctmTdsLR_1_3061/Y (AO222X1_HVT)        0.2236   1.0000            0.9138 &   8.0035 f
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N29 (net)
                               1   1.5528 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/D (SDFFARX1_HVT)
                                            0.0000   0.2236   1.0000   0.0000   0.0000 &   8.0035 f
  data arrival time                                                                        8.0035

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9172     3.3172
  clock reconvergence pessimism                                                 0.0559     3.3731
  clock uncertainty                                                            -0.1000     3.2731
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX1_HVT)                  3.2731 r
  library setup time                                          1.0000           -1.4148     1.8583
  data required time                                                                       1.8583
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8583
  data arrival time                                                                       -8.0035
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.1452


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2141   1.0000            1.2906 &   2.3251 f
  I_RISC_CORE/n1916 (net)      2   2.2300 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2141   1.0000   0.0000   0.0000 &   2.3252 f
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2569   1.0000            0.4416 &   2.7668 f
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  32.4406 
  I_RISC_CORE/U225/A1 (OR3X2_HVT)           0.0095   0.2569   1.0000   0.0065   0.0081 &   2.7749 f
  I_RISC_CORE/U225/Y (OR3X2_HVT)                     0.3137   1.0000            0.9943 &   3.7692 f
  I_RISC_CORE/n118 (net)       4   5.2726 
  I_RISC_CORE/U233/A2 (OA22X1_RVT)          0.0432   0.3137   1.0000   0.0303   0.0303 &   3.7995 f
  I_RISC_CORE/U233/Y (OA22X1_RVT)                    0.1101   1.0000            0.4336 &   4.2330 f
  I_RISC_CORE/n96 (net)        1   0.5552 
  I_RISC_CORE/U235/A1 (OA22X2_RVT)          0.0000   0.1101   1.0000   0.0000   0.0000 &   4.2330 f
  I_RISC_CORE/U235/Y (OA22X2_RVT)                    0.2076   1.0000            0.5098 &   4.7428 f
  I_RISC_CORE/n1107 (net)      6   9.9888 
  I_RISC_CORE/U1633/A (INVX4_RVT)           0.0000   0.2076   1.0000   0.0000   0.0009 &   4.7437 f
  I_RISC_CORE/U1633/Y (INVX4_RVT)                    0.1190   1.0000            0.1786 &   4.9223 r
  I_RISC_CORE/n1671 (net)      7   7.7571 
  I_RISC_CORE/U437/A1 (OR2X1_HVT)           0.0000   0.1190   1.0000   0.0000   0.0005 &   4.9228 r
  I_RISC_CORE/U437/Y (OR2X1_HVT)                     0.1932   1.0000            0.3443 &   5.2671 r
  I_RISC_CORE/n697 (net)       3   2.1802 
  I_RISC_CORE/ctmTdsLR_1_4360/A3 (OAI21X1_HVT)
                                            0.0144   0.1932   1.0000   0.0100   0.0100 &   5.2771 r
  I_RISC_CORE/ctmTdsLR_1_4360/Y (OAI21X1_HVT)        0.2750   1.0000            0.8338 &   6.1109 f
  I_RISC_CORE/n589 (net)       2   2.4621 
  I_RISC_CORE/U848/A2 (MUX21X1_HVT)         0.0189   0.2750   1.0000   0.0131   0.0131 &   6.1240 f
  I_RISC_CORE/U848/Y (MUX21X1_HVT)                   0.3456   1.0000            0.8319 &   6.9559 f
  I_RISC_CORE/n571 (net)       1   1.1234 
  I_RISC_CORE/U849/A4 (NAND4X0_RVT)         0.0185   0.3456   1.0000   0.0128   0.0128 &   6.9687 f
  I_RISC_CORE/U849/Y (NAND4X0_RVT)                   0.2164   1.0000            0.3512 &   7.3199 r
  I_RISC_CORE/n574 (net)       1   1.1851 
  I_RISC_CORE/U850/A3 (AO21X1_HVT)          0.0081   0.2164   1.0000   0.0056   0.0056 &   7.3255 r
  I_RISC_CORE/U850/Y (AO21X1_HVT)                    0.2652   1.0000            0.3895 &   7.7150 r
  I_RISC_CORE/n1313 (net)      2   2.5496 
  I_RISC_CORE/U1510/A1 (AND2X1_HVT)         0.0434   0.2652   1.0000   0.0303   0.0303 &   7.7453 r
  I_RISC_CORE/U1510/Y (AND2X1_HVT)                   0.1869   1.0000            0.4769 &   8.2222 r
  I_RISC_CORE/I_ALU_Result_2_ (net)
                               1   1.7561 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_2_/D (SDFFX1_HVT)
                                            0.0474   0.1869   1.0000   0.0332   0.0333 &   8.2555 r
  data arrival time                                                                        8.2555

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9241     3.3241
  clock reconvergence pessimism                                                 0.0559     3.3801
  clock uncertainty                                                            -0.1000     3.2801
  I_RISC_CORE/I_ALU_Lachd_Result_reg_2_/CLK (SDFFX1_HVT)                                   3.2801 r
  library setup time                                          1.0000           -1.1392     2.1408
  data required time                                                                       2.1408
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1408
  data arrival time                                                                       -8.2555
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.1146


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0362     1.0362
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                                     0.0851                     0.0000     1.0362 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1672   1.0000            1.1740 &   2.2102 f
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               1   0.7389 
  I_RISC_CORE/copt_gre_mt_inst_7056/A (NBUFFX2_HVT)
                                            0.0000   0.1672   1.0000   0.0000   0.0000 &   2.2102 f
  I_RISC_CORE/copt_gre_mt_inst_7056/Y (NBUFFX2_HVT)
                                                     0.2633   1.0000            0.4121 &   2.6223 f
  I_RISC_CORE/copt_gre_net_1518 (net)
                               7   8.2394 
  I_RISC_CORE/U1325/A (INVX0_HVT)           0.0247   0.2633   1.0000   0.0166   0.0173 &   2.6396 f
  I_RISC_CORE/U1325/Y (INVX0_HVT)                    0.2402   1.0000            0.3089 &   2.9485 r
  I_RISC_CORE/n1635 (net)      4   2.3887 
  I_RISC_CORE/U1373/A2 (NAND2X0_HVT)        0.0000   0.2402   1.0000   0.0000   0.0000 &   2.9485 r
  I_RISC_CORE/U1373/Y (NAND2X0_HVT)                  0.4425   1.0000            0.4946 &   3.4431 f
  I_RISC_CORE/n1368 (net)      3   2.1512 
  I_RISC_CORE/U1374/A (INVX0_HVT)           0.0183   0.4425   1.0000   0.0126   0.0127 &   3.4558 f
  I_RISC_CORE/U1374/Y (INVX0_HVT)                    0.5972   1.0000            0.6092 &   4.0650 r
  I_RISC_CORE/n1369 (net)      8   7.1394 
  I_RISC_CORE/ctmTdsLR_1_4620/S0 (MUX21X1_HVT)
                                            0.0176   0.5972   1.0000   0.0122   0.0125 &   4.0776 r
  I_RISC_CORE/ctmTdsLR_1_4620/Y (MUX21X1_HVT)        0.3699   1.0000            1.2401 &   5.3176 f
  I_RISC_CORE/n1249 (net)      2   1.6076 
  I_RISC_CORE/U1398/A (INVX0_HVT)           0.0477   0.3699   1.0000   0.0333   0.0333 &   5.3510 f
  I_RISC_CORE/U1398/Y (INVX0_HVT)                    0.2111   1.0000            0.3492 &   5.7001 r
  I_RISC_CORE/n1251 (net)      2   1.3290 
  I_RISC_CORE/U1400/A5 (OA221X2_HVT)        0.0000   0.2111   1.0000   0.0000   0.0000 &   5.7001 r
  I_RISC_CORE/U1400/Y (OA221X2_HVT)                  0.4573   1.0000            0.9023 &   6.6024 r
  I_RISC_CORE/n1386 (net)      9   7.4801 
  I_RISC_CORE/ctmTdsLR_2_4377/A5 (AO222X1_HVT)
                                            0.0336   0.4573   1.0000   0.0233   0.0237 &   6.6261 r
  I_RISC_CORE/ctmTdsLR_2_4377/Y (AO222X1_HVT)        0.3343   1.0000            0.8661 &   7.4923 r
  I_RISC_CORE/tmp_net692 (net)
                               1   2.0813 
  I_RISC_CORE/ctmTdsLR_3_4378/A3 (OR3X1_HVT)
                                            0.1632   0.3343   1.0000   0.1185   0.1185 &   7.6108 r
  I_RISC_CORE/ctmTdsLR_3_4378/Y (OR3X1_HVT)          0.2431   1.0000            0.5548 &   8.1656 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N36 (net)
                               1   2.5822 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_/D (SDFFX1_HVT)
                                            0.0326   0.2431   1.0000   0.0223   0.0223 &   8.1879 r
  data arrival time                                                                        8.1879

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9388     3.3388
  clock reconvergence pessimism                                                 0.0559     3.3947
  clock uncertainty                                                            -0.1000     3.2947
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_/CLK (SDFFX1_HVT)                  3.2947 r
  library setup time                                          1.0000           -1.1913     2.1033
  data required time                                                                       2.1033
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1033
  data arrival time                                                                       -8.1879
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.0846


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0362     1.0362
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                                     0.0851                     0.0000     1.0362 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1672   1.0000            1.1740 &   2.2102 f
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               1   0.7389 
  I_RISC_CORE/copt_gre_mt_inst_7056/A (NBUFFX2_HVT)
                                            0.0000   0.1672   1.0000   0.0000   0.0000 &   2.2102 f
  I_RISC_CORE/copt_gre_mt_inst_7056/Y (NBUFFX2_HVT)
                                                     0.2633   1.0000            0.4121 &   2.6223 f
  I_RISC_CORE/copt_gre_net_1518 (net)
                               7   8.2394 
  I_RISC_CORE/U1325/A (INVX0_HVT)           0.0247   0.2633   1.0000   0.0166   0.0173 &   2.6396 f
  I_RISC_CORE/U1325/Y (INVX0_HVT)                    0.2402   1.0000            0.3089 &   2.9485 r
  I_RISC_CORE/n1635 (net)      4   2.3887 
  I_RISC_CORE/U1373/A2 (NAND2X0_HVT)        0.0000   0.2402   1.0000   0.0000   0.0000 &   2.9485 r
  I_RISC_CORE/U1373/Y (NAND2X0_HVT)                  0.4425   1.0000            0.4946 &   3.4431 f
  I_RISC_CORE/n1368 (net)      3   2.1512 
  I_RISC_CORE/U1374/A (INVX0_HVT)           0.0183   0.4425   1.0000   0.0126   0.0127 &   3.4558 f
  I_RISC_CORE/U1374/Y (INVX0_HVT)                    0.5972   1.0000            0.6092 &   4.0650 r
  I_RISC_CORE/n1369 (net)      8   7.1394 
  I_RISC_CORE/ctmTdsLR_1_4620/S0 (MUX21X1_HVT)
                                            0.0176   0.5972   1.0000   0.0122   0.0125 &   4.0776 r
  I_RISC_CORE/ctmTdsLR_1_4620/Y (MUX21X1_HVT)        0.3699   1.0000            1.2401 &   5.3176 f
  I_RISC_CORE/n1249 (net)      2   1.6076 
  I_RISC_CORE/U1398/A (INVX0_HVT)           0.0477   0.3699   1.0000   0.0333   0.0333 &   5.3510 f
  I_RISC_CORE/U1398/Y (INVX0_HVT)                    0.2111   1.0000            0.3492 &   5.7001 r
  I_RISC_CORE/n1251 (net)      2   1.3290 
  I_RISC_CORE/U1400/A5 (OA221X2_HVT)        0.0000   0.2111   1.0000   0.0000   0.0000 &   5.7001 r
  I_RISC_CORE/U1400/Y (OA221X2_HVT)                  0.4573   1.0000            0.9023 &   6.6024 r
  I_RISC_CORE/n1386 (net)      9   7.4801 
  I_RISC_CORE/ctmTdsLR_2_4527/A5 (AO222X1_HVT)
                                            0.0336   0.4573   1.0000   0.0233   0.0237 &   6.6261 r
  I_RISC_CORE/ctmTdsLR_2_4527/Y (AO222X1_HVT)        0.3435   1.0000            0.8736 &   7.4998 r
  I_RISC_CORE/tmp_net752 (net)
                               1   2.3367 
  I_RISC_CORE/ctmTdsLR_3_4528/A3 (OR3X1_HVT)
                                            0.0724   0.3435   1.0000   0.0494   0.0495 &   7.5492 r
  I_RISC_CORE/ctmTdsLR_3_4528/Y (OR3X1_HVT)          0.2240   1.0000            0.5504 &   8.0997 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N37 (net)
                               1   2.0836 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_/D (SDFFX1_HVT)
                                            0.0132   0.2240   1.0000   0.0092   0.0092 &   8.1089 r
  data arrival time                                                                        8.1089

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9388     3.3388
  clock reconvergence pessimism                                                 0.0559     3.3947
  clock uncertainty                                                            -0.1000     3.2947
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)                  3.2947 r
  library setup time                                          1.0000           -1.1805     2.1142
  data required time                                                                       2.1142
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1142
  data arrival time                                                                       -8.1089
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.9947


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_34
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0123     1.0123
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/CLK (SDFFX2_HVT)
                                                     0.1474                     0.0000     1.0123 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/Q (SDFFX2_HVT)
                                                     0.2357   1.0000            1.3581 &   2.3704 f
  I_RISC_CORE/n320 (net)       5   4.6994 
  I_RISC_CORE/U1114/A (NBUFFX4_HVT)         0.0000   0.2357   1.0000   0.0000   0.0000 &   2.3705 f
  I_RISC_CORE/U1114/Y (NBUFFX4_HVT)                  0.2332   1.0000            0.4515 &   2.8219 f
  I_RISC_CORE/n1776 (net)     10  11.9447 
  I_RISC_CORE/U452/A1 (AND2X1_HVT)          0.0000   0.2328   1.0000   0.0000   0.0013 &   2.8232 f
  I_RISC_CORE/U452/Y (AND2X1_HVT)                    0.2268   1.0000            0.4725 &   3.2957 f
  I_RISC_CORE/n242 (net)       3   3.0750 
  I_RISC_CORE/ctmTdsLR_1_3645/A1 (AOI222X1_HVT)
                                            0.0101   0.2268   1.0000   0.0070   0.0070 &   3.3027 f
  I_RISC_CORE/ctmTdsLR_1_3645/Y (AOI222X1_HVT)       0.2076   1.0000            1.1590 &   4.4617 r
  I_RISC_CORE/n249 (net)       3   3.0200 
  I_RISC_CORE/ctmTdsLR_1_4020/A1 (OAI222X1_HVT)
                                            0.0000   0.2076   1.0000   0.0000   0.0000 &   4.4617 r
  I_RISC_CORE/ctmTdsLR_1_4020/Y (OAI222X1_HVT)       0.1996   1.0000            1.1646 &   5.6264 f
  I_RISC_CORE/n1723 (net)      3   2.4005 
  I_RISC_CORE/ctmTdsLR_1_2712/A2 (OA222X1_RVT)
                                            0.0000   0.1996   1.0000   0.0000   0.0000 &   5.6264 f
  I_RISC_CORE/ctmTdsLR_1_2712/Y (OA222X1_RVT)        0.1689   1.0000            0.5403 &   6.1667 f
  I_RISC_CORE/n934 (net)       2   2.3072 
  I_RISC_CORE/U501/A2 (OA21X1_RVT)          0.0000   0.1689   1.0000   0.0000   0.0000 &   6.1667 f
  I_RISC_CORE/U501/Y (OA21X1_RVT)                    0.1498   1.0000            0.3755 &   6.5422 f
  I_RISC_CORE/n258 (net)       2   5.6221 
  I_RISC_CORE/ctmTdsLR_1_3861/S1 (MUX41X1_RVT)
                                            0.0041   0.1498   1.0000   0.0029   0.0029 &   6.5451 f
  I_RISC_CORE/ctmTdsLR_1_3861/Y (MUX41X1_RVT)        0.1797   1.0000            0.5686 &   7.1137 f
  I_RISC_CORE/n263 (net)       1   0.9602 
  I_RISC_CORE/ctmTdsLR_3_4217/A3 (AO221X1_RVT)
                                            0.0217   0.1797   1.0000   0.0151   0.0151 &   7.1288 f
  I_RISC_CORE/ctmTdsLR_3_4217/Y (AO221X1_RVT)        0.1205   1.0000            0.4346 &   7.5634 f
  I_RISC_CORE/n267 (net)       1   1.2939 
  I_RISC_CORE/U28/A3 (OR4X1_RVT)            0.0118   0.1205   1.0000   0.0082   0.0082 &   7.5716 f
  I_RISC_CORE/U28/Y (OR4X1_RVT)                      0.0574   1.0000            0.5625 &   8.1342 f
  I_RISC_CORE/n408 (net)       2   1.7970 
  I_RISC_CORE/U690/A1 (NOR3X0_HVT)          0.0038   0.0574   1.0000   0.0026   0.0026 &   8.1368 f
  I_RISC_CORE/U690/Y (NOR3X0_HVT)                    0.1410   1.0000            0.7623 &   8.8991 r
  I_RISC_CORE/n777 (net)       1   1.1133 
  I_RISC_CORE/R_34/D (SDFFX1_RVT)           0.0000   0.1410   1.0000   0.0000   0.0000 &   8.8991 r
  data arrival time                                                                        8.8991

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9241     3.3241
  clock reconvergence pessimism                                                 0.0559     3.3801
  clock uncertainty                                                            -0.1000     3.2801
  I_RISC_CORE/R_34/CLK (SDFFX1_RVT)                                                        3.2801 r
  library setup time                                          1.0000           -0.3679     2.9122
  data required time                                                                       2.9122
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.9122
  data arrival time                                                                       -8.8991
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.9869


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0362     1.0362
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                                     0.0851                     0.0000     1.0362 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1672   1.0000            1.1740 &   2.2102 f
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               1   0.7389 
  I_RISC_CORE/copt_gre_mt_inst_7056/A (NBUFFX2_HVT)
                                            0.0000   0.1672   1.0000   0.0000   0.0000 &   2.2102 f
  I_RISC_CORE/copt_gre_mt_inst_7056/Y (NBUFFX2_HVT)
                                                     0.2633   1.0000            0.4121 &   2.6223 f
  I_RISC_CORE/copt_gre_net_1518 (net)
                               7   8.2394 
  I_RISC_CORE/U1325/A (INVX0_HVT)           0.0247   0.2633   1.0000   0.0166   0.0173 &   2.6396 f
  I_RISC_CORE/U1325/Y (INVX0_HVT)                    0.2402   1.0000            0.3089 &   2.9485 r
  I_RISC_CORE/n1635 (net)      4   2.3887 
  I_RISC_CORE/U1373/A2 (NAND2X0_HVT)        0.0000   0.2402   1.0000   0.0000   0.0000 &   2.9485 r
  I_RISC_CORE/U1373/Y (NAND2X0_HVT)                  0.4425   1.0000            0.4946 &   3.4431 f
  I_RISC_CORE/n1368 (net)      3   2.1512 
  I_RISC_CORE/U1374/A (INVX0_HVT)           0.0183   0.4425   1.0000   0.0126   0.0127 &   3.4558 f
  I_RISC_CORE/U1374/Y (INVX0_HVT)                    0.5972   1.0000            0.6092 &   4.0650 r
  I_RISC_CORE/n1369 (net)      8   7.1394 
  I_RISC_CORE/ctmTdsLR_1_4620/S0 (MUX21X1_HVT)
                                            0.0176   0.5972   1.0000   0.0122   0.0125 &   4.0776 r
  I_RISC_CORE/ctmTdsLR_1_4620/Y (MUX21X1_HVT)        0.3699   1.0000            1.2401 &   5.3176 f
  I_RISC_CORE/n1249 (net)      2   1.6076 
  I_RISC_CORE/U1398/A (INVX0_HVT)           0.0477   0.3699   1.0000   0.0333   0.0333 &   5.3510 f
  I_RISC_CORE/U1398/Y (INVX0_HVT)                    0.2111   1.0000            0.3492 &   5.7001 r
  I_RISC_CORE/n1251 (net)      2   1.3290 
  I_RISC_CORE/U1400/A5 (OA221X2_HVT)        0.0000   0.2111   1.0000   0.0000   0.0000 &   5.7001 r
  I_RISC_CORE/U1400/Y (OA221X2_HVT)                  0.4573   1.0000            0.9023 &   6.6024 r
  I_RISC_CORE/n1386 (net)      9   7.4801 
  I_RISC_CORE/ctmTdsLR_2_4741/A5 (AO222X1_HVT)
                                            0.0336   0.4573   1.0000   0.0233   0.0237 &   6.6261 r
  I_RISC_CORE/ctmTdsLR_2_4741/Y (AO222X1_HVT)        0.3128   1.0000            0.8461 &   7.4722 r
  I_RISC_CORE/tmp_net847 (net)
                               1   1.5307 
  I_RISC_CORE/ctmTdsLR_3_4742/A3 (OR3X1_HVT)
                                            0.0602   0.3128   1.0000   0.0421   0.0422 &   7.5144 r
  I_RISC_CORE/ctmTdsLR_3_4742/Y (OR3X1_HVT)          0.2374   1.0000            0.5345 &   8.0489 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N39 (net)
                               1   2.4305 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/D (SDFFX1_HVT)
                                            0.0563   0.2374   1.0000   0.0405   0.0405 &   8.0895 r
  data arrival time                                                                        8.0895

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9388     3.3388
  clock reconvergence pessimism                                                 0.0559     3.3947
  clock uncertainty                                                            -0.1000     3.2947
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/CLK (SDFFX1_HVT)                  3.2947 r
  library setup time                                          1.0000           -1.1881     2.1066
  data required time                                                                       2.1066
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1066
  data arrival time                                                                       -8.0895
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.9829


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0362     1.0362
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                                     0.0851                     0.0000     1.0362 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1672   1.0000            1.1740 &   2.2102 f
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               1   0.7389 
  I_RISC_CORE/copt_gre_mt_inst_7056/A (NBUFFX2_HVT)
                                            0.0000   0.1672   1.0000   0.0000   0.0000 &   2.2102 f
  I_RISC_CORE/copt_gre_mt_inst_7056/Y (NBUFFX2_HVT)
                                                     0.2633   1.0000            0.4121 &   2.6223 f
  I_RISC_CORE/copt_gre_net_1518 (net)
                               7   8.2394 
  I_RISC_CORE/U1325/A (INVX0_HVT)           0.0247   0.2633   1.0000   0.0166   0.0173 &   2.6396 f
  I_RISC_CORE/U1325/Y (INVX0_HVT)                    0.2402   1.0000            0.3089 &   2.9485 r
  I_RISC_CORE/n1635 (net)      4   2.3887 
  I_RISC_CORE/U1373/A2 (NAND2X0_HVT)        0.0000   0.2402   1.0000   0.0000   0.0000 &   2.9485 r
  I_RISC_CORE/U1373/Y (NAND2X0_HVT)                  0.4425   1.0000            0.4946 &   3.4431 f
  I_RISC_CORE/n1368 (net)      3   2.1512 
  I_RISC_CORE/U1374/A (INVX0_HVT)           0.0183   0.4425   1.0000   0.0126   0.0127 &   3.4558 f
  I_RISC_CORE/U1374/Y (INVX0_HVT)                    0.5972   1.0000            0.6092 &   4.0650 r
  I_RISC_CORE/n1369 (net)      8   7.1394 
  I_RISC_CORE/ctmTdsLR_1_4620/S0 (MUX21X1_HVT)
                                            0.0176   0.5972   1.0000   0.0122   0.0125 &   4.0776 r
  I_RISC_CORE/ctmTdsLR_1_4620/Y (MUX21X1_HVT)        0.3699   1.0000            1.2401 &   5.3176 f
  I_RISC_CORE/n1249 (net)      2   1.6076 
  I_RISC_CORE/U1398/A (INVX0_HVT)           0.0477   0.3699   1.0000   0.0333   0.0333 &   5.3510 f
  I_RISC_CORE/U1398/Y (INVX0_HVT)                    0.2111   1.0000            0.3492 &   5.7001 r
  I_RISC_CORE/n1251 (net)      2   1.3290 
  I_RISC_CORE/U1400/A5 (OA221X2_HVT)        0.0000   0.2111   1.0000   0.0000   0.0000 &   5.7001 r
  I_RISC_CORE/U1400/Y (OA221X2_HVT)                  0.4573   1.0000            0.9023 &   6.6024 r
  I_RISC_CORE/n1386 (net)      9   7.4801 
  I_RISC_CORE/ctmTdsLR_3_4755/A5 (AO222X1_HVT)
                                            0.0336   0.4573   1.0000   0.0233   0.0237 &   6.6261 r
  I_RISC_CORE/ctmTdsLR_3_4755/Y (AO222X1_HVT)        0.3263   1.0000            0.8589 &   7.4851 r
  I_RISC_CORE/tmp_net857 (net)
                               1   1.8719 
  I_RISC_CORE/ctmTdsLR_4_4756/A3 (OR3X1_HVT)
                                            0.0321   0.3263   1.0000   0.0222   0.0223 &   7.5073 r
  I_RISC_CORE/ctmTdsLR_4_4756/Y (OR3X1_HVT)          0.2384   1.0000            0.5456 &   8.0529 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_N38 (net)
                               1   2.4533 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/D (SDFFX1_HVT)
                                            0.0183   0.2384   1.0000   0.0127   0.0127 &   8.0656 r
  data arrival time                                                                        8.0656

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9388     3.3388
  clock reconvergence pessimism                                                 0.0559     3.3947
  clock uncertainty                                                            -0.1000     3.2947
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)                  3.2947 r
  library setup time                                          1.0000           -1.1886     2.1060
  data required time                                                                       2.1060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1060
  data arrival time                                                                       -8.0656
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.9596


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0362     1.0362
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                                     0.0851                     0.0000     1.0362 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1672   1.0000            1.1740 &   2.2102 f
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               1   0.7389 
  I_RISC_CORE/copt_gre_mt_inst_7056/A (NBUFFX2_HVT)
                                            0.0000   0.1672   1.0000   0.0000   0.0000 &   2.2102 f
  I_RISC_CORE/copt_gre_mt_inst_7056/Y (NBUFFX2_HVT)
                                                     0.2633   1.0000            0.4121 &   2.6223 f
  I_RISC_CORE/copt_gre_net_1518 (net)
                               7   8.2394 
  I_RISC_CORE/U1325/A (INVX0_HVT)           0.0247   0.2633   1.0000   0.0166   0.0173 &   2.6396 f
  I_RISC_CORE/U1325/Y (INVX0_HVT)                    0.2402   1.0000            0.3089 &   2.9485 r
  I_RISC_CORE/n1635 (net)      4   2.3887 
  I_RISC_CORE/U1373/A2 (NAND2X0_HVT)        0.0000   0.2402   1.0000   0.0000   0.0000 &   2.9485 r
  I_RISC_CORE/U1373/Y (NAND2X0_HVT)                  0.4425   1.0000            0.4946 &   3.4431 f
  I_RISC_CORE/n1368 (net)      3   2.1512 
  I_RISC_CORE/U1374/A (INVX0_HVT)           0.0183   0.4425   1.0000   0.0126   0.0127 &   3.4558 f
  I_RISC_CORE/U1374/Y (INVX0_HVT)                    0.5972   1.0000            0.6092 &   4.0650 r
  I_RISC_CORE/n1369 (net)      8   7.1394 
  I_RISC_CORE/ctmTdsLR_1_4620/S0 (MUX21X1_HVT)
                                            0.0176   0.5972   1.0000   0.0122   0.0125 &   4.0776 r
  I_RISC_CORE/ctmTdsLR_1_4620/Y (MUX21X1_HVT)        0.3699   1.0000            1.2401 &   5.3176 f
  I_RISC_CORE/n1249 (net)      2   1.6076 
  I_RISC_CORE/U1398/A (INVX0_HVT)           0.0477   0.3699   1.0000   0.0333   0.0333 &   5.3510 f
  I_RISC_CORE/U1398/Y (INVX0_HVT)                    0.2111   1.0000            0.3492 &   5.7001 r
  I_RISC_CORE/n1251 (net)      2   1.3290 
  I_RISC_CORE/U1400/A5 (OA221X2_HVT)        0.0000   0.2111   1.0000   0.0000   0.0000 &   5.7001 r
  I_RISC_CORE/U1400/Y (OA221X2_HVT)                  0.4573   1.0000            0.9023 &   6.6024 r
  I_RISC_CORE/n1386 (net)      9   7.4801 
  I_RISC_CORE/ctmTdsLR_2_4738/A5 (AO222X1_HVT)
                                            0.0336   0.4573   1.0000   0.0233   0.0237 &   6.6261 r
  I_RISC_CORE/ctmTdsLR_2_4738/Y (AO222X1_HVT)        0.3131   1.0000            0.8463 &   7.4724 r
  I_RISC_CORE/tmp_net845 (net)
                               1   1.5361 
  I_RISC_CORE/ctmTdsLR_3_4739/A3 (OR3X1_HVT)
                                            0.0821   0.3131   1.0000   0.0582   0.0582 &   7.5307 r
  I_RISC_CORE/ctmTdsLR_3_4739/Y (OR3X1_HVT)          0.2134   1.0000            0.5196 &   8.0502 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N38 (net)
                               1   1.8104 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/D (SDFFX1_HVT)
                                            0.0000   0.2134   1.0000   0.0000   0.0000 &   8.0502 r
  data arrival time                                                                        8.0502

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9388     3.3388
  clock reconvergence pessimism                                                 0.0559     3.3947
  clock uncertainty                                                            -0.1000     3.2947
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)                  3.2947 r
  library setup time                                          1.0000           -1.1745     2.1202
  data required time                                                                       2.1202
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1202
  data arrival time                                                                       -8.0502
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.9301


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0362     1.0362
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                                     0.0851                     0.0000     1.0362 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1672   1.0000            1.1740 &   2.2102 f
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               1   0.7389 
  I_RISC_CORE/copt_gre_mt_inst_7056/A (NBUFFX2_HVT)
                                            0.0000   0.1672   1.0000   0.0000   0.0000 &   2.2102 f
  I_RISC_CORE/copt_gre_mt_inst_7056/Y (NBUFFX2_HVT)
                                                     0.2633   1.0000            0.4121 &   2.6223 f
  I_RISC_CORE/copt_gre_net_1518 (net)
                               7   8.2394 
  I_RISC_CORE/U1325/A (INVX0_HVT)           0.0247   0.2633   1.0000   0.0166   0.0173 &   2.6396 f
  I_RISC_CORE/U1325/Y (INVX0_HVT)                    0.2402   1.0000            0.3089 &   2.9485 r
  I_RISC_CORE/n1635 (net)      4   2.3887 
  I_RISC_CORE/U1373/A2 (NAND2X0_HVT)        0.0000   0.2402   1.0000   0.0000   0.0000 &   2.9485 r
  I_RISC_CORE/U1373/Y (NAND2X0_HVT)                  0.4425   1.0000            0.4946 &   3.4431 f
  I_RISC_CORE/n1368 (net)      3   2.1512 
  I_RISC_CORE/U1374/A (INVX0_HVT)           0.0183   0.4425   1.0000   0.0126   0.0127 &   3.4558 f
  I_RISC_CORE/U1374/Y (INVX0_HVT)                    0.5972   1.0000            0.6092 &   4.0650 r
  I_RISC_CORE/n1369 (net)      8   7.1394 
  I_RISC_CORE/ctmTdsLR_1_4620/S0 (MUX21X1_HVT)
                                            0.0176   0.5972   1.0000   0.0122   0.0125 &   4.0776 r
  I_RISC_CORE/ctmTdsLR_1_4620/Y (MUX21X1_HVT)        0.3699   1.0000            1.2401 &   5.3176 f
  I_RISC_CORE/n1249 (net)      2   1.6076 
  I_RISC_CORE/U1398/A (INVX0_HVT)           0.0477   0.3699   1.0000   0.0333   0.0333 &   5.3510 f
  I_RISC_CORE/U1398/Y (INVX0_HVT)                    0.2111   1.0000            0.3492 &   5.7001 r
  I_RISC_CORE/n1251 (net)      2   1.3290 
  I_RISC_CORE/U1400/A5 (OA221X2_HVT)        0.0000   0.2111   1.0000   0.0000   0.0000 &   5.7001 r
  I_RISC_CORE/U1400/Y (OA221X2_HVT)                  0.4573   1.0000            0.9023 &   6.6024 r
  I_RISC_CORE/n1386 (net)      9   7.4801 
  I_RISC_CORE/ctmTdsLR_2_4381/A5 (AO222X1_HVT)
                                            0.0336   0.4573   1.0000   0.0233   0.0237 &   6.6261 r
  I_RISC_CORE/ctmTdsLR_2_4381/Y (AO222X1_HVT)        0.3198   1.0000            0.8527 &   7.4789 r
  I_RISC_CORE/tmp_net694 (net)
                               1   1.7065 
  I_RISC_CORE/ctmTdsLR_3_4382/A3 (OR3X1_HVT)
                                            0.0153   0.3198   1.0000   0.0106   0.0106 &   7.4895 r
  I_RISC_CORE/ctmTdsLR_3_4382/Y (OR3X1_HVT)          0.2045   1.0000            0.5186 &   8.0081 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_N36 (net)
                               1   1.5873 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_/D (SDFFX1_HVT)
                                            0.0186   0.2045   1.0000   0.0129   0.0129 &   8.0210 r
  data arrival time                                                                        8.0210

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9388     3.3388
  clock reconvergence pessimism                                                 0.0559     3.3947
  clock uncertainty                                                            -0.1000     3.2947
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_/CLK (SDFFX1_HVT)                  3.2947 r
  library setup time                                          1.0000           -1.1695     2.1252
  data required time                                                                       2.1252
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1252
  data arrival time                                                                       -8.0210
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.8958


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0362     1.0362
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                                     0.0851                     0.0000     1.0362 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1672   1.0000            1.1740 &   2.2102 f
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               1   0.7389 
  I_RISC_CORE/copt_gre_mt_inst_7056/A (NBUFFX2_HVT)
                                            0.0000   0.1672   1.0000   0.0000   0.0000 &   2.2102 f
  I_RISC_CORE/copt_gre_mt_inst_7056/Y (NBUFFX2_HVT)
                                                     0.2633   1.0000            0.4121 &   2.6223 f
  I_RISC_CORE/copt_gre_net_1518 (net)
                               7   8.2394 
  I_RISC_CORE/U1325/A (INVX0_HVT)           0.0247   0.2633   1.0000   0.0166   0.0173 &   2.6396 f
  I_RISC_CORE/U1325/Y (INVX0_HVT)                    0.2402   1.0000            0.3089 &   2.9485 r
  I_RISC_CORE/n1635 (net)      4   2.3887 
  I_RISC_CORE/U1373/A2 (NAND2X0_HVT)        0.0000   0.2402   1.0000   0.0000   0.0000 &   2.9485 r
  I_RISC_CORE/U1373/Y (NAND2X0_HVT)                  0.4425   1.0000            0.4946 &   3.4431 f
  I_RISC_CORE/n1368 (net)      3   2.1512 
  I_RISC_CORE/U1374/A (INVX0_HVT)           0.0183   0.4425   1.0000   0.0126   0.0127 &   3.4558 f
  I_RISC_CORE/U1374/Y (INVX0_HVT)                    0.5972   1.0000            0.6092 &   4.0650 r
  I_RISC_CORE/n1369 (net)      8   7.1394 
  I_RISC_CORE/ctmTdsLR_1_4620/S0 (MUX21X1_HVT)
                                            0.0176   0.5972   1.0000   0.0122   0.0125 &   4.0776 r
  I_RISC_CORE/ctmTdsLR_1_4620/Y (MUX21X1_HVT)        0.3699   1.0000            1.2401 &   5.3176 f
  I_RISC_CORE/n1249 (net)      2   1.6076 
  I_RISC_CORE/U1398/A (INVX0_HVT)           0.0477   0.3699   1.0000   0.0333   0.0333 &   5.3510 f
  I_RISC_CORE/U1398/Y (INVX0_HVT)                    0.2111   1.0000            0.3492 &   5.7001 r
  I_RISC_CORE/n1251 (net)      2   1.3290 
  I_RISC_CORE/U1400/A5 (OA221X2_HVT)        0.0000   0.2111   1.0000   0.0000   0.0000 &   5.7001 r
  I_RISC_CORE/U1400/Y (OA221X2_HVT)                  0.4573   1.0000            0.9023 &   6.6024 r
  I_RISC_CORE/n1386 (net)      9   7.4801 
  I_RISC_CORE/ctmTdsLR_2_4524/A5 (AO222X1_HVT)
                                            0.0336   0.4573   1.0000   0.0233   0.0237 &   6.6261 r
  I_RISC_CORE/ctmTdsLR_2_4524/Y (AO222X1_HVT)        0.3059   1.0000            0.8393 &   7.4654 r
  I_RISC_CORE/tmp_net750 (net)
                               1   1.3496 
  I_RISC_CORE/ctmTdsLR_3_4525/A3 (OR3X1_HVT)
                                            0.0447   0.3059   1.0000   0.0317   0.0317 &   7.4971 r
  I_RISC_CORE/ctmTdsLR_3_4525/Y (OR3X1_HVT)          0.1798   1.0000            0.4902 &   7.9873 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_N39 (net)
                               1   0.9544 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_/D (SDFFX1_HVT)
                                            0.0312   0.1798   1.0000   0.0224   0.0224 &   8.0097 r
  data arrival time                                                                        8.0097

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9388     3.3388
  clock reconvergence pessimism                                                 0.0559     3.3947
  clock uncertainty                                                            -0.1000     3.2947
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_/CLK (SDFFX1_HVT)                  3.2947 r
  library setup time                                          1.0000           -1.1555     2.1392
  data required time                                                                       2.1392
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1392
  data arrival time                                                                       -8.0097
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.8705


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0122     1.0122
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/CLK (SDFFX2_HVT)
                                                     0.1473                     0.0000     1.0122 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/Q (SDFFX2_HVT)
                                                     0.2034   1.0000            1.2578 &   2.2700 r
  I_RISC_CORE/Oprnd_B_2 (net)
                               3   3.1702 
  I_RISC_CORE/U248/A1 (OR2X1_HVT)           0.0000   0.2034   1.0000   0.0000   0.0000 &   2.2700 r
  I_RISC_CORE/U248/Y (OR2X1_HVT)                     0.2157   1.0000            0.4198 &   2.6898 r
  I_RISC_CORE/n107 (net)       2   2.7467 
  I_RISC_CORE/U270/A (INVX0_RVT)            0.0223   0.2157   1.0000   0.0154   0.0155 &   2.7053 r
  I_RISC_CORE/U270/Y (INVX0_RVT)                     0.1477   1.0000            0.1857 &   2.8909 f
  I_RISC_CORE/n553 (net)       3   3.6770 
  I_RISC_CORE/ctmTdsLR_1_3469/A (INVX0_HVT)
                                            0.0000   0.1477   1.0000   0.0000   0.0000 &   2.8910 f
  I_RISC_CORE/ctmTdsLR_1_3469/Y (INVX0_HVT)          0.1068   1.0000            0.1614 &   3.0524 r
  I_RISC_CORE/tmp_net280 (net)
                               1   0.7099 
  I_RISC_CORE/ctmTdsLR_2_3470/A2 (NAND2X2_HVT)
                                            0.0000   0.1068   1.0000   0.0000   0.0000 &   3.0524 r
  I_RISC_CORE/ctmTdsLR_2_3470/Y (NAND2X2_HVT)        0.2008   1.0000            0.6170 &   3.6694 f
  I_RISC_CORE/n559 (net)       3   5.0241 
  I_RISC_CORE/U282/A1 (OR2X2_HVT)           0.0000   0.2008   1.0000   0.0000   0.0001 &   3.6695 f
  I_RISC_CORE/U282/Y (OR2X2_HVT)                     0.1954   1.0000            0.5891 &   4.2586 f
  I_RISC_CORE/n564 (net)       3   2.3232 
  I_RISC_CORE/U288/A2 (OR3X1_HVT)           0.0000   0.1954   1.0000   0.0000   0.0000 &   4.2586 f
  I_RISC_CORE/U288/Y (OR3X1_HVT)                     0.2448   1.0000            0.7587 &   5.0173 f
  I_RISC_CORE/n509 (net)       3   2.3985 
  I_RISC_CORE/U316/A1 (AO21X1_HVT)          0.0000   0.2448   1.0000   0.0000   0.0000 &   5.0173 f
  I_RISC_CORE/U316/Y (AO21X1_HVT)                    0.1708   1.0000            0.6287 &   5.6460 f
  I_RISC_CORE/n128 (net)       1   0.4827 
  I_RISC_CORE/ctmTdsLR_2_6801/A1 (NAND2X0_HVT)
                                            0.0000   0.1708   1.0000   0.0000   0.0000 &   5.6460 f
  I_RISC_CORE/ctmTdsLR_2_6801/Y (NAND2X0_HVT)        0.2511   1.0000            0.2556 &   5.9016 r
  I_RISC_CORE/tmp_net1366 (net)
                               1   0.9729 
  I_RISC_CORE/ctmTdsLR_1_6800_roptpi_6835/A2 (AND3X1_HVT)
                                            0.0528   0.2511   1.0000   0.0380   0.0380 &   5.9395 r
  I_RISC_CORE/ctmTdsLR_1_6800_roptpi_6835/Y (AND3X1_HVT)
                                                     0.2051   1.0000            0.6679 &   6.6075 r
  I_RISC_CORE/tmp_net907 (net)
                               1   0.7869 
  I_RISC_CORE/ctmTdsLR_4_6381_roptpi_6855/A3 (AND3X1_HVT)
                                            0.0142   0.2051   1.0000   0.0098   0.0098 &   6.6173 r
  I_RISC_CORE/ctmTdsLR_4_6381_roptpi_6855/Y (AND3X1_HVT)
                                                     0.2905   1.0000            0.7343 &   7.3516 r
  I_RISC_CORE/tmp_net1071 (net)
                               1   3.1681 
  I_RISC_CORE/ctmTdsLR_2_6379/A3 (NAND3X0_LVT)
                                            0.0340   0.2905   1.0000   0.0236   0.0236 &   7.3752 r
  I_RISC_CORE/ctmTdsLR_2_6379/Y (NAND3X0_LVT)        0.1121   1.0000            0.1161 &   7.4914 f
  I_RISC_CORE/tmp_net1073 (net)
                               1   0.9776 
  I_RISC_CORE/ctmTdsLR_1_6378/A (INVX1_LVT)
                                            0.0000   0.1121   1.0000   0.0000   0.0000 &   7.4914 f
  I_RISC_CORE/ctmTdsLR_1_6378/Y (INVX1_LVT)          0.1282   1.0000            0.1403 &   7.6316 r
  I_RISC_CORE/n1056 (net)      2   6.6412 
  I_RISC_CORE/U357/A1 (NOR2X0_RVT)          0.0000   0.1282   1.0000   0.0000   0.0002 &   7.6318 r
  I_RISC_CORE/U357/Y (NOR2X0_RVT)                    0.0552   1.0000            0.2375 &   7.8693 f
  I_RISC_CORE/I_ALU_Result_5_ (net)
                               1   0.6970 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_5_/D (SDFFX1_HVT)
                                            0.0000   0.0552   1.0000   0.0000   0.0000 &   7.8693 f
  data arrival time                                                                        7.8693

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9241     3.3241
  clock reconvergence pessimism                                                 0.0559     3.3801
  clock uncertainty                                                            -0.1000     3.2801
  I_RISC_CORE/I_ALU_Lachd_Result_reg_5_/CLK (SDFFX1_HVT)                                   3.2801 r
  library setup time                                          1.0000           -1.1464     2.1337
  data required time                                                                       2.1337
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1337
  data arrival time                                                                       -7.8693
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.7356


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2124   1.0000            1.2891 &   2.3237 f
  I_RISC_CORE/n1824 (net)      2   2.1764 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2124   1.0000   0.0000   0.0000 &   2.3237 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3252   1.0000            0.4812 &   2.8050 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  11.3845 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0211   0.3252   1.0000   0.0152   0.0153 &   2.8202 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.4061   1.0000            0.6173 &   3.4375 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  15.6358 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0291   0.4061   1.0000   0.0202   0.0211 &   3.4586 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1026   1.0000            1.3926 &   4.8512 f
  I_RISC_CORE/n1234 (net)      1   0.8504 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1026   1.0000   0.0000   0.0000 &   4.8512 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2193   1.0000            0.7029 &   5.5540 f
  I_RISC_CORE/n1292 (net)      2   1.5507 
  I_RISC_CORE/U1359/A5 (AO221X1_RVT)        0.0000   0.2193   1.0000   0.0000   0.0000 &   5.5540 f
  I_RISC_CORE/U1359/Y (AO221X1_RVT)                  0.1156   1.0000            0.3185 &   5.8725 f
  I_RISC_CORE/n1240 (net)      1   0.9558 
  I_RISC_CORE/U1363/A2 (OA22X1_RVT)         0.0086   0.1156   1.0000   0.0060   0.0060 &   5.8785 f
  I_RISC_CORE/U1363/Y (OA22X1_RVT)                   0.1601   1.0000            0.3527 &   6.2312 f
  I_RISC_CORE/n1296 (net)      2   1.8085 
  I_RISC_CORE/U1365/A1 (NOR4X1_RVT)         0.0173   0.1601   1.0000   0.0120   0.0120 &   6.2432 f
  I_RISC_CORE/U1365/Y (NOR4X1_RVT)                   0.0881   1.0000            0.6345 &   6.8777 r
  I_RISC_CORE/n1336 (net)      2   1.4851 
  I_RISC_CORE/U1366/A2 (AND2X1_RVT)         0.0000   0.0881   1.0000   0.0000   0.0000 &   6.8777 r
  I_RISC_CORE/U1366/Y (AND2X1_RVT)                   0.1490   1.0000            0.2117 &   7.0894 r
  I_RISC_CORE/n1328 (net)      4   3.4485 
  I_RISC_CORE/U1545/A3 (NAND3X1_HVT)        0.0000   0.1490   1.0000   0.0000   0.0000 &   7.0894 r
  I_RISC_CORE/U1545/Y (NAND3X1_HVT)                  0.2622   1.0000            0.8614 &   7.9509 f
  I_RISC_CORE/n1346 (net)      7   4.4335 
  I_RISC_CORE/U1554/A (INVX0_HVT)           0.0000   0.2622   1.0000   0.0000   0.0001 &   7.9510 f
  I_RISC_CORE/U1554/Y (INVX0_HVT)                    0.3411   1.0000            0.3578 &   8.3088 r
  I_RISC_CORE/n411 (net)       1   3.8907 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/EN (CGLPPRX2_LVT)
                                            0.0935   0.3411   1.0000   0.0637   0.0638 &   8.3727 r
  data arrival time                                                                        8.3727

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.6926     3.0926
  clock reconvergence pessimism                                                 0.0559     3.1485
  clock uncertainty                                                            -0.1000     3.0485
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                                                                           3.0485 r
  clock gating setup time                                     1.0000           -0.1957     2.8528
  data required time                                                                       2.8528
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8528
  data arrival time                                                                       -8.3727
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.5199


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2124   1.0000            1.2891 &   2.3237 f
  I_RISC_CORE/n1824 (net)      2   2.1764 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2124   1.0000   0.0000   0.0000 &   2.3237 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3252   1.0000            0.4812 &   2.8050 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  11.3845 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0211   0.3252   1.0000   0.0152   0.0153 &   2.8202 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.4061   1.0000            0.6173 &   3.4375 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  15.6358 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0291   0.4061   1.0000   0.0202   0.0211 &   3.4586 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1026   1.0000            1.3926 &   4.8512 f
  I_RISC_CORE/n1234 (net)      1   0.8504 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1026   1.0000   0.0000   0.0000 &   4.8512 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2193   1.0000            0.7029 &   5.5540 f
  I_RISC_CORE/n1292 (net)      2   1.5507 
  I_RISC_CORE/U1359/A5 (AO221X1_RVT)        0.0000   0.2193   1.0000   0.0000   0.0000 &   5.5540 f
  I_RISC_CORE/U1359/Y (AO221X1_RVT)                  0.1156   1.0000            0.3185 &   5.8725 f
  I_RISC_CORE/n1240 (net)      1   0.9558 
  I_RISC_CORE/U1363/A2 (OA22X1_RVT)         0.0086   0.1156   1.0000   0.0060   0.0060 &   5.8785 f
  I_RISC_CORE/U1363/Y (OA22X1_RVT)                   0.1601   1.0000            0.3527 &   6.2312 f
  I_RISC_CORE/n1296 (net)      2   1.8085 
  I_RISC_CORE/U1365/A1 (NOR4X1_RVT)         0.0173   0.1601   1.0000   0.0120   0.0120 &   6.2432 f
  I_RISC_CORE/U1365/Y (NOR4X1_RVT)                   0.0881   1.0000            0.6345 &   6.8777 r
  I_RISC_CORE/n1336 (net)      2   1.4851 
  I_RISC_CORE/U1681/A (NBUFFX2_HVT)         0.0000   0.0881   1.0000   0.0000   0.0000 &   6.8777 r
  I_RISC_CORE/U1681/Y (NBUFFX2_HVT)                  0.2908   1.0000            0.3396 &   7.2173 r
  I_RISC_CORE/n1899 (net)     10   8.7692 
  I_RISC_CORE/U1453/A2 (AND4X1_HVT)         0.0190   0.2908   1.0000   0.0132   0.0137 &   7.2310 r
  I_RISC_CORE/U1453/Y (AND4X1_HVT)                   0.3723   1.0000            0.9943 &   8.2253 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N18 (net)
                               1   3.4044 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/EN (CGLPPRX2_LVT)
                                            0.0874   0.3723   1.0000   0.0544   0.0544 &   8.2797 r
  data arrival time                                                                        8.2797

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.6924     3.0924
  clock reconvergence pessimism                                                 0.0559     3.1483
  clock uncertainty                                                            -0.1000     3.0483
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                                                                           3.0483 r
  clock gating setup time                                     1.0000           -0.2032     2.8451
  data required time                                                                       2.8451
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8451
  data arrival time                                                                       -8.2797
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.4346


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2124   1.0000            1.2891 &   2.3237 f
  I_RISC_CORE/n1824 (net)      2   2.1764 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2124   1.0000   0.0000   0.0000 &   2.3237 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3252   1.0000            0.4812 &   2.8050 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  11.3845 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0211   0.3252   1.0000   0.0152   0.0153 &   2.8202 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.4061   1.0000            0.6173 &   3.4375 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  15.6358 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0291   0.4061   1.0000   0.0202   0.0211 &   3.4586 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1026   1.0000            1.3926 &   4.8512 f
  I_RISC_CORE/n1234 (net)      1   0.8504 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1026   1.0000   0.0000   0.0000 &   4.8512 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2193   1.0000            0.7029 &   5.5540 f
  I_RISC_CORE/n1292 (net)      2   1.5507 
  I_RISC_CORE/U1359/A5 (AO221X1_RVT)        0.0000   0.2193   1.0000   0.0000   0.0000 &   5.5540 f
  I_RISC_CORE/U1359/Y (AO221X1_RVT)                  0.1156   1.0000            0.3185 &   5.8725 f
  I_RISC_CORE/n1240 (net)      1   0.9558 
  I_RISC_CORE/U1363/A2 (OA22X1_RVT)         0.0086   0.1156   1.0000   0.0060   0.0060 &   5.8785 f
  I_RISC_CORE/U1363/Y (OA22X1_RVT)                   0.1601   1.0000            0.3527 &   6.2312 f
  I_RISC_CORE/n1296 (net)      2   1.8085 
  I_RISC_CORE/U1365/A1 (NOR4X1_RVT)         0.0173   0.1601   1.0000   0.0120   0.0120 &   6.2432 f
  I_RISC_CORE/U1365/Y (NOR4X1_RVT)                   0.0881   1.0000            0.6345 &   6.8777 r
  I_RISC_CORE/n1336 (net)      2   1.4851 
  I_RISC_CORE/U1681/A (NBUFFX2_HVT)         0.0000   0.0881   1.0000   0.0000   0.0000 &   6.8777 r
  I_RISC_CORE/U1681/Y (NBUFFX2_HVT)                  0.2908   1.0000            0.3396 &   7.2173 r
  I_RISC_CORE/n1899 (net)     10   8.7692 
  I_RISC_CORE/U1452/A2 (AND3X1_HVT)         0.0190   0.2908   1.0000   0.0132   0.0137 &   7.2310 r
  I_RISC_CORE/U1452/Y (AND3X1_HVT)                   0.3183   1.0000            0.7891 &   8.0202 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N17 (net)
                               1   3.9536 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.3183   1.0000   0.0000   0.0001 &   8.0203 r
  data arrival time                                                                        8.0203

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.6928     3.0928
  clock reconvergence pessimism                                                 0.0559     3.1487
  clock uncertainty                                                            -0.1000     3.0487
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                                                                           3.0487 r
  clock gating setup time                                     1.0000           -0.1903     2.8584
  data required time                                                                       2.8584
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8584
  data arrival time                                                                       -8.0203
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.1619


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2124   1.0000            1.2891 &   2.3237 f
  I_RISC_CORE/n1824 (net)      2   2.1764 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2124   1.0000   0.0000   0.0000 &   2.3237 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3252   1.0000            0.4812 &   2.8050 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  11.3845 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0211   0.3252   1.0000   0.0152   0.0153 &   2.8202 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.4061   1.0000            0.6173 &   3.4375 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  15.6358 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0291   0.4061   1.0000   0.0202   0.0211 &   3.4586 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1026   1.0000            1.3926 &   4.8512 f
  I_RISC_CORE/n1234 (net)      1   0.8504 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1026   1.0000   0.0000   0.0000 &   4.8512 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2193   1.0000            0.7029 &   5.5540 f
  I_RISC_CORE/n1292 (net)      2   1.5507 
  I_RISC_CORE/U1359/A5 (AO221X1_RVT)        0.0000   0.2193   1.0000   0.0000   0.0000 &   5.5540 f
  I_RISC_CORE/U1359/Y (AO221X1_RVT)                  0.1156   1.0000            0.3185 &   5.8725 f
  I_RISC_CORE/n1240 (net)      1   0.9558 
  I_RISC_CORE/U1363/A2 (OA22X1_RVT)         0.0086   0.1156   1.0000   0.0060   0.0060 &   5.8785 f
  I_RISC_CORE/U1363/Y (OA22X1_RVT)                   0.1601   1.0000            0.3527 &   6.2312 f
  I_RISC_CORE/n1296 (net)      2   1.8085 
  I_RISC_CORE/U1365/A1 (NOR4X1_RVT)         0.0173   0.1601   1.0000   0.0120   0.0120 &   6.2432 f
  I_RISC_CORE/U1365/Y (NOR4X1_RVT)                   0.0881   1.0000            0.6345 &   6.8777 r
  I_RISC_CORE/n1336 (net)      2   1.4851 
  I_RISC_CORE/U1681/A (NBUFFX2_HVT)         0.0000   0.0881   1.0000   0.0000   0.0000 &   6.8777 r
  I_RISC_CORE/U1681/Y (NBUFFX2_HVT)                  0.2908   1.0000            0.3396 &   7.2173 r
  I_RISC_CORE/n1899 (net)     10   8.7692 
  I_RISC_CORE/U1454/A1 (AND3X1_HVT)         0.0190   0.2908   1.0000   0.0132   0.0137 &   7.2310 r
  I_RISC_CORE/U1454/Y (AND3X1_HVT)                   0.3223   1.0000            0.6988 &   7.9298 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N19 (net)
                               1   4.0651 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/EN (CGLPPRX2_LVT)
                                            0.0738   0.3223   1.0000   0.0518   0.0519 &   7.9818 r
  data arrival time                                                                        7.9818

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.6927     3.0927
  clock reconvergence pessimism                                                 0.0559     3.1486
  clock uncertainty                                                            -0.1000     3.0486
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                                                                           3.0486 r
  clock gating setup time                                     1.0000           -0.1913     2.8574
  data required time                                                                       2.8574
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8574
  data arrival time                                                                       -7.9818
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.1244


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2124   1.0000            1.2891 &   2.3237 f
  I_RISC_CORE/n1824 (net)      2   2.1764 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2124   1.0000   0.0000   0.0000 &   2.3237 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3252   1.0000            0.4812 &   2.8050 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  11.3845 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0211   0.3252   1.0000   0.0152   0.0153 &   2.8202 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.4061   1.0000            0.6173 &   3.4375 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  15.6358 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0291   0.4061   1.0000   0.0202   0.0211 &   3.4586 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1026   1.0000            1.3926 &   4.8512 f
  I_RISC_CORE/n1234 (net)      1   0.8504 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1026   1.0000   0.0000   0.0000 &   4.8512 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2193   1.0000            0.7029 &   5.5540 f
  I_RISC_CORE/n1292 (net)      2   1.5507 
  I_RISC_CORE/U1359/A5 (AO221X1_RVT)        0.0000   0.2193   1.0000   0.0000   0.0000 &   5.5540 f
  I_RISC_CORE/U1359/Y (AO221X1_RVT)                  0.1156   1.0000            0.3185 &   5.8725 f
  I_RISC_CORE/n1240 (net)      1   0.9558 
  I_RISC_CORE/U1363/A2 (OA22X1_RVT)         0.0086   0.1156   1.0000   0.0060   0.0060 &   5.8785 f
  I_RISC_CORE/U1363/Y (OA22X1_RVT)                   0.1601   1.0000            0.3527 &   6.2312 f
  I_RISC_CORE/n1296 (net)      2   1.8085 
  I_RISC_CORE/U1365/A1 (NOR4X1_RVT)         0.0173   0.1601   1.0000   0.0120   0.0120 &   6.2432 f
  I_RISC_CORE/U1365/Y (NOR4X1_RVT)                   0.0881   1.0000            0.6345 &   6.8777 r
  I_RISC_CORE/n1336 (net)      2   1.4851 
  I_RISC_CORE/U1681/A (NBUFFX2_HVT)         0.0000   0.0881   1.0000   0.0000   0.0000 &   6.8777 r
  I_RISC_CORE/U1681/Y (NBUFFX2_HVT)                  0.2908   1.0000            0.3396 &   7.2173 r
  I_RISC_CORE/n1899 (net)     10   8.7692 
  I_RISC_CORE/U1455/A1 (AND3X1_HVT)         0.0190   0.2908   1.0000   0.0132   0.0137 &   7.2310 r
  I_RISC_CORE/U1455/Y (AND3X1_HVT)                   0.2279   1.0000            0.6230 &   7.8540 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N20 (net)
                               1   1.3848 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.2279   1.0000   0.0000   0.0000 &   7.8540 r
  data arrival time                                                                        7.8540

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.6928     3.0928
  clock reconvergence pessimism                                                 0.0559     3.1487
  clock uncertainty                                                            -0.1000     3.0487
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                                                                           3.0487 r
  clock gating setup time                                     1.0000           -0.1641     2.8846
  data required time                                                                       2.8846
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8846
  data arrival time                                                                       -7.8540
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.9694


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2124   1.0000            1.2891 &   2.3237 f
  I_RISC_CORE/n1824 (net)      2   2.1764 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2124   1.0000   0.0000   0.0000 &   2.3237 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3252   1.0000            0.4812 &   2.8050 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  11.3845 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0211   0.3252   1.0000   0.0152   0.0153 &   2.8202 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.4061   1.0000            0.6173 &   3.4375 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  15.6358 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0291   0.4061   1.0000   0.0202   0.0211 &   3.4586 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1026   1.0000            1.3926 &   4.8512 f
  I_RISC_CORE/n1234 (net)      1   0.8504 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1026   1.0000   0.0000   0.0000 &   4.8512 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2193   1.0000            0.7029 &   5.5540 f
  I_RISC_CORE/n1292 (net)      2   1.5507 
  I_RISC_CORE/U1359/A5 (AO221X1_RVT)        0.0000   0.2193   1.0000   0.0000   0.0000 &   5.5540 f
  I_RISC_CORE/U1359/Y (AO221X1_RVT)                  0.1156   1.0000            0.3185 &   5.8725 f
  I_RISC_CORE/n1240 (net)      1   0.9558 
  I_RISC_CORE/U1363/A2 (OA22X1_RVT)         0.0086   0.1156   1.0000   0.0060   0.0060 &   5.8785 f
  I_RISC_CORE/U1363/Y (OA22X1_RVT)                   0.1601   1.0000            0.3527 &   6.2312 f
  I_RISC_CORE/n1296 (net)      2   1.8085 
  I_RISC_CORE/U1365/A1 (NOR4X1_RVT)         0.0173   0.1601   1.0000   0.0120   0.0120 &   6.2432 f
  I_RISC_CORE/U1365/Y (NOR4X1_RVT)                   0.0881   1.0000            0.6345 &   6.8777 r
  I_RISC_CORE/n1336 (net)      2   1.4851 
  I_RISC_CORE/U1366/A2 (AND2X1_RVT)         0.0000   0.0881   1.0000   0.0000   0.0000 &   6.8777 r
  I_RISC_CORE/U1366/Y (AND2X1_RVT)                   0.1490   1.0000            0.2117 &   7.0894 r
  I_RISC_CORE/n1328 (net)      4   3.4485 
  I_RISC_CORE/U1368/A2 (AND3X1_HVT)         0.0000   0.1490   1.0000   0.0000   0.0000 &   7.0894 r
  I_RISC_CORE/U1368/Y (AND3X1_HVT)                   0.3408   1.0000            0.7068 &   7.7963 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N14 (net)
                               1   4.5825 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/EN (CGLPPRX2_LVT)
                                            0.0147   0.3408   1.0000   0.0102   0.0103 &   7.8066 r
  data arrival time                                                                        7.8066

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.6928     3.0928
  clock reconvergence pessimism                                                 0.0559     3.1487
  clock uncertainty                                                            -0.1000     3.0487
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                                                                           3.0487 r
  clock gating setup time                                     1.0000           -0.1957     2.8530
  data required time                                                                       2.8530
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8530
  data arrival time                                                                       -7.8066
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.9536


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2124   1.0000            1.2891 &   2.3237 f
  I_RISC_CORE/n1824 (net)      2   2.1764 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2124   1.0000   0.0000   0.0000 &   2.3237 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3252   1.0000            0.4812 &   2.8050 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  11.3845 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0211   0.3252   1.0000   0.0152   0.0153 &   2.8202 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.4061   1.0000            0.6173 &   3.4375 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  15.6358 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0291   0.4061   1.0000   0.0202   0.0211 &   3.4586 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1026   1.0000            1.3926 &   4.8512 f
  I_RISC_CORE/n1234 (net)      1   0.8504 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1026   1.0000   0.0000   0.0000 &   4.8512 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2193   1.0000            0.7029 &   5.5540 f
  I_RISC_CORE/n1292 (net)      2   1.5507 
  I_RISC_CORE/U1359/A5 (AO221X1_RVT)        0.0000   0.2193   1.0000   0.0000   0.0000 &   5.5540 f
  I_RISC_CORE/U1359/Y (AO221X1_RVT)                  0.1156   1.0000            0.3185 &   5.8725 f
  I_RISC_CORE/n1240 (net)      1   0.9558 
  I_RISC_CORE/U1363/A2 (OA22X1_RVT)         0.0086   0.1156   1.0000   0.0060   0.0060 &   5.8785 f
  I_RISC_CORE/U1363/Y (OA22X1_RVT)                   0.1601   1.0000            0.3527 &   6.2312 f
  I_RISC_CORE/n1296 (net)      2   1.8085 
  I_RISC_CORE/U1365/A1 (NOR4X1_RVT)         0.0173   0.1601   1.0000   0.0120   0.0120 &   6.2432 f
  I_RISC_CORE/U1365/Y (NOR4X1_RVT)                   0.0881   1.0000            0.6345 &   6.8777 r
  I_RISC_CORE/n1336 (net)      2   1.4851 
  I_RISC_CORE/U1681/A (NBUFFX2_HVT)         0.0000   0.0881   1.0000   0.0000   0.0000 &   6.8777 r
  I_RISC_CORE/U1681/Y (NBUFFX2_HVT)                  0.2908   1.0000            0.3396 &   7.2173 r
  I_RISC_CORE/n1899 (net)     10   8.7692 
  I_RISC_CORE/U1647/A (INVX0_RVT)           0.0190   0.2908   1.0000   0.0132   0.0137 &   7.2310 r
  I_RISC_CORE/U1647/Y (INVX0_RVT)                    0.1728   1.0000            0.2134 &   7.4444 f
  I_RISC_CORE/n1685 (net)      4   3.3933 
  I_RISC_CORE/U1507/A3 (NAND4X0_HVT)        0.0058   0.1728   1.0000   0.0040   0.0040 &   7.4485 f
  I_RISC_CORE/U1507/Y (NAND4X0_HVT)                  0.5564   1.0000            0.2489 &   7.6974 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_net23130 (net)
                               1   0.9373 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/EN (CGLPPRX2_LVT)
                                            0.0412   0.5564   1.0000   0.0285   0.0285 &   7.7259 r
  data arrival time                                                                        7.7259

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.7002     3.1002
  clock reconvergence pessimism                                                 0.0559     3.1561
  clock uncertainty                                                            -0.1000     3.0561
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)        3.0561 r
  clock gating setup time                                     1.0000           -0.2381     2.8180
  data required time                                                                       2.8180
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8180
  data arrival time                                                                       -7.7259
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.9079


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2124   1.0000            1.2891 &   2.3237 f
  I_RISC_CORE/n1824 (net)      2   2.1764 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2124   1.0000   0.0000   0.0000 &   2.3237 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3252   1.0000            0.4812 &   2.8050 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  11.3845 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0211   0.3252   1.0000   0.0152   0.0153 &   2.8202 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.4061   1.0000            0.6173 &   3.4375 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  15.6358 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0291   0.4061   1.0000   0.0202   0.0211 &   3.4586 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1026   1.0000            1.3926 &   4.8512 f
  I_RISC_CORE/n1234 (net)      1   0.8504 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1026   1.0000   0.0000   0.0000 &   4.8512 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2193   1.0000            0.7029 &   5.5540 f
  I_RISC_CORE/n1292 (net)      2   1.5507 
  I_RISC_CORE/U1359/A5 (AO221X1_RVT)        0.0000   0.2193   1.0000   0.0000   0.0000 &   5.5540 f
  I_RISC_CORE/U1359/Y (AO221X1_RVT)                  0.1156   1.0000            0.3185 &   5.8725 f
  I_RISC_CORE/n1240 (net)      1   0.9558 
  I_RISC_CORE/U1363/A2 (OA22X1_RVT)         0.0086   0.1156   1.0000   0.0060   0.0060 &   5.8785 f
  I_RISC_CORE/U1363/Y (OA22X1_RVT)                   0.1601   1.0000            0.3527 &   6.2312 f
  I_RISC_CORE/n1296 (net)      2   1.8085 
  I_RISC_CORE/U1365/A1 (NOR4X1_RVT)         0.0173   0.1601   1.0000   0.0120   0.0120 &   6.2432 f
  I_RISC_CORE/U1365/Y (NOR4X1_RVT)                   0.0881   1.0000            0.6345 &   6.8777 r
  I_RISC_CORE/n1336 (net)      2   1.4851 
  I_RISC_CORE/U1366/A2 (AND2X1_RVT)         0.0000   0.0881   1.0000   0.0000   0.0000 &   6.8777 r
  I_RISC_CORE/U1366/Y (AND2X1_RVT)                   0.1490   1.0000            0.2117 &   7.0894 r
  I_RISC_CORE/n1328 (net)      4   3.4485 
  I_RISC_CORE/U1372/A1 (AND2X1_HVT)         0.0000   0.1490   1.0000   0.0000   0.0000 &   7.0894 r
  I_RISC_CORE/U1372/Y (AND2X1_HVT)                   0.2728   1.0000            0.4627 &   7.5521 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N15 (net)
                               1   4.0649 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/EN (CGLPPRX2_LVT)
                                            0.0751   0.2728   1.0000   0.0491   0.0492 &   7.6013 r
  data arrival time                                                                        7.6013

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.6922     3.0922
  clock reconvergence pessimism                                                 0.0559     3.1481
  clock uncertainty                                                            -0.1000     3.0481
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                                                                           3.0481 r
  clock gating setup time                                     1.0000           -0.1795     2.8686
  data required time                                                                       2.8686
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8686
  data arrival time                                                                       -7.6013
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.7326


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2124   1.0000            1.2891 &   2.3237 f
  I_RISC_CORE/n1824 (net)      2   2.1764 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2124   1.0000   0.0000   0.0000 &   2.3237 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3252   1.0000            0.4812 &   2.8050 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  11.3845 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0211   0.3252   1.0000   0.0152   0.0153 &   2.8202 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.4061   1.0000            0.6173 &   3.4375 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  15.6358 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0291   0.4061   1.0000   0.0202   0.0211 &   3.4586 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1026   1.0000            1.3926 &   4.8512 f
  I_RISC_CORE/n1234 (net)      1   0.8504 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1026   1.0000   0.0000   0.0000 &   4.8512 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2193   1.0000            0.7029 &   5.5540 f
  I_RISC_CORE/n1292 (net)      2   1.5507 
  I_RISC_CORE/U1359/A5 (AO221X1_RVT)        0.0000   0.2193   1.0000   0.0000   0.0000 &   5.5540 f
  I_RISC_CORE/U1359/Y (AO221X1_RVT)                  0.1156   1.0000            0.3185 &   5.8725 f
  I_RISC_CORE/n1240 (net)      1   0.9558 
  I_RISC_CORE/U1363/A2 (OA22X1_RVT)         0.0086   0.1156   1.0000   0.0060   0.0060 &   5.8785 f
  I_RISC_CORE/U1363/Y (OA22X1_RVT)                   0.1601   1.0000            0.3527 &   6.2312 f
  I_RISC_CORE/n1296 (net)      2   1.8085 
  I_RISC_CORE/U1365/A1 (NOR4X1_RVT)         0.0173   0.1601   1.0000   0.0120   0.0120 &   6.2432 f
  I_RISC_CORE/U1365/Y (NOR4X1_RVT)                   0.0881   1.0000            0.6345 &   6.8777 r
  I_RISC_CORE/n1336 (net)      2   1.4851 
  I_RISC_CORE/U1366/A2 (AND2X1_RVT)         0.0000   0.0881   1.0000   0.0000   0.0000 &   6.8777 r
  I_RISC_CORE/U1366/Y (AND2X1_RVT)                   0.1490   1.0000            0.2117 &   7.0894 r
  I_RISC_CORE/n1328 (net)      4   3.4485 
  I_RISC_CORE/U1375/A1 (AND2X1_HVT)         0.0000   0.1490   1.0000   0.0000   0.0000 &   7.0894 r
  I_RISC_CORE/U1375/Y (AND2X1_HVT)                   0.2373   1.0000            0.4397 &   7.5292 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N16 (net)
                               1   3.0624 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/EN (CGLPPRX2_LVT)
                                            0.0366   0.2373   1.0000   0.0260   0.0261 &   7.5552 r
  data arrival time                                                                        7.5552

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.6928     3.0928
  clock reconvergence pessimism                                                 0.0559     3.1487
  clock uncertainty                                                            -0.1000     3.0487
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                                                                           3.0487 r
  clock gating setup time                                     1.0000           -0.1679     2.8808
  data required time                                                                       2.8808
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8808
  data arrival time                                                                       -7.5552
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.6745


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3743   1.0000            1.4618 &   2.4300 r
  I_RISC_CORE/Current_State[1] (net)
                               9   6.5024 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3743   1.0000   0.0000   0.0003 &   2.4303 r
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2122   1.0000            0.3333 &   2.7636 f
  I_RISC_CORE/n1624 (net)      2   1.6276 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0000   0.2122   1.0000   0.0000   0.0000 &   2.7636 f
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4835   1.0000            1.0274 &   3.7909 r
  I_RISC_CORE/n1395 (net)     20  28.9900 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4835   1.0000   0.0000   0.0004 &   3.7914 r
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3686   1.0000            0.4864 &   4.2778 f
  I_RISC_CORE/Rd_Instr (net)   3  48.8587 
  I_RISC_CORE/U1486/A1 (NOR2X4_HVT)         0.0108   0.3685   1.0000   0.0075   0.0085 &   4.2863 f
  I_RISC_CORE/U1486/Y (NOR2X4_HVT)                   0.2982   1.0000            0.9429 &   5.2292 r
  I_RISC_CORE/n1396 (net)     16  12.5747 
  I_RISC_CORE/U1603/A3 (AO22X1_HVT)         0.0000   0.2983   1.0000   0.0000   0.0010 &   5.2302 r
  I_RISC_CORE/U1603/Y (AO22X1_HVT)                   0.2622   1.0000            0.6051 &   5.8353 r
  I_RISC_CORE/I_DATA_PATH_N53 (net)
                               1   2.2622 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/D (SDFFX2_HVT)
                                            0.1013   0.2622   1.0000   0.0742   0.0742 &   5.9095 r
  data arrival time                                                                        5.9095

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9306     3.3306
  clock reconvergence pessimism                                                 0.0559     3.3865
  clock uncertainty                                                            -0.1000     3.2865
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/CLK (SDFFX2_HVT)                                  3.2865 r
  library setup time                                          1.0000           -1.2272     2.0593
  data required time                                                                       2.0593
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0593
  data arrival time                                                                       -5.9095
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.8503


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3743   1.0000            1.4618 &   2.4300 r
  I_RISC_CORE/Current_State[1] (net)
                               9   6.5024 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3743   1.0000   0.0000   0.0003 &   2.4303 r
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2122   1.0000            0.3333 &   2.7636 f
  I_RISC_CORE/n1624 (net)      2   1.6276 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0000   0.2122   1.0000   0.0000   0.0000 &   2.7636 f
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4835   1.0000            1.0274 &   3.7909 r
  I_RISC_CORE/n1395 (net)     20  28.9900 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4835   1.0000   0.0000   0.0004 &   3.7914 r
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3686   1.0000            0.4864 &   4.2778 f
  I_RISC_CORE/Rd_Instr (net)   3  48.8587 
  I_RISC_CORE/U1486/A1 (NOR2X4_HVT)         0.0108   0.3685   1.0000   0.0075   0.0085 &   4.2863 f
  I_RISC_CORE/U1486/Y (NOR2X4_HVT)                   0.2982   1.0000            0.9429 &   5.2292 r
  I_RISC_CORE/n1396 (net)     16  12.5747 
  I_RISC_CORE/U1521/A3 (AO22X1_HVT)         0.0000   0.2983   1.0000   0.0000   0.0010 &   5.2302 r
  I_RISC_CORE/U1521/Y (AO22X1_HVT)                   0.2959   1.0000            0.6281 &   5.8583 r
  I_RISC_CORE/I_DATA_PATH_N51 (net)
                               1   3.1832 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/D (SDFFX2_HVT)
                                            0.0412   0.2959   1.0000   0.0283   0.0283 &   5.8867 r
  data arrival time                                                                        5.8867

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9305     3.3305
  clock reconvergence pessimism                                                 0.0559     3.3864
  clock uncertainty                                                            -0.1000     3.2864
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/CLK (SDFFX2_HVT)                                  3.2864 r
  library setup time                                          1.0000           -1.2471     2.0393
  data required time                                                                       2.0393
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0393
  data arrival time                                                                       -5.8867
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.8474


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3743   1.0000            1.4618 &   2.4300 r
  I_RISC_CORE/Current_State[1] (net)
                               9   6.5024 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3743   1.0000   0.0000   0.0003 &   2.4303 r
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2122   1.0000            0.3333 &   2.7636 f
  I_RISC_CORE/n1624 (net)      2   1.6276 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0000   0.2122   1.0000   0.0000   0.0000 &   2.7636 f
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4835   1.0000            1.0274 &   3.7909 r
  I_RISC_CORE/n1395 (net)     20  28.9900 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4835   1.0000   0.0000   0.0004 &   3.7914 r
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3686   1.0000            0.4864 &   4.2778 f
  I_RISC_CORE/Rd_Instr (net)   3  48.8587 
  I_RISC_CORE/U1486/A1 (NOR2X4_HVT)         0.0108   0.3685   1.0000   0.0075   0.0085 &   4.2863 f
  I_RISC_CORE/U1486/Y (NOR2X4_HVT)                   0.2982   1.0000            0.9429 &   5.2292 r
  I_RISC_CORE/n1396 (net)     16  12.5747 
  I_RISC_CORE/U1498/A3 (AO22X1_HVT)         0.0000   0.2983   1.0000   0.0000   0.0010 &   5.2302 r
  I_RISC_CORE/U1498/Y (AO22X1_HVT)                   0.2325   1.0000            0.5818 &   5.8120 r
  I_RISC_CORE/I_DATA_PATH_N55 (net)
                               1   1.4641 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_/D (SDFFX2_HVT)
                                            0.0307   0.2325   1.0000   0.0211   0.0211 &   5.8331 r
  data arrival time                                                                        5.8331

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9305     3.3305
  clock reconvergence pessimism                                                 0.0559     3.3864
  clock uncertainty                                                            -0.1000     3.2864
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_/CLK (SDFFX2_HVT)                                  3.2864 r
  library setup time                                          1.0000           -1.2113     2.0751
  data required time                                                                       2.0751
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0751
  data arrival time                                                                       -5.8331
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.7580


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3743   1.0000            1.4618 &   2.4300 r
  I_RISC_CORE/Current_State[1] (net)
                               9   6.5024 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3743   1.0000   0.0000   0.0003 &   2.4303 r
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2122   1.0000            0.3333 &   2.7636 f
  I_RISC_CORE/n1624 (net)      2   1.6276 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0000   0.2122   1.0000   0.0000   0.0000 &   2.7636 f
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4835   1.0000            1.0274 &   3.7909 r
  I_RISC_CORE/n1395 (net)     20  28.9900 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4835   1.0000   0.0000   0.0004 &   3.7914 r
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3686   1.0000            0.4864 &   4.2778 f
  I_RISC_CORE/Rd_Instr (net)   3  48.8587 
  I_RISC_CORE/U1486/A1 (NOR2X4_HVT)         0.0108   0.3685   1.0000   0.0075   0.0085 &   4.2863 f
  I_RISC_CORE/U1486/Y (NOR2X4_HVT)                   0.2982   1.0000            0.9429 &   5.2292 r
  I_RISC_CORE/n1396 (net)     16  12.5747 
  I_RISC_CORE/U1604/A3 (AO22X1_HVT)         0.0000   0.2983   1.0000   0.0000   0.0010 &   5.2302 r
  I_RISC_CORE/U1604/Y (AO22X1_HVT)                   0.2280   1.0000            0.5781 &   5.8083 r
  I_RISC_CORE/I_DATA_PATH_N54 (net)
                               1   1.3427 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_/D (SDFFX1_HVT)
                                            0.0288   0.2280   1.0000   0.0195   0.0196 &   5.8278 r
  data arrival time                                                                        5.8278

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9305     3.3305
  clock reconvergence pessimism                                                 0.0559     3.3864
  clock uncertainty                                                            -0.1000     3.2864
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_/CLK (SDFFX1_HVT)                                  3.2864 r
  library setup time                                          1.0000           -1.1610     2.1253
  data required time                                                                       2.1253
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1253
  data arrival time                                                                       -5.8278
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.7025


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3743   1.0000            1.4618 &   2.4300 r
  I_RISC_CORE/Current_State[1] (net)
                               9   6.5024 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3743   1.0000   0.0000   0.0003 &   2.4303 r
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2122   1.0000            0.3333 &   2.7636 f
  I_RISC_CORE/n1624 (net)      2   1.6276 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0000   0.2122   1.0000   0.0000   0.0000 &   2.7636 f
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4835   1.0000            1.0274 &   3.7909 r
  I_RISC_CORE/n1395 (net)     20  28.9900 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4835   1.0000   0.0000   0.0004 &   3.7914 r
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3686   1.0000            0.4864 &   4.2778 f
  I_RISC_CORE/Rd_Instr (net)   3  48.8587 
  I_RISC_CORE/U1486/A1 (NOR2X4_HVT)         0.0108   0.3685   1.0000   0.0075   0.0085 &   4.2863 f
  I_RISC_CORE/U1486/Y (NOR2X4_HVT)                   0.2982   1.0000            0.9429 &   5.2292 r
  I_RISC_CORE/n1396 (net)     16  12.5747 
  I_RISC_CORE/U1490/A1 (AND2X1_HVT)         0.0000   0.2983   1.0000   0.0000   0.0010 &   5.2302 r
  I_RISC_CORE/U1490/Y (AND2X1_HVT)                   0.2104   1.0000            0.5134 &   5.7436 r
  I_RISC_CORE/I_DATA_PATH_N59 (net)
                               1   2.3812 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_10_/D (SDFFX2_HVT)
                                            0.0621   0.2104   1.0000   0.0434   0.0435 &   5.7871 r
  data arrival time                                                                        5.7871

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9303     3.3303
  clock reconvergence pessimism                                                 0.0559     3.3862
  clock uncertainty                                                            -0.1000     3.2862
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_10_/CLK (SDFFX2_HVT)                                 3.2862 r
  library setup time                                          1.0000           -1.1997     2.0865
  data required time                                                                       2.0865
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0865
  data arrival time                                                                       -5.7871
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.7006


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3743   1.0000            1.4618 &   2.4300 r
  I_RISC_CORE/Current_State[1] (net)
                               9   6.5024 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3743   1.0000   0.0000   0.0003 &   2.4303 r
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2122   1.0000            0.3333 &   2.7636 f
  I_RISC_CORE/n1624 (net)      2   1.6276 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0000   0.2122   1.0000   0.0000   0.0000 &   2.7636 f
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4835   1.0000            1.0274 &   3.7909 r
  I_RISC_CORE/n1395 (net)     20  28.9900 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4835   1.0000   0.0000   0.0004 &   3.7914 r
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3686   1.0000            0.4864 &   4.2778 f
  I_RISC_CORE/Rd_Instr (net)   3  48.8587 
  I_RISC_CORE/U1486/A1 (NOR2X4_HVT)         0.0108   0.3685   1.0000   0.0075   0.0085 &   4.2863 f
  I_RISC_CORE/U1486/Y (NOR2X4_HVT)                   0.2982   1.0000            0.9429 &   5.2292 r
  I_RISC_CORE/n1396 (net)     16  12.5747 
  I_RISC_CORE/U1616/A3 (AO22X1_HVT)         0.0000   0.2983   1.0000   0.0000   0.0010 &   5.2302 r
  I_RISC_CORE/U1616/Y (AO22X1_HVT)                   0.2024   1.0000            0.5548 &   5.7850 r
  I_RISC_CORE/n681 (net)       1   0.6720 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_/D (SDFFX2_HVT)
                                            0.0000   0.2024   1.0000   0.0000   0.0000 &   5.7850 r
  data arrival time                                                                        5.7850

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9305     3.3305
  clock reconvergence pessimism                                                 0.0559     3.3864
  clock uncertainty                                                            -0.1000     3.2864
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_/CLK (SDFFX2_HVT)                                  3.2864 r
  library setup time                                          1.0000           -1.1955     2.0909
  data required time                                                                       2.0909
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0909
  data arrival time                                                                       -5.7850
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.6942


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3743   1.0000            1.4618 &   2.4300 r
  I_RISC_CORE/Current_State[1] (net)
                               9   6.5024 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3743   1.0000   0.0000   0.0003 &   2.4303 r
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2122   1.0000            0.3333 &   2.7636 f
  I_RISC_CORE/n1624 (net)      2   1.6276 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0000   0.2122   1.0000   0.0000   0.0000 &   2.7636 f
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4835   1.0000            1.0274 &   3.7909 r
  I_RISC_CORE/n1395 (net)     20  28.9900 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4835   1.0000   0.0000   0.0004 &   3.7914 r
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3686   1.0000            0.4864 &   4.2778 f
  I_RISC_CORE/Rd_Instr (net)   3  48.8587 
  I_RISC_CORE/U1486/A1 (NOR2X4_HVT)         0.0108   0.3685   1.0000   0.0075   0.0085 &   4.2863 f
  I_RISC_CORE/U1486/Y (NOR2X4_HVT)                   0.2982   1.0000            0.9429 &   5.2292 r
  I_RISC_CORE/n1396 (net)     16  12.5747 
  I_RISC_CORE/U1489/A1 (AND2X1_HVT)         0.0000   0.2983   1.0000   0.0000   0.0010 &   5.2302 r
  I_RISC_CORE/U1489/Y (AND2X1_HVT)                   0.2112   1.0000            0.5140 &   5.7442 r
  I_RISC_CORE/I_DATA_PATH_N63 (net)
                               1   2.4047 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_/D (SDFFX2_HVT)
                                            0.0286   0.2112   1.0000   0.0201   0.0201 &   5.7643 r
  data arrival time                                                                        5.7643

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9303     3.3303
  clock reconvergence pessimism                                                 0.0559     3.3862
  clock uncertainty                                                            -0.1000     3.2862
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_/CLK (SDFFX2_HVT)                                 3.2862 r
  library setup time                                          1.0000           -1.2001     2.0861
  data required time                                                                       2.0861
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0861
  data arrival time                                                                       -5.7643
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.6783


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3564   1.0000            1.3316 &   2.2998 f
  I_RISC_CORE/Current_State[1] (net)
                               9   6.3555 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3564   1.0000   0.0000   0.0003 &   2.3000 f
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2236   1.0000            0.3534 &   2.6534 r
  I_RISC_CORE/n1624 (net)      2   1.6642 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0197   0.2236   1.0000   0.0142   0.0142 &   2.6676 r
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4693   1.0000            1.1506 &   3.8182 f
  I_RISC_CORE/n1395 (net)     20  28.3721 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4693   1.0000   0.0000   0.0004 &   3.8186 f
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3461   1.0000            0.4705 &   4.2891 r
  I_RISC_CORE/Rd_Instr (net)   3  48.9796 
  I_RISC_CORE/U1486/A1 (NOR2X4_HVT)         0.0057   0.3460   1.0000   0.0039   0.0049 &   4.2940 r
  I_RISC_CORE/U1486/Y (NOR2X4_HVT)                   0.2994   1.0000            0.8863 &   5.1803 f
  I_RISC_CORE/n1396 (net)     16  12.1614 
  I_RISC_CORE/U1493/A1 (AND2X1_HVT)         0.0000   0.2994   1.0000   0.0000   0.0010 &   5.1813 f
  I_RISC_CORE/U1493/Y (AND2X1_HVT)                   0.2056   1.0000            0.5119 &   5.6933 f
  I_RISC_CORE/I_DATA_PATH_N57 (net)
                               1   2.4491 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_8_/D (SDFFX1_HVT)
                                            0.0402   0.2056   1.0000   0.0283   0.0283 &   5.7216 f
  data arrival time                                                                        5.7216

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9303     3.3303
  clock reconvergence pessimism                                                 0.0559     3.3862
  clock uncertainty                                                            -0.1000     3.2862
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_8_/CLK (SDFFX1_HVT)                                  3.2862 r
  library setup time                                          1.0000           -1.2247     2.0615
  data required time                                                                       2.0615
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0615
  data arrival time                                                                       -5.7216
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.6600


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3743   1.0000            1.4618 &   2.4300 r
  I_RISC_CORE/Current_State[1] (net)
                               9   6.5024 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3743   1.0000   0.0000   0.0003 &   2.4303 r
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2122   1.0000            0.3333 &   2.7636 f
  I_RISC_CORE/n1624 (net)      2   1.6276 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0000   0.2122   1.0000   0.0000   0.0000 &   2.7636 f
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4835   1.0000            1.0274 &   3.7909 r
  I_RISC_CORE/n1395 (net)     20  28.9900 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4835   1.0000   0.0000   0.0004 &   3.7914 r
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3686   1.0000            0.4864 &   4.2778 f
  I_RISC_CORE/Rd_Instr (net)   3  48.8587 
  I_RISC_CORE/U1486/A1 (NOR2X4_HVT)         0.0108   0.3685   1.0000   0.0075   0.0085 &   4.2863 f
  I_RISC_CORE/U1486/Y (NOR2X4_HVT)                   0.2982   1.0000            0.9429 &   5.2292 r
  I_RISC_CORE/n1396 (net)     16  12.5747 
  I_RISC_CORE/U1602/A1 (AND2X1_HVT)         0.0000   0.2983   1.0000   0.0000   0.0010 &   5.2302 r
  I_RISC_CORE/U1602/Y (AND2X1_HVT)                   0.1982   1.0000            0.5058 &   5.7360 r
  I_RISC_CORE/I_DATA_PATH_N60 (net)
                               1   2.0517 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_/D (SDFFX2_HVT)
                                            0.0182   0.1982   1.0000   0.0126   0.0126 &   5.7486 r
  data arrival time                                                                        5.7486

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9303     3.3303
  clock reconvergence pessimism                                                 0.0559     3.3862
  clock uncertainty                                                            -0.1000     3.2862
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_/CLK (SDFFX2_HVT)                                 3.2862 r
  library setup time                                          1.0000           -1.1933     2.0929
  data required time                                                                       2.0929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0929
  data arrival time                                                                       -5.7486
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.6557


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3743   1.0000            1.4618 &   2.4300 r
  I_RISC_CORE/Current_State[1] (net)
                               9   6.5024 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3743   1.0000   0.0000   0.0003 &   2.4303 r
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2122   1.0000            0.3333 &   2.7636 f
  I_RISC_CORE/n1624 (net)      2   1.6276 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0000   0.2122   1.0000   0.0000   0.0000 &   2.7636 f
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4835   1.0000            1.0274 &   3.7909 r
  I_RISC_CORE/n1395 (net)     20  28.9900 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4835   1.0000   0.0000   0.0004 &   3.7914 r
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3686   1.0000            0.4864 &   4.2778 f
  I_RISC_CORE/Rd_Instr (net)   3  48.8587 
  I_RISC_CORE/U1486/A1 (NOR2X4_HVT)         0.0108   0.3685   1.0000   0.0075   0.0085 &   4.2863 f
  I_RISC_CORE/U1486/Y (NOR2X4_HVT)                   0.2982   1.0000            0.9429 &   5.2292 r
  I_RISC_CORE/n1396 (net)     16  12.5747 
  I_RISC_CORE/U1491/A1 (AND2X1_HVT)         0.0000   0.2983   1.0000   0.0000   0.0010 &   5.2302 r
  I_RISC_CORE/U1491/Y (AND2X1_HVT)                   0.1690   1.0000            0.4842 &   5.7144 r
  I_RISC_CORE/I_DATA_PATH_N61 (net)
                               1   1.2485 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_/D (SDFFX2_HVT)
                                            0.0444   0.1690   1.0000   0.0320   0.0320 &   5.7464 r
  data arrival time                                                                        5.7464

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9303     3.3303
  clock reconvergence pessimism                                                 0.0559     3.3862
  clock uncertainty                                                            -0.1000     3.2862
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_/CLK (SDFFX2_HVT)                                 3.2862 r
  library setup time                                          1.0000           -1.1780     2.1082
  data required time                                                                       2.1082
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1082
  data arrival time                                                                       -5.7464
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.6382


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3743   1.0000            1.4618 &   2.4300 r
  I_RISC_CORE/Current_State[1] (net)
                               9   6.5024 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3743   1.0000   0.0000   0.0003 &   2.4303 r
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2122   1.0000            0.3333 &   2.7636 f
  I_RISC_CORE/n1624 (net)      2   1.6276 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0000   0.2122   1.0000   0.0000   0.0000 &   2.7636 f
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4835   1.0000            1.0274 &   3.7909 r
  I_RISC_CORE/n1395 (net)     20  28.9900 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4835   1.0000   0.0000   0.0004 &   3.7914 r
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3686   1.0000            0.4864 &   4.2778 f
  I_RISC_CORE/Rd_Instr (net)   3  48.8587 
  I_RISC_CORE/U1486/A1 (NOR2X4_HVT)         0.0108   0.3685   1.0000   0.0075   0.0085 &   4.2863 f
  I_RISC_CORE/U1486/Y (NOR2X4_HVT)                   0.2982   1.0000            0.9429 &   5.2292 r
  I_RISC_CORE/n1396 (net)     16  12.5747 
  I_RISC_CORE/U1492/A1 (AND2X1_HVT)         0.0000   0.2983   1.0000   0.0000   0.0010 &   5.2302 r
  I_RISC_CORE/U1492/Y (AND2X1_HVT)                   0.1724   1.0000            0.4868 &   5.7170 r
  I_RISC_CORE/I_DATA_PATH_N64 (net)
                               1   1.3433 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_/D (SDFFX2_HVT)
                                            0.0000   0.1724   1.0000   0.0000   0.0000 &   5.7170 r
  data arrival time                                                                        5.7170

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9303     3.3303
  clock reconvergence pessimism                                                 0.0559     3.3862
  clock uncertainty                                                            -0.1000     3.2862
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_/CLK (SDFFX2_HVT)                                 3.2862 r
  library setup time                                          1.0000           -1.1798     2.1064
  data required time                                                                       2.1064
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1064
  data arrival time                                                                       -5.7170
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.6106


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3564   1.0000            1.3316 &   2.2998 f
  I_RISC_CORE/Current_State[1] (net)
                               9   6.3555 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3564   1.0000   0.0000   0.0003 &   2.3000 f
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2236   1.0000            0.3534 &   2.6534 r
  I_RISC_CORE/n1624 (net)      2   1.6642 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0197   0.2236   1.0000   0.0142   0.0142 &   2.6676 r
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4693   1.0000            1.1506 &   3.8182 f
  I_RISC_CORE/n1395 (net)     20  28.3721 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4693   1.0000   0.0000   0.0004 &   3.8186 f
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3461   1.0000            0.4705 &   4.2891 r
  I_RISC_CORE/Rd_Instr (net)   3  48.9796 
  I_RISC_CORE/U1486/A1 (NOR2X4_HVT)         0.0057   0.3460   1.0000   0.0039   0.0049 &   4.2940 r
  I_RISC_CORE/U1486/Y (NOR2X4_HVT)                   0.2994   1.0000            0.8863 &   5.1803 f
  I_RISC_CORE/n1396 (net)     16  12.1614 
  I_RISC_CORE/U1487/A1 (AND2X1_HVT)         0.0000   0.2994   1.0000   0.0000   0.0010 &   5.1813 f
  I_RISC_CORE/U1487/Y (AND2X1_HVT)                   0.1665   1.0000            0.4802 &   5.6615 f
  I_RISC_CORE/I_DATA_PATH_N58 (net)
                               1   1.2950 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_/D (SDFFX1_HVT)
                                            0.0407   0.1665   1.0000   0.0293   0.0293 &   5.6908 f
  data arrival time                                                                        5.6908

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9303     3.3303
  clock reconvergence pessimism                                                 0.0559     3.3862
  clock uncertainty                                                            -0.1000     3.2862
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_/CLK (SDFFX1_HVT)                                  3.2862 r
  library setup time                                          1.0000           -1.2042     2.0821
  data required time                                                                       2.0821
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0821
  data arrival time                                                                       -5.6908
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.6088


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3564   1.0000            1.3316 &   2.2998 f
  I_RISC_CORE/Current_State[1] (net)
                               9   6.3555 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3564   1.0000   0.0000   0.0003 &   2.3000 f
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2236   1.0000            0.3534 &   2.6534 r
  I_RISC_CORE/n1624 (net)      2   1.6642 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0197   0.2236   1.0000   0.0142   0.0142 &   2.6676 r
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4693   1.0000            1.1506 &   3.8182 f
  I_RISC_CORE/n1395 (net)     20  28.3721 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4693   1.0000   0.0000   0.0004 &   3.8186 f
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3461   1.0000            0.4705 &   4.2891 r
  I_RISC_CORE/Rd_Instr (net)   3  48.9796 
  I_RISC_CORE/U1486/A1 (NOR2X4_HVT)         0.0057   0.3460   1.0000   0.0039   0.0049 &   4.2940 r
  I_RISC_CORE/U1486/Y (NOR2X4_HVT)                   0.2994   1.0000            0.8863 &   5.1803 f
  I_RISC_CORE/n1396 (net)     16  12.1614 
  I_RISC_CORE/U1488/A1 (AND2X1_HVT)         0.0000   0.2994   1.0000   0.0000   0.0010 &   5.1813 f
  I_RISC_CORE/U1488/Y (AND2X1_HVT)                   0.1607   1.0000            0.4749 &   5.6562 f
  I_RISC_CORE/I_DATA_PATH_N62 (net)
                               1   1.1168 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_/D (SDFFX1_HVT)
                                            0.0096   0.1607   1.0000   0.0066   0.0066 &   5.6629 f
  data arrival time                                                                        5.6629

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9303     3.3303
  clock reconvergence pessimism                                                 0.0559     3.3862
  clock uncertainty                                                            -0.1000     3.2862
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_/CLK (SDFFX1_HVT)                                 3.2862 r
  library setup time                                          1.0000           -1.2011     2.0851
  data required time                                                                       2.0851
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0851
  data arrival time                                                                       -5.6629
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.5777


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2375   1.0000            1.4270 &   2.4616 r
  I_RISC_CORE/n1916 (net)      2   2.3189 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2375   1.0000   0.0000   0.0000 &   2.4616 r
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2630   1.0000            0.4531 &   2.9147 r
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  32.4556 
  I_RISC_CORE/U1332/A1 (AND2X1_HVT)         0.0099   0.2631   1.0000   0.0069   0.0083 &   2.9230 r
  I_RISC_CORE/U1332/Y (AND2X1_HVT)                   0.1759   1.0000            0.4674 &   3.3904 r
  I_RISC_CORE/n1227 (net)      2   1.4565 
  I_RISC_CORE/U1341/A2 (NAND3X0_HVT)        0.0000   0.1759   1.0000   0.0000   0.0000 &   3.3904 r
  I_RISC_CORE/U1341/Y (NAND3X0_HVT)                  1.3047   1.0000            1.0911 &   4.4815 f
  I_RISC_CORE/n1347 (net)      5   4.8200 
  I_RISC_CORE/U1643/A (INVX0_HVT)           0.2026   1.3047   1.0000   0.1442   0.1443 &   4.6258 f
  I_RISC_CORE/U1643/Y (INVX0_HVT)                    0.7448   1.0000            1.2452 &   5.8710 r
  I_RISC_CORE/n1681 (net)      6   6.1401 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/EN (CGLPPRX2_LVT)
                                            0.1756   0.7448   1.0000   0.1192   0.1195 &   5.9905 r
  data arrival time                                                                        5.9905

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.6925     3.0925
  clock reconvergence pessimism                                                 0.0559     3.1484
  clock uncertainty                                                            -0.1000     3.0484
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)    3.0484 r
  clock gating setup time                                     1.0000           -0.2692     2.7792
  data required time                                                                       2.7792
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7792
  data arrival time                                                                       -5.9905
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.2112


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFARX1_RVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/Q (SDFFARX1_RVT)
                                                     0.1348   1.0000            0.6921 &   1.7267 r
  I_RISC_CORE/aps_rename_17_ (net)
                               2   2.9728 
  I_RISC_CORE/copt_gre_mt_inst_7053/A (NBUFFX8_HVT)
                                            0.0000   0.1348   1.0000   0.0000   0.0000 &   1.7267 r
  I_RISC_CORE/copt_gre_mt_inst_7053/Y (NBUFFX8_HVT)
                                                     0.1527   1.0000            0.3042 &   2.0309 r
  I_RISC_CORE/copt_gre_net_1515 (net)
                               3   7.1238 
  I_RISC_CORE/ZBUF_9_inst_6860/A (NBUFFX2_HVT)
                                            0.0000   0.1527   1.0000   0.0000   0.0002 &   2.0310 r
  I_RISC_CORE/ZBUF_9_inst_6860/Y (NBUFFX2_HVT)       0.1573   1.0000            0.3116 &   2.3427 r
  I_RISC_CORE/ZBUF_9_27 (net)
                               2   1.9946 
  I_RISC_CORE/U1351/A2 (NAND2X0_HVT)        0.0258   0.1573   1.0000   0.0178   0.0178 &   2.3605 r
  I_RISC_CORE/U1351/Y (NAND2X0_HVT)                  0.7547   1.0000            0.6338 &   2.9943 f
  I_RISC_CORE/n1286 (net)      3   4.1685 
  I_RISC_CORE/U1352/A4 (AO22X1_HVT)         0.2455   0.7547   1.0000   0.1683   0.1683 &   3.1627 f
  I_RISC_CORE/U1352/Y (AO22X1_HVT)                   0.2086   1.0000            0.8786 &   4.0413 f
  I_RISC_CORE/n1232 (net)      1   1.8629 
  I_RISC_CORE/U1353/A4 (NAND4X1_HVT)        0.0092   0.2086   1.0000   0.0064   0.0064 &   4.0477 f
  I_RISC_CORE/U1353/Y (NAND4X1_HVT)                  0.3794   1.0000            1.0416 &   5.0893 r
  I_RISC_CORE/n1233 (net)      1   6.7413 
  I_RISC_CORE/U1354/A2 (NAND2X0_HVT)        0.0746   0.3794   1.0000   0.0508   0.0511 &   5.1404 r
  I_RISC_CORE/U1354/Y (NAND2X0_HVT)                  0.3181   1.0000            0.4766 &   5.6170 f
  I_RISC_CORE/I_DATA_PATH_N12 (net)
                               1   0.9190 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/EN (CGLPPRX8_LVT)
                                            0.0135   0.3181   1.0000   0.0093   0.0093 &   5.6263 f
  data arrival time                                                                        5.6263

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.5797     2.9797
  clock reconvergence pessimism                                                 0.0559     3.0357
  clock uncertainty                                                            -0.1000     2.9357
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX8_LVT)                    2.9357 r
  clock gating setup time                                     1.0000           -0.4739     2.4618
  data required time                                                                       2.4618
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.4618
  data arrival time                                                                       -5.6263
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.1646


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3564   1.0000            1.3316 &   2.2998 f
  I_RISC_CORE/Current_State[1] (net)
                               9   6.3555 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3564   1.0000   0.0000   0.0003 &   2.3000 f
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2236   1.0000            0.3534 &   2.6534 r
  I_RISC_CORE/n1624 (net)      2   1.6642 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0197   0.2236   1.0000   0.0142   0.0142 &   2.6676 r
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4693   1.0000            1.1506 &   3.8182 f
  I_RISC_CORE/n1395 (net)     20  28.3721 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4693   1.0000   0.0000   0.0004 &   3.8186 f
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3461   1.0000            0.4705 &   4.2891 r
  I_RISC_CORE/Rd_Instr (net)   3  48.9796 
  I_RISC_CORE/U1486/A1 (NOR2X4_HVT)         0.0057   0.3460   1.0000   0.0039   0.0049 &   4.2940 r
  I_RISC_CORE/U1486/Y (NOR2X4_HVT)                   0.2994   1.0000            0.8863 &   5.1803 f
  I_RISC_CORE/n1396 (net)     16  12.1614 
  I_RISC_CORE/U1555/A3 (AO22X1_HVT)         0.0000   0.2994   1.0000   0.0000   0.0010 &   5.1813 f
  I_RISC_CORE/U1555/Y (AO22X1_HVT)                   0.2229   1.0000            0.5489 &   5.7302 f
  I_RISC_CORE/I_DATA_PATH_N52 (net)
                               1   2.4522 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_3_/D (SDFFX2_RVT)
                                            0.0355   0.2229   1.0000   0.0249   0.0249 &   5.7552 f
  data arrival time                                                                        5.7552

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9305     3.3305
  clock reconvergence pessimism                                                 0.0559     3.3865
  clock uncertainty                                                            -0.1000     3.2865
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_3_/CLK (SDFFX2_RVT)                                  3.2865 r
  library setup time                                          1.0000           -0.6555     2.6309
  data required time                                                                       2.6309
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.6309
  data arrival time                                                                       -5.7552
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.1243


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3564   1.0000            1.3316 &   2.2998 f
  I_RISC_CORE/Current_State[1] (net)
                               9   6.3555 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3564   1.0000   0.0000   0.0003 &   2.3000 f
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2236   1.0000            0.3534 &   2.6534 r
  I_RISC_CORE/n1624 (net)      2   1.6642 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0197   0.2236   1.0000   0.0142   0.0142 &   2.6676 r
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4693   1.0000            1.1506 &   3.8182 f
  I_RISC_CORE/n1395 (net)     20  28.3721 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4693   1.0000   0.0000   0.0004 &   3.8186 f
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3461   1.0000            0.4705 &   4.2891 r
  I_RISC_CORE/Rd_Instr (net)   3  48.9796 
  I_RISC_CORE/U1486/A1 (NOR2X4_HVT)         0.0057   0.3460   1.0000   0.0039   0.0049 &   4.2940 r
  I_RISC_CORE/U1486/Y (NOR2X4_HVT)                   0.2994   1.0000            0.8863 &   5.1803 f
  I_RISC_CORE/n1396 (net)     16  12.1614 
  I_RISC_CORE/U1520/A3 (AO22X1_HVT)         0.0000   0.2994   1.0000   0.0000   0.0010 &   5.1813 f
  I_RISC_CORE/U1520/Y (AO22X1_HVT)                   0.2066   1.0000            0.5362 &   5.7175 f
  I_RISC_CORE/I_DATA_PATH_N50 (net)
                               1   1.9486 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_1_/D (SDFFX2_RVT)
                                            0.0434   0.2066   1.0000   0.0312   0.0312 &   5.7487 f
  data arrival time                                                                        5.7487

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9306     3.3306
  clock reconvergence pessimism                                                 0.0559     3.3865
  clock uncertainty                                                            -0.1000     3.2865
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_1_/CLK (SDFFX2_RVT)                                  3.2865 r
  library setup time                                          1.0000           -0.6469     2.6396
  data required time                                                                       2.6396
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.6396
  data arrival time                                                                       -5.7487
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.1092


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3550   1.0000            1.5094 &   2.5440 r
  I_RISC_CORE/n800 (net)       4   5.9257 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3550   1.0000   0.0000   0.0000 &   2.5440 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2230   1.0000            0.5215 &   3.0655 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   9.1342 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0088   0.2230   1.0000   0.0061   0.0063 &   3.0718 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.3068   1.0000            0.6975 &   3.7693 f
  I_RISC_CORE/n1398 (net)      8   5.7244 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.3068   1.0000   0.0000   0.0002 &   3.7696 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5713   1.0000            0.4970 &   4.2665 r
  I_RISC_CORE/n1678 (net)      8   6.9578 
  I_RISC_CORE/ctmTdsLR_1_4208/A1 (AO22X2_HVT)
                                            0.0387   0.5713   1.0000   0.0268   0.0272 &   4.2937 r
  I_RISC_CORE/ctmTdsLR_1_4208/Y (AO22X2_HVT)         0.4408   1.0000            1.0655 &   5.3592 r
  I_RISC_CORE/HFSNET_8 (net)   1   8.5293 
  I_RISC_CORE/ZBUF_28_inst_5214/A (NBUFFX4_HVT)
                                            0.3171   0.4408   1.0000   0.2760   0.2763 &   5.6356 r
  I_RISC_CORE/ZBUF_28_inst_5214/Y (NBUFFX4_HVT)      0.3180   1.0000            0.6394 &   6.2750 r
  I_RISC_CORE/ZBUF_28_50 (net)
                               2  19.0765 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[2] (SRAM2RW128x16)
                                            0.0275   0.3185   1.0000   0.0190   0.0222 &   6.2972 r
  data arrival time                                                                        6.2972

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0179     3.2156
  data required time                                                                       3.2156
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2156
  data arrival time                                                                       -6.2972
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.0816


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3564   1.0000            1.3316 &   2.2998 f
  I_RISC_CORE/Current_State[1] (net)
                               9   6.3555 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3564   1.0000   0.0000   0.0003 &   2.3000 f
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2236   1.0000            0.3534 &   2.6534 r
  I_RISC_CORE/n1624 (net)      2   1.6642 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0197   0.2236   1.0000   0.0142   0.0142 &   2.6676 r
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4693   1.0000            1.1506 &   3.8182 f
  I_RISC_CORE/n1395 (net)     20  28.3721 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4693   1.0000   0.0000   0.0004 &   3.8186 f
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3461   1.0000            0.4705 &   4.2891 r
  I_RISC_CORE/Rd_Instr (net)   3  48.9796 
  I_RISC_CORE/U1486/A1 (NOR2X4_HVT)         0.0057   0.3460   1.0000   0.0039   0.0049 &   4.2940 r
  I_RISC_CORE/U1486/Y (NOR2X4_HVT)                   0.2994   1.0000            0.8863 &   5.1803 f
  I_RISC_CORE/n1396 (net)     16  12.1614 
  I_RISC_CORE/U1522/A3 (AO22X1_HVT)         0.0000   0.2994   1.0000   0.0000   0.0010 &   5.1813 f
  I_RISC_CORE/U1522/Y (AO22X1_HVT)                   0.2159   1.0000            0.5436 &   5.7249 f
  I_RISC_CORE/I_DATA_PATH_N49 (net)
                               1   2.2358 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_0_/D (SDFFX1_RVT)
                                            0.0000   0.2159   1.0000   0.0000   0.0000 &   5.7250 f
  data arrival time                                                                        5.7250

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9304     3.3304
  clock reconvergence pessimism                                                 0.0559     3.3864
  clock uncertainty                                                            -0.1000     3.2864
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_0_/CLK (SDFFX1_RVT)                                  3.2864 r
  library setup time                                          1.0000           -0.6363     2.6501
  data required time                                                                       2.6501
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.6501
  data arrival time                                                                       -5.7250
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.0749


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3550   1.0000            1.5094 &   2.5440 r
  I_RISC_CORE/n800 (net)       4   5.9257 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3550   1.0000   0.0000   0.0000 &   2.5440 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2230   1.0000            0.5215 &   3.0655 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   9.1342 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0088   0.2230   1.0000   0.0061   0.0063 &   3.0718 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.3068   1.0000            0.6975 &   3.7693 f
  I_RISC_CORE/n1398 (net)      8   5.7244 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.3068   1.0000   0.0000   0.0002 &   3.7696 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5713   1.0000            0.4970 &   4.2665 r
  I_RISC_CORE/n1678 (net)      8   6.9578 
  I_RISC_CORE/ctmTdsLR_1_4208/A1 (AO22X2_HVT)
                                            0.0387   0.5713   1.0000   0.0268   0.0272 &   4.2937 r
  I_RISC_CORE/ctmTdsLR_1_4208/Y (AO22X2_HVT)         0.4408   1.0000            1.0655 &   5.3592 r
  I_RISC_CORE/HFSNET_8 (net)   1   8.5293 
  I_RISC_CORE/ZBUF_28_inst_5214/A (NBUFFX4_HVT)
                                            0.3171   0.4408   1.0000   0.2760   0.2763 &   5.6356 r
  I_RISC_CORE/ZBUF_28_inst_5214/Y (NBUFFX4_HVT)      0.3180   1.0000            0.6394 &   6.2750 r
  I_RISC_CORE/ZBUF_28_50 (net)
                               2  19.0765 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[2] (SRAM2RW128x16)
                                            0.0275   0.3181   1.0000   0.0190   0.0231 &   6.2980 r
  data arrival time                                                                        6.2980

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8893     3.2893
  clock reconvergence pessimism                                                 0.0559     3.3452
  clock uncertainty                                                            -0.1000     3.2452
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.2452 r
  library setup time                                          1.0000           -0.0122     3.2330
  data required time                                                                       3.2330
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2330
  data arrival time                                                                       -6.2980
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.0650


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3550   1.0000            1.5094 &   2.5440 r
  I_RISC_CORE/n800 (net)       4   5.9257 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3550   1.0000   0.0000   0.0000 &   2.5440 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2230   1.0000            0.5215 &   3.0655 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   9.1342 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0088   0.2230   1.0000   0.0061   0.0063 &   3.0718 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.3068   1.0000            0.6975 &   3.7693 f
  I_RISC_CORE/n1398 (net)      8   5.7244 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.3068   1.0000   0.0000   0.0002 &   3.7696 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5713   1.0000            0.4970 &   4.2665 r
  I_RISC_CORE/n1678 (net)      8   6.9578 
  I_RISC_CORE/ctmTdsLR_1_4210/A1 (AO22X2_HVT)
                                            0.0387   0.5713   1.0000   0.0268   0.0272 &   4.2937 r
  I_RISC_CORE/ctmTdsLR_1_4210/Y (AO22X2_HVT)         0.4400   1.0000            1.0649 &   5.3586 r
  I_RISC_CORE/HFSNET_4 (net)   1   8.4798 
  I_RISC_CORE/ZBUF_28_inst_5168/A (NBUFFX4_HVT)
                                            0.2591   0.4400   1.0000   0.2106   0.2110 &   5.5696 r
  I_RISC_CORE/ZBUF_28_inst_5168/Y (NBUFFX4_HVT)      0.3309   1.0000            0.6451 &   6.2148 r
  I_RISC_CORE/ZBUF_28_43 (net)
                               2  20.3979 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[3] (SRAM2RW128x16)
                                            0.0269   0.3316   1.0000   0.0187   0.0224 &   6.2372 r
  data arrival time                                                                        6.2372

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0211     3.2125
  data required time                                                                       3.2125
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2125
  data arrival time                                                                       -6.2372
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.0247


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3550   1.0000            1.5094 &   2.5440 r
  I_RISC_CORE/n800 (net)       4   5.9257 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3550   1.0000   0.0000   0.0000 &   2.5440 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2230   1.0000            0.5215 &   3.0655 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   9.1342 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0088   0.2230   1.0000   0.0061   0.0063 &   3.0718 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.3068   1.0000            0.6975 &   3.7693 f
  I_RISC_CORE/n1398 (net)      8   5.7244 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.3068   1.0000   0.0000   0.0002 &   3.7696 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5713   1.0000            0.4970 &   4.2665 r
  I_RISC_CORE/n1678 (net)      8   6.9578 
  I_RISC_CORE/ctmTdsLR_1_4210/A1 (AO22X2_HVT)
                                            0.0387   0.5713   1.0000   0.0268   0.0272 &   4.2937 r
  I_RISC_CORE/ctmTdsLR_1_4210/Y (AO22X2_HVT)         0.4400   1.0000            1.0649 &   5.3586 r
  I_RISC_CORE/HFSNET_4 (net)   1   8.4798 
  I_RISC_CORE/ZBUF_28_inst_5168/A (NBUFFX4_HVT)
                                            0.2591   0.4400   1.0000   0.2106   0.2110 &   5.5696 r
  I_RISC_CORE/ZBUF_28_inst_5168/Y (NBUFFX4_HVT)      0.3309   1.0000            0.6451 &   6.2148 r
  I_RISC_CORE/ZBUF_28_43 (net)
                               2  20.3979 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[3] (SRAM2RW128x16)
                                            0.0269   0.3310   1.0000   0.0187   0.0233 &   6.2381 r
  data arrival time                                                                        6.2381

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8893     3.2893
  clock reconvergence pessimism                                                 0.0559     3.3452
  clock uncertainty                                                            -0.1000     3.2452
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.2452 r
  library setup time                                          1.0000           -0.0153     3.2299
  data required time                                                                       3.2299
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2299
  data arrival time                                                                       -6.2381
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.0082


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3550   1.0000            1.5094 &   2.5440 r
  I_RISC_CORE/n800 (net)       4   5.9257 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3550   1.0000   0.0000   0.0000 &   2.5440 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2230   1.0000            0.5215 &   3.0655 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   9.1342 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0088   0.2230   1.0000   0.0061   0.0063 &   3.0718 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.3068   1.0000            0.6975 &   3.7693 f
  I_RISC_CORE/n1398 (net)      8   5.7244 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.3068   1.0000   0.0000   0.0002 &   3.7696 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5713   1.0000            0.4970 &   4.2665 r
  I_RISC_CORE/n1678 (net)      8   6.9578 
  I_RISC_CORE/ctmTdsLR_1_4207/A1 (AO22X1_HVT)
                                            0.0387   0.5713   1.0000   0.0268   0.0272 &   4.2937 r
  I_RISC_CORE/ctmTdsLR_1_4207/Y (AO22X1_HVT)         0.4413   1.0000            0.9695 &   5.2632 r
  I_RISC_CORE/HFSNET_7 (net)   1   7.1069 
  I_RISC_CORE/ZBUF_28_inst_5118/A (NBUFFX4_HVT)
                                            0.2533   0.4413   1.0000   0.2041   0.2044 &   5.4676 r
  I_RISC_CORE/ZBUF_28_inst_5118/Y (NBUFFX4_HVT)      0.3276   1.0000            0.6444 &   6.1120 r
  I_RISC_CORE/ZBUF_28_40 (net)
                               2  20.0493 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[5] (SRAM2RW128x16)
                                            0.0243   0.3282   1.0000   0.0168   0.0205 &   6.1325 r
  data arrival time                                                                        6.1325

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0203     3.2132
  data required time                                                                       3.2132
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2132
  data arrival time                                                                       -6.1325
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.9192


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3550   1.0000            1.5094 &   2.5440 r
  I_RISC_CORE/n800 (net)       4   5.9257 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3550   1.0000   0.0000   0.0000 &   2.5440 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2230   1.0000            0.5215 &   3.0655 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   9.1342 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0088   0.2230   1.0000   0.0061   0.0063 &   3.0718 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.3068   1.0000            0.6975 &   3.7693 f
  I_RISC_CORE/n1398 (net)      8   5.7244 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.3068   1.0000   0.0000   0.0002 &   3.7696 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5713   1.0000            0.4970 &   4.2665 r
  I_RISC_CORE/n1678 (net)      8   6.9578 
  I_RISC_CORE/ctmTdsLR_1_4209/A1 (AO22X1_HVT)
                                            0.0387   0.5713   1.0000   0.0268   0.0272 &   4.2937 r
  I_RISC_CORE/ctmTdsLR_1_4209/Y (AO22X1_HVT)         0.4487   1.0000            0.9740 &   5.2677 r
  I_RISC_CORE/HFSNET_9 (net)   1   7.3080 
  I_RISC_CORE/ZBUF_28_inst_5191/A (NBUFFX4_HVT)
                                            0.1996   0.4487   1.0000   0.1512   0.1515 &   5.4192 r
  I_RISC_CORE/ZBUF_28_inst_5191/Y (NBUFFX4_HVT)      0.3371   1.0000            0.6550 &   6.0743 r
  I_RISC_CORE/ZBUF_28_48 (net)
                               2  21.0382 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[4] (SRAM2RW128x16)
                                            0.0718   0.3378   1.0000   0.0503   0.0542 &   6.1285 r
  data arrival time                                                                        6.1285

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0226     3.2110
  data required time                                                                       3.2110
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2110
  data arrival time                                                                       -6.1285
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.9175


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3550   1.0000            1.5094 &   2.5440 r
  I_RISC_CORE/n800 (net)       4   5.9257 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3550   1.0000   0.0000   0.0000 &   2.5440 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2230   1.0000            0.5215 &   3.0655 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   9.1342 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0088   0.2230   1.0000   0.0061   0.0063 &   3.0718 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.3068   1.0000            0.6975 &   3.7693 f
  I_RISC_CORE/n1398 (net)      8   5.7244 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.3068   1.0000   0.0000   0.0002 &   3.7696 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5713   1.0000            0.4970 &   4.2665 r
  I_RISC_CORE/n1678 (net)      8   6.9578 
  I_RISC_CORE/ctmTdsLR_1_4207/A1 (AO22X1_HVT)
                                            0.0387   0.5713   1.0000   0.0268   0.0272 &   4.2937 r
  I_RISC_CORE/ctmTdsLR_1_4207/Y (AO22X1_HVT)         0.4413   1.0000            0.9695 &   5.2632 r
  I_RISC_CORE/HFSNET_7 (net)   1   7.1069 
  I_RISC_CORE/ZBUF_28_inst_5118/A (NBUFFX4_HVT)
                                            0.2533   0.4413   1.0000   0.2041   0.2044 &   5.4676 r
  I_RISC_CORE/ZBUF_28_inst_5118/Y (NBUFFX4_HVT)      0.3276   1.0000            0.6444 &   6.1120 r
  I_RISC_CORE/ZBUF_28_40 (net)
                               2  20.0493 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[5] (SRAM2RW128x16)
                                            0.0243   0.3277   1.0000   0.0168   0.0214 &   6.1334 r
  data arrival time                                                                        6.1334

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8893     3.2893
  clock reconvergence pessimism                                                 0.0559     3.3452
  clock uncertainty                                                            -0.1000     3.2452
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.2452 r
  library setup time                                          1.0000           -0.0145     3.2307
  data required time                                                                       3.2307
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2307
  data arrival time                                                                       -6.1334
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.9027


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3550   1.0000            1.5094 &   2.5440 r
  I_RISC_CORE/n800 (net)       4   5.9257 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3550   1.0000   0.0000   0.0000 &   2.5440 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2230   1.0000            0.5215 &   3.0655 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   9.1342 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0088   0.2230   1.0000   0.0061   0.0063 &   3.0718 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.3068   1.0000            0.6975 &   3.7693 f
  I_RISC_CORE/n1398 (net)      8   5.7244 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.3068   1.0000   0.0000   0.0002 &   3.7696 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5713   1.0000            0.4970 &   4.2665 r
  I_RISC_CORE/n1678 (net)      8   6.9578 
  I_RISC_CORE/ctmTdsLR_1_4209/A1 (AO22X1_HVT)
                                            0.0387   0.5713   1.0000   0.0268   0.0272 &   4.2937 r
  I_RISC_CORE/ctmTdsLR_1_4209/Y (AO22X1_HVT)         0.4487   1.0000            0.9740 &   5.2677 r
  I_RISC_CORE/HFSNET_9 (net)   1   7.3080 
  I_RISC_CORE/ZBUF_28_inst_5191/A (NBUFFX4_HVT)
                                            0.1996   0.4487   1.0000   0.1512   0.1515 &   5.4192 r
  I_RISC_CORE/ZBUF_28_inst_5191/Y (NBUFFX4_HVT)      0.3371   1.0000            0.6550 &   6.0743 r
  I_RISC_CORE/ZBUF_28_48 (net)
                               2  21.0382 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[4] (SRAM2RW128x16)
                                            0.0717   0.3372   1.0000   0.0503   0.0550 &   6.1293 r
  data arrival time                                                                        6.1293

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8893     3.2893
  clock reconvergence pessimism                                                 0.0559     3.3452
  clock uncertainty                                                            -0.1000     3.2452
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.2452 r
  library setup time                                          1.0000           -0.0168     3.2284
  data required time                                                                       3.2284
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2284
  data arrival time                                                                       -6.1293
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.9009


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3550   1.0000            1.5094 &   2.5440 r
  I_RISC_CORE/n800 (net)       4   5.9257 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3550   1.0000   0.0000   0.0000 &   2.5440 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2230   1.0000            0.5215 &   3.0655 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   9.1342 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0088   0.2230   1.0000   0.0061   0.0063 &   3.0718 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.3068   1.0000            0.6975 &   3.7693 f
  I_RISC_CORE/n1398 (net)      8   5.7244 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.3068   1.0000   0.0000   0.0002 &   3.7696 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5713   1.0000            0.4970 &   4.2665 r
  I_RISC_CORE/n1678 (net)      8   6.9578 
  I_RISC_CORE/U1499/A1 (AO22X2_HVT)         0.0387   0.5713   1.0000   0.0268   0.0272 &   4.2937 r
  I_RISC_CORE/U1499/Y (AO22X2_HVT)                   0.5243   1.0000            1.1225 &   5.4162 r
  I_RISC_CORE/Addr_A[1] (net)
                               2  13.2279 
  I_RISC_CORE/gre_a_BUF_13_inst_7559/A (NBUFFX2_HVT)
                                            0.0000   0.5243   1.0000   0.0000   0.0011 &   5.4173 r
  I_RISC_CORE/gre_a_BUF_13_inst_7559/Y (NBUFFX2_HVT)
                                                     0.3042   1.0000            0.6742 &   6.0915 r
  I_RISC_CORE/gre_a_BUF_13_38 (net)
                               1   9.1435 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[1] (SRAM2RW128x16)
                                            0.0000   0.3042   1.0000   0.0000   0.0006 &   6.0921 r
  data arrival time                                                                        6.0921

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8893     3.2893
  clock reconvergence pessimism                                                 0.0559     3.3452
  clock uncertainty                                                            -0.1000     3.2452
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.2452 r
  library setup time                                          1.0000           -0.0088     3.2364
  data required time                                                                       3.2364
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2364
  data arrival time                                                                       -6.0921
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.8557


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3550   1.0000            1.5094 &   2.5440 r
  I_RISC_CORE/n800 (net)       4   5.9257 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3550   1.0000   0.0000   0.0000 &   2.5440 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2230   1.0000            0.5215 &   3.0655 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   9.1342 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0088   0.2230   1.0000   0.0061   0.0063 &   3.0718 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.3068   1.0000            0.6975 &   3.7693 f
  I_RISC_CORE/n1398 (net)      8   5.7244 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.3068   1.0000   0.0000   0.0002 &   3.7696 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5713   1.0000            0.4970 &   4.2665 r
  I_RISC_CORE/n1678 (net)      8   6.9578 
  I_RISC_CORE/U1495/A1 (AO22X2_HVT)         0.0387   0.5713   1.0000   0.0268   0.0272 &   4.2937 r
  I_RISC_CORE/U1495/Y (AO22X2_HVT)                   0.5073   1.0000            1.1109 &   5.4046 r
  I_RISC_CORE/Addr_A[0] (net)
                               2  12.2700 
  I_RISC_CORE/gre_a_BUF_4_inst_7536/A (NBUFFX2_HVT)
                                            0.0000   0.5073   1.0000   0.0000   0.0009 &   5.4055 r
  I_RISC_CORE/gre_a_BUF_4_inst_7536/Y (NBUFFX2_HVT)
                                                     0.3170   1.0000            0.6689 &   6.0745 r
  I_RISC_CORE/gre_a_BUF_4_37 (net)
                               1   9.8479 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[0] (SRAM2RW128x16)
                                            0.0000   0.3170   1.0000   0.0000   0.0007 &   6.0751 r
  data arrival time                                                                        6.0751

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8893     3.2893
  clock reconvergence pessimism                                                 0.0559     3.3452
  clock uncertainty                                                            -0.1000     3.2452
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.2452 r
  library setup time                                          1.0000           -0.0119     3.2333
  data required time                                                                       3.2333
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2333
  data arrival time                                                                       -6.0751
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.8418


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9545     0.9545
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                                     0.1248                     0.0000     0.9545 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O2[8] (SRAM2RW128x16)
                                                     0.1328   1.0000            0.1991 &   1.1536 r
  I_RISC_CORE/I_REG_FILE_data_out_C[8] (net)
                               1  12.7287 
  I_RISC_CORE/sram_fixcell_159/A (DELLN1X2_HVT)
                                            0.1017   0.1328   1.0000   0.0911   0.0918 &   1.2454 r
  I_RISC_CORE/sram_fixcell_159/Y (DELLN1X2_HVT)      0.1564   1.0000            1.7484 &   2.9938 r
  I_RISC_CORE/sram_fixnet_159 (net)
                               1   1.1361 
  I_RISC_CORE/U1523/B0 (HADDX2_HVT)         0.0000   0.1564   1.0000   0.0000   0.0000 &   2.9938 r
  I_RISC_CORE/U1523/SO (HADDX2_HVT)                  0.4774   1.0000            1.1055 &   4.0993 f
  I_RISC_CORE/n1831 (net)      2  12.6589 
  I_RISC_CORE/U1524/A1 (AND2X1_HVT)         0.1543   0.4774   1.0000   0.1102   0.1109 &   4.2102 f
  I_RISC_CORE/U1524/Y (AND2X1_HVT)                   0.1739   1.0000            0.6332 &   4.8434 f
  I_RISC_CORE/I_DATA_PATH_N21 (net)
                               1   1.4963 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_8_/D (SDFFX2_HVT)
                                            0.0322   0.1739   1.0000   0.0225   0.0225 &   4.8659 f
  data arrival time                                                                        4.8659

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9257     3.3257
  clock reconvergence pessimism                                                 0.0559     3.3816
  clock uncertainty                                                            -0.1000     3.2816
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_8_/CLK (SDFFX2_HVT)                                  3.2816 r
  library setup time                                          1.0000           -1.2348     2.0468
  data required time                                                                       2.0468
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0468
  data arrival time                                                                       -4.8659
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.8191


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9545     0.9545
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                                     0.1248                     0.0000     0.9545 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O2[5] (SRAM2RW128x16)
                                                     0.1521   1.0000            0.2135 &   1.1681 r
  I_RISC_CORE/I_REG_FILE_data_out_C[5] (net)
                               1  15.0828 
  I_RISC_CORE/sram_fixcell_162/A (DELLN1X2_HVT)
                                            0.0955   0.1521   1.0000   0.0793   0.0803 &   1.2484 r
  I_RISC_CORE/sram_fixcell_162/Y (DELLN1X2_HVT)      0.1542   1.0000            1.7611 &   3.0095 r
  I_RISC_CORE/sram_fixnet_162 (net)
                               1   1.0003 
  I_RISC_CORE/U1527/B0 (HADDX1_HVT)         0.0000   0.1542   1.0000   0.0000   0.0000 &   3.0095 r
  I_RISC_CORE/U1527/SO (HADDX1_HVT)                  0.2714   1.0000            0.8159 &   3.8254 f
  I_RISC_CORE/n1830 (net)      1   1.7803 
  I_RISC_CORE/gre_a_BUF_66_inst_7520/A (NBUFFX16_HVT)
                                            0.0000   0.2714   1.0000   0.0000   0.0000 &   3.8254 f
  I_RISC_CORE/gre_a_BUF_66_inst_7520/Y (NBUFFX16_HVT)
                                                     0.3014   1.0000            0.5036 &   4.3290 f
  I_RISC_CORE/RESULT_DATA[5] (net)
                               3  66.9151 
  I_RISC_CORE/U1528/A1 (AND2X1_HVT)         0.0090   0.3050   1.0000   0.0063   0.0186 &   4.3476 f
  I_RISC_CORE/U1528/Y (AND2X1_HVT)                   0.1536   1.0000            0.4722 &   4.8199 f
  I_RISC_CORE/I_DATA_PATH_N18 (net)
                               1   0.8952 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/D (SDFFX1_HVT)
                                            0.0109   0.1536   1.0000   0.0076   0.0076 &   4.8274 f
  data arrival time                                                                        4.8274

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9257     3.3257
  clock reconvergence pessimism                                                 0.0559     3.3816
  clock uncertainty                                                            -0.1000     3.2816
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/CLK (SDFFX1_HVT)                                  3.2816 r
  library setup time                                          1.0000           -1.2007     2.0809
  data required time                                                                       2.0809
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0809
  data arrival time                                                                       -4.8274
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7465


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9545     0.9545
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                                     0.1248                     0.0000     0.9545 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O2[7] (SRAM2RW128x16)
                                                     0.1481   1.0000            0.2106 &   1.1651 r
  I_RISC_CORE/I_REG_FILE_data_out_C[7] (net)
                               1  14.5941 
  I_RISC_CORE/sram_fixcell_160/A (DELLN1X2_HVT)
                                            0.0686   0.1481   1.0000   0.0532   0.0541 &   1.2192 r
  I_RISC_CORE/sram_fixcell_160/Y (DELLN1X2_HVT)      0.1544   1.0000            1.7582 &   2.9774 r
  I_RISC_CORE/sram_fixnet_160 (net)
                               1   1.0083 
  I_RISC_CORE/U1607/B0 (HADDX1_HVT)         0.0000   0.1544   1.0000   0.0000   0.0000 &   2.9774 r
  I_RISC_CORE/U1607/SO (HADDX1_HVT)                  0.2775   1.0000            0.8233 &   3.8007 f
  I_RISC_CORE/n1833 (net)      1   1.9883 
  I_RISC_CORE/gre_a_BUF_66_inst_7519/A (NBUFFX16_HVT)
                                            0.0000   0.2775   1.0000   0.0000   0.0000 &   3.8007 f
  I_RISC_CORE/gre_a_BUF_66_inst_7519/Y (NBUFFX16_HVT)
                                                     0.3091   1.0000            0.5113 &   4.3119 f
  I_RISC_CORE/RESULT_DATA[7] (net)
                               3  69.5369 
  I_RISC_CORE/U1608/A1 (AND2X1_HVT)         0.0084   0.3127   1.0000   0.0058   0.0171 &   4.3290 f
  I_RISC_CORE/U1608/Y (AND2X1_HVT)                   0.1426   1.0000            0.4676 &   4.7966 f
  I_RISC_CORE/I_DATA_PATH_N20 (net)
                               1   0.5950 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_/D (SDFFX2_HVT)
                                            0.0060   0.1426   1.0000   0.0042   0.0042 &   4.8007 f
  data arrival time                                                                        4.8007

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9257     3.3257
  clock reconvergence pessimism                                                 0.0559     3.3816
  clock uncertainty                                                            -0.1000     3.2816
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_/CLK (SDFFX2_HVT)                                  3.2816 r
  library setup time                                          1.0000           -1.2183     2.0633
  data required time                                                                       2.0633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0633
  data arrival time                                                                       -4.8007
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7374


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9545     0.9545
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                                     0.1248                     0.0000     0.9545 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O2[9] (SRAM2RW128x16)
                                                     0.1327   1.0000            0.1990 &   1.1536 r
  I_RISC_CORE/I_REG_FILE_data_out_C[9] (net)
                               1  12.7204 
  I_RISC_CORE/sram_fixcell_158/A (DELLN1X2_HVT)
                                            0.0672   0.1327   1.0000   0.0533   0.0540 &   1.2075 r
  I_RISC_CORE/sram_fixcell_158/Y (DELLN1X2_HVT)      0.1571   1.0000            1.7490 &   2.9565 r
  I_RISC_CORE/sram_fixnet_158 (net)
                               1   1.1773 
  I_RISC_CORE/U1529/B0 (HADDX1_HVT)         0.0000   0.1571   1.0000   0.0000   0.0000 &   2.9565 r
  I_RISC_CORE/U1529/SO (HADDX1_HVT)                  0.2682   1.0000            0.8142 &   3.7707 f
  I_RISC_CORE/n1940 (net)      1   1.6862 
  I_RISC_CORE/gre_a_BUF_83_inst_7524/A (NBUFFX16_HVT)
                                            0.0000   0.2682   1.0000   0.0000   0.0000 &   3.7707 f
  I_RISC_CORE/gre_a_BUF_83_inst_7524/Y (NBUFFX16_HVT)
                                                     0.3091   1.0000            0.5053 &   4.2760 f
  I_RISC_CORE/RESULT_DATA[9] (net)
                               3  70.3524 
  I_RISC_CORE/U1530/A1 (AND2X1_HVT)         0.0090   0.3134   1.0000   0.0062   0.0182 &   4.2942 f
  I_RISC_CORE/U1530/Y (AND2X1_HVT)                   0.1610   1.0000            0.4862 &   4.7805 f
  I_RISC_CORE/I_DATA_PATH_N22 (net)
                               1   1.1087 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_9_/D (SDFFX1_HVT)
                                            0.0167   0.1610   1.0000   0.0116   0.0116 &   4.7920 f
  data arrival time                                                                        4.7920

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9257     3.3257
  clock reconvergence pessimism                                                 0.0559     3.3816
  clock uncertainty                                                            -0.1000     3.2816
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_9_/CLK (SDFFX1_HVT)                                  3.2816 r
  library setup time                                          1.0000           -1.2046     2.0770
  data required time                                                                       2.0770
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0770
  data arrival time                                                                       -4.7920
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7150


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9545     0.9545
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                                     0.1248                     0.0000     0.9545 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O2[15] (SRAM2RW128x16)
                                                     0.1118   1.0000            0.1835 &   1.1380 r
  I_RISC_CORE/I_REG_FILE_data_out_C[15] (net)
                               1  10.2122 
  I_RISC_CORE/sram_fixcell_152/A (DELLN1X2_HVT)
                                            0.0125   0.1118   1.0000   0.0089   0.0097 &   1.1477 r
  I_RISC_CORE/sram_fixcell_152/Y (DELLN1X2_HVT)      0.1643   1.0000            1.7397 &   2.8874 r
  I_RISC_CORE/sram_fixnet_152 (net)
                               1   1.6071 
  I_RISC_CORE/U1531/B0 (HADDX1_HVT)         0.0000   0.1643   1.0000   0.0000   0.0000 &   2.8874 r
  I_RISC_CORE/U1531/SO (HADDX1_HVT)                  0.2770   1.0000            0.8278 &   3.7152 f
  I_RISC_CORE/n1935 (net)      1   1.9573 
  I_RISC_CORE/gre_a_BUF_66_inst_7515/A (NBUFFX16_HVT)
                                            0.0000   0.2770   1.0000   0.0000   0.0000 &   3.7152 f
  I_RISC_CORE/gre_a_BUF_66_inst_7515/Y (NBUFFX16_HVT)
                                                     0.3092   1.0000            0.5119 &   4.2271 f
  I_RISC_CORE/RESULT_DATA[15] (net)
                               3  70.0326 
  I_RISC_CORE/U1532/A1 (AND2X1_HVT)         0.0000   0.3138   1.0000   0.0000   0.0157 &   4.2428 f
  I_RISC_CORE/U1532/Y (AND2X1_HVT)                   0.1437   1.0000            0.4696 &   4.7124 f
  I_RISC_CORE/I_DATA_PATH_N28 (net)
                               1   0.6244 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_15_/D (SDFFX2_HVT)
                                            0.0000   0.1437   1.0000   0.0000   0.0000 &   4.7124 f
  data arrival time                                                                        4.7124

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9257     3.3257
  clock reconvergence pessimism                                                 0.0559     3.3816
  clock uncertainty                                                            -0.1000     3.2816
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_15_/CLK (SDFFX2_HVT)                                 3.2816 r
  library setup time                                          1.0000           -1.2189     2.0627
  data required time                                                                       2.0627
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0627
  data arrival time                                                                       -4.7124
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6497


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3550   1.0000            1.5094 &   2.5440 r
  I_RISC_CORE/n800 (net)       4   5.9257 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3550   1.0000   0.0000   0.0000 &   2.5440 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2230   1.0000            0.5215 &   3.0655 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   9.1342 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0088   0.2230   1.0000   0.0061   0.0063 &   3.0718 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.3068   1.0000            0.6975 &   3.7693 f
  I_RISC_CORE/n1398 (net)      8   5.7244 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.3068   1.0000   0.0000   0.0002 &   3.7696 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5713   1.0000            0.4970 &   4.2665 r
  I_RISC_CORE/n1678 (net)      8   6.9578 
  I_RISC_CORE/ctmTdsLR_1_4211/A1 (AO22X1_HVT)
                                            0.0387   0.5713   1.0000   0.0268   0.0272 &   4.2937 r
  I_RISC_CORE/ctmTdsLR_1_4211/Y (AO22X1_HVT)         0.3380   1.0000            0.9065 &   5.2002 r
  I_RISC_CORE/HFSNET_6 (net)   1   4.3311 
  I_RISC_CORE/ZBUF_28_inst_4941/A (NBUFFX4_HVT)
                                            0.0000   0.3380   1.0000   0.0000   0.0002 &   5.2004 r
  I_RISC_CORE/ZBUF_28_inst_4941/Y (NBUFFX4_HVT)      0.3978   1.0000            0.6004 &   5.8008 r
  I_RISC_CORE/ZBUF_28_17 (net)
                               2  27.2819 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[6] (SRAM2RW128x16)
                                            0.0250   0.3981   1.0000   0.0173   0.0257 &   5.8266 r
  data arrival time                                                                        5.8266

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0370     3.1965
  data required time                                                                       3.1965
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1965
  data arrival time                                                                       -5.8266
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6301


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2338   1.0000            1.4242 &   2.4587 r
  I_RISC_CORE/n1824 (net)      2   2.2045 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2338   1.0000   0.0000   0.0000 &   2.4587 r
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3456   1.0000            0.4762 &   2.9349 r
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  11.4399 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0945   0.3455   1.0000   0.0672   0.0677 &   3.0027 r
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.4306   1.0000            0.6038 &   3.6064 r
  I_RISC_CORE/ropt_net_1792 (net)
                               3  15.6424 
  I_RISC_CORE/ropt_mt_inst_8295/A (NBUFFX2_HVT)
                                            0.0313   0.4306   1.0000   0.0217   0.0226 &   3.6290 r
  I_RISC_CORE/ropt_mt_inst_8295/Y (NBUFFX2_HVT)      0.4195   1.0000            0.6624 &   4.2914 r
  I_RISC_CORE/ropt_net_1791 (net)
                               3  15.0410 
  I_RISC_CORE/ropt_mt_inst_8294/A (NBUFFX2_HVT)
                                            0.0000   0.4195   1.0000   0.0000   0.0008 &   4.2922 r
  I_RISC_CORE/ropt_mt_inst_8294/Y (NBUFFX2_HVT)      0.4628   1.0000            0.6741 &   4.9663 r
  I_RISC_CORE/ropt_net_1790 (net)
                               1  17.0768 
  I_RISC_CORE/ropt_mt_inst_8293/A (NBUFFX2_HVT)
                                            0.1524   0.4637   1.0000   0.1269   0.1296 &   5.0959 r
  I_RISC_CORE/ropt_mt_inst_8293/Y (NBUFFX2_HVT)      0.4097   1.0000            0.6826 &   5.7785 r
  I_RISC_CORE/ropt_net_1789 (net)
                               2  14.5396 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A1[3] (SRAM2RW128x16)
                                            0.0562   0.4097   1.0000   0.0395   0.0406 &   5.8191 r
  data arrival time                                                                        5.8191

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0398     3.1937
  data required time                                                                       3.1937
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1937
  data arrival time                                                                       -5.8191
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6254


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2338   1.0000            1.4242 &   2.4587 r
  I_RISC_CORE/n1824 (net)      2   2.2045 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2338   1.0000   0.0000   0.0000 &   2.4587 r
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3456   1.0000            0.4762 &   2.9349 r
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  11.4399 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0945   0.3455   1.0000   0.0672   0.0677 &   3.0027 r
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.4306   1.0000            0.6038 &   3.6064 r
  I_RISC_CORE/ropt_net_1792 (net)
                               3  15.6424 
  I_RISC_CORE/ropt_mt_inst_8295/A (NBUFFX2_HVT)
                                            0.0313   0.4306   1.0000   0.0217   0.0226 &   3.6290 r
  I_RISC_CORE/ropt_mt_inst_8295/Y (NBUFFX2_HVT)      0.4195   1.0000            0.6624 &   4.2914 r
  I_RISC_CORE/ropt_net_1791 (net)
                               3  15.0410 
  I_RISC_CORE/ropt_mt_inst_8294/A (NBUFFX2_HVT)
                                            0.0000   0.4195   1.0000   0.0000   0.0008 &   4.2922 r
  I_RISC_CORE/ropt_mt_inst_8294/Y (NBUFFX2_HVT)      0.4628   1.0000            0.6741 &   4.9663 r
  I_RISC_CORE/ropt_net_1790 (net)
                               1  17.0768 
  I_RISC_CORE/ropt_mt_inst_8293/A (NBUFFX2_HVT)
                                            0.1524   0.4637   1.0000   0.1269   0.1296 &   5.0959 r
  I_RISC_CORE/ropt_mt_inst_8293/Y (NBUFFX2_HVT)      0.4097   1.0000            0.6826 &   5.7785 r
  I_RISC_CORE/ropt_net_1789 (net)
                               2  14.5396 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A1[3] (SRAM2RW128x16)
                                            0.0562   0.4097   1.0000   0.0395   0.0406 &   5.8191 r
  data arrival time                                                                        5.8191

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0398     3.1937
  data required time                                                                       3.1937
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1937
  data arrival time                                                                       -5.8191
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6254


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0362     1.0362
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                                     0.0851                     0.0000     1.0362 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1672   1.0000            1.1740 &   2.2102 f
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               1   0.7389 
  I_RISC_CORE/copt_gre_mt_inst_7056/A (NBUFFX2_HVT)
                                            0.0000   0.1672   1.0000   0.0000   0.0000 &   2.2102 f
  I_RISC_CORE/copt_gre_mt_inst_7056/Y (NBUFFX2_HVT)
                                                     0.2633   1.0000            0.4121 &   2.6223 f
  I_RISC_CORE/copt_gre_net_1518 (net)
                               7   8.2394 
  I_RISC_CORE/U1376/A2 (NAND2X0_HVT)        0.0247   0.2633   1.0000   0.0166   0.0173 &   2.6396 f
  I_RISC_CORE/U1376/Y (NAND2X0_HVT)                  0.4129   1.0000            0.4124 &   3.0520 r
  I_RISC_CORE/n1373 (net)      3   2.1106 
  I_RISC_CORE/U1377/A (INVX0_HVT)           0.0000   0.4129   1.0000   0.0000   0.0000 &   3.0521 r
  I_RISC_CORE/U1377/Y (INVX0_HVT)                    0.3725   1.0000            0.4776 &   3.5297 f
  I_RISC_CORE/n1287 (net)      5   4.8013 
  I_RISC_CORE/U1379/A1 (AND4X1_HVT)         0.0261   0.3725   1.0000   0.0181   0.0181 &   3.5478 f
  I_RISC_CORE/U1379/Y (AND4X1_HVT)                   0.3358   1.0000            0.8042 &   4.3520 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_N68 (net)
                               1   1.9836 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/D (SDFFARX1_HVT)
                                            0.0409   0.3358   1.0000   0.0284   0.0285 &   4.3805 f
  data arrival time                                                                        4.3805

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8866     3.2866
  clock reconvergence pessimism                                                 0.0559     3.3426
  clock uncertainty                                                            -0.1000     3.2426
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/CLK (SDFFARX1_HVT)                    3.2426 r
  library setup time                                          1.0000           -1.4834     1.7592
  data required time                                                                       1.7592
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7592
  data arrival time                                                                       -4.3805
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6213


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3550   1.0000            1.5094 &   2.5440 r
  I_RISC_CORE/n800 (net)       4   5.9257 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3550   1.0000   0.0000   0.0000 &   2.5440 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2230   1.0000            0.5215 &   3.0655 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   9.1342 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0088   0.2230   1.0000   0.0061   0.0063 &   3.0718 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.3068   1.0000            0.6975 &   3.7693 f
  I_RISC_CORE/n1398 (net)      8   5.7244 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.3068   1.0000   0.0000   0.0002 &   3.7696 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5713   1.0000            0.4970 &   4.2665 r
  I_RISC_CORE/n1678 (net)      8   6.9578 
  I_RISC_CORE/ctmTdsLR_1_4211/A1 (AO22X1_HVT)
                                            0.0387   0.5713   1.0000   0.0268   0.0272 &   4.2937 r
  I_RISC_CORE/ctmTdsLR_1_4211/Y (AO22X1_HVT)         0.3380   1.0000            0.9065 &   5.2002 r
  I_RISC_CORE/HFSNET_6 (net)   1   4.3311 
  I_RISC_CORE/ZBUF_28_inst_4941/A (NBUFFX4_HVT)
                                            0.0000   0.3380   1.0000   0.0000   0.0002 &   5.2004 r
  I_RISC_CORE/ZBUF_28_inst_4941/Y (NBUFFX4_HVT)      0.3978   1.0000            0.6004 &   5.8008 r
  I_RISC_CORE/ZBUF_28_17 (net)
                               2  27.2819 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[6] (SRAM2RW128x16)
                                            0.0250   0.3981   1.0000   0.0173   0.0267 &   5.8275 r
  data arrival time                                                                        5.8275

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8893     3.2893
  clock reconvergence pessimism                                                 0.0559     3.3452
  clock uncertainty                                                            -0.1000     3.2452
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.2452 r
  library setup time                                          1.0000           -0.0315     3.2137
  data required time                                                                       3.2137
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2137
  data arrival time                                                                       -5.8275
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6138


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3743   1.0000            1.4618 &   2.4300 r
  I_RISC_CORE/Current_State[1] (net)
                               9   6.5024 
  I_RISC_CORE/U1326/A1 (NOR3X2_HVT)         0.0000   0.3743   1.0000   0.0000   0.0003 &   2.4303 r
  I_RISC_CORE/U1326/Y (NOR3X2_HVT)                   0.2845   1.0000            0.8908 &   3.3211 f
  I_RISC_CORE/n611 (net)       8   8.7946 
  I_RISC_CORE/U1456/A3 (AO21X1_HVT)         0.0080   0.2845   1.0000   0.0056   0.0063 &   3.3274 f
  I_RISC_CORE/U1456/Y (AO21X1_HVT)                   0.1847   1.0000            0.4558 &   3.7832 f
  I_RISC_CORE/n1290 (net)      1   0.9134 
  I_RISC_CORE/U1457/A3 (AND3X1_HVT)         0.0158   0.1847   1.0000   0.0109   0.0109 &   3.7941 f
  I_RISC_CORE/U1457/Y (AND3X1_HVT)                   0.2540   1.0000            0.5598 &   4.3540 f
  I_RISC_CORE/I_CONTROL_Data_Imm_Or_RegB (net)
                               1   2.2609 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/D (SDFFARX1_HVT)
                                            0.0498   0.2540   1.0000   0.0347   0.0348 &   4.3887 f
  data arrival time                                                                        4.3887

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8718     3.2718
  clock reconvergence pessimism                                                 0.0559     3.3278
  clock uncertainty                                                            -0.1000     3.2278
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/CLK (SDFFARX1_HVT)                         3.2278 r
  library setup time                                          1.0000           -1.4358     1.7919
  data required time                                                                       1.7919
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7919
  data arrival time                                                                       -4.3887
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.5968


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9545     0.9545
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                                     0.1248                     0.0000     0.9545 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O2[10] (SRAM2RW128x16)
                                                     0.1190   1.0000            0.1888 &   1.1433 r
  I_RISC_CORE/I_REG_FILE_data_out_C[10] (net)
                               1  11.0639 
  I_RISC_CORE/sram_fixcell_157/A (DELLN1X2_HVT)
                                            0.0562   0.1190   1.0000   0.0430   0.0436 &   1.1869 r
  I_RISC_CORE/sram_fixcell_157/Y (DELLN1X2_HVT)      0.1575   1.0000            1.7390 &   2.9259 r
  I_RISC_CORE/sram_fixnet_157 (net)
                               1   1.1995 
  I_RISC_CORE/U1533/B0 (HADDX2_HVT)         0.0000   0.1575   1.0000   0.0000   0.0000 &   2.9259 r
  I_RISC_CORE/U1533/SO (HADDX2_HVT)                  0.4757   1.0000            1.1050 &   4.0309 f
  I_RISC_CORE/n1939 (net)      2  12.5715 
  I_RISC_CORE/U1534/A1 (AND2X1_HVT)         0.0000   0.4757   1.0000   0.0000   0.0008 &   4.0317 f
  I_RISC_CORE/U1534/Y (AND2X1_HVT)                   0.1653   1.0000            0.6240 &   4.6558 f
  I_RISC_CORE/I_DATA_PATH_N23 (net)
                               1   1.2366 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_/D (SDFFX1_HVT)
                                            0.0144   0.1653   1.0000   0.0100   0.0100 &   4.6658 f
  data arrival time                                                                        4.6658

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9257     3.3257
  clock reconvergence pessimism                                                 0.0559     3.3816
  clock uncertainty                                                            -0.1000     3.2816
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_/CLK (SDFFX1_HVT)                                 3.2816 r
  library setup time                                          1.0000           -1.2068     2.0748
  data required time                                                                       2.0748
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0748
  data arrival time                                                                       -4.6658
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.5910


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3743   1.0000            1.4618 &   2.4300 r
  I_RISC_CORE/Current_State[1] (net)
                               9   6.5024 
  I_RISC_CORE/U1326/A1 (NOR3X2_HVT)         0.0000   0.3743   1.0000   0.0000   0.0003 &   2.4303 r
  I_RISC_CORE/U1326/Y (NOR3X2_HVT)                   0.2845   1.0000            0.8908 &   3.3211 f
  I_RISC_CORE/n611 (net)       8   8.7946 
  I_RISC_CORE/U1449/A1 (OA221X1_HVT)        0.0080   0.2845   1.0000   0.0056   0.0063 &   3.3274 f
  I_RISC_CORE/U1449/Y (OA221X1_HVT)                  0.2786   1.0000            0.9962 &   4.3236 f
  I_RISC_CORE/I_CONTROL_Data_Imm_Or_ALU (net)
                               1   1.0354 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/D (SDFFARX2_HVT)
                                            0.0000   0.2786   1.0000   0.0000   0.0000 &   4.3236 f
  data arrival time                                                                        4.3236

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8718     3.2718
  clock reconvergence pessimism                                                 0.0559     3.3278
  clock uncertainty                                                            -0.1000     3.2278
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)                          3.2278 r
  library setup time                                          1.0000           -1.4656     1.7622
  data required time                                                                       1.7622
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7622
  data arrival time                                                                       -4.3236
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.5614


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9545     0.9545
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                                     0.1248                     0.0000     0.9545 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O2[6] (SRAM2RW128x16)
                                                     0.1097   1.0000            0.1818 &   1.1364 r
  I_RISC_CORE/I_REG_FILE_data_out_C[6] (net)
                               1   9.9488 
  I_RISC_CORE/sram_fixcell_161/A (DELLN1X2_HVT)
                                            0.0171   0.1097   1.0000   0.0119   0.0127 &   1.1490 r
  I_RISC_CORE/sram_fixcell_161/Y (DELLN1X2_HVT)      0.1630   1.0000            1.7369 &   2.8859 r
  I_RISC_CORE/sram_fixnet_161 (net)
                               1   1.5312 
  I_RISC_CORE/U1613/B0 (HADDX2_HVT)         0.0000   0.1630   1.0000   0.0000   0.0000 &   2.8859 r
  I_RISC_CORE/U1613/SO (HADDX2_HVT)                  0.4379   1.0000            1.0793 &   3.9653 f
  I_RISC_CORE/n1941 (net)      2  10.0863 
  I_RISC_CORE/U1614/A1 (AND2X1_HVT)         0.0200   0.4379   1.0000   0.0138   0.0144 &   3.9797 f
  I_RISC_CORE/U1614/Y (AND2X1_HVT)                   0.1552   1.0000            0.5836 &   4.5632 f
  I_RISC_CORE/I_DATA_PATH_N19 (net)
                               1   0.9403 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_/D (SDFFX1_HVT)
                                            0.0000   0.1552   1.0000   0.0000   0.0000 &   4.5633 f
  data arrival time                                                                        4.5633

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9257     3.3257
  clock reconvergence pessimism                                                 0.0559     3.3816
  clock uncertainty                                                            -0.1000     3.2816
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_/CLK (SDFFX1_HVT)                                  3.2816 r
  library setup time                                          1.0000           -1.2015     2.0801
  data required time                                                                       2.0801
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0801
  data arrival time                                                                       -4.5633
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.4832


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2375   1.0000            1.4270 &   2.4616 r
  I_RISC_CORE/n1916 (net)      2   2.3189 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2375   1.0000   0.0000   0.0000 &   2.4616 r
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2630   1.0000            0.4531 &   2.9147 r
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  32.4556 
  I_RISC_CORE/U1332/A1 (AND2X1_HVT)         0.0099   0.2631   1.0000   0.0069   0.0083 &   2.9230 r
  I_RISC_CORE/U1332/Y (AND2X1_HVT)                   0.1759   1.0000            0.4674 &   3.3904 r
  I_RISC_CORE/n1227 (net)      2   1.4565 
  I_RISC_CORE/U1335/A2 (NAND4X0_RVT)        0.0000   0.1759   1.0000   0.0000   0.0000 &   3.3904 r
  I_RISC_CORE/U1335/Y (NAND4X0_RVT)                  0.2074   1.0000            0.2407 &   3.6311 f
  I_RISC_CORE/n1222 (net)      1   1.0756 
  I_RISC_CORE/U1336/S0 (MUX21X1_RVT)        0.0000   0.2074   1.0000   0.0000   0.0000 &   3.6311 f
  I_RISC_CORE/U1336/Y (MUX21X1_RVT)                  0.1564   1.0000            0.5054 &   4.1365 f
  I_RISC_CORE/n1224 (net)      1   1.3072 
  I_RISC_CORE/HFSBUF_32210_1950/A (NBUFFX8_HVT)
                                            0.0000   0.1564   1.0000   0.0000   0.0000 &   4.1365 f
  I_RISC_CORE/HFSBUF_32210_1950/Y (NBUFFX8_HVT)      0.1880   1.0000            0.3512 &   4.4877 f
  I_RISC_CORE/PSW[2] (net)    10  16.9451 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/D (SDFFX1_HVT)
                                            0.0048   0.1883   1.0000   0.0033   0.0050 &   4.4928 f
  data arrival time                                                                        4.4928

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9356     3.3356
  clock reconvergence pessimism                                                 0.0559     3.3915
  clock uncertainty                                                            -0.1000     3.2915
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)                3.2915 r
  library setup time                                          1.0000           -1.2509     2.0406
  data required time                                                                       2.0406
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0406
  data arrival time                                                                       -4.4928
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.4521


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2375   1.0000            1.4270 &   2.4616 r
  I_RISC_CORE/n1916 (net)      2   2.3189 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2375   1.0000   0.0000   0.0000 &   2.4616 r
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2630   1.0000            0.4531 &   2.9147 r
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  32.4556 
  I_RISC_CORE/U1332/A1 (AND2X1_HVT)         0.0099   0.2631   1.0000   0.0069   0.0083 &   2.9230 r
  I_RISC_CORE/U1332/Y (AND2X1_HVT)                   0.1759   1.0000            0.4674 &   3.3904 r
  I_RISC_CORE/n1227 (net)      2   1.4565 
  I_RISC_CORE/U1335/A2 (NAND4X0_RVT)        0.0000   0.1759   1.0000   0.0000   0.0000 &   3.3904 r
  I_RISC_CORE/U1335/Y (NAND4X0_RVT)                  0.2074   1.0000            0.2407 &   3.6311 f
  I_RISC_CORE/n1222 (net)      1   1.0756 
  I_RISC_CORE/U1336/S0 (MUX21X1_RVT)        0.0000   0.2074   1.0000   0.0000   0.0000 &   3.6311 f
  I_RISC_CORE/U1336/Y (MUX21X1_RVT)                  0.1564   1.0000            0.5054 &   4.1365 f
  I_RISC_CORE/n1224 (net)      1   1.3072 
  I_RISC_CORE/HFSBUF_32210_1950/A (NBUFFX8_HVT)
                                            0.0000   0.1564   1.0000   0.0000   0.0000 &   4.1365 f
  I_RISC_CORE/HFSBUF_32210_1950/Y (NBUFFX8_HVT)      0.1880   1.0000            0.3512 &   4.4877 f
  I_RISC_CORE/PSW[2] (net)    10  16.9451 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_/D (SDFFX1_HVT)
                                            0.0048   0.1880   1.0000   0.0033   0.0040 &   4.4918 f
  data arrival time                                                                        4.4918

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9372     3.3372
  clock reconvergence pessimism                                                 0.0559     3.3932
  clock uncertainty                                                            -0.1000     3.2932
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)                3.2932 r
  library setup time                                          1.0000           -1.2490     2.0442
  data required time                                                                       2.0442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0442
  data arrival time                                                                       -4.4918
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.4476


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2375   1.0000            1.4270 &   2.4616 r
  I_RISC_CORE/n1916 (net)      2   2.3189 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2375   1.0000   0.0000   0.0000 &   2.4616 r
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2630   1.0000            0.4531 &   2.9147 r
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  32.4556 
  I_RISC_CORE/U1332/A1 (AND2X1_HVT)         0.0099   0.2631   1.0000   0.0069   0.0083 &   2.9230 r
  I_RISC_CORE/U1332/Y (AND2X1_HVT)                   0.1759   1.0000            0.4674 &   3.3904 r
  I_RISC_CORE/n1227 (net)      2   1.4565 
  I_RISC_CORE/U1335/A2 (NAND4X0_RVT)        0.0000   0.1759   1.0000   0.0000   0.0000 &   3.3904 r
  I_RISC_CORE/U1335/Y (NAND4X0_RVT)                  0.2074   1.0000            0.2407 &   3.6311 f
  I_RISC_CORE/n1222 (net)      1   1.0756 
  I_RISC_CORE/U1336/S0 (MUX21X1_RVT)        0.0000   0.2074   1.0000   0.0000   0.0000 &   3.6311 f
  I_RISC_CORE/U1336/Y (MUX21X1_RVT)                  0.1564   1.0000            0.5054 &   4.1365 f
  I_RISC_CORE/n1224 (net)      1   1.3072 
  I_RISC_CORE/HFSBUF_32210_1950/A (NBUFFX8_HVT)
                                            0.0000   0.1564   1.0000   0.0000   0.0000 &   4.1365 f
  I_RISC_CORE/HFSBUF_32210_1950/Y (NBUFFX8_HVT)      0.1880   1.0000            0.3512 &   4.4877 f
  I_RISC_CORE/PSW[2] (net)    10  16.9451 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_/D (SDFFX1_HVT)
                                            0.0048   0.1883   1.0000   0.0033   0.0049 &   4.4927 f
  data arrival time                                                                        4.4927

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9387     3.3387
  clock reconvergence pessimism                                                 0.0559     3.3946
  clock uncertainty                                                            -0.1000     3.2946
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)                3.2946 r
  library setup time                                          1.0000           -1.2474     2.0472
  data required time                                                                       2.0472
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0472
  data arrival time                                                                       -4.4927
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.4455


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2375   1.0000            1.4270 &   2.4616 r
  I_RISC_CORE/n1916 (net)      2   2.3189 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2375   1.0000   0.0000   0.0000 &   2.4616 r
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2630   1.0000            0.4531 &   2.9147 r
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  32.4556 
  I_RISC_CORE/U1332/A1 (AND2X1_HVT)         0.0099   0.2631   1.0000   0.0069   0.0083 &   2.9230 r
  I_RISC_CORE/U1332/Y (AND2X1_HVT)                   0.1759   1.0000            0.4674 &   3.3904 r
  I_RISC_CORE/n1227 (net)      2   1.4565 
  I_RISC_CORE/U1335/A2 (NAND4X0_RVT)        0.0000   0.1759   1.0000   0.0000   0.0000 &   3.3904 r
  I_RISC_CORE/U1335/Y (NAND4X0_RVT)                  0.2074   1.0000            0.2407 &   3.6311 f
  I_RISC_CORE/n1222 (net)      1   1.0756 
  I_RISC_CORE/U1336/S0 (MUX21X1_RVT)        0.0000   0.2074   1.0000   0.0000   0.0000 &   3.6311 f
  I_RISC_CORE/U1336/Y (MUX21X1_RVT)                  0.1564   1.0000            0.5054 &   4.1365 f
  I_RISC_CORE/n1224 (net)      1   1.3072 
  I_RISC_CORE/HFSBUF_32210_1950/A (NBUFFX8_HVT)
                                            0.0000   0.1564   1.0000   0.0000   0.0000 &   4.1365 f
  I_RISC_CORE/HFSBUF_32210_1950/Y (NBUFFX8_HVT)      0.1880   1.0000            0.3512 &   4.4877 f
  I_RISC_CORE/PSW[2] (net)    10  16.9451 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/D (SDFFX1_HVT)
                                            0.0048   0.1882   1.0000   0.0033   0.0047 &   4.4924 f
  data arrival time                                                                        4.4924

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9411     3.3411
  clock reconvergence pessimism                                                 0.0559     3.3970
  clock uncertainty                                                            -0.1000     3.2970
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)                3.2970 r
  library setup time                                          1.0000           -1.2447     2.0523
  data required time                                                                       2.0523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0523
  data arrival time                                                                       -4.4924
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.4401


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2375   1.0000            1.4270 &   2.4616 r
  I_RISC_CORE/n1916 (net)      2   2.3189 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2375   1.0000   0.0000   0.0000 &   2.4616 r
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2630   1.0000            0.4531 &   2.9147 r
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  32.4556 
  I_RISC_CORE/U1332/A1 (AND2X1_HVT)         0.0099   0.2631   1.0000   0.0069   0.0083 &   2.9230 r
  I_RISC_CORE/U1332/Y (AND2X1_HVT)                   0.1759   1.0000            0.4674 &   3.3904 r
  I_RISC_CORE/n1227 (net)      2   1.4565 
  I_RISC_CORE/U1335/A2 (NAND4X0_RVT)        0.0000   0.1759   1.0000   0.0000   0.0000 &   3.3904 r
  I_RISC_CORE/U1335/Y (NAND4X0_RVT)                  0.2074   1.0000            0.2407 &   3.6311 f
  I_RISC_CORE/n1222 (net)      1   1.0756 
  I_RISC_CORE/U1336/S0 (MUX21X1_RVT)        0.0000   0.2074   1.0000   0.0000   0.0000 &   3.6311 f
  I_RISC_CORE/U1336/Y (MUX21X1_RVT)                  0.1564   1.0000            0.5054 &   4.1365 f
  I_RISC_CORE/n1224 (net)      1   1.3072 
  I_RISC_CORE/HFSBUF_32210_1950/A (NBUFFX8_HVT)
                                            0.0000   0.1564   1.0000   0.0000   0.0000 &   4.1365 f
  I_RISC_CORE/HFSBUF_32210_1950/Y (NBUFFX8_HVT)      0.1880   1.0000            0.3512 &   4.4877 f
  I_RISC_CORE/PSW[2] (net)    10  16.9451 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/D (SDFFX1_HVT)
                                            0.0048   0.1881   1.0000   0.0033   0.0050 &   4.4927 f
  data arrival time                                                                        4.4927

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9412     3.3412
  clock reconvergence pessimism                                                 0.0559     3.3972
  clock uncertainty                                                            -0.1000     3.2972
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)                3.2972 r
  library setup time                                          1.0000           -1.2444     2.0528
  data required time                                                                       2.0528
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0528
  data arrival time                                                                       -4.4927
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.4399


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2375   1.0000            1.4270 &   2.4616 r
  I_RISC_CORE/n1916 (net)      2   2.3189 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2375   1.0000   0.0000   0.0000 &   2.4616 r
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2630   1.0000            0.4531 &   2.9147 r
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  32.4556 
  I_RISC_CORE/U1332/A1 (AND2X1_HVT)         0.0099   0.2631   1.0000   0.0069   0.0083 &   2.9230 r
  I_RISC_CORE/U1332/Y (AND2X1_HVT)                   0.1759   1.0000            0.4674 &   3.3904 r
  I_RISC_CORE/n1227 (net)      2   1.4565 
  I_RISC_CORE/U1335/A2 (NAND4X0_RVT)        0.0000   0.1759   1.0000   0.0000   0.0000 &   3.3904 r
  I_RISC_CORE/U1335/Y (NAND4X0_RVT)                  0.2074   1.0000            0.2407 &   3.6311 f
  I_RISC_CORE/n1222 (net)      1   1.0756 
  I_RISC_CORE/U1336/S0 (MUX21X1_RVT)        0.0000   0.2074   1.0000   0.0000   0.0000 &   3.6311 f
  I_RISC_CORE/U1336/Y (MUX21X1_RVT)                  0.1564   1.0000            0.5054 &   4.1365 f
  I_RISC_CORE/n1224 (net)      1   1.3072 
  I_RISC_CORE/HFSBUF_32210_1950/A (NBUFFX8_HVT)
                                            0.0000   0.1564   1.0000   0.0000   0.0000 &   4.1365 f
  I_RISC_CORE/HFSBUF_32210_1950/Y (NBUFFX8_HVT)      0.1880   1.0000            0.3512 &   4.4877 f
  I_RISC_CORE/PSW[2] (net)    10  16.9451 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/D (SDFFX1_HVT)
                                            0.0048   0.1885   1.0000   0.0033   0.0052 &   4.4929 f
  data arrival time                                                                        4.4929

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9420     3.3420
  clock reconvergence pessimism                                                 0.0559     3.3979
  clock uncertainty                                                            -0.1000     3.2979
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)                3.2979 r
  library setup time                                          1.0000           -1.2433     2.0546
  data required time                                                                       2.0546
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0546
  data arrival time                                                                       -4.4929
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.4384


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2375   1.0000            1.4270 &   2.4616 r
  I_RISC_CORE/n1916 (net)      2   2.3189 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2375   1.0000   0.0000   0.0000 &   2.4616 r
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2630   1.0000            0.4531 &   2.9147 r
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  32.4556 
  I_RISC_CORE/U1332/A1 (AND2X1_HVT)         0.0099   0.2631   1.0000   0.0069   0.0083 &   2.9230 r
  I_RISC_CORE/U1332/Y (AND2X1_HVT)                   0.1759   1.0000            0.4674 &   3.3904 r
  I_RISC_CORE/n1227 (net)      2   1.4565 
  I_RISC_CORE/U1335/A2 (NAND4X0_RVT)        0.0000   0.1759   1.0000   0.0000   0.0000 &   3.3904 r
  I_RISC_CORE/U1335/Y (NAND4X0_RVT)                  0.2074   1.0000            0.2407 &   3.6311 f
  I_RISC_CORE/n1222 (net)      1   1.0756 
  I_RISC_CORE/U1336/S0 (MUX21X1_RVT)        0.0000   0.2074   1.0000   0.0000   0.0000 &   3.6311 f
  I_RISC_CORE/U1336/Y (MUX21X1_RVT)                  0.1564   1.0000            0.5054 &   4.1365 f
  I_RISC_CORE/n1224 (net)      1   1.3072 
  I_RISC_CORE/HFSBUF_32210_1950/A (NBUFFX8_HVT)
                                            0.0000   0.1564   1.0000   0.0000   0.0000 &   4.1365 f
  I_RISC_CORE/HFSBUF_32210_1950/Y (NBUFFX8_HVT)      0.1880   1.0000            0.3512 &   4.4877 f
  I_RISC_CORE/PSW[2] (net)    10  16.9451 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_/D (SDFFX1_HVT)
                                            0.0048   0.1880   1.0000   0.0033   0.0047 &   4.4924 f
  data arrival time                                                                        4.4924

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9426     3.3426
  clock reconvergence pessimism                                                 0.0559     3.3985
  clock uncertainty                                                            -0.1000     3.2985
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)                3.2985 r
  library setup time                                          1.0000           -1.2427     2.0558
  data required time                                                                       2.0558
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0558
  data arrival time                                                                       -4.4924
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.4367


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2375   1.0000            1.4270 &   2.4616 r
  I_RISC_CORE/n1916 (net)      2   2.3189 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2375   1.0000   0.0000   0.0000 &   2.4616 r
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2630   1.0000            0.4531 &   2.9147 r
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  32.4556 
  I_RISC_CORE/U1332/A1 (AND2X1_HVT)         0.0099   0.2631   1.0000   0.0069   0.0083 &   2.9230 r
  I_RISC_CORE/U1332/Y (AND2X1_HVT)                   0.1759   1.0000            0.4674 &   3.3904 r
  I_RISC_CORE/n1227 (net)      2   1.4565 
  I_RISC_CORE/U1335/A2 (NAND4X0_RVT)        0.0000   0.1759   1.0000   0.0000   0.0000 &   3.3904 r
  I_RISC_CORE/U1335/Y (NAND4X0_RVT)                  0.2074   1.0000            0.2407 &   3.6311 f
  I_RISC_CORE/n1222 (net)      1   1.0756 
  I_RISC_CORE/U1336/S0 (MUX21X1_RVT)        0.0000   0.2074   1.0000   0.0000   0.0000 &   3.6311 f
  I_RISC_CORE/U1336/Y (MUX21X1_RVT)                  0.1564   1.0000            0.5054 &   4.1365 f
  I_RISC_CORE/n1224 (net)      1   1.3072 
  I_RISC_CORE/HFSBUF_32210_1950/A (NBUFFX8_HVT)
                                            0.0000   0.1564   1.0000   0.0000   0.0000 &   4.1365 f
  I_RISC_CORE/HFSBUF_32210_1950/Y (NBUFFX8_HVT)      0.1880   1.0000            0.3512 &   4.4877 f
  I_RISC_CORE/PSW[2] (net)    10  16.9451 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/D (SDFFX1_HVT)
                                            0.0048   0.1885   1.0000   0.0033   0.0052 &   4.4929 f
  data arrival time                                                                        4.4929

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9428     3.3428
  clock reconvergence pessimism                                                 0.0559     3.3987
  clock uncertainty                                                            -0.1000     3.2987
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)                3.2987 r
  library setup time                                          1.0000           -1.2421     2.0566
  data required time                                                                       2.0566
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0566
  data arrival time                                                                       -4.4929
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.4363


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3564   1.0000            1.3316 &   2.2998 f
  I_RISC_CORE/Current_State[1] (net)
                               9   6.3555 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3564   1.0000   0.0000   0.0003 &   2.3000 f
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2236   1.0000            0.3534 &   2.6534 r
  I_RISC_CORE/n1624 (net)      2   1.6642 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0197   0.2236   1.0000   0.0142   0.0142 &   2.6676 r
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4693   1.0000            1.1506 &   3.8182 f
  I_RISC_CORE/n1395 (net)     20  28.3721 
  I_RISC_CORE/U1509/A2 (AND2X1_HVT)         0.0000   0.4704   1.0000   0.0000   0.0036 &   3.8218 f
  I_RISC_CORE/U1509/Y (AND2X1_HVT)                   0.1639   1.0000            0.6326 &   4.4544 f
  I_RISC_CORE/I_DATA_PATH_N25 (net)
                               1   1.1957 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/D (SDFFX1_HVT)
                                            0.0000   0.1639   1.0000   0.0000   0.0000 &   4.4544 f
  data arrival time                                                                        4.4544

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9257     3.3257
  clock reconvergence pessimism                                                 0.0559     3.3816
  clock uncertainty                                                            -0.1000     3.2816
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/CLK (SDFFX1_HVT)                                 3.2816 r
  library setup time                                          1.0000           -1.2061     2.0755
  data required time                                                                       2.0755
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0755
  data arrival time                                                                       -4.4544
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.3789


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3564   1.0000            1.3316 &   2.2998 f
  I_RISC_CORE/Current_State[1] (net)
                               9   6.3555 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3564   1.0000   0.0000   0.0003 &   2.3000 f
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2236   1.0000            0.3534 &   2.6534 r
  I_RISC_CORE/n1624 (net)      2   1.6642 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0197   0.2236   1.0000   0.0142   0.0142 &   2.6676 r
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4693   1.0000            1.1506 &   3.8182 f
  I_RISC_CORE/n1395 (net)     20  28.3721 
  I_RISC_CORE/U1439/A2 (AND2X1_HVT)         0.0000   0.4702   1.0000   0.0000   0.0034 &   3.8216 f
  I_RISC_CORE/U1439/Y (AND2X1_HVT)                   0.1446   1.0000            0.6131 &   4.4346 f
  I_RISC_CORE/I_DATA_PATH_N16 (net)
                               1   0.6500 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_3_/D (SDFFX2_HVT)
                                            0.0083   0.1446   1.0000   0.0057   0.0057 &   4.4404 f
  data arrival time                                                                        4.4404

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9257     3.3257
  clock reconvergence pessimism                                                 0.0559     3.3816
  clock uncertainty                                                            -0.1000     3.2816
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_3_/CLK (SDFFX2_HVT)                                  3.2816 r
  library setup time                                          1.0000           -1.2194     2.0622
  data required time                                                                       2.0622
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0622
  data arrival time                                                                       -4.4404
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.3782


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3564   1.0000            1.3316 &   2.2998 f
  I_RISC_CORE/Current_State[1] (net)
                               9   6.3555 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3564   1.0000   0.0000   0.0003 &   2.3000 f
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2236   1.0000            0.3534 &   2.6534 r
  I_RISC_CORE/n1624 (net)      2   1.6642 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0197   0.2236   1.0000   0.0142   0.0142 &   2.6676 r
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4693   1.0000            1.1506 &   3.8182 f
  I_RISC_CORE/n1395 (net)     20  28.3721 
  I_RISC_CORE/U1612/A2 (AND2X1_HVT)         0.0000   0.4704   1.0000   0.0000   0.0036 &   3.8218 f
  I_RISC_CORE/U1612/Y (AND2X1_HVT)                   0.1437   1.0000            0.6123 &   4.4341 f
  I_RISC_CORE/I_DATA_PATH_N26 (net)
                               1   0.6259 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_/D (SDFFX2_HVT)
                                            0.0000   0.1437   1.0000   0.0000   0.0000 &   4.4341 f
  data arrival time                                                                        4.4341

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9257     3.3257
  clock reconvergence pessimism                                                 0.0559     3.3816
  clock uncertainty                                                            -0.1000     3.2816
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_/CLK (SDFFX2_HVT)                                 3.2816 r
  library setup time                                          1.0000           -1.2189     2.0627
  data required time                                                                       2.0627
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0627
  data arrival time                                                                       -4.4341
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.3714


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3564   1.0000            1.3316 &   2.2998 f
  I_RISC_CORE/Current_State[1] (net)
                               9   6.3555 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3564   1.0000   0.0000   0.0003 &   2.3000 f
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2236   1.0000            0.3534 &   2.6534 r
  I_RISC_CORE/n1624 (net)      2   1.6642 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0197   0.2236   1.0000   0.0142   0.0142 &   2.6676 r
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4693   1.0000            1.1506 &   3.8182 f
  I_RISC_CORE/n1395 (net)     20  28.3721 
  I_RISC_CORE/U1610/A2 (AND2X1_HVT)         0.0000   0.4704   1.0000   0.0000   0.0036 &   3.8218 f
  I_RISC_CORE/U1610/Y (AND2X1_HVT)                   0.1431   1.0000            0.6117 &   4.4335 f
  I_RISC_CORE/I_DATA_PATH_N24 (net)
                               1   0.6095 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_/D (SDFFX2_HVT)
                                            0.0000   0.1431   1.0000   0.0000   0.0000 &   4.4335 f
  data arrival time                                                                        4.4335

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9257     3.3257
  clock reconvergence pessimism                                                 0.0559     3.3816
  clock uncertainty                                                            -0.1000     3.2816
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_/CLK (SDFFX2_HVT)                                 3.2816 r
  library setup time                                          1.0000           -1.2186     2.0630
  data required time                                                                       2.0630
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0630
  data arrival time                                                                       -4.4335
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.3705


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3564   1.0000            1.3316 &   2.2998 f
  I_RISC_CORE/Current_State[1] (net)
                               9   6.3555 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3564   1.0000   0.0000   0.0003 &   2.3000 f
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2236   1.0000            0.3534 &   2.6534 r
  I_RISC_CORE/n1624 (net)      2   1.6642 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0197   0.2236   1.0000   0.0142   0.0142 &   2.6676 r
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4693   1.0000            1.1506 &   3.8182 f
  I_RISC_CORE/n1395 (net)     20  28.3721 
  I_RISC_CORE/U1526/A2 (AND2X1_HVT)         0.0000   0.4703   1.0000   0.0000   0.0035 &   3.8217 f
  I_RISC_CORE/U1526/Y (AND2X1_HVT)                   0.1451   1.0000            0.6137 &   4.4354 f
  I_RISC_CORE/I_DATA_PATH_N27 (net)
                               1   0.6641 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_/D (SDFFX1_HVT)
                                            0.0187   0.1451   1.0000   0.0131   0.0131 &   4.4485 f
  data arrival time                                                                        4.4485

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9257     3.3257
  clock reconvergence pessimism                                                 0.0559     3.3816
  clock uncertainty                                                            -0.1000     3.2816
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_/CLK (SDFFX1_HVT)                                 3.2816 r
  library setup time                                          1.0000           -1.1962     2.0854
  data required time                                                                       2.0854
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0854
  data arrival time                                                                       -4.4485
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.3631


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3564   1.0000            1.3316 &   2.2998 f
  I_RISC_CORE/Current_State[1] (net)
                               9   6.3555 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3564   1.0000   0.0000   0.0003 &   2.3000 f
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2236   1.0000            0.3534 &   2.6534 r
  I_RISC_CORE/n1624 (net)      2   1.6642 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0197   0.2236   1.0000   0.0142   0.0142 &   2.6676 r
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4693   1.0000            1.1506 &   3.8182 f
  I_RISC_CORE/n1395 (net)     20  28.3721 
  I_RISC_CORE/U1441/A2 (AND2X1_HVT)         0.0000   0.4702   1.0000   0.0000   0.0035 &   3.8216 f
  I_RISC_CORE/U1441/Y (AND2X1_HVT)                   0.1402   1.0000            0.6086 &   4.4302 f
  I_RISC_CORE/I_DATA_PATH_N17 (net)
                               1   0.5308 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_/D (SDFFX1_HVT)
                                            0.0000   0.1402   1.0000   0.0000   0.0000 &   4.4302 f
  data arrival time                                                                        4.4302

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9257     3.3257
  clock reconvergence pessimism                                                 0.0559     3.3816
  clock uncertainty                                                            -0.1000     3.2816
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_/CLK (SDFFX1_HVT)                                  3.2816 r
  library setup time                                          1.0000           -1.1937     2.0880
  data required time                                                                       2.0880
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0880
  data arrival time                                                                       -4.4302
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.3423


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9545     0.9545
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                                     0.1248                     0.0000     0.9545 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O2[0] (SRAM2RW128x16)
                                                     0.1220   1.0000            0.1911 &   1.1456 r
  I_RISC_CORE/I_REG_FILE_data_out_C[0] (net)
                               1  11.4340 
  I_RISC_CORE/sram_fixcell_167/A (DELLN1X2_HVT)
                                            0.0601   0.1220   1.0000   0.0465   0.0471 &   1.1927 r
  I_RISC_CORE/sram_fixcell_167/Y (DELLN1X2_HVT)      0.1602   1.0000            1.7437 &   2.9364 r
  I_RISC_CORE/sram_fixnet_167 (net)
                               1   1.3599 
  I_RISC_CORE/U1446/B0 (HADDX2_HVT)         0.0000   0.1602   1.0000   0.0000   0.0000 &   2.9364 r
  I_RISC_CORE/U1446/SO (HADDX2_HVT)                  0.2880   1.0000            0.9165 &   3.8528 f
  I_RISC_CORE/copt_gre_net_1715 (net)
                               1   0.7931 
  I_RISC_CORE/copt_gre_mt_inst_7590/A (NBUFFX2_HVT)
                                            0.0000   0.2880   1.0000   0.0000   0.0000 &   3.8528 f
  I_RISC_CORE/copt_gre_mt_inst_7590/Y (NBUFFX2_HVT)
                                                     0.3834   1.0000            0.5729 &   4.4257 f
  I_RISC_CORE/RESULT_DATA[0] (net)
                               2  14.3287 
  I_RISC_CORE/U1447/A1 (AND2X1_HVT)         0.0000   0.3840   1.0000   0.0000   0.0024 &   4.4281 f
  I_RISC_CORE/U1447/Y (AND2X1_HVT)                   0.1459   1.0000            0.5298 &   4.9579 f
  I_RISC_CORE/I_DATA_PATH_N13 (net)
                               1   0.6859 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_/D (SDFFX2_RVT)
                                            0.0000   0.1459   1.0000   0.0000   0.0000 &   4.9579 f
  data arrival time                                                                        4.9579

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9257     3.3257
  clock reconvergence pessimism                                                 0.0559     3.3816
  clock uncertainty                                                            -0.1000     3.2816
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_/CLK (SDFFX2_RVT)                                  3.2816 r
  library setup time                                          1.0000           -0.6172     2.6644
  data required time                                                                       2.6644
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.6644
  data arrival time                                                                       -4.9579
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.2935


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                     0.3603   1.0000            1.3340 &   2.3022 f
  I_RISC_CORE/Current_State[0] (net)
                               6   6.4647 
  I_RISC_CORE/U1350/A (INVX0_HVT)           0.0369   0.3603   1.0000   0.0248   0.0252 &   2.3274 f
  I_RISC_CORE/U1350/Y (INVX0_HVT)                    0.3305   1.0000            0.4194 &   2.7469 r
  I_RISC_CORE/net15705 (net)   4   3.4159 
  I_RISC_CORE/U1605/A3 (NAND4X0_HVT)        0.0534   0.3305   1.0000   0.0385   0.0385 &   2.7854 r
  I_RISC_CORE/U1605/Y (NAND4X0_HVT)                  0.5714   1.0000            0.7663 &   3.5518 f
  I_RISC_CORE/n1394 (net)      1   0.9321 
  I_RISC_CORE/ZBUF_2_inst_4975/A (NBUFFX2_HVT)
                                            0.0763   0.5714   1.0000   0.0535   0.0535 &   3.6053 f
  I_RISC_CORE/ZBUF_2_inst_4975/Y (NBUFFX2_HVT)       0.2827   1.0000            0.7492 &   4.3545 f
  I_RISC_CORE/ZBUF_2_20 (net)
                               1   8.8495 
  I_RISC_CORE/U1606/A2 (NAND2X0_HVT)        0.0261   0.2827   1.0000   0.0175   0.0181 &   4.3726 f
  I_RISC_CORE/U1606/Y (NAND2X0_HVT)                  0.5594   1.0000            0.4952 &   4.8677 r
  I_RISC_CORE/I_DATA_PATH_N48 (net)
                               1   3.1261 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/EN (CGLPPRX8_LVT)
                                            0.1273   0.5594   1.0000   0.0916   0.0917 &   4.9594 r
  data arrival time                                                                        4.9594

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.5798     2.9798
  clock reconvergence pessimism                                                 0.0559     3.0357
  clock uncertainty                                                            -0.1000     2.9357
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX8_LVT)                    2.9357 r
  clock gating setup time                                     1.0000           -0.2408     2.6949
  data required time                                                                       2.6949
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.6949
  data arrival time                                                                       -4.9594
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.2645


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3550   1.0000            1.5094 &   2.5440 r
  I_RISC_CORE/n800 (net)       4   5.9257 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3550   1.0000   0.0000   0.0000 &   2.5440 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2230   1.0000            0.5215 &   3.0655 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   9.1342 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0088   0.2230   1.0000   0.0061   0.0063 &   3.0718 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.3068   1.0000            0.6975 &   3.7693 f
  I_RISC_CORE/n1398 (net)      8   5.7244 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.3068   1.0000   0.0000   0.0002 &   3.7696 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5713   1.0000            0.4970 &   4.2665 r
  I_RISC_CORE/n1678 (net)      8   6.9578 
  I_RISC_CORE/U1499/A1 (AO22X2_HVT)         0.0387   0.5713   1.0000   0.0268   0.0272 &   4.2937 r
  I_RISC_CORE/U1499/Y (AO22X2_HVT)                   0.5243   1.0000            1.1225 &   5.4162 r
  I_RISC_CORE/Addr_A[1] (net)
                               2  13.2279 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[1] (SRAM2RW128x16)
                                            0.0000   0.5243   1.0000   0.0000   0.0011 &   5.4173 r
  data arrival time                                                                        5.4173

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0663     3.1672
  data required time                                                                       3.1672
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1672
  data arrival time                                                                       -5.4173
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.2501


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3550   1.0000            1.5094 &   2.5440 r
  I_RISC_CORE/n800 (net)       4   5.9257 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3550   1.0000   0.0000   0.0000 &   2.5440 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2230   1.0000            0.5215 &   3.0655 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   9.1342 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0088   0.2230   1.0000   0.0061   0.0063 &   3.0718 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.3068   1.0000            0.6975 &   3.7693 f
  I_RISC_CORE/n1398 (net)      8   5.7244 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.3068   1.0000   0.0000   0.0002 &   3.7696 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5713   1.0000            0.4970 &   4.2665 r
  I_RISC_CORE/n1678 (net)      8   6.9578 
  I_RISC_CORE/U1495/A1 (AO22X2_HVT)         0.0387   0.5713   1.0000   0.0268   0.0272 &   4.2937 r
  I_RISC_CORE/U1495/Y (AO22X2_HVT)                   0.5073   1.0000            1.1109 &   5.4046 r
  I_RISC_CORE/Addr_A[0] (net)
                               2  12.2700 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[0] (SRAM2RW128x16)
                                            0.0000   0.5073   1.0000   0.0000   0.0009 &   5.4055 r
  data arrival time                                                                        5.4055

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0632     3.1703
  data required time                                                                       3.1703
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1703
  data arrival time                                                                       -5.4055
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.2352


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9545     0.9545
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                                     0.1248                     0.0000     0.9545 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O2[2] (SRAM2RW128x16)
                                                     0.1048   1.0000            0.1782 &   1.1327 r
  I_RISC_CORE/I_REG_FILE_data_out_C[2] (net)
                               1   9.3501 
  I_RISC_CORE/sram_fixcell_165/A (DELLN1X2_HVT)
                                            0.0112   0.1048   1.0000   0.0079   0.0085 &   1.1412 r
  I_RISC_CORE/sram_fixcell_165/Y (DELLN1X2_HVT)      0.1623   1.0000            1.7325 &   2.8737 r
  I_RISC_CORE/sram_fixnet_165 (net)
                               1   1.4831 
  I_RISC_CORE/U1444/B0 (HADDX2_HVT)         0.0000   0.1623   1.0000   0.0000   0.0000 &   2.8737 r
  I_RISC_CORE/U1444/SO (HADDX2_HVT)                  0.5226   1.0000            1.1405 &   4.0142 f
  I_RISC_CORE/RESULT_DATA[2] (net)
                               2  15.4265 
  I_RISC_CORE/U1445/A1 (AND2X1_HVT)         0.0797   0.5233   1.0000   0.0567   0.0600 &   4.0742 f
  I_RISC_CORE/U1445/Y (AND2X1_HVT)                   0.1534   1.0000            0.6520 &   4.7261 f
  I_RISC_CORE/I_DATA_PATH_N15 (net)
                               1   0.8911 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/D (SDFFX1_RVT)
                                            0.0000   0.1534   1.0000   0.0000   0.0000 &   4.7262 f
  data arrival time                                                                        4.7262

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9257     3.3257
  clock reconvergence pessimism                                                 0.0559     3.3816
  clock uncertainty                                                            -0.1000     3.2816
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/CLK (SDFFX1_RVT)                                  3.2816 r
  library setup time                                          1.0000           -0.6054     2.6762
  data required time                                                                       2.6762
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.6762
  data arrival time                                                                       -4.7262
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0500


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3743   1.0000            1.4618 &   2.4300 r
  I_RISC_CORE/Current_State[1] (net)
                               9   6.5024 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3743   1.0000   0.0000   0.0003 &   2.4303 r
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2122   1.0000            0.3333 &   2.7636 f
  I_RISC_CORE/n1624 (net)      2   1.6276 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0000   0.2122   1.0000   0.0000   0.0000 &   2.7636 f
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4835   1.0000            1.0274 &   3.7909 r
  I_RISC_CORE/n1395 (net)     20  28.9900 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4835   1.0000   0.0000   0.0004 &   3.7914 r
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3686   1.0000            0.4864 &   4.2778 f
  I_RISC_CORE/Rd_Instr (net)   3  48.8587 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/EN (CGLPPRX8_LVT)
                                            0.0108   0.3692   1.0000   0.0075   0.0134 &   4.2913 f
  data arrival time                                                                        4.2913

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.5768     2.9768
  clock reconvergence pessimism                                                 0.0559     3.0327
  clock uncertainty                                                            -0.1000     2.9327
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)             2.9327 r
  clock gating setup time                                     1.0000           -0.5034     2.4293
  data required time                                                                       2.4293
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.4293
  data arrival time                                                                       -4.2913
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.8620


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[16]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0833     1.0833
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_/CLK (DFFASX1_HVT)
                                                     0.0929                     0.0000     1.0833 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_/QN (DFFASX1_HVT)
                                                     0.5420   1.0000            1.3222 &   2.4056 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[16] (net)
                               2   5.5385 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5120/A (NBUFFX2_HVT)
                                            0.2057   0.5420   1.0000   0.1431   0.1432 &   2.5488 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5120/Y (NBUFFX2_HVT)
                                                     0.3324   1.0000            0.7001 &   3.2489 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_40 (net)
                               1  10.5002 
  I_SDRAM_TOP/I_SDRAM_IF/U15564/A4 (AO22X1_RVT)
                                            0.0396   0.3324   1.0000   0.0278   0.0286 &   3.2775 r
  I_SDRAM_TOP/I_SDRAM_IF/U15564/Y (AO22X1_RVT)       0.0976   1.0000            0.3470 &   3.6245 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[16] (net)
                               1   1.1770 
  U679/A (NBUFFX4_RVT)                      0.0000   0.0976   1.0000   0.0000   0.0000 &   3.6245 r
  U679/Y (NBUFFX4_RVT)                               0.1199   1.0000            0.1849 &   3.8094 r
  sd_DQ_out[16] (net)          1  11.0705 
  sd_DQ_out[16] (out)                       0.0000   0.1199   1.0000   0.0000   0.0002 &   3.8095 r
  data arrival time                                                                        3.8095

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7932     2.8432
  clock reconvergence pessimism                                                 0.0305     2.8737
  clock uncertainty                                                            -0.1000     2.7737
  output external delay                                                        -0.7500     2.0237
  data required time                                                                       2.0237
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0237
  data arrival time                                                                       -3.8095
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7858


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4511/A3 (AO22X2_HVT)
                                            0.0094   0.3697   1.0000   0.0065   0.0067 &   3.3771 r
  I_RISC_CORE/ctmTdsLR_1_4511/Y (AO22X2_HVT)         0.4397   1.0000            0.8589 &   4.2360 r
  I_RISC_CORE/HFSNET_27 (net)
                               1   8.5338 
  I_RISC_CORE/ZBUF_81_inst_5179/A (NBUFFX8_HVT)
                                            0.1231   0.4397   1.0000   0.0822   0.0826 &   4.3186 r
  I_RISC_CORE/ZBUF_81_inst_5179/Y (NBUFFX8_HVT)      0.2741   1.0000            0.6059 &   4.9245 r
  I_RISC_CORE/ZBUF_81_46 (net)
                               4  32.8769 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[1] (SRAM2RW128x16)
                                            0.0870   0.2747   1.0000   0.0614   0.0718 &   4.9963 r
  data arrival time                                                                        4.9963

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0074     3.2261
  data required time                                                                       3.2261
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2261
  data arrival time                                                                       -4.9963
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7702


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4511/A3 (AO22X2_HVT)
                                            0.0094   0.3697   1.0000   0.0065   0.0067 &   3.3771 r
  I_RISC_CORE/ctmTdsLR_1_4511/Y (AO22X2_HVT)         0.4397   1.0000            0.8589 &   4.2360 r
  I_RISC_CORE/HFSNET_27 (net)
                               1   8.5338 
  I_RISC_CORE/ZBUF_81_inst_5179/A (NBUFFX8_HVT)
                                            0.1231   0.4397   1.0000   0.0822   0.0826 &   4.3186 r
  I_RISC_CORE/ZBUF_81_inst_5179/Y (NBUFFX8_HVT)      0.2741   1.0000            0.6059 &   4.9245 r
  I_RISC_CORE/ZBUF_81_46 (net)
                               4  32.8769 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[1] (SRAM2RW128x16)
                                            0.0870   0.2747   1.0000   0.0614   0.0718 &   4.9963 r
  data arrival time                                                                        4.9963

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0074     3.2261
  data required time                                                                       3.2261
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2261
  data arrival time                                                                       -4.9963
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7702


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4511/A3 (AO22X2_HVT)
                                            0.0094   0.3697   1.0000   0.0065   0.0067 &   3.3771 r
  I_RISC_CORE/ctmTdsLR_1_4511/Y (AO22X2_HVT)         0.4397   1.0000            0.8589 &   4.2360 r
  I_RISC_CORE/HFSNET_27 (net)
                               1   8.5338 
  I_RISC_CORE/ZBUF_81_inst_5179/A (NBUFFX8_HVT)
                                            0.1231   0.4397   1.0000   0.0822   0.0826 &   4.3186 r
  I_RISC_CORE/ZBUF_81_inst_5179/Y (NBUFFX8_HVT)      0.2741   1.0000            0.6059 &   4.9245 r
  I_RISC_CORE/ZBUF_81_46 (net)
                               4  32.8769 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[1] (SRAM2RW128x16)
                                            0.0870   0.2747   1.0000   0.0613   0.0716 &   4.9960 r
  data arrival time                                                                        4.9960

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0074     3.2261
  data required time                                                                       3.2261
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2261
  data arrival time                                                                       -4.9960
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7700


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4511/A3 (AO22X2_HVT)
                                            0.0094   0.3697   1.0000   0.0065   0.0067 &   3.3771 r
  I_RISC_CORE/ctmTdsLR_1_4511/Y (AO22X2_HVT)         0.4397   1.0000            0.8589 &   4.2360 r
  I_RISC_CORE/HFSNET_27 (net)
                               1   8.5338 
  I_RISC_CORE/ZBUF_81_inst_5179/A (NBUFFX8_HVT)
                                            0.1231   0.4397   1.0000   0.0822   0.0826 &   4.3186 r
  I_RISC_CORE/ZBUF_81_inst_5179/Y (NBUFFX8_HVT)      0.2741   1.0000            0.6059 &   4.9245 r
  I_RISC_CORE/ZBUF_81_46 (net)
                               4  32.8769 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[1] (SRAM2RW128x16)
                                            0.0869   0.2747   1.0000   0.0613   0.0716 &   4.9960 r
  data arrival time                                                                        4.9960

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0074     3.2261
  data required time                                                                       3.2261
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2261
  data arrival time                                                                       -4.9960
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7699


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3564   1.0000            1.3316 &   2.2998 f
  I_RISC_CORE/Current_State[1] (net)
                               9   6.3555 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3564   1.0000   0.0000   0.0003 &   2.3000 f
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2236   1.0000            0.3534 &   2.6534 r
  I_RISC_CORE/n1624 (net)      2   1.6642 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0197   0.2236   1.0000   0.0142   0.0142 &   2.6676 r
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4693   1.0000            1.1506 &   3.8182 f
  I_RISC_CORE/n1395 (net)     20  28.3721 
  I_RISC_CORE/U1443/A2 (AND2X1_HVT)         0.0000   0.4700   1.0000   0.0000   0.0038 &   3.8220 f
  I_RISC_CORE/U1443/Y (AND2X1_HVT)                   0.1438   1.0000            0.6121 &   4.4340 f
  I_RISC_CORE/I_DATA_PATH_N14 (net)
                               1   0.6285 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_1_/D (SDFFX2_RVT)
                                            0.0000   0.1438   1.0000   0.0000   0.0000 &   4.4340 f
  data arrival time                                                                        4.4340

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9257     3.3257
  clock reconvergence pessimism                                                 0.0559     3.3816
  clock uncertainty                                                            -0.1000     3.2816
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_1_/CLK (SDFFX2_RVT)                                  3.2816 r
  library setup time                                          1.0000           -0.6161     2.6656
  data required time                                                                       2.6656
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.6656
  data arrival time                                                                       -4.4340
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7685


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4520/A3 (AO22X1_HVT)
                                            0.0094   0.3697   1.0000   0.0065   0.0068 &   3.3771 r
  I_RISC_CORE/ctmTdsLR_1_4520/Y (AO22X1_HVT)         0.4169   1.0000            0.7451 &   4.1223 r
  I_RISC_CORE/HFSNET_36 (net)
                               1   6.4535 
  I_RISC_CORE/ZBUF_81_inst_5285/A (NBUFFX4_HVT)
                                            0.0674   0.4169   1.0000   0.0457   0.0460 &   4.1683 r
  I_RISC_CORE/ZBUF_81_inst_5285/Y (NBUFFX4_HVT)      0.4454   1.0000            0.6838 &   4.8521 r
  I_RISC_CORE/ZBUF_81_60 (net)
                               4  32.0028 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[0] (SRAM2RW128x16)
                                            0.0979   0.4458   1.0000   0.0704   0.0814 &   4.9335 r
  data arrival time                                                                        4.9335

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0485     3.1850
  data required time                                                                       3.1850
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1850
  data arrival time                                                                       -4.9335
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7484


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4520/A3 (AO22X1_HVT)
                                            0.0094   0.3697   1.0000   0.0065   0.0068 &   3.3771 r
  I_RISC_CORE/ctmTdsLR_1_4520/Y (AO22X1_HVT)         0.4169   1.0000            0.7451 &   4.1223 r
  I_RISC_CORE/HFSNET_36 (net)
                               1   6.4535 
  I_RISC_CORE/ZBUF_81_inst_5285/A (NBUFFX4_HVT)
                                            0.0674   0.4169   1.0000   0.0457   0.0460 &   4.1683 r
  I_RISC_CORE/ZBUF_81_inst_5285/Y (NBUFFX4_HVT)      0.4454   1.0000            0.6838 &   4.8521 r
  I_RISC_CORE/ZBUF_81_60 (net)
                               4  32.0028 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[0] (SRAM2RW128x16)
                                            0.0979   0.4458   1.0000   0.0704   0.0814 &   4.9335 r
  data arrival time                                                                        4.9335

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0485     3.1850
  data required time                                                                       3.1850
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1850
  data arrival time                                                                       -4.9335
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7484


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4520/A3 (AO22X1_HVT)
                                            0.0094   0.3697   1.0000   0.0065   0.0068 &   3.3771 r
  I_RISC_CORE/ctmTdsLR_1_4520/Y (AO22X1_HVT)         0.4169   1.0000            0.7451 &   4.1223 r
  I_RISC_CORE/HFSNET_36 (net)
                               1   6.4535 
  I_RISC_CORE/ZBUF_81_inst_5285/A (NBUFFX4_HVT)
                                            0.0674   0.4169   1.0000   0.0457   0.0460 &   4.1683 r
  I_RISC_CORE/ZBUF_81_inst_5285/Y (NBUFFX4_HVT)      0.4454   1.0000            0.6838 &   4.8521 r
  I_RISC_CORE/ZBUF_81_60 (net)
                               4  32.0028 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[0] (SRAM2RW128x16)
                                            0.0979   0.4458   1.0000   0.0704   0.0811 &   4.9331 r
  data arrival time                                                                        4.9331

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0485     3.1850
  data required time                                                                       3.1850
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1850
  data arrival time                                                                       -4.9331
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7481


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4520/A3 (AO22X1_HVT)
                                            0.0094   0.3697   1.0000   0.0065   0.0068 &   3.3771 r
  I_RISC_CORE/ctmTdsLR_1_4520/Y (AO22X1_HVT)         0.4169   1.0000            0.7451 &   4.1223 r
  I_RISC_CORE/HFSNET_36 (net)
                               1   6.4535 
  I_RISC_CORE/ZBUF_81_inst_5285/A (NBUFFX4_HVT)
                                            0.0674   0.4169   1.0000   0.0457   0.0460 &   4.1683 r
  I_RISC_CORE/ZBUF_81_inst_5285/Y (NBUFFX4_HVT)      0.4454   1.0000            0.6838 &   4.8521 r
  I_RISC_CORE/ZBUF_81_60 (net)
                               4  32.0028 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[0] (SRAM2RW128x16)
                                            0.0979   0.4458   1.0000   0.0704   0.0810 &   4.9331 r
  data arrival time                                                                        4.9331

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0485     3.1850
  data required time                                                                       3.1850
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1850
  data arrival time                                                                       -4.9331
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7481


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[11]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0854     1.0854
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_/CLK (DFFASX1_HVT)
                                                     0.0951                     0.0000     1.0854 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_/QN (DFFASX1_HVT)
                                                     0.4920   1.0000            1.2672 &   2.3526 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[11] (net)
                               2   3.7233 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5246/A (NBUFFX2_HVT)
                                            0.0574   0.4920   1.0000   0.0412   0.0412 &   2.3938 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5246/Y (NBUFFX2_HVT)
                                                     0.3890   1.0000            0.6935 &   3.0873 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_54 (net)
                               1  13.4906 
  I_SDRAM_TOP/I_SDRAM_IF/U15569/A4 (AO22X1_RVT)
                                            0.1519   0.3890   1.0000   0.1116   0.1128 &   3.2001 r
  I_SDRAM_TOP/I_SDRAM_IF/U15569/Y (AO22X1_RVT)       0.1053   1.0000            0.3772 &   3.5773 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[11] (net)
                               1   1.3268 
  U666/A (NBUFFX4_RVT)                      0.0000   0.1053   1.0000   0.0000   0.0000 &   3.5773 r
  U666/Y (NBUFFX4_RVT)                               0.1205   1.0000            0.1901 &   3.7674 r
  sd_DQ_out[11] (net)          1  11.1437 
  sd_DQ_out[11] (out)                       0.0000   0.1205   1.0000   0.0000   0.0002 &   3.7676 r
  data arrival time                                                                        3.7676

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7932     2.8432
  clock reconvergence pessimism                                                 0.0305     2.8737
  clock uncertainty                                                            -0.1000     2.7737
  output external delay                                                        -0.7500     2.0237
  data required time                                                                       2.0237
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0237
  data arrival time                                                                       -3.7676
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7439


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ctosc_gls_inst_5900/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                     0.3757   1.0000            1.4627 &   2.4309 r
  I_RISC_CORE/Current_State[0] (net)
                               6   6.5439 
  I_RISC_CORE/U1350/A (INVX0_HVT)           0.0234   0.3757   1.0000   0.0162   0.0166 &   2.4475 r
  I_RISC_CORE/U1350/Y (INVX0_HVT)                    0.2900   1.0000            0.4014 &   2.8489 f
  I_RISC_CORE/net15705 (net)   4   3.3588 
  I_RISC_CORE/U1380/A2 (AO22X1_HVT)         0.0000   0.2900   1.0000   0.0000   0.0000 &   2.8489 f
  I_RISC_CORE/U1380/Y (AO22X1_HVT)                   0.1799   1.0000            0.7298 &   3.5787 f
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_N6 (net)
                               1   1.0861 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/D (SDFFARX1_HVT)
                                            0.0121   0.1799   1.0000   0.0084   0.0084 &   3.5871 f
  data arrival time                                                                        3.5871

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8866     3.2866
  clock reconvergence pessimism                                                 0.0815     3.3681
  clock uncertainty                                                            -0.1000     3.2681
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)          3.2681 r
  library setup time                                          1.0000           -1.3987     1.8694
  data required time                                                                       1.8694
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8694
  data arrival time                                                                       -3.5871
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7176


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.4022   1.0000            1.7074 &   2.6629 r
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.7502 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.4018   1.0000   0.0000   0.0005 &   2.6634 r
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2361   1.0000            0.5462 &   3.2096 r
  I_RISC_CORE/n1839 (net)      6   5.8101 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2361   1.0000   0.0000   0.0002 &   3.2098 r
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3414   1.0000            0.3417 &   3.5516 f
  I_RISC_CORE/n1625 (net)     17  14.3041 
  I_RISC_CORE/U1537/A1 (AOI222X2_RVT)       0.0079   0.3413   1.0000   0.0055   0.0055 &   3.5571 f
  I_RISC_CORE/U1537/Y (AOI222X2_RVT)                 0.2136   1.0000            0.8018 &   4.3588 r
  I_RISC_CORE/n1910 (net)      1  12.4567 
  I_RISC_CORE/U946/A (NBUFFX4_HVT)          0.0000   0.2136   1.0000   0.0000   0.0012 &   4.3601 r
  I_RISC_CORE/U946/Y (NBUFFX4_HVT)                   0.3313   1.0000            0.4772 &   4.8373 r
  I_RISC_CORE/RegPort_C_14 (net)
                               4  21.1034 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[14] (SRAM2RW128x16)
                                            0.1297   0.3313   1.0000   0.0845   0.0858 &   4.9231 r
  data arrival time                                                                        4.9231

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0210     3.2125
  data required time                                                                       3.2125
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2125
  data arrival time                                                                       -4.9231
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7105


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.4022   1.0000            1.7074 &   2.6629 r
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.7502 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.4018   1.0000   0.0000   0.0005 &   2.6634 r
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2361   1.0000            0.5462 &   3.2096 r
  I_RISC_CORE/n1839 (net)      6   5.8101 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2361   1.0000   0.0000   0.0002 &   3.2098 r
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3414   1.0000            0.3417 &   3.5516 f
  I_RISC_CORE/n1625 (net)     17  14.3041 
  I_RISC_CORE/U1537/A1 (AOI222X2_RVT)       0.0079   0.3413   1.0000   0.0055   0.0055 &   3.5571 f
  I_RISC_CORE/U1537/Y (AOI222X2_RVT)                 0.2136   1.0000            0.8018 &   4.3588 r
  I_RISC_CORE/n1910 (net)      1  12.4567 
  I_RISC_CORE/U946/A (NBUFFX4_HVT)          0.0000   0.2136   1.0000   0.0000   0.0012 &   4.3601 r
  I_RISC_CORE/U946/Y (NBUFFX4_HVT)                   0.3313   1.0000            0.4772 &   4.8373 r
  I_RISC_CORE/RegPort_C_14 (net)
                               4  21.1034 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[14] (SRAM2RW128x16)
                                            0.1297   0.3313   1.0000   0.0845   0.0858 &   4.9231 r
  data arrival time                                                                        4.9231

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0210     3.2125
  data required time                                                                       3.2125
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2125
  data arrival time                                                                       -4.9231
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7105


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.4022   1.0000            1.7074 &   2.6629 r
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.7502 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.4018   1.0000   0.0000   0.0005 &   2.6634 r
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2361   1.0000            0.5462 &   3.2096 r
  I_RISC_CORE/n1839 (net)      6   5.8101 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2361   1.0000   0.0000   0.0002 &   3.2098 r
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3414   1.0000            0.3417 &   3.5516 f
  I_RISC_CORE/n1625 (net)     17  14.3041 
  I_RISC_CORE/U1537/A1 (AOI222X2_RVT)       0.0079   0.3413   1.0000   0.0055   0.0055 &   3.5571 f
  I_RISC_CORE/U1537/Y (AOI222X2_RVT)                 0.2136   1.0000            0.8018 &   4.3588 r
  I_RISC_CORE/n1910 (net)      1  12.4567 
  I_RISC_CORE/U946/A (NBUFFX4_HVT)          0.0000   0.2136   1.0000   0.0000   0.0012 &   4.3601 r
  I_RISC_CORE/U946/Y (NBUFFX4_HVT)                   0.3313   1.0000            0.4772 &   4.8373 r
  I_RISC_CORE/RegPort_C_14 (net)
                               4  21.1034 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[14] (SRAM2RW128x16)
                                            0.1297   0.3313   1.0000   0.0845   0.0858 &   4.9231 r
  data arrival time                                                                        4.9231

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0210     3.2125
  data required time                                                                       3.2125
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2125
  data arrival time                                                                       -4.9231
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7105


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.4022   1.0000            1.7074 &   2.6629 r
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.7502 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.4018   1.0000   0.0000   0.0005 &   2.6634 r
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2361   1.0000            0.5462 &   3.2096 r
  I_RISC_CORE/n1839 (net)      6   5.8101 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2361   1.0000   0.0000   0.0002 &   3.2098 r
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3414   1.0000            0.3417 &   3.5516 f
  I_RISC_CORE/n1625 (net)     17  14.3041 
  I_RISC_CORE/U1537/A1 (AOI222X2_RVT)       0.0079   0.3413   1.0000   0.0055   0.0055 &   3.5571 f
  I_RISC_CORE/U1537/Y (AOI222X2_RVT)                 0.2136   1.0000            0.8018 &   4.3588 r
  I_RISC_CORE/n1910 (net)      1  12.4567 
  I_RISC_CORE/U946/A (NBUFFX4_HVT)          0.0000   0.2136   1.0000   0.0000   0.0012 &   4.3601 r
  I_RISC_CORE/U946/Y (NBUFFX4_HVT)                   0.3313   1.0000            0.4772 &   4.8373 r
  I_RISC_CORE/RegPort_C_14 (net)
                               4  21.1034 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[14] (SRAM2RW128x16)
                                            0.1297   0.3313   1.0000   0.0845   0.0858 &   4.9231 r
  data arrival time                                                                        4.9231

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0210     3.2125
  data required time                                                                       3.2125
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2125
  data arrival time                                                                       -4.9231
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7105


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[17]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0852     1.0852
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_/CLK (DFFASX1_HVT)
                                                     0.0951                     0.0000     1.0852 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_/QN (DFFASX1_HVT)
                                                     0.4780   1.0000            1.2440 &   2.3293 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[17] (net)
                               2   3.1898 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5244/A (NBUFFX2_HVT)
                                            0.0314   0.4780   1.0000   0.0222   0.0222 &   2.3515 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5244/Y (NBUFFX2_HVT)
                                                     0.4139   1.0000            0.6942 &   3.0457 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_53 (net)
                               1  14.6556 
  I_SDRAM_TOP/I_SDRAM_IF/U15563/A4 (AO22X1_RVT)
                                            0.1370   0.4146   1.0000   0.0989   0.1010 &   3.1467 r
  I_SDRAM_TOP/I_SDRAM_IF/U15563/Y (AO22X1_RVT)       0.1059   1.0000            0.3923 &   3.5390 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[17] (net)
                               1   1.4696 
  U664/A (NBUFFX4_RVT)                      0.0000   0.1059   1.0000   0.0000   0.0000 &   3.5390 r
  U664/Y (NBUFFX4_RVT)                               0.1202   1.0000            0.1903 &   3.7293 r
  sd_DQ_out[17] (net)          1  11.1053 
  sd_DQ_out[17] (out)                       0.0000   0.1202   1.0000   0.0000   0.0002 &   3.7295 r
  data arrival time                                                                        3.7295

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7932     2.8432
  clock reconvergence pessimism                                                 0.0305     2.8737
  clock uncertainty                                                            -0.1000     2.7737
  output external delay                                                        -0.7500     2.0237
  data required time                                                                       2.0237
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0237
  data arrival time                                                                       -3.7295
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7058


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[0]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0840     1.0840
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_/CLK (DFFASX1_HVT)
                                                     0.0929                     0.0000     1.0840 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_/QN (DFFASX1_HVT)
                                                     0.5047   1.0000            1.2833 &   2.3673 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[0] (net)
                               2   4.1978 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5140/A (NBUFFX2_HVT)
                                            0.1068   0.5047   1.0000   0.0768   0.0768 &   2.4442 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5140/Y (NBUFFX2_HVT)
                                                     0.3464   1.0000            0.6818 &   3.1259 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_42 (net)
                               1  11.3348 
  I_SDRAM_TOP/I_SDRAM_IF/U15580/A4 (AO22X1_RVT)
                                            0.0926   0.3464   1.0000   0.0608   0.0617 &   3.1876 r
  I_SDRAM_TOP/I_SDRAM_IF/U15580/Y (AO22X1_RVT)       0.0989   1.0000            0.3517 &   3.5394 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[0] (net)
                               1   1.0670 
  U671/A (NBUFFX4_RVT)                      0.0000   0.0989   1.0000   0.0000   0.0000 &   3.5394 r
  U671/Y (NBUFFX4_RVT)                               0.1195   1.0000            0.1855 &   3.7249 r
  sd_DQ_out[0] (net)           1  11.0004 
  sd_DQ_out[0] (out)                        0.0000   0.1195   1.0000   0.0000   0.0002 &   3.7250 r
  data arrival time                                                                        3.7250

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7932     2.8432
  clock reconvergence pessimism                                                 0.0305     2.8737
  clock uncertainty                                                            -0.1000     2.7737
  output external delay                                                        -0.7500     2.0237
  data required time                                                                       2.0237
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0237
  data arrival time                                                                       -3.7250
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7013


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[15]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0857     1.0857
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_/CLK (DFFASX1_HVT)
                                                     0.0950                     0.0000     1.0857 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_/QN (DFFASX1_HVT)
                                                     0.4762   1.0000            1.2410 &   2.3266 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[15] (net)
                               2   3.1191 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5219/A (NBUFFX2_HVT)
                                            0.0615   0.4762   1.0000   0.0442   0.0442 &   2.3709 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5219/Y (NBUFFX2_HVT)
                                                     0.3879   1.0000            0.6811 &   3.0519 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_51 (net)
                               1  13.4479 
  I_SDRAM_TOP/I_SDRAM_IF/U15565/A4 (AO22X1_RVT)
                                            0.1472   0.3880   1.0000   0.1059   0.1071 &   3.1590 r
  I_SDRAM_TOP/I_SDRAM_IF/U15565/Y (AO22X1_RVT)       0.1008   1.0000            0.3737 &   3.5327 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[15] (net)
                               1   1.1706 
  U659/A (NBUFFX4_RVT)                      0.0000   0.1008   1.0000   0.0000   0.0000 &   3.5328 r
  U659/Y (NBUFFX4_RVT)                               0.1242   1.0000            0.1894 &   3.7222 r
  sd_DQ_out[15] (net)          1  11.7782 
  sd_DQ_out[15] (out)                       0.0000   0.1243   1.0000   0.0000   0.0003 &   3.7224 r
  data arrival time                                                                        3.7224

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7932     2.8432
  clock reconvergence pessimism                                                 0.0305     2.8737
  clock uncertainty                                                            -0.1000     2.7737
  output external delay                                                        -0.7500     2.0237
  data required time                                                                       2.0237
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0237
  data arrival time                                                                       -3.7224
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6987


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[19]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0854     1.0854
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/CLK (DFFASX1_HVT)
                                                     0.0951                     0.0000     1.0854 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/QN (DFFASX1_HVT)
                                                     0.4679   1.0000            1.2272 &   2.3126 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[19] (net)
                               2   2.8020 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5197/A (NBUFFX2_HVT)
                                            0.0921   0.4679   1.0000   0.0653   0.0654 &   2.3780 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5197/Y (NBUFFX2_HVT)
                                                     0.3881   1.0000            0.6749 &   3.0528 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_48 (net)
                               1  13.4601 
  I_SDRAM_TOP/I_SDRAM_IF/U15561/A4 (AO22X1_RVT)
                                            0.1474   0.3881   1.0000   0.1057   0.1069 &   3.1597 r
  I_SDRAM_TOP/I_SDRAM_IF/U15561/Y (AO22X1_RVT)       0.1023   1.0000            0.3739 &   3.5336 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[19] (net)
                               1   1.1750 
  U662/A (NBUFFX4_RVT)                      0.0000   0.1023   1.0000   0.0000   0.0000 &   3.5336 r
  U662/Y (NBUFFX4_RVT)                               0.1210   1.0000            0.1885 &   3.7221 r
  sd_DQ_out[19] (net)          1  11.2418 
  sd_DQ_out[19] (out)                       0.0000   0.1210   1.0000   0.0000   0.0002 &   3.7223 r
  data arrival time                                                                        3.7223

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7932     2.8432
  clock reconvergence pessimism                                                 0.0305     2.8737
  clock uncertainty                                                            -0.1000     2.7737
  output external delay                                                        -0.7500     2.0237
  data required time                                                                       2.0237
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0237
  data arrival time                                                                       -3.7223
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6986


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[9]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0849     1.0849
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_/CLK (DFFASX1_HVT)
                                                     0.0951                     0.0000     1.0849 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_/QN (DFFASX1_HVT)
                                                     0.5039   1.0000            1.2841 &   2.3690 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[9] (net)
                               2   4.1687 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5174/A (NBUFFX2_HVT)
                                            0.0275   0.5039   1.0000   0.0195   0.0196 &   2.3886 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5174/Y (NBUFFX2_HVT)
                                                     0.3850   1.0000            0.7005 &   3.0891 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_44 (net)
                               1  13.2801 
  I_SDRAM_TOP/I_SDRAM_IF/U15571/A4 (AO22X1_RVT)
                                            0.0971   0.3850   1.0000   0.0699   0.0712 &   3.1603 r
  I_SDRAM_TOP/I_SDRAM_IF/U15571/Y (AO22X1_RVT)       0.0956   1.0000            0.3706 &   3.5308 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[9] (net)
                               1   1.0801 
  U654/A (NBUFFX4_RVT)                      0.0000   0.0956   1.0000   0.0000   0.0000 &   3.5309 r
  U654/Y (NBUFFX4_RVT)                               0.1211   1.0000            0.1843 &   3.7152 r
  sd_DQ_out[9] (net)           1  11.2713 
  sd_DQ_out[9] (out)                        0.0000   0.1211   1.0000   0.0000   0.0002 &   3.7154 r
  data arrival time                                                                        3.7154

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7932     2.8432
  clock reconvergence pessimism                                                 0.0305     2.8737
  clock uncertainty                                                            -0.1000     2.7737
  output external delay                                                        -0.7500     2.0237
  data required time                                                                       2.0237
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0237
  data arrival time                                                                       -3.7154
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6917


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4512/A3 (AO22X1_HVT)
                                            0.0094   0.3697   1.0000   0.0065   0.0068 &   3.3771 r
  I_RISC_CORE/ctmTdsLR_1_4512/Y (AO22X1_HVT)         0.4111   1.0000            0.7418 &   4.1189 r
  I_RISC_CORE/HFSNET_28 (net)
                               1   6.2964 
  I_RISC_CORE/ZBUF_81_inst_5262/A (NBUFFX4_HVT)
                                            0.0000   0.4111   1.0000   0.0000   0.0003 &   4.1192 r
  I_RISC_CORE/ZBUF_81_inst_5262/Y (NBUFFX4_HVT)      0.4180   1.0000            0.6664 &   4.7857 r
  I_RISC_CORE/ZBUF_81_56 (net)
                               4  29.3347 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[4] (SRAM2RW128x16)
                                            0.1269   0.4183   1.0000   0.0873   0.0964 &   4.8821 r
  data arrival time                                                                        4.8821

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0419     3.1917
  data required time                                                                       3.1917
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1917
  data arrival time                                                                       -4.8821
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6904


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4512/A3 (AO22X1_HVT)
                                            0.0094   0.3697   1.0000   0.0065   0.0068 &   3.3771 r
  I_RISC_CORE/ctmTdsLR_1_4512/Y (AO22X1_HVT)         0.4111   1.0000            0.7418 &   4.1189 r
  I_RISC_CORE/HFSNET_28 (net)
                               1   6.2964 
  I_RISC_CORE/ZBUF_81_inst_5262/A (NBUFFX4_HVT)
                                            0.0000   0.4111   1.0000   0.0000   0.0003 &   4.1192 r
  I_RISC_CORE/ZBUF_81_inst_5262/Y (NBUFFX4_HVT)      0.4180   1.0000            0.6664 &   4.7857 r
  I_RISC_CORE/ZBUF_81_56 (net)
                               4  29.3347 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[4] (SRAM2RW128x16)
                                            0.1269   0.4183   1.0000   0.0873   0.0964 &   4.8820 r
  data arrival time                                                                        4.8820

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0419     3.1917
  data required time                                                                       3.1917
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1917
  data arrival time                                                                       -4.8820
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6904


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4512/A3 (AO22X1_HVT)
                                            0.0094   0.3697   1.0000   0.0065   0.0068 &   3.3771 r
  I_RISC_CORE/ctmTdsLR_1_4512/Y (AO22X1_HVT)         0.4111   1.0000            0.7418 &   4.1189 r
  I_RISC_CORE/HFSNET_28 (net)
                               1   6.2964 
  I_RISC_CORE/ZBUF_81_inst_5262/A (NBUFFX4_HVT)
                                            0.0000   0.4111   1.0000   0.0000   0.0003 &   4.1192 r
  I_RISC_CORE/ZBUF_81_inst_5262/Y (NBUFFX4_HVT)      0.4180   1.0000            0.6664 &   4.7857 r
  I_RISC_CORE/ZBUF_81_56 (net)
                               4  29.3347 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[4] (SRAM2RW128x16)
                                            0.1269   0.4183   1.0000   0.0873   0.0964 &   4.8820 r
  data arrival time                                                                        4.8820

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0419     3.1917
  data required time                                                                       3.1917
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1917
  data arrival time                                                                       -4.8820
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6904


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4512/A3 (AO22X1_HVT)
                                            0.0094   0.3697   1.0000   0.0065   0.0068 &   3.3771 r
  I_RISC_CORE/ctmTdsLR_1_4512/Y (AO22X1_HVT)         0.4111   1.0000            0.7418 &   4.1189 r
  I_RISC_CORE/HFSNET_28 (net)
                               1   6.2964 
  I_RISC_CORE/ZBUF_81_inst_5262/A (NBUFFX4_HVT)
                                            0.0000   0.4111   1.0000   0.0000   0.0003 &   4.1192 r
  I_RISC_CORE/ZBUF_81_inst_5262/Y (NBUFFX4_HVT)      0.4180   1.0000            0.6664 &   4.7857 r
  I_RISC_CORE/ZBUF_81_56 (net)
                               4  29.3347 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[4] (SRAM2RW128x16)
                                            0.1269   0.4183   1.0000   0.0873   0.0963 &   4.8820 r
  data arrival time                                                                        4.8820

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0419     3.1917
  data required time                                                                       3.1917
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1917
  data arrival time                                                                       -4.8820
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6904


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4516/A3 (AO22X1_HVT)
                                            0.0094   0.3696   1.0000   0.0065   0.0065 &   3.3769 r
  I_RISC_CORE/ctmTdsLR_1_4516/Y (AO22X1_HVT)         0.4165   1.0000            0.7451 &   4.1220 r
  I_RISC_CORE/HFSNET_32 (net)
                               1   6.4549 
  I_RISC_CORE/ZBUF_81_inst_5255/A (NBUFFX8_HVT)
                                            0.1339   0.4165   1.0000   0.0952   0.0955 &   4.2175 r
  I_RISC_CORE/ZBUF_81_inst_5255/Y (NBUFFX8_HVT)      0.2992   1.0000            0.5999 &   4.8174 r
  I_RISC_CORE/ZBUF_81_55 (net)
                               4  38.3042 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[9] (SRAM2RW128x16)
                                            0.1154   0.3001   1.0000   0.0755   0.0894 &   4.9068 r
  data arrival time                                                                        4.9068

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0135     3.2200
  data required time                                                                       3.2200
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2200
  data arrival time                                                                       -4.9068
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6868


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4516/A3 (AO22X1_HVT)
                                            0.0094   0.3696   1.0000   0.0065   0.0065 &   3.3769 r
  I_RISC_CORE/ctmTdsLR_1_4516/Y (AO22X1_HVT)         0.4165   1.0000            0.7451 &   4.1220 r
  I_RISC_CORE/HFSNET_32 (net)
                               1   6.4549 
  I_RISC_CORE/ZBUF_81_inst_5255/A (NBUFFX8_HVT)
                                            0.1339   0.4165   1.0000   0.0952   0.0955 &   4.2175 r
  I_RISC_CORE/ZBUF_81_inst_5255/Y (NBUFFX8_HVT)      0.2992   1.0000            0.5999 &   4.8174 r
  I_RISC_CORE/ZBUF_81_55 (net)
                               4  38.3042 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[9] (SRAM2RW128x16)
                                            0.1154   0.3001   1.0000   0.0755   0.0894 &   4.9068 r
  data arrival time                                                                        4.9068

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0135     3.2200
  data required time                                                                       3.2200
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2200
  data arrival time                                                                       -4.9068
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6868


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[24]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0840     1.0840
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_/CLK (DFFASX1_HVT)
                                                     0.0929                     0.0000     1.0840 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_/QN (DFFASX1_HVT)
                                                     0.5076   1.0000            1.2864 &   2.3703 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[24] (net)
                               2   4.3022 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_4962/A (NBUFFX2_HVT)
                                            0.1398   0.5076   1.0000   0.0964   0.0965 &   2.4668 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_4962/Y (NBUFFX2_HVT)
                                                     0.3322   1.0000            0.6768 &   3.1436 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_20 (net)
                               1  10.6175 
  I_SDRAM_TOP/I_SDRAM_IF/U15556/A4 (AO22X1_RVT)
                                            0.0503   0.3322   1.0000   0.0358   0.0366 &   3.1802 r
  I_SDRAM_TOP/I_SDRAM_IF/U15556/Y (AO22X1_RVT)       0.0969   1.0000            0.3444 &   3.5246 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[24] (net)
                               1   1.0416 
  U674/A (NBUFFX4_RVT)                      0.0000   0.0969   1.0000   0.0000   0.0000 &   3.5246 r
  U674/Y (NBUFFX4_RVT)                               0.1194   1.0000            0.1841 &   3.7087 r
  sd_DQ_out[24] (net)          1  10.9848 
  sd_DQ_out[24] (out)                       0.0000   0.1194   1.0000   0.0000   0.0002 &   3.7089 r
  data arrival time                                                                        3.7089

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7932     2.8432
  clock reconvergence pessimism                                                 0.0305     2.8737
  clock uncertainty                                                            -0.1000     2.7737
  output external delay                                                        -0.7500     2.0237
  data required time                                                                       2.0237
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0237
  data arrival time                                                                       -3.7089
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6852


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4516/A3 (AO22X1_HVT)
                                            0.0094   0.3696   1.0000   0.0065   0.0065 &   3.3769 r
  I_RISC_CORE/ctmTdsLR_1_4516/Y (AO22X1_HVT)         0.4165   1.0000            0.7451 &   4.1220 r
  I_RISC_CORE/HFSNET_32 (net)
                               1   6.4549 
  I_RISC_CORE/ZBUF_81_inst_5255/A (NBUFFX8_HVT)
                                            0.1339   0.4165   1.0000   0.0952   0.0955 &   4.2175 r
  I_RISC_CORE/ZBUF_81_inst_5255/Y (NBUFFX8_HVT)      0.2992   1.0000            0.5999 &   4.8174 r
  I_RISC_CORE/ZBUF_81_55 (net)
                               4  38.3042 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[9] (SRAM2RW128x16)
                                            0.1152   0.3001   1.0000   0.0753   0.0875 &   4.9049 r
  data arrival time                                                                        4.9049

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0135     3.2200
  data required time                                                                       3.2200
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2200
  data arrival time                                                                       -4.9049
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6849


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4516/A3 (AO22X1_HVT)
                                            0.0094   0.3696   1.0000   0.0065   0.0065 &   3.3769 r
  I_RISC_CORE/ctmTdsLR_1_4516/Y (AO22X1_HVT)         0.4165   1.0000            0.7451 &   4.1220 r
  I_RISC_CORE/HFSNET_32 (net)
                               1   6.4549 
  I_RISC_CORE/ZBUF_81_inst_5255/A (NBUFFX8_HVT)
                                            0.1339   0.4165   1.0000   0.0952   0.0955 &   4.2175 r
  I_RISC_CORE/ZBUF_81_inst_5255/Y (NBUFFX8_HVT)      0.2992   1.0000            0.5999 &   4.8174 r
  I_RISC_CORE/ZBUF_81_55 (net)
                               4  38.3042 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[9] (SRAM2RW128x16)
                                            0.1151   0.3001   1.0000   0.0753   0.0874 &   4.9048 r
  data arrival time                                                                        4.9048

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0135     3.2200
  data required time                                                                       3.2200
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2200
  data arrival time                                                                       -4.9048
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6848


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4519/A3 (AO22X1_HVT)
                                            0.0094   0.3696   1.0000   0.0065   0.0065 &   3.3769 r
  I_RISC_CORE/ctmTdsLR_1_4519/Y (AO22X1_HVT)         0.3908   1.0000            0.7301 &   4.1070 r
  I_RISC_CORE/HFSNET_35 (net)
                               1   5.7491 
  I_RISC_CORE/ZBUF_81_inst_5237/A (NBUFFX4_HVT)
                                            0.0701   0.3908   1.0000   0.0493   0.0495 &   4.1565 r
  I_RISC_CORE/ZBUF_81_inst_5237/Y (NBUFFX4_HVT)      0.4240   1.0000            0.6534 &   4.8100 r
  I_RISC_CORE/ZBUF_81_53 (net)
                               4  29.9074 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[12] (SRAM2RW128x16)
                                            0.0589   0.4244   1.0000   0.0415   0.0515 &   4.8614 r
  data arrival time                                                                        4.8614

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0433     3.1902
  data required time                                                                       3.1902
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1902
  data arrival time                                                                       -4.8614
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6712


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4519/A3 (AO22X1_HVT)
                                            0.0094   0.3696   1.0000   0.0065   0.0065 &   3.3769 r
  I_RISC_CORE/ctmTdsLR_1_4519/Y (AO22X1_HVT)         0.3908   1.0000            0.7301 &   4.1070 r
  I_RISC_CORE/HFSNET_35 (net)
                               1   5.7491 
  I_RISC_CORE/ZBUF_81_inst_5237/A (NBUFFX4_HVT)
                                            0.0701   0.3908   1.0000   0.0493   0.0495 &   4.1565 r
  I_RISC_CORE/ZBUF_81_inst_5237/Y (NBUFFX4_HVT)      0.4240   1.0000            0.6534 &   4.8100 r
  I_RISC_CORE/ZBUF_81_53 (net)
                               4  29.9074 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[12] (SRAM2RW128x16)
                                            0.0589   0.4244   1.0000   0.0415   0.0515 &   4.8614 r
  data arrival time                                                                        4.8614

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0433     3.1902
  data required time                                                                       3.1902
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1902
  data arrival time                                                                       -4.8614
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6712


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4519/A3 (AO22X1_HVT)
                                            0.0094   0.3696   1.0000   0.0065   0.0065 &   3.3769 r
  I_RISC_CORE/ctmTdsLR_1_4519/Y (AO22X1_HVT)         0.3908   1.0000            0.7301 &   4.1070 r
  I_RISC_CORE/HFSNET_35 (net)
                               1   5.7491 
  I_RISC_CORE/ZBUF_81_inst_5237/A (NBUFFX4_HVT)
                                            0.0701   0.3908   1.0000   0.0493   0.0495 &   4.1565 r
  I_RISC_CORE/ZBUF_81_inst_5237/Y (NBUFFX4_HVT)      0.4240   1.0000            0.6534 &   4.8100 r
  I_RISC_CORE/ZBUF_81_53 (net)
                               4  29.9074 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[12] (SRAM2RW128x16)
                                            0.0589   0.4244   1.0000   0.0415   0.0514 &   4.8614 r
  data arrival time                                                                        4.8614

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0433     3.1902
  data required time                                                                       3.1902
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1902
  data arrival time                                                                       -4.8614
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6712


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4519/A3 (AO22X1_HVT)
                                            0.0094   0.3696   1.0000   0.0065   0.0065 &   3.3769 r
  I_RISC_CORE/ctmTdsLR_1_4519/Y (AO22X1_HVT)         0.3908   1.0000            0.7301 &   4.1070 r
  I_RISC_CORE/HFSNET_35 (net)
                               1   5.7491 
  I_RISC_CORE/ZBUF_81_inst_5237/A (NBUFFX4_HVT)
                                            0.0701   0.3908   1.0000   0.0493   0.0495 &   4.1565 r
  I_RISC_CORE/ZBUF_81_inst_5237/Y (NBUFFX4_HVT)      0.4240   1.0000            0.6534 &   4.8100 r
  I_RISC_CORE/ZBUF_81_53 (net)
                               4  29.9074 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[12] (SRAM2RW128x16)
                                            0.0589   0.4244   1.0000   0.0415   0.0514 &   4.8614 r
  data arrival time                                                                        4.8614

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0433     3.1902
  data required time                                                                       3.1902
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1902
  data arrival time                                                                       -4.8614
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6712


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4518/A3 (AO22X1_HVT)
                                            0.0094   0.3696   1.0000   0.0065   0.0065 &   3.3769 r
  I_RISC_CORE/ctmTdsLR_1_4518/Y (AO22X1_HVT)         0.3787   1.0000            0.7232 &   4.1000 r
  I_RISC_CORE/HFSNET_34 (net)
                               1   5.4234 
  I_RISC_CORE/ZBUF_81_inst_5198/A (NBUFFX4_HVT)
                                            0.0239   0.3787   1.0000   0.0165   0.0168 &   4.1168 r
  I_RISC_CORE/ZBUF_81_inst_5198/Y (NBUFFX4_HVT)      0.4334   1.0000            0.6491 &   4.7659 r
  I_RISC_CORE/ZBUF_81_48 (net)
                               4  30.8988 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[11] (SRAM2RW128x16)
                                            0.1040   0.4338   1.0000   0.0749   0.0851 &   4.8511 r
  data arrival time                                                                        4.8511

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0456     3.1879
  data required time                                                                       3.1879
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1879
  data arrival time                                                                       -4.8511
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6631


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4518/A3 (AO22X1_HVT)
                                            0.0094   0.3696   1.0000   0.0065   0.0065 &   3.3769 r
  I_RISC_CORE/ctmTdsLR_1_4518/Y (AO22X1_HVT)         0.3787   1.0000            0.7232 &   4.1000 r
  I_RISC_CORE/HFSNET_34 (net)
                               1   5.4234 
  I_RISC_CORE/ZBUF_81_inst_5198/A (NBUFFX4_HVT)
                                            0.0239   0.3787   1.0000   0.0165   0.0168 &   4.1168 r
  I_RISC_CORE/ZBUF_81_inst_5198/Y (NBUFFX4_HVT)      0.4334   1.0000            0.6491 &   4.7659 r
  I_RISC_CORE/ZBUF_81_48 (net)
                               4  30.8988 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[11] (SRAM2RW128x16)
                                            0.1040   0.4338   1.0000   0.0749   0.0851 &   4.8510 r
  data arrival time                                                                        4.8510

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0456     3.1879
  data required time                                                                       3.1879
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1879
  data arrival time                                                                       -4.8510
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6631


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4518/A3 (AO22X1_HVT)
                                            0.0094   0.3696   1.0000   0.0065   0.0065 &   3.3769 r
  I_RISC_CORE/ctmTdsLR_1_4518/Y (AO22X1_HVT)         0.3787   1.0000            0.7232 &   4.1000 r
  I_RISC_CORE/HFSNET_34 (net)
                               1   5.4234 
  I_RISC_CORE/ZBUF_81_inst_5198/A (NBUFFX4_HVT)
                                            0.0239   0.3787   1.0000   0.0165   0.0168 &   4.1168 r
  I_RISC_CORE/ZBUF_81_inst_5198/Y (NBUFFX4_HVT)      0.4334   1.0000            0.6491 &   4.7659 r
  I_RISC_CORE/ZBUF_81_48 (net)
                               4  30.8988 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[11] (SRAM2RW128x16)
                                            0.1040   0.4338   1.0000   0.0748   0.0850 &   4.8509 r
  data arrival time                                                                        4.8509

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0456     3.1879
  data required time                                                                       3.1879
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1879
  data arrival time                                                                       -4.8509
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6630


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4518/A3 (AO22X1_HVT)
                                            0.0094   0.3696   1.0000   0.0065   0.0065 &   3.3769 r
  I_RISC_CORE/ctmTdsLR_1_4518/Y (AO22X1_HVT)         0.3787   1.0000            0.7232 &   4.1000 r
  I_RISC_CORE/HFSNET_34 (net)
                               1   5.4234 
  I_RISC_CORE/ZBUF_81_inst_5198/A (NBUFFX4_HVT)
                                            0.0239   0.3787   1.0000   0.0165   0.0168 &   4.1168 r
  I_RISC_CORE/ZBUF_81_inst_5198/Y (NBUFFX4_HVT)      0.4334   1.0000            0.6491 &   4.7659 r
  I_RISC_CORE/ZBUF_81_48 (net)
                               4  30.8988 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[11] (SRAM2RW128x16)
                                            0.1040   0.4338   1.0000   0.0748   0.0850 &   4.8509 r
  data arrival time                                                                        4.8509

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0456     3.1879
  data required time                                                                       3.1879
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1879
  data arrival time                                                                       -4.8509
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6629


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[5]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0849     1.0849
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_/CLK (DFFASX1_HVT)
                                                     0.0951                     0.0000     1.0849 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_/QN (DFFASX1_HVT)
                                                     0.4858   1.0000            1.2569 &   2.3419 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[5] (net)
                               2   3.4862 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5261/A (NBUFFX2_HVT)
                                            0.1186   0.4858   1.0000   0.0805   0.0805 &   2.4224 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5261/Y (NBUFFX2_HVT)
                                                     0.4069   1.0000            0.6966 &   3.1190 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_56 (net)
                               1  14.3015 
  I_SDRAM_TOP/I_SDRAM_IF/U15575/A4 (AO22X1_RVT)
                                            0.0000   0.4076   1.0000   0.0000   0.0021 &   3.1210 r
  I_SDRAM_TOP/I_SDRAM_IF/U15575/Y (AO22X1_RVT)       0.0939   1.0000            0.3797 &   3.5007 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[5] (net)
                               1   0.9865 
  U657/A (NBUFFX4_RVT)                      0.0000   0.0939   1.0000   0.0000   0.0000 &   3.5007 r
  U657/Y (NBUFFX4_RVT)                               0.1212   1.0000            0.1833 &   3.6840 r
  sd_DQ_out[5] (net)           1  11.2851 
  sd_DQ_out[5] (out)                        0.0000   0.1212   1.0000   0.0000   0.0002 &   3.6842 r
  data arrival time                                                                        3.6842

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7932     2.8432
  clock reconvergence pessimism                                                 0.0305     2.8737
  clock uncertainty                                                            -0.1000     2.7737
  output external delay                                                        -0.7500     2.0237
  data required time                                                                       2.0237
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0237
  data arrival time                                                                       -3.6842
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6605


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[1]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0849     1.0849
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_/CLK (DFFASX1_HVT)
                                                     0.0951                     0.0000     1.0849 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_/QN (DFFASX1_HVT)
                                                     0.5097   1.0000            1.2901 &   2.3750 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[1] (net)
                               2   4.3754 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5134/A (NBUFFX2_HVT)
                                            0.0000   0.5097   1.0000   0.0000   0.0001 &   2.3751 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5134/Y (NBUFFX2_HVT)
                                                     0.4013   1.0000            0.7130 &   3.0882 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_41 (net)
                               1  14.1000 
  I_SDRAM_TOP/I_SDRAM_IF/U15579/A4 (AO22X1_RVT)
                                            0.0188   0.4013   1.0000   0.0130   0.0143 &   3.1025 r
  I_SDRAM_TOP/I_SDRAM_IF/U15579/Y (AO22X1_RVT)       0.0999   1.0000            0.3821 &   3.4846 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[1] (net)
                               1   1.2731 
  U661/A (NBUFFX4_RVT)                      0.0000   0.0999   1.0000   0.0000   0.0000 &   3.4846 r
  U661/Y (NBUFFX4_RVT)                               0.1213   1.0000            0.1871 &   3.6718 r
  sd_DQ_out[1] (net)           1  11.2946 
  sd_DQ_out[1] (out)                        0.0000   0.1213   1.0000   0.0000   0.0002 &   3.6720 r
  data arrival time                                                                        3.6720

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7932     2.8432
  clock reconvergence pessimism                                                 0.0305     2.8737
  clock uncertainty                                                            -0.1000     2.7737
  output external delay                                                        -0.7500     2.0237
  data required time                                                                       2.0237
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0237
  data arrival time                                                                       -3.6720
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6483


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[31]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0844     1.0844
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_/CLK (DFFASX1_HVT)
                                                     0.0950                     0.0000     1.0844 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_/QN (DFFASX1_HVT)
                                                     0.4546   1.0000            1.2053 &   2.2897 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[31] (net)
                               2   2.2952 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_9_inst_5195/A (NBUFFX2_HVT)
                                            0.1178   0.4546   1.0000   0.0771   0.0771 &   2.3668 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_9_inst_5195/Y (NBUFFX2_HVT)
                                                     0.3858   1.0000            0.6625 &   3.0293 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_9_48 (net)
                               1  13.2695 
  I_SDRAM_TOP/I_SDRAM_IF/U15549/A4 (AO22X1_RVT)
                                            0.0000   0.3865   1.0000   0.0000   0.0020 &   3.0313 r
  I_SDRAM_TOP/I_SDRAM_IF/U15549/Y (AO22X1_RVT)       0.1275   1.0000            0.3943 &   3.4256 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[31] (net)
                               1   2.3587 
  U598/A (NBUFFX4_RVT)                      0.0418   0.1275   1.0000   0.0302   0.0302 &   3.4558 r
  U598/Y (NBUFFX4_RVT)                               0.1327   1.0000            0.2115 &   3.6672 r
  sd_DQ_out[31] (net)          1  13.1506 
  sd_DQ_out[31] (out)                       0.0000   0.1327   1.0000   0.0000   0.0005 &   3.6677 r
  data arrival time                                                                        3.6677

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7932     2.8432
  clock reconvergence pessimism                                                 0.0305     2.8737
  clock uncertainty                                                            -0.1000     2.7737
  output external delay                                                        -0.7500     2.0237
  data required time                                                                       2.0237
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0237
  data arrival time                                                                       -3.6677
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6440


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4515/A3 (AO22X1_HVT)
                                            0.0094   0.3696   1.0000   0.0065   0.0065 &   3.3769 r
  I_RISC_CORE/ctmTdsLR_1_4515/Y (AO22X1_HVT)         0.4223   1.0000            0.7481 &   4.1250 r
  I_RISC_CORE/HFSNET_31 (net)
                               1   6.5988 
  I_RISC_CORE/ZBUF_81_inst_5268/A (NBUFFX8_HVT)
                                            0.0456   0.4223   1.0000   0.0316   0.0319 &   4.1570 r
  I_RISC_CORE/ZBUF_81_inst_5268/Y (NBUFFX8_HVT)      0.2960   1.0000            0.6027 &   4.7596 r
  I_RISC_CORE/ZBUF_81_57 (net)
                               4  37.5577 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[5] (SRAM2RW128x16)
                                            0.1084   0.2968   1.0000   0.0751   0.0883 &   4.8480 r
  data arrival time                                                                        4.8480

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0127     3.2208
  data required time                                                                       3.2208
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2208
  data arrival time                                                                       -4.8480
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6272


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4515/A3 (AO22X1_HVT)
                                            0.0094   0.3696   1.0000   0.0065   0.0065 &   3.3769 r
  I_RISC_CORE/ctmTdsLR_1_4515/Y (AO22X1_HVT)         0.4223   1.0000            0.7481 &   4.1250 r
  I_RISC_CORE/HFSNET_31 (net)
                               1   6.5988 
  I_RISC_CORE/ZBUF_81_inst_5268/A (NBUFFX8_HVT)
                                            0.0456   0.4223   1.0000   0.0316   0.0319 &   4.1570 r
  I_RISC_CORE/ZBUF_81_inst_5268/Y (NBUFFX8_HVT)      0.2960   1.0000            0.6027 &   4.7596 r
  I_RISC_CORE/ZBUF_81_57 (net)
                               4  37.5577 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[5] (SRAM2RW128x16)
                                            0.1084   0.2968   1.0000   0.0750   0.0883 &   4.8479 r
  data arrival time                                                                        4.8479

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0127     3.2208
  data required time                                                                       3.2208
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2208
  data arrival time                                                                       -4.8479
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6272


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4515/A3 (AO22X1_HVT)
                                            0.0094   0.3696   1.0000   0.0065   0.0065 &   3.3769 r
  I_RISC_CORE/ctmTdsLR_1_4515/Y (AO22X1_HVT)         0.4223   1.0000            0.7481 &   4.1250 r
  I_RISC_CORE/HFSNET_31 (net)
                               1   6.5988 
  I_RISC_CORE/ZBUF_81_inst_5268/A (NBUFFX8_HVT)
                                            0.0456   0.4223   1.0000   0.0316   0.0319 &   4.1570 r
  I_RISC_CORE/ZBUF_81_inst_5268/Y (NBUFFX8_HVT)      0.2960   1.0000            0.6027 &   4.7596 r
  I_RISC_CORE/ZBUF_81_57 (net)
                               4  37.5577 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[5] (SRAM2RW128x16)
                                            0.1081   0.2968   1.0000   0.0749   0.0865 &   4.8461 r
  data arrival time                                                                        4.8461

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0127     3.2208
  data required time                                                                       3.2208
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2208
  data arrival time                                                                       -4.8461
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6253


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4515/A3 (AO22X1_HVT)
                                            0.0094   0.3696   1.0000   0.0065   0.0065 &   3.3769 r
  I_RISC_CORE/ctmTdsLR_1_4515/Y (AO22X1_HVT)         0.4223   1.0000            0.7481 &   4.1250 r
  I_RISC_CORE/HFSNET_31 (net)
                               1   6.5988 
  I_RISC_CORE/ZBUF_81_inst_5268/A (NBUFFX8_HVT)
                                            0.0456   0.4223   1.0000   0.0316   0.0319 &   4.1570 r
  I_RISC_CORE/ZBUF_81_inst_5268/Y (NBUFFX8_HVT)      0.2960   1.0000            0.6027 &   4.7596 r
  I_RISC_CORE/ZBUF_81_57 (net)
                               4  37.5577 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[5] (SRAM2RW128x16)
                                            0.1081   0.2968   1.0000   0.0748   0.0865 &   4.8461 r
  data arrival time                                                                        4.8461

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0127     3.2208
  data required time                                                                       3.2208
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2208
  data arrival time                                                                       -4.8461
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6253


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[26]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0833     1.0833
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_/CLK (DFFASX1_HVT)
                                                     0.0929                     0.0000     1.0833 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_/QN (DFFASX1_HVT)
                                                     0.4815   1.0000            1.2483 &   2.3316 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[26] (net)
                               2   3.3234 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5235/A (NBUFFX2_HVT)
                                            0.1043   0.4815   1.0000   0.0708   0.0708 &   2.4024 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5235/Y (NBUFFX2_HVT)
                                                     0.3717   1.0000            0.6769 &   3.0794 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_53 (net)
                               1  12.6292 
  I_SDRAM_TOP/I_SDRAM_IF/U15554/A4 (AO22X1_RVT)
                                            0.0000   0.3717   1.0000   0.0000   0.0012 &   3.0806 r
  I_SDRAM_TOP/I_SDRAM_IF/U15554/Y (AO22X1_RVT)       0.1057   1.0000            0.3706 &   3.4511 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[26] (net)
                               1   1.4203 
  U673/A (NBUFFX4_RVT)                      0.0078   0.1057   1.0000   0.0054   0.0054 &   3.4565 r
  U673/Y (NBUFFX4_RVT)                               0.1207   1.0000            0.1905 &   3.6470 r
  sd_DQ_out[26] (net)          1  11.1882 
  sd_DQ_out[26] (out)                       0.0000   0.1207   1.0000   0.0000   0.0002 &   3.6472 r
  data arrival time                                                                        3.6472

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7932     2.8432
  clock reconvergence pessimism                                                 0.0305     2.8737
  clock uncertainty                                                            -0.1000     2.7737
  output external delay                                                        -0.7500     2.0237
  data required time                                                                       2.0237
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0237
  data arrival time                                                                       -3.6472
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6235


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4514/A3 (AO22X1_HVT)
                                            0.0094   0.3697   1.0000   0.0065   0.0068 &   3.3771 r
  I_RISC_CORE/ctmTdsLR_1_4514/Y (AO22X1_HVT)         0.4258   1.0000            0.7502 &   4.1274 r
  I_RISC_CORE/HFSNET_30 (net)
                               1   6.6935 
  I_RISC_CORE/ZBUF_81_inst_4980/A (NBUFFX8_HVT)
                                            0.0775   0.4259   1.0000   0.0544   0.0547 &   4.1821 r
  I_RISC_CORE/ZBUF_81_inst_4980/Y (NBUFFX8_HVT)      0.2880   1.0000            0.6015 &   4.7836 r
  I_RISC_CORE/ZBUF_81_20 (net)
                               4  35.8259 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[7] (SRAM2RW128x16)
                                            0.0707   0.2888   1.0000   0.0460   0.0582 &   4.8418 r
  data arrival time                                                                        4.8418

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0108     3.2227
  data required time                                                                       3.2227
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2227
  data arrival time                                                                       -4.8418
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6190


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4514/A3 (AO22X1_HVT)
                                            0.0094   0.3697   1.0000   0.0065   0.0068 &   3.3771 r
  I_RISC_CORE/ctmTdsLR_1_4514/Y (AO22X1_HVT)         0.4258   1.0000            0.7502 &   4.1274 r
  I_RISC_CORE/HFSNET_30 (net)
                               1   6.6935 
  I_RISC_CORE/ZBUF_81_inst_4980/A (NBUFFX8_HVT)
                                            0.0775   0.4259   1.0000   0.0544   0.0547 &   4.1821 r
  I_RISC_CORE/ZBUF_81_inst_4980/Y (NBUFFX8_HVT)      0.2880   1.0000            0.6015 &   4.7836 r
  I_RISC_CORE/ZBUF_81_20 (net)
                               4  35.8259 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[7] (SRAM2RW128x16)
                                            0.0707   0.2888   1.0000   0.0460   0.0581 &   4.8417 r
  data arrival time                                                                        4.8417

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0108     3.2227
  data required time                                                                       3.2227
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2227
  data arrival time                                                                       -4.8417
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6190


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4514/A3 (AO22X1_HVT)
                                            0.0094   0.3697   1.0000   0.0065   0.0068 &   3.3771 r
  I_RISC_CORE/ctmTdsLR_1_4514/Y (AO22X1_HVT)         0.4258   1.0000            0.7502 &   4.1274 r
  I_RISC_CORE/HFSNET_30 (net)
                               1   6.6935 
  I_RISC_CORE/ZBUF_81_inst_4980/A (NBUFFX8_HVT)
                                            0.0775   0.4259   1.0000   0.0544   0.0547 &   4.1821 r
  I_RISC_CORE/ZBUF_81_inst_4980/Y (NBUFFX8_HVT)      0.2880   1.0000            0.6015 &   4.7836 r
  I_RISC_CORE/ZBUF_81_20 (net)
                               4  35.8259 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[7] (SRAM2RW128x16)
                                            0.0707   0.2888   1.0000   0.0460   0.0581 &   4.8417 r
  data arrival time                                                                        4.8417

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0108     3.2227
  data required time                                                                       3.2227
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2227
  data arrival time                                                                       -4.8417
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6190


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4514/A3 (AO22X1_HVT)
                                            0.0094   0.3697   1.0000   0.0065   0.0068 &   3.3771 r
  I_RISC_CORE/ctmTdsLR_1_4514/Y (AO22X1_HVT)         0.4258   1.0000            0.7502 &   4.1274 r
  I_RISC_CORE/HFSNET_30 (net)
                               1   6.6935 
  I_RISC_CORE/ZBUF_81_inst_4980/A (NBUFFX8_HVT)
                                            0.0775   0.4259   1.0000   0.0544   0.0547 &   4.1821 r
  I_RISC_CORE/ZBUF_81_inst_4980/Y (NBUFFX8_HVT)      0.2880   1.0000            0.6015 &   4.7836 r
  I_RISC_CORE/ZBUF_81_20 (net)
                               4  35.8259 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[7] (SRAM2RW128x16)
                                            0.0707   0.2888   1.0000   0.0460   0.0581 &   4.8416 r
  data arrival time                                                                        4.8416

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0108     3.2227
  data required time                                                                       3.2227
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2227
  data arrival time                                                                       -4.8416
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6189


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[18]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0779     1.0779
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_/CLK (DFFASX1_HVT)
                                                     0.0842                     0.0000     1.0779 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_/QN (DFFASX1_HVT)
                                                     0.4618   1.0000            1.2094 &   2.2873 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[18] (net)
                               2   2.5706 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5218/A (NBUFFX2_HVT)
                                            0.0305   0.4618   1.0000   0.0211   0.0212 &   2.3085 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5218/Y (NBUFFX2_HVT)
                                                     0.3898   1.0000            0.6711 &   2.9796 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_51 (net)
                               1  13.5546 
  I_SDRAM_TOP/I_SDRAM_IF/U15562/A4 (AO22X1_RVT)
                                            0.1402   0.3898   1.0000   0.1013   0.1026 &   3.0822 r
  I_SDRAM_TOP/I_SDRAM_IF/U15562/Y (AO22X1_RVT)       0.0940   1.0000            0.3698 &   3.4521 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[18] (net)
                               1   0.9285 
  U680/A (NBUFFX4_RVT)                      0.0000   0.0940   1.0000   0.0000   0.0000 &   3.4521 r
  U680/Y (NBUFFX4_RVT)                               0.1212   1.0000            0.1833 &   3.6353 r
  sd_DQ_out[18] (net)          1  11.2785 
  sd_DQ_out[18] (out)                       0.0000   0.1212   1.0000   0.0000   0.0002 &   3.6355 r
  data arrival time                                                                        3.6355

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7932     2.8432
  clock reconvergence pessimism                                                 0.0305     2.8737
  clock uncertainty                                                            -0.1000     2.7737
  output external delay                                                        -0.7500     2.0237
  data required time                                                                       2.0237
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0237
  data arrival time                                                                       -3.6355
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6118


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4508/A3 (AO22X1_HVT)
                                            0.0094   0.3697   1.0000   0.0065   0.0068 &   3.3771 r
  I_RISC_CORE/ctmTdsLR_1_4508/Y (AO22X1_HVT)         0.3861   1.0000            0.7275 &   4.1046 r
  I_RISC_CORE/HFSNET_24 (net)
                               1   5.6239 
  I_RISC_CORE/ZBUF_81_inst_5220/A (NBUFFX4_HVT)
                                            0.0539   0.3861   1.0000   0.0371   0.0373 &   4.1420 r
  I_RISC_CORE/ZBUF_81_inst_5220/Y (NBUFFX4_HVT)      0.4074   1.0000            0.6420 &   4.7839 r
  I_RISC_CORE/ZBUF_81_51 (net)
                               4  28.2480 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[6] (SRAM2RW128x16)
                                            0.0133   0.4077   1.0000   0.0092   0.0181 &   4.8020 r
  data arrival time                                                                        4.8020

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0393     3.1942
  data required time                                                                       3.1942
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1942
  data arrival time                                                                       -4.8020
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6078


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4508/A3 (AO22X1_HVT)
                                            0.0094   0.3697   1.0000   0.0065   0.0068 &   3.3771 r
  I_RISC_CORE/ctmTdsLR_1_4508/Y (AO22X1_HVT)         0.3861   1.0000            0.7275 &   4.1046 r
  I_RISC_CORE/HFSNET_24 (net)
                               1   5.6239 
  I_RISC_CORE/ZBUF_81_inst_5220/A (NBUFFX4_HVT)
                                            0.0539   0.3861   1.0000   0.0371   0.0373 &   4.1420 r
  I_RISC_CORE/ZBUF_81_inst_5220/Y (NBUFFX4_HVT)      0.4074   1.0000            0.6420 &   4.7839 r
  I_RISC_CORE/ZBUF_81_51 (net)
                               4  28.2480 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[6] (SRAM2RW128x16)
                                            0.0133   0.4077   1.0000   0.0092   0.0180 &   4.8020 r
  data arrival time                                                                        4.8020

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0393     3.1942
  data required time                                                                       3.1942
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1942
  data arrival time                                                                       -4.8020
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6078


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4508/A3 (AO22X1_HVT)
                                            0.0094   0.3697   1.0000   0.0065   0.0068 &   3.3771 r
  I_RISC_CORE/ctmTdsLR_1_4508/Y (AO22X1_HVT)         0.3861   1.0000            0.7275 &   4.1046 r
  I_RISC_CORE/HFSNET_24 (net)
                               1   5.6239 
  I_RISC_CORE/ZBUF_81_inst_5220/A (NBUFFX4_HVT)
                                            0.0539   0.3861   1.0000   0.0371   0.0373 &   4.1420 r
  I_RISC_CORE/ZBUF_81_inst_5220/Y (NBUFFX4_HVT)      0.4074   1.0000            0.6420 &   4.7839 r
  I_RISC_CORE/ZBUF_81_51 (net)
                               4  28.2480 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[6] (SRAM2RW128x16)
                                            0.0133   0.4077   1.0000   0.0092   0.0180 &   4.8019 r
  data arrival time                                                                        4.8019

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0393     3.1942
  data required time                                                                       3.1942
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1942
  data arrival time                                                                       -4.8019
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6077


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4508/A3 (AO22X1_HVT)
                                            0.0094   0.3697   1.0000   0.0065   0.0068 &   3.3771 r
  I_RISC_CORE/ctmTdsLR_1_4508/Y (AO22X1_HVT)         0.3861   1.0000            0.7275 &   4.1046 r
  I_RISC_CORE/HFSNET_24 (net)
                               1   5.6239 
  I_RISC_CORE/ZBUF_81_inst_5220/A (NBUFFX4_HVT)
                                            0.0539   0.3861   1.0000   0.0371   0.0373 &   4.1420 r
  I_RISC_CORE/ZBUF_81_inst_5220/Y (NBUFFX4_HVT)      0.4074   1.0000            0.6420 &   4.7839 r
  I_RISC_CORE/ZBUF_81_51 (net)
                               4  28.2480 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[6] (SRAM2RW128x16)
                                            0.0133   0.4077   1.0000   0.0092   0.0180 &   4.8019 r
  data arrival time                                                                        4.8019

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0393     3.1942
  data required time                                                                       3.1942
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1942
  data arrival time                                                                       -4.8019
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6077


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[14]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0779     1.0779
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_/CLK (DFFASX1_HVT)
                                                     0.0842                     0.0000     1.0779 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_/QN (DFFASX1_HVT)
                                                     0.4551   1.0000            1.1984 &   2.2763 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[14] (net)
                               2   2.3176 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_4960/A (NBUFFX2_HVT)
                                            0.1237   0.4551   1.0000   0.0834   0.0834 &   2.3597 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_4960/Y (NBUFFX2_HVT)
                                                     0.3998   1.0000            0.6699 &   3.0296 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_19 (net)
                               1  13.9671 
  I_SDRAM_TOP/I_SDRAM_IF/U15566/A4 (AO22X1_RVT)
                                            0.0568   0.4005   1.0000   0.0381   0.0401 &   3.0697 r
  I_SDRAM_TOP/I_SDRAM_IF/U15566/Y (AO22X1_RVT)       0.0954   1.0000            0.3732 &   3.4429 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[14] (net)
                               1   0.8482 
  U682/A (NBUFFX4_RVT)                      0.0000   0.0954   1.0000   0.0000   0.0000 &   3.4429 r
  U682/Y (NBUFFX4_RVT)                               0.1203   1.0000            0.1836 &   3.6266 r
  sd_DQ_out[14] (net)          1  11.1268 
  sd_DQ_out[14] (out)                       0.0000   0.1203   1.0000   0.0000   0.0002 &   3.6267 r
  data arrival time                                                                        3.6267

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7932     2.8432
  clock reconvergence pessimism                                                 0.0305     2.8737
  clock uncertainty                                                            -0.1000     2.7737
  output external delay                                                        -0.7500     2.0237
  data required time                                                                       2.0237
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0237
  data arrival time                                                                       -3.6267
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6030


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[10]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0779     1.0779
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_/CLK (DFFASX1_HVT)
                                                     0.0841                     0.0000     1.0779 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_/QN (DFFASX1_HVT)
                                                     0.4694   1.0000            1.2220 &   2.2999 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[10] (net)
                               2   2.8624 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5245/A (NBUFFX2_HVT)
                                            0.1006   0.4694   1.0000   0.0712   0.0712 &   2.3710 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5245/Y (NBUFFX2_HVT)
                                                     0.3860   1.0000            0.6749 &   3.0460 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_54 (net)
                               1  13.3563 
  I_SDRAM_TOP/I_SDRAM_IF/U15570/A4 (AO22X1_RVT)
                                            0.0189   0.3860   1.0000   0.0131   0.0144 &   3.0604 r
  I_SDRAM_TOP/I_SDRAM_IF/U15570/Y (AO22X1_RVT)       0.0996   1.0000            0.3735 &   3.4339 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[10] (net)
                               1   1.2072 
  U669/A (NBUFFX4_RVT)                      0.0000   0.0996   1.0000   0.0000   0.0000 &   3.4339 r
  U669/Y (NBUFFX4_RVT)                               0.1199   1.0000            0.1861 &   3.6200 r
  sd_DQ_out[10] (net)          1  11.0587 
  sd_DQ_out[10] (out)                       0.0000   0.1199   1.0000   0.0000   0.0002 &   3.6201 r
  data arrival time                                                                        3.6201

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7932     2.8432
  clock reconvergence pessimism                                                 0.0305     2.8737
  clock uncertainty                                                            -0.1000     2.7737
  output external delay                                                        -0.7500     2.0237
  data required time                                                                       2.0237
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0237
  data arrival time                                                                       -3.6201
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5964


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[4]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0840     1.0840
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_/CLK (DFFASX1_HVT)
                                                     0.0929                     0.0000     1.0840 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_/QN (DFFASX1_HVT)
                                                     0.4998   1.0000            1.2782 &   2.3622 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[4] (net)
                               2   4.0206 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5178/A (NBUFFX2_HVT)
                                            0.0756   0.4998   1.0000   0.0526   0.0527 &   2.4149 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5178/Y (NBUFFX2_HVT)
                                                     0.3288   1.0000            0.6692 &   3.0841 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_46 (net)
                               1  10.4539 
  I_SDRAM_TOP/I_SDRAM_IF/U15576/A4 (AO22X1_RVT)
                                            0.0103   0.3288   1.0000   0.0071   0.0080 &   3.0920 r
  I_SDRAM_TOP/I_SDRAM_IF/U15576/Y (AO22X1_RVT)       0.0947   1.0000            0.3425 &   3.4345 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[4] (net)
                               1   1.0264 
  U681/A (NBUFFX4_RVT)                      0.0000   0.0947   1.0000   0.0000   0.0000 &   3.4345 r
  U681/Y (NBUFFX4_RVT)                               0.1190   1.0000            0.1824 &   3.6170 r
  sd_DQ_out[4] (net)           1  10.9210 
  sd_DQ_out[4] (out)                        0.0000   0.1190   1.0000   0.0000   0.0002 &   3.6171 r
  data arrival time                                                                        3.6171

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7932     2.8432
  clock reconvergence pessimism                                                 0.0305     2.8737
  clock uncertainty                                                            -0.1000     2.7737
  output external delay                                                        -0.7500     2.0237
  data required time                                                                       2.0237
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0237
  data arrival time                                                                       -3.6171
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5934


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4517/A3 (AO22X1_HVT)
                                            0.0094   0.3696   1.0000   0.0065   0.0065 &   3.3769 r
  I_RISC_CORE/ctmTdsLR_1_4517/Y (AO22X1_HVT)         0.4109   1.0000            0.7417 &   4.1185 r
  I_RISC_CORE/HFSNET_33 (net)
                               1   6.2920 
  I_RISC_CORE/ZBUF_81_inst_5277/A (NBUFFX8_HVT)
                                            0.0520   0.4109   1.0000   0.0363   0.0366 &   4.1551 r
  I_RISC_CORE/ZBUF_81_inst_5277/Y (NBUFFX8_HVT)      0.2933   1.0000            0.5925 &   4.7476 r
  I_RISC_CORE/ZBUF_81_59 (net)
                               4  36.9522 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[8] (SRAM2RW128x16)
                                            0.0737   0.2942   1.0000   0.0509   0.0646 &   4.8122 r
  data arrival time                                                                        4.8122

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0121     3.2214
  data required time                                                                       3.2214
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2214
  data arrival time                                                                       -4.8122
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5908


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4517/A3 (AO22X1_HVT)
                                            0.0094   0.3696   1.0000   0.0065   0.0065 &   3.3769 r
  I_RISC_CORE/ctmTdsLR_1_4517/Y (AO22X1_HVT)         0.4109   1.0000            0.7417 &   4.1185 r
  I_RISC_CORE/HFSNET_33 (net)
                               1   6.2920 
  I_RISC_CORE/ZBUF_81_inst_5277/A (NBUFFX8_HVT)
                                            0.0520   0.4109   1.0000   0.0363   0.0366 &   4.1551 r
  I_RISC_CORE/ZBUF_81_inst_5277/Y (NBUFFX8_HVT)      0.2933   1.0000            0.5925 &   4.7476 r
  I_RISC_CORE/ZBUF_81_59 (net)
                               4  36.9522 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[8] (SRAM2RW128x16)
                                            0.0737   0.2942   1.0000   0.0509   0.0646 &   4.8122 r
  data arrival time                                                                        4.8122

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0121     3.2214
  data required time                                                                       3.2214
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2214
  data arrival time                                                                       -4.8122
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5908


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4517/A3 (AO22X1_HVT)
                                            0.0094   0.3696   1.0000   0.0065   0.0065 &   3.3769 r
  I_RISC_CORE/ctmTdsLR_1_4517/Y (AO22X1_HVT)         0.4109   1.0000            0.7417 &   4.1185 r
  I_RISC_CORE/HFSNET_33 (net)
                               1   6.2920 
  I_RISC_CORE/ZBUF_81_inst_5277/A (NBUFFX8_HVT)
                                            0.0520   0.4109   1.0000   0.0363   0.0366 &   4.1551 r
  I_RISC_CORE/ZBUF_81_inst_5277/Y (NBUFFX8_HVT)      0.2933   1.0000            0.5925 &   4.7476 r
  I_RISC_CORE/ZBUF_81_59 (net)
                               4  36.9522 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[8] (SRAM2RW128x16)
                                            0.0734   0.2943   1.0000   0.0508   0.0628 &   4.8104 r
  data arrival time                                                                        4.8104

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0121     3.2214
  data required time                                                                       3.2214
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2214
  data arrival time                                                                       -4.8104
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5890


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4517/A3 (AO22X1_HVT)
                                            0.0094   0.3696   1.0000   0.0065   0.0065 &   3.3769 r
  I_RISC_CORE/ctmTdsLR_1_4517/Y (AO22X1_HVT)         0.4109   1.0000            0.7417 &   4.1185 r
  I_RISC_CORE/HFSNET_33 (net)
                               1   6.2920 
  I_RISC_CORE/ZBUF_81_inst_5277/A (NBUFFX8_HVT)
                                            0.0520   0.4109   1.0000   0.0363   0.0366 &   4.1551 r
  I_RISC_CORE/ZBUF_81_inst_5277/Y (NBUFFX8_HVT)      0.2933   1.0000            0.5925 &   4.7476 r
  I_RISC_CORE/ZBUF_81_59 (net)
                               4  36.9522 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[8] (SRAM2RW128x16)
                                            0.0734   0.2943   1.0000   0.0508   0.0627 &   4.8103 r
  data arrival time                                                                        4.8103

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0121     3.2214
  data required time                                                                       3.2214
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2214
  data arrival time                                                                       -4.8103
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5889


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4510/A3 (AO22X1_HVT)
                                            0.0094   0.3697   1.0000   0.0065   0.0067 &   3.3771 r
  I_RISC_CORE/ctmTdsLR_1_4510/Y (AO22X1_HVT)         0.4096   1.0000            0.7410 &   4.1181 r
  I_RISC_CORE/HFSNET_26 (net)
                               1   6.2611 
  I_RISC_CORE/ZBUF_81_inst_5143/A (NBUFFX8_HVT)
                                            0.0000   0.4096   1.0000   0.0000   0.0003 &   4.1184 r
  I_RISC_CORE/ZBUF_81_inst_5143/Y (NBUFFX8_HVT)      0.2999   1.0000            0.5949 &   4.7134 r
  I_RISC_CORE/ZBUF_81_43 (net)
                               4  38.4598 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[2] (SRAM2RW128x16)
                                            0.1137   0.3008   1.0000   0.0798   0.0932 &   4.8066 r
  data arrival time                                                                        4.8066

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0137     3.2198
  data required time                                                                       3.2198
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2198
  data arrival time                                                                       -4.8066
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5868


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4510/A3 (AO22X1_HVT)
                                            0.0094   0.3697   1.0000   0.0065   0.0067 &   3.3771 r
  I_RISC_CORE/ctmTdsLR_1_4510/Y (AO22X1_HVT)         0.4096   1.0000            0.7410 &   4.1181 r
  I_RISC_CORE/HFSNET_26 (net)
                               1   6.2611 
  I_RISC_CORE/ZBUF_81_inst_5143/A (NBUFFX8_HVT)
                                            0.0000   0.4096   1.0000   0.0000   0.0003 &   4.1184 r
  I_RISC_CORE/ZBUF_81_inst_5143/Y (NBUFFX8_HVT)      0.2999   1.0000            0.5949 &   4.7134 r
  I_RISC_CORE/ZBUF_81_43 (net)
                               4  38.4598 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[2] (SRAM2RW128x16)
                                            0.1137   0.3008   1.0000   0.0798   0.0932 &   4.8066 r
  data arrival time                                                                        4.8066

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0137     3.2198
  data required time                                                                       3.2198
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2198
  data arrival time                                                                       -4.8066
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5867


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4510/A3 (AO22X1_HVT)
                                            0.0094   0.3697   1.0000   0.0065   0.0067 &   3.3771 r
  I_RISC_CORE/ctmTdsLR_1_4510/Y (AO22X1_HVT)         0.4096   1.0000            0.7410 &   4.1181 r
  I_RISC_CORE/HFSNET_26 (net)
                               1   6.2611 
  I_RISC_CORE/ZBUF_81_inst_5143/A (NBUFFX8_HVT)
                                            0.0000   0.4096   1.0000   0.0000   0.0003 &   4.1184 r
  I_RISC_CORE/ZBUF_81_inst_5143/Y (NBUFFX8_HVT)      0.2999   1.0000            0.5949 &   4.7134 r
  I_RISC_CORE/ZBUF_81_43 (net)
                               4  38.4598 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[2] (SRAM2RW128x16)
                                            0.1137   0.3008   1.0000   0.0798   0.0931 &   4.8065 r
  data arrival time                                                                        4.8065

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0137     3.2198
  data required time                                                                       3.2198
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2198
  data arrival time                                                                       -4.8065
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5866


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4510/A3 (AO22X1_HVT)
                                            0.0094   0.3697   1.0000   0.0065   0.0067 &   3.3771 r
  I_RISC_CORE/ctmTdsLR_1_4510/Y (AO22X1_HVT)         0.4096   1.0000            0.7410 &   4.1181 r
  I_RISC_CORE/HFSNET_26 (net)
                               1   6.2611 
  I_RISC_CORE/ZBUF_81_inst_5143/A (NBUFFX8_HVT)
                                            0.0000   0.4096   1.0000   0.0000   0.0003 &   4.1184 r
  I_RISC_CORE/ZBUF_81_inst_5143/Y (NBUFFX8_HVT)      0.2999   1.0000            0.5949 &   4.7134 r
  I_RISC_CORE/ZBUF_81_43 (net)
                               4  38.4598 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[2] (SRAM2RW128x16)
                                            0.1137   0.3008   1.0000   0.0798   0.0931 &   4.8064 r
  data arrival time                                                                        4.8064

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0137     3.2198
  data required time                                                                       3.2198
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2198
  data arrival time                                                                       -4.8064
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5866


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4509/A3 (AO22X1_HVT)
                                            0.0094   0.3697   1.0000   0.0065   0.0068 &   3.3771 r
  I_RISC_CORE/ctmTdsLR_1_4509/Y (AO22X1_HVT)         0.3733   1.0000            0.7201 &   4.0973 r
  I_RISC_CORE/HFSNET_25 (net)
                               1   5.2779 
  I_RISC_CORE/ZBUF_92_inst_5281/A (NBUFFX8_HVT)
                                            0.0439   0.3733   1.0000   0.0304   0.0306 &   4.1279 r
  I_RISC_CORE/ZBUF_92_inst_5281/Y (NBUFFX8_HVT)      0.3089   1.0000            0.5721 &   4.7000 r
  I_RISC_CORE/ZBUF_92_60 (net)
                               4  40.6014 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[3] (SRAM2RW128x16)
                                            0.1224   0.3098   1.0000   0.0852   0.0997 &   4.7997 r
  data arrival time                                                                        4.7997

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0158     3.2177
  data required time                                                                       3.2177
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2177
  data arrival time                                                                       -4.7997
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5820


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4509/A3 (AO22X1_HVT)
                                            0.0094   0.3697   1.0000   0.0065   0.0068 &   3.3771 r
  I_RISC_CORE/ctmTdsLR_1_4509/Y (AO22X1_HVT)         0.3733   1.0000            0.7201 &   4.0973 r
  I_RISC_CORE/HFSNET_25 (net)
                               1   5.2779 
  I_RISC_CORE/ZBUF_92_inst_5281/A (NBUFFX8_HVT)
                                            0.0439   0.3733   1.0000   0.0304   0.0306 &   4.1279 r
  I_RISC_CORE/ZBUF_92_inst_5281/Y (NBUFFX8_HVT)      0.3089   1.0000            0.5721 &   4.7000 r
  I_RISC_CORE/ZBUF_92_60 (net)
                               4  40.6014 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[3] (SRAM2RW128x16)
                                            0.1223   0.3098   1.0000   0.0852   0.0997 &   4.7997 r
  data arrival time                                                                        4.7997

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0158     3.2177
  data required time                                                                       3.2177
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2177
  data arrival time                                                                       -4.7997
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5820


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4509/A3 (AO22X1_HVT)
                                            0.0094   0.3697   1.0000   0.0065   0.0068 &   3.3771 r
  I_RISC_CORE/ctmTdsLR_1_4509/Y (AO22X1_HVT)         0.3733   1.0000            0.7201 &   4.0973 r
  I_RISC_CORE/HFSNET_25 (net)
                               1   5.2779 
  I_RISC_CORE/ZBUF_92_inst_5281/A (NBUFFX8_HVT)
                                            0.0439   0.3733   1.0000   0.0304   0.0306 &   4.1279 r
  I_RISC_CORE/ZBUF_92_inst_5281/Y (NBUFFX8_HVT)      0.3089   1.0000            0.5721 &   4.7000 r
  I_RISC_CORE/ZBUF_92_60 (net)
                               4  40.6014 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[3] (SRAM2RW128x16)
                                            0.1221   0.3098   1.0000   0.0849   0.0978 &   4.7978 r
  data arrival time                                                                        4.7978

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0158     3.2177
  data required time                                                                       3.2177
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2177
  data arrival time                                                                       -4.7978
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5802


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4509/A3 (AO22X1_HVT)
                                            0.0094   0.3697   1.0000   0.0065   0.0068 &   3.3771 r
  I_RISC_CORE/ctmTdsLR_1_4509/Y (AO22X1_HVT)         0.3733   1.0000            0.7201 &   4.0973 r
  I_RISC_CORE/HFSNET_25 (net)
                               1   5.2779 
  I_RISC_CORE/ZBUF_92_inst_5281/A (NBUFFX8_HVT)
                                            0.0439   0.3733   1.0000   0.0304   0.0306 &   4.1279 r
  I_RISC_CORE/ZBUF_92_inst_5281/Y (NBUFFX8_HVT)      0.3089   1.0000            0.5721 &   4.7000 r
  I_RISC_CORE/ZBUF_92_60 (net)
                               4  40.6014 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[3] (SRAM2RW128x16)
                                            0.1221   0.3098   1.0000   0.0849   0.0978 &   4.7978 r
  data arrival time                                                                        4.7978

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0158     3.2177
  data required time                                                                       3.2177
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2177
  data arrival time                                                                       -4.7978
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5801


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4522/A3 (AO22X1_HVT)
                                            0.0094   0.3696   1.0000   0.0065   0.0065 &   3.3769 r
  I_RISC_CORE/ctmTdsLR_1_4522/Y (AO22X1_HVT)         0.4107   1.0000            0.7415 &   4.1184 r
  I_RISC_CORE/HFSNET_23 (net)
                               1   6.2861 
  I_RISC_CORE/ZBUF_81_inst_5247/A (NBUFFX8_HVT)
                                            0.0612   0.4107   1.0000   0.0423   0.0426 &   4.1610 r
  I_RISC_CORE/ZBUF_81_inst_5247/Y (NBUFFX8_HVT)      0.2729   1.0000            0.5833 &   4.7442 r
  I_RISC_CORE/ZBUF_81_54 (net)
                               4  32.6982 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[15] (SRAM2RW128x16)
                                            0.0573   0.2735   1.0000   0.0375   0.0489 &   4.7932 r
  data arrival time                                                                        4.7932

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0071     3.2264
  data required time                                                                       3.2264
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2264
  data arrival time                                                                       -4.7932
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5668


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4522/A3 (AO22X1_HVT)
                                            0.0094   0.3696   1.0000   0.0065   0.0065 &   3.3769 r
  I_RISC_CORE/ctmTdsLR_1_4522/Y (AO22X1_HVT)         0.4107   1.0000            0.7415 &   4.1184 r
  I_RISC_CORE/HFSNET_23 (net)
                               1   6.2861 
  I_RISC_CORE/ZBUF_81_inst_5247/A (NBUFFX8_HVT)
                                            0.0612   0.4107   1.0000   0.0423   0.0426 &   4.1610 r
  I_RISC_CORE/ZBUF_81_inst_5247/Y (NBUFFX8_HVT)      0.2729   1.0000            0.5833 &   4.7442 r
  I_RISC_CORE/ZBUF_81_54 (net)
                               4  32.6982 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[15] (SRAM2RW128x16)
                                            0.0573   0.2735   1.0000   0.0375   0.0489 &   4.7931 r
  data arrival time                                                                        4.7931

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0071     3.2264
  data required time                                                                       3.2264
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2264
  data arrival time                                                                       -4.7931
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5668


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4522/A3 (AO22X1_HVT)
                                            0.0094   0.3696   1.0000   0.0065   0.0065 &   3.3769 r
  I_RISC_CORE/ctmTdsLR_1_4522/Y (AO22X1_HVT)         0.4107   1.0000            0.7415 &   4.1184 r
  I_RISC_CORE/HFSNET_23 (net)
                               1   6.2861 
  I_RISC_CORE/ZBUF_81_inst_5247/A (NBUFFX8_HVT)
                                            0.0612   0.4107   1.0000   0.0423   0.0426 &   4.1610 r
  I_RISC_CORE/ZBUF_81_inst_5247/Y (NBUFFX8_HVT)      0.2729   1.0000            0.5833 &   4.7442 r
  I_RISC_CORE/ZBUF_81_54 (net)
                               4  32.6982 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[15] (SRAM2RW128x16)
                                            0.0572   0.2735   1.0000   0.0374   0.0477 &   4.7920 r
  data arrival time                                                                        4.7920

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0071     3.2264
  data required time                                                                       3.2264
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2264
  data arrival time                                                                       -4.7920
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5656


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[6]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0778     1.0778
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_/CLK (DFFASX1_HVT)
                                                     0.0841                     0.0000     1.0778 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_/QN (DFFASX1_HVT)
                                                     0.4523   1.0000            1.1937 &   2.2716 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[6] (net)
                               2   2.2100 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5196/A (NBUFFX2_HVT)
                                            0.0548   0.4523   1.0000   0.0385   0.0385 &   2.3101 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5196/Y (NBUFFX2_HVT)
                                                     0.4235   1.0000            0.6795 &   2.9896 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_48 (net)
                               1  15.1450 
  I_SDRAM_TOP/I_SDRAM_IF/U15574/A4 (AO22X1_RVT)
                                            0.0353   0.4243   1.0000   0.0245   0.0267 &   3.0163 r
  I_SDRAM_TOP/I_SDRAM_IF/U15574/Y (AO22X1_RVT)       0.0957   1.0000            0.3882 &   3.4045 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[6] (net)
                               1   1.0064 
  U670/A (NBUFFX4_RVT)                      0.0000   0.0957   1.0000   0.0000   0.0000 &   3.4045 r
  U670/Y (NBUFFX4_RVT)                               0.1213   1.0000            0.1845 &   3.5889 r
  sd_DQ_out[6] (net)           1  11.2958 
  sd_DQ_out[6] (out)                        0.0000   0.1213   1.0000   0.0000   0.0002 &   3.5891 r
  data arrival time                                                                        3.5891

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7932     2.8432
  clock reconvergence pessimism                                                 0.0305     2.8737
  clock uncertainty                                                            -0.1000     2.7737
  output external delay                                                        -0.7500     2.0237
  data required time                                                                       2.0237
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0237
  data arrival time                                                                       -3.5891
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5654


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4522/A3 (AO22X1_HVT)
                                            0.0094   0.3696   1.0000   0.0065   0.0065 &   3.3769 r
  I_RISC_CORE/ctmTdsLR_1_4522/Y (AO22X1_HVT)         0.4107   1.0000            0.7415 &   4.1184 r
  I_RISC_CORE/HFSNET_23 (net)
                               1   6.2861 
  I_RISC_CORE/ZBUF_81_inst_5247/A (NBUFFX8_HVT)
                                            0.0612   0.4107   1.0000   0.0423   0.0426 &   4.1610 r
  I_RISC_CORE/ZBUF_81_inst_5247/Y (NBUFFX8_HVT)      0.2729   1.0000            0.5833 &   4.7442 r
  I_RISC_CORE/ZBUF_81_54 (net)
                               4  32.6982 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[15] (SRAM2RW128x16)
                                            0.0572   0.2735   1.0000   0.0374   0.0474 &   4.7916 r
  data arrival time                                                                        4.7916

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0071     3.2264
  data required time                                                                       3.2264
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2264
  data arrival time                                                                       -4.7916
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5652


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[13]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0853     1.0853
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_/CLK (DFFASX1_HVT)
                                                     0.0951                     0.0000     1.0853 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_/QN (DFFASX1_HVT)
                                                     0.4774   1.0000            1.2430 &   2.3283 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[13] (net)
                               2   3.1662 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_4967/A (NBUFFX2_HVT)
                                            0.0000   0.4774   1.0000   0.0000   0.0000 &   2.3283 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_4967/Y (NBUFFX2_HVT)
                                                     0.3771   1.0000            0.6765 &   3.0049 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_20 (net)
                               1  12.9014 
  I_SDRAM_TOP/I_SDRAM_IF/U15567/A4 (AO22X1_RVT)
                                            0.0347   0.3771   1.0000   0.0236   0.0248 &   3.0297 r
  I_SDRAM_TOP/I_SDRAM_IF/U15567/Y (AO22X1_RVT)       0.0948   1.0000            0.3671 &   3.3968 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[13] (net)
                               1   1.0970 
  U656/A (NBUFFX4_RVT)                      0.0000   0.0948   1.0000   0.0000   0.0000 &   3.3968 r
  U656/Y (NBUFFX4_RVT)                               0.1225   1.0000            0.1846 &   3.5814 r
  sd_DQ_out[13] (net)          1  11.4937 
  sd_DQ_out[13] (out)                       0.0000   0.1225   1.0000   0.0000   0.0002 &   3.5816 r
  data arrival time                                                                        3.5816

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7932     2.8432
  clock reconvergence pessimism                                                 0.0305     2.8737
  clock uncertainty                                                            -0.1000     2.7737
  output external delay                                                        -0.7500     2.0237
  data required time                                                                       2.0237
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0237
  data arrival time                                                                       -3.5816
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5579


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[30]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0833     1.0833
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/CLK (DFFASX1_HVT)
                                                     0.0929                     0.0000     1.0833 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/QN (DFFASX1_HVT)
                                                     0.4849   1.0000            1.2539 &   2.3372 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[30] (net)
                               2   3.4535 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_4943/A (NBUFFX4_HVT)
                                            0.0361   0.4849   1.0000   0.0254   0.0255 &   2.3627 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_4943/Y (NBUFFX4_HVT)
                                                     0.3110   1.0000            0.6700 &   3.0327 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_17 (net)
                               1  18.3727 
  I_SDRAM_TOP/I_SDRAM_IF/U15550/A4 (AO22X1_RVT)
                                            0.0460   0.3118   1.0000   0.0284   0.0309 &   3.0636 r
  I_SDRAM_TOP/I_SDRAM_IF/U15550/Y (AO22X1_RVT)       0.0938   1.0000            0.3333 &   3.3969 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[30] (net)
                               1   0.9779 
  U601/A (NBUFFX4_RVT)                      0.0000   0.0938   1.0000   0.0000   0.0000 &   3.3969 r
  U601/Y (NBUFFX4_RVT)                               0.1213   1.0000            0.1832 &   3.5802 r
  sd_DQ_out[30] (net)          1  11.2959 
  sd_DQ_out[30] (out)                       0.0000   0.1213   1.0000   0.0000   0.0002 &   3.5804 r
  data arrival time                                                                        3.5804

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7932     2.8432
  clock reconvergence pessimism                                                 0.0305     2.8737
  clock uncertainty                                                            -0.1000     2.7737
  output external delay                                                        -0.7500     2.0237
  data required time                                                                       2.0237
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0237
  data arrival time                                                                       -3.5804
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5567


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                     0.3757   1.0000            1.4627 &   2.4309 r
  I_RISC_CORE/Current_State[0] (net)
                               6   6.5439 
  I_RISC_CORE/U1340/A2 (AND2X1_HVT)         0.0234   0.3757   1.0000   0.0162   0.0166 &   2.4475 r
  I_RISC_CORE/U1340/Y (AND2X1_HVT)                   0.2963   1.0000            0.6862 &   3.1337 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_N0 (net)
                               5   4.6443 
  I_RISC_CORE/U1450/A2 (AND3X1_HVT)         0.0098   0.2963   1.0000   0.0068   0.0068 &   3.1405 r
  I_RISC_CORE/U1450/Y (AND3X1_HVT)                   0.3100   1.0000            0.7868 &   3.9273 r
  I_RISC_CORE/Latch_Result (net)
                               2   3.7210 
  I_RISC_CORE/U1451/A1 (AND2X1_HVT)         0.0605   0.3100   1.0000   0.0390   0.0391 &   3.9664 r
  I_RISC_CORE/U1451/Y (AND2X1_HVT)                   0.1699   1.0000            0.4884 &   4.4547 r
  I_RISC_CORE/Latch_Flags (net)
                               1   1.1271 
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/EN (CGLPPRX2_LVT)
                                            0.0246   0.1699   1.0000   0.0176   0.0176 &   4.4724 r
  data arrival time                                                                        4.4724

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.7002     3.1002
  clock reconvergence pessimism                                                 0.0559     3.1561
  clock uncertainty                                                            -0.1000     3.0561
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK (CGLPPRX2_LVT)                 3.0561 r
  clock gating setup time                                     1.0000           -0.1398     2.9163
  data required time                                                                       2.9163
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.9163
  data arrival time                                                                       -4.4724
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5561


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[3]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0854     1.0854
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/CLK (DFFASX1_HVT)
                                                     0.0951                     0.0000     1.0854 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/QN (DFFASX1_HVT)
                                                     0.4768   1.0000            1.2420 &   2.3274 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[3] (net)
                               2   3.1424 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5177/A (NBUFFX2_HVT)
                                            0.0255   0.4768   1.0000   0.0177   0.0178 &   2.3452 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5177/Y (NBUFFX2_HVT)
                                                     0.3675   1.0000            0.6713 &   3.0165 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_45 (net)
                               1  12.4213 
  I_SDRAM_TOP/I_SDRAM_IF/U15577/A4 (AO22X1_RVT)
                                            0.0173   0.3675   1.0000   0.0120   0.0131 &   3.0296 r
  I_SDRAM_TOP/I_SDRAM_IF/U15577/Y (AO22X1_RVT)       0.0959   1.0000            0.3579 &   3.3875 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[3] (net)
                               1   0.8738 
  U668/A (NBUFFX4_RVT)                      0.0000   0.0959   1.0000   0.0000   0.0000 &   3.3875 r
  U668/Y (NBUFFX4_RVT)                               0.1202   1.0000            0.1839 &   3.5714 r
  sd_DQ_out[3] (net)           1  11.1117 
  sd_DQ_out[3] (out)                        0.0000   0.1202   1.0000   0.0000   0.0002 &   3.5716 r
  data arrival time                                                                        3.5716

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7932     2.8432
  clock reconvergence pessimism                                                 0.0305     2.8737
  clock uncertainty                                                            -0.1000     2.7737
  output external delay                                                        -0.7500     2.0237
  data required time                                                                       2.0237
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0237
  data arrival time                                                                       -3.5716
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5479


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4521/A3 (AO22X1_HVT)
                                            0.0094   0.3696   1.0000   0.0065   0.0065 &   3.3769 r
  I_RISC_CORE/ctmTdsLR_1_4521/Y (AO22X1_HVT)         0.3956   1.0000            0.7329 &   4.1098 r
  I_RISC_CORE/HFSNET_37 (net)
                               1   5.8820 
  I_RISC_CORE/ZBUF_92_inst_5287/A (NBUFFX8_HVT)
                                            0.0232   0.3956   1.0000   0.0161   0.0163 &   4.1261 r
  I_RISC_CORE/ZBUF_92_inst_5287/Y (NBUFFX8_HVT)      0.2843   1.0000            0.5762 &   4.7024 r
  I_RISC_CORE/ZBUF_92_61 (net)
                               4  34.9795 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[10] (SRAM2RW128x16)
                                            0.0765   0.2851   1.0000   0.0538   0.0671 &   4.7695 r
  data arrival time                                                                        4.7695

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0099     3.2236
  data required time                                                                       3.2236
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2236
  data arrival time                                                                       -4.7695
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5459


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4521/A3 (AO22X1_HVT)
                                            0.0094   0.3696   1.0000   0.0065   0.0065 &   3.3769 r
  I_RISC_CORE/ctmTdsLR_1_4521/Y (AO22X1_HVT)         0.3956   1.0000            0.7329 &   4.1098 r
  I_RISC_CORE/HFSNET_37 (net)
                               1   5.8820 
  I_RISC_CORE/ZBUF_92_inst_5287/A (NBUFFX8_HVT)
                                            0.0232   0.3956   1.0000   0.0161   0.0163 &   4.1261 r
  I_RISC_CORE/ZBUF_92_inst_5287/Y (NBUFFX8_HVT)      0.2843   1.0000            0.5762 &   4.7024 r
  I_RISC_CORE/ZBUF_92_61 (net)
                               4  34.9795 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[10] (SRAM2RW128x16)
                                            0.0765   0.2851   1.0000   0.0538   0.0670 &   4.7694 r
  data arrival time                                                                        4.7694

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0099     3.2236
  data required time                                                                       3.2236
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2236
  data arrival time                                                                       -4.7694
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5458


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4521/A3 (AO22X1_HVT)
                                            0.0094   0.3696   1.0000   0.0065   0.0065 &   3.3769 r
  I_RISC_CORE/ctmTdsLR_1_4521/Y (AO22X1_HVT)         0.3956   1.0000            0.7329 &   4.1098 r
  I_RISC_CORE/HFSNET_37 (net)
                               1   5.8820 
  I_RISC_CORE/ZBUF_92_inst_5287/A (NBUFFX8_HVT)
                                            0.0232   0.3956   1.0000   0.0161   0.0163 &   4.1261 r
  I_RISC_CORE/ZBUF_92_inst_5287/Y (NBUFFX8_HVT)      0.2843   1.0000            0.5762 &   4.7024 r
  I_RISC_CORE/ZBUF_92_61 (net)
                               4  34.9795 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[10] (SRAM2RW128x16)
                                            0.0762   0.2851   1.0000   0.0537   0.0652 &   4.7676 r
  data arrival time                                                                        4.7676

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0099     3.2236
  data required time                                                                       3.2236
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2236
  data arrival time                                                                       -4.7676
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5440


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4521/A3 (AO22X1_HVT)
                                            0.0094   0.3696   1.0000   0.0065   0.0065 &   3.3769 r
  I_RISC_CORE/ctmTdsLR_1_4521/Y (AO22X1_HVT)         0.3956   1.0000            0.7329 &   4.1098 r
  I_RISC_CORE/HFSNET_37 (net)
                               1   5.8820 
  I_RISC_CORE/ZBUF_92_inst_5287/A (NBUFFX8_HVT)
                                            0.0232   0.3956   1.0000   0.0161   0.0163 &   4.1261 r
  I_RISC_CORE/ZBUF_92_inst_5287/Y (NBUFFX8_HVT)      0.2843   1.0000            0.5762 &   4.7024 r
  I_RISC_CORE/ZBUF_92_61 (net)
                               4  34.9795 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[10] (SRAM2RW128x16)
                                            0.0762   0.2851   1.0000   0.0537   0.0651 &   4.7675 r
  data arrival time                                                                        4.7675

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0099     3.2236
  data required time                                                                       3.2236
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2236
  data arrival time                                                                       -4.7675
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5439


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[22]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0779     1.0779
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_/CLK (DFFASX1_HVT)
                                                     0.0842                     0.0000     1.0779 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_/QN (DFFASX1_HVT)
                                                     0.4696   1.0000            1.2224 &   2.3003 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[22] (net)
                               2   2.8712 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5132/A (NBUFFX2_HVT)
                                            0.0000   0.4696   1.0000   0.0000   0.0000 &   2.3004 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5132/Y (NBUFFX2_HVT)
                                                     0.4187   1.0000            0.6902 &   2.9905 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_40 (net)
                               1  14.8968 
  I_SDRAM_TOP/I_SDRAM_IF/U15558/A4 (AO22X1_RVT)
                                            0.0000   0.4195   1.0000   0.0000   0.0022 &   2.9928 r
  I_SDRAM_TOP/I_SDRAM_IF/U15558/Y (AO22X1_RVT)       0.0983   1.0000            0.3876 &   3.3803 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[22] (net)
                               1   1.0988 
  U678/A (NBUFFX4_RVT)                      0.0000   0.0983   1.0000   0.0000   0.0000 &   3.3803 r
  U678/Y (NBUFFX4_RVT)                               0.1201   1.0000            0.1854 &   3.5658 r
  sd_DQ_out[22] (net)          1  11.1030 
  sd_DQ_out[22] (out)                       0.0000   0.1201   1.0000   0.0000   0.0002 &   3.5660 r
  data arrival time                                                                        3.5660

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7932     2.8432
  clock reconvergence pessimism                                                 0.0305     2.8737
  clock uncertainty                                                            -0.1000     2.7737
  output external delay                                                        -0.7500     2.0237
  data required time                                                                       2.0237
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0237
  data arrival time                                                                       -3.5660
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5423


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[7]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0853     1.0853
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_/CLK (DFFASX1_HVT)
                                                     0.0951                     0.0000     1.0853 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_/QN (DFFASX1_HVT)
                                                     0.4739   1.0000            1.2372 &   2.3225 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[7] (net)
                               2   3.0321 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5234/A (NBUFFX2_HVT)
                                            0.0000   0.4739   1.0000   0.0000   0.0000 &   2.3226 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5234/Y (NBUFFX2_HVT)
                                                     0.3599   1.0000            0.6653 &   2.9879 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_52 (net)
                               1  12.0417 
  I_SDRAM_TOP/I_SDRAM_IF/U15573/A4 (AO22X1_RVT)
                                            0.0290   0.3599   1.0000   0.0201   0.0212 &   3.0090 r
  I_SDRAM_TOP/I_SDRAM_IF/U15573/Y (AO22X1_RVT)       0.0995   1.0000            0.3622 &   3.3713 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[7] (net)
                               1   1.2794 
  U667/A (NBUFFX4_RVT)                      0.0000   0.0995   1.0000   0.0000   0.0000 &   3.3713 r
  U667/Y (NBUFFX4_RVT)                               0.1213   1.0000            0.1869 &   3.5581 r
  sd_DQ_out[7] (net)           1  11.2851 
  sd_DQ_out[7] (out)                        0.0000   0.1213   1.0000   0.0000   0.0002 &   3.5583 r
  data arrival time                                                                        3.5583

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7932     2.8432
  clock reconvergence pessimism                                                 0.0305     2.8737
  clock uncertainty                                                            -0.1000     2.7737
  output external delay                                                        -0.7500     2.0237
  data required time                                                                       2.0237
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0237
  data arrival time                                                                       -3.5583
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5346


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4513/A3 (AO22X1_HVT)
                                            0.0094   0.3696   1.0000   0.0065   0.0065 &   3.3769 r
  I_RISC_CORE/ctmTdsLR_1_4513/Y (AO22X1_HVT)         0.3918   1.0000            0.7307 &   4.1076 r
  I_RISC_CORE/HFSNET_29 (net)
                               1   5.7775 
  I_RISC_CORE/ZBUF_81_inst_5273/A (NBUFFX8_HVT)
                                            0.0505   0.3918   1.0000   0.0353   0.0356 &   4.1431 r
  I_RISC_CORE/ZBUF_81_inst_5273/Y (NBUFFX8_HVT)      0.2695   1.0000            0.5670 &   4.7102 r
  I_RISC_CORE/ZBUF_81_58 (net)
                               4  31.9523 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[13] (SRAM2RW128x16)
                                            0.0570   0.2701   1.0000   0.0400   0.0508 &   4.7610 r
  data arrival time                                                                        4.7610

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0063     3.2272
  data required time                                                                       3.2272
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2272
  data arrival time                                                                       -4.7610
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5338


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4513/A3 (AO22X1_HVT)
                                            0.0094   0.3696   1.0000   0.0065   0.0065 &   3.3769 r
  I_RISC_CORE/ctmTdsLR_1_4513/Y (AO22X1_HVT)         0.3918   1.0000            0.7307 &   4.1076 r
  I_RISC_CORE/HFSNET_29 (net)
                               1   5.7775 
  I_RISC_CORE/ZBUF_81_inst_5273/A (NBUFFX8_HVT)
                                            0.0505   0.3918   1.0000   0.0353   0.0356 &   4.1431 r
  I_RISC_CORE/ZBUF_81_inst_5273/Y (NBUFFX8_HVT)      0.2695   1.0000            0.5670 &   4.7102 r
  I_RISC_CORE/ZBUF_81_58 (net)
                               4  31.9523 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[13] (SRAM2RW128x16)
                                            0.0570   0.2702   1.0000   0.0400   0.0508 &   4.7610 r
  data arrival time                                                                        4.7610

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0063     3.2272
  data required time                                                                       3.2272
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2272
  data arrival time                                                                       -4.7610
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5338


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4513/A3 (AO22X1_HVT)
                                            0.0094   0.3696   1.0000   0.0065   0.0065 &   3.3769 r
  I_RISC_CORE/ctmTdsLR_1_4513/Y (AO22X1_HVT)         0.3918   1.0000            0.7307 &   4.1076 r
  I_RISC_CORE/HFSNET_29 (net)
                               1   5.7775 
  I_RISC_CORE/ZBUF_81_inst_5273/A (NBUFFX8_HVT)
                                            0.0505   0.3918   1.0000   0.0353   0.0356 &   4.1431 r
  I_RISC_CORE/ZBUF_81_inst_5273/Y (NBUFFX8_HVT)      0.2695   1.0000            0.5670 &   4.7102 r
  I_RISC_CORE/ZBUF_81_58 (net)
                               4  31.9523 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[13] (SRAM2RW128x16)
                                            0.0569   0.2702   1.0000   0.0400   0.0505 &   4.7607 r
  data arrival time                                                                        4.7607

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0063     3.2272
  data required time                                                                       3.2272
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2272
  data arrival time                                                                       -4.7607
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5335


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9555     0.9555
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9555 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4781 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4786 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0359 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0361 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3704 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4513/A3 (AO22X1_HVT)
                                            0.0094   0.3696   1.0000   0.0065   0.0065 &   3.3769 r
  I_RISC_CORE/ctmTdsLR_1_4513/Y (AO22X1_HVT)         0.3918   1.0000            0.7307 &   4.1076 r
  I_RISC_CORE/HFSNET_29 (net)
                               1   5.7775 
  I_RISC_CORE/ZBUF_81_inst_5273/A (NBUFFX8_HVT)
                                            0.0505   0.3918   1.0000   0.0353   0.0356 &   4.1431 r
  I_RISC_CORE/ZBUF_81_inst_5273/Y (NBUFFX8_HVT)      0.2695   1.0000            0.5670 &   4.7102 r
  I_RISC_CORE/ZBUF_81_58 (net)
                               4  31.9523 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[13] (SRAM2RW128x16)
                                            0.0569   0.2702   1.0000   0.0400   0.0505 &   4.7606 r
  data arrival time                                                                        4.7606

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0063     3.2272
  data required time                                                                       3.2272
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2272
  data arrival time                                                                       -4.7606
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5335


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[2]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0779     1.0779
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_/CLK (DFFASX1_HVT)
                                                     0.0841                     0.0000     1.0779 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_/QN (DFFASX1_HVT)
                                                     0.4559   1.0000            1.1997 &   2.2776 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[2] (net)
                               2   2.3473 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5173/A (NBUFFX2_HVT)
                                            0.0355   0.4559   1.0000   0.0239   0.0239 &   2.3015 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5173/Y (NBUFFX2_HVT)
                                                     0.3898   1.0000            0.6667 &   2.9681 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_43 (net)
                               1  13.5562 
  I_SDRAM_TOP/I_SDRAM_IF/U15578/A4 (AO22X1_RVT)
                                            0.0334   0.3898   1.0000   0.0236   0.0249 &   2.9931 r
  I_SDRAM_TOP/I_SDRAM_IF/U15578/Y (AO22X1_RVT)       0.0946   1.0000            0.3707 &   3.3638 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[2] (net)
                               1   0.9709 
  U675/A (NBUFFX4_RVT)                      0.0000   0.0946   1.0000   0.0000   0.0000 &   3.3638 r
  U675/Y (NBUFFX4_RVT)                               0.1219   1.0000            0.1841 &   3.5480 r
  sd_DQ_out[2] (net)           1  11.3996 
  sd_DQ_out[2] (out)                        0.0000   0.1219   1.0000   0.0000   0.0002 &   3.5482 r
  data arrival time                                                                        3.5482

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7932     2.8432
  clock reconvergence pessimism                                                 0.0305     2.8737
  clock uncertainty                                                            -0.1000     2.7737
  output external delay                                                        -0.7500     2.0237
  data required time                                                                       2.0237
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0237
  data arrival time                                                                       -3.5482
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5245


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[27]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0854     1.0854
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_/CLK (DFFASX1_HVT)
                                                     0.0951                     0.0000     1.0854 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_/QN (DFFASX1_HVT)
                                                     0.4645   1.0000            1.2215 &   2.3070 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[27] (net)
                               2   2.6703 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5129/A (NBUFFX2_HVT)
                                            0.0340   0.4645   1.0000   0.0243   0.0243 &   2.3312 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5129/Y (NBUFFX2_HVT)
                                                     0.3561   1.0000            0.6562 &   2.9875 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_40 (net)
                               1  11.8554 
  I_SDRAM_TOP/I_SDRAM_IF/U15553/A4 (AO22X1_RVT)
                                            0.0000   0.3561   1.0000   0.0000   0.0010 &   2.9885 r
  I_SDRAM_TOP/I_SDRAM_IF/U15553/Y (AO22X1_RVT)       0.0987   1.0000            0.3592 &   3.3477 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[27] (net)
                               1   1.2154 
  U665/A (NBUFFX4_RVT)                      0.0054   0.0987   1.0000   0.0038   0.0038 &   3.3515 r
  U665/Y (NBUFFX4_RVT)                               0.1205   1.0000            0.1859 &   3.5374 r
  sd_DQ_out[27] (net)          1  11.1578 
  sd_DQ_out[27] (out)                       0.0000   0.1205   1.0000   0.0000   0.0002 &   3.5375 r
  data arrival time                                                                        3.5375

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7932     2.8432
  clock reconvergence pessimism                                                 0.0305     2.8737
  clock uncertainty                                                            -0.1000     2.7737
  output external delay                                                        -0.7500     2.0237
  data required time                                                                       2.0237
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0237
  data arrival time                                                                       -3.5375
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5138


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[25]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0853     1.0853
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_/CLK (DFFASX1_HVT)
                                                     0.0951                     0.0000     1.0853 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_/QN (DFFASX1_HVT)
                                                     0.4612   1.0000            1.2162 &   2.3015 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[25] (net)
                               2   2.5472 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5254/A (NBUFFX4_HVT)
                                            0.0517   0.4612   1.0000   0.0358   0.0359 &   2.3373 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5254/Y (NBUFFX4_HVT)
                                                     0.3138   1.0000            0.6535 &   2.9908 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_55 (net)
                               1  18.7039 
  I_SDRAM_TOP/I_SDRAM_IF/U15555/A4 (AO22X1_RVT)
                                            0.0228   0.3147   1.0000   0.0153   0.0179 &   3.0087 r
  I_SDRAM_TOP/I_SDRAM_IF/U15555/Y (AO22X1_RVT)       0.0943   1.0000            0.3359 &   3.3446 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[25] (net)
                               1   1.0395 
  U655/A (NBUFFX4_RVT)                      0.0000   0.0943   1.0000   0.0000   0.0000 &   3.3446 r
  U655/Y (NBUFFX4_RVT)                               0.1199   1.0000            0.1828 &   3.5274 r
  sd_DQ_out[25] (net)          1  11.0662 
  sd_DQ_out[25] (out)                       0.0000   0.1199   1.0000   0.0000   0.0002 &   3.5276 r
  data arrival time                                                                        3.5276

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7932     2.8432
  clock reconvergence pessimism                                                 0.0305     2.8737
  clock uncertainty                                                            -0.1000     2.7737
  output external delay                                                        -0.7500     2.0237
  data required time                                                                       2.0237
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0237
  data arrival time                                                                       -3.5276
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5039


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[21]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0851     1.0851
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_/CLK (DFFASX1_HVT)
                                                     0.0951                     0.0000     1.0851 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_/QN (DFFASX1_HVT)
                                                     0.4407   1.0000            1.1786 &   2.2637 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[21] (net)
                               2   1.7811 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5217/A (NBUFFX2_HVT)
                                            0.0000   0.4407   1.0000   0.0000   0.0000 &   2.2637 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5217/Y (NBUFFX2_HVT)
                                                     0.3829   1.0000            0.6517 &   2.9154 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_51 (net)
                               1  13.2212 
  I_SDRAM_TOP/I_SDRAM_IF/U15559/A4 (AO22X1_RVT)
                                            0.0390   0.3829   1.0000   0.0263   0.0276 &   2.9430 r
  I_SDRAM_TOP/I_SDRAM_IF/U15559/Y (AO22X1_RVT)       0.0994   1.0000            0.3733 &   3.3163 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[21] (net)
                               1   1.2770 
  U660/A (NBUFFX4_RVT)                      0.0000   0.0994   1.0000   0.0000   0.0000 &   3.3163 r
  U660/Y (NBUFFX4_RVT)                               0.1218   1.0000            0.1871 &   3.5034 r
  sd_DQ_out[21] (net)          1  11.3745 
  sd_DQ_out[21] (out)                       0.0000   0.1218   1.0000   0.0000   0.0002 &   3.5036 r
  data arrival time                                                                        3.5036

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7932     2.8432
  clock reconvergence pessimism                                                 0.0305     2.8737
  clock uncertainty                                                            -0.1000     2.7737
  output external delay                                                        -0.7500     2.0237
  data required time                                                                       2.0237
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0237
  data arrival time                                                                       -3.5036
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4799


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[23]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0854     1.0854
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/CLK (DFFASX1_HVT)
                                                     0.0951                     0.0000     1.0854 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/QN (DFFASX1_HVT)
                                                     0.4497   1.0000            1.1971 &   2.2825 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[23] (net)
                               2   2.1068 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5236/A (NBUFFX2_HVT)
                                            0.0000   0.4497   1.0000   0.0000   0.0000 &   2.2825 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5236/Y (NBUFFX2_HVT)
                                                     0.3482   1.0000            0.6412 &   2.9237 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_53 (net)
                               1  11.4720 
  I_SDRAM_TOP/I_SDRAM_IF/U15557/A4 (AO22X1_RVT)
                                            0.0259   0.3482   1.0000   0.0179   0.0189 &   2.9426 r
  I_SDRAM_TOP/I_SDRAM_IF/U15557/Y (AO22X1_RVT)       0.1008   1.0000            0.3536 &   3.2962 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[23] (net)
                               1   1.1197 
  U658/A (NBUFFX4_RVT)                      0.0000   0.1008   1.0000   0.0000   0.0000 &   3.2962 r
  U658/Y (NBUFFX4_RVT)                               0.1205   1.0000            0.1873 &   3.4835 r
  sd_DQ_out[23] (net)          1  11.1552 
  sd_DQ_out[23] (out)                       0.0000   0.1205   1.0000   0.0000   0.0002 &   3.4837 r
  data arrival time                                                                        3.4837

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7932     2.8432
  clock reconvergence pessimism                                                 0.0305     2.8737
  clock uncertainty                                                            -0.1000     2.7737
  output external delay                                                        -0.7500     2.0237
  data required time                                                                       2.0237
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0237
  data arrival time                                                                       -3.4837
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4600


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_CONTROL_EndOfInstrn_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ctosc_gls_inst_5900/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3564   1.0000            1.3316 &   2.2998 f
  I_RISC_CORE/Current_State[1] (net)
                               9   6.3555 
  I_RISC_CORE/U1326/A1 (NOR3X2_HVT)         0.0000   0.3564   1.0000   0.0000   0.0003 &   2.3000 f
  I_RISC_CORE/U1326/Y (NOR3X2_HVT)                   0.2868   1.0000            1.1299 &   3.4299 r
  I_RISC_CORE/n611 (net)       8   9.0909 
  I_RISC_CORE/I_CONTROL_EndOfInstrn_reg/D (SDFFX2_HVT)
                                            0.0083   0.2868   1.0000   0.0058   0.0065 &   3.4364 r
  data arrival time                                                                        3.4364

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8866     3.2866
  clock reconvergence pessimism                                                 0.0815     3.3681
  clock uncertainty                                                            -0.1000     3.2681
  I_RISC_CORE/I_CONTROL_EndOfInstrn_reg/CLK (SDFFX2_HVT)                                   3.2681 r
  library setup time                                          1.0000           -1.2768     1.9913
  data required time                                                                       1.9913
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9913
  data arrival time                                                                       -3.4364
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4451


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[29]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0854     1.0854
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_/CLK (DFFASX1_HVT)
                                                     0.0951                     0.0000     1.0854 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_/QN (DFFASX1_HVT)
                                                     0.4162   1.0000            1.1239 &   2.2093 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[29] (net)
                               1   0.9423 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_4961/A (NBUFFX4_HVT)
                                            0.0206   0.4162   1.0000   0.0142   0.0142 &   2.2236 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_4961/Y (NBUFFX4_HVT)
                                                     0.2800   1.0000            0.6026 &   2.8262 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_19 (net)
                               2  15.3437 
  I_SDRAM_TOP/I_SDRAM_IF/U15551/A4 (AO22X1_RVT)
                                            0.0000   0.2800   1.0000   0.0000   0.0011 &   2.8273 r
  I_SDRAM_TOP/I_SDRAM_IF/U15551/Y (AO22X1_RVT)       0.1039   1.0000            0.3244 &   3.1517 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[29] (net)
                               1   1.3290 
  U663/A (NBUFFX4_RVT)                      0.0000   0.1039   1.0000   0.0000   0.0000 &   3.1517 r
  U663/Y (NBUFFX4_RVT)                               0.1210   1.0000            0.1895 &   3.3412 r
  sd_DQ_out[29] (net)          1  11.2383 
  sd_DQ_out[29] (out)                       0.0000   0.1210   1.0000   0.0000   0.0002 &   3.3414 r
  data arrival time                                                                        3.3414

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7932     2.8432
  clock reconvergence pessimism                                                 0.0305     2.8737
  clock uncertainty                                                            -0.1000     2.7737
  output external delay                                                        -0.7500     2.0237
  data required time                                                                       2.0237
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0237
  data arrival time                                                                       -3.3414
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.3177


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_32
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_/Q (SDFFARX1_HVT)
                                                     0.3888   1.0000            1.4111 &   2.4457 f
  I_RISC_CORE/n1914 (net)      4   7.2571 
  I_RISC_CORE/HFSBUF_551_1266/A (NBUFFX4_HVT)
                                            0.0200   0.3888   1.0000   0.0144   0.0145 &   2.4601 f
  I_RISC_CORE/HFSBUF_551_1266/Y (NBUFFX4_HVT)        0.2687   1.0000            0.5980 &   3.0581 f
  I_RISC_CORE/HFSNET_97 (net)
                               7  15.7880 
  I_RISC_CORE/R_32/D (SDFFARX1_HVT)         0.0000   0.2688   1.0000   0.0000   0.0018 &   3.0599 f
  data arrival time                                                                        3.0599

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9439     3.3439
  clock reconvergence pessimism                                                 0.0559     3.3998
  clock uncertainty                                                            -0.1000     3.2998
  I_RISC_CORE/R_32/CLK (SDFFARX1_HVT)                                                      3.2998 r
  library setup time                                          1.0000           -1.4573     1.8425
  data required time                                                                       1.8425
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8425
  data arrival time                                                                       -3.0599
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.2174


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                     0.3757   1.0000            1.4627 &   2.4309 r
  I_RISC_CORE/Current_State[0] (net)
                               6   6.5439 
  I_RISC_CORE/U1340/A2 (AND2X1_HVT)         0.0234   0.3757   1.0000   0.0162   0.0166 &   2.4475 r
  I_RISC_CORE/U1340/Y (AND2X1_HVT)                   0.2963   1.0000            0.6862 &   3.1337 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_N0 (net)
                               5   4.6443 
  I_RISC_CORE/U1450/A2 (AND3X1_HVT)         0.0098   0.2963   1.0000   0.0068   0.0068 &   3.1405 r
  I_RISC_CORE/U1450/Y (AND3X1_HVT)                   0.3100   1.0000            0.7868 &   3.9273 r
  I_RISC_CORE/Latch_Result (net)
                               2   3.7210 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/EN (CGLPPRX8_LVT)
                                            0.0605   0.3100   1.0000   0.0390   0.0391 &   3.9664 r
  data arrival time                                                                        3.9664

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.5791     2.9791
  clock reconvergence pessimism                                                 0.0559     3.0350
  clock uncertainty                                                            -0.1000     2.9350
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX8_LVT)                     2.9350 r
  clock gating setup time                                     1.0000           -0.1860     2.7490
  data required time                                                                       2.7490
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7490
  data arrival time                                                                       -3.9664
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.2174


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ctosc_gls_inst_5900/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                     0.3603   1.0000            1.3340 &   2.3022 f
  I_RISC_CORE/Current_State[0] (net)
                               6   6.4647 
  I_RISC_CORE/U1340/A2 (AND2X1_HVT)         0.0369   0.3603   1.0000   0.0248   0.0252 &   2.3274 f
  I_RISC_CORE/U1340/Y (AND2X1_HVT)                   0.2810   1.0000            0.6301 &   2.9576 f
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_N0 (net)
                               5   4.5871 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/D (SDFFARX2_HVT)
                                            0.0094   0.2810   1.0000   0.0065   0.0066 &   2.9641 f
  data arrival time                                                                        2.9641

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8866     3.2866
  clock reconvergence pessimism                                                 0.0815     3.3681
  clock uncertainty                                                            -0.1000     3.2681
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/CLK (SDFFARX2_HVT)          3.2681 r
  library setup time                                          1.0000           -1.4689     1.7992
  data required time                                                                       1.7992
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7992
  data arrival time                                                                       -2.9641
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1649


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_33
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_/Q (SDFFARX1_HVT)
                                                     0.4067   1.0000            1.5420 &   2.5766 r
  I_RISC_CORE/n1914 (net)      4   7.4851 
  I_RISC_CORE/HFSBUF_551_1266/A (NBUFFX4_HVT)
                                            0.0679   0.4067   1.0000   0.0488   0.0488 &   2.6254 r
  I_RISC_CORE/HFSBUF_551_1266/Y (NBUFFX4_HVT)        0.2872   1.0000            0.5981 &   3.2236 r
  I_RISC_CORE/HFSNET_97 (net)
                               7  15.9599 
  I_RISC_CORE/R_33/D (SDFFX1_HVT)           0.0000   0.2875   1.0000   0.0000   0.0022 &   3.2258 r
  data arrival time                                                                        3.2258

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9241     3.3241
  clock reconvergence pessimism                                                 0.0559     3.3801
  clock uncertainty                                                            -0.1000     3.2801
  I_RISC_CORE/R_33/CLK (SDFFX1_HVT)                                                        3.2801 r
  library setup time                                          1.0000           -1.1976     2.0825
  data required time                                                                       2.0825
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0825
  data arrival time                                                                       -3.2258
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1434


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX1_HVT)
                                                     0.2048   1.0000            1.2322 &   2.2339 f
  I_RISC_CORE/n1934 (net)      2   1.9391 
  I_RISC_CORE/HFSINV_171_1045/A (INVX0_HVT)
                                            0.0000   0.2048   1.0000   0.0000   0.0000 &   2.2339 f
  I_RISC_CORE/HFSINV_171_1045/Y (INVX0_HVT)          0.4272   1.0000            0.3545 &   2.5884 r
  I_RISC_CORE/HFSNET_77 (net)
                               1   5.1066 
  I_RISC_CORE/HFSINV_130_1044/A (INVX8_HVT)
                                            0.0000   0.4272   1.0000   0.0000   0.0000 &   2.5884 r
  I_RISC_CORE/HFSINV_130_1044/Y (INVX8_HVT)          0.3704   1.0000            0.4613 &   3.0497 f
  I_RISC_CORE/PSW[5] (net)    12  53.6877 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/D (SDFFX1_HVT)
                                            0.0000   0.3705   1.0000   0.0000   0.0019 &   3.0516 f
  data arrival time                                                                        3.0516

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9356     3.3356
  clock reconvergence pessimism                                                 0.0559     3.3915
  clock uncertainty                                                            -0.1000     3.2915
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)                3.2915 r
  library setup time                                          1.0000           -1.3522     1.9393
  data required time                                                                       1.9393
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9393
  data arrival time                                                                       -3.0516
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1123


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX1_HVT)
                                                     0.2048   1.0000            1.2322 &   2.2339 f
  I_RISC_CORE/n1934 (net)      2   1.9391 
  I_RISC_CORE/HFSINV_171_1045/A (INVX0_HVT)
                                            0.0000   0.2048   1.0000   0.0000   0.0000 &   2.2339 f
  I_RISC_CORE/HFSINV_171_1045/Y (INVX0_HVT)          0.4272   1.0000            0.3545 &   2.5884 r
  I_RISC_CORE/HFSNET_77 (net)
                               1   5.1066 
  I_RISC_CORE/HFSINV_130_1044/A (INVX8_HVT)
                                            0.0000   0.4272   1.0000   0.0000   0.0000 &   2.5884 r
  I_RISC_CORE/HFSINV_130_1044/Y (INVX8_HVT)          0.3704   1.0000            0.4613 &   3.0497 f
  I_RISC_CORE/PSW[5] (net)    12  53.6877 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/D (SDFFX1_HVT)
                                            0.0000   0.3705   1.0000   0.0000   0.0021 &   3.0518 f
  data arrival time                                                                        3.0518

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9372     3.3372
  clock reconvergence pessimism                                                 0.0559     3.3932
  clock uncertainty                                                            -0.1000     3.2932
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)                3.2932 r
  library setup time                                          1.0000           -1.3506     1.9426
  data required time                                                                       1.9426
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9426
  data arrival time                                                                       -3.0518
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1092


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX1_HVT)
                                                     0.2048   1.0000            1.2322 &   2.2339 f
  I_RISC_CORE/n1934 (net)      2   1.9391 
  I_RISC_CORE/HFSINV_171_1045/A (INVX0_HVT)
                                            0.0000   0.2048   1.0000   0.0000   0.0000 &   2.2339 f
  I_RISC_CORE/HFSINV_171_1045/Y (INVX0_HVT)          0.4272   1.0000            0.3545 &   2.5884 r
  I_RISC_CORE/HFSNET_77 (net)
                               1   5.1066 
  I_RISC_CORE/HFSINV_130_1044/A (INVX8_HVT)
                                            0.0000   0.4272   1.0000   0.0000   0.0000 &   2.5884 r
  I_RISC_CORE/HFSINV_130_1044/Y (INVX8_HVT)          0.3704   1.0000            0.4613 &   3.0497 f
  I_RISC_CORE/PSW[5] (net)    12  53.6877 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_/D (SDFFX1_HVT)
                                            0.0000   0.3705   1.0000   0.0000   0.0020 &   3.0517 f
  data arrival time                                                                        3.0517

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9387     3.3387
  clock reconvergence pessimism                                                 0.0559     3.3946
  clock uncertainty                                                            -0.1000     3.2946
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)                3.2946 r
  library setup time                                          1.0000           -1.3490     1.9456
  data required time                                                                       1.9456
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9456
  data arrival time                                                                       -3.0517
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1061


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX1_HVT)
                                                     0.2048   1.0000            1.2322 &   2.2339 f
  I_RISC_CORE/n1934 (net)      2   1.9391 
  I_RISC_CORE/HFSINV_171_1045/A (INVX0_HVT)
                                            0.0000   0.2048   1.0000   0.0000   0.0000 &   2.2339 f
  I_RISC_CORE/HFSINV_171_1045/Y (INVX0_HVT)          0.4272   1.0000            0.3545 &   2.5884 r
  I_RISC_CORE/HFSNET_77 (net)
                               1   5.1066 
  I_RISC_CORE/HFSINV_130_1044/A (INVX8_HVT)
                                            0.0000   0.4272   1.0000   0.0000   0.0000 &   2.5884 r
  I_RISC_CORE/HFSINV_130_1044/Y (INVX8_HVT)          0.3704   1.0000            0.4613 &   3.0497 f
  I_RISC_CORE/PSW[5] (net)    12  53.6877 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/D (SDFFX1_HVT)
                                            0.0000   0.3705   1.0000   0.0000   0.0021 &   3.0518 f
  data arrival time                                                                        3.0518

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9411     3.3411
  clock reconvergence pessimism                                                 0.0559     3.3970
  clock uncertainty                                                            -0.1000     3.2970
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)                3.2970 r
  library setup time                                          1.0000           -1.3465     1.9505
  data required time                                                                       1.9505
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9505
  data arrival time                                                                       -3.0518
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1013


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2005   1.0000            1.2275 &   2.2292 f
  I_RISC_CORE/n1933 (net)      2   1.8011 
  I_RISC_CORE/HFSINV_193_1030/A (INVX0_HVT)
                                            0.0000   0.2005   1.0000   0.0000   0.0000 &   2.2292 f
  I_RISC_CORE/HFSINV_193_1030/Y (INVX0_HVT)          0.4206   1.0000            0.3483 &   2.5775 r
  I_RISC_CORE/HFSNET_67 (net)
                               1   5.0209 
  I_RISC_CORE/HFSINV_144_1029/A (INVX8_HVT)
                                            0.0000   0.4206   1.0000   0.0000   0.0000 &   2.5775 r
  I_RISC_CORE/HFSINV_144_1029/Y (INVX8_HVT)          0.3729   1.0000            0.4592 &   3.0367 f
  I_RISC_CORE/PSW[6] (net)    11  54.6533 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/D (SDFFX1_HVT)
                                            0.0000   0.3731   1.0000   0.0000   0.0023 &   3.0390 f
  data arrival time                                                                        3.0390

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9356     3.3356
  clock reconvergence pessimism                                                 0.0559     3.3915
  clock uncertainty                                                            -0.1000     3.2915
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)                3.2915 r
  library setup time                                          1.0000           -1.3537     1.9378
  data required time                                                                       1.9378
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9378
  data arrival time                                                                       -3.0390
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1012


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2338   1.0000            1.4242 &   2.4587 r
  I_RISC_CORE/n1824 (net)      2   2.2045 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2338   1.0000   0.0000   0.0000 &   2.4587 r
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3456   1.0000            0.4762 &   2.9349 r
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  11.4399 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0945   0.3455   1.0000   0.0672   0.0677 &   3.0027 r
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.4306   1.0000            0.6038 &   3.6064 r
  I_RISC_CORE/ropt_net_1792 (net)
                               3  15.6424 
  I_RISC_CORE/ropt_mt_inst_8295/A (NBUFFX2_HVT)
                                            0.0313   0.4306   1.0000   0.0217   0.0226 &   3.6290 r
  I_RISC_CORE/ropt_mt_inst_8295/Y (NBUFFX2_HVT)      0.4195   1.0000            0.6624 &   4.2914 r
  I_RISC_CORE/ropt_net_1791 (net)
                               3  15.0410 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A1[3] (SRAM2RW128x16)
                                            0.0000   0.4195   1.0000   0.0000   0.0008 &   4.2922 r
  data arrival time                                                                        4.2922

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0421     3.1914
  data required time                                                                       3.1914
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1914
  data arrival time                                                                       -4.2922
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1008


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2338   1.0000            1.4242 &   2.4587 r
  I_RISC_CORE/n1824 (net)      2   2.2045 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2338   1.0000   0.0000   0.0000 &   2.4587 r
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3456   1.0000            0.4762 &   2.9349 r
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  11.4399 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0945   0.3455   1.0000   0.0672   0.0677 &   3.0027 r
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.4306   1.0000            0.6038 &   3.6064 r
  I_RISC_CORE/ropt_net_1792 (net)
                               3  15.6424 
  I_RISC_CORE/ropt_mt_inst_8295/A (NBUFFX2_HVT)
                                            0.0313   0.4306   1.0000   0.0217   0.0226 &   3.6290 r
  I_RISC_CORE/ropt_mt_inst_8295/Y (NBUFFX2_HVT)      0.4195   1.0000            0.6624 &   4.2914 r
  I_RISC_CORE/ropt_net_1791 (net)
                               3  15.0410 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A1[3] (SRAM2RW128x16)
                                            0.0000   0.4195   1.0000   0.0000   0.0008 &   4.2922 r
  data arrival time                                                                        4.2922

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0421     3.1914
  data required time                                                                       3.1914
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1914
  data arrival time                                                                       -4.2922
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1008


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX1_HVT)
                                                     0.2048   1.0000            1.2322 &   2.2339 f
  I_RISC_CORE/n1934 (net)      2   1.9391 
  I_RISC_CORE/HFSINV_171_1045/A (INVX0_HVT)
                                            0.0000   0.2048   1.0000   0.0000   0.0000 &   2.2339 f
  I_RISC_CORE/HFSINV_171_1045/Y (INVX0_HVT)          0.4272   1.0000            0.3545 &   2.5884 r
  I_RISC_CORE/HFSNET_77 (net)
                               1   5.1066 
  I_RISC_CORE/HFSINV_130_1044/A (INVX8_HVT)
                                            0.0000   0.4272   1.0000   0.0000   0.0000 &   2.5884 r
  I_RISC_CORE/HFSINV_130_1044/Y (INVX8_HVT)          0.3704   1.0000            0.4613 &   3.0497 f
  I_RISC_CORE/PSW[5] (net)    12  53.6877 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/D (SDFFX1_HVT)
                                            0.0000   0.3705   1.0000   0.0000   0.0020 &   3.0517 f
  data arrival time                                                                        3.0517

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9412     3.3412
  clock reconvergence pessimism                                                 0.0559     3.3972
  clock uncertainty                                                            -0.1000     3.2972
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)                3.2972 r
  library setup time                                          1.0000           -1.3463     1.9509
  data required time                                                                       1.9509
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9509
  data arrival time                                                                       -3.0517
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1008


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX1_HVT)
                                                     0.2048   1.0000            1.2322 &   2.2339 f
  I_RISC_CORE/n1934 (net)      2   1.9391 
  I_RISC_CORE/HFSINV_171_1045/A (INVX0_HVT)
                                            0.0000   0.2048   1.0000   0.0000   0.0000 &   2.2339 f
  I_RISC_CORE/HFSINV_171_1045/Y (INVX0_HVT)          0.4272   1.0000            0.3545 &   2.5884 r
  I_RISC_CORE/HFSNET_77 (net)
                               1   5.1066 
  I_RISC_CORE/HFSINV_130_1044/A (INVX8_HVT)
                                            0.0000   0.4272   1.0000   0.0000   0.0000 &   2.5884 r
  I_RISC_CORE/HFSINV_130_1044/Y (INVX8_HVT)          0.3704   1.0000            0.4613 &   3.0497 f
  I_RISC_CORE/PSW[5] (net)    12  53.6877 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_/D (SDFFX1_HVT)
                                            0.0000   0.3705   1.0000   0.0000   0.0015 &   3.0512 f
  data arrival time                                                                        3.0512

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9420     3.3420
  clock reconvergence pessimism                                                 0.0559     3.3979
  clock uncertainty                                                            -0.1000     3.2979
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)                3.2979 r
  library setup time                                          1.0000           -1.3451     1.9528
  data required time                                                                       1.9528
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9528
  data arrival time                                                                       -3.0512
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0985


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2005   1.0000            1.2275 &   2.2292 f
  I_RISC_CORE/n1933 (net)      2   1.8011 
  I_RISC_CORE/HFSINV_193_1030/A (INVX0_HVT)
                                            0.0000   0.2005   1.0000   0.0000   0.0000 &   2.2292 f
  I_RISC_CORE/HFSINV_193_1030/Y (INVX0_HVT)          0.4206   1.0000            0.3483 &   2.5775 r
  I_RISC_CORE/HFSNET_67 (net)
                               1   5.0209 
  I_RISC_CORE/HFSINV_144_1029/A (INVX8_HVT)
                                            0.0000   0.4206   1.0000   0.0000   0.0000 &   2.5775 r
  I_RISC_CORE/HFSINV_144_1029/Y (INVX8_HVT)          0.3729   1.0000            0.4592 &   3.0367 f
  I_RISC_CORE/PSW[6] (net)    11  54.6533 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/D (SDFFX1_HVT)
                                            0.0000   0.3731   1.0000   0.0000   0.0027 &   3.0393 f
  data arrival time                                                                        3.0393

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9372     3.3372
  clock reconvergence pessimism                                                 0.0559     3.3932
  clock uncertainty                                                            -0.1000     3.2932
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/CLK (SDFFX1_HVT)                3.2932 r
  library setup time                                          1.0000           -1.3521     1.9411
  data required time                                                                       1.9411
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9411
  data arrival time                                                                       -3.0393
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0983


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX1_HVT)
                                                     0.2048   1.0000            1.2322 &   2.2339 f
  I_RISC_CORE/n1934 (net)      2   1.9391 
  I_RISC_CORE/HFSINV_171_1045/A (INVX0_HVT)
                                            0.0000   0.2048   1.0000   0.0000   0.0000 &   2.2339 f
  I_RISC_CORE/HFSINV_171_1045/Y (INVX0_HVT)          0.4272   1.0000            0.3545 &   2.5884 r
  I_RISC_CORE/HFSNET_77 (net)
                               1   5.1066 
  I_RISC_CORE/HFSINV_130_1044/A (INVX8_HVT)
                                            0.0000   0.4272   1.0000   0.0000   0.0000 &   2.5884 r
  I_RISC_CORE/HFSINV_130_1044/Y (INVX8_HVT)          0.3704   1.0000            0.4613 &   3.0497 f
  I_RISC_CORE/PSW[5] (net)    12  53.6877 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_/D (SDFFX1_HVT)
                                            0.0000   0.3705   1.0000   0.0000   0.0020 &   3.0517 f
  data arrival time                                                                        3.0517

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9426     3.3426
  clock reconvergence pessimism                                                 0.0559     3.3985
  clock uncertainty                                                            -0.1000     3.2985
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)                3.2985 r
  library setup time                                          1.0000           -1.3448     1.9537
  data required time                                                                       1.9537
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9537
  data arrival time                                                                       -3.0517
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0980


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX1_HVT)
                                                     0.2048   1.0000            1.2322 &   2.2339 f
  I_RISC_CORE/n1934 (net)      2   1.9391 
  I_RISC_CORE/HFSINV_171_1045/A (INVX0_HVT)
                                            0.0000   0.2048   1.0000   0.0000   0.0000 &   2.2339 f
  I_RISC_CORE/HFSINV_171_1045/Y (INVX0_HVT)          0.4272   1.0000            0.3545 &   2.5884 r
  I_RISC_CORE/HFSNET_77 (net)
                               1   5.1066 
  I_RISC_CORE/HFSINV_130_1044/A (INVX8_HVT)
                                            0.0000   0.4272   1.0000   0.0000   0.0000 &   2.5884 r
  I_RISC_CORE/HFSINV_130_1044/Y (INVX8_HVT)          0.3704   1.0000            0.4613 &   3.0497 f
  I_RISC_CORE/PSW[5] (net)    12  53.6877 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/D (SDFFX1_HVT)
                                            0.0000   0.3706   1.0000   0.0000   0.0023 &   3.0520 f
  data arrival time                                                                        3.0520

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9428     3.3428
  clock reconvergence pessimism                                                 0.0559     3.3987
  clock uncertainty                                                            -0.1000     3.2987
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)                3.2987 r
  library setup time                                          1.0000           -1.3440     1.9547
  data required time                                                                       1.9547
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9547
  data arrival time                                                                       -3.0520
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0974


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2005   1.0000            1.2275 &   2.2292 f
  I_RISC_CORE/n1933 (net)      2   1.8011 
  I_RISC_CORE/HFSINV_193_1030/A (INVX0_HVT)
                                            0.0000   0.2005   1.0000   0.0000   0.0000 &   2.2292 f
  I_RISC_CORE/HFSINV_193_1030/Y (INVX0_HVT)          0.4206   1.0000            0.3483 &   2.5775 r
  I_RISC_CORE/HFSNET_67 (net)
                               1   5.0209 
  I_RISC_CORE/HFSINV_144_1029/A (INVX8_HVT)
                                            0.0000   0.4206   1.0000   0.0000   0.0000 &   2.5775 r
  I_RISC_CORE/HFSINV_144_1029/Y (INVX8_HVT)          0.3729   1.0000            0.4592 &   3.0367 f
  I_RISC_CORE/PSW[6] (net)    11  54.6533 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_/D (SDFFX1_HVT)
                                            0.0000   0.3732   1.0000   0.0000   0.0036 &   3.0402 f
  data arrival time                                                                        3.0402

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9387     3.3387
  clock reconvergence pessimism                                                 0.0559     3.3946
  clock uncertainty                                                            -0.1000     3.2946
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_/CLK (SDFFX1_HVT)                3.2946 r
  library setup time                                          1.0000           -1.3505     1.9441
  data required time                                                                       1.9441
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9441
  data arrival time                                                                       -3.0402
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0961


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2005   1.0000            1.2275 &   2.2292 f
  I_RISC_CORE/n1933 (net)      2   1.8011 
  I_RISC_CORE/HFSINV_193_1030/A (INVX0_HVT)
                                            0.0000   0.2005   1.0000   0.0000   0.0000 &   2.2292 f
  I_RISC_CORE/HFSINV_193_1030/Y (INVX0_HVT)          0.4206   1.0000            0.3483 &   2.5775 r
  I_RISC_CORE/HFSNET_67 (net)
                               1   5.0209 
  I_RISC_CORE/HFSINV_144_1029/A (INVX8_HVT)
                                            0.0000   0.4206   1.0000   0.0000   0.0000 &   2.5775 r
  I_RISC_CORE/HFSINV_144_1029/Y (INVX8_HVT)          0.3729   1.0000            0.4592 &   3.0367 f
  I_RISC_CORE/PSW[6] (net)    11  54.6533 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_/D (SDFFX1_HVT)
                                            0.0000   0.3731   1.0000   0.0000   0.0038 &   3.0405 f
  data arrival time                                                                        3.0405

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9411     3.3411
  clock reconvergence pessimism                                                 0.0559     3.3970
  clock uncertainty                                                            -0.1000     3.2970
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_/CLK (SDFFX1_HVT)                3.2970 r
  library setup time                                          1.0000           -1.3480     1.9490
  data required time                                                                       1.9490
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9490
  data arrival time                                                                       -3.0405
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0915


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2005   1.0000            1.2275 &   2.2292 f
  I_RISC_CORE/n1933 (net)      2   1.8011 
  I_RISC_CORE/HFSINV_193_1030/A (INVX0_HVT)
                                            0.0000   0.2005   1.0000   0.0000   0.0000 &   2.2292 f
  I_RISC_CORE/HFSINV_193_1030/Y (INVX0_HVT)          0.4206   1.0000            0.3483 &   2.5775 r
  I_RISC_CORE/HFSNET_67 (net)
                               1   5.0209 
  I_RISC_CORE/HFSINV_144_1029/A (INVX8_HVT)
                                            0.0000   0.4206   1.0000   0.0000   0.0000 &   2.5775 r
  I_RISC_CORE/HFSINV_144_1029/Y (INVX8_HVT)          0.3729   1.0000            0.4592 &   3.0367 f
  I_RISC_CORE/PSW[6] (net)    11  54.6533 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/D (SDFFX1_HVT)
                                            0.0000   0.3731   1.0000   0.0000   0.0037 &   3.0404 f
  data arrival time                                                                        3.0404

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9412     3.3412
  clock reconvergence pessimism                                                 0.0559     3.3972
  clock uncertainty                                                            -0.1000     3.2972
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)                3.2972 r
  library setup time                                          1.0000           -1.3478     1.9494
  data required time                                                                       1.9494
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9494
  data arrival time                                                                       -3.0404
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0910


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2005   1.0000            1.2275 &   2.2292 f
  I_RISC_CORE/n1933 (net)      2   1.8011 
  I_RISC_CORE/HFSINV_193_1030/A (INVX0_HVT)
                                            0.0000   0.2005   1.0000   0.0000   0.0000 &   2.2292 f
  I_RISC_CORE/HFSINV_193_1030/Y (INVX0_HVT)          0.4206   1.0000            0.3483 &   2.5775 r
  I_RISC_CORE/HFSNET_67 (net)
                               1   5.0209 
  I_RISC_CORE/HFSINV_144_1029/A (INVX8_HVT)
                                            0.0000   0.4206   1.0000   0.0000   0.0000 &   2.5775 r
  I_RISC_CORE/HFSINV_144_1029/Y (INVX8_HVT)          0.3729   1.0000            0.4592 &   3.0367 f
  I_RISC_CORE/PSW[6] (net)    11  54.6533 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/D (SDFFX1_HVT)
                                            0.0000   0.3731   1.0000   0.0000   0.0038 &   3.0405 f
  data arrival time                                                                        3.0405

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9426     3.3426
  clock reconvergence pessimism                                                 0.0559     3.3985
  clock uncertainty                                                            -0.1000     3.2985
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)                3.2985 r
  library setup time                                          1.0000           -1.3463     1.9522
  data required time                                                                       1.9522
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9522
  data arrival time                                                                       -3.0405
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0883


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2005   1.0000            1.2275 &   2.2292 f
  I_RISC_CORE/n1933 (net)      2   1.8011 
  I_RISC_CORE/HFSINV_193_1030/A (INVX0_HVT)
                                            0.0000   0.2005   1.0000   0.0000   0.0000 &   2.2292 f
  I_RISC_CORE/HFSINV_193_1030/Y (INVX0_HVT)          0.4206   1.0000            0.3483 &   2.5775 r
  I_RISC_CORE/HFSNET_67 (net)
                               1   5.0209 
  I_RISC_CORE/HFSINV_144_1029/A (INVX8_HVT)
                                            0.0000   0.4206   1.0000   0.0000   0.0000 &   2.5775 r
  I_RISC_CORE/HFSINV_144_1029/Y (INVX8_HVT)          0.3729   1.0000            0.4592 &   3.0367 f
  I_RISC_CORE/PSW[6] (net)    11  54.6533 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_/D (SDFFX1_HVT)
                                            0.0000   0.3731   1.0000   0.0000   0.0028 &   3.0395 f
  data arrival time                                                                        3.0395

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9420     3.3420
  clock reconvergence pessimism                                                 0.0559     3.3979
  clock uncertainty                                                            -0.1000     3.2979
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_/CLK (SDFFX1_HVT)                3.2979 r
  library setup time                                          1.0000           -1.3466     1.9513
  data required time                                                                       1.9513
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9513
  data arrival time                                                                       -3.0395
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0882


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2005   1.0000            1.2275 &   2.2292 f
  I_RISC_CORE/n1933 (net)      2   1.8011 
  I_RISC_CORE/HFSINV_193_1030/A (INVX0_HVT)
                                            0.0000   0.2005   1.0000   0.0000   0.0000 &   2.2292 f
  I_RISC_CORE/HFSINV_193_1030/Y (INVX0_HVT)          0.4206   1.0000            0.3483 &   2.5775 r
  I_RISC_CORE/HFSNET_67 (net)
                               1   5.0209 
  I_RISC_CORE/HFSINV_144_1029/A (INVX8_HVT)
                                            0.0000   0.4206   1.0000   0.0000   0.0000 &   2.5775 r
  I_RISC_CORE/HFSINV_144_1029/Y (INVX8_HVT)          0.3729   1.0000            0.4592 &   3.0367 f
  I_RISC_CORE/PSW[6] (net)    11  54.6533 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/D (SDFFX1_HVT)
                                            0.0000   0.3730   1.0000   0.0000   0.0014 &   3.0381 f
  data arrival time                                                                        3.0381

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9428     3.3428
  clock reconvergence pessimism                                                 0.0559     3.3987
  clock uncertainty                                                            -0.1000     3.2987
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)                3.2987 r
  library setup time                                          1.0000           -1.3454     1.9533
  data required time                                                                       1.9533
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9533
  data arrival time                                                                       -3.0381
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0848


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[12]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0840     1.0840
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_/CLK (DFFASX2_HVT)
                                                     0.0929                     0.0000     1.0840 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_/QN (DFFASX2_HVT)
                                                     0.5905   1.0000            1.2429 &   2.3269 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[12] (net)
                               2  14.7719 
  I_SDRAM_TOP/I_SDRAM_IF/U15568/A4 (AO22X1_RVT)
                                            0.0262   0.5906   1.0000   0.0185   0.0195 &   2.3464 f
  I_SDRAM_TOP/I_SDRAM_IF/U15568/Y (AO22X1_RVT)       0.1210   1.0000            0.5190 &   2.8654 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[12] (net)
                               1   0.8806 
  U672/A (NBUFFX4_RVT)                      0.0000   0.1210   1.0000   0.0000   0.0000 &   2.8654 f
  U672/Y (NBUFFX4_RVT)                               0.0989   1.0000            0.2197 &   3.0851 f
  sd_DQ_out[12] (net)          1  11.4649 
  sd_DQ_out[12] (out)                       0.0000   0.0989   1.0000   0.0000   0.0002 &   3.0853 f
  data arrival time                                                                        3.0853

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7932     2.8432
  clock reconvergence pessimism                                                 0.0305     2.8737
  clock uncertainty                                                            -0.1000     2.7737
  output external delay                                                        -0.7500     2.0237
  data required time                                                                       2.0237
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0237
  data arrival time                                                                       -3.0853
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0616


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[28]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0840     1.0840
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_/CLK (DFFASX2_HVT)
                                                     0.0929                     0.0000     1.0840 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_/QN (DFFASX2_HVT)
                                                     0.5747   1.0000            1.2213 &   2.3052 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[28] (net)
                               2  13.5379 
  I_SDRAM_TOP/I_SDRAM_IF/U15552/A4 (AO22X1_RVT)
                                            0.0491   0.5747   1.0000   0.0354   0.0362 &   2.3415 f
  I_SDRAM_TOP/I_SDRAM_IF/U15552/Y (AO22X1_RVT)       0.1192   1.0000            0.5122 &   2.8537 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[28] (net)
                               1   0.9246 
  U677/A (NBUFFX4_RVT)                      0.0088   0.1192   1.0000   0.0061   0.0061 &   2.8598 f
  U677/Y (NBUFFX4_RVT)                               0.0993   1.0000            0.2188 &   3.0786 f
  sd_DQ_out[28] (net)          1  11.5983 
  sd_DQ_out[28] (out)                       0.0000   0.0993   1.0000   0.0000   0.0003 &   3.0789 f
  data arrival time                                                                        3.0789

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7932     2.8432
  clock reconvergence pessimism                                                 0.0305     2.8737
  clock uncertainty                                                            -0.1000     2.7737
  output external delay                                                        -0.7500     2.0237
  data required time                                                                       2.0237
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0237
  data arrival time                                                                       -3.0789
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0552


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                     0.3757   1.0000            1.4627 &   2.4309 r
  I_RISC_CORE/Current_State[0] (net)
                               6   6.5439 
  I_RISC_CORE/U1350/A (INVX0_HVT)           0.0234   0.3757   1.0000   0.0162   0.0166 &   2.4475 r
  I_RISC_CORE/U1350/Y (INVX0_HVT)                    0.2900   1.0000            0.4014 &   2.8489 f
  I_RISC_CORE/net15705 (net)   4   3.3588 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/D (SDFFARX1_HVT)
                                            0.0000   0.2900   1.0000   0.0000   0.0000 &   2.8489 f
  data arrival time                                                                        2.8489

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8866     3.2866
  clock reconvergence pessimism                                                 0.0815     3.3681
  clock uncertainty                                                            -0.1000     3.2681
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)          3.2681 r
  library setup time                                          1.0000           -1.4578     1.8103
  data required time                                                                       1.8103
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8103
  data arrival time                                                                       -2.8489
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0386


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[8]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0840     1.0840
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_/CLK (DFFASX2_HVT)
                                                     0.0929                     0.0000     1.0840 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_/QN (DFFASX2_HVT)
                                                     0.5832   1.0000            1.2329 &   2.3169 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[8] (net)
                               2  14.2023 
  I_SDRAM_TOP/I_SDRAM_IF/U15572/A4 (AO22X1_RVT)
                                            0.0000   0.5832   1.0000   0.0000   0.0009 &   2.3178 f
  I_SDRAM_TOP/I_SDRAM_IF/U15572/Y (AO22X1_RVT)       0.1219   1.0000            0.5202 &   2.8380 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[8] (net)
                               1   1.0585 
  U683/A (NBUFFX4_RVT)                      0.0000   0.1219   1.0000   0.0000   0.0000 &   2.8380 f
  U683/Y (NBUFFX4_RVT)                               0.0976   1.0000            0.2192 &   3.0572 f
  sd_DQ_out[8] (net)           1  11.0493 
  sd_DQ_out[8] (out)                        0.0000   0.0976   1.0000   0.0000   0.0002 &   3.0573 f
  data arrival time                                                                        3.0573

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7932     2.8432
  clock reconvergence pessimism                                                 0.0305     2.8737
  clock uncertainty                                                            -0.1000     2.7737
  output external delay                                                        -0.7500     2.0237
  data required time                                                                       2.0237
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0237
  data arrival time                                                                       -3.0573
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0336


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[20]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0840     1.0840
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_/CLK (DFFASX2_HVT)
                                                     0.0929                     0.0000     1.0840 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_/QN (DFFASX2_HVT)
                                                     0.5735   1.0000            1.2197 &   2.3036 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[20] (net)
                               2  13.4471 
  I_SDRAM_TOP/I_SDRAM_IF/U15560/A4 (AO22X1_RVT)
                                            0.0341   0.5735   1.0000   0.0233   0.0241 &   2.3277 f
  I_SDRAM_TOP/I_SDRAM_IF/U15560/Y (AO22X1_RVT)       0.1173   1.0000            0.5073 &   2.8350 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[20] (net)
                               1   0.7756 
  U676/A (NBUFFX4_RVT)                      0.0000   0.1173   1.0000   0.0000   0.0000 &   2.8350 f
  U676/Y (NBUFFX4_RVT)                               0.1004   1.0000            0.2184 &   3.0534 f
  sd_DQ_out[20] (net)          1  11.9440 
  sd_DQ_out[20] (out)                       0.0000   0.1004   1.0000   0.0000   0.0003 &   3.0537 f
  data arrival time                                                                        3.0537

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7932     2.8432
  clock reconvergence pessimism                                                 0.0305     2.8737
  clock uncertainty                                                            -0.1000     2.7737
  output external delay                                                        -0.7500     2.0237
  data required time                                                                       2.0237
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0237
  data arrival time                                                                       -3.0537
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0300


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX1_HVT)
                                                     0.3289   1.0000            1.4425 &   2.4442 r
  I_RISC_CORE/n1931 (net)      4   5.1351 
  I_RISC_CORE/HFSBUF_334_1042/A (NBUFFX8_HVT)
                                            0.0295   0.3289   1.0000   0.0205   0.0205 &   2.4647 r
  I_RISC_CORE/HFSBUF_334_1042/Y (NBUFFX8_HVT)        0.3373   1.0000            0.5569 &   3.0215 r
  I_RISC_CORE/PSW[8] (net)    10  47.9787 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/D (SDFFX1_HVT)
                                            0.0000   0.3374   1.0000   0.0000   0.0008 &   3.0223 r
  data arrival time                                                                        3.0223

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9356     3.3356
  clock reconvergence pessimism                                                 0.0559     3.3915
  clock uncertainty                                                            -0.1000     3.2915
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)                3.2915 r
  library setup time                                          1.0000           -1.2479     2.0436
  data required time                                                                       2.0436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0436
  data arrival time                                                                       -3.0223
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9787


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX1_HVT)
                                                     0.3289   1.0000            1.4425 &   2.4442 r
  I_RISC_CORE/n1931 (net)      4   5.1351 
  I_RISC_CORE/HFSBUF_334_1042/A (NBUFFX8_HVT)
                                            0.0295   0.3289   1.0000   0.0205   0.0205 &   2.4647 r
  I_RISC_CORE/HFSBUF_334_1042/Y (NBUFFX8_HVT)        0.3373   1.0000            0.5569 &   3.0215 r
  I_RISC_CORE/PSW[8] (net)    10  47.9787 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/D (SDFFX1_HVT)
                                            0.0000   0.3373   1.0000   0.0000   0.0009 &   3.0225 r
  data arrival time                                                                        3.0225

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9372     3.3372
  clock reconvergence pessimism                                                 0.0559     3.3932
  clock uncertainty                                                            -0.1000     3.2932
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)                3.2932 r
  library setup time                                          1.0000           -1.2466     2.0465
  data required time                                                                       2.0465
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0465
  data arrival time                                                                       -3.0225
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9759


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX1_HVT)
                                                     0.3289   1.0000            1.4425 &   2.4442 r
  I_RISC_CORE/n1931 (net)      4   5.1351 
  I_RISC_CORE/HFSBUF_334_1042/A (NBUFFX8_HVT)
                                            0.0295   0.3289   1.0000   0.0205   0.0205 &   2.4647 r
  I_RISC_CORE/HFSBUF_334_1042/Y (NBUFFX8_HVT)        0.3373   1.0000            0.5569 &   3.0215 r
  I_RISC_CORE/PSW[8] (net)    10  47.9787 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_/D (SDFFX1_HVT)
                                            0.0000   0.3373   1.0000   0.0000   0.0009 &   3.0225 r
  data arrival time                                                                        3.0225

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9387     3.3387
  clock reconvergence pessimism                                                 0.0559     3.3946
  clock uncertainty                                                            -0.1000     3.2946
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_/CLK (SDFFX1_HVT)                3.2946 r
  library setup time                                          1.0000           -1.2453     2.0493
  data required time                                                                       2.0493
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0493
  data arrival time                                                                       -3.0225
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9732


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX1_HVT)
                                                     0.3289   1.0000            1.4425 &   2.4442 r
  I_RISC_CORE/n1931 (net)      4   5.1351 
  I_RISC_CORE/HFSBUF_334_1042/A (NBUFFX8_HVT)
                                            0.0295   0.3289   1.0000   0.0205   0.0205 &   2.4647 r
  I_RISC_CORE/HFSBUF_334_1042/Y (NBUFFX8_HVT)        0.3373   1.0000            0.5569 &   3.0215 r
  I_RISC_CORE/PSW[8] (net)    10  47.9787 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/D (SDFFX1_HVT)
                                            0.0000   0.3373   1.0000   0.0000   0.0009 &   3.0225 r
  data arrival time                                                                        3.0225

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9411     3.3411
  clock reconvergence pessimism                                                 0.0559     3.3970
  clock uncertainty                                                            -0.1000     3.2970
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)                3.2970 r
  library setup time                                          1.0000           -1.2433     2.0537
  data required time                                                                       2.0537
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0537
  data arrival time                                                                       -3.0225
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9688


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX1_HVT)
                                                     0.3289   1.0000            1.4425 &   2.4442 r
  I_RISC_CORE/n1931 (net)      4   5.1351 
  I_RISC_CORE/HFSBUF_334_1042/A (NBUFFX8_HVT)
                                            0.0295   0.3289   1.0000   0.0205   0.0205 &   2.4647 r
  I_RISC_CORE/HFSBUF_334_1042/Y (NBUFFX8_HVT)        0.3373   1.0000            0.5569 &   3.0215 r
  I_RISC_CORE/PSW[8] (net)    10  47.9787 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/D (SDFFX1_HVT)
                                            0.0000   0.3373   1.0000   0.0000   0.0009 &   3.0225 r
  data arrival time                                                                        3.0225

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9412     3.3412
  clock reconvergence pessimism                                                 0.0559     3.3972
  clock uncertainty                                                            -0.1000     3.2972
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)                3.2972 r
  library setup time                                          1.0000           -1.2431     2.0541
  data required time                                                                       2.0541
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0541
  data arrival time                                                                       -3.0225
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9684


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX1_HVT)
                                                     0.3289   1.0000            1.4425 &   2.4442 r
  I_RISC_CORE/n1931 (net)      4   5.1351 
  I_RISC_CORE/HFSBUF_334_1042/A (NBUFFX8_HVT)
                                            0.0295   0.3289   1.0000   0.0205   0.0205 &   2.4647 r
  I_RISC_CORE/HFSBUF_334_1042/Y (NBUFFX8_HVT)        0.3373   1.0000            0.5569 &   3.0215 r
  I_RISC_CORE/PSW[8] (net)    10  47.9787 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/D (SDFFX1_HVT)
                                            0.0000   0.3373   1.0000   0.0000   0.0005 &   3.0220 r
  data arrival time                                                                        3.0220

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9420     3.3420
  clock reconvergence pessimism                                                 0.0559     3.3979
  clock uncertainty                                                            -0.1000     3.2979
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/CLK (SDFFX1_HVT)                3.2979 r
  library setup time                                          1.0000           -1.2421     2.0557
  data required time                                                                       2.0557
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0557
  data arrival time                                                                       -3.0220
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9663


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX1_HVT)
                                                     0.3289   1.0000            1.4425 &   2.4442 r
  I_RISC_CORE/n1931 (net)      4   5.1351 
  I_RISC_CORE/HFSBUF_334_1042/A (NBUFFX8_HVT)
                                            0.0295   0.3289   1.0000   0.0205   0.0205 &   2.4647 r
  I_RISC_CORE/HFSBUF_334_1042/Y (NBUFFX8_HVT)        0.3373   1.0000            0.5569 &   3.0215 r
  I_RISC_CORE/PSW[8] (net)    10  47.9787 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/D (SDFFX1_HVT)
                                            0.0000   0.3373   1.0000   0.0000   0.0009 &   3.0224 r
  data arrival time                                                                        3.0224

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9426     3.3426
  clock reconvergence pessimism                                                 0.0559     3.3985
  clock uncertainty                                                            -0.1000     3.2985
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)                3.2985 r
  library setup time                                          1.0000           -1.2419     2.0566
  data required time                                                                       2.0566
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0566
  data arrival time                                                                       -3.0224
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9658


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX1_HVT)
                                                     0.3289   1.0000            1.4425 &   2.4442 r
  I_RISC_CORE/n1931 (net)      4   5.1351 
  I_RISC_CORE/HFSBUF_334_1042/A (NBUFFX8_HVT)
                                            0.0295   0.3289   1.0000   0.0205   0.0205 &   2.4647 r
  I_RISC_CORE/HFSBUF_334_1042/Y (NBUFFX8_HVT)        0.3373   1.0000            0.5569 &   3.0215 r
  I_RISC_CORE/PSW[8] (net)    10  47.9787 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/D (SDFFX1_HVT)
                                            0.0000   0.3374   1.0000   0.0000   0.0009 &   3.0224 r
  data arrival time                                                                        3.0224

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9428     3.3428
  clock reconvergence pessimism                                                 0.0559     3.3987
  clock uncertainty                                                            -0.1000     3.2987
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)                3.2987 r
  library setup time                                          1.0000           -1.2412     2.0574
  data required time                                                                       2.0574
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0574
  data arrival time                                                                       -3.0224
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9650


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2575   1.0000            1.3920 &   2.3937 r
  I_RISC_CORE/n1564 (net)      2   2.9419 
  I_RISC_CORE/HFSBUF_396_2351/A (NBUFFX4_HVT)
                                            0.0657   0.2575   1.0000   0.0473   0.0473 &   2.4411 r
  I_RISC_CORE/HFSBUF_396_2351/Y (NBUFFX4_HVT)        0.2889   1.0000            0.4880 &   2.9290 r
  I_RISC_CORE/HFSNET_116 (net)
                              13  16.5386 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/D (SDFFX1_HVT)
                                            0.0059   0.2886   1.0000   0.0041   0.0042 &   2.9332 r
  data arrival time                                                                        2.9332

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9356     3.3356
  clock reconvergence pessimism                                                 0.0559     3.3915
  clock uncertainty                                                            -0.1000     3.2915
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)                3.2915 r
  library setup time                                          1.0000           -1.2200     2.0715
  data required time                                                                       2.0715
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0715
  data arrival time                                                                       -2.9332
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8617


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/Q (SDFFARX1_HVT)
                                                     0.2401   1.0000            1.3783 &   2.3800 r
  I_RISC_CORE/n1930 (net)      2   2.3968 
  I_RISC_CORE/HFSBUF_195_1032/A (NBUFFX8_HVT)
                                            0.0000   0.2401   1.0000   0.0000   0.0000 &   2.3800 r
  I_RISC_CORE/HFSBUF_195_1032/Y (NBUFFX8_HVT)        0.3540   1.0000            0.4962 &   2.8762 r
  I_RISC_CORE/PSW[9] (net)    11  51.4437 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/D (SDFFX1_HVT)
                                            0.0213   0.3544   1.0000   0.0148   0.0186 &   2.8948 r
  data arrival time                                                                        2.8948

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9356     3.3356
  clock reconvergence pessimism                                                 0.0559     3.3915
  clock uncertainty                                                            -0.1000     3.2915
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)                3.2915 r
  library setup time                                          1.0000           -1.2577     2.0339
  data required time                                                                       2.0339
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0339
  data arrival time                                                                       -2.8948
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8610


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2575   1.0000            1.3920 &   2.3937 r
  I_RISC_CORE/n1564 (net)      2   2.9419 
  I_RISC_CORE/HFSBUF_396_2351/A (NBUFFX4_HVT)
                                            0.0657   0.2575   1.0000   0.0473   0.0473 &   2.4411 r
  I_RISC_CORE/HFSBUF_396_2351/Y (NBUFFX4_HVT)        0.2889   1.0000            0.4880 &   2.9290 r
  I_RISC_CORE/HFSNET_116 (net)
                              13  16.5386 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/D (SDFFX1_HVT)
                                            0.0059   0.2888   1.0000   0.0041   0.0046 &   2.9336 r
  data arrival time                                                                        2.9336

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9372     3.3372
  clock reconvergence pessimism                                                 0.0559     3.3932
  clock uncertainty                                                            -0.1000     3.2932
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)                3.2932 r
  library setup time                                          1.0000           -1.2189     2.0743
  data required time                                                                       2.0743
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0743
  data arrival time                                                                       -2.9336
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8593


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/Q (SDFFARX1_HVT)
                                                     0.2401   1.0000            1.3783 &   2.3800 r
  I_RISC_CORE/n1930 (net)      2   2.3968 
  I_RISC_CORE/HFSBUF_195_1032/A (NBUFFX8_HVT)
                                            0.0000   0.2401   1.0000   0.0000   0.0000 &   2.3800 r
  I_RISC_CORE/HFSBUF_195_1032/Y (NBUFFX8_HVT)        0.3540   1.0000            0.4962 &   2.8762 r
  I_RISC_CORE/PSW[9] (net)    11  51.4437 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/D (SDFFX1_HVT)
                                            0.0213   0.3544   1.0000   0.0148   0.0188 &   2.8950 r
  data arrival time                                                                        2.8950

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9372     3.3372
  clock reconvergence pessimism                                                 0.0559     3.3932
  clock uncertainty                                                            -0.1000     3.2932
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)                3.2932 r
  library setup time                                          1.0000           -1.2563     2.0368
  data required time                                                                       2.0368
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0368
  data arrival time                                                                       -2.8950
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8581


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2575   1.0000            1.3920 &   2.3937 r
  I_RISC_CORE/n1564 (net)      2   2.9419 
  I_RISC_CORE/HFSBUF_396_2351/A (NBUFFX4_HVT)
                                            0.0657   0.2575   1.0000   0.0473   0.0473 &   2.4411 r
  I_RISC_CORE/HFSBUF_396_2351/Y (NBUFFX4_HVT)        0.2889   1.0000            0.4880 &   2.9290 r
  I_RISC_CORE/HFSNET_116 (net)
                              13  16.5386 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/D (SDFFX1_HVT)
                                            0.0059   0.2887   1.0000   0.0041   0.0044 &   2.9334 r
  data arrival time                                                                        2.9334

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9387     3.3387
  clock reconvergence pessimism                                                 0.0559     3.3946
  clock uncertainty                                                            -0.1000     3.2946
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/CLK (SDFFX1_HVT)                3.2946 r
  library setup time                                          1.0000           -1.2175     2.0771
  data required time                                                                       2.0771
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0771
  data arrival time                                                                       -2.9334
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8563


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/Q (SDFFARX1_HVT)
                                                     0.2401   1.0000            1.3783 &   2.3800 r
  I_RISC_CORE/n1930 (net)      2   2.3968 
  I_RISC_CORE/HFSBUF_195_1032/A (NBUFFX8_HVT)
                                            0.0000   0.2401   1.0000   0.0000   0.0000 &   2.3800 r
  I_RISC_CORE/HFSBUF_195_1032/Y (NBUFFX8_HVT)        0.3540   1.0000            0.4962 &   2.8762 r
  I_RISC_CORE/PSW[9] (net)    11  51.4437 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_/D (SDFFX1_HVT)
                                            0.0213   0.3544   1.0000   0.0148   0.0186 &   2.8948 r
  data arrival time                                                                        2.8948

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9387     3.3387
  clock reconvergence pessimism                                                 0.0559     3.3946
  clock uncertainty                                                            -0.1000     3.2946
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)                3.2946 r
  library setup time                                          1.0000           -1.2550     2.0396
  data required time                                                                       2.0396
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0396
  data arrival time                                                                       -2.8948
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8552


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.2275   1.0000            1.3683 &   2.3700 r
  I_RISC_CORE/n1929 (net)      1   2.0030 
  I_RISC_CORE/HFSBUF_383_982/A (NBUFFX8_HVT)
                                            0.0260   0.2275   1.0000   0.0182   0.0182 &   2.3882 r
  I_RISC_CORE/HFSBUF_383_982/Y (NBUFFX8_HVT)         0.3442   1.0000            0.4822 &   2.8704 r
  I_RISC_CORE/PSW[10] (net)   10  49.3757 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/D (SDFFX1_HVT)
                                            0.0289   0.3445   1.0000   0.0195   0.0224 &   2.8928 r
  data arrival time                                                                        2.8928

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9356     3.3356
  clock reconvergence pessimism                                                 0.0559     3.3915
  clock uncertainty                                                            -0.1000     3.2915
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)                3.2915 r
  library setup time                                          1.0000           -1.2520     2.0395
  data required time                                                                       2.0395
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0395
  data arrival time                                                                       -2.8928
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8533


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2575   1.0000            1.3920 &   2.3937 r
  I_RISC_CORE/n1564 (net)      2   2.9419 
  I_RISC_CORE/HFSBUF_396_2351/A (NBUFFX4_HVT)
                                            0.0657   0.2575   1.0000   0.0473   0.0473 &   2.4411 r
  I_RISC_CORE/HFSBUF_396_2351/Y (NBUFFX4_HVT)        0.2889   1.0000            0.4880 &   2.9290 r
  I_RISC_CORE/HFSNET_116 (net)
                              13  16.5386 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/D (SDFFX1_HVT)
                                            0.0059   0.2888   1.0000   0.0041   0.0046 &   2.9336 r
  data arrival time                                                                        2.9336

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9411     3.3411
  clock reconvergence pessimism                                                 0.0559     3.3970
  clock uncertainty                                                            -0.1000     3.2970
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)                3.2970 r
  library setup time                                          1.0000           -1.2157     2.0813
  data required time                                                                       2.0813
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0813
  data arrival time                                                                       -2.9336
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8523


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2575   1.0000            1.3920 &   2.3937 r
  I_RISC_CORE/n1564 (net)      2   2.9419 
  I_RISC_CORE/HFSBUF_396_2351/A (NBUFFX4_HVT)
                                            0.0657   0.2575   1.0000   0.0473   0.0473 &   2.4411 r
  I_RISC_CORE/HFSBUF_396_2351/Y (NBUFFX4_HVT)        0.2889   1.0000            0.4880 &   2.9290 r
  I_RISC_CORE/HFSNET_116 (net)
                              13  16.5386 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/D (SDFFX1_HVT)
                                            0.0059   0.2887   1.0000   0.0041   0.0044 &   2.9334 r
  data arrival time                                                                        2.9334

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9412     3.3412
  clock reconvergence pessimism                                                 0.0559     3.3972
  clock uncertainty                                                            -0.1000     3.2972
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)                3.2972 r
  library setup time                                          1.0000           -1.2154     2.0817
  data required time                                                                       2.0817
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0817
  data arrival time                                                                       -2.9334
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8517


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/Q (SDFFARX1_HVT)
                                                     0.2401   1.0000            1.3783 &   2.3800 r
  I_RISC_CORE/n1930 (net)      2   2.3968 
  I_RISC_CORE/HFSBUF_195_1032/A (NBUFFX8_HVT)
                                            0.0000   0.2401   1.0000   0.0000   0.0000 &   2.3800 r
  I_RISC_CORE/HFSBUF_195_1032/Y (NBUFFX8_HVT)        0.3540   1.0000            0.4962 &   2.8762 r
  I_RISC_CORE/PSW[9] (net)    11  51.4437 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/D (SDFFX1_HVT)
                                            0.0213   0.3544   1.0000   0.0148   0.0188 &   2.8950 r
  data arrival time                                                                        2.8950

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9411     3.3411
  clock reconvergence pessimism                                                 0.0559     3.3970
  clock uncertainty                                                            -0.1000     3.2970
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)                3.2970 r
  library setup time                                          1.0000           -1.2530     2.0440
  data required time                                                                       2.0440
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0440
  data arrival time                                                                       -2.8950
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8509


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.2275   1.0000            1.3683 &   2.3700 r
  I_RISC_CORE/n1929 (net)      1   2.0030 
  I_RISC_CORE/HFSBUF_383_982/A (NBUFFX8_HVT)
                                            0.0260   0.2275   1.0000   0.0182   0.0182 &   2.3882 r
  I_RISC_CORE/HFSBUF_383_982/Y (NBUFFX8_HVT)         0.3442   1.0000            0.4822 &   2.8704 r
  I_RISC_CORE/PSW[10] (net)   10  49.3757 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_/D (SDFFX1_HVT)
                                            0.0289   0.3445   1.0000   0.0195   0.0226 &   2.8930 r
  data arrival time                                                                        2.8930

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9372     3.3372
  clock reconvergence pessimism                                                 0.0559     3.3932
  clock uncertainty                                                            -0.1000     3.2932
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_/CLK (SDFFX1_HVT)                3.2932 r
  library setup time                                          1.0000           -1.2507     2.0425
  data required time                                                                       2.0425
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0425
  data arrival time                                                                       -2.8930
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8505


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/Q (SDFFARX1_HVT)
                                                     0.2401   1.0000            1.3783 &   2.3800 r
  I_RISC_CORE/n1930 (net)      2   2.3968 
  I_RISC_CORE/HFSBUF_195_1032/A (NBUFFX8_HVT)
                                            0.0000   0.2401   1.0000   0.0000   0.0000 &   2.3800 r
  I_RISC_CORE/HFSBUF_195_1032/Y (NBUFFX8_HVT)        0.3540   1.0000            0.4962 &   2.8762 r
  I_RISC_CORE/PSW[9] (net)    11  51.4437 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/D (SDFFX1_HVT)
                                            0.0213   0.3544   1.0000   0.0148   0.0187 &   2.8949 r
  data arrival time                                                                        2.8949

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9412     3.3412
  clock reconvergence pessimism                                                 0.0559     3.3972
  clock uncertainty                                                            -0.1000     3.2972
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)                3.2972 r
  library setup time                                          1.0000           -1.2528     2.0444
  data required time                                                                       2.0444
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0444
  data arrival time                                                                       -2.8949
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8505


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2575   1.0000            1.3920 &   2.3937 r
  I_RISC_CORE/n1564 (net)      2   2.9419 
  I_RISC_CORE/HFSBUF_396_2351/A (NBUFFX4_HVT)
                                            0.0657   0.2575   1.0000   0.0473   0.0473 &   2.4411 r
  I_RISC_CORE/HFSBUF_396_2351/Y (NBUFFX4_HVT)        0.2889   1.0000            0.4880 &   2.9290 r
  I_RISC_CORE/HFSNET_116 (net)
                              13  16.5386 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/D (SDFFX1_HVT)
                                            0.0059   0.2887   1.0000   0.0041   0.0040 &   2.9331 r
  data arrival time                                                                        2.9331

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9420     3.3420
  clock reconvergence pessimism                                                 0.0559     3.3979
  clock uncertainty                                                            -0.1000     3.2979
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/CLK (SDFFX1_HVT)                3.2979 r
  library setup time                                          1.0000           -1.2145     2.0834
  data required time                                                                       2.0834
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0834
  data arrival time                                                                       -2.9331
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8497


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2575   1.0000            1.3920 &   2.3937 r
  I_RISC_CORE/n1564 (net)      2   2.9419 
  I_RISC_CORE/HFSBUF_396_2351/A (NBUFFX4_HVT)
                                            0.0657   0.2575   1.0000   0.0473   0.0473 &   2.4411 r
  I_RISC_CORE/HFSBUF_396_2351/Y (NBUFFX4_HVT)        0.2889   1.0000            0.4880 &   2.9290 r
  I_RISC_CORE/HFSNET_116 (net)
                              13  16.5386 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/D (SDFFX1_HVT)
                                            0.0059   0.2888   1.0000   0.0041   0.0045 &   2.9336 r
  data arrival time                                                                        2.9336

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9426     3.3426
  clock reconvergence pessimism                                                 0.0559     3.3985
  clock uncertainty                                                            -0.1000     3.2985
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)                3.2985 r
  library setup time                                          1.0000           -1.2143     2.0842
  data required time                                                                       2.0842
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0842
  data arrival time                                                                       -2.9336
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8494


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/Q (SDFFARX1_HVT)
                                                     0.2401   1.0000            1.3783 &   2.3800 r
  I_RISC_CORE/n1930 (net)      2   2.3968 
  I_RISC_CORE/HFSBUF_195_1032/A (NBUFFX8_HVT)
                                            0.0000   0.2401   1.0000   0.0000   0.0000 &   2.3800 r
  I_RISC_CORE/HFSBUF_195_1032/Y (NBUFFX8_HVT)        0.3540   1.0000            0.4962 &   2.8762 r
  I_RISC_CORE/PSW[9] (net)    11  51.4437 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/D (SDFFX1_HVT)
                                            0.0213   0.3544   1.0000   0.0147   0.0184 &   2.8945 r
  data arrival time                                                                        2.8945

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9420     3.3420
  clock reconvergence pessimism                                                 0.0559     3.3979
  clock uncertainty                                                            -0.1000     3.2979
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)                3.2979 r
  library setup time                                          1.0000           -1.2518     2.0461
  data required time                                                                       2.0461
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0461
  data arrival time                                                                       -2.8945
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8485


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2575   1.0000            1.3920 &   2.3937 r
  I_RISC_CORE/n1564 (net)      2   2.9419 
  I_RISC_CORE/HFSBUF_396_2351/A (NBUFFX4_HVT)
                                            0.0657   0.2575   1.0000   0.0473   0.0473 &   2.4411 r
  I_RISC_CORE/HFSBUF_396_2351/Y (NBUFFX4_HVT)        0.2889   1.0000            0.4880 &   2.9290 r
  I_RISC_CORE/HFSNET_116 (net)
                              13  16.5386 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/D (SDFFX1_HVT)
                                            0.0059   0.2888   1.0000   0.0041   0.0041 &   2.9331 r
  data arrival time                                                                        2.9331

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9428     3.3428
  clock reconvergence pessimism                                                 0.0559     3.3987
  clock uncertainty                                                            -0.1000     3.2987
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)                3.2987 r
  library setup time                                          1.0000           -1.2136     2.0850
  data required time                                                                       2.0850
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0850
  data arrival time                                                                       -2.9331
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8480


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/Q (SDFFARX1_HVT)
                                                     0.2401   1.0000            1.3783 &   2.3800 r
  I_RISC_CORE/n1930 (net)      2   2.3968 
  I_RISC_CORE/HFSBUF_195_1032/A (NBUFFX8_HVT)
                                            0.0000   0.2401   1.0000   0.0000   0.0000 &   2.3800 r
  I_RISC_CORE/HFSBUF_195_1032/Y (NBUFFX8_HVT)        0.3540   1.0000            0.4962 &   2.8762 r
  I_RISC_CORE/PSW[9] (net)    11  51.4437 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/D (SDFFX1_HVT)
                                            0.0213   0.3544   1.0000   0.0148   0.0187 &   2.8949 r
  data arrival time                                                                        2.8949

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9426     3.3426
  clock reconvergence pessimism                                                 0.0559     3.3985
  clock uncertainty                                                            -0.1000     3.2985
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)                3.2985 r
  library setup time                                          1.0000           -1.2516     2.0470
  data required time                                                                       2.0470
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0470
  data arrival time                                                                       -2.8949
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8479


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.2275   1.0000            1.3683 &   2.3700 r
  I_RISC_CORE/n1929 (net)      1   2.0030 
  I_RISC_CORE/HFSBUF_383_982/A (NBUFFX8_HVT)
                                            0.0260   0.2275   1.0000   0.0182   0.0182 &   2.3882 r
  I_RISC_CORE/HFSBUF_383_982/Y (NBUFFX8_HVT)         0.3442   1.0000            0.4822 &   2.8704 r
  I_RISC_CORE/PSW[10] (net)   10  49.3757 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/D (SDFFX1_HVT)
                                            0.0289   0.3445   1.0000   0.0195   0.0223 &   2.8927 r
  data arrival time                                                                        2.8927

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9387     3.3387
  clock reconvergence pessimism                                                 0.0559     3.3946
  clock uncertainty                                                            -0.1000     3.2946
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/CLK (SDFFX1_HVT)                3.2946 r
  library setup time                                          1.0000           -1.2494     2.0452
  data required time                                                                       2.0452
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0452
  data arrival time                                                                       -2.8927
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8474


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/Q (SDFFARX1_HVT)
                                                     0.2401   1.0000            1.3783 &   2.3800 r
  I_RISC_CORE/n1930 (net)      2   2.3968 
  I_RISC_CORE/HFSBUF_195_1032/A (NBUFFX8_HVT)
                                            0.0000   0.2401   1.0000   0.0000   0.0000 &   2.3800 r
  I_RISC_CORE/HFSBUF_195_1032/Y (NBUFFX8_HVT)        0.3540   1.0000            0.4962 &   2.8762 r
  I_RISC_CORE/PSW[9] (net)    11  51.4437 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/D (SDFFX1_HVT)
                                            0.0213   0.3544   1.0000   0.0147   0.0180 &   2.8942 r
  data arrival time                                                                        2.8942

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9428     3.3428
  clock reconvergence pessimism                                                 0.0559     3.3987
  clock uncertainty                                                            -0.1000     3.2987
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)                3.2987 r
  library setup time                                          1.0000           -1.2509     2.0478
  data required time                                                                       2.0478
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0478
  data arrival time                                                                       -2.8942
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8464


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX1_HVT)
                                                     0.1946   1.0000            1.3371 &   2.3388 r
  I_RISC_CORE/n1565 (net)      1   0.9913 
  I_RISC_CORE/HFSINV_40711_2058/A (INVX0_HVT)
                                            0.0000   0.1946   1.0000   0.0000   0.0000 &   2.3388 r
  I_RISC_CORE/HFSINV_40711_2058/Y (INVX0_HVT)        0.2336   1.0000            0.2626 &   2.6014 f
  I_RISC_CORE/HFSNET_107 (net)
                               2   3.0850 
  I_RISC_CORE/HFSINV_40378_2057/A (INVX4_HVT)
                                            0.0000   0.2336   1.0000   0.0000   0.0000 &   2.6014 f
  I_RISC_CORE/HFSINV_40378_2057/Y (INVX4_HVT)        0.2950   1.0000            0.3083 &   2.9097 r
  I_RISC_CORE/PSW[3] (net)    14  24.0583 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/D (SDFFX1_HVT)
                                            0.0000   0.2952   1.0000   0.0000   0.0016 &   2.9113 r
  data arrival time                                                                        2.9113

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9356     3.3356
  clock reconvergence pessimism                                                 0.0559     3.3915
  clock uncertainty                                                            -0.1000     3.2915
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/CLK (SDFFX1_HVT)                3.2915 r
  library setup time                                          1.0000           -1.2238     2.0677
  data required time                                                                       2.0677
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0677
  data arrival time                                                                       -2.9113
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8436


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.2275   1.0000            1.3683 &   2.3700 r
  I_RISC_CORE/n1929 (net)      1   2.0030 
  I_RISC_CORE/HFSBUF_383_982/A (NBUFFX8_HVT)
                                            0.0260   0.2275   1.0000   0.0182   0.0182 &   2.3882 r
  I_RISC_CORE/HFSBUF_383_982/Y (NBUFFX8_HVT)         0.3442   1.0000            0.4822 &   2.8704 r
  I_RISC_CORE/PSW[10] (net)   10  49.3757 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/D (SDFFX1_HVT)
                                            0.0289   0.3445   1.0000   0.0195   0.0226 &   2.8930 r
  data arrival time                                                                        2.8930

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9411     3.3411
  clock reconvergence pessimism                                                 0.0559     3.3970
  clock uncertainty                                                            -0.1000     3.2970
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/CLK (SDFFX1_HVT)                3.2970 r
  library setup time                                          1.0000           -1.2473     2.0497
  data required time                                                                       2.0497
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0497
  data arrival time                                                                       -2.8930
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8433


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.2275   1.0000            1.3683 &   2.3700 r
  I_RISC_CORE/n1929 (net)      1   2.0030 
  I_RISC_CORE/HFSBUF_383_982/A (NBUFFX8_HVT)
                                            0.0260   0.2275   1.0000   0.0182   0.0182 &   2.3882 r
  I_RISC_CORE/HFSBUF_383_982/Y (NBUFFX8_HVT)         0.3442   1.0000            0.4822 &   2.8704 r
  I_RISC_CORE/PSW[10] (net)   10  49.3757 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/D (SDFFX1_HVT)
                                            0.0289   0.3445   1.0000   0.0195   0.0225 &   2.8929 r
  data arrival time                                                                        2.8929

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9412     3.3412
  clock reconvergence pessimism                                                 0.0559     3.3972
  clock uncertainty                                                            -0.1000     3.2972
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)                3.2972 r
  library setup time                                          1.0000           -1.2471     2.0500
  data required time                                                                       2.0500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0500
  data arrival time                                                                       -2.8929
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8429


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX1_HVT)
                                                     0.1946   1.0000            1.3371 &   2.3388 r
  I_RISC_CORE/n1565 (net)      1   0.9913 
  I_RISC_CORE/HFSINV_40711_2058/A (INVX0_HVT)
                                            0.0000   0.1946   1.0000   0.0000   0.0000 &   2.3388 r
  I_RISC_CORE/HFSINV_40711_2058/Y (INVX0_HVT)        0.2336   1.0000            0.2626 &   2.6014 f
  I_RISC_CORE/HFSNET_107 (net)
                               2   3.0850 
  I_RISC_CORE/HFSINV_40378_2057/A (INVX4_HVT)
                                            0.0000   0.2336   1.0000   0.0000   0.0000 &   2.6014 f
  I_RISC_CORE/HFSINV_40378_2057/Y (INVX4_HVT)        0.2950   1.0000            0.3083 &   2.9097 r
  I_RISC_CORE/PSW[3] (net)    14  24.0583 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/D (SDFFX1_HVT)
                                            0.0000   0.2955   1.0000   0.0000   0.0017 &   2.9114 r
  data arrival time                                                                        2.9114

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9372     3.3372
  clock reconvergence pessimism                                                 0.0559     3.3932
  clock uncertainty                                                            -0.1000     3.2932
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)                3.2932 r
  library setup time                                          1.0000           -1.2227     2.0704
  data required time                                                                       2.0704
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0704
  data arrival time                                                                       -2.9114
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8410


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.2275   1.0000            1.3683 &   2.3700 r
  I_RISC_CORE/n1929 (net)      1   2.0030 
  I_RISC_CORE/HFSBUF_383_982/A (NBUFFX8_HVT)
                                            0.0260   0.2275   1.0000   0.0182   0.0182 &   2.3882 r
  I_RISC_CORE/HFSBUF_383_982/Y (NBUFFX8_HVT)         0.3442   1.0000            0.4822 &   2.8704 r
  I_RISC_CORE/PSW[10] (net)   10  49.3757 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/D (SDFFX1_HVT)
                                            0.0289   0.3445   1.0000   0.0195   0.0223 &   2.8926 r
  data arrival time                                                                        2.8926

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9420     3.3420
  clock reconvergence pessimism                                                 0.0559     3.3979
  clock uncertainty                                                            -0.1000     3.2979
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/CLK (SDFFX1_HVT)                3.2979 r
  library setup time                                          1.0000           -1.2462     2.0517
  data required time                                                                       2.0517
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0517
  data arrival time                                                                       -2.8926
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8410


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.2275   1.0000            1.3683 &   2.3700 r
  I_RISC_CORE/n1929 (net)      1   2.0030 
  I_RISC_CORE/HFSBUF_383_982/A (NBUFFX8_HVT)
                                            0.0260   0.2275   1.0000   0.0182   0.0182 &   2.3882 r
  I_RISC_CORE/HFSBUF_383_982/Y (NBUFFX8_HVT)         0.3442   1.0000            0.4822 &   2.8704 r
  I_RISC_CORE/PSW[10] (net)   10  49.3757 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/D (SDFFX1_HVT)
                                            0.0289   0.3445   1.0000   0.0195   0.0225 &   2.8929 r
  data arrival time                                                                        2.8929

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9426     3.3426
  clock reconvergence pessimism                                                 0.0559     3.3985
  clock uncertainty                                                            -0.1000     3.2985
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)                3.2985 r
  library setup time                                          1.0000           -1.2459     2.0526
  data required time                                                                       2.0526
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0526
  data arrival time                                                                       -2.8929
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8403


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.2275   1.0000            1.3683 &   2.3700 r
  I_RISC_CORE/n1929 (net)      1   2.0030 
  I_RISC_CORE/HFSBUF_383_982/A (NBUFFX8_HVT)
                                            0.0260   0.2275   1.0000   0.0182   0.0182 &   2.3882 r
  I_RISC_CORE/HFSBUF_383_982/Y (NBUFFX8_HVT)         0.3442   1.0000            0.4822 &   2.8704 r
  I_RISC_CORE/PSW[10] (net)   10  49.3757 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/D (SDFFX1_HVT)
                                            0.0289   0.3445   1.0000   0.0195   0.0220 &   2.8924 r
  data arrival time                                                                        2.8924

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9428     3.3428
  clock reconvergence pessimism                                                 0.0559     3.3987
  clock uncertainty                                                            -0.1000     3.2987
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)                3.2987 r
  library setup time                                          1.0000           -1.2453     2.0534
  data required time                                                                       2.0534
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0534
  data arrival time                                                                       -2.8924
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8390


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX1_HVT)
                                                     0.1946   1.0000            1.3371 &   2.3388 r
  I_RISC_CORE/n1565 (net)      1   0.9913 
  I_RISC_CORE/HFSINV_40711_2058/A (INVX0_HVT)
                                            0.0000   0.1946   1.0000   0.0000   0.0000 &   2.3388 r
  I_RISC_CORE/HFSINV_40711_2058/Y (INVX0_HVT)        0.2336   1.0000            0.2626 &   2.6014 f
  I_RISC_CORE/HFSNET_107 (net)
                               2   3.0850 
  I_RISC_CORE/HFSINV_40378_2057/A (INVX4_HVT)
                                            0.0000   0.2336   1.0000   0.0000   0.0000 &   2.6014 f
  I_RISC_CORE/HFSINV_40378_2057/Y (INVX4_HVT)        0.2950   1.0000            0.3083 &   2.9097 r
  I_RISC_CORE/PSW[3] (net)    14  24.0583 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/D (SDFFX1_HVT)
                                            0.0000   0.2952   1.0000   0.0000   0.0016 &   2.9113 r
  data arrival time                                                                        2.9113

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9387     3.3387
  clock reconvergence pessimism                                                 0.0559     3.3946
  clock uncertainty                                                            -0.1000     3.2946
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/CLK (SDFFX1_HVT)                3.2946 r
  library setup time                                          1.0000           -1.2213     2.0734
  data required time                                                                       2.0734
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0734
  data arrival time                                                                       -2.9113
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8379


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX1_HVT)
                                                     0.1946   1.0000            1.3371 &   2.3388 r
  I_RISC_CORE/n1565 (net)      1   0.9913 
  I_RISC_CORE/HFSINV_40711_2058/A (INVX0_HVT)
                                            0.0000   0.1946   1.0000   0.0000   0.0000 &   2.3388 r
  I_RISC_CORE/HFSINV_40711_2058/Y (INVX0_HVT)        0.2336   1.0000            0.2626 &   2.6014 f
  I_RISC_CORE/HFSNET_107 (net)
                               2   3.0850 
  I_RISC_CORE/HFSINV_40378_2057/A (INVX4_HVT)
                                            0.0000   0.2336   1.0000   0.0000   0.0000 &   2.6014 f
  I_RISC_CORE/HFSINV_40378_2057/Y (INVX4_HVT)        0.2950   1.0000            0.3083 &   2.9097 r
  I_RISC_CORE/PSW[3] (net)    14  24.0583 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/D (SDFFX1_HVT)
                                            0.0000   0.2955   1.0000   0.0000   0.0017 &   2.9114 r
  data arrival time                                                                        2.9114

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9411     3.3411
  clock reconvergence pessimism                                                 0.0559     3.3970
  clock uncertainty                                                            -0.1000     3.2970
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/CLK (SDFFX1_HVT)                3.2970 r
  library setup time                                          1.0000           -1.2195     2.0775
  data required time                                                                       2.0775
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0775
  data arrival time                                                                       -2.9114
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8339


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX1_HVT)
                                                     0.1946   1.0000            1.3371 &   2.3388 r
  I_RISC_CORE/n1565 (net)      1   0.9913 
  I_RISC_CORE/HFSINV_40711_2058/A (INVX0_HVT)
                                            0.0000   0.1946   1.0000   0.0000   0.0000 &   2.3388 r
  I_RISC_CORE/HFSINV_40711_2058/Y (INVX0_HVT)        0.2336   1.0000            0.2626 &   2.6014 f
  I_RISC_CORE/HFSNET_107 (net)
                               2   3.0850 
  I_RISC_CORE/HFSINV_40378_2057/A (INVX4_HVT)
                                            0.0000   0.2336   1.0000   0.0000   0.0000 &   2.6014 f
  I_RISC_CORE/HFSINV_40378_2057/Y (INVX4_HVT)        0.2950   1.0000            0.3083 &   2.9097 r
  I_RISC_CORE/PSW[3] (net)    14  24.0583 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/D (SDFFX1_HVT)
                                            0.0000   0.2954   1.0000   0.0000   0.0020 &   2.9117 r
  data arrival time                                                                        2.9117

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9412     3.3412
  clock reconvergence pessimism                                                 0.0559     3.3972
  clock uncertainty                                                            -0.1000     3.2972
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)                3.2972 r
  library setup time                                          1.0000           -1.2192     2.0779
  data required time                                                                       2.0779
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0779
  data arrival time                                                                       -2.9117
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8338


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX1_HVT)
                                                     0.1946   1.0000            1.3371 &   2.3388 r
  I_RISC_CORE/n1565 (net)      1   0.9913 
  I_RISC_CORE/HFSINV_40711_2058/A (INVX0_HVT)
                                            0.0000   0.1946   1.0000   0.0000   0.0000 &   2.3388 r
  I_RISC_CORE/HFSINV_40711_2058/Y (INVX0_HVT)        0.2336   1.0000            0.2626 &   2.6014 f
  I_RISC_CORE/HFSNET_107 (net)
                               2   3.0850 
  I_RISC_CORE/HFSINV_40378_2057/A (INVX4_HVT)
                                            0.0000   0.2336   1.0000   0.0000   0.0000 &   2.6014 f
  I_RISC_CORE/HFSINV_40378_2057/Y (INVX4_HVT)        0.2950   1.0000            0.3083 &   2.9097 r
  I_RISC_CORE/PSW[3] (net)    14  24.0583 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/D (SDFFX1_HVT)
                                            0.0000   0.2951   1.0000   0.0000   0.0012 &   2.9110 r
  data arrival time                                                                        2.9110

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9420     3.3420
  clock reconvergence pessimism                                                 0.0559     3.3979
  clock uncertainty                                                            -0.1000     3.2979
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/CLK (SDFFX1_HVT)                3.2979 r
  library setup time                                          1.0000           -1.2181     2.0798
  data required time                                                                       2.0798
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0798
  data arrival time                                                                       -2.9110
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8312


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX1_HVT)
                                                     0.1946   1.0000            1.3371 &   2.3388 r
  I_RISC_CORE/n1565 (net)      1   0.9913 
  I_RISC_CORE/HFSINV_40711_2058/A (INVX0_HVT)
                                            0.0000   0.1946   1.0000   0.0000   0.0000 &   2.3388 r
  I_RISC_CORE/HFSINV_40711_2058/Y (INVX0_HVT)        0.2336   1.0000            0.2626 &   2.6014 f
  I_RISC_CORE/HFSNET_107 (net)
                               2   3.0850 
  I_RISC_CORE/HFSINV_40378_2057/A (INVX4_HVT)
                                            0.0000   0.2336   1.0000   0.0000   0.0000 &   2.6014 f
  I_RISC_CORE/HFSINV_40378_2057/Y (INVX4_HVT)        0.2950   1.0000            0.3083 &   2.9097 r
  I_RISC_CORE/PSW[3] (net)    14  24.0583 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/D (SDFFX1_HVT)
                                            0.0000   0.2955   1.0000   0.0000   0.0017 &   2.9114 r
  data arrival time                                                                        2.9114

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9426     3.3426
  clock reconvergence pessimism                                                 0.0559     3.3985
  clock uncertainty                                                            -0.1000     3.2985
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)                3.2985 r
  library setup time                                          1.0000           -1.2181     2.0804
  data required time                                                                       2.0804
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0804
  data arrival time                                                                       -2.9114
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8310


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX1_HVT)
                                                     0.1946   1.0000            1.3371 &   2.3388 r
  I_RISC_CORE/n1565 (net)      1   0.9913 
  I_RISC_CORE/HFSINV_40711_2058/A (INVX0_HVT)
                                            0.0000   0.1946   1.0000   0.0000   0.0000 &   2.3388 r
  I_RISC_CORE/HFSINV_40711_2058/Y (INVX0_HVT)        0.2336   1.0000            0.2626 &   2.6014 f
  I_RISC_CORE/HFSNET_107 (net)
                               2   3.0850 
  I_RISC_CORE/HFSINV_40378_2057/A (INVX4_HVT)
                                            0.0000   0.2336   1.0000   0.0000   0.0000 &   2.6014 f
  I_RISC_CORE/HFSINV_40378_2057/Y (INVX4_HVT)        0.2950   1.0000            0.3083 &   2.9097 r
  I_RISC_CORE/PSW[3] (net)    14  24.0583 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/D (SDFFX1_HVT)
                                            0.0000   0.2954   1.0000   0.0000   0.0012 &   2.9110 r
  data arrival time                                                                        2.9110

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9428     3.3428
  clock reconvergence pessimism                                                 0.0559     3.3987
  clock uncertainty                                                            -0.1000     3.2987
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)                3.2987 r
  library setup time                                          1.0000           -1.2174     2.0813
  data required time                                                                       2.0813
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0813
  data arrival time                                                                       -2.9110
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8297


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX1_HVT)
                                                     0.2038   1.0000            1.3458 &   2.3475 r
  I_RISC_CORE/n1932 (net)      1   1.2716 
  I_RISC_CORE/HFSBUF_442_1021/A (NBUFFX8_HVT)
                                            0.0000   0.2038   1.0000   0.0000   0.0000 &   2.3475 r
  I_RISC_CORE/HFSBUF_442_1021/Y (NBUFFX8_HVT)        0.3487   1.0000            0.4685 &   2.8160 r
  I_RISC_CORE/PSW[7] (net)    12  50.8194 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_/D (SDFFX1_HVT)
                                            0.0000   0.3488   1.0000   0.0000   0.0018 &   2.8178 r
  data arrival time                                                                        2.8178

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9356     3.3356
  clock reconvergence pessimism                                                 0.0559     3.3915
  clock uncertainty                                                            -0.1000     3.2915
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_/CLK (SDFFX1_HVT)                3.2915 r
  library setup time                                          1.0000           -1.2545     2.0371
  data required time                                                                       2.0371
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0371
  data arrival time                                                                       -2.8178
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7807


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX1_HVT)
                                                     0.2038   1.0000            1.3458 &   2.3475 r
  I_RISC_CORE/n1932 (net)      1   1.2716 
  I_RISC_CORE/HFSBUF_442_1021/A (NBUFFX8_HVT)
                                            0.0000   0.2038   1.0000   0.0000   0.0000 &   2.3475 r
  I_RISC_CORE/HFSBUF_442_1021/Y (NBUFFX8_HVT)        0.3487   1.0000            0.4685 &   2.8160 r
  I_RISC_CORE/PSW[7] (net)    12  50.8194 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/D (SDFFX1_HVT)
                                            0.0000   0.3487   1.0000   0.0000   0.0021 &   2.8181 r
  data arrival time                                                                        2.8181

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9372     3.3372
  clock reconvergence pessimism                                                 0.0559     3.3932
  clock uncertainty                                                            -0.1000     3.2932
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)                3.2932 r
  library setup time                                          1.0000           -1.2531     2.0400
  data required time                                                                       2.0400
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0400
  data arrival time                                                                       -2.8181
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7780


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX1_HVT)
                                                     0.2038   1.0000            1.3458 &   2.3475 r
  I_RISC_CORE/n1932 (net)      1   1.2716 
  I_RISC_CORE/HFSBUF_442_1021/A (NBUFFX8_HVT)
                                            0.0000   0.2038   1.0000   0.0000   0.0000 &   2.3475 r
  I_RISC_CORE/HFSBUF_442_1021/Y (NBUFFX8_HVT)        0.3487   1.0000            0.4685 &   2.8160 r
  I_RISC_CORE/PSW[7] (net)    12  50.8194 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_/D (SDFFX1_HVT)
                                            0.0000   0.3488   1.0000   0.0000   0.0019 &   2.8179 r
  data arrival time                                                                        2.8179

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9387     3.3387
  clock reconvergence pessimism                                                 0.0559     3.3946
  clock uncertainty                                                            -0.1000     3.2946
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_/CLK (SDFFX1_HVT)                3.2946 r
  library setup time                                          1.0000           -1.2518     2.0428
  data required time                                                                       2.0428
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0428
  data arrival time                                                                       -2.8179
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7751


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX1_HVT)
                                                     0.2038   1.0000            1.3458 &   2.3475 r
  I_RISC_CORE/n1932 (net)      1   1.2716 
  I_RISC_CORE/HFSBUF_442_1021/A (NBUFFX8_HVT)
                                            0.0000   0.2038   1.0000   0.0000   0.0000 &   2.3475 r
  I_RISC_CORE/HFSBUF_442_1021/Y (NBUFFX8_HVT)        0.3487   1.0000            0.4685 &   2.8160 r
  I_RISC_CORE/PSW[7] (net)    12  50.8194 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_/D (SDFFX1_HVT)
                                            0.0000   0.3487   1.0000   0.0000   0.0021 &   2.8181 r
  data arrival time                                                                        2.8181

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9411     3.3411
  clock reconvergence pessimism                                                 0.0559     3.3970
  clock uncertainty                                                            -0.1000     3.2970
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_/CLK (SDFFX1_HVT)                3.2970 r
  library setup time                                          1.0000           -1.2498     2.0472
  data required time                                                                       2.0472
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0472
  data arrival time                                                                       -2.8181
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7708


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX1_HVT)
                                                     0.2038   1.0000            1.3458 &   2.3475 r
  I_RISC_CORE/n1932 (net)      1   1.2716 
  I_RISC_CORE/HFSBUF_442_1021/A (NBUFFX8_HVT)
                                            0.0000   0.2038   1.0000   0.0000   0.0000 &   2.3475 r
  I_RISC_CORE/HFSBUF_442_1021/Y (NBUFFX8_HVT)        0.3487   1.0000            0.4685 &   2.8160 r
  I_RISC_CORE/PSW[7] (net)    12  50.8194 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/D (SDFFX1_HVT)
                                            0.0000   0.3488   1.0000   0.0000   0.0020 &   2.8180 r
  data arrival time                                                                        2.8180

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9412     3.3412
  clock reconvergence pessimism                                                 0.0559     3.3972
  clock uncertainty                                                            -0.1000     3.2972
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)                3.2972 r
  library setup time                                          1.0000           -1.2496     2.0476
  data required time                                                                       2.0476
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0476
  data arrival time                                                                       -2.8180
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7704


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX1_HVT)
                                                     0.2038   1.0000            1.3458 &   2.3475 r
  I_RISC_CORE/n1932 (net)      1   1.2716 
  I_RISC_CORE/HFSBUF_442_1021/A (NBUFFX8_HVT)
                                            0.0000   0.2038   1.0000   0.0000   0.0000 &   2.3475 r
  I_RISC_CORE/HFSBUF_442_1021/Y (NBUFFX8_HVT)        0.3487   1.0000            0.4685 &   2.8160 r
  I_RISC_CORE/PSW[7] (net)    12  50.8194 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_/D (SDFFX1_HVT)
                                            0.0000   0.3488   1.0000   0.0000   0.0016 &   2.8175 r
  data arrival time                                                                        2.8175

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9420     3.3420
  clock reconvergence pessimism                                                 0.0559     3.3979
  clock uncertainty                                                            -0.1000     3.2979
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_/CLK (SDFFX1_HVT)                3.2979 r
  library setup time                                          1.0000           -1.2486     2.0492
  data required time                                                                       2.0492
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0492
  data arrival time                                                                       -2.8175
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7683


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX1_HVT)
                                                     0.2038   1.0000            1.3458 &   2.3475 r
  I_RISC_CORE/n1932 (net)      1   1.2716 
  I_RISC_CORE/HFSBUF_442_1021/A (NBUFFX8_HVT)
                                            0.0000   0.2038   1.0000   0.0000   0.0000 &   2.3475 r
  I_RISC_CORE/HFSBUF_442_1021/Y (NBUFFX8_HVT)        0.3487   1.0000            0.4685 &   2.8160 r
  I_RISC_CORE/PSW[7] (net)    12  50.8194 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/D (SDFFX1_HVT)
                                            0.0000   0.3488   1.0000   0.0000   0.0021 &   2.8180 r
  data arrival time                                                                        2.8180

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9426     3.3426
  clock reconvergence pessimism                                                 0.0559     3.3985
  clock uncertainty                                                            -0.1000     3.2985
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)                3.2985 r
  library setup time                                          1.0000           -1.2484     2.0501
  data required time                                                                       2.0501
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0501
  data arrival time                                                                       -2.8180
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7679


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0017     1.0017
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0017 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX1_HVT)
                                                     0.2038   1.0000            1.3458 &   2.3475 r
  I_RISC_CORE/n1932 (net)      1   1.2716 
  I_RISC_CORE/HFSBUF_442_1021/A (NBUFFX8_HVT)
                                            0.0000   0.2038   1.0000   0.0000   0.0000 &   2.3475 r
  I_RISC_CORE/HFSBUF_442_1021/Y (NBUFFX8_HVT)        0.3487   1.0000            0.4685 &   2.8160 r
  I_RISC_CORE/PSW[7] (net)    12  50.8194 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/D (SDFFX1_HVT)
                                            0.0000   0.3488   1.0000   0.0000   0.0013 &   2.8173 r
  data arrival time                                                                        2.8173

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9428     3.3428
  clock reconvergence pessimism                                                 0.0559     3.3987
  clock uncertainty                                                            -0.1000     3.2987
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)                3.2987 r
  library setup time                                          1.0000           -1.2477     2.0510
  data required time                                                                       2.0510
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0510
  data arrival time                                                                       -2.8173
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7663


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_488_5614/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9682     0.9682
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9682 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3743   1.0000            1.4618 &   2.4300 r
  I_RISC_CORE/Current_State[1] (net)
                               9   6.5024 
  I_RISC_CORE/U1326/A1 (NOR3X2_HVT)         0.0000   0.3743   1.0000   0.0000   0.0003 &   2.4303 r
  I_RISC_CORE/U1326/Y (NOR3X2_HVT)                   0.2845   1.0000            0.8908 &   3.3211 f
  I_RISC_CORE/n611 (net)       8   8.7946 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/EN (CGLPPRX2_LVT)
                                            0.0080   0.2845   1.0000   0.0056   0.0063 &   3.3274 f
  data arrival time                                                                        3.3274

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.6837     3.0837
  clock reconvergence pessimism                                                 0.0652     3.1489
  clock uncertainty                                                            -0.1000     3.0489
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)      3.0489 r
  clock gating setup time                                     1.0000           -0.4658     2.5831
  data required time                                                                       2.5831
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.5831
  data arrival time                                                                       -3.3274
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7442


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/Q (SDFFARX1_HVT)
                                                     0.2296   1.0000            1.4208 &   2.4554 r
  I_RISC_CORE/n1817 (net)      2   2.0710 
  I_RISC_CORE/U1301/A (NBUFFX4_HVT)         0.0000   0.2296   1.0000   0.0000   0.0000 &   2.4554 r
  I_RISC_CORE/U1301/Y (NBUFFX4_HVT)                  0.4325   1.0000            0.5399 &   2.9953 r
  I_RISC_CORE/Xecutng_Instrn[21] (net)
                               4  31.3781 
  I_RISC_CORE/ZBUF_121_inst_4908/A (NBUFFX8_HVT)
                                            0.0701   0.4325   1.0000   0.0479   0.0486 &   3.0440 r
  I_RISC_CORE/ZBUF_121_inst_4908/Y (NBUFFX8_HVT)     0.3458   1.0000            0.6303 &   3.6743 r
  I_RISC_CORE/ZBUF_121_14 (net)
                               4  48.0580 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A1[5] (SRAM2RW128x16)
                                            0.0474   0.3480   1.0000   0.0334   0.0588 &   3.7331 r
  data arrival time                                                                        3.7331

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0250     3.2085
  data required time                                                                       3.2085
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2085
  data arrival time                                                                       -3.7331
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5246


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/Q (SDFFARX1_HVT)
                                                     0.2296   1.0000            1.4208 &   2.4554 r
  I_RISC_CORE/n1817 (net)      2   2.0710 
  I_RISC_CORE/U1301/A (NBUFFX4_HVT)         0.0000   0.2296   1.0000   0.0000   0.0000 &   2.4554 r
  I_RISC_CORE/U1301/Y (NBUFFX4_HVT)                  0.4325   1.0000            0.5399 &   2.9953 r
  I_RISC_CORE/Xecutng_Instrn[21] (net)
                               4  31.3781 
  I_RISC_CORE/ZBUF_121_inst_4908/A (NBUFFX8_HVT)
                                            0.0701   0.4325   1.0000   0.0479   0.0486 &   3.0440 r
  I_RISC_CORE/ZBUF_121_inst_4908/Y (NBUFFX8_HVT)     0.3458   1.0000            0.6303 &   3.6743 r
  I_RISC_CORE/ZBUF_121_14 (net)
                               4  48.0580 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A1[5] (SRAM2RW128x16)
                                            0.0474   0.3482   1.0000   0.0334   0.0581 &   3.7324 r
  data arrival time                                                                        3.7324

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0251     3.2085
  data required time                                                                       3.2085
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2085
  data arrival time                                                                       -3.7324
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5239


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/Q (SDFFARX1_HVT)
                                                     0.2296   1.0000            1.4208 &   2.4554 r
  I_RISC_CORE/n1817 (net)      2   2.0710 
  I_RISC_CORE/U1301/A (NBUFFX4_HVT)         0.0000   0.2296   1.0000   0.0000   0.0000 &   2.4554 r
  I_RISC_CORE/U1301/Y (NBUFFX4_HVT)                  0.4325   1.0000            0.5399 &   2.9953 r
  I_RISC_CORE/Xecutng_Instrn[21] (net)
                               4  31.3781 
  I_RISC_CORE/ZBUF_121_inst_4908/A (NBUFFX8_HVT)
                                            0.0701   0.4325   1.0000   0.0479   0.0486 &   3.0440 r
  I_RISC_CORE/ZBUF_121_inst_4908/Y (NBUFFX8_HVT)     0.3458   1.0000            0.6303 &   3.6743 r
  I_RISC_CORE/ZBUF_121_14 (net)
                               4  48.0580 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A1[5] (SRAM2RW128x16)
                                            0.0468   0.3480   1.0000   0.0330   0.0494 &   3.7236 r
  data arrival time                                                                        3.7236

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0250     3.2085
  data required time                                                                       3.2085
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2085
  data arrival time                                                                       -3.7236
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5151


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/Q (SDFFARX1_HVT)
                                                     0.2296   1.0000            1.4208 &   2.4554 r
  I_RISC_CORE/n1817 (net)      2   2.0710 
  I_RISC_CORE/U1301/A (NBUFFX4_HVT)         0.0000   0.2296   1.0000   0.0000   0.0000 &   2.4554 r
  I_RISC_CORE/U1301/Y (NBUFFX4_HVT)                  0.4325   1.0000            0.5399 &   2.9953 r
  I_RISC_CORE/Xecutng_Instrn[21] (net)
                               4  31.3781 
  I_RISC_CORE/ZBUF_121_inst_4908/A (NBUFFX8_HVT)
                                            0.0701   0.4325   1.0000   0.0479   0.0486 &   3.0440 r
  I_RISC_CORE/ZBUF_121_inst_4908/Y (NBUFFX8_HVT)     0.3458   1.0000            0.6303 &   3.6743 r
  I_RISC_CORE/ZBUF_121_14 (net)
                               4  48.0580 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A1[5] (SRAM2RW128x16)
                                            0.0463   0.3474   1.0000   0.0326   0.0422 &   3.7165 r
  data arrival time                                                                        3.7165

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0249     3.2087
  data required time                                                                       3.2087
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2087
  data arrival time                                                                       -3.7165
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5078


  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0272     1.0272
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)
                                                     0.1123                     0.0000     1.0272 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/Q (SDFFX1_HVT)
                                                     0.2942   1.0000            1.2264 &   2.2536 f
  I_RISC_CORE/PopDataOut_10_ (net)
                               2   5.0380 
  I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg/D (SDFFARX1_HVT)
                                            0.0346   0.2942   1.0000   0.0226   0.0227 &   2.2763 f
  data arrival time                                                                        2.2763

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9439     3.3439
  clock reconvergence pessimism                                                 0.0559     3.3998
  clock uncertainty                                                            -0.1000     3.2998
  I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg/CLK (SDFFARX1_HVT)                                  3.2998 r
  library setup time                                          1.0000           -1.4715     1.8284
  data required time                                                                       1.8284
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8284
  data arrival time                                                                       -2.2763
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4479


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_29
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_A[5] (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0741     1.0741
  I_SDRAM_TOP/I_SDRAM_IF/R_29/CLK (SDFFASX1_HVT)     0.1097                     0.0000     1.0741 r
  I_SDRAM_TOP/I_SDRAM_IF/R_29/Q (SDFFASX1_HVT)       0.1764   1.0000            1.3523 &   2.4264 f
  I_SDRAM_TOP/I_SDRAM_IF/n94 (net)
                               1   0.7749 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_6003/A (NBUFFX2_HVT)
                                            0.0000   0.1764   1.0000   0.0000   0.0000 &   2.4264 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_6003/Y (NBUFFX2_HVT)
                                                     0.2816   1.0000            0.4294 &   2.8558 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_7 (net)
                               2   9.1958 
  I_SDRAM_TOP/I_SDRAM_IF/U456/A0 (HADDX1_HVT)
                                            0.0210   0.2816   1.0000   0.0146   0.0148 &   2.8707 f
  I_SDRAM_TOP/I_SDRAM_IF/U456/SO (HADDX1_HVT)        0.3096   1.0000            0.9239 &   3.7946 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[5] (net)
                               1   3.0376 
  HFSBUF_4_123/A (NBUFFX4_HVT)              0.0300   0.3096   1.0000   0.0208   0.0208 &   3.8154 f
  HFSBUF_4_123/Y (NBUFFX4_HVT)                       0.2941   1.0000            0.5482 &   4.3636 f
  sd_A[5] (net)                1  18.5844 
  sd_A[5] (out)                             0.0156   0.2946   1.0000   0.0108   0.0132 &   4.3768 f
  data arrival time                                                                        4.3768

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.3768
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4326


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/Q (SDFFARX1_HVT)
                                                     0.2333   1.0000            1.4238 &   2.4583 r
  I_RISC_CORE/n1820 (net)      2   2.1897 
  I_RISC_CORE/U1308/A (NBUFFX4_HVT)         0.0062   0.2333   1.0000   0.0043   0.0043 &   2.4627 r
  I_RISC_CORE/U1308/Y (NBUFFX4_HVT)                  0.3822   1.0000            0.5177 &   2.9804 r
  I_RISC_CORE/Xecutng_Instrn[20] (net)
                               4  26.2991 
  I_RISC_CORE/ZBUF_79_inst_5293/A (NBUFFX8_HVT)
                                            0.0231   0.3822   1.0000   0.0160   0.0175 &   2.9979 r
  I_RISC_CORE/ZBUF_79_inst_5293/Y (NBUFFX8_HVT)      0.3387   1.0000            0.5934 &   3.5913 r
  I_RISC_CORE/ZBUF_79_61 (net)
                               4  47.0907 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A1[4] (SRAM2RW128x16)
                                            0.0244   0.3399   1.0000   0.0169   0.0356 &   3.6270 r
  data arrival time                                                                        3.6270

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0231     3.2105
  data required time                                                                       3.2105
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2105
  data arrival time                                                                       -3.6270
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4165


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/Q (SDFFARX1_HVT)
                                                     0.2333   1.0000            1.4238 &   2.4583 r
  I_RISC_CORE/n1820 (net)      2   2.1897 
  I_RISC_CORE/U1308/A (NBUFFX4_HVT)         0.0062   0.2333   1.0000   0.0043   0.0043 &   2.4627 r
  I_RISC_CORE/U1308/Y (NBUFFX4_HVT)                  0.3822   1.0000            0.5177 &   2.9804 r
  I_RISC_CORE/Xecutng_Instrn[20] (net)
                               4  26.2991 
  I_RISC_CORE/ZBUF_79_inst_5293/A (NBUFFX8_HVT)
                                            0.0231   0.3822   1.0000   0.0160   0.0175 &   2.9979 r
  I_RISC_CORE/ZBUF_79_inst_5293/Y (NBUFFX8_HVT)      0.3387   1.0000            0.5934 &   3.5913 r
  I_RISC_CORE/ZBUF_79_61 (net)
                               4  47.0907 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A1[4] (SRAM2RW128x16)
                                            0.0243   0.3399   1.0000   0.0169   0.0348 &   3.6261 r
  data arrival time                                                                        3.6261

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0231     3.2105
  data required time                                                                       3.2105
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2105
  data arrival time                                                                       -3.6261
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4157


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/Q (SDFFARX1_HVT)
                                                     0.2333   1.0000            1.4238 &   2.4583 r
  I_RISC_CORE/n1820 (net)      2   2.1897 
  I_RISC_CORE/U1308/A (NBUFFX4_HVT)         0.0062   0.2333   1.0000   0.0043   0.0043 &   2.4627 r
  I_RISC_CORE/U1308/Y (NBUFFX4_HVT)                  0.3822   1.0000            0.5177 &   2.9804 r
  I_RISC_CORE/Xecutng_Instrn[20] (net)
                               4  26.2991 
  I_RISC_CORE/ZBUF_79_inst_5293/A (NBUFFX8_HVT)
                                            0.0231   0.3822   1.0000   0.0160   0.0175 &   2.9979 r
  I_RISC_CORE/ZBUF_79_inst_5293/Y (NBUFFX8_HVT)      0.3387   1.0000            0.5934 &   3.5913 r
  I_RISC_CORE/ZBUF_79_61 (net)
                               4  47.0907 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A1[4] (SRAM2RW128x16)
                                            0.0242   0.3395   1.0000   0.0168   0.0267 &   3.6180 r
  data arrival time                                                                        3.6180

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0230     3.2105
  data required time                                                                       3.2105
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2105
  data arrival time                                                                       -3.6180
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4075


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/Q (SDFFARX1_HVT)
                                                     0.2333   1.0000            1.4238 &   2.4583 r
  I_RISC_CORE/n1820 (net)      2   2.1897 
  I_RISC_CORE/U1308/A (NBUFFX4_HVT)         0.0062   0.2333   1.0000   0.0043   0.0043 &   2.4627 r
  I_RISC_CORE/U1308/Y (NBUFFX4_HVT)                  0.3822   1.0000            0.5177 &   2.9804 r
  I_RISC_CORE/Xecutng_Instrn[20] (net)
                               4  26.2991 
  I_RISC_CORE/ZBUF_79_inst_5293/A (NBUFFX8_HVT)
                                            0.0231   0.3822   1.0000   0.0160   0.0175 &   2.9979 r
  I_RISC_CORE/ZBUF_79_inst_5293/Y (NBUFFX8_HVT)      0.3387   1.0000            0.5934 &   3.5913 r
  I_RISC_CORE/ZBUF_79_61 (net)
                               4  47.0907 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A1[4] (SRAM2RW128x16)
                                            0.0242   0.3396   1.0000   0.0167   0.0258 &   3.6172 r
  data arrival time                                                                        3.6172

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0230     3.2105
  data required time                                                                       3.2105
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2105
  data arrival time                                                                       -3.6172
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4067


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/Q (SDFFARX1_HVT)
                                                     0.2280   1.0000            1.4196 &   2.4541 r
  I_RISC_CORE/n1815 (net)      2   2.0218 
  I_RISC_CORE/U1293/A (NBUFFX2_HVT)         0.0209   0.2280   1.0000   0.0145   0.0145 &   2.4686 r
  I_RISC_CORE/U1293/Y (NBUFFX2_HVT)                  0.3880   1.0000            0.4936 &   2.9622 r
  I_RISC_CORE/aps_rename_23_ (net)
                               4  13.5711 
  I_RISC_CORE/ZBUF_1197_inst_4910/A (NBUFFX8_HVT)
                                            0.0246   0.3880   1.0000   0.0171   0.0175 &   2.9797 r
  I_RISC_CORE/ZBUF_1197_inst_4910/Y (NBUFFX8_HVT)    0.3440   1.0000            0.5964 &   3.5762 r
  I_RISC_CORE/ZBUF_1197_14 (net)
                               4  47.9239 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A1[2] (SRAM2RW128x16)
                                            0.0199   0.3461   1.0000   0.0138   0.0390 &   3.6152 r
  data arrival time                                                                        3.6152

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0246     3.2090
  data required time                                                                       3.2090
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2090
  data arrival time                                                                       -3.6152
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4062


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/Q (SDFFARX1_HVT)
                                                     0.2280   1.0000            1.4196 &   2.4541 r
  I_RISC_CORE/n1815 (net)      2   2.0218 
  I_RISC_CORE/U1293/A (NBUFFX2_HVT)         0.0209   0.2280   1.0000   0.0145   0.0145 &   2.4686 r
  I_RISC_CORE/U1293/Y (NBUFFX2_HVT)                  0.3880   1.0000            0.4936 &   2.9622 r
  I_RISC_CORE/aps_rename_23_ (net)
                               4  13.5711 
  I_RISC_CORE/ZBUF_1197_inst_4910/A (NBUFFX8_HVT)
                                            0.0246   0.3880   1.0000   0.0171   0.0175 &   2.9797 r
  I_RISC_CORE/ZBUF_1197_inst_4910/Y (NBUFFX8_HVT)    0.3440   1.0000            0.5964 &   3.5762 r
  I_RISC_CORE/ZBUF_1197_14 (net)
                               4  47.9239 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A1[2] (SRAM2RW128x16)
                                            0.0199   0.3463   1.0000   0.0138   0.0383 &   3.6145 r
  data arrival time                                                                        3.6145

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0246     3.2089
  data required time                                                                       3.2089
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2089
  data arrival time                                                                       -3.6145
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4056


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/Q (SDFFARX1_HVT)
                                                     0.2280   1.0000            1.4196 &   2.4541 r
  I_RISC_CORE/n1815 (net)      2   2.0218 
  I_RISC_CORE/U1293/A (NBUFFX2_HVT)         0.0209   0.2280   1.0000   0.0145   0.0145 &   2.4686 r
  I_RISC_CORE/U1293/Y (NBUFFX2_HVT)                  0.3880   1.0000            0.4936 &   2.9622 r
  I_RISC_CORE/aps_rename_23_ (net)
                               4  13.5711 
  I_RISC_CORE/ZBUF_1197_inst_4910/A (NBUFFX8_HVT)
                                            0.0246   0.3880   1.0000   0.0171   0.0175 &   2.9797 r
  I_RISC_CORE/ZBUF_1197_inst_4910/Y (NBUFFX8_HVT)    0.3440   1.0000            0.5964 &   3.5762 r
  I_RISC_CORE/ZBUF_1197_14 (net)
                               4  47.9239 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A1[2] (SRAM2RW128x16)
                                            0.0197   0.3461   1.0000   0.0136   0.0290 &   3.6052 r
  data arrival time                                                                        3.6052

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0245     3.2090
  data required time                                                                       3.2090
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2090
  data arrival time                                                                       -3.6052
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3962


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/Q (SDFFARX1_HVT)
                                                     0.2280   1.0000            1.4196 &   2.4541 r
  I_RISC_CORE/n1815 (net)      2   2.0218 
  I_RISC_CORE/U1293/A (NBUFFX2_HVT)         0.0209   0.2280   1.0000   0.0145   0.0145 &   2.4686 r
  I_RISC_CORE/U1293/Y (NBUFFX2_HVT)                  0.3880   1.0000            0.4936 &   2.9622 r
  I_RISC_CORE/aps_rename_23_ (net)
                               4  13.5711 
  I_RISC_CORE/ZBUF_1197_inst_4910/A (NBUFFX8_HVT)
                                            0.0246   0.3880   1.0000   0.0171   0.0175 &   2.9797 r
  I_RISC_CORE/ZBUF_1197_inst_4910/Y (NBUFFX8_HVT)    0.3440   1.0000            0.5964 &   3.5762 r
  I_RISC_CORE/ZBUF_1197_14 (net)
                               4  47.9239 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A1[2] (SRAM2RW128x16)
                                            0.0195   0.3454   1.0000   0.0135   0.0220 &   3.5982 r
  data arrival time                                                                        3.5982

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8776     3.2776
  clock reconvergence pessimism                                                 0.0559     3.3335
  clock uncertainty                                                            -0.1000     3.2335
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2335 r
  library setup time                                          1.0000           -0.0244     3.2091
  data required time                                                                       3.2091
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2091
  data arrival time                                                                       -3.5982
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3890


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFARX1_HVT)
                                                     0.2679   1.0000            1.4509 &   2.4855 r
  I_RISC_CORE/n1688 (net)      2   3.2729 
  I_RISC_CORE/U1367/A (NBUFFX16_HVT)        0.0267   0.2679   1.0000   0.0185   0.0185 &   2.5040 r
  I_RISC_CORE/U1367/Y (NBUFFX16_HVT)                 0.2888   1.0000            0.4991 &   3.0031 r
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               9  67.7816 
  I_RISC_CORE/ZBUF_590_inst_4926/A (NBUFFX8_HVT)
                                            0.0106   0.2887   1.0000   0.0074   0.0149 &   3.0179 r
  I_RISC_CORE/ZBUF_590_inst_4926/Y (NBUFFX8_HVT)     0.2775   1.0000            0.4926 &   3.5105 r
  I_RISC_CORE/ZBUF_590_15 (net)
                               2  33.9885 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A2[2] (SRAM2RW128x16)
                                            0.0130   0.2783   1.0000   0.0090   0.0214 &   3.5320 r
  data arrival time                                                                        3.5320

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8819     3.2819
  clock reconvergence pessimism                                                 0.0559     3.3378
  clock uncertainty                                                            -0.1000     3.2378
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE2 (SRAM2RW128x16)                                3.2378 r
  library setup time                                          1.0000           -0.0058     3.2320
  data required time                                                                       3.2320
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2320
  data arrival time                                                                       -3.5320
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3000


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFARX1_HVT)
                                                     0.2679   1.0000            1.4509 &   2.4855 r
  I_RISC_CORE/n1688 (net)      2   3.2729 
  I_RISC_CORE/U1367/A (NBUFFX16_HVT)        0.0267   0.2679   1.0000   0.0185   0.0185 &   2.5040 r
  I_RISC_CORE/U1367/Y (NBUFFX16_HVT)                 0.2888   1.0000            0.4991 &   3.0031 r
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               9  67.7816 
  I_RISC_CORE/ZBUF_590_inst_4926/A (NBUFFX8_HVT)
                                            0.0106   0.2887   1.0000   0.0074   0.0149 &   3.0179 r
  I_RISC_CORE/ZBUF_590_inst_4926/Y (NBUFFX8_HVT)     0.2775   1.0000            0.4926 &   3.5105 r
  I_RISC_CORE/ZBUF_590_15 (net)
                               2  33.9885 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A2[2] (SRAM2RW128x16)
                                            0.0130   0.2783   1.0000   0.0090   0.0223 &   3.5328 r
  data arrival time                                                                        3.5328

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8828     3.2828
  clock reconvergence pessimism                                                 0.0559     3.3387
  clock uncertainty                                                            -0.1000     3.2387
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE2 (SRAM2RW128x16)                                3.2387 r
  library setup time                                          1.0000           -0.0058     3.2330
  data required time                                                                       3.2330
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2330
  data arrival time                                                                       -3.5328
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2998


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[28]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0737     1.0737
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0737 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   1.9971 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0414   0.3311   1.0000   0.0291   0.0291 &   2.0262 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4552 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4554 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   2.9807 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1461   0.5249   1.0000   0.1053   0.1054 &   3.0862 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2537   1.0000            0.3974 &   3.4836 f
  copt_gre_net_1534 (net)      1   1.1722 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0000   0.2537   1.0000   0.0000   0.0000 &   3.4836 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1695   1.0000            0.4185 &   3.9021 f
  ropt_net_1871 (net)          1   2.7849 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1695   1.0000   0.0000   0.0000 &   3.9022 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1397   1.0000            0.2574 &   4.1596 f
  sd_DQ_en[0] (net)           16 163.9023 
  sd_DQ_en[28] (out)                        0.0000   0.1405   1.0000   0.0000   0.0077 &   4.1673 f
  data arrival time                                                                        4.1673

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.1673
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2231


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[24]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0737     1.0737
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0737 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   1.9971 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0414   0.3311   1.0000   0.0291   0.0291 &   2.0262 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4552 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4554 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   2.9807 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1461   0.5249   1.0000   0.1053   0.1054 &   3.0862 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2537   1.0000            0.3974 &   3.4836 f
  copt_gre_net_1534 (net)      1   1.1722 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0000   0.2537   1.0000   0.0000   0.0000 &   3.4836 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1695   1.0000            0.4185 &   3.9021 f
  ropt_net_1871 (net)          1   2.7849 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1695   1.0000   0.0000   0.0000 &   3.9022 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1397   1.0000            0.2574 &   4.1596 f
  sd_DQ_en[0] (net)           16 163.9023 
  sd_DQ_en[24] (out)                        0.0000   0.1405   1.0000   0.0000   0.0077 &   4.1673 f
  data arrival time                                                                        4.1673

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.1673
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2231


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[21]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0737     1.0737
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0737 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   1.9971 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0414   0.3311   1.0000   0.0291   0.0291 &   2.0262 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4552 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4554 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   2.9807 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1461   0.5249   1.0000   0.1053   0.1054 &   3.0862 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2537   1.0000            0.3974 &   3.4836 f
  copt_gre_net_1534 (net)      1   1.1722 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0000   0.2537   1.0000   0.0000   0.0000 &   3.4836 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1695   1.0000            0.4185 &   3.9021 f
  ropt_net_1871 (net)          1   2.7849 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1695   1.0000   0.0000   0.0000 &   3.9022 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1397   1.0000            0.2574 &   4.1596 f
  sd_DQ_en[0] (net)           16 163.9023 
  sd_DQ_en[21] (out)                        0.0000   0.1405   1.0000   0.0000   0.0077 &   4.1673 f
  data arrival time                                                                        4.1673

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.1673
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2231


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[23]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0737     1.0737
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0737 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   1.9971 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0414   0.3311   1.0000   0.0291   0.0291 &   2.0262 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4552 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4554 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   2.9807 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1461   0.5249   1.0000   0.1053   0.1054 &   3.0862 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2537   1.0000            0.3974 &   3.4836 f
  copt_gre_net_1534 (net)      1   1.1722 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0000   0.2537   1.0000   0.0000   0.0000 &   3.4836 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1695   1.0000            0.4185 &   3.9021 f
  ropt_net_1871 (net)          1   2.7849 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1695   1.0000   0.0000   0.0000 &   3.9022 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1397   1.0000            0.2574 &   4.1596 f
  sd_DQ_en[0] (net)           16 163.9023 
  sd_DQ_en[23] (out)                        0.0000   0.1405   1.0000   0.0000   0.0077 &   4.1673 f
  data arrival time                                                                        4.1673

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.1673
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2231


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[30]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0737     1.0737
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0737 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   1.9971 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0414   0.3311   1.0000   0.0291   0.0291 &   2.0262 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4552 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4554 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   2.9807 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1461   0.5249   1.0000   0.1053   0.1054 &   3.0862 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2537   1.0000            0.3974 &   3.4836 f
  copt_gre_net_1534 (net)      1   1.1722 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0000   0.2537   1.0000   0.0000   0.0000 &   3.4836 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1695   1.0000            0.4185 &   3.9021 f
  ropt_net_1871 (net)          1   2.7849 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1695   1.0000   0.0000   0.0000 &   3.9022 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1397   1.0000            0.2574 &   4.1596 f
  sd_DQ_en[0] (net)           16 163.9023 
  sd_DQ_en[30] (out)                        0.0000   0.1410   1.0000   0.0000   0.0077 &   4.1673 f
  data arrival time                                                                        4.1673

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.1673
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2231


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[26]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0737     1.0737
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0737 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   1.9971 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0414   0.3311   1.0000   0.0291   0.0291 &   2.0262 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4552 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4554 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   2.9807 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1461   0.5249   1.0000   0.1053   0.1054 &   3.0862 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2537   1.0000            0.3974 &   3.4836 f
  copt_gre_net_1534 (net)      1   1.1722 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0000   0.2537   1.0000   0.0000   0.0000 &   3.4836 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1695   1.0000            0.4185 &   3.9021 f
  ropt_net_1871 (net)          1   2.7849 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1695   1.0000   0.0000   0.0000 &   3.9022 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1397   1.0000            0.2574 &   4.1596 f
  sd_DQ_en[0] (net)           16 163.9023 
  sd_DQ_en[26] (out)                        0.0000   0.1410   1.0000   0.0000   0.0076 &   4.1672 f
  data arrival time                                                                        4.1672

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.1672
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2230


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[17]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0737     1.0737
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0737 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   1.9971 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0414   0.3311   1.0000   0.0291   0.0291 &   2.0262 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4552 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4554 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   2.9807 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1461   0.5249   1.0000   0.1053   0.1054 &   3.0862 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2537   1.0000            0.3974 &   3.4836 f
  copt_gre_net_1534 (net)      1   1.1722 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0000   0.2537   1.0000   0.0000   0.0000 &   3.4836 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1695   1.0000            0.4185 &   3.9021 f
  ropt_net_1871 (net)          1   2.7849 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1695   1.0000   0.0000   0.0000 &   3.9022 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1397   1.0000            0.2574 &   4.1596 f
  sd_DQ_en[0] (net)           16 163.9023 
  sd_DQ_en[17] (out)                        0.0000   0.1408   1.0000   0.0000   0.0074 &   4.1670 f
  data arrival time                                                                        4.1670

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.1670
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2229


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[11]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0737     1.0737
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0737 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   1.9971 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0414   0.3311   1.0000   0.0291   0.0291 &   2.0262 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4552 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4554 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   2.9807 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1461   0.5249   1.0000   0.1053   0.1054 &   3.0862 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2537   1.0000            0.3974 &   3.4836 f
  copt_gre_net_1534 (net)      1   1.1722 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0000   0.2537   1.0000   0.0000   0.0000 &   3.4836 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1695   1.0000            0.4185 &   3.9021 f
  ropt_net_1871 (net)          1   2.7849 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1695   1.0000   0.0000   0.0000 &   3.9022 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1397   1.0000            0.2574 &   4.1596 f
  sd_DQ_en[0] (net)           16 163.9023 
  sd_DQ_en[11] (out)                        0.0000   0.1407   1.0000   0.0000   0.0074 &   4.1670 f
  data arrival time                                                                        4.1670

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.1670
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2228


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[19]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0737     1.0737
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0737 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   1.9971 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0414   0.3311   1.0000   0.0291   0.0291 &   2.0262 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4552 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4554 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   2.9807 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1461   0.5249   1.0000   0.1053   0.1054 &   3.0862 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2537   1.0000            0.3974 &   3.4836 f
  copt_gre_net_1534 (net)      1   1.1722 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0000   0.2537   1.0000   0.0000   0.0000 &   3.4836 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1695   1.0000            0.4185 &   3.9021 f
  ropt_net_1871 (net)          1   2.7849 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1695   1.0000   0.0000   0.0000 &   3.9022 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1397   1.0000            0.2574 &   4.1596 f
  sd_DQ_en[0] (net)           16 163.9023 
  sd_DQ_en[19] (out)                        0.0000   0.1408   1.0000   0.0000   0.0074 &   4.1670 f
  data arrival time                                                                        4.1670

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.1670
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2228


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[13]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0737     1.0737
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0737 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   1.9971 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0414   0.3311   1.0000   0.0291   0.0291 &   2.0262 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4552 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4554 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   2.9807 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1461   0.5249   1.0000   0.1053   0.1054 &   3.0862 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2537   1.0000            0.3974 &   3.4836 f
  copt_gre_net_1534 (net)      1   1.1722 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0000   0.2537   1.0000   0.0000   0.0000 &   3.4836 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1695   1.0000            0.4185 &   3.9021 f
  ropt_net_1871 (net)          1   2.7849 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1695   1.0000   0.0000   0.0000 &   3.9022 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1397   1.0000            0.2574 &   4.1596 f
  sd_DQ_en[0] (net)           16 163.9023 
  sd_DQ_en[13] (out)                        0.0000   0.1406   1.0000   0.0000   0.0074 &   4.1670 f
  data arrival time                                                                        4.1670

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.1670
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2228


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[15]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0737     1.0737
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0737 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   1.9971 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0414   0.3311   1.0000   0.0291   0.0291 &   2.0262 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4552 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4554 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   2.9807 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1461   0.5249   1.0000   0.1053   0.1054 &   3.0862 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2537   1.0000            0.3974 &   3.4836 f
  copt_gre_net_1534 (net)      1   1.1722 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0000   0.2537   1.0000   0.0000   0.0000 &   3.4836 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1695   1.0000            0.4185 &   3.9021 f
  ropt_net_1871 (net)          1   2.7849 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1695   1.0000   0.0000   0.0000 &   3.9022 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1397   1.0000            0.2574 &   4.1596 f
  sd_DQ_en[0] (net)           16 163.9023 
  sd_DQ_en[15] (out)                        0.0000   0.1406   1.0000   0.0000   0.0073 &   4.1669 f
  data arrival time                                                                        4.1669

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.1669
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2227


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[9]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0737     1.0737
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0737 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   1.9971 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0414   0.3311   1.0000   0.0291   0.0291 &   2.0262 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4552 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4554 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   2.9807 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1461   0.5249   1.0000   0.1053   0.1054 &   3.0862 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2537   1.0000            0.3974 &   3.4836 f
  copt_gre_net_1534 (net)      1   1.1722 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0000   0.2537   1.0000   0.0000   0.0000 &   3.4836 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1695   1.0000            0.4185 &   3.9021 f
  ropt_net_1871 (net)          1   2.7849 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1695   1.0000   0.0000   0.0000 &   3.9022 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1397   1.0000            0.2574 &   4.1596 f
  sd_DQ_en[0] (net)           16 163.9023 
  sd_DQ_en[9] (out)                         0.0000   0.1409   1.0000   0.0000   0.0069 &   4.1665 f
  data arrival time                                                                        4.1665

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.1665
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2223


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[5]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0737     1.0737
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0737 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   1.9971 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0414   0.3311   1.0000   0.0291   0.0291 &   2.0262 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4552 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4554 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   2.9807 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1461   0.5249   1.0000   0.1053   0.1054 &   3.0862 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2537   1.0000            0.3974 &   3.4836 f
  copt_gre_net_1534 (net)      1   1.1722 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0000   0.2537   1.0000   0.0000   0.0000 &   3.4836 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1695   1.0000            0.4185 &   3.9021 f
  ropt_net_1871 (net)          1   2.7849 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1695   1.0000   0.0000   0.0000 &   3.9022 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1397   1.0000            0.2574 &   4.1596 f
  sd_DQ_en[0] (net)           16 163.9023 
  sd_DQ_en[5] (out)                         0.0000   0.1410   1.0000   0.0000   0.0068 &   4.1664 f
  data arrival time                                                                        4.1664

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.1664
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2222


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[7]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0737     1.0737
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0737 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   1.9971 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0414   0.3311   1.0000   0.0291   0.0291 &   2.0262 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4552 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4554 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   2.9807 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1461   0.5249   1.0000   0.1053   0.1054 &   3.0862 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2537   1.0000            0.3974 &   3.4836 f
  copt_gre_net_1534 (net)      1   1.1722 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0000   0.2537   1.0000   0.0000   0.0000 &   3.4836 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1695   1.0000            0.4185 &   3.9021 f
  ropt_net_1871 (net)          1   2.7849 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1695   1.0000   0.0000   0.0000 &   3.9022 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1397   1.0000            0.2574 &   4.1596 f
  sd_DQ_en[0] (net)           16 163.9023 
  sd_DQ_en[7] (out)                         0.0000   0.1410   1.0000   0.0000   0.0067 &   4.1663 f
  data arrival time                                                                        4.1663

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.1663
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2221


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[0]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0737     1.0737
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0737 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   1.9971 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0414   0.3311   1.0000   0.0291   0.0291 &   2.0262 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4552 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4554 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   2.9807 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1461   0.5249   1.0000   0.1053   0.1054 &   3.0862 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2537   1.0000            0.3974 &   3.4836 f
  copt_gre_net_1534 (net)      1   1.1722 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0000   0.2537   1.0000   0.0000   0.0000 &   3.4836 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1695   1.0000            0.4185 &   3.9021 f
  ropt_net_1871 (net)          1   2.7849 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1695   1.0000   0.0000   0.0000 &   3.9022 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1397   1.0000            0.2574 &   4.1596 f
  sd_DQ_en[0] (net)           16 163.9023 
  sd_DQ_en[0] (out)                         0.0000   0.1405   1.0000   0.0000   0.0064 &   4.1660 f
  data arrival time                                                                        4.1660

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.1660
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2218


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[3]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0737     1.0737
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0737 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   1.9971 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0414   0.3311   1.0000   0.0291   0.0291 &   2.0262 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4552 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4554 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   2.9807 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1461   0.5249   1.0000   0.1053   0.1054 &   3.0862 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2537   1.0000            0.3974 &   3.4836 f
  copt_gre_net_1534 (net)      1   1.1722 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0000   0.2537   1.0000   0.0000   0.0000 &   3.4836 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1695   1.0000            0.4185 &   3.9021 f
  ropt_net_1871 (net)          1   2.7849 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1695   1.0000   0.0000   0.0000 &   3.9022 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1397   1.0000            0.2574 &   4.1596 f
  sd_DQ_en[0] (net)           16 163.9023 
  sd_DQ_en[3] (out)                         0.0000   0.1405   1.0000   0.0000   0.0064 &   4.1660 f
  data arrival time                                                                        4.1660

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.1660
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2218


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_13
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_BWS[1] (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0764     1.0764
  I_SDRAM_TOP/I_SDRAM_IF/R_13/CLK (SDFFASX1_HVT)     0.1151                     0.0000     1.0764 r
  I_SDRAM_TOP/I_SDRAM_IF/R_13/Q (SDFFASX1_HVT)       0.2253   1.0000            1.4131 &   2.4895 f
  I_SDRAM_TOP/I_SDRAM_IF/n126 (net)
                               2   2.4713 
  I_SDRAM_TOP/I_SDRAM_IF/U459/A0 (HADDX1_HVT)
                                            0.0000   0.2253   1.0000   0.0000   0.0000 &   2.4895 f
  I_SDRAM_TOP/I_SDRAM_IF/U459/SO (HADDX1_HVT)        0.3920   1.0000            0.9469 &   3.4364 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_BWS[1] (net)
                               1   5.6387 
  HFSBUF_4_126/A (NBUFFX4_HVT)              0.0295   0.3920   1.0000   0.0200   0.0202 &   3.4567 f
  HFSBUF_4_126/Y (NBUFFX4_HVT)                       0.3707   1.0000            0.6543 &   4.1110 f
  sd_BWS[1] (net)              1  26.1968 
  sd_BWS[1] (out)                           0.0230   0.3709   1.0000   0.0159   0.0226 &   4.1335 f
  data arrival time                                                                        4.1335

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.1335
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1893


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[22]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0737     1.0737
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0737 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   1.9971 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0414   0.3311   1.0000   0.0291   0.0291 &   2.0262 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4552 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4554 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   2.9807 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1461   0.5249   1.0000   0.1053   0.1054 &   3.0862 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2305   1.0000            0.3521 &   3.4383 f
  copt_gre_net_1536 (net)      1   0.5886 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2305   1.0000   0.0000   0.0000 &   3.4383 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1654   1.0000            0.3968 &   3.8351 f
  ropt_net_1872 (net)          1   2.5582 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1654   1.0000   0.0000   0.0000 &   3.8351 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1368   1.0000            0.2575 &   4.0927 f
  sd_DQ_en[1] (net)           16 162.2674 
  sd_DQ_en[22] (out)                        0.0000   0.1373   1.0000   0.0000   0.0044 &   4.0971 f
  data arrival time                                                                        4.0971

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.0971
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1529


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[27]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0737     1.0737
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0737 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   1.9971 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0414   0.3311   1.0000   0.0291   0.0291 &   2.0262 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4552 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4554 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   2.9807 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1461   0.5249   1.0000   0.1053   0.1054 &   3.0862 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2305   1.0000            0.3521 &   3.4383 f
  copt_gre_net_1536 (net)      1   0.5886 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2305   1.0000   0.0000   0.0000 &   3.4383 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1654   1.0000            0.3968 &   3.8351 f
  ropt_net_1872 (net)          1   2.5582 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1654   1.0000   0.0000   0.0000 &   3.8351 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1368   1.0000            0.2575 &   4.0927 f
  sd_DQ_en[1] (net)           16 162.2674 
  sd_DQ_en[27] (out)                        0.0000   0.1374   1.0000   0.0000   0.0044 &   4.0971 f
  data arrival time                                                                        4.0971

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.0971
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1529


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[29]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0737     1.0737
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0737 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   1.9971 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0414   0.3311   1.0000   0.0291   0.0291 &   2.0262 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4552 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4554 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   2.9807 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1461   0.5249   1.0000   0.1053   0.1054 &   3.0862 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2305   1.0000            0.3521 &   3.4383 f
  copt_gre_net_1536 (net)      1   0.5886 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2305   1.0000   0.0000   0.0000 &   3.4383 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1654   1.0000            0.3968 &   3.8351 f
  ropt_net_1872 (net)          1   2.5582 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1654   1.0000   0.0000   0.0000 &   3.8351 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1368   1.0000            0.2575 &   4.0927 f
  sd_DQ_en[1] (net)           16 162.2674 
  sd_DQ_en[29] (out)                        0.0000   0.1374   1.0000   0.0000   0.0044 &   4.0971 f
  data arrival time                                                                        4.0971

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.0971
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1529


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[1]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0737     1.0737
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0737 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   1.9971 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0414   0.3311   1.0000   0.0291   0.0291 &   2.0262 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4552 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4554 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   2.9807 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1461   0.5249   1.0000   0.1053   0.1054 &   3.0862 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2305   1.0000            0.3521 &   3.4383 f
  copt_gre_net_1536 (net)      1   0.5886 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2305   1.0000   0.0000   0.0000 &   3.4383 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1654   1.0000            0.3968 &   3.8351 f
  ropt_net_1872 (net)          1   2.5582 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1654   1.0000   0.0000   0.0000 &   3.8351 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1368   1.0000            0.2575 &   4.0927 f
  sd_DQ_en[1] (net)           16 162.2674 
  sd_DQ_en[1] (out)                         0.0000   0.1374   1.0000   0.0000   0.0044 &   4.0970 f
  data arrival time                                                                        4.0970

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.0970
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1529


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[25]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0737     1.0737
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0737 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   1.9971 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0414   0.3311   1.0000   0.0291   0.0291 &   2.0262 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4552 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4554 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   2.9807 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1461   0.5249   1.0000   0.1053   0.1054 &   3.0862 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2305   1.0000            0.3521 &   3.4383 f
  copt_gre_net_1536 (net)      1   0.5886 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2305   1.0000   0.0000   0.0000 &   3.4383 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1654   1.0000            0.3968 &   3.8351 f
  ropt_net_1872 (net)          1   2.5582 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1654   1.0000   0.0000   0.0000 &   3.8351 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1368   1.0000            0.2575 &   4.0927 f
  sd_DQ_en[1] (net)           16 162.2674 
  sd_DQ_en[25] (out)                        0.0000   0.1373   1.0000   0.0000   0.0044 &   4.0970 f
  data arrival time                                                                        4.0970

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.0970
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1529


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[31]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0737     1.0737
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0737 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   1.9971 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0414   0.3311   1.0000   0.0291   0.0291 &   2.0262 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4552 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4554 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   2.9807 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1461   0.5249   1.0000   0.1053   0.1054 &   3.0862 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2305   1.0000            0.3521 &   3.4383 f
  copt_gre_net_1536 (net)      1   0.5886 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2305   1.0000   0.0000   0.0000 &   3.4383 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1654   1.0000            0.3968 &   3.8351 f
  ropt_net_1872 (net)          1   2.5582 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1654   1.0000   0.0000   0.0000 &   3.8351 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1368   1.0000            0.2575 &   4.0927 f
  sd_DQ_en[1] (net)           16 162.2674 
  sd_DQ_en[31] (out)                        0.0000   0.1374   1.0000   0.0000   0.0044 &   4.0970 f
  data arrival time                                                                        4.0970

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.0970
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1528


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[16]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0737     1.0737
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0737 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   1.9971 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0414   0.3311   1.0000   0.0291   0.0291 &   2.0262 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4552 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4554 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   2.9807 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1461   0.5249   1.0000   0.1053   0.1054 &   3.0862 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2305   1.0000            0.3521 &   3.4383 f
  copt_gre_net_1536 (net)      1   0.5886 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2305   1.0000   0.0000   0.0000 &   3.4383 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1654   1.0000            0.3968 &   3.8351 f
  ropt_net_1872 (net)          1   2.5582 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1654   1.0000   0.0000   0.0000 &   3.8351 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1368   1.0000            0.2575 &   4.0927 f
  sd_DQ_en[1] (net)           16 162.2674 
  sd_DQ_en[16] (out)                        0.0000   0.1372   1.0000   0.0000   0.0042 &   4.0969 f
  data arrival time                                                                        4.0969

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.0969
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1527


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[18]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0737     1.0737
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0737 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   1.9971 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0414   0.3311   1.0000   0.0291   0.0291 &   2.0262 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4552 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4554 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   2.9807 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1461   0.5249   1.0000   0.1053   0.1054 &   3.0862 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2305   1.0000            0.3521 &   3.4383 f
  copt_gre_net_1536 (net)      1   0.5886 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2305   1.0000   0.0000   0.0000 &   3.4383 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1654   1.0000            0.3968 &   3.8351 f
  ropt_net_1872 (net)          1   2.5582 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1654   1.0000   0.0000   0.0000 &   3.8351 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1368   1.0000            0.2575 &   4.0927 f
  sd_DQ_en[1] (net)           16 162.2674 
  sd_DQ_en[18] (out)                        0.0000   0.1372   1.0000   0.0000   0.0042 &   4.0969 f
  data arrival time                                                                        4.0969

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.0969
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1527


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[20]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0737     1.0737
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0737 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   1.9971 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0414   0.3311   1.0000   0.0291   0.0291 &   2.0262 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4552 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4554 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   2.9807 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1461   0.5249   1.0000   0.1053   0.1054 &   3.0862 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2305   1.0000            0.3521 &   3.4383 f
  copt_gre_net_1536 (net)      1   0.5886 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2305   1.0000   0.0000   0.0000 &   3.4383 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1654   1.0000            0.3968 &   3.8351 f
  ropt_net_1872 (net)          1   2.5582 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1654   1.0000   0.0000   0.0000 &   3.8351 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1368   1.0000            0.2575 &   4.0927 f
  sd_DQ_en[1] (net)           16 162.2674 
  sd_DQ_en[20] (out)                        0.0000   0.1371   1.0000   0.0000   0.0041 &   4.0968 f
  data arrival time                                                                        4.0968

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.0968
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1526


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[8]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0737     1.0737
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0737 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   1.9971 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0414   0.3311   1.0000   0.0291   0.0291 &   2.0262 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4552 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4554 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   2.9807 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1461   0.5249   1.0000   0.1053   0.1054 &   3.0862 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2305   1.0000            0.3521 &   3.4383 f
  copt_gre_net_1536 (net)      1   0.5886 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2305   1.0000   0.0000   0.0000 &   3.4383 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1654   1.0000            0.3968 &   3.8351 f
  ropt_net_1872 (net)          1   2.5582 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1654   1.0000   0.0000   0.0000 &   3.8351 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1368   1.0000            0.2575 &   4.0927 f
  sd_DQ_en[1] (net)           16 162.2674 
  sd_DQ_en[8] (out)                         0.0000   0.1373   1.0000   0.0000   0.0041 &   4.0968 f
  data arrival time                                                                        4.0968

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.0968
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1526


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[6]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0737     1.0737
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0737 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   1.9971 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0414   0.3311   1.0000   0.0291   0.0291 &   2.0262 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4552 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4554 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   2.9807 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1461   0.5249   1.0000   0.1053   0.1054 &   3.0862 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2305   1.0000            0.3521 &   3.4383 f
  copt_gre_net_1536 (net)      1   0.5886 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2305   1.0000   0.0000   0.0000 &   3.4383 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1654   1.0000            0.3968 &   3.8351 f
  ropt_net_1872 (net)          1   2.5582 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1654   1.0000   0.0000   0.0000 &   3.8351 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1368   1.0000            0.2575 &   4.0927 f
  sd_DQ_en[1] (net)           16 162.2674 
  sd_DQ_en[6] (out)                         0.0000   0.1372   1.0000   0.0000   0.0041 &   4.0968 f
  data arrival time                                                                        4.0968

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.0968
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1526


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[4]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0737     1.0737
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0737 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   1.9971 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0414   0.3311   1.0000   0.0291   0.0291 &   2.0262 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4552 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4554 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   2.9807 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1461   0.5249   1.0000   0.1053   0.1054 &   3.0862 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2305   1.0000            0.3521 &   3.4383 f
  copt_gre_net_1536 (net)      1   0.5886 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2305   1.0000   0.0000   0.0000 &   3.4383 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1654   1.0000            0.3968 &   3.8351 f
  ropt_net_1872 (net)          1   2.5582 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1654   1.0000   0.0000   0.0000 &   3.8351 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1368   1.0000            0.2575 &   4.0927 f
  sd_DQ_en[1] (net)           16 162.2674 
  sd_DQ_en[4] (out)                         0.0000   0.1372   1.0000   0.0000   0.0041 &   4.0968 f
  data arrival time                                                                        4.0968

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.0968
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1526


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[2]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0737     1.0737
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0737 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   1.9971 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0414   0.3311   1.0000   0.0291   0.0291 &   2.0262 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4552 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4554 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   2.9807 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1461   0.5249   1.0000   0.1053   0.1054 &   3.0862 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2305   1.0000            0.3521 &   3.4383 f
  copt_gre_net_1536 (net)      1   0.5886 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2305   1.0000   0.0000   0.0000 &   3.4383 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1654   1.0000            0.3968 &   3.8351 f
  ropt_net_1872 (net)          1   2.5582 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1654   1.0000   0.0000   0.0000 &   3.8351 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1368   1.0000            0.2575 &   4.0927 f
  sd_DQ_en[1] (net)           16 162.2674 
  sd_DQ_en[2] (out)                         0.0000   0.1372   1.0000   0.0000   0.0041 &   4.0968 f
  data arrival time                                                                        4.0968

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.0968
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1526


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[10]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0737     1.0737
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0737 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   1.9971 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0414   0.3311   1.0000   0.0291   0.0291 &   2.0262 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4552 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4554 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   2.9807 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1461   0.5249   1.0000   0.1053   0.1054 &   3.0862 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2305   1.0000            0.3521 &   3.4383 f
  copt_gre_net_1536 (net)      1   0.5886 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2305   1.0000   0.0000   0.0000 &   3.4383 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1654   1.0000            0.3968 &   3.8351 f
  ropt_net_1872 (net)          1   2.5582 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1654   1.0000   0.0000   0.0000 &   3.8351 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1368   1.0000            0.2575 &   4.0927 f
  sd_DQ_en[1] (net)           16 162.2674 
  sd_DQ_en[10] (out)                        0.0000   0.1374   1.0000   0.0000   0.0038 &   4.0964 f
  data arrival time                                                                        4.0964

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.0964
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1523


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[12]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0737     1.0737
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0737 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   1.9971 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0414   0.3311   1.0000   0.0291   0.0291 &   2.0262 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4552 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4554 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   2.9807 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1461   0.5249   1.0000   0.1053   0.1054 &   3.0862 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2305   1.0000            0.3521 &   3.4383 f
  copt_gre_net_1536 (net)      1   0.5886 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2305   1.0000   0.0000   0.0000 &   3.4383 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1654   1.0000            0.3968 &   3.8351 f
  ropt_net_1872 (net)          1   2.5582 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1654   1.0000   0.0000   0.0000 &   3.8351 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1368   1.0000            0.2575 &   4.0927 f
  sd_DQ_en[1] (net)           16 162.2674 
  sd_DQ_en[12] (out)                        0.0000   0.1374   1.0000   0.0000   0.0038 &   4.0964 f
  data arrival time                                                                        4.0964

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.0964
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1522


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[14]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0737     1.0737
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0737 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   1.9971 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0414   0.3311   1.0000   0.0291   0.0291 &   2.0262 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4552 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4554 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   2.9807 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1461   0.5249   1.0000   0.1053   0.1054 &   3.0862 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2305   1.0000            0.3521 &   3.4383 f
  copt_gre_net_1536 (net)      1   0.5886 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2305   1.0000   0.0000   0.0000 &   3.4383 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1654   1.0000            0.3968 &   3.8351 f
  ropt_net_1872 (net)          1   2.5582 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1654   1.0000   0.0000   0.0000 &   3.8351 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1368   1.0000            0.2575 &   4.0927 f
  sd_DQ_en[1] (net)           16 162.2674 
  sd_DQ_en[14] (out)                        0.0000   0.1375   1.0000   0.0000   0.0037 &   4.0964 f
  data arrival time                                                                        4.0964

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.0964
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1522


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_21
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_A[8] (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0756     1.0756
  I_SDRAM_TOP/I_SDRAM_IF/R_21/CLK (SDFFASX1_HVT)     0.1151                     0.0000     1.0756 r
  I_SDRAM_TOP/I_SDRAM_IF/R_21/Q (SDFFASX1_HVT)       0.2225   1.0000            1.4106 &   2.4862 f
  I_SDRAM_TOP/I_SDRAM_IF/n110 (net)
                               2   2.3775 
  I_SDRAM_TOP/I_SDRAM_IF/U454/A0 (HADDX1_HVT)
                                            0.0000   0.2225   1.0000   0.0000   0.0000 &   2.4862 f
  I_SDRAM_TOP/I_SDRAM_IF/U454/SO (HADDX1_HVT)        0.3505   1.0000            0.9140 &   3.4003 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[8] (net)
                               1   4.3732 
  HFSBUF_4_121/A (NBUFFX4_HVT)              0.0297   0.3505   1.0000   0.0206   0.0207 &   3.4210 f
  HFSBUF_4_121/Y (NBUFFX4_HVT)                       0.3531   1.0000            0.6119 &   4.0330 f
  sd_A[8] (net)                1  24.4887 
  sd_A[8] (out)                             0.0523   0.3533   1.0000   0.0360   0.0414 &   4.0744 f
  data arrival time                                                                        4.0744

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.0744
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1302


  Startpoint: pgnt_n (input port clocked by v_PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_d_out_i_bus_reg_5_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.5000     0.5000
  input external delay                                                          4.0000     4.5000 f
  pgnt_n (in)                                        0.3139                     0.1430 &   4.6430 f
  pgnt_n (net)                 3  13.4054 
  I_PCI_TOP/U9440/A4 (NOR4X1_RVT)           0.1395   0.3146   1.0000   0.1047   0.1063 &   4.7493 f
  I_PCI_TOP/U9440/Y (NOR4X1_RVT)                     0.0977   1.0000            0.5205 &   5.2698 r
  I_PCI_TOP/n9544 (net)        2   1.9890 
  I_PCI_TOP/U9442/A1 (NAND2X0_RVT)          0.0000   0.0977   1.0000   0.0000   0.0000 &   5.2699 r
  I_PCI_TOP/U9442/Y (NAND2X0_RVT)                    0.1551   1.0000            0.1475 &   5.4174 f
  I_PCI_TOP/n9542 (net)        2   2.1125 
  I_PCI_TOP/U9443/A (INVX0_HVT)             0.0205   0.1551   1.0000   0.0144   0.0144 &   5.4318 f
  I_PCI_TOP/U9443/Y (INVX0_HVT)                      0.1167   1.0000            0.1717 &   5.6034 r
  I_PCI_TOP/n9536 (net)        1   0.8382 
  I_PCI_TOP/U9447/A1 (NAND2X0_RVT)          0.0000   0.1167   1.0000   0.0000   0.0000 &   5.6034 r
  I_PCI_TOP/U9447/Y (NAND2X0_RVT)                    0.1433   1.0000            0.1521 &   5.7555 f
  I_PCI_TOP/n9553 (net)        2   1.9751 
  I_PCI_TOP/U9452/A1 (AND2X1_RVT)           0.0052   0.1433   1.0000   0.0036   0.0036 &   5.7591 f
  I_PCI_TOP/U9452/Y (AND2X1_RVT)                     0.0845   1.0000            0.2357 &   5.9948 f
  I_PCI_TOP/n11639 (net)       3   1.9276 
  I_PCI_TOP/ctmTdsLR_1_3823/A1 (AND3X1_RVT)
                                            0.0000   0.0845   1.0000   0.0000   0.0000 &   5.9948 f
  I_PCI_TOP/ctmTdsLR_1_3823/Y (AND3X1_RVT)           0.1282   1.0000            0.2527 &   6.2475 f
  I_PCI_TOP/n11640 (net)       3   3.0116 
  I_PCI_TOP/U7266/A1 (AND2X1_RVT)           0.0129   0.1282   1.0000   0.0086   0.0086 &   6.2561 f
  I_PCI_TOP/U7266/Y (AND2X1_RVT)                     0.0870   1.0000            0.2276 &   6.4838 f
  I_PCI_TOP/n11637 (net)       4   2.2005 
  I_PCI_TOP/ctmTdsLR_1_4205/A2 (NAND2X0_RVT)
                                            0.0000   0.0870   1.0000   0.0000   0.0000 &   6.4838 f
  I_PCI_TOP/ctmTdsLR_1_4205/Y (NAND2X0_RVT)          0.1529   1.0000            0.1517 &   6.6355 r
  I_PCI_TOP/tmp_net610 (net)   1   0.9712 
  I_PCI_TOP/ctmTdsLR_2_4206/A3 (OA21X1_HVT)
                                            0.0115   0.1529   1.0000   0.0079   0.0079 &   6.6434 r
  I_PCI_TOP/ctmTdsLR_2_4206/Y (OA21X1_HVT)           0.2089   1.0000            0.4577 &   7.1012 r
  I_PCI_TOP/n11650 (net)       1   1.3861 
  I_PCI_TOP/U11065/A1 (NAND3X0_RVT)         0.0388   0.2089   1.0000   0.0263   0.0263 &   7.1275 r
  I_PCI_TOP/U11065/Y (NAND3X0_RVT)                   0.2629   1.0000            0.2577 &   7.3852 f
  I_PCI_TOP/I_PCI_CORE_N238 (net)
                               1   2.4881 
  I_PCI_TOP/I_PCI_CORE_d_out_i_bus_reg_5_/D (SDFFARX1_RVT)
                                            0.0255   0.2629   1.0000   0.0171   0.0172 &   7.4024 f
  data arrival time                                                                        7.4024

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6218     8.1218
  clock reconvergence pessimism                                                 0.0000     8.1218
  clock uncertainty                                                            -0.1000     8.0218
  I_PCI_TOP/I_PCI_CORE_d_out_i_bus_reg_5_/CLK (SDFFARX1_RVT)                               8.0218 r
  library setup time                                          1.0000           -0.7273     7.2945
  data required time                                                                       7.2945
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.2945
  data arrival time                                                                       -7.4024
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1079


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/R_10
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8549_5620/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0748     1.0748
  I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK (DFFX2_RVT)
                                                     0.1150                     0.0000     1.0748 r
  I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/QN (DFFX2_RVT)
                                                     0.2478   1.0000            0.5277 &   1.6025 r
  I_SDRAM_TOP/I_SDRAM_IF/n17218 (net)
                               8  11.6261 
  I_SDRAM_TOP/I_SDRAM_IF/U13/A2 (NAND2X0_HVT)
                                            0.0000   0.2478   1.0000   0.0000   0.0012 &   1.6037 r
  I_SDRAM_TOP/I_SDRAM_IF/U13/Y (NAND2X0_HVT)         0.3947   1.0000            0.4686 &   2.0723 f
  I_SDRAM_TOP/I_SDRAM_IF/n5694 (net)
                               2   1.8358 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_2688/A2 (OAI221X2_RVT)
                                            0.0725   0.3947   1.0000   0.0510   0.0510 &   2.1233 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_2688/Y (OAI221X2_RVT)
                                                     0.0941   1.0000            0.6689 &   2.7922 r
  I_SDRAM_TOP/I_SDRAM_IF/n45 (net)
                               2   2.7017 
  I_SDRAM_TOP/I_SDRAM_IF/U72/A2 (OA21X1_RVT)
                                            0.0000   0.0941   1.0000   0.0000   0.0000 &   2.7922 r
  I_SDRAM_TOP/I_SDRAM_IF/U72/Y (OA21X1_RVT)          0.1211   1.0000            0.2283 &   3.0205 r
  I_SDRAM_TOP/I_SDRAM_IF/n227 (net)
                               2   2.3633 
  I_SDRAM_TOP/I_SDRAM_IF/U73/A2 (NOR2X1_RVT)
                                            0.0000   0.1211   1.0000   0.0000   0.0000 &   3.0205 r
  I_SDRAM_TOP/I_SDRAM_IF/U73/Y (NOR2X1_RVT)          0.0667   1.0000            0.2317 &   3.2522 f
  I_SDRAM_TOP/I_SDRAM_IF/n229 (net)
                               2   1.2821 
  I_SDRAM_TOP/I_SDRAM_IF/U74/A1 (OR2X1_RVT)
                                            0.0000   0.0667   1.0000   0.0000   0.0000 &   3.2522 f
  I_SDRAM_TOP/I_SDRAM_IF/U74/Y (OR2X1_RVT)           0.0803   1.0000            0.2308 &   3.4830 f
  I_SDRAM_TOP/I_SDRAM_IF/n66 (net)
                               2   1.7441 
  I_SDRAM_TOP/I_SDRAM_IF/U83/A1 (NAND3X0_LVT)
                                            0.0048   0.0803   1.0000   0.0033   0.0033 &   3.4863 f
  I_SDRAM_TOP/I_SDRAM_IF/U83/Y (NAND3X0_LVT)         0.0951   1.0000            0.0941 &   3.5804 r
  I_SDRAM_TOP/I_SDRAM_IF/n59 (net)
                               1   1.3339 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_6520_roptpi_6825/A2 (AND3X1_LVT)
                                            0.0066   0.0951   1.0000   0.0046   0.0046 &   3.5850 r
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_6520_roptpi_6825/Y (AND3X1_LVT)
                                                     0.0692   1.0000            0.1286 &   3.7137 r
  I_SDRAM_TOP/I_SDRAM_IF/tmp_net1170 (net)
                               2   2.2841 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_3_4093/A3 (AO22X1_RVT)
                                            0.0015   0.0692   1.0000   0.0010   0.0011 &   3.7148 r
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_3_4093/Y (AO22X1_RVT)
                                                     0.1351   1.0000            0.2109 &   3.9257 r
  I_SDRAM_TOP/I_SDRAM_IF/n17334 (net)
                               3   2.7475 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_4213/A2 (AOI221X1_RVT)
                                            0.0158   0.1351   1.0000   0.0109   0.0109 &   3.9366 r
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_4213/Y (AOI221X1_RVT)
                                                     0.0745   1.0000            0.4054 &   4.3420 f
  I_SDRAM_TOP/I_SDRAM_IF/n4476 (net)
                               1   1.3991 
  I_SDRAM_TOP/I_SDRAM_IF/U7140/A3 (AO21X1_RVT)
                                            0.0085   0.0745   1.0000   0.0059   0.0059 &   4.3479 f
  I_SDRAM_TOP/I_SDRAM_IF/U7140/Y (AO21X1_RVT)        0.1034   1.0000            0.1904 &   4.5383 f
  I_SDRAM_TOP/I_SDRAM_IF/n17363 (net)
                               1   1.9959 
  I_SDRAM_TOP/I_SDRAM_IF/R_10/D (SDFFASX1_RVT)
                                            0.0061   0.1034   1.0000   0.0043   0.0043 &   4.5425 f
  data arrival time                                                                        4.5425

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9817     5.0817
  clock reconvergence pessimism                                                 0.0918     5.1735
  clock uncertainty                                                            -0.1000     5.0735
  I_SDRAM_TOP/I_SDRAM_IF/R_10/CLK (SDFFASX1_RVT)                                           5.0735 r
  library setup time                                          1.0000           -0.6178     4.4557
  data required time                                                                       4.4557
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4557
  data arrival time                                                                       -4.5425
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0868


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__26_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_6999_5539/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6919     0.6919
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_/CLK (SDFFARX1_HVT)
                                                     0.1092                     0.0000     0.6919 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_/QN (SDFFARX1_HVT)
                                                     0.3948   1.0000            0.9936 &   1.6856 r
  I_PCI_TOP/mult_x_32_n822 (net)
                               3   3.4421 
  I_PCI_TOP/U194/A1 (NOR2X0_RVT)            0.0786   0.3948   1.0000   0.0557   0.0557 &   1.7413 r
  I_PCI_TOP/U194/Y (NOR2X0_RVT)                      0.0713   1.0000            0.3890 &   2.1303 f
  I_PCI_TOP/n113 (net)         2   1.7526 
  I_PCI_TOP/U199/A1 (NAND2X0_RVT)           0.0000   0.0713   1.0000   0.0000   0.0000 &   2.1303 f
  I_PCI_TOP/U199/Y (NAND2X0_RVT)                     0.4429   1.0000            0.2839 &   2.4142 r
  I_PCI_TOP/n262 (net)         2   4.3382 
  I_PCI_TOP/ctmTdsLR_2_2821/S1 (MUX41X1_RVT)
                                            0.0199   0.4429   1.0000   0.0138   0.0138 &   2.4280 r
  I_PCI_TOP/ctmTdsLR_2_2821/Y (MUX41X1_RVT)          0.1855   1.0000            0.7574 &   3.1854 f
  I_PCI_TOP/n264 (net)         2   1.9426 
  I_PCI_TOP/U346/A (INVX1_LVT)              0.0132   0.1855   1.0000   0.0091   0.0091 &   3.1945 f
  I_PCI_TOP/U346/Y (INVX1_LVT)                       0.1045   1.0000            0.1351 &   3.3296 r
  I_PCI_TOP/n382 (net)         2   2.3910 
  I_PCI_TOP/U7138/A1 (XOR3X2_RVT)           0.0052   0.1045   1.0000   0.0036   0.0036 &   3.3332 r
  I_PCI_TOP/U7138/Y (XOR3X2_RVT)                     0.1695   1.0000            0.5709 &   3.9041 f
  I_PCI_TOP/n452 (net)         1   5.3746 
  I_PCI_TOP/U516/CI (FADDX1_RVT)            0.0063   0.1695   1.0000   0.0044   0.0046 &   3.9087 f
  I_PCI_TOP/U516/S (FADDX1_RVT)                      0.1262   1.0000            0.5794 &   4.4881 r
  I_PCI_TOP/n455 (net)         2   1.8784 
  I_PCI_TOP/U518/A2 (NOR2X1_RVT)            0.0069   0.1262   1.0000   0.0048   0.0048 &   4.4929 r
  I_PCI_TOP/U518/Y (NOR2X1_RVT)                      0.0626   1.0000            0.2356 &   4.7285 f
  I_PCI_TOP/n482 (net)         2   1.3354 
  I_PCI_TOP/U519/A (INVX0_HVT)              0.0000   0.0626   1.0000   0.0000   0.0000 &   4.7285 f
  I_PCI_TOP/U519/Y (INVX0_HVT)                       0.0800   1.0000            0.0889 &   4.8175 r
  I_PCI_TOP/n459 (net)         1   0.5525 
  I_PCI_TOP/U520/A2 (NAND2X0_LVT)           0.0000   0.0800   1.0000   0.0000   0.0000 &   4.8175 r
  I_PCI_TOP/U520/Y (NAND2X0_LVT)                     0.1056   1.0000            0.0631 &   4.8806 f
  I_PCI_TOP/n467 (net)         1   1.0547 
  I_PCI_TOP/U7140/A1 (XOR2X1_RVT)           0.0000   0.1056   1.0000   0.0000   0.0000 &   4.8806 f
  I_PCI_TOP/U7140/Y (XOR2X1_RVT)                     0.1175   1.0000            0.3457 &   5.2262 r
  I_PCI_TOP/n547 (net)         2   1.5416 
  I_PCI_TOP/U524/A2 (NOR2X0_RVT)            0.0000   0.1175   1.0000   0.0000   0.0000 &   5.2262 r
  I_PCI_TOP/U524/Y (NOR2X0_RVT)                      0.0763   1.0000            0.2428 &   5.4691 f
  I_PCI_TOP/n10312 (net)       3   2.4178 
  I_PCI_TOP/U7141/A1 (OR2X1_RVT)            0.0039   0.0763   1.0000   0.0027   0.0027 &   5.4718 f
  I_PCI_TOP/U7141/Y (OR2X1_RVT)                      0.0746   1.0000            0.2313 &   5.7030 f
  I_PCI_TOP/n681 (net)         2   1.2786 
  I_PCI_TOP/ctmTdsLR_1_2876/A1 (OA221X1_LVT)
                                            0.0000   0.0746   1.0000   0.0000   0.0000 &   5.7031 f
  I_PCI_TOP/ctmTdsLR_1_2876/Y (OA221X1_LVT)          0.0759   1.0000            0.2232 &   5.9263 f
  I_PCI_TOP/n10269 (net)       2   1.3514 
  I_PCI_TOP/ctmTdsLR_1_3090/A2 (OA221X1_RVT)
                                            0.0024   0.0759   1.0000   0.0017   0.0017 &   5.9279 f
  I_PCI_TOP/ctmTdsLR_1_3090/Y (OA221X1_RVT)          0.1751   1.0000            0.4688 &   6.3968 f
  I_PCI_TOP/n10800 (net)       4   3.6131 
  I_PCI_TOP/ctmTdsLR_1_4303/A3 (AO221X1_LVT)
                                            0.0000   0.1751   1.0000   0.0000   0.0000 &   6.3968 f
  I_PCI_TOP/ctmTdsLR_1_4303/Y (AO221X1_LVT)          0.0725   1.0000            0.2603 &   6.6571 f
  I_PCI_TOP/ZINV_495_12 (net)
                               2   3.3359 
  I_PCI_TOP/ZINV_388_inst_2681/A (INVX2_LVT)
                                            0.0000   0.0725   1.0000   0.0000   0.0000 &   6.6571 f
  I_PCI_TOP/ZINV_388_inst_2681/Y (INVX2_LVT)         0.0825   1.0000            0.0911 &   6.7482 r
  I_PCI_TOP/ZINV_388_12 (net)
                               9   8.4125 
  I_PCI_TOP/ctmTdsLR_1_4578/A (INVX0_RVT)   0.0000   0.0825   1.0000   0.0000   0.0004 &   6.7487 r
  I_PCI_TOP/ctmTdsLR_1_4578/Y (INVX0_RVT)            0.0518   1.0000            0.0696 &   6.8183 f
  I_PCI_TOP/tmp_net775 (net)   1   0.9148 
  I_PCI_TOP/ctmTdsLR_2_4579/A1 (NAND3X0_LVT)
                                            0.0000   0.0518   1.0000   0.0000   0.0000 &   6.8183 f
  I_PCI_TOP/ctmTdsLR_2_4579/Y (NAND3X0_LVT)          0.0875   1.0000            0.0672 &   6.8855 r
  I_PCI_TOP/tmp_net776 (net)   1   0.8379 
  I_PCI_TOP/ctmTdsLR_4_4581/A1 (NAND3X0_RVT)
                                            0.0000   0.0875   1.0000   0.0000   0.0000 &   6.8855 r
  I_PCI_TOP/ctmTdsLR_4_4581/Y (NAND3X0_RVT)          0.1757   1.0000            0.1564 &   7.0420 f
  I_PCI_TOP/n11407 (net)       1   1.3865 
  I_PCI_TOP/U10892/A1 (XNOR2X1_RVT)         0.0000   0.1757   1.0000   0.0000   0.0000 &   7.0420 f
  I_PCI_TOP/U10892/Y (XNOR2X1_RVT)                   0.1434   1.0000            0.4392 &   7.4812 f
  I_PCI_TOP/I_PCI_CORE_N555 (net)
                               1   2.9715 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__26_/D (SDFFARX1_RVT)
                                            0.0106   0.1434   1.0000   0.0080   0.0080 &   7.4892 f
  data arrival time                                                                        7.4892

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6117     8.1117
  clock reconvergence pessimism                                                 0.0567     8.1684
  clock uncertainty                                                            -0.1000     8.0684
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__26_/CLK (SDFFARX1_RVT)                            8.0684 r
  library setup time                                          1.0000           -0.6617     7.4067
  data required time                                                                       7.4067
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4067
  data arrival time                                                                       -7.4892
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0825


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__14_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__28_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_25576_5540/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6942     0.6942
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__14_/CLK (SDFFARX1_HVT)
                                                     0.1126                     0.0000     0.6942 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__14_/QN (SDFFARX1_HVT)
                                                     0.3956   1.0000            0.9969 &   1.6911 r
  I_PCI_TOP/mult_x_30_n797 (net)
                               3   3.4654 
  I_PCI_TOP/U573/A (NBUFFX4_RVT)            0.0405   0.3956   1.0000   0.0281   0.0281 &   1.7192 r
  I_PCI_TOP/U573/Y (NBUFFX4_RVT)                     0.1993   1.0000            0.3770 &   2.0962 r
  I_PCI_TOP/n12131 (net)      14  20.3447 
  I_PCI_TOP/U7750/A1 (NOR2X1_HVT)           0.0000   0.1994   1.0000   0.0000   0.0020 &   2.0982 r
  I_PCI_TOP/U7750/Y (NOR2X1_HVT)                     0.1658   1.0000            0.5476 &   2.6459 f
  I_PCI_TOP/n7800 (net)        1   2.0788 
  I_PCI_TOP/U7780/A (FADDX1_RVT)            0.0000   0.1658   1.0000   0.0000   0.0000 &   2.6459 f
  I_PCI_TOP/U7780/CO (FADDX1_RVT)                    0.1526   1.0000            0.4375 &   3.0834 f
  I_PCI_TOP/n7796 (net)        1   3.0990 
  I_PCI_TOP/U7779/B (FADDX1_RVT)            0.0049   0.1526   1.0000   0.0034   0.0034 &   3.0868 f
  I_PCI_TOP/U7779/CO (FADDX1_RVT)                    0.1400   1.0000            0.3634 &   3.4502 f
  I_PCI_TOP/n7793 (net)        1   2.2351 
  I_PCI_TOP/U7778/B (FADDX1_RVT)            0.0000   0.1400   1.0000   0.0000   0.0000 &   3.4502 f
  I_PCI_TOP/U7778/S (FADDX1_RVT)                     0.1706   1.0000            0.5801 &   4.0303 r
  I_PCI_TOP/n7887 (net)        2   3.9256 
  I_PCI_TOP/U45/A2 (XOR3X1_RVT)             0.0000   0.1706   1.0000   0.0000   0.0000 &   4.0303 r
  I_PCI_TOP/U45/Y (XOR3X1_RVT)                       0.1338   1.0000            0.6871 &   4.7174 f
  I_PCI_TOP/n7951 (net)        1   2.0802 
  I_PCI_TOP/U7946/CI (FADDX1_RVT)           0.0000   0.1338   1.0000   0.0000   0.0000 &   4.7175 f
  I_PCI_TOP/U7946/S (FADDX1_RVT)                     0.1212   1.0000            0.5559 &   5.2734 r
  I_PCI_TOP/n1327 (net)        2   1.6363 
  I_PCI_TOP/U7943/A1 (NOR2X0_RVT)           0.0062   0.1212   1.0000   0.0043   0.0043 &   5.2777 r
  I_PCI_TOP/U7943/Y (NOR2X0_RVT)                     0.0707   1.0000            0.2509 &   5.5286 f
  I_PCI_TOP/n10698 (net)       3   2.0272 
  I_PCI_TOP/U7944/A (INVX0_RVT)             0.0000   0.0707   1.0000   0.0000   0.0000 &   5.5286 f
  I_PCI_TOP/U7944/Y (INVX0_RVT)                      0.1029   1.0000            0.1059 &   5.6345 r
  I_PCI_TOP/n10707 (net)       2   1.6635 
  I_PCI_TOP/U9547/A1 (NAND2X0_LVT)          0.0108   0.1029   1.0000   0.0075   0.0075 &   5.6420 r
  I_PCI_TOP/U9547/Y (NAND2X0_LVT)                    0.0825   1.0000            0.0725 &   5.7145 f
  I_PCI_TOP/n10636 (net)       2   1.6724 
  I_PCI_TOP/U9538/A2 (NOR2X1_RVT)           0.0061   0.0825   1.0000   0.0042   0.0042 &   5.7187 f
  I_PCI_TOP/U9538/Y (NOR2X1_RVT)                     0.0821   1.0000            0.2670 &   5.9857 r
  I_PCI_TOP/n10645 (net)       2   1.7063 
  I_PCI_TOP/U10363/A (INVX0_HVT)            0.0000   0.0821   1.0000   0.0000   0.0000 &   5.9858 r
  I_PCI_TOP/U10363/Y (INVX0_HVT)                     0.1214   1.0000            0.1271 &   6.1128 f
  I_PCI_TOP/n10649 (net)       2   1.4272 
  I_PCI_TOP/U10364/A1 (NOR2X1_RVT)          0.0128   0.1214   1.0000   0.0089   0.0089 &   6.1217 f
  I_PCI_TOP/U10364/Y (NOR2X1_RVT)                    0.1131   1.0000            0.3462 &   6.4679 r
  I_PCI_TOP/n10712 (net)       3   2.9671 
  I_PCI_TOP/U9592/A1 (NAND2X0_LVT)          0.0000   0.1131   1.0000   0.0000   0.0000 &   6.4679 r
  I_PCI_TOP/U9592/Y (NAND2X0_LVT)                    0.0837   1.0000            0.0715 &   6.5395 f
  I_PCI_TOP/n10743 (net)       2   1.5241 
  I_PCI_TOP/ctmTdsLR_1_2948/A2 (OR2X1_RVT)
                                            0.0000   0.0837   1.0000   0.0000   0.0000 &   6.5395 f
  I_PCI_TOP/ctmTdsLR_1_2948/Y (OR2X1_RVT)            0.0659   1.0000            0.1935 &   6.7329 f
  I_PCI_TOP/tmp_net100 (net)   1   0.5861 
  I_PCI_TOP/ctmTdsLR_3_2950/A1 (OA221X1_RVT)
                                            0.0000   0.0659   1.0000   0.0000   0.0000 &   6.7329 f
  I_PCI_TOP/ctmTdsLR_3_2950/Y (OA221X1_RVT)          0.1516   1.0000            0.4562 &   7.1892 f
  I_PCI_TOP/n10754 (net)       2   1.7007 
  I_PCI_TOP/ctmTdsLR_1_6338/A2 (OA21X1_RVT)
                                            0.0213   0.1516   1.0000   0.0150   0.0150 &   7.2042 f
  I_PCI_TOP/ctmTdsLR_1_6338/Y (OA21X1_RVT)           0.0948   1.0000            0.3053 &   7.5095 f
  I_PCI_TOP/I_PCI_CORE_N493 (net)
                               1   1.1656 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__28_/D (SDFFARX1_RVT)
                                            0.0126   0.0948   1.0000   0.0088   0.0088 &   7.5183 f
  data arrival time                                                                        7.5183

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6252     8.1252
  clock reconvergence pessimism                                                 0.0468     8.1719
  clock uncertainty                                                            -0.1000     8.0719
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__28_/CLK (SDFFARX1_RVT)                            8.0719 r
  library setup time                                          1.0000           -0.6330     7.4389
  data required time                                                                       7.4389
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4389
  data arrival time                                                                       -7.5183
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0794


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__4_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__26_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_12270_5533/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6912     0.6912
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__4_/CLK (SDFFARX1_HVT)
                                                     0.0775                     0.0000     0.6912 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__4_/QN (SDFFARX1_HVT)
                                                     0.2999   1.0000            0.8647 &   1.5559 r
  I_PCI_TOP/mult_x_27_n807 (net)
                               1   0.9641 
  I_PCI_TOP/HFSBUF_460_1106/A (NBUFFX4_LVT)
                                            0.0346   0.2999   1.0000   0.0240   0.0240 &   1.5798 r
  I_PCI_TOP/HFSBUF_460_1106/Y (NBUFFX4_LVT)          0.1596   1.0000            0.2496 &   1.8294 r
  I_PCI_TOP/HFSNET_122 (net)  16  24.4657 
  I_PCI_TOP/U6236/A1 (OR2X1_RVT)            0.0000   0.1596   1.0000   0.0000   0.0010 &   1.8305 r
  I_PCI_TOP/U6236/Y (OR2X1_RVT)                      0.1355   1.0000            0.2381 &   2.0685 r
  I_PCI_TOP/n6282 (net)        2   3.4424 
  I_PCI_TOP/U6238/A2 (XNOR3X1_RVT)          0.0000   0.1355   1.0000   0.0000   0.0000 &   2.0685 r
  I_PCI_TOP/U6238/Y (XNOR3X1_RVT)                    0.1881   1.0000            0.7833 &   2.8518 f
  I_PCI_TOP/n6323 (net)        3   3.5071 
  I_PCI_TOP/ctmTdsLR_1_3193/A2 (AOI222X1_RVT)
                                            0.0000   0.1881   1.0000   0.0000   0.0000 &   2.8518 f
  I_PCI_TOP/ctmTdsLR_1_3193/Y (AOI222X1_RVT)         0.1554   1.0000            0.6597 &   3.5115 r
  I_PCI_TOP/n6374 (net)        2   4.6176 
  I_PCI_TOP/ctmTdsLR_1_3408/A1 (XNOR3X1_RVT)
                                            0.0000   0.1554   1.0000   0.0000   0.0000 &   3.5115 r
  I_PCI_TOP/ctmTdsLR_1_3408/Y (XNOR3X1_RVT)          0.1774   1.0000            0.6770 &   4.1886 f
  I_PCI_TOP/n6426 (net)        1   1.4614 
  I_PCI_TOP/U6438/CI (FADDX1_RVT)           0.0000   0.1774   1.0000   0.0000   0.0000 &   4.1886 f
  I_PCI_TOP/U6438/S (FADDX1_RVT)                     0.1217   1.0000            0.5794 &   4.7679 r
  I_PCI_TOP/n6434 (net)        1   1.6609 
  I_PCI_TOP/U6443/CI (FADDX1_RVT)           0.0000   0.1217   1.0000   0.0000   0.0000 &   4.7679 r
  I_PCI_TOP/U6443/S (FADDX1_RVT)                     0.1386   1.0000            0.4653 &   5.2332 f
  I_PCI_TOP/n6603 (net)        2   1.3976 
  I_PCI_TOP/U6444/A2 (NOR2X1_RVT)           0.0000   0.1386   1.0000   0.0000   0.0000 &   5.2332 f
  I_PCI_TOP/U6444/Y (NOR2X1_RVT)                     0.1116   1.0000            0.3145 &   5.5478 r
  I_PCI_TOP/n10850 (net)       3   2.9071 
  I_PCI_TOP/U6445/A (INVX0_LVT)             0.0063   0.1116   1.0000   0.0044   0.0044 &   5.5522 r
  I_PCI_TOP/U6445/Y (INVX0_LVT)                      0.0659   1.0000            0.0567 &   5.6089 f
  I_PCI_TOP/n10975 (net)       2   1.8368 
  I_PCI_TOP/U6446/A2 (NAND2X0_LVT)          0.0040   0.0659   1.0000   0.0028   0.0028 &   5.6116 f
  I_PCI_TOP/U6446/Y (NAND2X0_LVT)                    0.1465   1.0000            0.1333 &   5.7449 r
  I_PCI_TOP/n10912 (net)       3   2.4778 
  I_PCI_TOP/U6447/A2 (NOR2X0_RVT)           0.0000   0.1465   1.0000   0.0000   0.0000 &   5.7449 r
  I_PCI_TOP/U6447/Y (NOR2X0_RVT)                     0.0645   1.0000            0.2488 &   5.9937 f
  I_PCI_TOP/n6618 (net)        2   1.4591 
  I_PCI_TOP/ctmTdsLR_1_3067/A1 (NAND2X0_LVT)
                                            0.0000   0.0645   1.0000   0.0000   0.0000 &   5.9938 f
  I_PCI_TOP/ctmTdsLR_1_3067/Y (NAND2X0_LVT)          0.1282   1.0000            0.1164 &   6.1102 r
  I_PCI_TOP/n6592 (net)        2   2.0245 
  I_PCI_TOP/U6450/A2 (NOR2X2_RVT)           0.0060   0.1282   1.0000   0.0041   0.0042 &   6.1143 r
  I_PCI_TOP/U6450/Y (NOR2X2_RVT)                     0.0880   1.0000            0.2725 &   6.3868 f
  I_PCI_TOP/n10945 (net)       4   4.1038 
  I_PCI_TOP/U10540/A1 (NAND2X0_RVT)         0.0000   0.0880   1.0000   0.0000   0.0000 &   6.3868 f
  I_PCI_TOP/U10540/Y (NAND2X0_RVT)                   0.2216   1.0000            0.1791 &   6.5659 r
  I_PCI_TOP/n10923 (net)       2   1.7101 
  I_PCI_TOP/ctmTdsLR_1_3922/A2 (OR2X1_RVT)
                                            0.0092   0.2216   1.0000   0.0064   0.0064 &   6.5723 r
  I_PCI_TOP/ctmTdsLR_1_3922/Y (OR2X1_RVT)            0.0712   1.0000            0.2225 &   6.7948 r
  I_PCI_TOP/tmp_net477 (net)   1   0.7643 
  I_PCI_TOP/ctmTdsLR_3_3924/A1 (OA221X1_RVT)
                                            0.0062   0.0712   1.0000   0.0043   0.0043 &   6.7991 r
  I_PCI_TOP/ctmTdsLR_3_3924/Y (OA221X1_RVT)          0.1424   1.0000            0.2983 &   7.0974 r
  I_PCI_TOP/n10905 (net)       1   1.6368 
  I_PCI_TOP/U10551/A1 (XOR2X2_RVT)          0.0000   0.1424   1.0000   0.0000   0.0000 &   7.0974 r
  I_PCI_TOP/U10551/Y (XOR2X2_RVT)                    0.1237   1.0000            0.4014 &   7.4988 f
  I_PCI_TOP/I_PCI_CORE_N395 (net)
                               1   1.2879 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__26_/D (SDFFARX1_RVT)
                                            0.0164   0.1237   1.0000   0.0115   0.0115 &   7.5103 f
  data arrival time                                                                        7.5103

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6208     8.1208
  clock reconvergence pessimism                                                 0.0684     8.1892
  clock uncertainty                                                            -0.1000     8.0892
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__26_/CLK (SDFFARX1_RVT)                            8.0892 r
  library setup time                                          1.0000           -0.6575     7.4317
  data required time                                                                       7.4317
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4317
  data arrival time                                                                       -7.5103
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0786


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_23
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_A[7] (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0756     1.0756
  I_SDRAM_TOP/I_SDRAM_IF/R_23/CLK (SDFFASX1_HVT)     0.1151                     0.0000     1.0756 r
  I_SDRAM_TOP/I_SDRAM_IF/R_23/Q (SDFFASX1_HVT)       0.2295   1.0000            1.4168 &   2.4924 f
  I_SDRAM_TOP/I_SDRAM_IF/n106 (net)
                               2   2.6113 
  I_SDRAM_TOP/I_SDRAM_IF/U461/A0 (HADDX1_HVT)
                                            0.0008   0.2295   1.0000   0.0006   0.0006 &   2.4930 f
  I_SDRAM_TOP/I_SDRAM_IF/U461/SO (HADDX1_HVT)        0.3346   1.0000            0.9070 &   3.4000 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[7] (net)
                               1   3.8763 
  HFSBUF_4_128/A (NBUFFX4_HVT)              0.0571   0.3346   1.0000   0.0390   0.0391 &   3.4391 f
  HFSBUF_4_128/Y (NBUFFX4_HVT)                       0.2989   1.0000            0.5709 &   4.0100 f
  sd_A[7] (net)                1  19.0481 
  sd_A[7] (out)                             0.0140   0.2995   1.0000   0.0097   0.0123 &   4.0223 f
  data arrival time                                                                        4.0223

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.0223
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0781


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__24_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_6999_5539/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6848     0.6848
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_/CLK (SDFFARX1_HVT)
                                                     0.0898                     0.0000     0.6848 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_/QN (SDFFARX1_HVT)
                                                     0.3552   1.0000            0.9361 &   1.6209 r
  I_PCI_TOP/mult_x_31_n799 (net)
                               2   2.2872 
  I_PCI_TOP/U1545/A (NBUFFX4_RVT)           0.0500   0.3552   1.0000   0.0357   0.0357 &   1.6566 r
  I_PCI_TOP/U1545/Y (NBUFFX4_RVT)                    0.2317   1.0000            0.3779 &   2.0346 r
  I_PCI_TOP/n12304 (net)      15  26.3678 
  I_PCI_TOP/U7014/A2 (NOR2X1_HVT)           0.0070   0.2317   1.0000   0.0049   0.0054 &   2.0399 r
  I_PCI_TOP/U7014/Y (NOR2X1_HVT)                     0.1749   1.0000            0.5510 &   2.5909 f
  I_PCI_TOP/n6991 (net)        1   2.3343 
  I_PCI_TOP/U7027/B (FADDX1_RVT)            0.0116   0.1749   1.0000   0.0081   0.0081 &   2.5990 f
  I_PCI_TOP/U7027/S (FADDX1_RVT)                     0.1739   1.0000            0.5400 &   3.1390 f
  I_PCI_TOP/n7383 (net)        2   4.4270 
  I_PCI_TOP/U7018/A (FADDX1_RVT)            0.0165   0.1739   1.0000   0.0114   0.0115 &   3.1505 f
  I_PCI_TOP/U7018/CO (FADDX1_RVT)                    0.1483   1.0000            0.4383 &   3.5887 f
  I_PCI_TOP/n7422 (net)        1   2.7958 
  I_PCI_TOP/U7411/CI (FADDX1_RVT)           0.0164   0.1483   1.0000   0.0113   0.0114 &   3.6001 f
  I_PCI_TOP/U7411/CO (FADDX1_RVT)                    0.1439   1.0000            0.3803 &   3.9804 f
  I_PCI_TOP/n7436 (net)        1   2.5001 
  I_PCI_TOP/U7420/B (FADDX1_RVT)            0.0000   0.1439   1.0000   0.0000   0.0000 &   3.9804 f
  I_PCI_TOP/U7420/CO (FADDX1_RVT)                    0.1425   1.0000            0.3617 &   4.3421 f
  I_PCI_TOP/n7019 (net)        1   2.3981 
  I_PCI_TOP/U7047/B (FADDX1_RVT)            0.0000   0.1425   1.0000   0.0000   0.0000 &   4.3421 f
  I_PCI_TOP/U7047/S (FADDX1_RVT)                     0.1287   1.0000            0.5496 &   4.8917 r
  I_PCI_TOP/n7450 (net)        1   2.0024 
  I_PCI_TOP/U7427/B (FADDX1_RVT)            0.0000   0.1287   1.0000   0.0000   0.0000 &   4.8917 r
  I_PCI_TOP/U7427/CO (FADDX1_RVT)                    0.1470   1.0000            0.3237 &   5.2154 r
  I_PCI_TOP/n7045 (net)        1   2.2577 
  I_PCI_TOP/U7066/A (INVX0_HVT)             0.0000   0.1470   1.0000   0.0000   0.0000 &   5.2155 r
  I_PCI_TOP/U7066/Y (INVX0_HVT)                      0.1802   1.0000            0.2024 &   5.4179 f
  I_PCI_TOP/n7475 (net)        2   2.3020 
  I_PCI_TOP/U7447/A2 (NAND2X0_LVT)          0.0153   0.1802   1.0000   0.0106   0.0106 &   5.4285 f
  I_PCI_TOP/U7447/Y (NAND2X0_LVT)                    0.1655   1.0000            0.2111 &   5.6396 r
  I_PCI_TOP/n10398 (net)       3   2.5163 
  I_PCI_TOP/U7448/A (INVX0_HVT)             0.0056   0.1655   1.0000   0.0038   0.0039 &   5.6434 r
  I_PCI_TOP/U7448/Y (INVX0_HVT)                      0.1317   1.0000            0.1847 &   5.8281 f
  I_PCI_TOP/n10382 (net)       2   1.3427 
  I_PCI_TOP/ctmTdsLR_2_6252/A (INVX0_HVT)   0.0000   0.1317   1.0000   0.0000   0.0000 &   5.8281 f
  I_PCI_TOP/ctmTdsLR_2_6252/Y (INVX0_HVT)            0.1125   1.0000            0.1549 &   5.9830 r
  I_PCI_TOP/tmp_net987 (net)   1   0.8728 
  I_PCI_TOP/ctmTdsLR_1_6251/A1 (OA221X1_LVT)
                                            0.0000   0.1125   1.0000   0.0000   0.0000 &   5.9830 r
  I_PCI_TOP/ctmTdsLR_1_6251/Y (OA221X1_LVT)          0.1085   1.0000            0.1867 &   6.1697 r
  I_PCI_TOP/n10376 (net)       4   3.9896 
  I_PCI_TOP/U10164/A (INVX0_HVT)            0.0000   0.1085   1.0000   0.0000   0.0000 &   6.1697 r
  I_PCI_TOP/U10164/Y (INVX0_HVT)                     0.1874   1.0000            0.1804 &   6.3501 f
  I_PCI_TOP/n10388 (net)       3   2.4921 
  I_PCI_TOP/ctmTdsLR_3_3628/A3 (AOI221X1_RVT)
                                            0.0095   0.1874   1.0000   0.0066   0.0066 &   6.3568 f
  I_PCI_TOP/ctmTdsLR_3_3628/Y (AOI221X1_RVT)         0.0844   1.0000            0.4934 &   6.8502 r
  I_PCI_TOP/n10507 (net)       2   1.6480 
  I_PCI_TOP/ctmTdsLR_2_3974/A3 (OA21X1_RVT)
                                            0.0000   0.0844   1.0000   0.0000   0.0000 &   6.8502 r
  I_PCI_TOP/ctmTdsLR_2_3974/Y (OA21X1_RVT)           0.0929   1.0000            0.1865 &   7.0368 r
  I_PCI_TOP/n10365 (net)       1   1.3609 
  I_PCI_TOP/ctmTdsLR_2_4313/S0 (MUX21X1_RVT)
                                            0.0000   0.0929   1.0000   0.0000   0.0000 &   7.0368 r
  I_PCI_TOP/ctmTdsLR_2_4313/Y (MUX21X1_RVT)          0.1702   1.0000            0.4310 &   7.4678 f
  I_PCI_TOP/I_PCI_CORE_N521 (net)
                               1   1.9375 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__24_/D (SDFFARX1_RVT)
                                            0.0262   0.1702   1.0000   0.0187   0.0187 &   7.4865 f
  data arrival time                                                                        7.4865

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6188     8.1188
  clock reconvergence pessimism                                                 0.0567     8.1755
  clock uncertainty                                                            -0.1000     8.0755
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__24_/CLK (SDFFARX1_RVT)                            8.0755 r
  library setup time                                          1.0000           -0.6661     7.4093
  data required time                                                                       7.4093
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4093
  data arrival time                                                                       -7.4865
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0771


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__22_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_6999_5539/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6848     0.6848
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_/CLK (SDFFARX1_HVT)
                                                     0.0898                     0.0000     0.6848 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_/QN (SDFFARX1_HVT)
                                                     0.3552   1.0000            0.9361 &   1.6209 r
  I_PCI_TOP/mult_x_31_n799 (net)
                               2   2.2872 
  I_PCI_TOP/U1545/A (NBUFFX4_RVT)           0.0500   0.3552   1.0000   0.0357   0.0357 &   1.6566 r
  I_PCI_TOP/U1545/Y (NBUFFX4_RVT)                    0.2317   1.0000            0.3779 &   2.0346 r
  I_PCI_TOP/n12304 (net)      15  26.3678 
  I_PCI_TOP/U7014/A2 (NOR2X1_HVT)           0.0070   0.2317   1.0000   0.0049   0.0054 &   2.0399 r
  I_PCI_TOP/U7014/Y (NOR2X1_HVT)                     0.1749   1.0000            0.5510 &   2.5909 f
  I_PCI_TOP/n6991 (net)        1   2.3343 
  I_PCI_TOP/U7027/B (FADDX1_RVT)            0.0116   0.1749   1.0000   0.0081   0.0081 &   2.5990 f
  I_PCI_TOP/U7027/S (FADDX1_RVT)                     0.1739   1.0000            0.5400 &   3.1390 f
  I_PCI_TOP/n7383 (net)        2   4.4270 
  I_PCI_TOP/U7018/A (FADDX1_RVT)            0.0165   0.1739   1.0000   0.0114   0.0115 &   3.1505 f
  I_PCI_TOP/U7018/CO (FADDX1_RVT)                    0.1483   1.0000            0.4383 &   3.5887 f
  I_PCI_TOP/n7422 (net)        1   2.7958 
  I_PCI_TOP/U7411/CI (FADDX1_RVT)           0.0164   0.1483   1.0000   0.0113   0.0114 &   3.6001 f
  I_PCI_TOP/U7411/CO (FADDX1_RVT)                    0.1439   1.0000            0.3803 &   3.9804 f
  I_PCI_TOP/n7436 (net)        1   2.5001 
  I_PCI_TOP/U7420/B (FADDX1_RVT)            0.0000   0.1439   1.0000   0.0000   0.0000 &   3.9804 f
  I_PCI_TOP/U7420/CO (FADDX1_RVT)                    0.1425   1.0000            0.3617 &   4.3421 f
  I_PCI_TOP/n7019 (net)        1   2.3981 
  I_PCI_TOP/U7047/B (FADDX1_RVT)            0.0000   0.1425   1.0000   0.0000   0.0000 &   4.3421 f
  I_PCI_TOP/U7047/S (FADDX1_RVT)                     0.1287   1.0000            0.5496 &   4.8917 r
  I_PCI_TOP/n7450 (net)        1   2.0024 
  I_PCI_TOP/U7427/B (FADDX1_RVT)            0.0000   0.1287   1.0000   0.0000   0.0000 &   4.8917 r
  I_PCI_TOP/U7427/CO (FADDX1_RVT)                    0.1470   1.0000            0.3237 &   5.2154 r
  I_PCI_TOP/n7045 (net)        1   2.2577 
  I_PCI_TOP/U7066/A (INVX0_HVT)             0.0000   0.1470   1.0000   0.0000   0.0000 &   5.2155 r
  I_PCI_TOP/U7066/Y (INVX0_HVT)                      0.1802   1.0000            0.2024 &   5.4179 f
  I_PCI_TOP/n7475 (net)        2   2.3020 
  I_PCI_TOP/U7067/A2 (NOR2X0_RVT)           0.0153   0.1802   1.0000   0.0106   0.0106 &   5.4285 f
  I_PCI_TOP/U7067/Y (NOR2X0_RVT)                     0.0863   1.0000            0.3256 &   5.7541 r
  I_PCI_TOP/n10396 (net)       2   1.8790 
  I_PCI_TOP/U7068/A (INVX1_HVT)             0.0000   0.0863   1.0000   0.0000   0.0000 &   5.7542 r
  I_PCI_TOP/U7068/Y (INVX1_HVT)                      0.1192   1.0000            0.1266 &   5.8807 f
  I_PCI_TOP/n10383 (net)       3   1.9854 
  I_PCI_TOP/U7086/A1 (NAND2X0_RVT)          0.0145   0.1192   1.0000   0.0098   0.0098 &   5.8905 f
  I_PCI_TOP/U7086/Y (NAND2X0_RVT)                    0.3147   1.0000            0.2531 &   6.1436 r
  I_PCI_TOP/n10354 (net)       3   2.8530 
  I_PCI_TOP/U10159/A (INVX0_HVT)            0.0000   0.3147   1.0000   0.0000   0.0000 &   6.1436 r
  I_PCI_TOP/U10159/Y (INVX0_HVT)                     0.2045   1.0000            0.3112 &   6.4548 f
  I_PCI_TOP/n10389 (net)       3   1.9797 
  I_PCI_TOP/U10173/A1 (NAND2X0_RVT)         0.0000   0.2045   1.0000   0.0000   0.0000 &   6.4548 f
  I_PCI_TOP/U10173/Y (NAND2X0_RVT)                   0.2355   1.0000            0.2766 &   6.7315 r
  I_PCI_TOP/n10494 (net)       2   1.9348 
  I_PCI_TOP/ctmTdsLR_2_3976/A2 (OA21X1_RVT)
                                            0.0283   0.2355   1.0000   0.0196   0.0196 &   6.7511 r
  I_PCI_TOP/ctmTdsLR_2_3976/Y (OA21X1_RVT)           0.0987   1.0000            0.2955 &   7.0466 r
  I_PCI_TOP/n10373 (net)       1   1.6046 
  I_PCI_TOP/ctmTdsLR_3_4331/S0 (MUX21X1_RVT)
                                            0.0042   0.0987   1.0000   0.0029   0.0029 &   7.0496 r
  I_PCI_TOP/ctmTdsLR_3_4331/Y (MUX21X1_RVT)          0.1607   1.0000            0.4242 &   7.4737 f
  I_PCI_TOP/n764 (net)         1   1.5056 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__22_/D (SDFFARX1_RVT)
                                            0.0205   0.1607   1.0000   0.0143   0.0143 &   7.4881 f
  data arrival time                                                                        7.4881

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6182     8.1182
  clock reconvergence pessimism                                                 0.0567     8.1749
  clock uncertainty                                                            -0.1000     8.0749
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__22_/CLK (SDFFARX1_RVT)                            8.0749 r
  library setup time                                          1.0000           -0.6612     7.4137
  data required time                                                                       7.4137
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4137
  data arrival time                                                                       -7.4881
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0744


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__28_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_6999_5539/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6919     0.6919
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_/CLK (SDFFARX1_HVT)
                                                     0.1092                     0.0000     0.6919 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_/QN (SDFFARX1_HVT)
                                                     0.3948   1.0000            0.9936 &   1.6856 r
  I_PCI_TOP/mult_x_32_n822 (net)
                               3   3.4421 
  I_PCI_TOP/U194/A1 (NOR2X0_RVT)            0.0786   0.3948   1.0000   0.0557   0.0557 &   1.7413 r
  I_PCI_TOP/U194/Y (NOR2X0_RVT)                      0.0713   1.0000            0.3890 &   2.1303 f
  I_PCI_TOP/n113 (net)         2   1.7526 
  I_PCI_TOP/U199/A1 (NAND2X0_RVT)           0.0000   0.0713   1.0000   0.0000   0.0000 &   2.1303 f
  I_PCI_TOP/U199/Y (NAND2X0_RVT)                     0.4429   1.0000            0.2839 &   2.4142 r
  I_PCI_TOP/n262 (net)         2   4.3382 
  I_PCI_TOP/ctmTdsLR_2_2821/S1 (MUX41X1_RVT)
                                            0.0199   0.4429   1.0000   0.0138   0.0138 &   2.4280 r
  I_PCI_TOP/ctmTdsLR_2_2821/Y (MUX41X1_RVT)          0.1855   1.0000            0.7574 &   3.1854 f
  I_PCI_TOP/n264 (net)         2   1.9426 
  I_PCI_TOP/U346/A (INVX1_LVT)              0.0132   0.1855   1.0000   0.0091   0.0091 &   3.1945 f
  I_PCI_TOP/U346/Y (INVX1_LVT)                       0.1045   1.0000            0.1351 &   3.3296 r
  I_PCI_TOP/n382 (net)         2   2.3910 
  I_PCI_TOP/U7138/A1 (XOR3X2_RVT)           0.0052   0.1045   1.0000   0.0036   0.0036 &   3.3332 r
  I_PCI_TOP/U7138/Y (XOR3X2_RVT)                     0.1695   1.0000            0.5709 &   3.9041 f
  I_PCI_TOP/n452 (net)         1   5.3746 
  I_PCI_TOP/U516/CI (FADDX1_RVT)            0.0063   0.1695   1.0000   0.0044   0.0046 &   3.9087 f
  I_PCI_TOP/U516/S (FADDX1_RVT)                      0.1262   1.0000            0.5794 &   4.4881 r
  I_PCI_TOP/n455 (net)         2   1.8784 
  I_PCI_TOP/U518/A2 (NOR2X1_RVT)            0.0069   0.1262   1.0000   0.0048   0.0048 &   4.4929 r
  I_PCI_TOP/U518/Y (NOR2X1_RVT)                      0.0626   1.0000            0.2356 &   4.7285 f
  I_PCI_TOP/n482 (net)         2   1.3354 
  I_PCI_TOP/U519/A (INVX0_HVT)              0.0000   0.0626   1.0000   0.0000   0.0000 &   4.7285 f
  I_PCI_TOP/U519/Y (INVX0_HVT)                       0.0800   1.0000            0.0889 &   4.8175 r
  I_PCI_TOP/n459 (net)         1   0.5525 
  I_PCI_TOP/U520/A2 (NAND2X0_LVT)           0.0000   0.0800   1.0000   0.0000   0.0000 &   4.8175 r
  I_PCI_TOP/U520/Y (NAND2X0_LVT)                     0.1056   1.0000            0.0631 &   4.8806 f
  I_PCI_TOP/n467 (net)         1   1.0547 
  I_PCI_TOP/U7140/A1 (XOR2X1_RVT)           0.0000   0.1056   1.0000   0.0000   0.0000 &   4.8806 f
  I_PCI_TOP/U7140/Y (XOR2X1_RVT)                     0.1175   1.0000            0.3457 &   5.2262 r
  I_PCI_TOP/n547 (net)         2   1.5416 
  I_PCI_TOP/U524/A2 (NOR2X0_RVT)            0.0000   0.1175   1.0000   0.0000   0.0000 &   5.2262 r
  I_PCI_TOP/U524/Y (NOR2X0_RVT)                      0.0763   1.0000            0.2428 &   5.4691 f
  I_PCI_TOP/n10312 (net)       3   2.4178 
  I_PCI_TOP/U7141/A1 (OR2X1_RVT)            0.0039   0.0763   1.0000   0.0027   0.0027 &   5.4718 f
  I_PCI_TOP/U7141/Y (OR2X1_RVT)                      0.0746   1.0000            0.2313 &   5.7030 f
  I_PCI_TOP/n681 (net)         2   1.2786 
  I_PCI_TOP/ctmTdsLR_1_2876/A1 (OA221X1_LVT)
                                            0.0000   0.0746   1.0000   0.0000   0.0000 &   5.7031 f
  I_PCI_TOP/ctmTdsLR_1_2876/Y (OA221X1_LVT)          0.0759   1.0000            0.2232 &   5.9263 f
  I_PCI_TOP/n10269 (net)       2   1.3514 
  I_PCI_TOP/ctmTdsLR_1_3090/A2 (OA221X1_RVT)
                                            0.0024   0.0759   1.0000   0.0017   0.0017 &   5.9279 f
  I_PCI_TOP/ctmTdsLR_1_3090/Y (OA221X1_RVT)          0.1751   1.0000            0.4688 &   6.3968 f
  I_PCI_TOP/n10800 (net)       4   3.6131 
  I_PCI_TOP/ctmTdsLR_1_4303/A3 (AO221X1_LVT)
                                            0.0000   0.1751   1.0000   0.0000   0.0000 &   6.3968 f
  I_PCI_TOP/ctmTdsLR_1_4303/Y (AO221X1_LVT)          0.0725   1.0000            0.2603 &   6.6571 f
  I_PCI_TOP/ZINV_495_12 (net)
                               2   3.3359 
  I_PCI_TOP/ZINV_388_inst_2681/A (INVX2_LVT)
                                            0.0000   0.0725   1.0000   0.0000   0.0000 &   6.6571 f
  I_PCI_TOP/ZINV_388_inst_2681/Y (INVX2_LVT)         0.0825   1.0000            0.0911 &   6.7482 r
  I_PCI_TOP/ZINV_388_12 (net)
                               9   8.4125 
  I_PCI_TOP/ctmTdsLR_1_4582/A (INVX0_LVT)   0.0000   0.0825   1.0000   0.0000   0.0004 &   6.7487 r
  I_PCI_TOP/ctmTdsLR_1_4582/Y (INVX0_LVT)            0.0412   1.0000            0.0317 &   6.7804 f
  I_PCI_TOP/tmp_net778 (net)   1   0.6109 
  I_PCI_TOP/ctmTdsLR_2_4583/A1 (NAND3X0_RVT)
                                            0.0000   0.0412   1.0000   0.0000   0.0000 &   6.7804 f
  I_PCI_TOP/ctmTdsLR_2_4583/Y (NAND3X0_RVT)          0.1216   1.0000            0.0861 &   6.8665 r
  I_PCI_TOP/tmp_net780 (net)   1   0.8390 
  I_PCI_TOP/ctmTdsLR_6_4587/A1 (NAND3X0_RVT)
                                            0.0000   0.1216   1.0000   0.0000   0.0000 &   6.8665 r
  I_PCI_TOP/ctmTdsLR_6_4587/Y (NAND3X0_RVT)          0.1907   1.0000            0.1805 &   7.0470 f
  I_PCI_TOP/n11419 (net)       1   1.6121 
  I_PCI_TOP/U10901/A1 (XNOR2X1_RVT)         0.0000   0.1907   1.0000   0.0000   0.0000 &   7.0470 f
  I_PCI_TOP/U10901/Y (XNOR2X1_RVT)                   0.1285   1.0000            0.4226 &   7.4696 f
  I_PCI_TOP/I_PCI_CORE_N557 (net)
                               1   1.6936 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__28_/D (SDFFARX1_RVT)
                                            0.0230   0.1285   1.0000   0.0165   0.0165 &   7.4861 f
  data arrival time                                                                        7.4861

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6109     8.1109
  clock reconvergence pessimism                                                 0.0567     8.1676
  clock uncertainty                                                            -0.1000     8.0676
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__28_/CLK (SDFFARX1_RVT)                            8.0676 r
  library setup time                                          1.0000           -0.6538     7.4138
  data required time                                                                       7.4138
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4138
  data arrival time                                                                       -7.4861
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0723


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_17
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_RW (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0763     1.0763
  I_SDRAM_TOP/I_SDRAM_IF/R_17/CLK (SDFFASX1_HVT)     0.1152                     0.0000     1.0763 r
  I_SDRAM_TOP/I_SDRAM_IF/R_17/Q (SDFFASX1_HVT)       0.2208   1.0000            1.4092 &   2.4855 f
  I_SDRAM_TOP/I_SDRAM_IF/n118 (net)
                               2   2.3198 
  I_SDRAM_TOP/I_SDRAM_IF/U458/A0 (HADDX1_HVT)
                                            0.0188   0.2208   1.0000   0.0130   0.0130 &   2.4985 f
  I_SDRAM_TOP/I_SDRAM_IF/U458/SO (HADDX1_HVT)        0.3502   1.0000            0.9124 &   3.4109 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_RW (net)
                               1   4.3648 
  HFSBUF_4_125/A (NBUFFX4_HVT)              0.0149   0.3502   1.0000   0.0103   0.0104 &   3.4213 f
  HFSBUF_4_125/Y (NBUFFX4_HVT)                       0.3110   1.0000            0.5896 &   4.0109 f
  sd_RW (net)                  1  20.2279 
  sd_RW (out)                               0.0000   0.3118   1.0000   0.0000   0.0035 &   4.0144 f
  data arrival time                                                                        4.0144

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -4.0144
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0702


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__29_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_6999_5539/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6919     0.6919
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_/CLK (SDFFARX1_HVT)
                                                     0.1092                     0.0000     0.6919 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_/QN (SDFFARX1_HVT)
                                                     0.3948   1.0000            0.9936 &   1.6856 r
  I_PCI_TOP/mult_x_32_n822 (net)
                               3   3.4421 
  I_PCI_TOP/U194/A1 (NOR2X0_RVT)            0.0786   0.3948   1.0000   0.0557   0.0557 &   1.7413 r
  I_PCI_TOP/U194/Y (NOR2X0_RVT)                      0.0713   1.0000            0.3890 &   2.1303 f
  I_PCI_TOP/n113 (net)         2   1.7526 
  I_PCI_TOP/U199/A1 (NAND2X0_RVT)           0.0000   0.0713   1.0000   0.0000   0.0000 &   2.1303 f
  I_PCI_TOP/U199/Y (NAND2X0_RVT)                     0.4429   1.0000            0.2839 &   2.4142 r
  I_PCI_TOP/n262 (net)         2   4.3382 
  I_PCI_TOP/ctmTdsLR_2_2821/S1 (MUX41X1_RVT)
                                            0.0199   0.4429   1.0000   0.0138   0.0138 &   2.4280 r
  I_PCI_TOP/ctmTdsLR_2_2821/Y (MUX41X1_RVT)          0.1855   1.0000            0.7574 &   3.1854 f
  I_PCI_TOP/n264 (net)         2   1.9426 
  I_PCI_TOP/U346/A (INVX1_LVT)              0.0132   0.1855   1.0000   0.0091   0.0091 &   3.1945 f
  I_PCI_TOP/U346/Y (INVX1_LVT)                       0.1045   1.0000            0.1351 &   3.3296 r
  I_PCI_TOP/n382 (net)         2   2.3910 
  I_PCI_TOP/U7138/A1 (XOR3X2_RVT)           0.0052   0.1045   1.0000   0.0036   0.0036 &   3.3332 r
  I_PCI_TOP/U7138/Y (XOR3X2_RVT)                     0.1695   1.0000            0.5709 &   3.9041 f
  I_PCI_TOP/n452 (net)         1   5.3746 
  I_PCI_TOP/U516/CI (FADDX1_RVT)            0.0063   0.1695   1.0000   0.0044   0.0046 &   3.9087 f
  I_PCI_TOP/U516/S (FADDX1_RVT)                      0.1262   1.0000            0.5794 &   4.4881 r
  I_PCI_TOP/n455 (net)         2   1.8784 
  I_PCI_TOP/U518/A2 (NOR2X1_RVT)            0.0069   0.1262   1.0000   0.0048   0.0048 &   4.4929 r
  I_PCI_TOP/U518/Y (NOR2X1_RVT)                      0.0626   1.0000            0.2356 &   4.7285 f
  I_PCI_TOP/n482 (net)         2   1.3354 
  I_PCI_TOP/U519/A (INVX0_HVT)              0.0000   0.0626   1.0000   0.0000   0.0000 &   4.7285 f
  I_PCI_TOP/U519/Y (INVX0_HVT)                       0.0800   1.0000            0.0889 &   4.8175 r
  I_PCI_TOP/n459 (net)         1   0.5525 
  I_PCI_TOP/U520/A2 (NAND2X0_LVT)           0.0000   0.0800   1.0000   0.0000   0.0000 &   4.8175 r
  I_PCI_TOP/U520/Y (NAND2X0_LVT)                     0.1056   1.0000            0.0631 &   4.8806 f
  I_PCI_TOP/n467 (net)         1   1.0547 
  I_PCI_TOP/U7140/A1 (XOR2X1_RVT)           0.0000   0.1056   1.0000   0.0000   0.0000 &   4.8806 f
  I_PCI_TOP/U7140/Y (XOR2X1_RVT)                     0.1175   1.0000            0.3457 &   5.2262 r
  I_PCI_TOP/n547 (net)         2   1.5416 
  I_PCI_TOP/U524/A2 (NOR2X0_RVT)            0.0000   0.1175   1.0000   0.0000   0.0000 &   5.2262 r
  I_PCI_TOP/U524/Y (NOR2X0_RVT)                      0.0763   1.0000            0.2428 &   5.4691 f
  I_PCI_TOP/n10312 (net)       3   2.4178 
  I_PCI_TOP/U7141/A1 (OR2X1_RVT)            0.0039   0.0763   1.0000   0.0027   0.0027 &   5.4718 f
  I_PCI_TOP/U7141/Y (OR2X1_RVT)                      0.0746   1.0000            0.2313 &   5.7030 f
  I_PCI_TOP/n681 (net)         2   1.2786 
  I_PCI_TOP/ctmTdsLR_1_2876/A1 (OA221X1_LVT)
                                            0.0000   0.0746   1.0000   0.0000   0.0000 &   5.7031 f
  I_PCI_TOP/ctmTdsLR_1_2876/Y (OA221X1_LVT)          0.0759   1.0000            0.2232 &   5.9263 f
  I_PCI_TOP/n10269 (net)       2   1.3514 
  I_PCI_TOP/ctmTdsLR_1_3090/A2 (OA221X1_RVT)
                                            0.0024   0.0759   1.0000   0.0017   0.0017 &   5.9279 f
  I_PCI_TOP/ctmTdsLR_1_3090/Y (OA221X1_RVT)          0.1751   1.0000            0.4688 &   6.3968 f
  I_PCI_TOP/n10800 (net)       4   3.6131 
  I_PCI_TOP/ctmTdsLR_1_4303/A3 (AO221X1_LVT)
                                            0.0000   0.1751   1.0000   0.0000   0.0000 &   6.3968 f
  I_PCI_TOP/ctmTdsLR_1_4303/Y (AO221X1_LVT)          0.0725   1.0000            0.2603 &   6.6571 f
  I_PCI_TOP/ZINV_495_12 (net)
                               2   3.3359 
  I_PCI_TOP/ZINV_388_inst_2681/A (INVX2_LVT)
                                            0.0000   0.0725   1.0000   0.0000   0.0000 &   6.6571 f
  I_PCI_TOP/ZINV_388_inst_2681/Y (INVX2_LVT)         0.0825   1.0000            0.0911 &   6.7482 r
  I_PCI_TOP/ZINV_388_12 (net)
                               9   8.4125 
  I_PCI_TOP/ctmTdsLR_1_4574/A (INVX0_RVT)   0.0000   0.0825   1.0000   0.0000   0.0004 &   6.7487 r
  I_PCI_TOP/ctmTdsLR_1_4574/Y (INVX0_RVT)            0.0476   1.0000            0.0644 &   6.8130 f
  I_PCI_TOP/tmp_net772 (net)   1   0.6598 
  I_PCI_TOP/ctmTdsLR_2_4575/A1 (NAND3X0_RVT)
                                            0.0000   0.0476   1.0000   0.0000   0.0000 &   6.8130 f
  I_PCI_TOP/ctmTdsLR_2_4575/Y (NAND3X0_RVT)          0.1240   1.0000            0.0921 &   6.9052 r
  I_PCI_TOP/tmp_net773 (net)   1   0.8866 
  I_PCI_TOP/ctmTdsLR_4_4577/A1 (NAND3X0_RVT)
                                            0.0000   0.1240   1.0000   0.0000   0.0000 &   6.9052 r
  I_PCI_TOP/ctmTdsLR_4_4577/Y (NAND3X0_RVT)          0.1708   1.0000            0.1618 &   7.0669 f
  I_PCI_TOP/n11390 (net)       1   1.1956 
  I_PCI_TOP/U10881/A1 (XNOR2X1_RVT)         0.0000   0.1708   1.0000   0.0000   0.0000 &   7.0669 f
  I_PCI_TOP/U10881/Y (XNOR2X1_RVT)                   0.1382   1.0000            0.4297 &   7.4966 f
  I_PCI_TOP/I_PCI_CORE_N558 (net)
                               1   2.5329 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__29_/D (SDFFARX1_RVT)
                                            0.0000   0.1382   1.0000   0.0000   0.0001 &   7.4967 f
  data arrival time                                                                        7.4967

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6190     8.1190
  clock reconvergence pessimism                                                 0.0567     8.1757
  clock uncertainty                                                            -0.1000     8.0757
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__29_/CLK (SDFFARX1_RVT)                            8.0757 r
  library setup time                                          1.0000           -0.6493     7.4265
  data required time                                                                       7.4265
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4265
  data arrival time                                                                       -7.4967
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0702


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__31_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_6999_5539/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6848     0.6848
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_/CLK (SDFFARX1_HVT)
                                                     0.0898                     0.0000     0.6848 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_/QN (SDFFARX1_HVT)
                                                     0.3552   1.0000            0.9361 &   1.6209 r
  I_PCI_TOP/mult_x_31_n799 (net)
                               2   2.2872 
  I_PCI_TOP/U1545/A (NBUFFX4_RVT)           0.0500   0.3552   1.0000   0.0357   0.0357 &   1.6566 r
  I_PCI_TOP/U1545/Y (NBUFFX4_RVT)                    0.2317   1.0000            0.3779 &   2.0346 r
  I_PCI_TOP/n12304 (net)      15  26.3678 
  I_PCI_TOP/U6653/A2 (NOR2X1_RVT)           0.0070   0.2318   1.0000   0.0049   0.0090 &   2.0435 r
  I_PCI_TOP/U6653/Y (NOR2X1_RVT)                     0.0963   1.0000            0.3230 &   2.3665 f
  I_PCI_TOP/n6845 (net)        2   3.8336 
  I_PCI_TOP/U6655/A2 (XOR3X2_RVT)           0.0000   0.0963   1.0000   0.0000   0.0000 &   2.3665 f
  I_PCI_TOP/U6655/Y (XOR3X2_RVT)                     0.1279   1.0000            0.5446 &   2.9111 r
  I_PCI_TOP/n6854 (net)        1   2.5635 
  I_PCI_TOP/U6926/CI (FADDX1_RVT)           0.0153   0.1279   1.0000   0.0106   0.0106 &   2.9217 r
  I_PCI_TOP/U6926/S (FADDX1_RVT)                     0.1708   1.0000            0.5106 &   3.4324 f
  I_PCI_TOP/n6892 (net)        2   4.1529 
  I_PCI_TOP/U6947/A (FADDX1_RVT)            0.0122   0.1708   1.0000   0.0085   0.0085 &   3.4409 f
  I_PCI_TOP/U6947/CO (FADDX1_RVT)                    0.1429   1.0000            0.4290 &   3.8699 f
  I_PCI_TOP/n6935 (net)        1   2.4188 
  I_PCI_TOP/U6978/A (FADDX1_RVT)            0.0046   0.1429   1.0000   0.0032   0.0032 &   3.8731 f
  I_PCI_TOP/U6978/CO (FADDX1_RVT)                    0.1412   1.0000            0.4054 &   4.2785 f
  I_PCI_TOP/n6942 (net)        1   2.3130 
  I_PCI_TOP/U6984/B (FADDX1_RVT)            0.0000   0.1412   1.0000   0.0000   0.0000 &   4.2785 f
  I_PCI_TOP/U6984/CO (FADDX1_RVT)                    0.1205   1.0000            0.3305 &   4.6090 f
  I_PCI_TOP/n6903 (net)        1   1.0876 
  I_PCI_TOP/U6953/A (INVX0_RVT)             0.0000   0.1205   1.0000   0.0000   0.0000 &   4.6090 f
  I_PCI_TOP/U6953/Y (INVX0_RVT)                      0.1126   1.0000            0.1441 &   4.7531 r
  I_PCI_TOP/n7494 (net)        2   1.7065 
  I_PCI_TOP/U6954/A2 (NOR2X1_HVT)           0.0000   0.1126   1.0000   0.0000   0.0000 &   4.7531 r
  I_PCI_TOP/U6954/Y (NOR2X1_HVT)                     0.2139   1.0000            0.4847 &   5.2377 f
  I_PCI_TOP/n10508 (net)       3   3.4350 
  I_PCI_TOP/U6955/A (INVX0_LVT)             0.0282   0.2139   1.0000   0.0193   0.0193 &   5.2571 f
  I_PCI_TOP/U6955/Y (INVX0_LVT)                      0.1108   1.0000            0.1453 &   5.4023 r
  I_PCI_TOP/n10363 (net)       2   1.3108 
  I_PCI_TOP/U6975/A1 (NAND2X0_RVT)          0.0000   0.1108   1.0000   0.0000   0.0000 &   5.4023 r
  I_PCI_TOP/U6975/Y (NAND2X0_RVT)                    0.1344   1.0000            0.1392 &   5.5415 f
  I_PCI_TOP/n7492 (net)        2   1.6747 
  I_PCI_TOP/ctmTdsLR_2_3300/A3 (OAI221X1_RVT)
                                            0.0000   0.1344   1.0000   0.0000   0.0000 &   5.5416 f
  I_PCI_TOP/ctmTdsLR_2_3300/Y (OAI221X1_RVT)         0.0730   1.0000            0.4948 &   6.0364 r
  I_PCI_TOP/tmp_net222 (net)   1   0.6720 
  I_PCI_TOP/ctmTdsLR_3_3301/A3 (AOI21X1_RVT)
                                            0.0000   0.0730   1.0000   0.0000   0.0000 &   6.0364 r
  I_PCI_TOP/ctmTdsLR_3_3301/Y (AOI21X1_RVT)          0.0623   1.0000            0.1982 &   6.2346 f
  I_PCI_TOP/n10375 (net)       2   1.5318 
  I_PCI_TOP/ctmTdsLR_1_3624/A2 (OA221X1_RVT)
                                            0.0000   0.0623   1.0000   0.0000   0.0000 &   6.2346 f
  I_PCI_TOP/ctmTdsLR_1_3624/Y (OA221X1_RVT)          0.1399   1.0000            0.4015 &   6.6361 f
  I_PCI_TOP/tmp_net342 (net)   1   0.9126 
  I_PCI_TOP/ctmTdsLR_2_3795/A3 (NAND3X0_LVT)
                                            0.0159   0.1399   1.0000   0.0110   0.0110 &   6.6471 f
  I_PCI_TOP/ctmTdsLR_2_3795/Y (NAND3X0_LVT)          0.1276   1.0000            0.1607 &   6.8077 r
  I_PCI_TOP/n10516 (net)       2   2.4778 
  I_PCI_TOP/U10271/A (INVX0_HVT)            0.0000   0.1276   1.0000   0.0000   0.0000 &   6.8078 r
  I_PCI_TOP/U10271/Y (INVX0_HVT)                     0.0821   1.0000            0.1337 &   6.9415 f
  I_PCI_TOP/n10519 (net)       1   0.5881 
  I_PCI_TOP/U10272/A1 (OA21X1_HVT)          0.0000   0.0821   1.0000   0.0000   0.0000 &   6.9415 f
  I_PCI_TOP/U10272/Y (OA21X1_HVT)                    0.1813   1.0000            0.5300 &   7.4714 f
  I_PCI_TOP/I_PCI_CORE_N528 (net)
                               1   0.6942 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__31_/D (SDFFARX1_RVT)
                                            0.0000   0.1813   1.0000   0.0000   0.0000 &   7.4714 f
  data arrival time                                                                        7.4714

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6182     8.1182
  clock reconvergence pessimism                                                 0.0567     8.1749
  clock uncertainty                                                            -0.1000     8.0749
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__31_/CLK (SDFFARX1_RVT)                            8.0749 r
  library setup time                                          1.0000           -0.6721     7.4028
  data required time                                                                       7.4028
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4028
  data arrival time                                                                       -7.4714
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0686


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/R_18
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8549_5620/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0748     1.0748
  I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK (DFFX2_RVT)
                                                     0.1150                     0.0000     1.0748 r
  I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/QN (DFFX2_RVT)
                                                     0.2478   1.0000            0.5277 &   1.6025 r
  I_SDRAM_TOP/I_SDRAM_IF/n17218 (net)
                               8  11.6261 
  I_SDRAM_TOP/I_SDRAM_IF/U13/A2 (NAND2X0_HVT)
                                            0.0000   0.2478   1.0000   0.0000   0.0012 &   1.6037 r
  I_SDRAM_TOP/I_SDRAM_IF/U13/Y (NAND2X0_HVT)         0.3947   1.0000            0.4686 &   2.0723 f
  I_SDRAM_TOP/I_SDRAM_IF/n5694 (net)
                               2   1.8358 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_2688/A2 (OAI221X2_RVT)
                                            0.0725   0.3947   1.0000   0.0510   0.0510 &   2.1233 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_2688/Y (OAI221X2_RVT)
                                                     0.0941   1.0000            0.6689 &   2.7922 r
  I_SDRAM_TOP/I_SDRAM_IF/n45 (net)
                               2   2.7017 
  I_SDRAM_TOP/I_SDRAM_IF/U20/A (INVX2_RVT)
                                            0.0000   0.0941   1.0000   0.0000   0.0000 &   2.7922 r
  I_SDRAM_TOP/I_SDRAM_IF/U20/Y (INVX2_RVT)           0.0625   1.0000            0.0798 &   2.8720 f
  I_SDRAM_TOP/I_SDRAM_IF/n4470 (net)
                               4   3.7131 
  I_SDRAM_TOP/I_SDRAM_IF/U55/A1 (XOR2X2_RVT)
                                            0.0000   0.0625   1.0000   0.0000   0.0000 &   2.8720 f
  I_SDRAM_TOP/I_SDRAM_IF/U55/Y (XOR2X2_RVT)          0.1128   1.0000            0.2929 &   3.1650 r
  I_SDRAM_TOP/I_SDRAM_IF/n78 (net)
                               3   2.9576 
  I_SDRAM_TOP/I_SDRAM_IF/U106/A2 (AND2X1_RVT)
                                            0.0000   0.1128   1.0000   0.0000   0.0000 &   3.1650 r
  I_SDRAM_TOP/I_SDRAM_IF/U106/Y (AND2X1_RVT)         0.1560   1.0000            0.2393 &   3.4043 r
  I_SDRAM_TOP/I_SDRAM_IF/n4513 (net)
                               3   4.3243 
  I_SDRAM_TOP/I_SDRAM_IF/U479/A2 (OA21X1_HVT)
                                            0.0142   0.1560   1.0000   0.0098   0.0098 &   3.4141 r
  I_SDRAM_TOP/I_SDRAM_IF/U479/Y (OA21X1_HVT)         0.2384   1.0000            0.5396 &   3.9537 r
  I_SDRAM_TOP/I_SDRAM_IF/n17278 (net)
                               2   2.1769 
  I_SDRAM_TOP/I_SDRAM_IF/U7132/A2 (NOR2X1_HVT)
                                            0.0324   0.2384   1.0000   0.0228   0.0228 &   3.9765 r
  I_SDRAM_TOP/I_SDRAM_IF/U7132/Y (NOR2X1_HVT)        0.1323   1.0000            0.5242 &   4.5007 f
  I_SDRAM_TOP/I_SDRAM_IF/n5735 (net)
                               1   1.0330 
  I_SDRAM_TOP/I_SDRAM_IF/R_18/D (SDFFASX1_RVT)
                                            0.0093   0.1323   1.0000   0.0065   0.0065 &   4.5072 f
  data arrival time                                                                        4.5072

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9809     5.0809
  clock reconvergence pessimism                                                 0.0918     5.1727
  clock uncertainty                                                            -0.1000     5.0727
  I_SDRAM_TOP/I_SDRAM_IF/R_18/CLK (SDFFASX1_RVT)                                           5.0727 r
  library setup time                                          1.0000           -0.6325     4.4402
  data required time                                                                       4.4402
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4402
  data arrival time                                                                       -4.5072
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0669


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__23_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_6999_5539/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6848     0.6848
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_/CLK (SDFFARX1_HVT)
                                                     0.0898                     0.0000     0.6848 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_/QN (SDFFARX1_HVT)
                                                     0.3552   1.0000            0.9361 &   1.6209 r
  I_PCI_TOP/mult_x_31_n799 (net)
                               2   2.2872 
  I_PCI_TOP/U1545/A (NBUFFX4_RVT)           0.0500   0.3552   1.0000   0.0357   0.0357 &   1.6566 r
  I_PCI_TOP/U1545/Y (NBUFFX4_RVT)                    0.2317   1.0000            0.3779 &   2.0346 r
  I_PCI_TOP/n12304 (net)      15  26.3678 
  I_PCI_TOP/U7014/A2 (NOR2X1_HVT)           0.0070   0.2317   1.0000   0.0049   0.0054 &   2.0399 r
  I_PCI_TOP/U7014/Y (NOR2X1_HVT)                     0.1749   1.0000            0.5510 &   2.5909 f
  I_PCI_TOP/n6991 (net)        1   2.3343 
  I_PCI_TOP/U7027/B (FADDX1_RVT)            0.0116   0.1749   1.0000   0.0081   0.0081 &   2.5990 f
  I_PCI_TOP/U7027/S (FADDX1_RVT)                     0.1739   1.0000            0.5400 &   3.1390 f
  I_PCI_TOP/n7383 (net)        2   4.4270 
  I_PCI_TOP/U7018/A (FADDX1_RVT)            0.0165   0.1739   1.0000   0.0114   0.0115 &   3.1505 f
  I_PCI_TOP/U7018/CO (FADDX1_RVT)                    0.1483   1.0000            0.4383 &   3.5887 f
  I_PCI_TOP/n7422 (net)        1   2.7958 
  I_PCI_TOP/U7411/CI (FADDX1_RVT)           0.0164   0.1483   1.0000   0.0113   0.0114 &   3.6001 f
  I_PCI_TOP/U7411/CO (FADDX1_RVT)                    0.1439   1.0000            0.3803 &   3.9804 f
  I_PCI_TOP/n7436 (net)        1   2.5001 
  I_PCI_TOP/U7420/B (FADDX1_RVT)            0.0000   0.1439   1.0000   0.0000   0.0000 &   3.9804 f
  I_PCI_TOP/U7420/CO (FADDX1_RVT)                    0.1425   1.0000            0.3617 &   4.3421 f
  I_PCI_TOP/n7019 (net)        1   2.3981 
  I_PCI_TOP/U7047/B (FADDX1_RVT)            0.0000   0.1425   1.0000   0.0000   0.0000 &   4.3421 f
  I_PCI_TOP/U7047/S (FADDX1_RVT)                     0.1287   1.0000            0.5496 &   4.8917 r
  I_PCI_TOP/n7450 (net)        1   2.0024 
  I_PCI_TOP/U7427/B (FADDX1_RVT)            0.0000   0.1287   1.0000   0.0000   0.0000 &   4.8917 r
  I_PCI_TOP/U7427/CO (FADDX1_RVT)                    0.1470   1.0000            0.3237 &   5.2154 r
  I_PCI_TOP/n7045 (net)        1   2.2577 
  I_PCI_TOP/U7066/A (INVX0_HVT)             0.0000   0.1470   1.0000   0.0000   0.0000 &   5.2155 r
  I_PCI_TOP/U7066/Y (INVX0_HVT)                      0.1802   1.0000            0.2024 &   5.4179 f
  I_PCI_TOP/n7475 (net)        2   2.3020 
  I_PCI_TOP/U7067/A2 (NOR2X0_RVT)           0.0153   0.1802   1.0000   0.0106   0.0106 &   5.4285 f
  I_PCI_TOP/U7067/Y (NOR2X0_RVT)                     0.0863   1.0000            0.3256 &   5.7541 r
  I_PCI_TOP/n10396 (net)       2   1.8790 
  I_PCI_TOP/U7068/A (INVX1_HVT)             0.0000   0.0863   1.0000   0.0000   0.0000 &   5.7542 r
  I_PCI_TOP/U7068/Y (INVX1_HVT)                      0.1192   1.0000            0.1266 &   5.8807 f
  I_PCI_TOP/n10383 (net)       3   1.9854 
  I_PCI_TOP/U7086/A1 (NAND2X0_RVT)          0.0145   0.1192   1.0000   0.0098   0.0098 &   5.8905 f
  I_PCI_TOP/U7086/Y (NAND2X0_RVT)                    0.3147   1.0000            0.2531 &   6.1436 r
  I_PCI_TOP/n10354 (net)       3   2.8530 
  I_PCI_TOP/U10159/A (INVX0_HVT)            0.0000   0.3147   1.0000   0.0000   0.0000 &   6.1437 r
  I_PCI_TOP/U10159/Y (INVX0_HVT)                     0.2045   1.0000            0.3112 &   6.4548 f
  I_PCI_TOP/n10389 (net)       3   1.9797 
  I_PCI_TOP/U10173/A1 (NAND2X0_RVT)         0.0000   0.2045   1.0000   0.0000   0.0000 &   6.4548 f
  I_PCI_TOP/U10173/Y (NAND2X0_RVT)                   0.2355   1.0000            0.2766 &   6.7315 r
  I_PCI_TOP/n10494 (net)       2   1.9348 
  I_PCI_TOP/ctmTdsLR_3_3979/A1 (OA221X1_RVT)
                                            0.0283   0.2355   1.0000   0.0196   0.0196 &   6.7511 r
  I_PCI_TOP/ctmTdsLR_3_3979/Y (OA221X1_RVT)          0.1353   1.0000            0.4065 &   7.1576 r
  I_PCI_TOP/n10503 (net)       2   2.3762 
  I_PCI_TOP/ctmTdsLR_3_6412/A1 (NAND2X0_RVT)
                                            0.0068   0.1353   1.0000   0.0047   0.0047 &   7.1623 r
  I_PCI_TOP/ctmTdsLR_3_6412/Y (NAND2X0_RVT)          0.0900   1.0000            0.1098 &   7.2721 f
  I_PCI_TOP/tmp_net1091 (net)
                               1   0.5496 
  I_PCI_TOP/ctmTdsLR_1_6410/A3 (OA21X1_RVT)
                                            0.0000   0.0900   1.0000   0.0000   0.0000 &   7.2721 f
  I_PCI_TOP/ctmTdsLR_1_6410/Y (OA21X1_RVT)           0.1066   1.0000            0.2344 &   7.5065 f
  I_PCI_TOP/I_PCI_CORE_N520 (net)
                               1   2.1087 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__23_/D (SDFFARX1_RVT)
                                            0.0019   0.1066   1.0000   0.0013   0.0014 &   7.5079 f
  data arrival time                                                                        7.5079

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6181     8.1181
  clock reconvergence pessimism                                                 0.0567     8.1748
  clock uncertainty                                                            -0.1000     8.0748
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__23_/CLK (SDFFARX1_RVT)                            8.0748 r
  library setup time                                          1.0000           -0.6332     7.4416
  data required time                                                                       7.4416
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4416
  data arrival time                                                                       -7.5079
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0663


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__3_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__22_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_25576_5540/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6925     0.6925
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__3_/CLK (SDFFARX1_RVT)
                                                     0.0775                     0.0000     0.6925 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__3_/QN (SDFFARX1_RVT)
                                                     0.1804   1.0000            0.4157 &   1.1081 f
  I_PCI_TOP/mult_x_26_n808 (net)
                               2   3.5805 
  I_PCI_TOP/U8997/A (NBUFFX4_RVT)           0.0065   0.1804   1.0000   0.0045   0.0046 &   1.1127 f
  I_PCI_TOP/U8997/Y (NBUFFX4_RVT)                    0.1312   1.0000            0.2882 &   1.4008 f
  I_PCI_TOP/n12309 (net)      15  20.6110 
  I_PCI_TOP/U5570/A1 (OR2X1_HVT)            0.0000   0.1314   1.0000   0.0000   0.0004 &   1.4012 f
  I_PCI_TOP/U5570/Y (OR2X1_HVT)                      0.2391   1.0000            0.5248 &   1.9260 f
  I_PCI_TOP/n5587 (net)        3   3.6689 
  I_PCI_TOP/ctmTdsLR_1_2764_roptpi_6830/A2 (OAI22X1_RVT)
                                            0.0000   0.2391   1.0000   0.0000   0.0000 &   1.9261 f
  I_PCI_TOP/ctmTdsLR_1_2764_roptpi_6830/Y (OAI22X1_RVT)
                                                     0.0633   1.0000            0.4374 &   2.3635 r
  I_PCI_TOP/tmp_net41 (net)    1   0.7971 
  I_PCI_TOP/ctmTdsLR_1_6797/A2 (AND2X1_RVT)
                                            0.0000   0.0633   1.0000   0.0000   0.0000 &   2.3635 r
  I_PCI_TOP/ctmTdsLR_1_6797/Y (AND2X1_RVT)           0.1356   1.0000            0.1978 &   2.5612 r
  I_PCI_TOP/n5584 (net)        3   3.5227 
  I_PCI_TOP/ctmTdsLR_1_3189/A4 (AO222X1_RVT)
                                            0.0000   0.1356   1.0000   0.0000   0.0000 &   2.5613 r
  I_PCI_TOP/ctmTdsLR_1_3189/Y (AO222X1_RVT)          0.1719   1.0000            0.3694 &   2.9306 r
  I_PCI_TOP/n5602 (net)        3   3.1435 
  I_PCI_TOP/ctmTdsLR_1_3419/A1 (XOR3X2_RVT)
                                            0.0104   0.1719   1.0000   0.0072   0.0072 &   2.9379 r
  I_PCI_TOP/ctmTdsLR_1_3419/Y (XOR3X2_RVT)           0.1465   1.0000            0.5752 &   3.5131 f
  I_PCI_TOP/n5596 (net)        2   1.6772 
  I_PCI_TOP/U2402/A2 (OR2X1_RVT)            0.0000   0.1465   1.0000   0.0000   0.0000 &   3.5131 f
  I_PCI_TOP/U2402/Y (OR2X1_RVT)                      0.0770   1.0000            0.2418 &   3.7549 f
  I_PCI_TOP/n11802 (net)       2   1.4045 
  I_PCI_TOP/U5625/A (INVX0_RVT)             0.0000   0.0770   1.0000   0.0000   0.0000 &   3.7549 f
  I_PCI_TOP/U5625/Y (INVX0_RVT)                      0.0656   1.0000            0.0894 &   3.8443 r
  I_PCI_TOP/n5600 (net)        1   0.7605 
  I_PCI_TOP/U5629/A2 (OA21X1_RVT)           0.0028   0.0656   1.0000   0.0019   0.0019 &   3.8462 r
  I_PCI_TOP/U5629/Y (OA21X1_RVT)                     0.1133   1.0000            0.2090 &   4.0552 r
  I_PCI_TOP/n9919 (net)        2   2.2021 
  I_PCI_TOP/U5637/A1 (OA21X1_RVT)           0.0069   0.1133   1.0000   0.0048   0.0048 &   4.0600 r
  I_PCI_TOP/U5637/Y (OA21X1_RVT)                     0.1200   1.0000            0.2515 &   4.3115 r
  I_PCI_TOP/n9904 (net)        3   2.3557 
  I_PCI_TOP/U5641/A2 (OA21X1_RVT)           0.0000   0.1200   1.0000   0.0000   0.0000 &   4.3115 r
  I_PCI_TOP/U5641/Y (OA21X1_RVT)                     0.1135   1.0000            0.2386 &   4.5502 r
  I_PCI_TOP/n9983 (net)        2   2.0340 
  I_PCI_TOP/U5643/A2 (OAI21X2_RVT)          0.0000   0.1135   1.0000   0.0000   0.0000 &   4.5502 r
  I_PCI_TOP/U5643/Y (OAI21X2_RVT)                    0.1075   1.0000            0.3368 &   4.8870 f
  I_PCI_TOP/n10028 (net)       2   1.8071 
  I_PCI_TOP/ctmTdsLR_1_4548/A1 (NAND2X0_LVT)
                                            0.0000   0.1075   1.0000   0.0000   0.0000 &   4.8870 f
  I_PCI_TOP/ctmTdsLR_1_4548/Y (NAND2X0_LVT)          0.0869   1.0000            0.1205 &   5.0075 r
  I_PCI_TOP/tmp_net761 (net)   1   1.0561 
  I_PCI_TOP/ctmTdsLR_2_4549/A1 (AND2X1_RVT)
                                            0.0083   0.0869   1.0000   0.0058   0.0058 &   5.0132 r
  I_PCI_TOP/ctmTdsLR_2_4549/Y (AND2X1_RVT)           0.1313   1.0000            0.1913 &   5.2045 r
  I_PCI_TOP/n10222 (net)       3   3.1122 
  I_PCI_TOP/ctmTdsLR_1_4767/A4 (AO222X1_RVT)
                                            0.0000   0.1313   1.0000   0.0000   0.0000 &   5.2045 r
  I_PCI_TOP/ctmTdsLR_1_4767/Y (AO222X1_RVT)          0.1350   1.0000            0.3386 &   5.5432 r
  I_PCI_TOP/n10277 (net)       2   1.6412 
  I_PCI_TOP/ctmTdsLR_1_3091/A1 (NAND3X0_RVT)
                                            0.0000   0.1350   1.0000   0.0000   0.0000 &   5.5432 r
  I_PCI_TOP/ctmTdsLR_1_3091/Y (NAND3X0_RVT)          0.1322   1.0000            0.1436 &   5.6868 f
  I_PCI_TOP/tmp_net143 (net)   1   0.7254 
  I_PCI_TOP/ctmTdsLR_3_3093/A1 (AND3X1_RVT)
                                            0.0098   0.1322   1.0000   0.0068   0.0068 &   5.6936 f
  I_PCI_TOP/ctmTdsLR_3_3093/Y (AND3X1_RVT)           0.1201   1.0000            0.2808 &   5.9744 f
  I_PCI_TOP/n11964 (net)       3   2.4720 
  I_PCI_TOP/ctmTdsLR_1_3746/A1 (OA222X1_LVT)
                                            0.0000   0.1201   1.0000   0.0000   0.0000 &   5.9744 f
  I_PCI_TOP/ctmTdsLR_1_3746/Y (OA222X1_LVT)          0.1051   1.0000            0.3080 &   6.2823 f
  I_PCI_TOP/n10794 (net)       3   4.9149 
  I_PCI_TOP/U5717/A2 (AOI21X2_RVT)          0.0000   0.1051   1.0000   0.0000   0.0001 &   6.2824 f
  I_PCI_TOP/U5717/Y (AOI21X2_RVT)                    0.1851   1.0000            0.4680 &   6.7504 r
  I_PCI_TOP/n11366 (net)      11  10.5073 
  I_PCI_TOP/ctmTdsLR_1_3998/A (INVX0_LVT)   0.0074   0.1851   1.0000   0.0051   0.0057 &   6.7561 r
  I_PCI_TOP/ctmTdsLR_1_3998/Y (INVX0_LVT)            0.0771   1.0000            0.0382 &   6.7943 f
  I_PCI_TOP/tmp_net518 (net)   1   0.7592 
  I_PCI_TOP/ctmTdsLR_2_3999/A1 (NAND3X0_LVT)
                                            0.0000   0.0771   1.0000   0.0000   0.0000 &   6.7943 f
  I_PCI_TOP/ctmTdsLR_2_3999/Y (NAND3X0_LVT)          0.0970   1.0000            0.0889 &   6.8832 r
  I_PCI_TOP/tmp_net519 (net)   1   1.1530 
  I_PCI_TOP/ctmTdsLR_4_4001/A1 (NAND3X0_RVT)
                                            0.0075   0.0970   1.0000   0.0052   0.0052 &   6.8884 r
  I_PCI_TOP/ctmTdsLR_4_4001/Y (NAND3X0_RVT)          0.1702   1.0000            0.1559 &   7.0443 f
  I_PCI_TOP/n11349 (net)       1   1.2971 
  I_PCI_TOP/U10855/A1 (XNOR2X1_RVT)         0.0000   0.1702   1.0000   0.0000   0.0000 &   7.0443 f
  I_PCI_TOP/U10855/Y (XNOR2X1_RVT)                   0.1336   1.0000            0.4229 &   7.4672 f
  I_PCI_TOP/I_PCI_CORE_N359 (net)
                               1   2.1439 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__22_/D (SDFFARX1_RVT)
                                            0.0000   0.1336   1.0000   0.0000   0.0000 &   7.4672 f
  data arrival time                                                                        7.4672

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6210     8.1210
  clock reconvergence pessimism                                                 0.0468     8.1678
  clock uncertainty                                                            -0.1000     8.0678
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__22_/CLK (SDFFARX1_RVT)                            8.0678 r
  library setup time                                          1.0000           -0.6631     7.4047
  data required time                                                                       7.4047
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4047
  data arrival time                                                                       -7.4672
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0626


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__3_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__13_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_25576_5540/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6925     0.6925
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__3_/CLK (SDFFARX1_RVT)
                                                     0.0775                     0.0000     0.6925 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__3_/QN (SDFFARX1_RVT)
                                                     0.1804   1.0000            0.4157 &   1.1081 f
  I_PCI_TOP/mult_x_26_n808 (net)
                               2   3.5805 
  I_PCI_TOP/U8997/A (NBUFFX4_RVT)           0.0065   0.1804   1.0000   0.0045   0.0046 &   1.1127 f
  I_PCI_TOP/U8997/Y (NBUFFX4_RVT)                    0.1312   1.0000            0.2882 &   1.4008 f
  I_PCI_TOP/n12309 (net)      15  20.6110 
  I_PCI_TOP/U5570/A1 (OR2X1_HVT)            0.0000   0.1314   1.0000   0.0000   0.0004 &   1.4012 f
  I_PCI_TOP/U5570/Y (OR2X1_HVT)                      0.2391   1.0000            0.5248 &   1.9260 f
  I_PCI_TOP/n5587 (net)        3   3.6689 
  I_PCI_TOP/ctmTdsLR_1_2764_roptpi_6830/A2 (OAI22X1_RVT)
                                            0.0000   0.2391   1.0000   0.0000   0.0000 &   1.9261 f
  I_PCI_TOP/ctmTdsLR_1_2764_roptpi_6830/Y (OAI22X1_RVT)
                                                     0.0633   1.0000            0.4374 &   2.3635 r
  I_PCI_TOP/tmp_net41 (net)    1   0.7971 
  I_PCI_TOP/ctmTdsLR_1_6797/A2 (AND2X1_RVT)
                                            0.0000   0.0633   1.0000   0.0000   0.0000 &   2.3635 r
  I_PCI_TOP/ctmTdsLR_1_6797/Y (AND2X1_RVT)           0.1356   1.0000            0.1978 &   2.5612 r
  I_PCI_TOP/n5584 (net)        3   3.5227 
  I_PCI_TOP/ctmTdsLR_1_3189/A4 (AO222X1_RVT)
                                            0.0000   0.1356   1.0000   0.0000   0.0000 &   2.5613 r
  I_PCI_TOP/ctmTdsLR_1_3189/Y (AO222X1_RVT)          0.1719   1.0000            0.3694 &   2.9306 r
  I_PCI_TOP/n5602 (net)        3   3.1435 
  I_PCI_TOP/ctmTdsLR_1_3419/A1 (XOR3X2_RVT)
                                            0.0104   0.1719   1.0000   0.0072   0.0072 &   2.9379 r
  I_PCI_TOP/ctmTdsLR_1_3419/Y (XOR3X2_RVT)           0.1465   1.0000            0.5752 &   3.5131 f
  I_PCI_TOP/n5596 (net)        2   1.6772 
  I_PCI_TOP/U2402/A2 (OR2X1_RVT)            0.0000   0.1465   1.0000   0.0000   0.0000 &   3.5131 f
  I_PCI_TOP/U2402/Y (OR2X1_RVT)                      0.0770   1.0000            0.2418 &   3.7549 f
  I_PCI_TOP/n11802 (net)       2   1.4045 
  I_PCI_TOP/U5625/A (INVX0_RVT)             0.0000   0.0770   1.0000   0.0000   0.0000 &   3.7549 f
  I_PCI_TOP/U5625/Y (INVX0_RVT)                      0.0656   1.0000            0.0894 &   3.8443 r
  I_PCI_TOP/n5600 (net)        1   0.7605 
  I_PCI_TOP/U5629/A2 (OA21X1_RVT)           0.0028   0.0656   1.0000   0.0019   0.0019 &   3.8462 r
  I_PCI_TOP/U5629/Y (OA21X1_RVT)                     0.1133   1.0000            0.2090 &   4.0552 r
  I_PCI_TOP/n9919 (net)        2   2.2021 
  I_PCI_TOP/U5637/A1 (OA21X1_RVT)           0.0069   0.1133   1.0000   0.0048   0.0048 &   4.0600 r
  I_PCI_TOP/U5637/Y (OA21X1_RVT)                     0.1200   1.0000            0.2515 &   4.3115 r
  I_PCI_TOP/n9904 (net)        3   2.3557 
  I_PCI_TOP/U5641/A2 (OA21X1_RVT)           0.0000   0.1200   1.0000   0.0000   0.0000 &   4.3115 r
  I_PCI_TOP/U5641/Y (OA21X1_RVT)                     0.1135   1.0000            0.2386 &   4.5502 r
  I_PCI_TOP/n9983 (net)        2   2.0340 
  I_PCI_TOP/U5643/A2 (OAI21X2_RVT)          0.0000   0.1135   1.0000   0.0000   0.0000 &   4.5502 r
  I_PCI_TOP/U5643/Y (OAI21X2_RVT)                    0.1075   1.0000            0.3368 &   4.8870 f
  I_PCI_TOP/n10028 (net)       2   1.8071 
  I_PCI_TOP/ctmTdsLR_1_4548/A1 (NAND2X0_LVT)
                                            0.0000   0.1075   1.0000   0.0000   0.0000 &   4.8870 f
  I_PCI_TOP/ctmTdsLR_1_4548/Y (NAND2X0_LVT)          0.0869   1.0000            0.1205 &   5.0075 r
  I_PCI_TOP/tmp_net761 (net)   1   1.0561 
  I_PCI_TOP/ctmTdsLR_2_4549/A1 (AND2X1_RVT)
                                            0.0083   0.0869   1.0000   0.0058   0.0058 &   5.0132 r
  I_PCI_TOP/ctmTdsLR_2_4549/Y (AND2X1_RVT)           0.1313   1.0000            0.1913 &   5.2045 r
  I_PCI_TOP/n10222 (net)       3   3.1122 
  I_PCI_TOP/ctmTdsLR_1_4767/A4 (AO222X1_RVT)
                                            0.0000   0.1313   1.0000   0.0000   0.0000 &   5.2045 r
  I_PCI_TOP/ctmTdsLR_1_4767/Y (AO222X1_RVT)          0.1350   1.0000            0.3386 &   5.5432 r
  I_PCI_TOP/n10277 (net)       2   1.6412 
  I_PCI_TOP/U10101/A (INVX0_RVT)            0.0000   0.1350   1.0000   0.0000   0.0000 &   5.5432 r
  I_PCI_TOP/U10101/Y (INVX0_RVT)                     0.1018   1.0000            0.1281 &   5.6713 f
  I_PCI_TOP/n10442 (net)       3   2.7300 
  I_PCI_TOP/ctmTdsLR_1_3103/A (INVX0_HVT)   0.0000   0.1018   1.0000   0.0000   0.0000 &   5.6713 f
  I_PCI_TOP/ctmTdsLR_1_3103/Y (INVX0_HVT)            0.0938   1.0000            0.1240 &   5.7953 r
  I_PCI_TOP/tmp_net149 (net)   1   0.6593 
  I_PCI_TOP/ctmTdsLR_2_3104/A1 (AO21X1_HVT)
                                            0.0041   0.0938   1.0000   0.0028   0.0028 &   5.7981 r
  I_PCI_TOP/ctmTdsLR_2_3104/Y (AO21X1_HVT)           0.2243   1.0000            0.5118 &   6.3100 r
  I_PCI_TOP/n10439 (net)       1   1.4439 
  I_PCI_TOP/U5537/A1 (XOR2X1_HVT)           0.0101   0.2243   1.0000   0.0070   0.0070 &   6.3170 r
  I_PCI_TOP/U5537/Y (XOR2X1_HVT)                     0.3000   1.0000            1.0287 &   7.3456 f
  I_PCI_TOP/n12035 (net)       1   1.7703 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__13_/D (SDFFARX1_RVT)
                                            0.0378   0.3000   1.0000   0.0264   0.0264 &   7.3721 f
  data arrival time                                                                        7.3721

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6212     8.1212
  clock reconvergence pessimism                                                 0.0468     8.1679
  clock uncertainty                                                            -0.1000     8.0679
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__13_/CLK (SDFFARX1_RVT)                            8.0679 r
  library setup time                                          1.0000           -0.7523     7.3157
  data required time                                                                       7.3157
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.3157
  data arrival time                                                                       -7.3721
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0564


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__17_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_6999_5539/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6919     0.6919
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_/CLK (SDFFARX1_HVT)
                                                     0.1092                     0.0000     0.6919 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_/QN (SDFFARX1_HVT)
                                                     0.3948   1.0000            0.9936 &   1.6856 r
  I_PCI_TOP/mult_x_32_n822 (net)
                               3   3.4421 
  I_PCI_TOP/U194/A1 (NOR2X0_RVT)            0.0786   0.3948   1.0000   0.0557   0.0557 &   1.7413 r
  I_PCI_TOP/U194/Y (NOR2X0_RVT)                      0.0713   1.0000            0.3890 &   2.1303 f
  I_PCI_TOP/n113 (net)         2   1.7526 
  I_PCI_TOP/U199/A1 (NAND2X0_RVT)           0.0000   0.0713   1.0000   0.0000   0.0000 &   2.1303 f
  I_PCI_TOP/U199/Y (NAND2X0_RVT)                     0.4429   1.0000            0.2839 &   2.4142 r
  I_PCI_TOP/n262 (net)         2   4.3382 
  I_PCI_TOP/ctmTdsLR_2_2821/S1 (MUX41X1_RVT)
                                            0.0199   0.4429   1.0000   0.0138   0.0138 &   2.4280 r
  I_PCI_TOP/ctmTdsLR_2_2821/Y (MUX41X1_RVT)          0.1855   1.0000            0.7574 &   3.1854 f
  I_PCI_TOP/n264 (net)         2   1.9426 
  I_PCI_TOP/U346/A (INVX1_LVT)              0.0132   0.1855   1.0000   0.0091   0.0091 &   3.1945 f
  I_PCI_TOP/U346/Y (INVX1_LVT)                       0.1045   1.0000            0.1351 &   3.3296 r
  I_PCI_TOP/n382 (net)         2   2.3910 
  I_PCI_TOP/U7138/A1 (XOR3X2_RVT)           0.0052   0.1045   1.0000   0.0036   0.0036 &   3.3332 r
  I_PCI_TOP/U7138/Y (XOR3X2_RVT)                     0.1695   1.0000            0.5709 &   3.9041 f
  I_PCI_TOP/n452 (net)         1   5.3746 
  I_PCI_TOP/U516/CI (FADDX1_RVT)            0.0063   0.1695   1.0000   0.0044   0.0046 &   3.9087 f
  I_PCI_TOP/U516/S (FADDX1_RVT)                      0.1262   1.0000            0.5794 &   4.4881 r
  I_PCI_TOP/n455 (net)         2   1.8784 
  I_PCI_TOP/U518/A2 (NOR2X1_RVT)            0.0069   0.1262   1.0000   0.0048   0.0048 &   4.4929 r
  I_PCI_TOP/U518/Y (NOR2X1_RVT)                      0.0626   1.0000            0.2356 &   4.7285 f
  I_PCI_TOP/n482 (net)         2   1.3354 
  I_PCI_TOP/U519/A (INVX0_HVT)              0.0000   0.0626   1.0000   0.0000   0.0000 &   4.7285 f
  I_PCI_TOP/U519/Y (INVX0_HVT)                       0.0800   1.0000            0.0889 &   4.8175 r
  I_PCI_TOP/n459 (net)         1   0.5525 
  I_PCI_TOP/U520/A2 (NAND2X0_LVT)           0.0000   0.0800   1.0000   0.0000   0.0000 &   4.8175 r
  I_PCI_TOP/U520/Y (NAND2X0_LVT)                     0.1056   1.0000            0.0631 &   4.8806 f
  I_PCI_TOP/n467 (net)         1   1.0547 
  I_PCI_TOP/U7140/A1 (XOR2X1_RVT)           0.0000   0.1056   1.0000   0.0000   0.0000 &   4.8806 f
  I_PCI_TOP/U7140/Y (XOR2X1_RVT)                     0.1175   1.0000            0.3457 &   5.2262 r
  I_PCI_TOP/n547 (net)         2   1.5416 
  I_PCI_TOP/U524/A2 (NOR2X0_RVT)            0.0000   0.1175   1.0000   0.0000   0.0000 &   5.2262 r
  I_PCI_TOP/U524/Y (NOR2X0_RVT)                      0.0763   1.0000            0.2428 &   5.4691 f
  I_PCI_TOP/n10312 (net)       3   2.4178 
  I_PCI_TOP/U7141/A1 (OR2X1_RVT)            0.0039   0.0763   1.0000   0.0027   0.0027 &   5.4718 f
  I_PCI_TOP/U7141/Y (OR2X1_RVT)                      0.0746   1.0000            0.2313 &   5.7030 f
  I_PCI_TOP/n681 (net)         2   1.2786 
  I_PCI_TOP/ctmTdsLR_1_2876/A1 (OA221X1_LVT)
                                            0.0000   0.0746   1.0000   0.0000   0.0000 &   5.7031 f
  I_PCI_TOP/ctmTdsLR_1_2876/Y (OA221X1_LVT)          0.0759   1.0000            0.2232 &   5.9263 f
  I_PCI_TOP/n10269 (net)       2   1.3514 
  I_PCI_TOP/ctmTdsLR_1_3090/A2 (OA221X1_RVT)
                                            0.0024   0.0759   1.0000   0.0017   0.0017 &   5.9279 f
  I_PCI_TOP/ctmTdsLR_1_3090/Y (OA221X1_RVT)          0.1751   1.0000            0.4688 &   6.3968 f
  I_PCI_TOP/n10800 (net)       4   3.6131 
  I_PCI_TOP/U10469/A1 (NAND2X0_RVT)         0.0000   0.1751   1.0000   0.0000   0.0000 &   6.3968 f
  I_PCI_TOP/U10469/Y (NAND2X0_RVT)                   0.1435   1.0000            0.2035 &   6.6003 r
  I_PCI_TOP/n10802 (net)       1   0.7830 
  I_PCI_TOP/U7144/A1 (AND2X1_RVT)           0.0000   0.1435   1.0000   0.0000   0.0000 &   6.6003 r
  I_PCI_TOP/U7144/Y (AND2X1_RVT)                     0.1238   1.0000            0.2185 &   6.8188 r
  I_PCI_TOP/n11128 (net)       3   3.0021 
  I_PCI_TOP/ctmTdsLR_1_3773/A2 (OA21X1_RVT)
                                            0.0000   0.1238   1.0000   0.0000   0.0000 &   6.8188 r
  I_PCI_TOP/ctmTdsLR_1_3773/Y (OA21X1_RVT)           0.0980   1.0000            0.2329 &   7.0518 r
  I_PCI_TOP/tmp_net410 (net)   1   1.5699 
  I_PCI_TOP/ctmTdsLR_2_3774/A1 (XOR2X2_RVT)
                                            0.0000   0.0980   1.0000   0.0000   0.0000 &   7.0518 r
  I_PCI_TOP/ctmTdsLR_2_3774/Y (XOR2X2_RVT)           0.1397   1.0000            0.4097 &   7.4615 f
  I_PCI_TOP/I_PCI_CORE_N546 (net)
                               1   3.4130 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__17_/D (SDFFARX1_RVT)
                                            0.0044   0.1397   1.0000   0.0030   0.0031 &   7.4646 f
  data arrival time                                                                        7.4646

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6121     8.1121
  clock reconvergence pessimism                                                 0.0567     8.1688
  clock uncertainty                                                            -0.1000     8.0688
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__17_/CLK (SDFFARX1_RVT)                            8.0688 r
  library setup time                                          1.0000           -0.6597     7.4091
  data required time                                                                       7.4091
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4091
  data arrival time                                                                       -7.4646
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0555


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__3_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__20_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_25576_5540/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6925     0.6925
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__3_/CLK (SDFFARX1_RVT)
                                                     0.0775                     0.0000     0.6925 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__3_/QN (SDFFARX1_RVT)
                                                     0.1804   1.0000            0.4157 &   1.1081 f
  I_PCI_TOP/mult_x_26_n808 (net)
                               2   3.5805 
  I_PCI_TOP/U8997/A (NBUFFX4_RVT)           0.0065   0.1804   1.0000   0.0045   0.0046 &   1.1127 f
  I_PCI_TOP/U8997/Y (NBUFFX4_RVT)                    0.1312   1.0000            0.2882 &   1.4008 f
  I_PCI_TOP/n12309 (net)      15  20.6110 
  I_PCI_TOP/U5570/A1 (OR2X1_HVT)            0.0000   0.1314   1.0000   0.0000   0.0004 &   1.4012 f
  I_PCI_TOP/U5570/Y (OR2X1_HVT)                      0.2391   1.0000            0.5248 &   1.9260 f
  I_PCI_TOP/n5587 (net)        3   3.6689 
  I_PCI_TOP/ctmTdsLR_1_2764_roptpi_6830/A2 (OAI22X1_RVT)
                                            0.0000   0.2391   1.0000   0.0000   0.0000 &   1.9261 f
  I_PCI_TOP/ctmTdsLR_1_2764_roptpi_6830/Y (OAI22X1_RVT)
                                                     0.0633   1.0000            0.4374 &   2.3635 r
  I_PCI_TOP/tmp_net41 (net)    1   0.7971 
  I_PCI_TOP/ctmTdsLR_1_6797/A2 (AND2X1_RVT)
                                            0.0000   0.0633   1.0000   0.0000   0.0000 &   2.3635 r
  I_PCI_TOP/ctmTdsLR_1_6797/Y (AND2X1_RVT)           0.1356   1.0000            0.1978 &   2.5612 r
  I_PCI_TOP/n5584 (net)        3   3.5227 
  I_PCI_TOP/ctmTdsLR_1_3189/A4 (AO222X1_RVT)
                                            0.0000   0.1356   1.0000   0.0000   0.0000 &   2.5613 r
  I_PCI_TOP/ctmTdsLR_1_3189/Y (AO222X1_RVT)          0.1719   1.0000            0.3694 &   2.9306 r
  I_PCI_TOP/n5602 (net)        3   3.1435 
  I_PCI_TOP/ctmTdsLR_1_3419/A1 (XOR3X2_RVT)
                                            0.0104   0.1719   1.0000   0.0072   0.0072 &   2.9379 r
  I_PCI_TOP/ctmTdsLR_1_3419/Y (XOR3X2_RVT)           0.1465   1.0000            0.5752 &   3.5131 f
  I_PCI_TOP/n5596 (net)        2   1.6772 
  I_PCI_TOP/U2402/A2 (OR2X1_RVT)            0.0000   0.1465   1.0000   0.0000   0.0000 &   3.5131 f
  I_PCI_TOP/U2402/Y (OR2X1_RVT)                      0.0770   1.0000            0.2418 &   3.7549 f
  I_PCI_TOP/n11802 (net)       2   1.4045 
  I_PCI_TOP/U5625/A (INVX0_RVT)             0.0000   0.0770   1.0000   0.0000   0.0000 &   3.7549 f
  I_PCI_TOP/U5625/Y (INVX0_RVT)                      0.0656   1.0000            0.0894 &   3.8443 r
  I_PCI_TOP/n5600 (net)        1   0.7605 
  I_PCI_TOP/U5629/A2 (OA21X1_RVT)           0.0028   0.0656   1.0000   0.0019   0.0019 &   3.8462 r
  I_PCI_TOP/U5629/Y (OA21X1_RVT)                     0.1133   1.0000            0.2090 &   4.0552 r
  I_PCI_TOP/n9919 (net)        2   2.2021 
  I_PCI_TOP/U5637/A1 (OA21X1_RVT)           0.0069   0.1133   1.0000   0.0048   0.0048 &   4.0600 r
  I_PCI_TOP/U5637/Y (OA21X1_RVT)                     0.1200   1.0000            0.2515 &   4.3115 r
  I_PCI_TOP/n9904 (net)        3   2.3557 
  I_PCI_TOP/U5641/A2 (OA21X1_RVT)           0.0000   0.1200   1.0000   0.0000   0.0000 &   4.3115 r
  I_PCI_TOP/U5641/Y (OA21X1_RVT)                     0.1135   1.0000            0.2386 &   4.5502 r
  I_PCI_TOP/n9983 (net)        2   2.0340 
  I_PCI_TOP/U5643/A2 (OAI21X2_RVT)          0.0000   0.1135   1.0000   0.0000   0.0000 &   4.5502 r
  I_PCI_TOP/U5643/Y (OAI21X2_RVT)                    0.1075   1.0000            0.3368 &   4.8870 f
  I_PCI_TOP/n10028 (net)       2   1.8071 
  I_PCI_TOP/ctmTdsLR_1_4548/A1 (NAND2X0_LVT)
                                            0.0000   0.1075   1.0000   0.0000   0.0000 &   4.8870 f
  I_PCI_TOP/ctmTdsLR_1_4548/Y (NAND2X0_LVT)          0.0869   1.0000            0.1205 &   5.0075 r
  I_PCI_TOP/tmp_net761 (net)   1   1.0561 
  I_PCI_TOP/ctmTdsLR_2_4549/A1 (AND2X1_RVT)
                                            0.0083   0.0869   1.0000   0.0058   0.0058 &   5.0132 r
  I_PCI_TOP/ctmTdsLR_2_4549/Y (AND2X1_RVT)           0.1313   1.0000            0.1913 &   5.2045 r
  I_PCI_TOP/n10222 (net)       3   3.1122 
  I_PCI_TOP/ctmTdsLR_1_4767/A4 (AO222X1_RVT)
                                            0.0000   0.1313   1.0000   0.0000   0.0000 &   5.2045 r
  I_PCI_TOP/ctmTdsLR_1_4767/Y (AO222X1_RVT)          0.1350   1.0000            0.3386 &   5.5432 r
  I_PCI_TOP/n10277 (net)       2   1.6412 
  I_PCI_TOP/ctmTdsLR_1_3091/A1 (NAND3X0_RVT)
                                            0.0000   0.1350   1.0000   0.0000   0.0000 &   5.5432 r
  I_PCI_TOP/ctmTdsLR_1_3091/Y (NAND3X0_RVT)          0.1322   1.0000            0.1436 &   5.6868 f
  I_PCI_TOP/tmp_net143 (net)   1   0.7254 
  I_PCI_TOP/ctmTdsLR_3_3093/A1 (AND3X1_RVT)
                                            0.0098   0.1322   1.0000   0.0068   0.0068 &   5.6936 f
  I_PCI_TOP/ctmTdsLR_3_3093/Y (AND3X1_RVT)           0.1201   1.0000            0.2808 &   5.9744 f
  I_PCI_TOP/n11964 (net)       3   2.4720 
  I_PCI_TOP/ctmTdsLR_1_3746/A1 (OA222X1_LVT)
                                            0.0000   0.1201   1.0000   0.0000   0.0000 &   5.9744 f
  I_PCI_TOP/ctmTdsLR_1_3746/Y (OA222X1_LVT)          0.1051   1.0000            0.3080 &   6.2823 f
  I_PCI_TOP/n10794 (net)       3   4.9149 
  I_PCI_TOP/U5717/A2 (AOI21X2_RVT)          0.0000   0.1051   1.0000   0.0000   0.0001 &   6.2824 f
  I_PCI_TOP/U5717/Y (AOI21X2_RVT)                    0.1851   1.0000            0.4680 &   6.7504 r
  I_PCI_TOP/n11366 (net)      11  10.5073 
  I_PCI_TOP/U10864/A2 (OAI21X1_RVT)         0.0074   0.1851   1.0000   0.0051   0.0057 &   6.7561 r
  I_PCI_TOP/U10864/Y (OAI21X1_RVT)                   0.1128   1.0000            0.4078 &   7.1639 f
  I_PCI_TOP/n11371 (net)       1   1.6464 
  I_PCI_TOP/U10866/A1 (XNOR2X2_RVT)         0.0000   0.1128   1.0000   0.0000   0.0000 &   7.1639 f
  I_PCI_TOP/U10866/Y (XNOR2X2_RVT)                   0.1007   1.0000            0.3117 &   7.4756 f
  I_PCI_TOP/I_PCI_CORE_N357 (net)
                               1   1.0040 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__20_/D (SDFFARX1_RVT)
                                            0.0000   0.1007   1.0000   0.0000   0.0000 &   7.4756 f
  data arrival time                                                                        7.4756

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6210     8.1210
  clock reconvergence pessimism                                                 0.0468     8.1678
  clock uncertainty                                                            -0.1000     8.0678
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__20_/CLK (SDFFARX1_RVT)                            8.0678 r
  library setup time                                          1.0000           -0.6474     7.4204
  data required time                                                                       7.4204
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4204
  data arrival time                                                                       -7.4756
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0552


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__2_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__19_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_14300_5536/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6999     0.6999
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__2_/CLK (SDFFARX1_HVT)
                                                     0.1028                     0.0000     0.6999 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__2_/QN (SDFFARX1_HVT)
                                                     0.3014   1.0000            0.8849 &   1.5848 r
  I_PCI_TOP/mult_x_29_n809 (net)
                               1   0.9956 
  I_PCI_TOP/HFSBUF_475_1146/A (NBUFFX4_LVT)
                                            0.0000   0.3014   1.0000   0.0000   0.0000 &   1.5848 r
  I_PCI_TOP/HFSBUF_475_1146/Y (NBUFFX4_LVT)          0.1466   1.0000            0.2425 &   1.8273 r
  I_PCI_TOP/HFSNET_153 (net)  17  21.4404 
  I_PCI_TOP/U1095/A2 (NOR2X0_RVT)           0.0019   0.1469   1.0000   0.0013   0.0025 &   1.8297 r
  I_PCI_TOP/U1095/Y (NOR2X0_RVT)                     0.0791   1.0000            0.2614 &   2.0912 f
  I_PCI_TOP/n1110 (net)        2   2.5394 
  I_PCI_TOP/U1136/A1 (AND2X1_RVT)           0.0000   0.0791   1.0000   0.0000   0.0000 &   2.0912 f
  I_PCI_TOP/U1136/Y (AND2X1_RVT)                     0.0949   1.0000            0.1985 &   2.2897 f
  I_PCI_TOP/n1145 (net)        2   2.8172 
  I_PCI_TOP/ctmTdsLR_2_4646/A1 (AO21X1_RVT)
                                            0.0000   0.0949   1.0000   0.0000   0.0000 &   2.2897 f
  I_PCI_TOP/ctmTdsLR_2_4646/Y (AO21X1_RVT)           0.1130   1.0000            0.3201 &   2.6098 f
  I_PCI_TOP/n1119 (net)        4   2.8336 
  I_PCI_TOP/ctmTdsLR_1_2724/A1 (OA222X1_LVT)
                                            0.0000   0.1130   1.0000   0.0000   0.0000 &   2.6098 f
  I_PCI_TOP/ctmTdsLR_1_2724/Y (OA222X1_LVT)          0.0864   1.0000            0.2724 &   2.8822 f
  I_PCI_TOP/n1198 (net)        2   1.9968 
  I_PCI_TOP/U1164/A2 (OA21X1_RVT)           0.0000   0.0864   1.0000   0.0000   0.0000 &   2.8822 f
  I_PCI_TOP/U1164/Y (OA21X1_RVT)                     0.1139   1.0000            0.2968 &   3.1790 f
  I_PCI_TOP/n1173 (net)        3   2.7448 
  I_PCI_TOP/ctmTdsLR_1_3168/A4 (AOI222X1_LVT)
                                            0.0000   0.1139   1.0000   0.0000   0.0000 &   3.1790 f
  I_PCI_TOP/ctmTdsLR_1_3168/Y (AOI222X1_LVT)         0.0508   1.0000            0.2509 &   3.4299 r
  I_PCI_TOP/n1209 (net)        2   2.0587 
  I_PCI_TOP/ctmTdsLR_5_6443/A (INVX0_HVT)   0.0000   0.0508   1.0000   0.0000   0.0000 &   3.4300 r
  I_PCI_TOP/ctmTdsLR_5_6443/Y (INVX0_HVT)            0.0723   1.0000            0.0796 &   3.5096 f
  I_PCI_TOP/tmp_net1113 (net)
                               1   0.6620 
  I_PCI_TOP/ctmTdsLR_1_6439/A2 (AO22X1_RVT)
                                            0.0000   0.0723   1.0000   0.0000   0.0000 &   3.5096 f
  I_PCI_TOP/ctmTdsLR_1_6439/Y (AO22X1_RVT)           0.0939   1.0000            0.3081 &   3.8176 f
  I_PCI_TOP/n1156 (net)        2   1.6053 
  I_PCI_TOP/U1168/A2 (NOR2X0_RVT)           0.0080   0.0939   1.0000   0.0055   0.0055 &   3.8232 f
  I_PCI_TOP/U1168/Y (NOR2X0_RVT)                     0.0725   1.0000            0.2671 &   4.0902 r
  I_PCI_TOP/n1213 (net)        2   1.3044 
  I_PCI_TOP/U1276/A (INVX0_RVT)             0.0000   0.0725   1.0000   0.0000   0.0000 &   4.0902 r
  I_PCI_TOP/U1276/Y (INVX0_RVT)                      0.0448   1.0000            0.0617 &   4.1519 f
  I_PCI_TOP/n1215 (net)        1   0.7386 
  I_PCI_TOP/U1277/A1 (AND2X1_RVT)           0.0021   0.0448   1.0000   0.0014   0.0014 &   4.1534 f
  I_PCI_TOP/U1277/Y (AND2X1_RVT)                     0.0809   1.0000            0.1597 &   4.3131 f
  I_PCI_TOP/n1216 (net)        1   1.7346 
  I_PCI_TOP/U1278/A1 (XNOR2X2_RVT)          0.0000   0.0809   1.0000   0.0000   0.0000 &   4.3131 f
  I_PCI_TOP/U1278/Y (XNOR2X2_RVT)                    0.1023   1.0000            0.2986 &   4.6116 f
  I_PCI_TOP/n1218 (net)        2   1.2928 
  I_PCI_TOP/U1279/A2 (NOR2X1_RVT)           0.0000   0.1023   1.0000   0.0000   0.0000 &   4.6116 f
  I_PCI_TOP/U1279/Y (NOR2X1_RVT)                     0.1007   1.0000            0.2883 &   4.9000 r
  I_PCI_TOP/n1288 (net)        2   2.4663 
  I_PCI_TOP/U1331/A (INVX0_RVT)             0.0000   0.1007   1.0000   0.0000   0.0000 &   4.9000 r
  I_PCI_TOP/U1331/Y (INVX0_RVT)                      0.0526   1.0000            0.0689 &   4.9689 f
  I_PCI_TOP/n1289 (net)        1   0.5314 
  I_PCI_TOP/U1332/A2 (NAND2X0_LVT)          0.0000   0.0526   1.0000   0.0000   0.0000 &   4.9689 f
  I_PCI_TOP/U1332/Y (NAND2X0_LVT)                    0.1237   1.0000            0.1079 &   5.0768 r
  I_PCI_TOP/n1292 (net)        1   1.8242 
  I_PCI_TOP/U1333/A1 (XNOR2X1_RVT)          0.0065   0.1237   1.0000   0.0045   0.0045 &   5.0813 r
  I_PCI_TOP/U1333/Y (XNOR2X1_RVT)                    0.1410   1.0000            0.4129 &   5.4942 f
  I_PCI_TOP/n1529 (net)        2   2.8297 
  I_PCI_TOP/U1554/A2 (NAND2X0_RVT)          0.0039   0.1410   1.0000   0.0027   0.0027 &   5.4970 f
  I_PCI_TOP/U1554/Y (NAND2X0_RVT)                    0.2292   1.0000            0.2312 &   5.7282 r
  I_PCI_TOP/n11193 (net)       2   1.8424 
  I_PCI_TOP/U10747/A1 (NAND2X1_HVT)         0.0326   0.2292   1.0000   0.0230   0.0230 &   5.7512 r
  I_PCI_TOP/U10747/Y (NAND2X1_HVT)                   0.1715   1.0000            0.6207 &   6.3719 f
  I_PCI_TOP/n11194 (net)       1   2.0286 
  I_PCI_TOP/U10748/A2 (XOR2X2_RVT)          0.0000   0.1715   1.0000   0.0000   0.0000 &   6.3720 f
  I_PCI_TOP/U10748/Y (XOR2X2_RVT)                    0.1218   1.0000            0.3936 &   6.7655 f
  I_PCI_TOP/I_PCI_CORE_N452 (net)
                               1   1.1540 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__19_/D (SDFFARX1_HVT)
                                            0.0000   0.1218   1.0000   0.0000   0.0000 &   6.7655 f
  data arrival time                                                                        6.7655

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6252     8.1252
  clock reconvergence pessimism                                                 0.0553     8.1805
  clock uncertainty                                                            -0.1000     8.0805
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__19_/CLK (SDFFARX1_HVT)                            8.0805 r
  library setup time                                          1.0000           -1.3700     6.7105
  data required time                                                                       6.7105
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.7105
  data arrival time                                                                       -6.7655
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0551


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_26
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_A[6] (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0741     1.0741
  I_SDRAM_TOP/I_SDRAM_IF/R_26/CLK (SDFFASX1_HVT)     0.1097                     0.0000     1.0741 r
  I_SDRAM_TOP/I_SDRAM_IF/R_26/Q (SDFFASX1_HVT)       0.2257   1.0000            1.4096 &   2.4838 f
  I_SDRAM_TOP/I_SDRAM_IF/n100 (net)
                               2   2.4862 
  I_SDRAM_TOP/I_SDRAM_IF/U455/B0 (HADDX1_HVT)
                                            0.0255   0.2257   1.0000   0.0177   0.0177 &   2.5014 f
  I_SDRAM_TOP/I_SDRAM_IF/U455/SO (HADDX1_HVT)        0.2734   1.0000            0.9047 &   3.4061 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[6] (net)
                               1   3.7118 
  HFSBUF_4_122/A (NBUFFX4_HVT)              0.0464   0.2734   1.0000   0.0325   0.0326 &   3.4387 r
  HFSBUF_4_122/Y (NBUFFX4_HVT)                       0.3736   1.0000            0.5411 &   3.9798 r
  sd_A[6] (net)                1  25.0782 
  sd_A[6] (out)                             0.0200   0.3738   1.0000   0.0139   0.0193 &   3.9991 r
  data arrival time                                                                        3.9991

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -3.9991
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0549


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__16_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__31_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_6999_5539/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6919     0.6919
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__16_/CLK (SDFFARX1_HVT)
                                                     0.1092                     0.0000     0.6919 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__16_/QN (SDFFARX1_HVT)
                                                     0.3339   1.0000            0.9262 &   1.6182 r
  I_PCI_TOP/mult_x_32_n827 (net)
                               1   1.7393 
  I_PCI_TOP/HFSBUF_607_1145/A (NBUFFX4_RVT)
                                            0.0611   0.3339   1.0000   0.0440   0.0440 &   1.6622 r
  I_PCI_TOP/HFSBUF_607_1145/Y (NBUFFX4_RVT)          0.1977   1.0000            0.3515 &   2.0137 r
  I_PCI_TOP/HFSNET_152 (net)  17  21.2986 
  I_PCI_TOP/U141/A1 (NOR2X0_RVT)            0.0000   0.1977   1.0000   0.0000   0.0011 &   2.0147 r
  I_PCI_TOP/U141/Y (NOR2X0_RVT)                      0.0983   1.0000            0.3173 &   2.3320 f
  I_PCI_TOP/n70 (net)          2   4.1471 
  I_PCI_TOP/U148/A1 (XOR3X1_RVT)            0.0000   0.0983   1.0000   0.0000   0.0000 &   2.3321 f
  I_PCI_TOP/U148/Y (XOR3X1_RVT)                      0.1535   1.0000            0.6305 &   2.9625 f
  I_PCI_TOP/n137 (net)         2   3.8437 
  I_PCI_TOP/U150/B (FADDX1_RVT)             0.0000   0.1535   1.0000   0.0000   0.0000 &   2.9626 f
  I_PCI_TOP/U150/CO (FADDX1_RVT)                     0.1267   1.0000            0.3457 &   3.3082 f
  I_PCI_TOP/n88 (net)          2   1.4329 
  I_PCI_TOP/U6024/A1 (NOR2X0_RVT)           0.0100   0.1267   1.0000   0.0069   0.0069 &   3.3151 f
  I_PCI_TOP/U6024/Y (NOR2X0_RVT)                     0.0767   1.0000            0.3293 &   3.6444 r
  I_PCI_TOP/n91 (net)          2   1.4764 
  I_PCI_TOP/U186/A (INVX0_LVT)              0.0000   0.0767   1.0000   0.0000   0.0000 &   3.6444 r
  I_PCI_TOP/U186/Y (INVX0_LVT)                       0.0391   1.0000            0.0312 &   3.6756 f
  I_PCI_TOP/n92 (net)          1   0.6083 
  I_PCI_TOP/U6106/A1 (AND2X1_RVT)           0.0000   0.0391   1.0000   0.0000   0.0000 &   3.6756 f
  I_PCI_TOP/U6106/Y (AND2X1_RVT)                     0.0809   1.0000            0.1556 &   3.8312 f
  I_PCI_TOP/n95 (net)          1   1.7326 
  I_PCI_TOP/U189/A2 (XNOR2X2_RVT)           0.0000   0.0809   1.0000   0.0000   0.0000 &   3.8312 f
  I_PCI_TOP/U189/Y (XNOR2X2_RVT)                     0.1079   1.0000            0.3705 &   4.2017 f
  I_PCI_TOP/n142 (net)         2   1.9371 
  I_PCI_TOP/ctmTdsLR_3_6587/A (INVX0_LVT)   0.0123   0.1079   1.0000   0.0085   0.0085 &   4.2102 f
  I_PCI_TOP/ctmTdsLR_3_6587/Y (INVX0_LVT)            0.0606   1.0000            0.0840 &   4.2943 r
  I_PCI_TOP/tmp_net1215 (net)
                               1   0.7866 
  I_PCI_TOP/ctmTdsLR_1_6585/A2 (AND2X1_RVT)
                                            0.0000   0.0606   1.0000   0.0000   0.0000 &   4.2943 r
  I_PCI_TOP/ctmTdsLR_1_6585/Y (AND2X1_RVT)           0.0856   1.0000            0.1660 &   4.4603 r
  I_PCI_TOP/n212 (net)         2   1.5335 
  I_PCI_TOP/ctmTdsLR_1_4235/A (INVX0_LVT)   0.0000   0.0856   1.0000   0.0000   0.0000 &   4.4603 r
  I_PCI_TOP/ctmTdsLR_1_4235/Y (INVX0_LVT)            0.0462   1.0000            0.0379 &   4.4982 f
  I_PCI_TOP/tmp_net622 (net)   1   0.9314 
  I_PCI_TOP/ctmTdsLR_2_4236/A1 (NAND2X0_LVT)
                                            0.0000   0.0462   1.0000   0.0000   0.0000 &   4.4982 f
  I_PCI_TOP/ctmTdsLR_2_4236/Y (NAND2X0_LVT)          0.1225   1.0000            0.0985 &   4.5967 r
  I_PCI_TOP/n215 (net)         1   1.7945 
  I_PCI_TOP/U6116/A1 (XOR2X2_RVT)           0.0154   0.1225   1.0000   0.0107   0.0107 &   4.6074 r
  I_PCI_TOP/U6116/Y (XOR2X2_RVT)                     0.1451   1.0000            0.4320 &   5.0394 f
  I_PCI_TOP/n12078 (net)       2   4.1208 
  I_PCI_TOP/U6115/B (FADDX1_RVT)            0.0086   0.1451   1.0000   0.0059   0.0060 &   5.0454 f
  I_PCI_TOP/U6115/CO (FADDX1_RVT)                    0.1221   1.0000            0.3347 &   5.3800 f
  I_PCI_TOP/n687 (net)         2   1.1716 
  I_PCI_TOP/ctmTdsLR_1_2874/A (INVX0_RVT)   0.0059   0.1221   1.0000   0.0041   0.0041 &   5.3842 f
  I_PCI_TOP/ctmTdsLR_1_2874/Y (INVX0_RVT)            0.0772   1.0000            0.1223 &   5.5065 r
  I_PCI_TOP/tmp_net64 (net)    1   0.7546 
  I_PCI_TOP/ctmTdsLR_2_2875/A1 (AND2X1_RVT)
                                            0.0000   0.0772   1.0000   0.0000   0.0000 &   5.5065 r
  I_PCI_TOP/ctmTdsLR_2_2875/Y (AND2X1_RVT)           0.0829   1.0000            0.1607 &   5.6672 r
  I_PCI_TOP/n238 (net)         2   1.4367 
  I_PCI_TOP/U327/A (INVX0_LVT)              0.0000   0.0829   1.0000   0.0000   0.0000 &   5.6672 r
  I_PCI_TOP/U327/Y (INVX0_LVT)                       0.0468   1.0000            0.0399 &   5.7071 f
  I_PCI_TOP/n11130 (net)       2   1.0754 
  I_PCI_TOP/ctmTdsLR_2_3426/A2 (NAND2X0_RVT)
                                            0.0000   0.0468   1.0000   0.0000   0.0000 &   5.7071 f
  I_PCI_TOP/ctmTdsLR_2_3426/Y (NAND2X0_RVT)          0.2071   1.0000            0.1508 &   5.8579 r
  I_PCI_TOP/n11121 (net)       2   1.6112 
  I_PCI_TOP/U6028/A2 (NOR2X0_RVT)           0.0000   0.2071   1.0000   0.0000   0.0000 &   5.8579 r
  I_PCI_TOP/U6028/Y (NOR2X0_RVT)                     0.0643   1.0000            0.2838 &   6.1417 f
  I_PCI_TOP/n374 (net)         2   1.5213 
  I_PCI_TOP/U731/A1 (AND2X1_RVT)            0.0000   0.0643   1.0000   0.0000   0.0000 &   6.1417 f
  I_PCI_TOP/U731/Y (AND2X1_RVT)                      0.0788   1.0000            0.1716 &   6.3133 f
  I_PCI_TOP/n7624 (net)        2   1.5875 
  I_PCI_TOP/ctmTdsLR_3_6646_roptpi_6839/A1 (OAI21X2_RVT)
                                            0.0032   0.0788   1.0000   0.0022   0.0022 &   6.3155 f
  I_PCI_TOP/ctmTdsLR_3_6646_roptpi_6839/Y (OAI21X2_RVT)
                                                     0.0821   1.0000            0.4100 &   6.7255 r
  I_PCI_TOP/tmp_net1255 (net)
                               1   1.1658 
  I_PCI_TOP/ctmTdsLR_1_6644/A2 (NAND4X0_RVT)
                                            0.0000   0.0821   1.0000   0.0000   0.0000 &   6.7255 r
  I_PCI_TOP/ctmTdsLR_1_6644/Y (NAND4X0_RVT)          0.3040   1.0000            0.2777 &   7.0032 f
  I_PCI_TOP/n11560 (net)       2   2.5754 
  I_PCI_TOP/U11001/A1 (OA21X1_RVT)          0.0113   0.3040   1.0000   0.0079   0.0079 &   7.0111 f
  I_PCI_TOP/U11001/Y (OA21X1_RVT)                    0.0930   1.0000            0.4752 &   7.4863 f
  I_PCI_TOP/I_PCI_CORE_N560 (net)
                               1   0.9951 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__31_/D (SDFFARX1_RVT)
                                            0.0000   0.0930   1.0000   0.0000   0.0000 &   7.4863 f
  data arrival time                                                                        7.4863

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6122     8.1122
  clock reconvergence pessimism                                                 0.0567     8.1689
  clock uncertainty                                                            -0.1000     8.0689
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__31_/CLK (SDFFARX1_RVT)                            8.0689 r
  library setup time                                          1.0000           -0.6367     7.4322
  data required time                                                                       7.4322
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4322
  data arrival time                                                                       -7.4863
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0541


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_15
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_BWS[0] (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0763     1.0763
  I_SDRAM_TOP/I_SDRAM_IF/R_15/CLK (SDFFASX1_HVT)     0.1154                     0.0000     1.0763 r
  I_SDRAM_TOP/I_SDRAM_IF/R_15/Q (SDFFASX1_HVT)       0.2109   1.0000            1.4007 &   2.4771 f
  I_SDRAM_TOP/I_SDRAM_IF/n122 (net)
                               2   1.9927 
  I_SDRAM_TOP/I_SDRAM_IF/U460/A0 (HADDX1_HVT)
                                            0.0000   0.2109   1.0000   0.0000   0.0000 &   2.4771 f
  I_SDRAM_TOP/I_SDRAM_IF/U460/SO (HADDX1_HVT)        0.3534   1.0000            0.9065 &   3.3836 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_BWS[0] (net)
                               1   4.4617 
  HFSBUF_4_127/A (NBUFFX4_HVT)              0.0000   0.3534   1.0000   0.0000   0.0002 &   3.3838 f
  HFSBUF_4_127/Y (NBUFFX4_HVT)                       0.3266   1.0000            0.6006 &   3.9844 f
  sd_BWS[0] (net)              1  21.8477 
  sd_BWS[0] (out)                           0.0144   0.3275   1.0000   0.0099   0.0137 &   3.9981 f
  data arrival time                                                                        3.9981

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -3.9981
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0539


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__24_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_6999_5539/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6919     0.6919
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_/CLK (SDFFARX1_HVT)
                                                     0.1092                     0.0000     0.6919 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_/QN (SDFFARX1_HVT)
                                                     0.3948   1.0000            0.9936 &   1.6856 r
  I_PCI_TOP/mult_x_32_n822 (net)
                               3   3.4421 
  I_PCI_TOP/U194/A1 (NOR2X0_RVT)            0.0786   0.3948   1.0000   0.0557   0.0557 &   1.7413 r
  I_PCI_TOP/U194/Y (NOR2X0_RVT)                      0.0713   1.0000            0.3890 &   2.1303 f
  I_PCI_TOP/n113 (net)         2   1.7526 
  I_PCI_TOP/U199/A1 (NAND2X0_RVT)           0.0000   0.0713   1.0000   0.0000   0.0000 &   2.1303 f
  I_PCI_TOP/U199/Y (NAND2X0_RVT)                     0.4429   1.0000            0.2839 &   2.4142 r
  I_PCI_TOP/n262 (net)         2   4.3382 
  I_PCI_TOP/ctmTdsLR_2_2821/S1 (MUX41X1_RVT)
                                            0.0199   0.4429   1.0000   0.0138   0.0138 &   2.4280 r
  I_PCI_TOP/ctmTdsLR_2_2821/Y (MUX41X1_RVT)          0.1855   1.0000            0.7574 &   3.1854 f
  I_PCI_TOP/n264 (net)         2   1.9426 
  I_PCI_TOP/U346/A (INVX1_LVT)              0.0132   0.1855   1.0000   0.0091   0.0091 &   3.1945 f
  I_PCI_TOP/U346/Y (INVX1_LVT)                       0.1045   1.0000            0.1351 &   3.3296 r
  I_PCI_TOP/n382 (net)         2   2.3910 
  I_PCI_TOP/U7138/A1 (XOR3X2_RVT)           0.0052   0.1045   1.0000   0.0036   0.0036 &   3.3332 r
  I_PCI_TOP/U7138/Y (XOR3X2_RVT)                     0.1695   1.0000            0.5709 &   3.9041 f
  I_PCI_TOP/n452 (net)         1   5.3746 
  I_PCI_TOP/U516/CI (FADDX1_RVT)            0.0063   0.1695   1.0000   0.0044   0.0046 &   3.9087 f
  I_PCI_TOP/U516/S (FADDX1_RVT)                      0.1262   1.0000            0.5794 &   4.4881 r
  I_PCI_TOP/n455 (net)         2   1.8784 
  I_PCI_TOP/U518/A2 (NOR2X1_RVT)            0.0069   0.1262   1.0000   0.0048   0.0048 &   4.4929 r
  I_PCI_TOP/U518/Y (NOR2X1_RVT)                      0.0626   1.0000            0.2356 &   4.7285 f
  I_PCI_TOP/n482 (net)         2   1.3354 
  I_PCI_TOP/U519/A (INVX0_HVT)              0.0000   0.0626   1.0000   0.0000   0.0000 &   4.7285 f
  I_PCI_TOP/U519/Y (INVX0_HVT)                       0.0800   1.0000            0.0889 &   4.8175 r
  I_PCI_TOP/n459 (net)         1   0.5525 
  I_PCI_TOP/U520/A2 (NAND2X0_LVT)           0.0000   0.0800   1.0000   0.0000   0.0000 &   4.8175 r
  I_PCI_TOP/U520/Y (NAND2X0_LVT)                     0.1056   1.0000            0.0631 &   4.8806 f
  I_PCI_TOP/n467 (net)         1   1.0547 
  I_PCI_TOP/U7140/A1 (XOR2X1_RVT)           0.0000   0.1056   1.0000   0.0000   0.0000 &   4.8806 f
  I_PCI_TOP/U7140/Y (XOR2X1_RVT)                     0.1175   1.0000            0.3457 &   5.2262 r
  I_PCI_TOP/n547 (net)         2   1.5416 
  I_PCI_TOP/U524/A2 (NOR2X0_RVT)            0.0000   0.1175   1.0000   0.0000   0.0000 &   5.2262 r
  I_PCI_TOP/U524/Y (NOR2X0_RVT)                      0.0763   1.0000            0.2428 &   5.4691 f
  I_PCI_TOP/n10312 (net)       3   2.4178 
  I_PCI_TOP/U7141/A1 (OR2X1_RVT)            0.0039   0.0763   1.0000   0.0027   0.0027 &   5.4718 f
  I_PCI_TOP/U7141/Y (OR2X1_RVT)                      0.0746   1.0000            0.2313 &   5.7030 f
  I_PCI_TOP/n681 (net)         2   1.2786 
  I_PCI_TOP/ctmTdsLR_1_2876/A1 (OA221X1_LVT)
                                            0.0000   0.0746   1.0000   0.0000   0.0000 &   5.7031 f
  I_PCI_TOP/ctmTdsLR_1_2876/Y (OA221X1_LVT)          0.0759   1.0000            0.2232 &   5.9263 f
  I_PCI_TOP/n10269 (net)       2   1.3514 
  I_PCI_TOP/ctmTdsLR_1_3090/A2 (OA221X1_RVT)
                                            0.0024   0.0759   1.0000   0.0017   0.0017 &   5.9279 f
  I_PCI_TOP/ctmTdsLR_1_3090/Y (OA221X1_RVT)          0.1751   1.0000            0.4688 &   6.3968 f
  I_PCI_TOP/n10800 (net)       4   3.6131 
  I_PCI_TOP/ctmTdsLR_1_4303/A3 (AO221X1_LVT)
                                            0.0000   0.1751   1.0000   0.0000   0.0000 &   6.3968 f
  I_PCI_TOP/ctmTdsLR_1_4303/Y (AO221X1_LVT)          0.0725   1.0000            0.2603 &   6.6571 f
  I_PCI_TOP/ZINV_495_12 (net)
                               2   3.3359 
  I_PCI_TOP/ZINV_388_inst_2681/A (INVX2_LVT)
                                            0.0000   0.0725   1.0000   0.0000   0.0000 &   6.6571 f
  I_PCI_TOP/ZINV_388_inst_2681/Y (INVX2_LVT)         0.0825   1.0000            0.0911 &   6.7482 r
  I_PCI_TOP/ZINV_388_12 (net)
                               9   8.4125 
  I_PCI_TOP/ctmTdsLR_1_4588/A (INVX0_LVT)   0.0000   0.0825   1.0000   0.0000   0.0004 &   6.7487 r
  I_PCI_TOP/ctmTdsLR_1_4588/Y (INVX0_LVT)            0.0440   1.0000            0.0359 &   6.7846 f
  I_PCI_TOP/tmp_net783 (net)   1   0.8429 
  I_PCI_TOP/ctmTdsLR_2_4589/A1 (NAND3X0_LVT)
                                            0.0000   0.0440   1.0000   0.0000   0.0000 &   6.7846 f
  I_PCI_TOP/ctmTdsLR_2_4589/Y (NAND3X0_LVT)          0.0955   1.0000            0.0646 &   6.8492 r
  I_PCI_TOP/tmp_net784 (net)   1   0.9842 
  I_PCI_TOP/ctmTdsLR_4_4591/A1 (NAND3X0_RVT)
                                            0.0094   0.0955   1.0000   0.0065   0.0065 &   6.8558 r
  I_PCI_TOP/ctmTdsLR_4_4591/Y (NAND3X0_RVT)          0.2094   1.0000            0.1815 &   7.0373 f
  I_PCI_TOP/n11436 (net)       1   1.8486 
  I_PCI_TOP/U10911/A1 (XNOR2X1_RVT)         0.0175   0.2094   1.0000   0.0121   0.0121 &   7.0494 f
  I_PCI_TOP/U10911/Y (XNOR2X1_RVT)                   0.1234   1.0000            0.4209 &   7.4703 f
  I_PCI_TOP/I_PCI_CORE_N553 (net)
                               1   1.2562 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__24_/D (SDFFARX1_RVT)
                                            0.0000   0.1234   1.0000   0.0000   0.0000 &   7.4703 f
  data arrival time                                                                        7.4703

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6118     8.1118
  clock reconvergence pessimism                                                 0.0567     8.1685
  clock uncertainty                                                            -0.1000     8.0685
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__24_/CLK (SDFFARX1_RVT)                            8.0685 r
  library setup time                                          1.0000           -0.6513     7.4172
  data required time                                                                       7.4172
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4172
  data arrival time                                                                       -7.4703
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0532


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__24_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__27_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_14300_5536/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6992     0.6992
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__24_/CLK (SDFFARX1_RVT)
                                                     0.0970                     0.0000     0.6992 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__24_/QN (SDFFARX1_RVT)
                                                     0.1758   1.0000            0.4231 &   1.1223 f
  I_PCI_TOP/mult_x_28_n819 (net)
                               2   3.3403 
  I_PCI_TOP/HFSBUF_180_1128/A (NBUFFX4_HVT)
                                            0.0000   0.1758   1.0000   0.0000   0.0000 &   1.1224 f
  I_PCI_TOP/HFSBUF_180_1128/Y (NBUFFX4_HVT)          0.3217   1.0000            0.4571 &   1.5794 f
  I_PCI_TOP/HFSNET_142 (net)  15  21.6204 
  I_PCI_TOP/U3819/A2 (OR2X1_HVT)            0.0046   0.3214   1.0000   0.0032   0.0035 &   1.5829 f
  I_PCI_TOP/U3819/Y (OR2X1_HVT)                      0.2060   1.0000            0.5634 &   2.1464 f
  I_PCI_TOP/n3905 (net)        3   2.6800 
  I_PCI_TOP/ctmTdsLR_1_4670/A1 (AOI222X1_RVT)
                                            0.0000   0.2060   1.0000   0.0000   0.0000 &   2.1464 f
  I_PCI_TOP/ctmTdsLR_1_4670/Y (AOI222X1_RVT)         0.0904   1.0000            0.6290 &   2.7754 r
  I_PCI_TOP/n3906 (net)        2   1.8722 
  I_PCI_TOP/U1650/A2 (OR2X1_RVT)            0.0000   0.0904   1.0000   0.0000   0.0000 &   2.7754 r
  I_PCI_TOP/U1650/Y (OR2X1_RVT)                      0.0748   1.0000            0.1522 &   2.9276 r
  I_PCI_TOP/n11705 (net)       2   1.1428 
  I_PCI_TOP/ctmTdsLR_1_3181/A2 (NAND2X0_HVT)
                                            0.0000   0.0748   1.0000   0.0000   0.0000 &   2.9276 r
  I_PCI_TOP/ctmTdsLR_1_3181/Y (NAND2X0_HVT)          0.2206   1.0000            0.2247 &   3.1523 f
  I_PCI_TOP/tmp_net180 (net)   1   0.7282 
  I_PCI_TOP/ctmTdsLR_2_3182/A1 (AND2X1_RVT)
                                            0.0183   0.2206   1.0000   0.0127   0.0127 &   3.1650 f
  I_PCI_TOP/ctmTdsLR_2_3182/Y (AND2X1_RVT)           0.0997   1.0000            0.3099 &   3.4750 f
  I_PCI_TOP/n4027 (net)        2   3.1743 
  I_PCI_TOP/U4100/A1 (OA21X1_RVT)           0.0000   0.0997   1.0000   0.0000   0.0000 &   3.4750 f
  I_PCI_TOP/U4100/Y (OA21X1_RVT)                     0.1064   1.0000            0.3338 &   3.8088 f
  I_PCI_TOP/n4064 (net)        3   2.1076 
  I_PCI_TOP/U4125/A1 (OA21X1_RVT)           0.0038   0.1064   1.0000   0.0027   0.0027 &   3.8115 f
  I_PCI_TOP/U4125/Y (OA21X1_RVT)                     0.1271   1.0000            0.3639 &   4.1754 f
  I_PCI_TOP/n4572 (net)        2   3.8785 
  I_PCI_TOP/U4126/A (INVX1_RVT)             0.0079   0.1271   1.0000   0.0054   0.0055 &   4.1809 f
  I_PCI_TOP/U4126/Y (INVX1_RVT)                      0.1053   1.0000            0.1415 &   4.3225 r
  I_PCI_TOP/n4537 (net)        2   2.3129 
  I_PCI_TOP/U4555/A1 (AO21X1_RVT)           0.0000   0.1053   1.0000   0.0000   0.0000 &   4.3225 r
  I_PCI_TOP/U4555/Y (AO21X1_RVT)                     0.1113   1.0000            0.2323 &   4.5548 r
  I_PCI_TOP/n4548 (net)        1   1.8868 
  I_PCI_TOP/U4562/A1 (XNOR2X2_RVT)          0.0000   0.1113   1.0000   0.0000   0.0000 &   4.5548 r
  I_PCI_TOP/U4562/Y (XNOR2X2_RVT)                    0.0974   1.0000            0.3003 &   4.8551 r
  I_PCI_TOP/n4550 (net)        2   1.7137 
  I_PCI_TOP/U4563/A2 (OR2X1_RVT)            0.0000   0.0974   1.0000   0.0000   0.0000 &   4.8551 r
  I_PCI_TOP/U4563/Y (OR2X1_RVT)                      0.1100   1.0000            0.1764 &   5.0315 r
  I_PCI_TOP/n4579 (net)        3   2.4345 
  I_PCI_TOP/ctmTdsLR_4_6541/A (INVX0_RVT)   0.0000   0.1100   1.0000   0.0000   0.0000 &   5.0315 r
  I_PCI_TOP/ctmTdsLR_4_6541/Y (INVX0_RVT)            0.0594   1.0000            0.0770 &   5.1085 f
  I_PCI_TOP/tmp_net1181 (net)
                               1   0.7064 
  I_PCI_TOP/ctmTdsLR_3_6540/A1 (NAND2X0_RVT)
                                            0.0019   0.0594   1.0000   0.0013   0.0013 &   5.1099 f
  I_PCI_TOP/ctmTdsLR_3_6540/Y (NAND2X0_RVT)          0.1371   1.0000            0.1117 &   5.2215 r
  I_PCI_TOP/tmp_net1182 (net)
                               1   0.6755 
  I_PCI_TOP/ctmTdsLR_2_6539/A1 (NAND2X0_RVT)
                                            0.0063   0.1371   1.0000   0.0043   0.0044 &   5.2259 r
  I_PCI_TOP/ctmTdsLR_2_6539/Y (NAND2X0_RVT)          0.0970   1.0000            0.1174 &   5.3432 f
  I_PCI_TOP/tmp_net1184 (net)
                               1   0.7243 
  I_PCI_TOP/ctmTdsLR_1_6538/A2 (MUX21X1_RVT)
                                            0.0037   0.0970   1.0000   0.0026   0.0026 &   5.3458 f
  I_PCI_TOP/ctmTdsLR_1_6538/Y (MUX21X1_RVT)          0.1614   1.0000            0.3727 &   5.7186 f
  I_PCI_TOP/n4648 (net)        2   1.5370 
  I_PCI_TOP/U4570/A1 (NOR2X0_RVT)           0.0000   0.1614   1.0000   0.0000   0.0000 &   5.7186 f
  I_PCI_TOP/U4570/Y (NOR2X0_RVT)                     0.0957   1.0000            0.3682 &   6.0868 r
  I_PCI_TOP/n10606 (net)       2   2.2664 
  I_PCI_TOP/U4571/A (INVX0_LVT)             0.0056   0.0957   1.0000   0.0039   0.0039 &   6.0907 r
  I_PCI_TOP/U4571/Y (INVX0_LVT)                      0.0578   1.0000            0.0509 &   6.1416 f
  I_PCI_TOP/n10593 (net)       3   1.6730 
  I_PCI_TOP/U4586/A1 (NAND2X0_LVT)          0.0000   0.0578   1.0000   0.0000   0.0000 &   6.1416 f
  I_PCI_TOP/U4586/Y (NAND2X0_LVT)                    0.2248   1.0000            0.1689 &   6.3105 r
  I_PCI_TOP/n10597 (net)       4   4.2523 
  I_PCI_TOP/U4587/A2 (NOR2X1_RVT)           0.0249   0.2248   1.0000   0.0173   0.0173 &   6.3278 r
  I_PCI_TOP/U4587/Y (NOR2X1_RVT)                     0.0727   1.0000            0.3020 &   6.6297 f
  I_PCI_TOP/n10764 (net)       3   2.2006 
  I_PCI_TOP/U4623/A1 (NAND2X0_RVT)          0.0000   0.0727   1.0000   0.0000   0.0000 &   6.6297 f
  I_PCI_TOP/U4623/Y (NAND2X0_RVT)                    0.1486   1.0000            0.1271 &   6.7568 r
  I_PCI_TOP/n5763 (net)        1   0.7973 
  I_PCI_TOP/gre_a_INV_55_inst_7527/A (INVX0_LVT)
                                            0.0060   0.1486   1.0000   0.0041   0.0042 &   6.7610 r
  I_PCI_TOP/gre_a_INV_55_inst_7527/Y (INVX0_LVT)     0.0773   1.0000            0.0577 &   6.8186 f
  I_PCI_TOP/gre_a_INV_55_36 (net)
                               2   1.6342 
  I_PCI_TOP/ctmTdsLR_1_4106/A2 (NAND2X0_RVT)
                                            0.0000   0.0773   1.0000   0.0000   0.0000 &   6.8187 f
  I_PCI_TOP/ctmTdsLR_1_4106/Y (NAND2X0_RVT)          0.1242   1.0000            0.1296 &   6.9482 r
  I_PCI_TOP/tmp_net564 (net)   1   0.6388 
  I_PCI_TOP/ctmTdsLR_2_4107/A1 (NAND2X0_RVT)
                                            0.0000   0.1242   1.0000   0.0000   0.0000 &   6.9482 r
  I_PCI_TOP/ctmTdsLR_2_4107/Y (NAND2X0_RVT)          0.1158   1.0000            0.1337 &   7.0819 f
  I_PCI_TOP/n4686 (net)        1   1.3119 
  I_PCI_TOP/U4679/A1 (XNOR2X1_RVT)          0.0000   0.1158   1.0000   0.0000   0.0000 &   7.0819 f
  I_PCI_TOP/U4679/Y (XNOR2X1_RVT)                    0.1234   1.0000            0.3816 &   7.4635 f
  I_PCI_TOP/I_PCI_CORE_N428 (net)
                               1   1.4524 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__27_/D (SDFFARX1_RVT)
                                            0.0055   0.1234   1.0000   0.0037   0.0038 &   7.4672 f
  data arrival time                                                                        7.4672

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6167     8.1167
  clock reconvergence pessimism                                                 0.0553     8.1720
  clock uncertainty                                                            -0.1000     8.0720
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__27_/CLK (SDFFARX1_RVT)                            8.0720 r
  library setup time                                          1.0000           -0.6570     7.4150
  data required time                                                                       7.4150
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4150
  data arrival time                                                                       -7.4672
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0522


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__9_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__18_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_24620_5531/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6904     0.6904
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__9_/CLK (SDFFARX1_RVT)
                                                     0.0718                     0.0000     0.6904 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__9_/QN (SDFFARX1_RVT)
                                                     0.2225   1.0000            0.4597 &   1.1501 r
  I_PCI_TOP/mult_x_23_n802 (net)
                               2   5.2751 
  I_PCI_TOP/U1369/A (NBUFFX4_RVT)           0.0475   0.2225   1.0000   0.0342   0.0343 &   1.1844 r
  I_PCI_TOP/U1369/Y (NBUFFX4_RVT)                    0.1925   1.0000            0.2973 &   1.4817 r
  I_PCI_TOP/n12244 (net)      15  21.9093 
  I_PCI_TOP/U2882/A2 (NOR2X1_HVT)           0.0000   0.1927   1.0000   0.0000   0.0011 &   1.4828 r
  I_PCI_TOP/U2882/Y (NOR2X1_HVT)                     0.1685   1.0000            0.5174 &   2.0002 f
  I_PCI_TOP/n2908 (net)        1   2.1537 
  I_PCI_TOP/U2989/A (FADDX1_RVT)            0.0000   0.1685   1.0000   0.0000   0.0000 &   2.0002 f
  I_PCI_TOP/U2989/S (FADDX1_RVT)                     0.1310   1.0000            0.6210 &   2.6212 r
  I_PCI_TOP/n2914 (net)        2   2.1049 
  I_PCI_TOP/U1651/A1 (OR2X1_RVT)            0.0000   0.1310   1.0000   0.0000   0.0000 &   2.6212 r
  I_PCI_TOP/U1651/Y (OR2X1_RVT)                      0.0825   1.0000            0.1903 &   2.8115 r
  I_PCI_TOP/n11706 (net)       2   1.4240 
  I_PCI_TOP/ctmTdsLR_1_3176/A2 (NAND2X0_HVT)
                                            0.0000   0.0825   1.0000   0.0000   0.0000 &   2.8115 r
  I_PCI_TOP/ctmTdsLR_1_3176/Y (NAND2X0_HVT)          0.2214   1.0000            0.2312 &   3.0427 f
  I_PCI_TOP/tmp_net178 (net)   1   0.7334 
  I_PCI_TOP/ctmTdsLR_2_3177/A1 (AND2X1_HVT)
                                            0.0436   0.2214   1.0000   0.0313   0.0313 &   3.0740 f
  I_PCI_TOP/ctmTdsLR_2_3177/Y (AND2X1_HVT)           0.1875   1.0000            0.4365 &   3.5105 f
  I_PCI_TOP/n3168 (net)        2   1.9649 
  I_PCI_TOP/U3228/A2 (XNOR2X1_RVT)          0.0101   0.1875   1.0000   0.0070   0.0070 &   3.5175 f
  I_PCI_TOP/U3228/Y (XNOR2X1_RVT)                    0.1234   1.0000            0.4871 &   4.0046 f
  I_PCI_TOP/n3170 (net)        2   1.4502 
  I_PCI_TOP/U3229/A2 (OR2X1_RVT)            0.0000   0.1234   1.0000   0.0000   0.0000 &   4.0046 f
  I_PCI_TOP/U3229/Y (OR2X1_RVT)                      0.0771   1.0000            0.2293 &   4.2339 f
  I_PCI_TOP/n3474 (net)        2   1.4707 
  I_PCI_TOP/U3504/A2 (NAND2X0_LVT)          0.0042   0.0771   1.0000   0.0029   0.0029 &   4.2368 f
  I_PCI_TOP/U3504/Y (NAND2X0_LVT)                    0.1071   1.0000            0.1150 &   4.3518 r
  I_PCI_TOP/n3476 (net)        1   1.4651 
  I_PCI_TOP/U2702/A2 (XOR2X1_RVT)           0.0039   0.1071   1.0000   0.0027   0.0027 &   4.3546 r
  I_PCI_TOP/U2702/Y (XOR2X1_RVT)                     0.1560   1.0000            0.5056 &   4.8602 f
  I_PCI_TOP/n11819 (net)       1   2.1069 
  I_PCI_TOP/U3792/B (FADDX1_RVT)            0.0000   0.1560   1.0000   0.0000   0.0000 &   4.8602 f
  I_PCI_TOP/U3792/S (FADDX1_RVT)                     0.1399   1.0000            0.5655 &   5.4256 r
  I_PCI_TOP/n3495 (net)        2   2.5180 
  I_PCI_TOP/ctmTdsLR_1_2883/A (INVX0_HVT)   0.0175   0.1399   1.0000   0.0119   0.0119 &   5.4375 r
  I_PCI_TOP/ctmTdsLR_1_2883/Y (INVX0_HVT)            0.0919   1.0000            0.1454 &   5.5830 f
  I_PCI_TOP/tmp_net68 (net)    1   0.7038 
  I_PCI_TOP/ctmTdsLR_2_2884/A1 (NAND2X0_LVT)
                                            0.0000   0.0919   1.0000   0.0000   0.0000 &   5.5830 f
  I_PCI_TOP/ctmTdsLR_2_2884/Y (NAND2X0_LVT)          0.1148   1.0000            0.1206 &   5.7036 r
  I_PCI_TOP/n11161 (net)       2   1.4698 
  I_PCI_TOP/U10724/A1 (NAND2X0_HVT)         0.0000   0.1148   1.0000   0.0000   0.0000 &   5.7036 r
  I_PCI_TOP/U10724/Y (NAND2X0_HVT)                   0.3466   1.0000            0.3086 &   6.0121 f
  I_PCI_TOP/n11162 (net)       2   1.5382 
  I_PCI_TOP/ctmTdsLR_5_6331/A2 (NAND2X0_HVT)
                                            0.0000   0.3466   1.0000   0.0000   0.0000 &   6.0122 f
  I_PCI_TOP/ctmTdsLR_5_6331/Y (NAND2X0_HVT)          0.2301   1.0000            0.3788 &   6.3910 r
  I_PCI_TOP/tmp_net1032 (net)
                               1   0.6121 
  I_PCI_TOP/ctmTdsLR_1_6327/A2 (NAND2X0_RVT)
                                            0.0000   0.2301   1.0000   0.0000   0.0000 &   6.3910 r
  I_PCI_TOP/ctmTdsLR_1_6327/Y (NAND2X0_RVT)          0.1919   1.0000            0.2559 &   6.6469 f
  I_PCI_TOP/I_PCI_CORE_N259 (net)
                               1   2.4923 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__18_/D (SDFFARX1_HVT)
                                            0.0888   0.1919   1.0000   0.0670   0.0670 &   6.7139 f
  data arrival time                                                                        6.7139

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6213     8.1213
  clock reconvergence pessimism                                                 0.0572     8.1785
  clock uncertainty                                                            -0.1000     8.0785
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__18_/CLK (SDFFARX1_HVT)                            8.0785 r
  library setup time                                          1.0000           -1.4152     6.6633
  data required time                                                                       6.6633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.6633
  data arrival time                                                                       -6.7139
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0506


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__1_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__24_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_24620_5531/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6899     0.6899
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__1_/CLK (SDFFARX1_RVT)
                                                     0.0678                     0.0000     0.6899 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__1_/QN (SDFFARX1_RVT)
                                                     0.1486   1.0000            0.3757 &   1.0656 f
  I_PCI_TOP/mult_x_24_n810 (net)
                               1   1.9686 
  I_PCI_TOP/ZBUF_987_inst_5053/A (NBUFFX8_HVT)
                                            0.0101   0.1486   1.0000   0.0070   0.0070 &   1.0726 f
  I_PCI_TOP/ZBUF_987_inst_5053/Y (NBUFFX8_HVT)       0.1987   1.0000            0.3521 &   1.4247 f
  I_PCI_TOP/ZBUF_987_38 (net)
                              18  19.3871 
  I_PCI_TOP/U9518/A1 (NOR2X2_RVT)           0.0111   0.1988   1.0000   0.0077   0.0091 &   1.4337 f
  I_PCI_TOP/U9518/Y (NOR2X2_RVT)                     0.1428   1.0000            0.4395 &   1.8733 r
  I_PCI_TOP/n662 (net)         7   7.8968 
  I_PCI_TOP/U2071/A1 (AND2X1_RVT)           0.0103   0.1428   1.0000   0.0071   0.0075 &   1.8808 r
  I_PCI_TOP/U2071/Y (AND2X1_RVT)                     0.0986   1.0000            0.2035 &   2.0843 r
  I_PCI_TOP/n2071 (net)        2   2.0104 
  I_PCI_TOP/U2072/A1 (AND2X1_RVT)           0.0002   0.0986   1.0000   0.0002   0.0002 &   2.0845 r
  I_PCI_TOP/U2072/Y (AND2X1_RVT)                     0.0974   1.0000            0.1803 &   2.2648 r
  I_PCI_TOP/n2075 (net)        2   1.9553 
  I_PCI_TOP/ctmTdsLR_5_6308/A (INVX0_HVT)   0.0000   0.0974   1.0000   0.0000   0.0000 &   2.2648 r
  I_PCI_TOP/ctmTdsLR_5_6308/Y (INVX0_HVT)            0.0695   1.0000            0.1075 &   2.3723 f
  I_PCI_TOP/tmp_net1014 (net)
                               1   0.4697 
  I_PCI_TOP/ctmTdsLR_3_6306/A2 (NAND2X0_RVT)
                                            0.0000   0.0695   1.0000   0.0000   0.0000 &   2.3723 f
  I_PCI_TOP/ctmTdsLR_3_6306/Y (NAND2X0_RVT)          0.1465   1.0000            0.1356 &   2.5079 r
  I_PCI_TOP/tmp_net1015 (net)
                               1   0.9036 
  I_PCI_TOP/ctmTdsLR_1_6304/A2 (NAND3X0_RVT)
                                            0.0182   0.1465   1.0000   0.0127   0.0127 &   2.5206 r
  I_PCI_TOP/ctmTdsLR_1_6304/Y (NAND3X0_RVT)          0.2831   1.0000            0.2946 &   2.8152 f
  I_PCI_TOP/n11722 (net)       2   3.0857 
  I_PCI_TOP/ctmTdsLR_1_3531/A (INVX0_HVT)   0.0357   0.2831   1.0000   0.0249   0.0249 &   2.8401 f
  I_PCI_TOP/ctmTdsLR_1_3531/Y (INVX0_HVT)            0.1895   1.0000            0.2925 &   3.1326 r
  I_PCI_TOP/tmp_net302 (net)   2   1.4777 
  I_PCI_TOP/ctmTdsLR_2_3532/A4 (OA222X1_RVT)
                                            0.0000   0.1895   1.0000   0.0000   0.0000 &   3.1326 r
  I_PCI_TOP/ctmTdsLR_2_3532/Y (OA222X1_RVT)          0.1322   1.0000            0.3634 &   3.4960 r
  I_PCI_TOP/n2088 (net)        1   1.9411 
  I_PCI_TOP/U2145/B (FADDX1_RVT)            0.0000   0.1322   1.0000   0.0000   0.0000 &   3.4960 r
  I_PCI_TOP/U2145/CO (FADDX1_RVT)                    0.1781   1.0000            0.3495 &   3.8455 r
  I_PCI_TOP/n2052 (net)        1   3.4773 
  I_PCI_TOP/U2108/B (FADDX1_RVT)            0.0074   0.1781   1.0000   0.0051   0.0052 &   3.8507 r
  I_PCI_TOP/U2108/S (FADDX1_RVT)                     0.1532   1.0000            0.5401 &   4.3908 f
  I_PCI_TOP/n2056 (net)        1   2.6392 
  I_PCI_TOP/U2111/B (FADDX1_RVT)            0.0000   0.1532   1.0000   0.0000   0.0000 &   4.3908 f
  I_PCI_TOP/U2111/S (FADDX1_RVT)                     0.1432   1.0000            0.4799 &   4.8707 f
  I_PCI_TOP/n2058 (net)        1   1.7663 
  I_PCI_TOP/U2112/A (INVX2_RVT)             0.0000   0.1432   1.0000   0.0000   0.0000 &   4.8708 f
  I_PCI_TOP/U2112/Y (INVX2_RVT)                      0.0944   1.0000            0.1399 &   5.0107 r
  I_PCI_TOP/n2373 (net)        2   3.4507 
  I_PCI_TOP/U2410/A1 (NAND2X0_RVT)          0.0000   0.0944   1.0000   0.0000   0.0000 &   5.0107 r
  I_PCI_TOP/U2410/Y (NAND2X0_RVT)                    0.2128   1.0000            0.1881 &   5.1989 f
  I_PCI_TOP/n10422 (net)       4   3.3759 
  I_PCI_TOP/U2411/A2 (NAND2X0_RVT)          0.0103   0.2128   1.0000   0.0071   0.0072 &   5.2060 f
  I_PCI_TOP/U2411/Y (NAND2X0_RVT)                    0.1560   1.0000            0.2394 &   5.4454 r
  I_PCI_TOP/n2376 (net)        1   0.7955 
  I_PCI_TOP/U2414/A2 (NAND3X0_RVT)          0.0135   0.1560   1.0000   0.0093   0.0093 &   5.4547 r
  I_PCI_TOP/U2414/Y (NAND3X0_RVT)                    0.1633   1.0000            0.2137 &   5.6684 f
  I_PCI_TOP/n2492 (net)        2   1.3041 
  I_PCI_TOP/ctmTdsLR_1_3117/A3 (AND4X1_RVT)
                                            0.0086   0.1633   1.0000   0.0060   0.0060 &   5.6744 f
  I_PCI_TOP/ctmTdsLR_1_3117/Y (AND4X1_RVT)           0.1372   1.0000            0.3883 &   6.0627 f
  I_PCI_TOP/n2388 (net)        1   0.8476 
  I_PCI_TOP/U2426/A2 (OR2X1_RVT)            0.0096   0.1372   1.0000   0.0066   0.0066 &   6.0694 f
  I_PCI_TOP/U2426/Y (OR2X1_RVT)                      0.1073   1.0000            0.2683 &   6.3376 f
  I_PCI_TOP/n10739 (net)       4   3.9466 
  I_PCI_TOP/ctmTdsLR_4_6403/A2 (NAND2X0_LVT)
                                            0.0063   0.1073   1.0000   0.0044   0.0044 &   6.3420 f
  I_PCI_TOP/ctmTdsLR_4_6403/Y (NAND2X0_LVT)          0.0854   1.0000            0.1199 &   6.4619 r
  I_PCI_TOP/tmp_net1084 (net)
                               1   0.8518 
  I_PCI_TOP/ctmTdsLR_2_6401/A3 (NAND3X0_LVT)
                                            0.0061   0.0854   1.0000   0.0043   0.0043 &   6.4662 r
  I_PCI_TOP/ctmTdsLR_2_6401/Y (NAND3X0_LVT)          0.1077   1.0000            0.0998 &   6.5660 f
  I_PCI_TOP/tmp_net1085 (net)
                               1   1.7821 
  I_PCI_TOP/ctmTdsLR_1_6400/A (INVX2_LVT)   0.0000   0.1077   1.0000   0.0000   0.0000 &   6.5660 f
  I_PCI_TOP/ctmTdsLR_1_6400/Y (INVX2_LVT)            0.0977   1.0000            0.1175 &   6.6834 r
  I_PCI_TOP/n11280 (net)      10   9.3000 
  I_PCI_TOP/U9400/A2 (OA21X1_RVT)           0.0000   0.0977   1.0000   0.0000   0.0005 &   6.6839 r
  I_PCI_TOP/U9400/Y (OA21X1_RVT)                     0.0952   1.0000            0.2145 &   6.8984 r
  I_PCI_TOP/n9493 (net)        2   1.3948 
  I_PCI_TOP/ctmTdsLR_2_6577/A1 (NAND2X0_HVT)
                                            0.0000   0.0952   1.0000   0.0000   0.0000 &   6.8984 r
  I_PCI_TOP/ctmTdsLR_2_6577/Y (NAND2X0_HVT)          0.2183   1.0000            0.1981 &   7.0965 f
  I_PCI_TOP/tmp_net1208 (net)
                               1   0.5514 
  I_PCI_TOP/ctmTdsLR_1_6576/A3 (OA21X1_RVT)
                                            0.0000   0.2183   1.0000   0.0000   0.0000 &   7.0965 f
  I_PCI_TOP/ctmTdsLR_1_6576/Y (OA21X1_RVT)           0.1253   1.0000            0.3537 &   7.4502 f
  I_PCI_TOP/n425 (net)         1   3.7144 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__24_/D (SDFFARX1_RVT)
                                            0.0186   0.1253   1.0000   0.0132   0.0133 &   7.4635 f
  data arrival time                                                                        7.4635

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6173     8.1173
  clock reconvergence pessimism                                                 0.0572     8.1745
  clock uncertainty                                                            -0.1000     8.0745
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__24_/CLK (SDFFARX1_RVT)                            8.0745 r
  library setup time                                          1.0000           -0.6608     7.4137
  data required time                                                                       7.4137
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4137
  data arrival time                                                                       -7.4635
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0499


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_54066_5561/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0793     1.0793
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__23_/CLK (SDFFARX1_HVT)
                                                     0.0911                     0.0000     1.0793 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__23_/Q (SDFFARX1_HVT)
                                                     0.3223   1.0000            1.3091 &   2.3885 f
  I_SDRAM_TOP/I_SDRAM_IF/n17402 (net)
                               5   5.4125 
  I_SDRAM_TOP/I_SDRAM_IF/U3187/A4 (MUX41X1_RVT)
                                            0.0606   0.3223   1.0000   0.0406   0.0406 &   2.4291 f
  I_SDRAM_TOP/I_SDRAM_IF/U3187/Y (MUX41X1_RVT)       0.1929   1.0000            0.8732 &   3.3023 f
  I_SDRAM_TOP/I_SDRAM_IF/n1518 (net)
                               2   2.8282 
  I_SDRAM_TOP/I_SDRAM_IF/U3749/A2 (AO22X1_RVT)
                                            0.0284   0.1929   1.0000   0.0195   0.0195 &   3.3218 f
  I_SDRAM_TOP/I_SDRAM_IF/U3749/Y (AO22X1_RVT)        0.1156   1.0000            0.4291 &   3.7509 f
  I_SDRAM_TOP/I_SDRAM_IF/N966 (net)
                               1   3.4354 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__19_/D (SDFFARX1_HVT)
                                            0.0129   0.1156   1.0000   0.0089   0.0090 &   3.7599 f
  data arrival time                                                                        3.7599

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9742     5.0742
  clock reconvergence pessimism                                                 0.1051     5.1793
  clock uncertainty                                                            -0.1000     5.0793
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__19_/CLK (SDFFARX1_HVT)                       5.0793 r
  library setup time                                          1.0000           -1.3673     3.7119
  data required time                                                                       3.7119
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7119
  data arrival time                                                                       -3.7599
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0479


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__11_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__30_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_25576_5540/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6926     0.6926
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__11_/CLK (SDFFARX1_RVT)
                                                     0.0775                     0.0000     0.6926 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__11_/QN (SDFFARX1_RVT)
                                                     0.1678   1.0000            0.4023 &   1.0949 f
  I_PCI_TOP/mult_x_26_n800 (net)
                               2   2.9386 
  I_PCI_TOP/U9073/A (NBUFFX8_HVT)           0.0165   0.1678   1.0000   0.0114   0.0114 &   1.1062 f
  I_PCI_TOP/U9073/Y (NBUFFX8_HVT)                    0.2144   1.0000            0.3783 &   1.4846 f
  I_PCI_TOP/n12319 (net)      15  23.0580 
  I_PCI_TOP/U5178/A1 (NOR2X2_HVT)           0.0000   0.2139   1.0000   0.0000   0.0005 &   1.4851 f
  I_PCI_TOP/U5178/Y (NOR2X2_HVT)                     0.1867   1.0000            0.6947 &   2.1797 r
  I_PCI_TOP/n5125 (net)        2   3.8313 
  I_PCI_TOP/U5196/A2 (XOR3X1_RVT)           0.0000   0.1867   1.0000   0.0000   0.0000 &   2.1798 r
  I_PCI_TOP/U5196/Y (XOR3X1_RVT)                     0.1325   1.0000            0.6969 &   2.8767 f
  I_PCI_TOP/n5160 (net)        1   1.9640 
  I_PCI_TOP/U5219/CI (FADDX1_RVT)           0.0130   0.1325   1.0000   0.0090   0.0090 &   2.8857 f
  I_PCI_TOP/U5219/CO (FADDX1_RVT)                    0.1449   1.0000            0.3732 &   3.2589 f
  I_PCI_TOP/n5154 (net)        1   2.5737 
  I_PCI_TOP/U5215/B (FADDX1_RVT)            0.0000   0.1449   1.0000   0.0000   0.0000 &   3.2589 f
  I_PCI_TOP/U5215/S (FADDX1_RVT)                     0.1432   1.0000            0.4745 &   3.7334 f
  I_PCI_TOP/n5157 (net)        1   1.7814 
  I_PCI_TOP/U5218/CI (FADDX1_RVT)           0.0099   0.1432   1.0000   0.0069   0.0069 &   3.7403 f
  I_PCI_TOP/U5218/S (FADDX1_RVT)                     0.1237   1.0000            0.5633 &   4.3035 r
  I_PCI_TOP/n5735 (net)        2   1.7599 
  I_PCI_TOP/U5727/A1 (NAND2X0_RVT)          0.0077   0.1237   1.0000   0.0053   0.0053 &   4.3089 r
  I_PCI_TOP/U5727/Y (NAND2X0_RVT)                    0.1621   1.0000            0.1679 &   4.4767 f
  I_PCI_TOP/n11352 (net)       3   2.3491 
  I_PCI_TOP/U5729/A2 (OAI21X1_RVT)          0.0330   0.1621   1.0000   0.0233   0.0234 &   4.5001 f
  I_PCI_TOP/U5729/Y (OAI21X1_RVT)                    0.0963   1.0000            0.4491 &   4.9492 r
  I_PCI_TOP/n11304 (net)       2   1.5406 
  I_PCI_TOP/U6581/A (INVX1_HVT)             0.0000   0.0963   1.0000   0.0000   0.0000 &   4.9492 r
  I_PCI_TOP/U6581/Y (INVX1_HVT)                      0.0835   1.0000            0.1136 &   5.0628 f
  I_PCI_TOP/n12088 (net)       1   1.0229 
  I_PCI_TOP/ctmTdsLR_1_3997/A2 (OAI221X1_RVT)
                                            0.0044   0.0835   1.0000   0.0031   0.0031 &   5.0659 f
  I_PCI_TOP/ctmTdsLR_1_3997/Y (OAI221X1_RVT)         0.0720   1.0000            0.5010 &   5.5668 r
  I_PCI_TOP/n11289 (net)       1   0.6143 
  I_PCI_TOP/gre_a_INV_55_inst_7533/A (INVX0_HVT)
                                            0.0000   0.0720   1.0000   0.0000   0.0000 &   5.5669 r
  I_PCI_TOP/gre_a_INV_55_inst_7533/Y (INVX0_HVT)     0.1287   1.0000            0.1242 &   5.6910 f
  I_PCI_TOP/gre_a_INV_55_37 (net)
                               2   1.5642 
  I_PCI_TOP/ctmTdsLR_1_4445/A2 (OAI221X1_RVT)
                                            0.0096   0.1287   1.0000   0.0066   0.0066 &   5.6977 f
  I_PCI_TOP/ctmTdsLR_1_4445/Y (OAI221X1_RVT)         0.0938   1.0000            0.5436 &   6.2413 r
  I_PCI_TOP/n7680 (net)        2   1.7470 
  I_PCI_TOP/ctmTdsLR_4_6363/A1 (NAND2X0_HVT)
                                            0.0000   0.0938   1.0000   0.0000   0.0000 &   6.2413 r
  I_PCI_TOP/ctmTdsLR_4_6363/Y (NAND2X0_HVT)          0.2688   1.0000            0.2463 &   6.4875 f
  I_PCI_TOP/tmp_net1055 (net)
                               1   1.0359 
  I_PCI_TOP/ctmTdsLR_2_6361_roptpi_6822/A3 (AND3X1_RVT)
                                            0.0478   0.2688   1.0000   0.0331   0.0331 &   6.5206 f
  I_PCI_TOP/ctmTdsLR_2_6361_roptpi_6822/Y (AND3X1_RVT)
                                                     0.1046   1.0000            0.3983 &   6.9189 f
  I_PCI_TOP/tmp_net1056 (net)
                               1   1.4012 
  I_PCI_TOP/U7632/A3 (NAND3X0_RVT)          0.0103   0.1046   1.0000   0.0071   0.0071 &   6.9261 f
  I_PCI_TOP/U7632/Y (NAND3X0_RVT)                    0.1986   1.0000            0.1844 &   7.1105 r
  I_PCI_TOP/n11598 (net)       2   2.2595 
  I_PCI_TOP/ctmTdsLR_2_3119/S0 (MUX41X1_RVT)
                                            0.0070   0.1986   1.0000   0.0048   0.0049 &   7.1153 r
  I_PCI_TOP/ctmTdsLR_2_3119/Y (MUX41X1_RVT)          0.1833   1.0000            0.3108 &   7.4261 f
  I_PCI_TOP/I_PCI_CORE_N367 (net)
                               1   1.5401 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__30_/D (SDFFARX1_RVT)
                                            0.0000   0.1833   1.0000   0.0000   0.0000 &   7.4261 f
  data arrival time                                                                        7.4261

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6210     8.1210
  clock reconvergence pessimism                                                 0.0468     8.1678
  clock uncertainty                                                            -0.1000     8.0678
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__30_/CLK (SDFFARX1_RVT)                            8.0678 r
  library setup time                                          1.0000           -0.6894     7.3784
  data required time                                                                       7.3784
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.3784
  data arrival time                                                                       -7.4261
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0477


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__21_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_6999_5539/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6919     0.6919
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_/CLK (SDFFARX1_HVT)
                                                     0.1092                     0.0000     0.6919 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_/QN (SDFFARX1_HVT)
                                                     0.3948   1.0000            0.9936 &   1.6856 r
  I_PCI_TOP/mult_x_32_n822 (net)
                               3   3.4421 
  I_PCI_TOP/U194/A1 (NOR2X0_RVT)            0.0786   0.3948   1.0000   0.0557   0.0557 &   1.7413 r
  I_PCI_TOP/U194/Y (NOR2X0_RVT)                      0.0713   1.0000            0.3890 &   2.1303 f
  I_PCI_TOP/n113 (net)         2   1.7526 
  I_PCI_TOP/U199/A1 (NAND2X0_RVT)           0.0000   0.0713   1.0000   0.0000   0.0000 &   2.1303 f
  I_PCI_TOP/U199/Y (NAND2X0_RVT)                     0.4429   1.0000            0.2839 &   2.4142 r
  I_PCI_TOP/n262 (net)         2   4.3382 
  I_PCI_TOP/ctmTdsLR_2_2821/S1 (MUX41X1_RVT)
                                            0.0199   0.4429   1.0000   0.0138   0.0138 &   2.4280 r
  I_PCI_TOP/ctmTdsLR_2_2821/Y (MUX41X1_RVT)          0.1855   1.0000            0.7574 &   3.1854 f
  I_PCI_TOP/n264 (net)         2   1.9426 
  I_PCI_TOP/U346/A (INVX1_LVT)              0.0132   0.1855   1.0000   0.0091   0.0091 &   3.1945 f
  I_PCI_TOP/U346/Y (INVX1_LVT)                       0.1045   1.0000            0.1351 &   3.3296 r
  I_PCI_TOP/n382 (net)         2   2.3910 
  I_PCI_TOP/U7138/A1 (XOR3X2_RVT)           0.0052   0.1045   1.0000   0.0036   0.0036 &   3.3332 r
  I_PCI_TOP/U7138/Y (XOR3X2_RVT)                     0.1695   1.0000            0.5709 &   3.9041 f
  I_PCI_TOP/n452 (net)         1   5.3746 
  I_PCI_TOP/U516/CI (FADDX1_RVT)            0.0063   0.1695   1.0000   0.0044   0.0046 &   3.9087 f
  I_PCI_TOP/U516/S (FADDX1_RVT)                      0.1262   1.0000            0.5794 &   4.4881 r
  I_PCI_TOP/n455 (net)         2   1.8784 
  I_PCI_TOP/U518/A2 (NOR2X1_RVT)            0.0069   0.1262   1.0000   0.0048   0.0048 &   4.4929 r
  I_PCI_TOP/U518/Y (NOR2X1_RVT)                      0.0626   1.0000            0.2356 &   4.7285 f
  I_PCI_TOP/n482 (net)         2   1.3354 
  I_PCI_TOP/U519/A (INVX0_HVT)              0.0000   0.0626   1.0000   0.0000   0.0000 &   4.7285 f
  I_PCI_TOP/U519/Y (INVX0_HVT)                       0.0800   1.0000            0.0889 &   4.8175 r
  I_PCI_TOP/n459 (net)         1   0.5525 
  I_PCI_TOP/U520/A2 (NAND2X0_LVT)           0.0000   0.0800   1.0000   0.0000   0.0000 &   4.8175 r
  I_PCI_TOP/U520/Y (NAND2X0_LVT)                     0.1056   1.0000            0.0631 &   4.8806 f
  I_PCI_TOP/n467 (net)         1   1.0547 
  I_PCI_TOP/U7140/A1 (XOR2X1_RVT)           0.0000   0.1056   1.0000   0.0000   0.0000 &   4.8806 f
  I_PCI_TOP/U7140/Y (XOR2X1_RVT)                     0.1175   1.0000            0.3457 &   5.2262 r
  I_PCI_TOP/n547 (net)         2   1.5416 
  I_PCI_TOP/U524/A2 (NOR2X0_RVT)            0.0000   0.1175   1.0000   0.0000   0.0000 &   5.2262 r
  I_PCI_TOP/U524/Y (NOR2X0_RVT)                      0.0763   1.0000            0.2428 &   5.4691 f
  I_PCI_TOP/n10312 (net)       3   2.4178 
  I_PCI_TOP/U7141/A1 (OR2X1_RVT)            0.0039   0.0763   1.0000   0.0027   0.0027 &   5.4718 f
  I_PCI_TOP/U7141/Y (OR2X1_RVT)                      0.0746   1.0000            0.2313 &   5.7030 f
  I_PCI_TOP/n681 (net)         2   1.2786 
  I_PCI_TOP/ctmTdsLR_1_2876/A1 (OA221X1_LVT)
                                            0.0000   0.0746   1.0000   0.0000   0.0000 &   5.7031 f
  I_PCI_TOP/ctmTdsLR_1_2876/Y (OA221X1_LVT)          0.0759   1.0000            0.2232 &   5.9263 f
  I_PCI_TOP/n10269 (net)       2   1.3514 
  I_PCI_TOP/ctmTdsLR_1_3090/A2 (OA221X1_RVT)
                                            0.0024   0.0759   1.0000   0.0017   0.0017 &   5.9279 f
  I_PCI_TOP/ctmTdsLR_1_3090/Y (OA221X1_RVT)          0.1751   1.0000            0.4688 &   6.3968 f
  I_PCI_TOP/n10800 (net)       4   3.6131 
  I_PCI_TOP/ctmTdsLR_1_4303/A3 (AO221X1_LVT)
                                            0.0000   0.1751   1.0000   0.0000   0.0000 &   6.3968 f
  I_PCI_TOP/ctmTdsLR_1_4303/Y (AO221X1_LVT)          0.0725   1.0000            0.2603 &   6.6571 f
  I_PCI_TOP/ZINV_495_12 (net)
                               2   3.3359 
  I_PCI_TOP/ZINV_388_inst_2681/A (INVX2_LVT)
                                            0.0000   0.0725   1.0000   0.0000   0.0000 &   6.6571 f
  I_PCI_TOP/ZINV_388_inst_2681/Y (INVX2_LVT)         0.0825   1.0000            0.0911 &   6.7482 r
  I_PCI_TOP/ZINV_388_12 (net)
                               9   8.4125 
  I_PCI_TOP/ctmTdsLR_1_4563/A (INVX0_RVT)   0.0000   0.0825   1.0000   0.0000   0.0004 &   6.7487 r
  I_PCI_TOP/ctmTdsLR_1_4563/Y (INVX0_RVT)            0.0470   1.0000            0.0636 &   6.8123 f
  I_PCI_TOP/tmp_net766 (net)   1   0.6234 
  I_PCI_TOP/ctmTdsLR_1_4786/A1 (AO21X1_RVT)
                                            0.0020   0.0470   1.0000   0.0014   0.0014 &   6.8137 f
  I_PCI_TOP/ctmTdsLR_1_4786/Y (AO21X1_RVT)           0.0946   1.0000            0.2598 &   7.0735 f
  I_PCI_TOP/tmp_net869 (net)   1   1.3007 
  I_PCI_TOP/U884/A1 (XNOR2X1_RVT)           0.0000   0.0946   1.0000   0.0000   0.0000 &   7.0735 f
  I_PCI_TOP/U884/Y (XNOR2X1_RVT)                     0.1291   1.0000            0.3784 &   7.4519 f
  I_PCI_TOP/I_PCI_CORE_N550 (net)
                               1   1.8566 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__21_/D (SDFFARX1_RVT)
                                            0.0139   0.1291   1.0000   0.0096   0.0096 &   7.4616 f
  data arrival time                                                                        7.4616

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6117     8.1117
  clock reconvergence pessimism                                                 0.0567     8.1684
  clock uncertainty                                                            -0.1000     8.0684
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__21_/CLK (SDFFARX1_RVT)                            8.0684 r
  library setup time                                          1.0000           -0.6541     7.4143
  data required time                                                                       7.4143
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4143
  data arrival time                                                                       -7.4616
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0473


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__24_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__15_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_24620_5531/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6905     0.6905
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__24_/CLK (SDFFARX1_RVT)
                                                     0.0716                     0.0000     0.6905 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__24_/QN (SDFFARX1_RVT)
                                                     0.1697   1.0000            0.4005 &   1.0911 f
  I_PCI_TOP/mult_x_23_n819 (net)
                               2   3.0344 
  I_PCI_TOP/U936/A (NBUFFX4_RVT)            0.0147   0.1697   1.0000   0.0102   0.0103 &   1.1013 f
  I_PCI_TOP/U936/Y (NBUFFX4_RVT)                     0.1342   1.0000            0.2823 &   1.3836 f
  I_PCI_TOP/n12308 (net)      16  21.5342 
  I_PCI_TOP/U3458/A1 (NOR2X0_RVT)           0.0045   0.1346   1.0000   0.0032   0.0035 &   1.3871 f
  I_PCI_TOP/U3458/Y (NOR2X0_RVT)                     0.0987   1.0000            0.3487 &   1.7357 r
  I_PCI_TOP/n3544 (net)        2   2.3873 
  I_PCI_TOP/U3554/A3 (AOI21X1_RVT)          0.0097   0.0987   1.0000   0.0067   0.0067 &   1.7424 r
  I_PCI_TOP/U3554/Y (AOI21X1_RVT)                    0.0835   1.0000            0.2317 &   1.9741 f
  I_PCI_TOP/n3586 (net)        4   3.1964 
  I_PCI_TOP/ctmTdsLR_2_6738/A (INVX0_HVT)   0.0042   0.0835   1.0000   0.0029   0.0029 &   1.9771 f
  I_PCI_TOP/ctmTdsLR_2_6738/Y (INVX0_HVT)            0.1055   1.0000            0.1164 &   2.0934 r
  I_PCI_TOP/tmp_net1320 (net)
                               1   0.8662 
  I_PCI_TOP/ctmTdsLR_1_6737/A1 (NAND4X0_RVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0000 &   2.0934 r
  I_PCI_TOP/ctmTdsLR_1_6737/Y (NAND4X0_RVT)          0.1845   1.0000            0.1709 &   2.2643 f
  I_PCI_TOP/n3592 (net)        1   1.0742 
  I_PCI_TOP/U3611/A4 (AND4X1_LVT)           0.0455   0.1845   1.0000   0.0328   0.0328 &   2.2971 f
  I_PCI_TOP/U3611/Y (AND4X1_LVT)                     0.0766   1.0000            0.2701 &   2.5672 f
  I_PCI_TOP/n3614 (net)        1   1.5001 
  I_PCI_TOP/U3626/CI (FADDX1_RVT)           0.0000   0.0766   1.0000   0.0000   0.0000 &   2.5672 f
  I_PCI_TOP/U3626/S (FADDX1_RVT)                     0.1565   1.0000            0.5557 &   3.1230 r
  I_PCI_TOP/n3618 (net)        2   3.2793 
  I_PCI_TOP/U3628/A (INVX1_HVT)             0.0229   0.1565   1.0000   0.0162   0.0163 &   3.1393 r
  I_PCI_TOP/U3628/Y (INVX1_HVT)                      0.0846   1.0000            0.1402 &   3.2795 f
  I_PCI_TOP/n3619 (net)        1   0.4691 
  I_PCI_TOP/U3629/A2 (NAND2X0_RVT)          0.0000   0.0846   1.0000   0.0000   0.0000 &   3.2795 f
  I_PCI_TOP/U3629/Y (NAND2X0_RVT)                    0.2309   1.0000            0.1908 &   3.4702 r
  I_PCI_TOP/n3721 (net)        2   1.8808 
  I_PCI_TOP/U3731/A1 (NAND2X0_RVT)          0.0000   0.2309   1.0000   0.0000   0.0000 &   3.4702 r
  I_PCI_TOP/U3731/Y (NAND2X0_RVT)                    0.1608   1.0000            0.1842 &   3.6545 f
  I_PCI_TOP/n3723 (net)        1   1.5064 
  I_PCI_TOP/U3732/A1 (XNOR2X1_RVT)          0.0042   0.1608   1.0000   0.0029   0.0029 &   3.6574 f
  I_PCI_TOP/U3732/Y (XNOR2X1_RVT)                    0.1286   1.0000            0.4107 &   4.0681 f
  I_PCI_TOP/n3726 (net)        2   1.7620 
  I_PCI_TOP/U3735/A1 (NAND2X0_LVT)          0.0054   0.1286   1.0000   0.0037   0.0037 &   4.0718 f
  I_PCI_TOP/U3735/Y (NAND2X0_LVT)                    0.1939   1.0000            0.1958 &   4.2676 r
  I_PCI_TOP/n10010 (net)       3   3.4535 
  I_PCI_TOP/U3736/A2 (OR2X1_RVT)            0.0000   0.1939   1.0000   0.0000   0.0000 &   4.2676 r
  I_PCI_TOP/U3736/Y (OR2X1_RVT)                      0.0882   1.0000            0.2213 &   4.4889 r
  I_PCI_TOP/n3746 (net)        2   1.6137 
  I_PCI_TOP/ctmTdsLR_1_4540/A1 (NAND4X0_RVT)
                                            0.0000   0.0882   1.0000   0.0000   0.0000 &   4.4889 r
  I_PCI_TOP/ctmTdsLR_1_4540/Y (NAND4X0_RVT)          0.2507   1.0000            0.2125 &   4.7014 f
  I_PCI_TOP/n10124 (net)       2   1.9305 
  I_PCI_TOP/U3754/A (INVX0_LVT)             0.0247   0.2507   1.0000   0.0177   0.0177 &   4.7192 f
  I_PCI_TOP/U3754/Y (INVX0_LVT)                      0.1341   1.0000            0.1783 &   4.8974 r
  I_PCI_TOP/n10154 (net)       2   1.8551 
  I_PCI_TOP/U3755/A1 (NAND2X0_LVT)          0.0189   0.1341   1.0000   0.0133   0.0133 &   4.9108 r
  I_PCI_TOP/U3755/Y (NAND2X0_LVT)                    0.0899   1.0000            0.0729 &   4.9837 f
  I_PCI_TOP/n10482 (net)       2   1.4340 
  I_PCI_TOP/U3759/A1 (AND2X1_RVT)           0.0000   0.0899   1.0000   0.0000   0.0000 &   4.9837 f
  I_PCI_TOP/U3759/Y (AND2X1_RVT)                     0.0809   1.0000            0.1926 &   5.1763 f
  I_PCI_TOP/n10488 (net)       2   1.7173 
  I_PCI_TOP/U3760/A4 (AO22X1_RVT)           0.0032   0.0809   1.0000   0.0022   0.0022 &   5.1785 f
  I_PCI_TOP/U3760/Y (AO22X1_RVT)                     0.1076   1.0000            0.2348 &   5.4133 f
  I_PCI_TOP/n10757 (net)       3   2.7574 
  I_PCI_TOP/ctmTdsLR_1_3430/A4 (OA222X1_LVT)
                                            0.0000   0.1076   1.0000   0.0000   0.0000 &   5.4134 f
  I_PCI_TOP/ctmTdsLR_1_3430/Y (OA222X1_LVT)          0.1177   1.0000            0.2491 &   5.6625 f
  I_PCI_TOP/n11167 (net)       7   7.0152 
  I_PCI_TOP/ctmTdsLR_1_3596/A1 (NAND2X0_LVT)
                                            0.0041   0.1177   1.0000   0.0029   0.0032 &   5.6657 f
  I_PCI_TOP/ctmTdsLR_1_3596/Y (NAND2X0_LVT)          0.0804   1.0000            0.1184 &   5.7841 r
  I_PCI_TOP/tmp_net327 (net)   1   0.7330 
  I_PCI_TOP/ctmTdsLR_2_3597/A1 (AND2X1_HVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0000 &   5.7841 r
  I_PCI_TOP/ctmTdsLR_2_3597/Y (AND2X1_HVT)           0.1795   1.0000            0.3653 &   6.1494 r
  I_PCI_TOP/n11172 (net)       1   1.5650 
  I_PCI_TOP/U10730/A1 (XOR2X1_RVT)          0.0087   0.1795   1.0000   0.0061   0.0061 &   6.1554 r
  I_PCI_TOP/U10730/Y (XOR2X1_RVT)                    0.1788   1.0000            0.5468 &   6.7022 f
  I_PCI_TOP/I_PCI_CORE_N256 (net)
                               1   3.9596 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__15_/D (SDFFARX1_HVT)
                                            0.0206   0.1788   1.0000   0.0143   0.0144 &   6.7166 f
  data arrival time                                                                        6.7166

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6207     8.1207
  clock reconvergence pessimism                                                 0.0572     8.1779
  clock uncertainty                                                            -0.1000     8.0779
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__15_/CLK (SDFFARX1_HVT)                            8.0779 r
  library setup time                                          1.0000           -1.4081     6.6698
  data required time                                                                       6.6698
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.6698
  data arrival time                                                                       -6.7166
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0468


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14149_5610/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1701     3.2201
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__30_/CLK (SDFFNARX1_HVT)
                                                     0.0681                     0.0000     3.2201 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__30_/Q (SDFFNARX1_HVT)
                                                     0.3508   1.0000            1.2213 &   4.4413 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_292 (net)
                               5   5.7702 
  I_SDRAM_TOP/I_SDRAM_IF/U5015/A4 (MUX41X1_RVT)
                                            0.0727   0.3508   1.0000   0.0474   0.0475 &   4.4888 f
  I_SDRAM_TOP/I_SDRAM_IF/U5015/Y (MUX41X1_RVT)       0.1862   1.0000            0.8795 &   5.3683 f
  I_SDRAM_TOP/I_SDRAM_IF/n2515 (net)
                               2   2.0530 
  I_SDRAM_TOP/I_SDRAM_IF/U5017/A2 (AO22X1_RVT)
                                            0.0310   0.1862   1.0000   0.0222   0.0222 &   5.3905 f
  I_SDRAM_TOP/I_SDRAM_IF/U5017/Y (AO22X1_RVT)        0.1042   1.0000            0.4107 &   5.8012 f
  I_SDRAM_TOP/I_SDRAM_IF/N3728 (net)
                               1   2.4581 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__26_/D (SDFFNARX1_HVT)
                                            0.0071   0.1042   1.0000   0.0049   0.0050 &   5.8061 f
  data arrival time                                                                        5.8061

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0808     7.2308
  clock reconvergence pessimism                                                 0.0803     7.3111
  clock uncertainty                                                            -0.1000     7.2111
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__26_/CLK (SDFFNARX1_HVT)                      7.2111 f
  library setup time                                          1.0000           -1.4513     5.7598
  data required time                                                                       5.7598
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7598
  data arrival time                                                                       -5.8061
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0463


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__4_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__28_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_12270_5533/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6912     0.6912
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__4_/CLK (SDFFARX1_HVT)
                                                     0.0775                     0.0000     0.6912 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__4_/QN (SDFFARX1_HVT)
                                                     0.2999   1.0000            0.8647 &   1.5559 r
  I_PCI_TOP/mult_x_27_n807 (net)
                               1   0.9641 
  I_PCI_TOP/HFSBUF_460_1106/A (NBUFFX4_LVT)
                                            0.0346   0.2999   1.0000   0.0240   0.0240 &   1.5798 r
  I_PCI_TOP/HFSBUF_460_1106/Y (NBUFFX4_LVT)          0.1596   1.0000            0.2496 &   1.8294 r
  I_PCI_TOP/HFSNET_122 (net)  16  24.4657 
  I_PCI_TOP/U6236/A1 (OR2X1_RVT)            0.0000   0.1596   1.0000   0.0000   0.0010 &   1.8305 r
  I_PCI_TOP/U6236/Y (OR2X1_RVT)                      0.1355   1.0000            0.2381 &   2.0685 r
  I_PCI_TOP/n6282 (net)        2   3.4424 
  I_PCI_TOP/U6238/A2 (XNOR3X1_RVT)          0.0000   0.1355   1.0000   0.0000   0.0000 &   2.0685 r
  I_PCI_TOP/U6238/Y (XNOR3X1_RVT)                    0.1881   1.0000            0.7833 &   2.8518 f
  I_PCI_TOP/n6323 (net)        3   3.5071 
  I_PCI_TOP/ctmTdsLR_1_3193/A2 (AOI222X1_RVT)
                                            0.0000   0.1881   1.0000   0.0000   0.0000 &   2.8518 f
  I_PCI_TOP/ctmTdsLR_1_3193/Y (AOI222X1_RVT)         0.1554   1.0000            0.6597 &   3.5115 r
  I_PCI_TOP/n6374 (net)        2   4.6176 
  I_PCI_TOP/ctmTdsLR_1_3408/A1 (XNOR3X1_RVT)
                                            0.0000   0.1554   1.0000   0.0000   0.0000 &   3.5115 r
  I_PCI_TOP/ctmTdsLR_1_3408/Y (XNOR3X1_RVT)          0.1774   1.0000            0.6770 &   4.1886 f
  I_PCI_TOP/n6426 (net)        1   1.4614 
  I_PCI_TOP/U6438/CI (FADDX1_RVT)           0.0000   0.1774   1.0000   0.0000   0.0000 &   4.1886 f
  I_PCI_TOP/U6438/S (FADDX1_RVT)                     0.1217   1.0000            0.5794 &   4.7679 r
  I_PCI_TOP/n6434 (net)        1   1.6609 
  I_PCI_TOP/U6443/CI (FADDX1_RVT)           0.0000   0.1217   1.0000   0.0000   0.0000 &   4.7679 r
  I_PCI_TOP/U6443/S (FADDX1_RVT)                     0.1386   1.0000            0.4653 &   5.2332 f
  I_PCI_TOP/n6603 (net)        2   1.3976 
  I_PCI_TOP/U6444/A2 (NOR2X1_RVT)           0.0000   0.1386   1.0000   0.0000   0.0000 &   5.2332 f
  I_PCI_TOP/U6444/Y (NOR2X1_RVT)                     0.1116   1.0000            0.3145 &   5.5478 r
  I_PCI_TOP/n10850 (net)       3   2.9071 
  I_PCI_TOP/U6445/A (INVX0_LVT)             0.0063   0.1116   1.0000   0.0044   0.0044 &   5.5522 r
  I_PCI_TOP/U6445/Y (INVX0_LVT)                      0.0659   1.0000            0.0567 &   5.6089 f
  I_PCI_TOP/n10975 (net)       2   1.8368 
  I_PCI_TOP/U6446/A2 (NAND2X0_LVT)          0.0040   0.0659   1.0000   0.0028   0.0028 &   5.6116 f
  I_PCI_TOP/U6446/Y (NAND2X0_LVT)                    0.1465   1.0000            0.1333 &   5.7449 r
  I_PCI_TOP/n10912 (net)       3   2.4778 
  I_PCI_TOP/U6447/A2 (NOR2X0_RVT)           0.0000   0.1465   1.0000   0.0000   0.0000 &   5.7449 r
  I_PCI_TOP/U6447/Y (NOR2X0_RVT)                     0.0645   1.0000            0.2488 &   5.9937 f
  I_PCI_TOP/n6618 (net)        2   1.4591 
  I_PCI_TOP/ctmTdsLR_1_3067/A1 (NAND2X0_LVT)
                                            0.0000   0.0645   1.0000   0.0000   0.0000 &   5.9938 f
  I_PCI_TOP/ctmTdsLR_1_3067/Y (NAND2X0_LVT)          0.1282   1.0000            0.1164 &   6.1102 r
  I_PCI_TOP/n6592 (net)        2   2.0245 
  I_PCI_TOP/U6582/A (INVX0_RVT)             0.0060   0.1282   1.0000   0.0041   0.0042 &   6.1143 r
  I_PCI_TOP/U6582/Y (INVX0_RVT)                      0.0774   1.0000            0.1008 &   6.2151 f
  I_PCI_TOP/n10888 (net)       2   1.3811 
  I_PCI_TOP/U6605/A1 (AO21X1_RVT)           0.0000   0.0774   1.0000   0.0000   0.0000 &   6.2151 f
  I_PCI_TOP/U6605/Y (AO21X1_RVT)                     0.1242   1.0000            0.3190 &   6.5341 f
  I_PCI_TOP/n10944 (net)       3   3.7869 
  I_PCI_TOP/U10503/A (INVX2_LVT)            0.0057   0.1242   1.0000   0.0040   0.0040 &   6.5381 f
  I_PCI_TOP/U10503/Y (INVX2_LVT)                     0.0802   1.0000            0.1066 &   6.6447 r
  I_PCI_TOP/n10961 (net)       5   5.2194 
  I_PCI_TOP/ctmTdsLR_1_3618/A (INVX0_LVT)   0.0053   0.0802   1.0000   0.0036   0.0036 &   6.6483 r
  I_PCI_TOP/ctmTdsLR_1_3618/Y (INVX0_LVT)            0.0447   1.0000            0.0380 &   6.6863 f
  I_PCI_TOP/tmp_net339 (net)   1   0.9740 
  I_PCI_TOP/ctmTdsLR_2_3788/A1 (AO221X1_RVT)
                                            0.0000   0.0447   1.0000   0.0000   0.0000 &   6.6863 f
  I_PCI_TOP/ctmTdsLR_2_3788/Y (AO221X1_RVT)          0.1265   1.0000            0.4252 &   7.1115 f
  I_PCI_TOP/tmp_net418 (net)   2   1.7449 
  I_PCI_TOP/ctmTdsLR_3_6432/A (INVX0_HVT)   0.0058   0.1265   1.0000   0.0040   0.0040 &   7.1155 f
  I_PCI_TOP/ctmTdsLR_3_6432/Y (INVX0_HVT)            0.0948   1.0000            0.1423 &   7.2578 r
  I_PCI_TOP/tmp_net1104 (net)
                               1   0.6162 
  I_PCI_TOP/ctmTdsLR_2_6431/A1 (NAND2X0_HVT)
                                            0.0000   0.0948   1.0000   0.0000   0.0000 &   7.2578 r
  I_PCI_TOP/ctmTdsLR_2_6431/Y (NAND2X0_HVT)          0.1966   1.0000            0.2005 &   7.4582 f
  I_PCI_TOP/tmp_net1106 (net)
                               1   0.5763 
  I_PCI_TOP/ctmTdsLR_1_6430/A1 (NAND2X0_RVT)
                                            0.0000   0.1966   1.0000   0.0000   0.0000 &   7.4582 f
  I_PCI_TOP/ctmTdsLR_1_6430/Y (NAND2X0_RVT)          0.1782   1.0000            0.2408 &   7.6990 r
  I_PCI_TOP/I_PCI_CORE_N397 (net)
                               1   1.2485 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__28_/D (SDFFARX1_RVT)
                                            0.0000   0.1782   1.0000   0.0000   0.0000 &   7.6990 r
  data arrival time                                                                        7.6990

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6208     8.1208
  clock reconvergence pessimism                                                 0.0684     8.1893
  clock uncertainty                                                            -0.1000     8.0893
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__28_/CLK (SDFFARX1_RVT)                            8.0893 r
  library setup time                                          1.0000           -0.4353     7.6540
  data required time                                                                       7.6540
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.6540
  data arrival time                                                                       -7.6990
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0450


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__27_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_6999_5539/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6848     0.6848
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_/CLK (SDFFARX1_HVT)
                                                     0.0898                     0.0000     0.6848 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_/QN (SDFFARX1_HVT)
                                                     0.3552   1.0000            0.9361 &   1.6209 r
  I_PCI_TOP/mult_x_31_n799 (net)
                               2   2.2872 
  I_PCI_TOP/U1545/A (NBUFFX4_RVT)           0.0500   0.3552   1.0000   0.0357   0.0357 &   1.6566 r
  I_PCI_TOP/U1545/Y (NBUFFX4_RVT)                    0.2317   1.0000            0.3779 &   2.0346 r
  I_PCI_TOP/n12304 (net)      15  26.3678 
  I_PCI_TOP/U7014/A2 (NOR2X1_HVT)           0.0070   0.2317   1.0000   0.0049   0.0054 &   2.0399 r
  I_PCI_TOP/U7014/Y (NOR2X1_HVT)                     0.1749   1.0000            0.5510 &   2.5909 f
  I_PCI_TOP/n6991 (net)        1   2.3343 
  I_PCI_TOP/U7027/B (FADDX1_RVT)            0.0116   0.1749   1.0000   0.0081   0.0081 &   2.5990 f
  I_PCI_TOP/U7027/S (FADDX1_RVT)                     0.1847   1.0000            0.6079 &   3.2069 r
  I_PCI_TOP/n7383 (net)        2   4.5325 
  I_PCI_TOP/ctmTdsLR_1_2856/A2 (XOR3X2_RVT)
                                            0.0186   0.1847   1.0000   0.0129   0.0129 &   3.2198 r
  I_PCI_TOP/ctmTdsLR_1_2856/Y (XOR3X2_RVT)           0.1537   1.0000            0.6458 &   3.8656 f
  I_PCI_TOP/n7391 (net)        2   2.8006 
  I_PCI_TOP/U2976/A1 (OR2X1_RVT)            0.0000   0.1537   1.0000   0.0000   0.0000 &   3.8656 f
  I_PCI_TOP/U2976/Y (OR2X1_RVT)                      0.0725   1.0000            0.2888 &   4.1544 f
  I_PCI_TOP/n11837 (net)       2   1.0150 
  I_PCI_TOP/U7396/A2 (NAND2X0_RVT)          0.0000   0.0725   1.0000   0.0000   0.0000 &   4.1544 f
  I_PCI_TOP/U7396/Y (NAND2X0_RVT)                    0.2164   1.0000            0.1742 &   4.3286 r
  I_PCI_TOP/n7397 (net)        1   1.7136 
  I_PCI_TOP/U7399/A1 (XNOR2X1_RVT)          0.0000   0.2164   1.0000   0.0000   0.0000 &   4.3287 r
  I_PCI_TOP/U7399/Y (XNOR2X1_RVT)                    0.1455   1.0000            0.4411 &   4.7697 r
  I_PCI_TOP/n7432 (net)        1   2.8121 
  I_PCI_TOP/U7416/B (FADDX1_RVT)            0.0000   0.1455   1.0000   0.0000   0.0000 &   4.7698 r
  I_PCI_TOP/U7416/S (FADDX1_RVT)                     0.1445   1.0000            0.5092 &   5.2790 f
  I_PCI_TOP/n7407 (net)        1   1.8651 
  I_PCI_TOP/U7403/A (INVX0_LVT)             0.0155   0.1445   1.0000   0.0107   0.0108 &   5.2898 f
  I_PCI_TOP/U7403/Y (INVX0_LVT)                      0.0865   1.0000            0.1194 &   5.4091 r
  I_PCI_TOP/n7458 (net)        2   1.5801 
  I_PCI_TOP/U7434/A1 (NAND2X0_RVT)          0.0000   0.0865   1.0000   0.0000   0.0000 &   5.4091 r
  I_PCI_TOP/U7434/Y (NAND2X0_RVT)                    0.1780   1.0000            0.1602 &   5.5694 f
  I_PCI_TOP/n10239 (net)       3   2.6534 
  I_PCI_TOP/U7436/A1 (OAI21X1_RVT)          0.0280   0.1780   1.0000   0.0199   0.0200 &   5.5893 f
  I_PCI_TOP/U7436/Y (OAI21X1_RVT)                    0.1125   1.0000            0.5289 &   6.1183 r
  I_PCI_TOP/n10254 (net)       3   2.2460 
  I_PCI_TOP/ctmTdsLR_1_2931/A1 (NAND2X0_RVT)
                                            0.0000   0.1125   1.0000   0.0000   0.0000 &   6.1183 r
  I_PCI_TOP/ctmTdsLR_1_2931/Y (NAND2X0_RVT)          0.0927   1.0000            0.1107 &   6.2290 f
  I_PCI_TOP/tmp_net92 (net)    1   0.8161 
  I_PCI_TOP/ctmTdsLR_1_6237/A1 (NAND3X0_LVT)
                                            0.0000   0.0927   1.0000   0.0000   0.0000 &   6.2290 f
  I_PCI_TOP/ctmTdsLR_1_6237/Y (NAND3X0_LVT)          0.0765   1.0000            0.0945 &   6.3235 r
  I_PCI_TOP/n10554 (net)       1   0.9217 
  I_PCI_TOP/ZBUF_433_inst_4957/A (NBUFFX2_RVT)
                                            0.0000   0.0765   1.0000   0.0000   0.0000 &   6.3235 r
  I_PCI_TOP/ZBUF_433_inst_4957/Y (NBUFFX2_RVT)       0.2153   1.0000            0.2152 &   6.5387 r
  I_PCI_TOP/ZBUF_433_18 (net)
                              14  12.7653 
  I_PCI_TOP/ctmTdsLR_2_3986/A1 (NAND2X0_RVT)
                                            0.0000   0.2154   1.0000   0.0000   0.0010 &   6.5398 r
  I_PCI_TOP/ctmTdsLR_2_3986/Y (NAND2X0_RVT)          0.1319   1.0000            0.1500 &   6.6898 f
  I_PCI_TOP/tmp_net512 (net)   1   0.8639 
  I_PCI_TOP/ctmTdsLR_3_3987/A1 (OA221X1_RVT)
                                            0.0161   0.1319   1.0000   0.0112   0.0112 &   6.7009 f
  I_PCI_TOP/ctmTdsLR_3_3987/Y (OA221X1_RVT)          0.1479   1.0000            0.5019 &   7.2028 f
  I_PCI_TOP/n10546 (net)       2   1.4476 
  I_PCI_TOP/ctmTdsLR_1_6397/A2 (OA21X1_RVT)
                                            0.0000   0.1479   1.0000   0.0000   0.0000 &   7.2028 f
  I_PCI_TOP/ctmTdsLR_1_6397/Y (OA21X1_RVT)           0.0885   1.0000            0.2921 &   7.4950 f
  I_PCI_TOP/I_PCI_CORE_N524 (net)
                               1   0.6709 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__27_/D (SDFFARX1_RVT)
                                            0.0000   0.0885   1.0000   0.0000   0.0000 &   7.4950 f
  data arrival time                                                                        7.4950

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6181     8.1181
  clock reconvergence pessimism                                                 0.0567     8.1748
  clock uncertainty                                                            -0.1000     8.0748
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__27_/CLK (SDFFARX1_RVT)                            8.0748 r
  library setup time                                          1.0000           -0.6242     7.4506
  data required time                                                                       7.4506
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4506
  data arrival time                                                                       -7.4950
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0443


  Startpoint: sd_DQ_in[10]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[10] (in)                                  0.0629                     0.0178 &   2.6678 f
  sd_DQ_in[10] (net)           1   1.6176 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_17_532/A (NBUFFX2_HVT)
                                            0.0000   0.0629   1.0000   0.0000   0.0000 &   2.6678 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_17_532/Y (NBUFFX2_HVT)
                                                     0.2948   1.0000            0.3469 &   3.0147 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_64 (net)
                               1   9.9053 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6890/A (NBUFFX2_HVT)
                                            0.0701   0.2948   1.0000   0.0504   0.0511 &   3.0658 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6890/Y (NBUFFX2_HVT)
                                                     0.1338   1.0000            0.4203 &   3.4861 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1386 (net)
                               1   0.7167 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6888/A (NBUFFX2_HVT)
                                            0.0335   0.1338   1.0000   0.0241   0.0241 &   3.5102 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6888/Y (NBUFFX2_HVT)
                                                     0.2420   1.0000            0.3720 &   3.8822 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1384 (net)
                               1   7.0593 
  I_SDRAM_TOP/I_SDRAM_IF/ropt_h_inst_8542/A (NBUFFX2_HVT)
                                            0.0615   0.2420   1.0000   0.0403   0.0406 &   3.9229 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_h_inst_8542/Y (NBUFFX2_HVT)
                                                     0.2060   1.0000            0.4361 &   4.3590 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_net_1937 (net)
                               2   4.9677 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/D (SDFFX1_RVT)
                                            0.0000   0.2060   1.0000   0.0000   0.0001 &   4.3590 f
  data arrival time                                                                        4.3590

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9700     5.0700
  clock reconvergence pessimism                                                 0.0000     5.0700
  clock uncertainty                                                            -0.1000     4.9700
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/CLK (SDFFX1_RVT)                                  4.9700 r
  library setup time                                          1.0000           -0.6546     4.3154
  data required time                                                                       4.3154
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.3154
  data arrival time                                                                       -4.3590
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0436


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_25
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_LD (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0759     1.0759
  I_SDRAM_TOP/I_SDRAM_IF/R_25/CLK (SDFFASX1_HVT)     0.1154                     0.0000     1.0759 r
  I_SDRAM_TOP/I_SDRAM_IF/R_25/Q (SDFFASX1_HVT)       0.1970   1.0000            1.3834 &   2.4593 f
  I_SDRAM_TOP/I_SDRAM_IF/n102 (net)
                               2   1.4924 
  I_SDRAM_TOP/I_SDRAM_IF/U457/A0 (HADDX1_HVT)
                                            0.0000   0.1970   1.0000   0.0000   0.0000 &   2.4593 f
  I_SDRAM_TOP/I_SDRAM_IF/U457/SO (HADDX1_HVT)        0.3250   1.0000            0.8697 &   3.3289 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_LD (net)
                               1   3.5607 
  HFSBUF_4_124/A (NBUFFX4_HVT)              0.0565   0.3250   1.0000   0.0395   0.0396 &   3.3685 f
  HFSBUF_4_124/Y (NBUFFX4_HVT)                       0.3702   1.0000            0.6001 &   3.9686 f
  sd_LD (net)                  1  26.2326 
  sd_LD (out)                               0.0182   0.3704   1.0000   0.0126   0.0192 &   3.9878 f
  data arrival time                                                                        3.9878

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -3.9878
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0436


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_9
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_this_addr_g_int_reg_4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: ZCTSBUF_12767_5625/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0766     1.0766
  I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK (SDFFASX1_RVT)      0.1151                     0.0000     1.0766 r
  I_SDRAM_TOP/I_SDRAM_IF/R_9/Q (SDFFASX1_RVT)        0.1199   1.0000            0.6230 &   1.6996 r
  I_SDRAM_TOP/I_SDRAM_IF/n134 (net)
                               2   2.5365 
  I_SDRAM_TOP/I_SDRAM_IF/U7147/A0 (HADDX1_RVT)
                                            0.0000   0.1199   1.0000   0.0000   0.0000 &   1.6997 r
  I_SDRAM_TOP/I_SDRAM_IF/U7147/SO (HADDX1_RVT)       0.1955   1.0000            0.4738 &   2.1734 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_wfifo_pop (net)
                               2   7.3805 
  I_SDRAM_TOP/U1/A2 (OR3X1_LVT)             0.0170   0.1955   1.0000   0.0118   0.0120 &   2.1854 f
  I_SDRAM_TOP/U1/Y (OR3X1_LVT)                       0.0957   1.0000            0.2427 &   2.4282 f
  I_SDRAM_TOP/n211 (net)       3   2.5662 
  I_SDRAM_TOP/U2/A2 (OR2X1_RVT)             0.0000   0.0957   1.0000   0.0000   0.0000 &   2.4282 f
  I_SDRAM_TOP/U2/Y (OR2X1_RVT)                       0.0875   1.0000            0.2244 &   2.6526 f
  I_SDRAM_TOP/n221 (net)       3   2.1464 
  I_SDRAM_TOP/U9/A2 (OR2X1_RVT)             0.0000   0.0875   1.0000   0.0000   0.0000 &   2.6526 f
  I_SDRAM_TOP/U9/Y (OR2X1_RVT)                       0.0882   1.0000            0.2231 &   2.8757 f
  I_SDRAM_TOP/n213 (net)       2   2.3974 
  I_SDRAM_TOP/U10/A (INVX2_RVT)             0.0000   0.0882   1.0000   0.0000   0.0000 &   2.8757 f
  I_SDRAM_TOP/U10/Y (INVX2_RVT)                      0.0678   1.0000            0.0944 &   2.9701 r
  I_SDRAM_TOP/n220 (net)       3   2.5066 
  I_SDRAM_TOP/U11/A2 (AND2X1_RVT)           0.0000   0.0678   1.0000   0.0000   0.0000 &   2.9701 r
  I_SDRAM_TOP/U11/Y (AND2X1_RVT)                     0.1330   1.0000            0.1893 &   3.1594 r
  I_SDRAM_TOP/n215 (net)       3   2.7616 
  I_SDRAM_TOP/U12/A1 (NAND2X0_RVT)          0.0023   0.1330   1.0000   0.0016   0.0016 &   3.1610 r
  I_SDRAM_TOP/U12/Y (NAND2X0_RVT)                    0.1557   1.0000            0.1324 &   3.2934 f
  I_SDRAM_TOP/n231 (net)       2   1.1617 
  I_SDRAM_TOP/U36/A2 (AO21X1_RVT)           0.0053   0.1557   1.0000   0.0037   0.0037 &   3.2971 f
  I_SDRAM_TOP/U36/Y (AO21X1_RVT)                     0.1105   1.0000            0.3831 &   3.6801 f
  I_SDRAM_TOP/n355 (net)       3   2.6155 
  I_SDRAM_TOP/U118/A (INVX0_HVT)            0.0000   0.1105   1.0000   0.0000   0.0000 &   3.6802 f
  I_SDRAM_TOP/U118/Y (INVX0_HVT)                     0.2806   1.0000            0.2169 &   3.8970 r
  I_SDRAM_TOP/n193 (net)       3   3.2080 
  I_SDRAM_TOP/U215/A4 (AO22X1_HVT)          0.0346   0.2806   1.0000   0.0245   0.0245 &   3.9216 r
  I_SDRAM_TOP/U215/Y (AO22X1_HVT)                    0.2330   1.0000            0.6397 &   4.5612 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_N13 (net)
                               1   1.4757 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_this_addr_g_int_reg_4_/D (SDFFARX1_RVT)
                                            0.0816   0.2330   1.0000   0.0568   0.0569 &   4.6181 r
  data arrival time                                                                        4.6181

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9589     5.0589
  clock reconvergence pessimism                                                 0.0623     5.1212
  clock uncertainty                                                            -0.1000     5.0212
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_this_addr_g_int_reg_4_/CLK (SDFFARX1_RVT)
                                                                                           5.0212 r
  library setup time                                          1.0000           -0.4465     4.5747
  data required time                                                                       4.5747
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5747
  data arrival time                                                                       -4.6181
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0434


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1687     3.2187
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__4_/CLK (SDFFNARX1_HVT)
                                                     0.0835                     0.0000     3.2187 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__4_/Q (SDFFNARX1_HVT)
                                                     0.3322   1.0000            1.2209 &   4.4396 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_188 (net)
                               5   5.2483 
  I_SDRAM_TOP/I_SDRAM_IF/U4570/A4 (MUX41X1_RVT)
                                            0.0878   0.3322   1.0000   0.0596   0.0597 &   4.4993 f
  I_SDRAM_TOP/I_SDRAM_IF/U4570/Y (MUX41X1_RVT)       0.1959   1.0000            0.8880 &   5.3873 f
  I_SDRAM_TOP/I_SDRAM_IF/n2536 (net)
                               2   3.1704 
  I_SDRAM_TOP/I_SDRAM_IF/U5145/A2 (AO22X1_RVT)
                                            0.0272   0.1959   1.0000   0.0186   0.0187 &   5.4059 f
  I_SDRAM_TOP/I_SDRAM_IF/U5145/Y (AO22X1_RVT)        0.0956   1.0000            0.3901 &   5.7960 f
  I_SDRAM_TOP/I_SDRAM_IF/N3860 (net)
                               1   0.8096 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__0_/D (SDFFNARX1_HVT)
                                            0.0048   0.0956   1.0000   0.0033   0.0033 &   5.7993 f
  data arrival time                                                                        5.7993

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0729     7.2229
  clock reconvergence pessimism                                                 0.0796     7.3025
  clock uncertainty                                                            -0.1000     7.2025
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__0_/CLK (SDFFNARX1_HVT)                       7.2025 f
  library setup time                                          1.0000           -1.4465     5.7560
  data required time                                                                       5.7560
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7560
  data arrival time                                                                       -5.7993
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0433


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0913     1.0913
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__9_/CLK (SDFFARX1_HVT)
                                                     0.1259                     0.0000     1.0913 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__9_/Q (SDFFARX1_HVT)
                                                     0.3340   1.0000            1.3420 &   2.4333 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_31__9_ (net)
                               5   5.7469 
  I_SDRAM_TOP/I_SDRAM_IF/U2517/A4 (MUX41X1_RVT)
                                            0.0244   0.3340   1.0000   0.0171   0.0172 &   2.4505 f
  I_SDRAM_TOP/I_SDRAM_IF/U2517/Y (MUX41X1_RVT)       0.1865   1.0000            0.8672 &   3.3177 f
  I_SDRAM_TOP/I_SDRAM_IF/n671 (net)
                               2   2.0883 
  I_SDRAM_TOP/I_SDRAM_IF/U2519/A2 (AO22X1_RVT)
                                            0.0271   0.1865   1.0000   0.0192   0.0192 &   3.3369 f
  I_SDRAM_TOP/I_SDRAM_IF/U2519/Y (AO22X1_RVT)        0.1001   1.0000            0.3989 &   3.7358 f
  I_SDRAM_TOP/I_SDRAM_IF/N1870 (net)
                               1   1.6708 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__5_/D (SDFFARX1_HVT)
                                            0.0046   0.1001   1.0000   0.0032   0.0032 &   3.7390 f
  data arrival time                                                                        3.7390

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9705     5.0705
  clock reconvergence pessimism                                                 0.0867     5.1571
  clock uncertainty                                                            -0.1000     5.0571
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__5_/CLK (SDFFARX1_HVT)                        5.0571 r
  library setup time                                          1.0000           -1.3612     3.6960
  data required time                                                                       3.6960
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6960
  data arrival time                                                                       -3.7390
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0431


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_34390_5549/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0841     1.0841
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__14_/CLK (SDFFARX1_HVT)
                                                     0.1185                     0.0000     1.0841 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__14_/Q (SDFFARX1_HVT)
                                                     0.3425   1.0000            1.3417 &   2.4258 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_15__14_ (net)
                               5   5.9771 
  I_SDRAM_TOP/I_SDRAM_IF/U696/A4 (MUX41X1_RVT)
                                            0.0409   0.3425   1.0000   0.0272   0.0273 &   2.4531 f
  I_SDRAM_TOP/I_SDRAM_IF/U696/Y (MUX41X1_RVT)        0.1883   1.0000            0.8781 &   3.3312 f
  I_SDRAM_TOP/I_SDRAM_IF/n1648 (net)
                               2   2.3006 
  I_SDRAM_TOP/I_SDRAM_IF/U703/A2 (AO22X1_RVT)
                                            0.0330   0.1883   1.0000   0.0232   0.0232 &   3.3544 f
  I_SDRAM_TOP/I_SDRAM_IF/U703/Y (AO22X1_RVT)         0.0960   1.0000            0.3968 &   3.7513 f
  I_SDRAM_TOP/I_SDRAM_IF/N1115 (net)
                               1   1.4714 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__10_/D (SDFFARX1_HVT)
                                            0.0146   0.0960   1.0000   0.0104   0.0104 &   3.7617 f
  data arrival time                                                                        3.7617

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9752     5.0752
  clock reconvergence pessimism                                                 0.0869     5.1621
  clock uncertainty                                                            -0.1000     5.0621
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__10_/CLK (SDFFARX1_HVT)                       5.0621 r
  library setup time                                          1.0000           -1.3423     3.7198
  data required time                                                                       3.7198
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7198
  data arrival time                                                                       -3.7617
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0419


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1079     1.1079
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__0_/CLK (SDFFARX1_HVT)
                                                     0.1141                     0.0000     1.1079 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__0_/Q (SDFFARX1_HVT)
                                                     0.3026   1.0000            1.3140 &   2.4220 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_8__0_ (net)
                               5   4.8762 
  I_SDRAM_TOP/I_SDRAM_IF/U3236/A4 (MUX41X1_RVT)
                                            0.0258   0.3026   1.0000   0.0179   0.0179 &   2.4399 f
  I_SDRAM_TOP/I_SDRAM_IF/U3236/Y (MUX41X1_RVT)       0.1927   1.0000            0.8572 &   3.2972 f
  I_SDRAM_TOP/I_SDRAM_IF/n1024 (net)
                               2   2.8008 
  I_SDRAM_TOP/I_SDRAM_IF/U3238/A2 (AO22X1_RVT)
                                            0.0144   0.1927   1.0000   0.0100   0.0100 &   3.3072 f
  I_SDRAM_TOP/I_SDRAM_IF/U3238/Y (AO22X1_RVT)        0.1111   1.0000            0.4237 &   3.7309 f
  I_SDRAM_TOP/I_SDRAM_IF/N785 (net)
                               1   3.0475 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__28_/D (SDFFARX1_HVT)
                                            0.0000   0.1111   1.0000   0.0000   0.0001 &   3.7309 f
  data arrival time                                                                        3.7309

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9737     5.0737
  clock reconvergence pessimism                                                 0.0685     5.1422
  clock uncertainty                                                            -0.1000     5.0422
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__28_/CLK (SDFFARX1_HVT)                        5.0422 r
  library setup time                                          1.0000           -1.3531     3.6892
  data required time                                                                       3.6892
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6892
  data arrival time                                                                       -3.7309
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0418


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__18_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_6999_5539/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6919     0.6919
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_/CLK (SDFFARX1_HVT)
                                                     0.1092                     0.0000     0.6919 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_/QN (SDFFARX1_HVT)
                                                     0.3948   1.0000            0.9936 &   1.6856 r
  I_PCI_TOP/mult_x_32_n822 (net)
                               3   3.4421 
  I_PCI_TOP/U194/A1 (NOR2X0_RVT)            0.0786   0.3948   1.0000   0.0557   0.0557 &   1.7413 r
  I_PCI_TOP/U194/Y (NOR2X0_RVT)                      0.0713   1.0000            0.3890 &   2.1303 f
  I_PCI_TOP/n113 (net)         2   1.7526 
  I_PCI_TOP/U199/A1 (NAND2X0_RVT)           0.0000   0.0713   1.0000   0.0000   0.0000 &   2.1303 f
  I_PCI_TOP/U199/Y (NAND2X0_RVT)                     0.4429   1.0000            0.2839 &   2.4142 r
  I_PCI_TOP/n262 (net)         2   4.3382 
  I_PCI_TOP/ctmTdsLR_2_2821/S1 (MUX41X1_RVT)
                                            0.0199   0.4429   1.0000   0.0138   0.0138 &   2.4280 r
  I_PCI_TOP/ctmTdsLR_2_2821/Y (MUX41X1_RVT)          0.1855   1.0000            0.7574 &   3.1854 f
  I_PCI_TOP/n264 (net)         2   1.9426 
  I_PCI_TOP/U346/A (INVX1_LVT)              0.0132   0.1855   1.0000   0.0091   0.0091 &   3.1945 f
  I_PCI_TOP/U346/Y (INVX1_LVT)                       0.1045   1.0000            0.1351 &   3.3296 r
  I_PCI_TOP/n382 (net)         2   2.3910 
  I_PCI_TOP/U7138/A1 (XOR3X2_RVT)           0.0052   0.1045   1.0000   0.0036   0.0036 &   3.3332 r
  I_PCI_TOP/U7138/Y (XOR3X2_RVT)                     0.1695   1.0000            0.5709 &   3.9041 f
  I_PCI_TOP/n452 (net)         1   5.3746 
  I_PCI_TOP/U516/CI (FADDX1_RVT)            0.0063   0.1695   1.0000   0.0044   0.0046 &   3.9087 f
  I_PCI_TOP/U516/S (FADDX1_RVT)                      0.1262   1.0000            0.5794 &   4.4881 r
  I_PCI_TOP/n455 (net)         2   1.8784 
  I_PCI_TOP/U518/A2 (NOR2X1_RVT)            0.0069   0.1262   1.0000   0.0048   0.0048 &   4.4929 r
  I_PCI_TOP/U518/Y (NOR2X1_RVT)                      0.0626   1.0000            0.2356 &   4.7285 f
  I_PCI_TOP/n482 (net)         2   1.3354 
  I_PCI_TOP/U519/A (INVX0_HVT)              0.0000   0.0626   1.0000   0.0000   0.0000 &   4.7285 f
  I_PCI_TOP/U519/Y (INVX0_HVT)                       0.0800   1.0000            0.0889 &   4.8175 r
  I_PCI_TOP/n459 (net)         1   0.5525 
  I_PCI_TOP/U520/A2 (NAND2X0_LVT)           0.0000   0.0800   1.0000   0.0000   0.0000 &   4.8175 r
  I_PCI_TOP/U520/Y (NAND2X0_LVT)                     0.1056   1.0000            0.0631 &   4.8806 f
  I_PCI_TOP/n467 (net)         1   1.0547 
  I_PCI_TOP/U7140/A1 (XOR2X1_RVT)           0.0000   0.1056   1.0000   0.0000   0.0000 &   4.8806 f
  I_PCI_TOP/U7140/Y (XOR2X1_RVT)                     0.1175   1.0000            0.3457 &   5.2262 r
  I_PCI_TOP/n547 (net)         2   1.5416 
  I_PCI_TOP/U524/A2 (NOR2X0_RVT)            0.0000   0.1175   1.0000   0.0000   0.0000 &   5.2262 r
  I_PCI_TOP/U524/Y (NOR2X0_RVT)                      0.0763   1.0000            0.2428 &   5.4691 f
  I_PCI_TOP/n10312 (net)       3   2.4178 
  I_PCI_TOP/U7141/A1 (OR2X1_RVT)            0.0039   0.0763   1.0000   0.0027   0.0027 &   5.4718 f
  I_PCI_TOP/U7141/Y (OR2X1_RVT)                      0.0746   1.0000            0.2313 &   5.7030 f
  I_PCI_TOP/n681 (net)         2   1.2786 
  I_PCI_TOP/ctmTdsLR_1_2876/A1 (OA221X1_LVT)
                                            0.0000   0.0746   1.0000   0.0000   0.0000 &   5.7031 f
  I_PCI_TOP/ctmTdsLR_1_2876/Y (OA221X1_LVT)          0.0759   1.0000            0.2232 &   5.9263 f
  I_PCI_TOP/n10269 (net)       2   1.3514 
  I_PCI_TOP/ctmTdsLR_1_3090/A2 (OA221X1_RVT)
                                            0.0024   0.0759   1.0000   0.0017   0.0017 &   5.9279 f
  I_PCI_TOP/ctmTdsLR_1_3090/Y (OA221X1_RVT)          0.1751   1.0000            0.4688 &   6.3968 f
  I_PCI_TOP/n10800 (net)       4   3.6131 
  I_PCI_TOP/U10469/A1 (NAND2X0_RVT)         0.0000   0.1751   1.0000   0.0000   0.0000 &   6.3968 f
  I_PCI_TOP/U10469/Y (NAND2X0_RVT)                   0.1435   1.0000            0.2035 &   6.6003 r
  I_PCI_TOP/n10802 (net)       1   0.7830 
  I_PCI_TOP/U7144/A1 (AND2X1_RVT)           0.0000   0.1435   1.0000   0.0000   0.0000 &   6.6003 r
  I_PCI_TOP/U7144/Y (AND2X1_RVT)                     0.1238   1.0000            0.2185 &   6.8188 r
  I_PCI_TOP/n11128 (net)       3   3.0021 
  I_PCI_TOP/ctmTdsLR_1_3771/A2 (OA21X1_RVT)
                                            0.0000   0.1238   1.0000   0.0000   0.0000 &   6.8188 r
  I_PCI_TOP/ctmTdsLR_1_3771/Y (OA21X1_RVT)           0.1069   1.0000            0.2388 &   7.0576 r
  I_PCI_TOP/tmp_net408 (net)   2   1.9064 
  I_PCI_TOP/ctmTdsLR_2_6391/A1 (NAND2X0_RVT)
                                            0.0000   0.1069   1.0000   0.0000   0.0000 &   7.0576 r
  I_PCI_TOP/ctmTdsLR_2_6391/Y (NAND2X0_RVT)          0.1293   1.0000            0.1069 &   7.1645 f
  I_PCI_TOP/tmp_net1077 (net)
                               1   0.7830 
  I_PCI_TOP/ctmTdsLR_1_6390/A3 (OA21X1_RVT)
                                            0.0053   0.1293   1.0000   0.0037   0.0037 &   7.1681 f
  I_PCI_TOP/ctmTdsLR_1_6390/Y (OA21X1_RVT)           0.1179   1.0000            0.2767 &   7.4448 f
  I_PCI_TOP/I_PCI_CORE_N547 (net)
                               1   3.0613 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__18_/D (SDFFARX1_RVT)
                                            0.0265   0.1179   1.0000   0.0167   0.0168 &   7.4616 f
  data arrival time                                                                        7.4616

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6123     8.1123
  clock reconvergence pessimism                                                 0.0567     8.1690
  clock uncertainty                                                            -0.1000     8.0690
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__18_/CLK (SDFFARX1_RVT)                            8.0690 r
  library setup time                                          1.0000           -0.6487     7.4203
  data required time                                                                       7.4203
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4203
  data arrival time                                                                       -7.4616
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0414


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1670     3.2170
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__19_/CLK (SDFFNARX1_HVT)
                                                     0.0736                     0.0000     3.2170 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__19_/Q (SDFFNARX1_HVT)
                                                     0.3565   1.0000            1.2292 &   4.4463 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_61 (net)
                               5   5.9310 
  I_SDRAM_TOP/I_SDRAM_IF/U4432/A4 (MUX41X1_RVT)
                                            0.0407   0.3565   1.0000   0.0272   0.0272 &   4.4735 f
  I_SDRAM_TOP/I_SDRAM_IF/U4432/Y (MUX41X1_RVT)       0.1933   1.0000            0.9009 &   5.3745 f
  I_SDRAM_TOP/I_SDRAM_IF/n2533 (net)
                               2   2.8771 
  I_SDRAM_TOP/I_SDRAM_IF/U5137/A2 (AO22X1_RVT)
                                            0.0325   0.1933   1.0000   0.0220   0.0221 &   5.3965 f
  I_SDRAM_TOP/I_SDRAM_IF/U5137/Y (AO22X1_RVT)        0.0872   1.0000            0.3932 &   5.7897 f
  I_SDRAM_TOP/I_SDRAM_IF/N4097 (net)
                               1   1.0413 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__15_/D (SDFFNARX1_HVT)
                                            0.0000   0.0872   1.0000   0.0000   0.0000 &   5.7897 f
  data arrival time                                                                        5.7897

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0784     7.2284
  clock reconvergence pessimism                                                 0.0660     7.2945
  clock uncertainty                                                            -0.1000     7.1945
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__15_/CLK (SDFFNARX1_HVT)                      7.1945 f
  library setup time                                          1.0000           -1.4461     5.7484
  data required time                                                                       5.7484
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7484
  data arrival time                                                                       -5.7897
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0413


  Startpoint: sd_DQ_in[13]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[13] (in)                                  0.1194                     0.0469 &   2.6969 f
  sd_DQ_in[13] (net)           1   4.2895 
  I_SDRAM_TOP/I_SDRAM_IF/ropt_mt_inst_8318/A (NBUFFX8_HVT)
                                            0.0166   0.1193   1.0000   0.0117   0.0118 &   2.7087 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_mt_inst_8318/Y (NBUFFX8_HVT)
                                                     0.1811   1.0000            0.3166 &   3.0253 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_net_1814 (net)
                               1  15.2566 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6934/A (NBUFFX2_HVT)
                                            0.0286   0.1812   1.0000   0.0204   0.0229 &   3.0481 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6934/Y (NBUFFX2_HVT)
                                                     0.1357   1.0000            0.3314 &   3.3796 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1430 (net)
                               1   0.8946 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6935/A (NBUFFX2_HVT)
                                            0.0190   0.1357   1.0000   0.0134   0.0134 &   3.3930 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6935/Y (NBUFFX2_HVT)
                                                     0.1306   1.0000            0.2905 &   3.6835 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1431 (net)
                               1   0.6639 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6936/A (NBUFFX2_HVT)
                                            0.0000   0.1306   1.0000   0.0000   0.0000 &   3.6835 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6936/Y (NBUFFX2_HVT)
                                                     0.1375   1.0000            0.2925 &   3.9760 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1432 (net)
                               1   0.9961 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6933/A (NBUFFX2_HVT)
                                            0.0147   0.1375   1.0000   0.0102   0.0102 &   3.9862 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6933/Y (NBUFFX2_HVT)
                                                     0.2023   1.0000            0.3495 &   4.3356 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1429 (net)
                               2   4.7626 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/D (SDFFX1_RVT)
                                            0.0121   0.2023   1.0000   0.0084   0.0085 &   4.3441 f
  data arrival time                                                                        4.3441

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9546     5.0546
  clock reconvergence pessimism                                                 0.0000     5.0546
  clock uncertainty                                                            -0.1000     4.9546
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/CLK (SDFFX1_RVT)                                  4.9546 r
  library setup time                                          1.0000           -0.6517     4.3028
  data required time                                                                       4.3028
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.3028
  data arrival time                                                                       -4.3441
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0413


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__17_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0954     1.0954
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__21_/CLK (SDFFARX1_HVT)
                                                     0.1279                     0.0000     1.0954 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__21_/Q (SDFFARX1_HVT)
                                                     0.3099   1.0000            1.3287 &   2.4241 f
  I_SDRAM_TOP/I_SDRAM_IF/n17470 (net)
                               5   5.0829 
  I_SDRAM_TOP/I_SDRAM_IF/U3688/A4 (MUX41X1_RVT)
                                            0.0340   0.3099   1.0000   0.0229   0.0229 &   2.4470 f
  I_SDRAM_TOP/I_SDRAM_IF/U3688/Y (MUX41X1_RVT)       0.1851   1.0000            0.8433 &   3.2903 f
  I_SDRAM_TOP/I_SDRAM_IF/n2242 (net)
                               2   1.8920 
  I_SDRAM_TOP/I_SDRAM_IF/U3690/A2 (AO22X1_RVT)
                                            0.0352   0.1851   1.0000   0.0253   0.0253 &   3.3156 f
  I_SDRAM_TOP/I_SDRAM_IF/U3690/Y (AO22X1_RVT)        0.1078   1.0000            0.4119 &   3.7274 f
  I_SDRAM_TOP/I_SDRAM_IF/N1534 (net)
                               1   2.6139 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__17_/D (SDFFARX1_HVT)
                                            0.0109   0.1078   1.0000   0.0076   0.0076 &   3.7350 f
  data arrival time                                                                        3.7350

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9720     5.0720
  clock reconvergence pessimism                                                 0.0867     5.1587
  clock uncertainty                                                            -0.1000     5.0587
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__17_/CLK (SDFFARX1_HVT)                       5.0587 r
  library setup time                                          1.0000           -1.3647     3.6939
  data required time                                                                       3.6939
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6939
  data arrival time                                                                       -3.7350
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0410


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__16_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__13_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_6999_5539/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6919     0.6919
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__16_/CLK (SDFFARX1_HVT)
                                                     0.1092                     0.0000     0.6919 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__16_/QN (SDFFARX1_HVT)
                                                     0.3339   1.0000            0.9262 &   1.6182 r
  I_PCI_TOP/mult_x_32_n827 (net)
                               1   1.7393 
  I_PCI_TOP/HFSBUF_607_1145/A (NBUFFX4_RVT)
                                            0.0611   0.3339   1.0000   0.0440   0.0440 &   1.6622 r
  I_PCI_TOP/HFSBUF_607_1145/Y (NBUFFX4_RVT)          0.1977   1.0000            0.3515 &   2.0137 r
  I_PCI_TOP/HFSNET_152 (net)  17  21.2986 
  I_PCI_TOP/U603/A2 (NOR2X1_HVT)            0.0000   0.1977   1.0000   0.0000   0.0017 &   2.0154 r
  I_PCI_TOP/U603/Y (NOR2X1_HVT)                      0.1838   1.0000            0.5305 &   2.5459 f
  I_PCI_TOP/n597 (net)         1   2.5824 
  I_PCI_TOP/U629/A (FADDX1_RVT)             0.0000   0.1838   1.0000   0.0000   0.0000 &   2.5459 f
  I_PCI_TOP/U629/CO (FADDX1_RVT)                     0.1497   1.0000            0.4478 &   2.9936 f
  I_PCI_TOP/n610 (net)         1   2.8960 
  I_PCI_TOP/U656/B (FADDX1_RVT)             0.0000   0.1497   1.0000   0.0000   0.0000 &   2.9937 f
  I_PCI_TOP/U656/S (FADDX1_RVT)                      0.1511   1.0000            0.5705 &   3.5642 r
  I_PCI_TOP/n656 (net)         3   3.0303 
  I_PCI_TOP/ctmTdsLR_1_3165/A1 (XNOR3X1_RVT)
                                            0.0000   0.1511   1.0000   0.0000   0.0000 &   3.5642 r
  I_PCI_TOP/ctmTdsLR_1_3165/Y (XNOR3X1_RVT)          0.1879   1.0000            0.6215 &   4.1857 r
  I_PCI_TOP/n652 (net)         2   1.4616 
  I_PCI_TOP/U660/A2 (NOR2X1_RVT)            0.0000   0.1879   1.0000   0.0000   0.0000 &   4.1857 r
  I_PCI_TOP/U660/Y (NOR2X1_RVT)                      0.0625   1.0000            0.2710 &   4.4567 f
  I_PCI_TOP/n9868 (net)        2   1.3658 
  I_PCI_TOP/U693/A1 (OAI21X1_RVT)           0.0000   0.0625   1.0000   0.0000   0.0000 &   4.4567 f
  I_PCI_TOP/U693/Y (OAI21X1_RVT)                     0.1077   1.0000            0.4345 &   4.8913 r
  I_PCI_TOP/n9922 (net)        2   2.0419 
  I_PCI_TOP/ctmTdsLR_1_4041/A1 (NAND2X0_LVT)
                                            0.0000   0.1077   1.0000   0.0000   0.0000 &   4.8913 r
  I_PCI_TOP/ctmTdsLR_1_4041/Y (NAND2X0_LVT)          0.0631   1.0000            0.0480 &   4.9393 f
  I_PCI_TOP/tmp_net534 (net)   1   0.5933 
  I_PCI_TOP/ctmTdsLR_2_4042/A1 (AND2X1_RVT)
                                            0.0000   0.0631   1.0000   0.0000   0.0000 &   4.9393 f
  I_PCI_TOP/ctmTdsLR_2_4042/Y (AND2X1_RVT)           0.0887   1.0000            0.1804 &   5.1198 f
  I_PCI_TOP/n10007 (net)       2   2.3002 
  I_PCI_TOP/U704/A2 (OAI21X1_RVT)           0.0033   0.0887   1.0000   0.0023   0.0023 &   5.1221 f
  I_PCI_TOP/U704/Y (OAI21X1_RVT)                     0.1087   1.0000            0.4191 &   5.5412 r
  I_PCI_TOP/n10061 (net)       2   2.0822 
  I_PCI_TOP/ctmTdsLR_1_4559/A1 (NAND2X0_LVT)
                                            0.0000   0.1087   1.0000   0.0000   0.0000 &   5.5412 r
  I_PCI_TOP/ctmTdsLR_1_4559/Y (NAND2X0_LVT)          0.0658   1.0000            0.0494 &   5.5906 f
  I_PCI_TOP/tmp_net765 (net)   1   0.6426 
  I_PCI_TOP/ctmTdsLR_2_4560/A1 (AND2X1_RVT)
                                            0.0000   0.0658   1.0000   0.0000   0.0000 &   5.5906 f
  I_PCI_TOP/ctmTdsLR_2_4560/Y (AND2X1_RVT)           0.0862   1.0000            0.1799 &   5.7705 f
  I_PCI_TOP/n10216 (net)       3   2.0903 
  I_PCI_TOP/ctmTdsLR_1_3105/A2 (OA21X1_RVT)
                                            0.0000   0.0862   1.0000   0.0000   0.0000 &   5.7706 f
  I_PCI_TOP/ctmTdsLR_1_3105/Y (OA21X1_RVT)           0.1079   1.0000            0.2897 &   6.0602 f
  I_PCI_TOP/n10311 (net)       2   2.2370 
  I_PCI_TOP/U10128/A2 (OAI21X1_RVT)         0.0094   0.1079   1.0000   0.0065   0.0065 &   6.0667 f
  I_PCI_TOP/U10128/Y (OAI21X1_RVT)                   0.0841   1.0000            0.4108 &   6.4776 r
  I_PCI_TOP/n10317 (net)       1   1.0062 
  I_PCI_TOP/U5375/A1 (XOR2X1_HVT)           0.0000   0.0841   1.0000   0.0000   0.0000 &   6.4776 r
  I_PCI_TOP/U5375/Y (XOR2X1_HVT)                     0.2818   1.0000            0.8968 &   7.3744 f
  I_PCI_TOP/n12014 (net)       1   1.2204 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__13_/D (SDFFARX1_RVT)
                                            0.0000   0.2818   1.0000   0.0000   0.0000 &   7.3744 f
  data arrival time                                                                        7.3744

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6123     8.1123
  clock reconvergence pessimism                                                 0.0567     8.1690
  clock uncertainty                                                            -0.1000     8.0690
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__13_/CLK (SDFFARX1_RVT)                            8.0690 r
  library setup time                                          1.0000           -0.7355     7.3335
  data required time                                                                       7.3335
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.3335
  data arrival time                                                                       -7.3744
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0409


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1670     3.2170
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__31_/CLK (SDFFNARX1_HVT)
                                                     0.0736                     0.0000     3.2170 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__31_/Q (SDFFNARX1_HVT)
                                                     0.3557   1.0000            1.2287 &   4.4457 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_73 (net)
                               5   5.9082 
  I_SDRAM_TOP/I_SDRAM_IF/U5423/A4 (MUX41X1_RVT)
                                            0.0743   0.3557   1.0000   0.0506   0.0507 &   4.4964 f
  I_SDRAM_TOP/I_SDRAM_IF/U5423/Y (MUX41X1_RVT)       0.1836   1.0000            0.8726 &   5.3690 f
  I_SDRAM_TOP/I_SDRAM_IF/n2633 (net)
                               2   1.6728 
  I_SDRAM_TOP/I_SDRAM_IF/U5425/A2 (AO22X1_RVT)
                                            0.0307   0.1836   1.0000   0.0220   0.0220 &   5.3909 f
  I_SDRAM_TOP/I_SDRAM_IF/U5425/Y (AO22X1_RVT)        0.0918   1.0000            0.3921 &   5.7831 f
  I_SDRAM_TOP/I_SDRAM_IF/N4109 (net)
                               1   1.4174 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__27_/D (SDFFNARX1_HVT)
                                            0.0056   0.0918   1.0000   0.0039   0.0039 &   5.7870 f
  data arrival time                                                                        5.7870

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0784     7.2284
  clock reconvergence pessimism                                                 0.0660     7.2944
  clock uncertainty                                                            -0.1000     7.1944
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__27_/CLK (SDFFNARX1_HVT)                      7.1944 f
  library setup time                                          1.0000           -1.4482     5.7462
  data required time                                                                       5.7462
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7462
  data arrival time                                                                       -5.7870
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0408


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1687     3.2187
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__17_/CLK (SDFFNARX1_HVT)
                                                     0.0836                     0.0000     3.2187 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__17_/Q (SDFFNARX1_HVT)
                                                     0.3544   1.0000            1.2355 &   4.4542 f
  I_SDRAM_TOP/I_SDRAM_IF/n17377 (net)
                               5   5.8746 
  I_SDRAM_TOP/I_SDRAM_IF/U6078/A4 (MUX41X1_RVT)
                                            0.0825   0.3544   1.0000   0.0568   0.0568 &   4.5110 f
  I_SDRAM_TOP/I_SDRAM_IF/U6078/Y (MUX41X1_RVT)       0.1877   1.0000            0.8859 &   5.3969 f
  I_SDRAM_TOP/I_SDRAM_IF/n3443 (net)
                               2   2.2245 
  I_SDRAM_TOP/I_SDRAM_IF/U6080/A2 (AO22X1_RVT)
                                            0.0256   0.1877   1.0000   0.0180   0.0180 &   5.4149 f
  I_SDRAM_TOP/I_SDRAM_IF/U6080/Y (AO22X1_RVT)        0.0977   1.0000            0.3877 &   5.8026 f
  I_SDRAM_TOP/I_SDRAM_IF/N3778 (net)
                               1   0.9897 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__13_/D (SDFFNARX1_HVT)
                                            0.0000   0.0977   1.0000   0.0000   0.0000 &   5.8026 f
  data arrival time                                                                        5.8026

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0774     7.2274
  clock reconvergence pessimism                                                 0.0796     7.3070
  clock uncertainty                                                            -0.1000     7.2070
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__13_/CLK (SDFFNARX1_HVT)                      7.2070 f
  library setup time                                          1.0000           -1.4447     5.7623
  data required time                                                                       5.7623
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7623
  data arrival time                                                                       -5.8026
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0403


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0956     1.0956
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__3_/CLK (SDFFARX1_HVT)
                                                     0.1281                     0.0000     1.0956 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__3_/Q (SDFFARX1_HVT)
                                                     0.3147   1.0000            1.3318 &   2.4274 f
  I_SDRAM_TOP/I_SDRAM_IF/n17454 (net)
                               5   5.2143 
  I_SDRAM_TOP/I_SDRAM_IF/U1763/A4 (MUX41X1_RVT)
                                            0.0387   0.3147   1.0000   0.0270   0.0270 &   2.4544 f
  I_SDRAM_TOP/I_SDRAM_IF/U1763/Y (MUX41X1_RVT)       0.1858   1.0000            0.8503 &   3.3047 f
  I_SDRAM_TOP/I_SDRAM_IF/n470 (net)
                               2   2.0051 
  I_SDRAM_TOP/I_SDRAM_IF/U1767/A2 (AO22X1_RVT)
                                            0.0156   0.1858   1.0000   0.0108   0.0108 &   3.3155 f
  I_SDRAM_TOP/I_SDRAM_IF/U1767/Y (AO22X1_RVT)        0.1113   1.0000            0.4105 &   3.7260 f
  I_SDRAM_TOP/I_SDRAM_IF/N1706 (net)
                               1   2.4736 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__31_/D (SDFFARX1_HVT)
                                            0.0145   0.1113   1.0000   0.0102   0.0102 &   3.7362 f
  data arrival time                                                                        3.7362

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9740     5.0740
  clock reconvergence pessimism                                                 0.0867     5.1607
  clock uncertainty                                                            -0.1000     5.0607
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__31_/CLK (SDFFARX1_HVT)                       5.0607 r
  library setup time                                          1.0000           -1.3645     3.6962
  data required time                                                                       3.6962
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6962
  data arrival time                                                                       -3.7362
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0401


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1097     1.1097
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__8_/CLK (SDFFARX1_HVT)
                                                     0.1172                     0.0000     1.1097 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__8_/Q (SDFFARX1_HVT)
                                                     0.3237   1.0000            1.3292 &   2.4389 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_29__8_ (net)
                               5   5.4583 
  I_SDRAM_TOP/I_SDRAM_IF/U2591/A4 (MUX41X1_RVT)
                                            0.0278   0.3237   1.0000   0.0193   0.0193 &   2.4582 f
  I_SDRAM_TOP/I_SDRAM_IF/U2591/Y (MUX41X1_RVT)       0.1840   1.0000            0.8491 &   3.3073 f
  I_SDRAM_TOP/I_SDRAM_IF/n725 (net)
                               2   1.7234 
  I_SDRAM_TOP/I_SDRAM_IF/U2693/A2 (AO22X1_RVT)
                                            0.0112   0.1840   1.0000   0.0078   0.0078 &   3.3151 f
  I_SDRAM_TOP/I_SDRAM_IF/U2693/Y (AO22X1_RVT)        0.1015   1.0000            0.3970 &   3.7120 f
  I_SDRAM_TOP/I_SDRAM_IF/N1774 (net)
                               1   1.6728 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__4_/D (SDFFARX1_HVT)
                                            0.0116   0.1015   1.0000   0.0080   0.0080 &   3.7201 f
  data arrival time                                                                        3.7201

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9700     5.0700
  clock reconvergence pessimism                                                 0.0685     5.1384
  clock uncertainty                                                            -0.1000     5.0384
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__4_/CLK (SDFFARX1_HVT)                        5.0384 r
  library setup time                                          1.0000           -1.3583     3.6801
  data required time                                                                       3.6801
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6801
  data arrival time                                                                       -3.7201
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0399


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1121     1.1121
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__3_/CLK (SDFFARX2_HVT)
                                                     0.1222                     0.0000     1.1121 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__3_/Q (SDFFARX2_HVT)
                                                     0.1867   1.0000            1.3398 &   2.4519 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_39__3_ (net)
                               1   0.6199 
  I_SDRAM_TOP/I_SDRAM_IF/ropt_d_inst_8457/A (NBUFFX2_RVT)
                                            0.0000   0.1867   1.0000   0.0000   0.0000 &   2.4519 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_d_inst_8457/Y (NBUFFX2_RVT)
                                                     0.1034   1.0000            0.2709 &   2.7228 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_net_1891 (net)
                               5   6.9823 
  I_SDRAM_TOP/I_SDRAM_IF/U1344/A2 (MUX41X1_RVT)
                                            0.0000   0.1034   1.0000   0.0000   0.0001 &   2.7229 f
  I_SDRAM_TOP/I_SDRAM_IF/U1344/Y (MUX41X1_RVT)       0.1886   1.0000            0.6173 &   3.3402 f
  I_SDRAM_TOP/I_SDRAM_IF/n1272 (net)
                               2   2.3343 
  I_SDRAM_TOP/I_SDRAM_IF/U3543/A2 (AO22X1_RVT)
                                            0.0242   0.1886   1.0000   0.0169   0.0169 &   3.3571 f
  I_SDRAM_TOP/I_SDRAM_IF/U3543/Y (AO22X1_RVT)        0.0903   1.0000            0.3853 &   3.7423 f
  I_SDRAM_TOP/I_SDRAM_IF/N2268 (net)
                               1   0.8490 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__23_/D (SDFFARX1_HVT)
                                            0.0000   0.0903   1.0000   0.0000   0.0000 &   3.7424 f
  data arrival time                                                                        3.7424

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9744     5.0744
  clock reconvergence pessimism                                                 0.0685     5.1429
  clock uncertainty                                                            -0.1000     5.0429
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__23_/CLK (SDFFARX1_HVT)                       5.0429 r
  library setup time                                          1.0000           -1.3403     3.7026
  data required time                                                                       3.7026
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7026
  data arrival time                                                                       -3.7424
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0397


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__29_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_6999_5539/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6848     0.6848
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_/CLK (SDFFARX1_HVT)
                                                     0.0898                     0.0000     0.6848 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_/QN (SDFFARX1_HVT)
                                                     0.3552   1.0000            0.9361 &   1.6209 r
  I_PCI_TOP/mult_x_31_n799 (net)
                               2   2.2872 
  I_PCI_TOP/U1545/A (NBUFFX4_RVT)           0.0500   0.3552   1.0000   0.0357   0.0357 &   1.6566 r
  I_PCI_TOP/U1545/Y (NBUFFX4_RVT)                    0.2317   1.0000            0.3779 &   2.0346 r
  I_PCI_TOP/n12304 (net)      15  26.3678 
  I_PCI_TOP/U7014/A2 (NOR2X1_HVT)           0.0070   0.2317   1.0000   0.0049   0.0054 &   2.0399 r
  I_PCI_TOP/U7014/Y (NOR2X1_HVT)                     0.1749   1.0000            0.5510 &   2.5909 f
  I_PCI_TOP/n6991 (net)        1   2.3343 
  I_PCI_TOP/U7027/B (FADDX1_RVT)            0.0116   0.1749   1.0000   0.0081   0.0081 &   2.5990 f
  I_PCI_TOP/U7027/S (FADDX1_RVT)                     0.1847   1.0000            0.6079 &   3.2069 r
  I_PCI_TOP/n7383 (net)        2   4.5325 
  I_PCI_TOP/ctmTdsLR_1_2856/A2 (XOR3X2_RVT)
                                            0.0186   0.1847   1.0000   0.0129   0.0129 &   3.2198 r
  I_PCI_TOP/ctmTdsLR_1_2856/Y (XOR3X2_RVT)           0.1537   1.0000            0.6458 &   3.8656 f
  I_PCI_TOP/n7391 (net)        2   2.8006 
  I_PCI_TOP/U2976/A1 (OR2X1_RVT)            0.0000   0.1537   1.0000   0.0000   0.0000 &   3.8656 f
  I_PCI_TOP/U2976/Y (OR2X1_RVT)                      0.0725   1.0000            0.2888 &   4.1544 f
  I_PCI_TOP/n11837 (net)       2   1.0150 
  I_PCI_TOP/U7396/A2 (NAND2X0_RVT)          0.0000   0.0725   1.0000   0.0000   0.0000 &   4.1544 f
  I_PCI_TOP/U7396/Y (NAND2X0_RVT)                    0.2164   1.0000            0.1742 &   4.3286 r
  I_PCI_TOP/n7397 (net)        1   1.7136 
  I_PCI_TOP/U7399/A1 (XNOR2X1_RVT)          0.0000   0.2164   1.0000   0.0000   0.0000 &   4.3287 r
  I_PCI_TOP/U7399/Y (XNOR2X1_RVT)                    0.1455   1.0000            0.4411 &   4.7697 r
  I_PCI_TOP/n7432 (net)        1   2.8121 
  I_PCI_TOP/U7416/B (FADDX1_RVT)            0.0000   0.1455   1.0000   0.0000   0.0000 &   4.7698 r
  I_PCI_TOP/U7416/S (FADDX1_RVT)                     0.1445   1.0000            0.5092 &   5.2790 f
  I_PCI_TOP/n7407 (net)        1   1.8651 
  I_PCI_TOP/U7403/A (INVX0_LVT)             0.0155   0.1445   1.0000   0.0107   0.0108 &   5.2898 f
  I_PCI_TOP/U7403/Y (INVX0_LVT)                      0.0865   1.0000            0.1194 &   5.4091 r
  I_PCI_TOP/n7458 (net)        2   1.5801 
  I_PCI_TOP/U7434/A1 (NAND2X0_RVT)          0.0000   0.0865   1.0000   0.0000   0.0000 &   5.4091 r
  I_PCI_TOP/U7434/Y (NAND2X0_RVT)                    0.1780   1.0000            0.1602 &   5.5694 f
  I_PCI_TOP/n10239 (net)       3   2.6534 
  I_PCI_TOP/U7436/A1 (OAI21X1_RVT)          0.0280   0.1780   1.0000   0.0199   0.0200 &   5.5893 f
  I_PCI_TOP/U7436/Y (OAI21X1_RVT)                    0.1125   1.0000            0.5289 &   6.1183 r
  I_PCI_TOP/n10254 (net)       3   2.2460 
  I_PCI_TOP/ctmTdsLR_1_2931/A1 (NAND2X0_RVT)
                                            0.0000   0.1125   1.0000   0.0000   0.0000 &   6.1183 r
  I_PCI_TOP/ctmTdsLR_1_2931/Y (NAND2X0_RVT)          0.0927   1.0000            0.1107 &   6.2290 f
  I_PCI_TOP/tmp_net92 (net)    1   0.8161 
  I_PCI_TOP/ctmTdsLR_1_6237/A1 (NAND3X0_LVT)
                                            0.0000   0.0927   1.0000   0.0000   0.0000 &   6.2290 f
  I_PCI_TOP/ctmTdsLR_1_6237/Y (NAND3X0_LVT)          0.0765   1.0000            0.0945 &   6.3235 r
  I_PCI_TOP/n10554 (net)       1   0.9217 
  I_PCI_TOP/ZBUF_433_inst_4957/A (NBUFFX2_RVT)
                                            0.0000   0.0765   1.0000   0.0000   0.0000 &   6.3235 r
  I_PCI_TOP/ZBUF_433_inst_4957/Y (NBUFFX2_RVT)       0.2153   1.0000            0.2152 &   6.5387 r
  I_PCI_TOP/ZBUF_433_18 (net)
                              14  12.7653 
  I_PCI_TOP/ctmTdsLR_2_3989/A1 (NAND2X0_RVT)
                                            0.0000   0.2154   1.0000   0.0000   0.0010 &   6.5398 r
  I_PCI_TOP/ctmTdsLR_2_3989/Y (NAND2X0_RVT)          0.1293   1.0000            0.1465 &   6.6863 f
  I_PCI_TOP/tmp_net514 (net)   1   0.7950 
  I_PCI_TOP/ctmTdsLR_3_3990/A1 (OA221X1_RVT)
                                            0.0000   0.1293   1.0000   0.0000   0.0000 &   6.6863 f
  I_PCI_TOP/ctmTdsLR_3_3990/Y (OA221X1_RVT)          0.1489   1.0000            0.5016 &   7.1879 f
  I_PCI_TOP/n10559 (net)       2   1.5146 
  I_PCI_TOP/ctmTdsLR_1_6394/A2 (OA21X1_RVT)
                                            0.0000   0.1489   1.0000   0.0000   0.0000 &   7.1879 f
  I_PCI_TOP/ctmTdsLR_1_6394/Y (OA21X1_RVT)           0.0925   1.0000            0.3003 &   7.4882 f
  I_PCI_TOP/I_PCI_CORE_N526 (net)
                               1   0.9843 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__29_/D (SDFFARX1_RVT)
                                            0.0000   0.0925   1.0000   0.0000   0.0000 &   7.4882 f
  data arrival time                                                                        7.4882

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6182     8.1182
  clock reconvergence pessimism                                                 0.0567     8.1749
  clock uncertainty                                                            -0.1000     8.0749
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__29_/CLK (SDFFARX1_RVT)                            8.0749 r
  library setup time                                          1.0000           -0.6262     7.4487
  data required time                                                                       7.4487
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4487
  data arrival time                                                                       -7.4882
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0395


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_6999_5539/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6919     0.6919
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_/CLK (SDFFARX1_HVT)
                                                     0.1092                     0.0000     0.6919 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_/QN (SDFFARX1_HVT)
                                                     0.3948   1.0000            0.9936 &   1.6856 r
  I_PCI_TOP/mult_x_32_n822 (net)
                               3   3.4421 
  I_PCI_TOP/U194/A1 (NOR2X0_RVT)            0.0786   0.3948   1.0000   0.0557   0.0557 &   1.7413 r
  I_PCI_TOP/U194/Y (NOR2X0_RVT)                      0.0713   1.0000            0.3890 &   2.1303 f
  I_PCI_TOP/n113 (net)         2   1.7526 
  I_PCI_TOP/U199/A1 (NAND2X0_RVT)           0.0000   0.0713   1.0000   0.0000   0.0000 &   2.1303 f
  I_PCI_TOP/U199/Y (NAND2X0_RVT)                     0.4429   1.0000            0.2839 &   2.4142 r
  I_PCI_TOP/n262 (net)         2   4.3382 
  I_PCI_TOP/ctmTdsLR_2_2821/S1 (MUX41X1_RVT)
                                            0.0199   0.4429   1.0000   0.0138   0.0138 &   2.4280 r
  I_PCI_TOP/ctmTdsLR_2_2821/Y (MUX41X1_RVT)          0.1855   1.0000            0.7574 &   3.1854 f
  I_PCI_TOP/n264 (net)         2   1.9426 
  I_PCI_TOP/U346/A (INVX1_LVT)              0.0132   0.1855   1.0000   0.0091   0.0091 &   3.1945 f
  I_PCI_TOP/U346/Y (INVX1_LVT)                       0.1045   1.0000            0.1351 &   3.3296 r
  I_PCI_TOP/n382 (net)         2   2.3910 
  I_PCI_TOP/U7138/A1 (XOR3X2_RVT)           0.0052   0.1045   1.0000   0.0036   0.0036 &   3.3332 r
  I_PCI_TOP/U7138/Y (XOR3X2_RVT)                     0.1616   1.0000            0.5195 &   3.8527 r
  I_PCI_TOP/n452 (net)         1   5.4142 
  I_PCI_TOP/U516/CI (FADDX1_RVT)            0.0064   0.1616   1.0000   0.0044   0.0047 &   3.8573 r
  I_PCI_TOP/U516/S (FADDX1_RVT)                      0.1421   1.0000            0.4911 &   4.3484 f
  I_PCI_TOP/n455 (net)         2   1.6912 
  I_PCI_TOP/U518/A2 (NOR2X1_RVT)            0.0090   0.1421   1.0000   0.0062   0.0062 &   4.3547 f
  I_PCI_TOP/U518/Y (NOR2X1_RVT)                      0.0744   1.0000            0.2949 &   4.6495 r
  I_PCI_TOP/n482 (net)         2   1.3806 
  I_PCI_TOP/U519/A (INVX0_HVT)              0.0000   0.0744   1.0000   0.0000   0.0000 &   4.6496 r
  I_PCI_TOP/U519/Y (INVX0_HVT)                       0.0671   1.0000            0.0924 &   4.7419 f
  I_PCI_TOP/n459 (net)         1   0.5239 
  I_PCI_TOP/U520/A2 (NAND2X0_LVT)           0.0000   0.0671   1.0000   0.0000   0.0000 &   4.7420 f
  I_PCI_TOP/U520/Y (NAND2X0_LVT)                     0.0939   1.0000            0.1007 &   4.8426 r
  I_PCI_TOP/n467 (net)         1   1.1703 
  I_PCI_TOP/U7140/A1 (XOR2X1_RVT)           0.0000   0.0939   1.0000   0.0000   0.0000 &   4.8426 r
  I_PCI_TOP/U7140/Y (XOR2X1_RVT)                     0.1457   1.0000            0.4507 &   5.2933 f
  I_PCI_TOP/n547 (net)         2   1.3852 
  I_PCI_TOP/U589/A2 (NAND2X0_RVT)           0.0000   0.1457   1.0000   0.0000   0.0000 &   5.2933 f
  I_PCI_TOP/U589/Y (NAND2X0_RVT)                     0.3318   1.0000            0.2883 &   5.5816 r
  I_PCI_TOP/n10310 (net)       3   3.0410 
  I_PCI_TOP/U10059/A1 (NAND2X0_HVT)         0.0579   0.3318   1.0000   0.0415   0.0415 &   5.6231 r
  I_PCI_TOP/U10059/Y (NAND2X0_HVT)                   0.3484   1.0000            0.4185 &   6.0416 f
  I_PCI_TOP/n10220 (net)       1   1.4112 
  I_PCI_TOP/U10060/A2 (XNOR2X1_RVT)         0.0746   0.3484   1.0000   0.0536   0.0536 &   6.0952 f
  I_PCI_TOP/U10060/Y (XNOR2X1_RVT)                   0.1464   1.0000            0.6153 &   6.7104 f
  I_PCI_TOP/n10221 (net)       1   3.2811 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_/D (SDFFARX1_HVT)
                                            0.0155   0.1464   1.0000   0.0107   0.0107 &   6.7212 f
  data arrival time                                                                        6.7212

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6118     8.1118
  clock reconvergence pessimism                                                 0.0567     8.1685
  clock uncertainty                                                            -0.1000     8.0685
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_/CLK (SDFFARX1_HVT)                            8.0685 r
  library setup time                                          1.0000           -1.3867     6.6818
  data required time                                                                       6.6818
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.6818
  data arrival time                                                                       -6.7212
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0394


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__6_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__15_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_14300_5536/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6991     0.6991
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__6_/CLK (SDFFARX1_HVT)
                                                     0.0969                     0.0000     0.6991 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__6_/QN (SDFFARX1_HVT)
                                                     0.3124   1.0000            0.8930 &   1.5922 r
  I_PCI_TOP/mult_x_28_n805 (net)
                               1   1.2447 
  I_PCI_TOP/HFSBUF_418_1113/A (NBUFFX4_RVT)
                                            0.0000   0.3124   1.0000   0.0000   0.0000 &   1.5922 r
  I_PCI_TOP/HFSBUF_418_1113/Y (NBUFFX4_RVT)          0.2112   1.0000            0.3503 &   1.9425 r
  I_PCI_TOP/HFSNET_129 (net)  16  23.8765 
  I_PCI_TOP/U4188/A1 (NOR2X0_RVT)           0.0000   0.2106   1.0000   0.0000   0.0007 &   1.9432 r
  I_PCI_TOP/U4188/Y (NOR2X0_RVT)                     0.0731   1.0000            0.3029 &   2.2461 f
  I_PCI_TOP/n4200 (net)        1   2.0395 
  I_PCI_TOP/U4246/A (FADDX1_RVT)            0.0000   0.0731   1.0000   0.0000   0.0000 &   2.2461 f
  I_PCI_TOP/U4246/S (FADDX1_RVT)                     0.1489   1.0000            0.4680 &   2.7141 f
  I_PCI_TOP/n4222 (net)        1   2.2369 
  I_PCI_TOP/U4278/CI (FADDX1_RVT)           0.0094   0.1489   1.0000   0.0065   0.0066 &   2.7206 f
  I_PCI_TOP/U4278/S (FADDX1_RVT)                     0.1508   1.0000            0.5878 &   3.3084 r
  I_PCI_TOP/n4268 (net)        3   3.0188 
  I_PCI_TOP/ctmTdsLR_1_6437/A2 (XNOR3X1_RVT)
                                            0.0000   0.1508   1.0000   0.0000   0.0000 &   3.3084 r
  I_PCI_TOP/ctmTdsLR_1_6437/Y (XNOR3X1_RVT)          0.1964   1.0000            0.6702 &   3.9787 r
  I_PCI_TOP/n4263 (net)        2   1.7202 
  I_PCI_TOP/U4282/A2 (NOR2X1_RVT)           0.0000   0.1964   1.0000   0.0000   0.0000 &   3.9787 r
  I_PCI_TOP/U4282/Y (NOR2X1_RVT)                     0.0606   1.0000            0.2738 &   4.2525 f
  I_PCI_TOP/n9844 (net)        2   1.2068 
  I_PCI_TOP/ctmTdsLR_2_6589/A1 (OA21X1_RVT)
                                            0.0000   0.0606   1.0000   0.0000   0.0000 &   4.2525 f
  I_PCI_TOP/ctmTdsLR_2_6589/Y (OA21X1_RVT)           0.0881   1.0000            0.2748 &   4.5272 f
  I_PCI_TOP/tmp_net1216 (net)
                               1   0.6570 
  I_PCI_TOP/ctmTdsLR_1_6588/A (INVX0_LVT)   0.0000   0.0881   1.0000   0.0000   0.0000 &   4.5272 f
  I_PCI_TOP/ctmTdsLR_1_6588/Y (INVX0_LVT)            0.0766   1.0000            0.0962 &   4.6234 r
  I_PCI_TOP/n9862 (net)        2   2.1405 
  I_PCI_TOP/ctmTdsLR_1_4261/A1 (NAND2X0_LVT)
                                            0.0000   0.0766   1.0000   0.0000   0.0000 &   4.6234 r
  I_PCI_TOP/ctmTdsLR_1_4261/Y (NAND2X0_LVT)          0.0690   1.0000            0.0494 &   4.6728 f
  I_PCI_TOP/tmp_net636 (net)   1   0.7941 
  I_PCI_TOP/ctmTdsLR_2_4262/A1 (AND2X1_RVT)
                                            0.0000   0.0690   1.0000   0.0000   0.0000 &   4.6728 f
  I_PCI_TOP/ctmTdsLR_2_4262/Y (AND2X1_RVT)           0.0971   1.0000            0.1823 &   4.8551 f
  I_PCI_TOP/n11905 (net)       2   2.0912 
  I_PCI_TOP/U4328/A2 (OAI21X1_RVT)          0.0000   0.0971   1.0000   0.0000   0.0000 &   4.8551 f
  I_PCI_TOP/U4328/Y (OAI21X1_RVT)                    0.1075   1.0000            0.4226 &   5.2778 r
  I_PCI_TOP/n9971 (net)        2   2.0316 
  I_PCI_TOP/ctmTdsLR_1_4541/A1 (NAND2X0_LVT)
                                            0.0000   0.1075   1.0000   0.0000   0.0000 &   5.2778 r
  I_PCI_TOP/ctmTdsLR_1_4541/Y (NAND2X0_LVT)          0.0630   1.0000            0.0479 &   5.3257 f
  I_PCI_TOP/tmp_net758 (net)   1   0.5908 
  I_PCI_TOP/ctmTdsLR_2_4542/A1 (AND2X1_RVT)
                                            0.0000   0.0630   1.0000   0.0000   0.0000 &   5.3257 f
  I_PCI_TOP/ctmTdsLR_2_4542/Y (AND2X1_RVT)           0.0802   1.0000            0.1661 &   5.4917 f
  I_PCI_TOP/n10063 (net)       2   1.2800 
  I_PCI_TOP/ctmTdsLR_1_4764/A (INVX0_LVT)   0.0000   0.0802   1.0000   0.0000   0.0000 &   5.4917 f
  I_PCI_TOP/ctmTdsLR_1_4764/Y (INVX0_LVT)            0.0557   1.0000            0.0763 &   5.5680 r
  I_PCI_TOP/tmp_net860 (net)   1   1.1638 
  I_PCI_TOP/ctmTdsLR_2_4765/A1 (NAND3X0_LVT)
                                            0.0000   0.0557   1.0000   0.0000   0.0000 &   5.5681 r
  I_PCI_TOP/ctmTdsLR_2_4765/Y (NAND3X0_LVT)          0.0919   1.0000            0.0569 &   5.6250 f
  I_PCI_TOP/tmp_net861 (net)   1   0.7804 
  I_PCI_TOP/ctmTdsLR_3_4766/A1 (NAND3X0_LVT)
                                            0.0000   0.0919   1.0000   0.0000   0.0000 &   5.6250 f
  I_PCI_TOP/ctmTdsLR_3_4766/Y (NAND3X0_LVT)          0.1715   1.0000            0.1078 &   5.7328 r
  I_PCI_TOP/n10135 (net)       2   1.6847 
  I_PCI_TOP/ctmTdsLR_2_2886/A (INVX0_LVT)   0.0000   0.1715   1.0000   0.0000   0.0000 &   5.7328 r
  I_PCI_TOP/ctmTdsLR_2_2886/Y (INVX0_LVT)            0.0794   1.0000            0.0496 &   5.7824 f
  I_PCI_TOP/tmp_net70 (net)    1   1.1963 
  I_PCI_TOP/ctmTdsLR_3_2887/A2 (OA221X1_RVT)
                                            0.0046   0.0794   1.0000   0.0032   0.0032 &   5.7855 f
  I_PCI_TOP/ctmTdsLR_3_2887/Y (OA221X1_RVT)          0.1449   1.0000            0.4200 &   6.2056 f
  I_PCI_TOP/n10201 (net)       2   1.2522 
  I_PCI_TOP/U10044/A (INVX0_RVT)            0.0000   0.1449   1.0000   0.0000   0.0000 &   6.2056 f
  I_PCI_TOP/U10044/Y (INVX0_RVT)                     0.1836   1.0000            0.1980 &   6.4036 r
  I_PCI_TOP/n10457 (net)       4   3.2658 
  I_PCI_TOP/ctmTdsLR_1_3258/A1 (NAND2X0_HVT)
                                            0.0000   0.1836   1.0000   0.0000   0.0000 &   6.4036 r
  I_PCI_TOP/ctmTdsLR_1_3258/Y (NAND2X0_HVT)          0.1958   1.0000            0.2445 &   6.6481 f
  I_PCI_TOP/tmp_net200 (net)   1   0.5177 
  I_PCI_TOP/ctmTdsLR_1_3432/A1 (NAND2X0_HVT)
                                            0.0000   0.1958   1.0000   0.0000   0.0000 &   6.6481 f
  I_PCI_TOP/ctmTdsLR_1_3432/Y (NAND2X0_HVT)          0.3232   1.0000            0.3104 &   6.9586 r
  I_PCI_TOP/tmp_net264 (net)   1   1.4938 
  I_PCI_TOP/ctmTdsLR_2_3433/A1 (XNOR2X1_RVT)
                                            0.0000   0.3232   1.0000   0.0000   0.0000 &   6.9586 r
  I_PCI_TOP/ctmTdsLR_2_3433/Y (XNOR2X1_RVT)          0.1378   1.0000            0.4803 &   7.4389 f
  I_PCI_TOP/I_PCI_CORE_N416 (net)
                               1   1.9306 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__15_/D (SDFFARX1_RVT)
                                            0.0114   0.1378   1.0000   0.0082   0.0082 &   7.4471 f
  data arrival time                                                                        7.4471

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6166     8.1166
  clock reconvergence pessimism                                                 0.0553     8.1719
  clock uncertainty                                                            -0.1000     8.0719
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__15_/CLK (SDFFARX1_RVT)                            8.0719 r
  library setup time                                          1.0000           -0.6642     7.4078
  data required time                                                                       7.4078
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4078
  data arrival time                                                                       -7.4471
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0393


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__21_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_6999_5539/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6848     0.6848
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_/CLK (SDFFARX1_HVT)
                                                     0.0898                     0.0000     0.6848 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_/QN (SDFFARX1_HVT)
                                                     0.3552   1.0000            0.9361 &   1.6209 r
  I_PCI_TOP/mult_x_31_n799 (net)
                               2   2.2872 
  I_PCI_TOP/U1545/A (NBUFFX4_RVT)           0.0500   0.3552   1.0000   0.0357   0.0357 &   1.6566 r
  I_PCI_TOP/U1545/Y (NBUFFX4_RVT)                    0.2317   1.0000            0.3779 &   2.0346 r
  I_PCI_TOP/n12304 (net)      15  26.3678 
  I_PCI_TOP/U7014/A2 (NOR2X1_HVT)           0.0070   0.2317   1.0000   0.0049   0.0054 &   2.0399 r
  I_PCI_TOP/U7014/Y (NOR2X1_HVT)                     0.1749   1.0000            0.5510 &   2.5909 f
  I_PCI_TOP/n6991 (net)        1   2.3343 
  I_PCI_TOP/U7027/B (FADDX1_RVT)            0.0116   0.1749   1.0000   0.0081   0.0081 &   2.5990 f
  I_PCI_TOP/U7027/S (FADDX1_RVT)                     0.1847   1.0000            0.6079 &   3.2069 r
  I_PCI_TOP/n7383 (net)        2   4.5325 
  I_PCI_TOP/ctmTdsLR_1_2856/A2 (XOR3X2_RVT)
                                            0.0186   0.1847   1.0000   0.0129   0.0129 &   3.2198 r
  I_PCI_TOP/ctmTdsLR_1_2856/Y (XOR3X2_RVT)           0.1537   1.0000            0.6458 &   3.8656 f
  I_PCI_TOP/n7391 (net)        2   2.8006 
  I_PCI_TOP/U2976/A1 (OR2X1_RVT)            0.0000   0.1537   1.0000   0.0000   0.0000 &   3.8656 f
  I_PCI_TOP/U2976/Y (OR2X1_RVT)                      0.0725   1.0000            0.2888 &   4.1544 f
  I_PCI_TOP/n11837 (net)       2   1.0150 
  I_PCI_TOP/U7396/A2 (NAND2X0_RVT)          0.0000   0.0725   1.0000   0.0000   0.0000 &   4.1544 f
  I_PCI_TOP/U7396/Y (NAND2X0_RVT)                    0.2164   1.0000            0.1742 &   4.3286 r
  I_PCI_TOP/n7397 (net)        1   1.7136 
  I_PCI_TOP/U7399/A1 (XNOR2X1_RVT)          0.0000   0.2164   1.0000   0.0000   0.0000 &   4.3287 r
  I_PCI_TOP/U7399/Y (XNOR2X1_RVT)                    0.1406   1.0000            0.4538 &   4.7825 f
  I_PCI_TOP/n7432 (net)        1   2.7499 
  I_PCI_TOP/U7416/B (FADDX1_RVT)            0.0000   0.1406   1.0000   0.0000   0.0000 &   4.7825 f
  I_PCI_TOP/U7416/S (FADDX1_RVT)                     0.1261   1.0000            0.5461 &   5.3286 r
  I_PCI_TOP/n7407 (net)        1   1.8767 
  I_PCI_TOP/U7403/A (INVX0_LVT)             0.0134   0.1261   1.0000   0.0092   0.0093 &   5.3378 r
  I_PCI_TOP/U7403/Y (INVX0_LVT)                      0.0670   1.0000            0.0524 &   5.3902 f
  I_PCI_TOP/n7458 (net)        2   1.4371 
  I_PCI_TOP/U7434/A1 (NAND2X0_RVT)          0.0000   0.0670   1.0000   0.0000   0.0000 &   5.3902 f
  I_PCI_TOP/U7434/Y (NAND2X0_RVT)                    0.3153   1.0000            0.2147 &   5.6049 r
  I_PCI_TOP/n10239 (net)       3   2.8581 
  I_PCI_TOP/U7436/A1 (OAI21X1_RVT)          0.0633   0.3153   1.0000   0.0454   0.0454 &   5.6504 r
  I_PCI_TOP/U7436/Y (OAI21X1_RVT)                    0.1176   1.0000            0.4951 &   6.1455 f
  I_PCI_TOP/n10254 (net)       3   2.0276 
  I_PCI_TOP/ctmTdsLR_1_2931/A1 (NAND2X0_RVT)
                                            0.0000   0.1176   1.0000   0.0000   0.0000 &   6.1455 f
  I_PCI_TOP/ctmTdsLR_1_2931/Y (NAND2X0_RVT)          0.1416   1.0000            0.1629 &   6.3083 r
  I_PCI_TOP/tmp_net92 (net)    1   0.8499 
  I_PCI_TOP/ctmTdsLR_1_6237/A1 (NAND3X0_LVT)
                                            0.0000   0.1416   1.0000   0.0000   0.0000 &   6.3084 r
  I_PCI_TOP/ctmTdsLR_1_6237/Y (NAND3X0_LVT)          0.0952   1.0000            0.0714 &   6.3797 f
  I_PCI_TOP/n10554 (net)       1   0.8542 
  I_PCI_TOP/ZBUF_433_inst_4957/A (NBUFFX2_RVT)
                                            0.0000   0.0952   1.0000   0.0000   0.0000 &   6.3797 f
  I_PCI_TOP/ZBUF_433_inst_4957/Y (NBUFFX2_RVT)       0.1345   1.0000            0.2253 &   6.6050 f
  I_PCI_TOP/ZBUF_433_18 (net)
                              14  11.7920 
  I_PCI_TOP/ctmTdsLR_2_6746/A3 (NAND3X0_RVT)
                                            0.0000   0.1345   1.0000   0.0000   0.0010 &   6.6060 f
  I_PCI_TOP/ctmTdsLR_2_6746/Y (NAND3X0_RVT)          0.1247   1.0000            0.1645 &   6.7705 r
  I_PCI_TOP/tmp_net1328 (net)
                               1   0.8344 
  I_PCI_TOP/ctmTdsLR_1_6745/A1 (NAND3X0_RVT)
                                            0.0039   0.1247   1.0000   0.0027   0.0027 &   6.7732 r
  I_PCI_TOP/ctmTdsLR_1_6745/Y (NAND3X0_RVT)          0.1601   1.0000            0.1565 &   6.9297 f
  I_PCI_TOP/tmp_net517 (net)   1   1.0793 
  I_PCI_TOP/ctmTdsLR_3_3996/S0 (MUX21X1_RVT)
                                            0.0000   0.1601   1.0000   0.0000   0.0000 &   6.9297 f
  I_PCI_TOP/ctmTdsLR_3_3996/Y (MUX21X1_RVT)          0.1892   1.0000            0.5022 &   7.4319 f
  I_PCI_TOP/I_PCI_CORE_N518 (net)
                               1   2.8396 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__21_/D (SDFFARX1_RVT)
                                            0.0097   0.1892   1.0000   0.0067   0.0068 &   7.4387 f
  data arrival time                                                                        7.4387

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6188     8.1188
  clock reconvergence pessimism                                                 0.0567     8.1755
  clock uncertainty                                                            -0.1000     8.0755
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__21_/CLK (SDFFARX1_RVT)                            8.0755 r
  library setup time                                          1.0000           -0.6761     7.3994
  data required time                                                                       7.3994
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.3994
  data arrival time                                                                       -7.4387
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0393


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1124     1.1124
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/CLK (SDFFARX1_HVT)
                                                     0.1219                     0.0000     1.1124 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/Q (SDFFARX1_HVT)
                                                     0.3030   1.0000            1.3200 &   2.4324 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_39__30_ (net)
                               5   4.8901 
  I_SDRAM_TOP/I_SDRAM_IF/U2395/A3 (MUX41X1_RVT)
                                            0.0218   0.3030   1.0000   0.0151   0.0152 &   2.4476 f
  I_SDRAM_TOP/I_SDRAM_IF/U2395/Y (MUX41X1_RVT)       0.1960   1.0000            0.8356 &   3.2832 f
  I_SDRAM_TOP/I_SDRAM_IF/n1668 (net)
                               2   3.1754 
  I_SDRAM_TOP/I_SDRAM_IF/U3902/A2 (AO22X1_RVT)
                                            0.0280   0.1960   1.0000   0.0194   0.0194 &   3.3026 f
  I_SDRAM_TOP/I_SDRAM_IF/U3902/Y (AO22X1_RVT)        0.1057   1.0000            0.4158 &   3.7184 f
  I_SDRAM_TOP/I_SDRAM_IF/N2267 (net)
                               1   2.2606 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__22_/D (SDFFARX1_HVT)
                                            0.0085   0.1057   1.0000   0.0059   0.0059 &   3.7243 f
  data arrival time                                                                        3.7243

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9689     5.0689
  clock reconvergence pessimism                                                 0.0685     5.1374
  clock uncertainty                                                            -0.1000     5.0374
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__22_/CLK (SDFFARX1_HVT)                       5.0374 r
  library setup time                                          1.0000           -1.3518     3.6856
  data required time                                                                       3.6856
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6856
  data arrival time                                                                       -3.7243
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0387


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__10_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__30_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_24620_5531/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6906     0.6906
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__10_/CLK (SDFFARX1_RVT)
                                                     0.0716                     0.0000     0.6906 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__10_/QN (SDFFARX1_RVT)
                                                     0.1516   1.0000            0.3814 &   1.0720 f
  I_PCI_TOP/mult_x_23_n801 (net)
                               2   2.1154 
  I_PCI_TOP/U8438/A (NBUFFX4_RVT)           0.0000   0.1516   1.0000   0.0000   0.0000 &   1.0720 f
  I_PCI_TOP/U8438/Y (NBUFFX4_RVT)                    0.1396   1.0000            0.2720 &   1.3440 f
  I_PCI_TOP/n12238 (net)      15  22.9962 
  I_PCI_TOP/U2810/A1 (NOR2X2_HVT)           0.0037   0.1397   1.0000   0.0026   0.0039 &   1.3479 f
  I_PCI_TOP/U2810/Y (NOR2X2_HVT)                     0.2076   1.0000            0.6454 &   1.9933 r
  I_PCI_TOP/n3071 (net)        2   4.9965 
  I_PCI_TOP/U3125/A2 (XOR3X2_HVT)           0.0162   0.2076   1.0000   0.0115   0.0116 &   2.0049 r
  I_PCI_TOP/U3125/Y (XOR3X2_HVT)                     0.2745   1.0000            1.3586 &   3.3635 f
  I_PCI_TOP/n3093 (net)        1   1.8820 
  I_PCI_TOP/U3142/CI (FADDX1_RVT)           0.0000   0.2745   1.0000   0.0000   0.0000 &   3.3635 f
  I_PCI_TOP/U3142/CO (FADDX1_RVT)                    0.1446   1.0000            0.4480 &   3.8115 f
  I_PCI_TOP/n3110 (net)        1   2.4587 
  I_PCI_TOP/U3152/B (FADDX1_RVT)            0.0080   0.1446   1.0000   0.0056   0.0056 &   3.8171 f
  I_PCI_TOP/U3152/S (FADDX1_RVT)                     0.1045   1.0000            0.5264 &   4.3436 r
  I_PCI_TOP/n3099 (net)        1   0.8189 
  I_PCI_TOP/U3144/A (INVX1_HVT)             0.0000   0.1045   1.0000   0.0000   0.0000 &   4.3436 r
  I_PCI_TOP/U3144/Y (INVX1_HVT)                      0.0922   1.0000            0.1236 &   4.4672 f
  I_PCI_TOP/n3204 (net)        2   1.2109 
  I_PCI_TOP/U3148/A1 (NOR2X1_HVT)           0.0000   0.0922   1.0000   0.0000   0.0000 &   4.4672 f
  I_PCI_TOP/U3148/Y (NOR2X1_HVT)                     0.2090   1.0000            0.5763 &   5.0435 r
  I_PCI_TOP/n11482 (net)       3   3.2368 
  I_PCI_TOP/U3149/A (INVX0_RVT)             0.0314   0.2090   1.0000   0.0219   0.0219 &   5.0654 r
  I_PCI_TOP/U3149/Y (INVX0_RVT)                      0.1129   1.0000            0.1367 &   5.2021 f
  I_PCI_TOP/n9566 (net)        2   1.5885 
  I_PCI_TOP/U3157/A1 (NAND2X0_RVT)          0.0000   0.1129   1.0000   0.0000   0.0000 &   5.2021 f
  I_PCI_TOP/U3157/Y (NAND2X0_RVT)                    0.2895   1.0000            0.2355 &   5.4376 r
  I_PCI_TOP/n3202 (net)        3   2.5606 
  I_PCI_TOP/U3158/A (INVX0_RVT)             0.0354   0.2895   1.0000   0.0240   0.0240 &   5.4616 r
  I_PCI_TOP/U3158/Y (INVX0_RVT)                      0.1206   1.0000            0.1224 &   5.5840 f
  I_PCI_TOP/n3115 (net)        1   0.5567 
  I_PCI_TOP/U3159/A3 (AND3X1_RVT)           0.0071   0.1206   1.0000   0.0049   0.0049 &   5.5890 f
  I_PCI_TOP/U3159/Y (AND3X1_RVT)                     0.1073   1.0000            0.2911 &   5.8800 f
  I_PCI_TOP/n3761 (net)        2   1.6409 
  I_PCI_TOP/U3771/A1 (NAND2X0_RVT)          0.0000   0.1073   1.0000   0.0000   0.0000 &   5.8800 f
  I_PCI_TOP/U3771/Y (NAND2X0_RVT)                    0.3159   1.0000            0.2449 &   6.1250 r
  I_PCI_TOP/n11511 (net)       3   2.8660 
  I_PCI_TOP/U3772/A2 (NOR2X1_RVT)           0.0267   0.3159   1.0000   0.0185   0.0185 &   6.1435 r
  I_PCI_TOP/U3772/Y (NOR2X1_RVT)                     0.0886   1.0000            0.3579 &   6.5014 f
  I_PCI_TOP/n11535 (net)       4   3.3467 
  I_PCI_TOP/ctmTdsLR_1_3891/A1 (NAND4X0_RVT)
                                            0.0000   0.0886   1.0000   0.0000   0.0000 &   6.5014 f
  I_PCI_TOP/ctmTdsLR_1_3891/Y (NAND4X0_RVT)          0.1688   1.0000            0.1326 &   6.6340 r
  I_PCI_TOP/n3788 (net)        1   0.8768 
  I_PCI_TOP/U3796/A3 (NAND3X0_RVT)          0.0185   0.1688   1.0000   0.0128   0.0128 &   6.6468 r
  I_PCI_TOP/U3796/Y (NAND3X0_RVT)                    0.1813   1.0000            0.2054 &   6.8522 f
  I_PCI_TOP/n3791 (net)        1   0.8205 
  I_PCI_TOP/U3797/A3 (AO21X1_RVT)           0.0099   0.1813   1.0000   0.0068   0.0068 &   6.8591 f
  I_PCI_TOP/U3797/Y (AO21X1_RVT)                     0.1108   1.0000            0.2665 &   7.1256 f
  I_PCI_TOP/n7532 (net)        2   2.6474 
  I_PCI_TOP/ctmTdsLR_1_4788/A3 (XNOR3X1_RVT)
                                            0.0000   0.1108   1.0000   0.0000   0.0000 &   7.1256 f
  I_PCI_TOP/ctmTdsLR_1_4788/Y (XNOR3X1_RVT)          0.1773   1.0000            0.3085 &   7.4341 f
  I_PCI_TOP/I_PCI_CORE_N271 (net)
                               1   1.6347 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__30_/D (SDFFARX1_RVT)
                                            0.0000   0.1773   1.0000   0.0000   0.0000 &   7.4342 f
  data arrival time                                                                        7.4342

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6215     8.1215
  clock reconvergence pessimism                                                 0.0572     8.1787
  clock uncertainty                                                            -0.1000     8.0787
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__30_/CLK (SDFFARX1_RVT)                            8.0787 r
  library setup time                                          1.0000           -0.6829     7.3957
  data required time                                                                       7.3957
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.3957
  data arrival time                                                                       -7.4342
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0384


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1696     3.2196
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__8_/CLK (SDFFNARX1_HVT)
                                                     0.0862                     0.0000     3.2196 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__8_/Q (SDFFNARX1_HVT)
                                                     0.3709   1.0000            1.2482 &   4.4678 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_934 (net)
                               5   6.3391 
  I_SDRAM_TOP/I_SDRAM_IF/U6130/A4 (MUX41X1_RVT)
                                            0.0309   0.3709   1.0000   0.0209   0.0210 &   4.4888 f
  I_SDRAM_TOP/I_SDRAM_IF/U6130/Y (MUX41X1_RVT)       0.1875   1.0000            0.8982 &   5.3870 f
  I_SDRAM_TOP/I_SDRAM_IF/n3900 (net)
                               2   2.1981 
  I_SDRAM_TOP/I_SDRAM_IF/U6893/A2 (AO22X1_RVT)
                                            0.0331   0.1875   1.0000   0.0237   0.0237 &   5.4108 f
  I_SDRAM_TOP/I_SDRAM_IF/U6893/Y (AO22X1_RVT)        0.0956   1.0000            0.3834 &   5.7942 f
  I_SDRAM_TOP/I_SDRAM_IF/N2566 (net)
                               1   0.8089 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__4_/D (SDFFNARX1_HVT)
                                            0.0000   0.0956   1.0000   0.0000   0.0000 &   5.7942 f
  data arrival time                                                                        5.7942

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0726     7.2226
  clock reconvergence pessimism                                                 0.0796     7.3022
  clock uncertainty                                                            -0.1000     7.2022
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__4_/CLK (SDFFNARX1_HVT)                        7.2022 f
  library setup time                                          1.0000           -1.4464     5.7559
  data required time                                                                       5.7559
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7559
  data arrival time                                                                       -5.7942
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0383


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__3_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__19_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_24620_5531/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6905     0.6905
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__3_/CLK (SDFFARX1_RVT)
                                                     0.0716                     0.0000     0.6905 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__3_/QN (SDFFARX1_RVT)
                                                     0.1898   1.0000            0.4220 &   1.1125 f
  I_PCI_TOP/mult_x_23_n808 (net)
                               2   4.0850 
  I_PCI_TOP/U8513/A (NBUFFX4_RVT)           0.0065   0.1898   1.0000   0.0045   0.0046 &   1.1171 f
  I_PCI_TOP/U8513/Y (NBUFFX4_RVT)                    0.1331   1.0000            0.2961 &   1.4132 f
  I_PCI_TOP/n12246 (net)      15  21.0192 
  I_PCI_TOP/U2907/A2 (OR2X2_HVT)            0.0076   0.1333   1.0000   0.0053   0.0063 &   1.4195 f
  I_PCI_TOP/U2907/Y (OR2X2_HVT)                      0.2245   1.0000            0.5144 &   1.9339 f
  I_PCI_TOP/n2891 (net)        2   4.2740 
  I_PCI_TOP/U2910/A (FADDX1_RVT)            0.0000   0.2245   1.0000   0.0000   0.0000 &   1.9339 f
  I_PCI_TOP/U2910/CO (FADDX1_RVT)                    0.1212   1.0000            0.4408 &   2.3748 f
  I_PCI_TOP/n2846 (net)        1   1.0995 
  I_PCI_TOP/U2911/A (INVX1_HVT)             0.0090   0.1212   1.0000   0.0062   0.0062 &   2.3810 f
  I_PCI_TOP/U2911/Y (INVX1_HVT)                      0.1446   1.0000            0.1601 &   2.5411 r
  I_PCI_TOP/n2885 (net)        1   2.1738 
  I_PCI_TOP/U2968/CI (FADDX1_RVT)           0.0000   0.1446   1.0000   0.0000   0.0000 &   2.5411 r
  I_PCI_TOP/U2968/S (FADDX1_RVT)                     0.1393   1.0000            0.4778 &   3.0189 f
  I_PCI_TOP/n2898 (net)        2   1.4505 
  I_PCI_TOP/U2973/A1 (NOR2X1_RVT)           0.0000   0.1393   1.0000   0.0000   0.0000 &   3.0189 f
  I_PCI_TOP/U2973/Y (NOR2X1_RVT)                     0.0773   1.0000            0.3397 &   3.3586 r
  I_PCI_TOP/n2925 (net)        2   1.5052 
  I_PCI_TOP/U3002/A (INVX0_HVT)             0.0000   0.0773   1.0000   0.0000   0.0000 &   3.3586 r
  I_PCI_TOP/U3002/Y (INVX0_HVT)                      0.0773   1.0000            0.0999 &   3.4585 f
  I_PCI_TOP/n2927 (net)        1   0.6915 
  I_PCI_TOP/U3003/A1 (AND2X1_RVT)           0.0000   0.0773   1.0000   0.0000   0.0000 &   3.4585 f
  I_PCI_TOP/U3003/Y (AND2X1_RVT)                     0.0765   1.0000            0.1789 &   3.6374 f
  I_PCI_TOP/n2929 (net)        1   1.4253 
  I_PCI_TOP/U3004/A1 (XNOR2X1_RVT)          0.0000   0.0765   1.0000   0.0000   0.0000 &   3.6374 f
  I_PCI_TOP/U3004/Y (XNOR2X1_RVT)                    0.1526   1.0000            0.4011 &   4.0385 f
  I_PCI_TOP/n2965 (net)        2   3.7836 
  I_PCI_TOP/U3005/A2 (OR2X1_RVT)            0.0057   0.1526   1.0000   0.0038   0.0039 &   4.0424 f
  I_PCI_TOP/U3005/Y (OR2X1_RVT)                      0.0744   1.0000            0.2418 &   4.2842 f
  I_PCI_TOP/n3176 (net)        2   1.1678 
  I_PCI_TOP/U3234/A2 (NAND2X0_RVT)          0.0000   0.0744   1.0000   0.0000   0.0000 &   4.2842 f
  I_PCI_TOP/U3234/Y (NAND2X0_RVT)                    0.1889   1.0000            0.1614 &   4.4456 r
  I_PCI_TOP/n3179 (net)        1   1.3949 
  I_PCI_TOP/U3235/A1 (XNOR2X1_RVT)          0.0000   0.1889   1.0000   0.0000   0.0000 &   4.4456 r
  I_PCI_TOP/U3235/Y (XNOR2X1_RVT)                    0.1240   1.0000            0.4160 &   4.8616 f
  I_PCI_TOP/n3180 (net)        2   1.4442 
  I_PCI_TOP/U3236/A2 (NOR2X1_RVT)           0.0072   0.1240   1.0000   0.0050   0.0050 &   4.8666 f
  I_PCI_TOP/U3236/Y (NOR2X1_RVT)                     0.0811   1.0000            0.2884 &   5.1550 r
  I_PCI_TOP/n3762 (net)        2   1.6651 
  I_PCI_TOP/U3774/A (INVX0_HVT)             0.0045   0.0811   1.0000   0.0031   0.0031 &   5.1582 r
  I_PCI_TOP/U3774/Y (INVX0_HVT)                      0.0663   1.0000            0.0960 &   5.2541 f
  I_PCI_TOP/n3763 (net)        1   0.4818 
  I_PCI_TOP/U3775/A2 (NAND2X0_RVT)          0.0000   0.0663   1.0000   0.0000   0.0000 &   5.2541 f
  I_PCI_TOP/U3775/Y (NAND2X0_RVT)                    0.2000   1.0000            0.1612 &   5.4153 r
  I_PCI_TOP/n3766 (net)        1   1.5248 
  I_PCI_TOP/U3776/A1 (XOR2X2_RVT)           0.0000   0.2000   1.0000   0.0000   0.0000 &   5.4153 r
  I_PCI_TOP/U3776/Y (XOR2X2_RVT)                     0.1593   1.0000            0.4866 &   5.9020 f
  I_PCI_TOP/n3767 (net)        7   6.4737 
  I_PCI_TOP/ctmTdsLR_2_3741/A2 (NAND3X0_RVT)
                                            0.0091   0.1593   1.0000   0.0063   0.0067 &   5.9087 f
  I_PCI_TOP/ctmTdsLR_2_3741/Y (NAND3X0_RVT)          0.1289   1.0000            0.1819 &   6.0905 r
  I_PCI_TOP/tmp_net393 (net)   1   0.9529 
  I_PCI_TOP/ctmTdsLR_3_3742/A2 (AND2X1_RVT)
                                            0.0052   0.1289   1.0000   0.0036   0.0036 &   6.0942 r
  I_PCI_TOP/ctmTdsLR_3_3742/Y (AND2X1_RVT)           0.1248   1.0000            0.2310 &   6.3252 r
  I_PCI_TOP/n11517 (net)       3   3.0910 
  I_PCI_TOP/ctmTdsLR_1_4295/A3 (OA21X1_RVT)
                                            0.0103   0.1248   1.0000   0.0071   0.0072 &   6.3323 r
  I_PCI_TOP/ctmTdsLR_1_4295/Y (OA21X1_RVT)           0.0976   1.0000            0.2115 &   6.5438 r
  I_PCI_TOP/tmp_net654 (net)   2   1.5348 
  I_PCI_TOP/ctmTdsLR_3_6672/A1 (NAND2X0_RVT)
                                            0.0000   0.0976   1.0000   0.0000   0.0000 &   6.5438 r
  I_PCI_TOP/ctmTdsLR_3_6672/Y (NAND2X0_RVT)          0.0856   1.0000            0.0981 &   6.6419 f
  I_PCI_TOP/tmp_net1273 (net)
                               1   0.6607 
  I_PCI_TOP/ctmTdsLR_1_6670/A3 (OA21X1_LVT)
                                            0.0000   0.0856   1.0000   0.0000   0.0000 &   6.6419 f
  I_PCI_TOP/ctmTdsLR_1_6670/Y (OA21X1_LVT)           0.0521   1.0000            0.1340 &   6.7759 f
  I_PCI_TOP/n12026 (net)       1   1.7694 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__19_/D (SDFFARX1_HVT)
                                            0.0036   0.0521   1.0000   0.0025   0.0025 &   6.7784 f
  data arrival time                                                                        6.7784

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6212     8.1212
  clock reconvergence pessimism                                                 0.0572     8.1784
  clock uncertainty                                                            -0.1000     8.0784
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__19_/CLK (SDFFARX1_HVT)                            8.0784 r
  library setup time                                          1.0000           -1.3382     6.7402
  data required time                                                                       6.7402
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.7402
  data arrival time                                                                       -6.7784
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0382


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__17_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0913     1.0913
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__21_/CLK (SDFFARX1_HVT)
                                                     0.1259                     0.0000     1.0913 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__21_/Q (SDFFARX1_HVT)
                                                     0.3321   1.0000            1.3408 &   2.4321 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_31__21_ (net)
                               5   5.6927 
  I_SDRAM_TOP/I_SDRAM_IF/U2807/A4 (MUX41X1_RVT)
                                            0.0445   0.3321   1.0000   0.0305   0.0305 &   2.4627 f
  I_SDRAM_TOP/I_SDRAM_IF/U2807/Y (MUX41X1_RVT)       0.1831   1.0000            0.8513 &   3.3139 f
  I_SDRAM_TOP/I_SDRAM_IF/n1315 (net)
                               2   1.5762 
  I_SDRAM_TOP/I_SDRAM_IF/U2809/A2 (AO22X1_RVT)
                                            0.0257   0.1831   1.0000   0.0182   0.0182 &   3.3321 f
  I_SDRAM_TOP/I_SDRAM_IF/U2809/Y (AO22X1_RVT)        0.1027   1.0000            0.4004 &   3.7325 f
  I_SDRAM_TOP/I_SDRAM_IF/N1882 (net)
                               1   1.9090 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__17_/D (SDFFARX1_HVT)
                                            0.0000   0.1027   1.0000   0.0000   0.0000 &   3.7325 f
  data arrival time                                                                        3.7325

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9705     5.0705
  clock reconvergence pessimism                                                 0.0867     5.1571
  clock uncertainty                                                            -0.1000     5.0571
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__17_/CLK (SDFFARX1_HVT)                       5.0571 r
  library setup time                                          1.0000           -1.3627     3.6944
  data required time                                                                       3.6944
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6944
  data arrival time                                                                       -3.7325
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0381


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0780     1.0780
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__20_/CLK (SDFFARX1_HVT)
                                                     0.1098                     0.0000     1.0780 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__20_/Q (SDFFARX1_HVT)
                                                     0.3355   1.0000            1.3310 &   2.4090 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_6__20_ (net)
                               5   5.7813 
  I_SDRAM_TOP/I_SDRAM_IF/U1612/A4 (MUX41X1_RVT)
                                            0.0370   0.3355   1.0000   0.0249   0.0249 &   2.4339 f
  I_SDRAM_TOP/I_SDRAM_IF/U1612/Y (MUX41X1_RVT)       0.1856   1.0000            0.8655 &   3.2995 f
  I_SDRAM_TOP/I_SDRAM_IF/n543 (net)
                               2   1.9696 
  I_SDRAM_TOP/I_SDRAM_IF/U2042/A2 (AO22X1_RVT)
                                            0.0316   0.1856   1.0000   0.0227   0.0227 &   3.3221 f
  I_SDRAM_TOP/I_SDRAM_IF/U2042/Y (AO22X1_RVT)        0.0908   1.0000            0.3910 &   3.7132 f
  I_SDRAM_TOP/I_SDRAM_IF/N678 (net)
                               1   1.2697 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__16_/D (SDFFARX1_HVT)
                                            0.0000   0.0908   1.0000   0.0000   0.0000 &   3.7132 f
  data arrival time                                                                        3.7132

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9650     5.0650
  clock reconvergence pessimism                                                 0.0685     5.1335
  clock uncertainty                                                            -0.1000     5.0335
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__16_/CLK (SDFFARX1_HVT)                        5.0335 r
  library setup time                                          1.0000           -1.3579     3.6756
  data required time                                                                       3.6756
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6756
  data arrival time                                                                       -3.7132
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0376


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__2_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__23_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_14300_5536/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6999     0.6999
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__2_/CLK (SDFFARX1_HVT)
                                                     0.1028                     0.0000     0.6999 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__2_/QN (SDFFARX1_HVT)
                                                     0.3014   1.0000            0.8849 &   1.5848 r
  I_PCI_TOP/mult_x_29_n809 (net)
                               1   0.9956 
  I_PCI_TOP/HFSBUF_475_1146/A (NBUFFX4_LVT)
                                            0.0000   0.3014   1.0000   0.0000   0.0000 &   1.5848 r
  I_PCI_TOP/HFSBUF_475_1146/Y (NBUFFX4_LVT)          0.1466   1.0000            0.2425 &   1.8273 r
  I_PCI_TOP/HFSNET_153 (net)  17  21.4404 
  I_PCI_TOP/U1095/A2 (NOR2X0_RVT)           0.0019   0.1469   1.0000   0.0013   0.0025 &   1.8297 r
  I_PCI_TOP/U1095/Y (NOR2X0_RVT)                     0.0791   1.0000            0.2614 &   2.0912 f
  I_PCI_TOP/n1110 (net)        2   2.5394 
  I_PCI_TOP/U1136/A1 (AND2X1_RVT)           0.0000   0.0791   1.0000   0.0000   0.0000 &   2.0912 f
  I_PCI_TOP/U1136/Y (AND2X1_RVT)                     0.0949   1.0000            0.1985 &   2.2897 f
  I_PCI_TOP/n1145 (net)        2   2.8172 
  I_PCI_TOP/ctmTdsLR_2_4646/A1 (AO21X1_RVT)
                                            0.0000   0.0949   1.0000   0.0000   0.0000 &   2.2897 f
  I_PCI_TOP/ctmTdsLR_2_4646/Y (AO21X1_RVT)           0.1130   1.0000            0.3201 &   2.6098 f
  I_PCI_TOP/n1119 (net)        4   2.8336 
  I_PCI_TOP/ctmTdsLR_1_2724/A1 (OA222X1_LVT)
                                            0.0000   0.1130   1.0000   0.0000   0.0000 &   2.6098 f
  I_PCI_TOP/ctmTdsLR_1_2724/Y (OA222X1_LVT)          0.0864   1.0000            0.2724 &   2.8822 f
  I_PCI_TOP/n1198 (net)        2   1.9968 
  I_PCI_TOP/U1251/A1 (XNOR2X1_RVT)          0.0000   0.0864   1.0000   0.0000   0.0000 &   2.8822 f
  I_PCI_TOP/U1251/Y (XNOR2X1_RVT)                    0.1437   1.0000            0.3945 &   3.2767 f
  I_PCI_TOP/n1296 (net)        1   3.0454 
  I_PCI_TOP/U1336/A (FADDX1_RVT)            0.0000   0.1437   1.0000   0.0000   0.0001 &   3.2768 f
  I_PCI_TOP/U1336/S (FADDX1_RVT)                     0.1413   1.0000            0.5099 &   3.7867 f
  I_PCI_TOP/n1324 (net)        2   1.6116 
  I_PCI_TOP/U1338/A1 (OR2X1_RVT)            0.0106   0.1413   1.0000   0.0073   0.0073 &   3.7940 f
  I_PCI_TOP/U1338/Y (OR2X1_RVT)                      0.0776   1.0000            0.2856 &   4.0795 f
  I_PCI_TOP/n1363 (net)        2   1.4618 
  I_PCI_TOP/ctmTdsLR_1_3888/A1 (NAND2X0_LVT)
                                            0.0000   0.0776   1.0000   0.0000   0.0000 &   4.0795 f
  I_PCI_TOP/ctmTdsLR_1_3888/Y (NAND2X0_LVT)          0.1206   1.0000            0.1205 &   4.2000 r
  I_PCI_TOP/tmp_net459 (net)   1   1.8417 
  I_PCI_TOP/U1399/A1 (XNOR2X2_RVT)          0.0000   0.1206   1.0000   0.0000   0.0000 &   4.2001 r
  I_PCI_TOP/U1399/Y (XNOR2X2_RVT)                    0.0989   1.0000            0.3086 &   4.5086 r
  I_PCI_TOP/n1367 (net)        2   1.8319 
  I_PCI_TOP/U1400/A2 (NOR2X1_RVT)           0.0000   0.0989   1.0000   0.0000   0.0000 &   4.5086 r
  I_PCI_TOP/U1400/Y (NOR2X1_RVT)                     0.0721   1.0000            0.2279 &   4.7366 f
  I_PCI_TOP/n1419 (net)        3   2.1151 
  I_PCI_TOP/U1402/A2 (OAI21X1_RVT)          0.0000   0.0721   1.0000   0.0000   0.0000 &   4.7366 f
  I_PCI_TOP/U1402/Y (OAI21X1_RVT)                    0.0956   1.0000            0.4011 &   5.1376 r
  I_PCI_TOP/n1425 (net)        2   1.5090 
  I_PCI_TOP/U1410/A1 (NOR2X0_RVT)           0.0088   0.0956   1.0000   0.0061   0.0061 &   5.1438 r
  I_PCI_TOP/U1410/Y (NOR2X0_RVT)                     0.0694   1.0000            0.2338 &   5.3775 f
  I_PCI_TOP/n1578 (net)        3   1.9355 
  I_PCI_TOP/ctmTdsLR_1_3239/A (INVX0_HVT)   0.0000   0.0694   1.0000   0.0000   0.0000 &   5.3775 f
  I_PCI_TOP/ctmTdsLR_1_3239/Y (INVX0_HVT)            0.0946   1.0000            0.1009 &   5.4784 r
  I_PCI_TOP/tmp_net191 (net)   1   0.7401 
  I_PCI_TOP/ctmTdsLR_2_3240/A1 (NAND2X0_RVT)
                                            0.0000   0.0946   1.0000   0.0000   0.0000 &   5.4784 r
  I_PCI_TOP/ctmTdsLR_2_3240/Y (NAND2X0_RVT)          0.0873   1.0000            0.1018 &   5.5802 f
  I_PCI_TOP/tmp_net192 (net)   1   0.8013 
  I_PCI_TOP/ctmTdsLR_3_3241/A2 (OA221X1_LVT)
                                            0.0055   0.0873   1.0000   0.0038   0.0038 &   5.5840 f
  I_PCI_TOP/ctmTdsLR_3_3241/Y (OA221X1_LVT)          0.0854   1.0000            0.2218 &   5.8059 f
  I_PCI_TOP/n11188 (net)       3   2.7583 
  I_PCI_TOP/ctmTdsLR_1_3427/A3 (OA221X1_LVT)
                                            0.0000   0.0854   1.0000   0.0000   0.0000 &   5.8059 f
  I_PCI_TOP/ctmTdsLR_1_3427/Y (OA221X1_LVT)          0.0845   1.0000            0.2147 &   6.0206 f
  I_PCI_TOP/n11175 (net)       2   2.6084 
  I_PCI_TOP/U10736/A (INVX0_LVT)            0.0029   0.0845   1.0000   0.0020   0.0020 &   6.0226 f
  I_PCI_TOP/U10736/Y (INVX0_LVT)                     0.0604   1.0000            0.0814 &   6.1040 r
  I_PCI_TOP/n11242 (net)       2   1.3341 
  I_PCI_TOP/U10737/A (INVX0_HVT)            0.0000   0.0604   1.0000   0.0000   0.0000 &   6.1040 r
  I_PCI_TOP/U10737/Y (INVX0_HVT)                     0.1603   1.0000            0.1327 &   6.2367 f
  I_PCI_TOP/n11250 (net)       3   2.0860 
  I_PCI_TOP/ctmTdsLR_1_4135/A4 (OA221X1_RVT)
                                            0.0067   0.1603   1.0000   0.0046   0.0046 &   6.2413 f
  I_PCI_TOP/ctmTdsLR_1_4135/Y (OA221X1_RVT)          0.1512   1.0000            0.4015 &   6.6428 f
  I_PCI_TOP/tmp_net579 (net)   3   1.6715 
  I_PCI_TOP/ctmTdsLR_3_4137/A1 (AO222X1_RVT)
                                            0.0000   0.1512   1.0000   0.0000   0.0000 &   6.6428 f
  I_PCI_TOP/ctmTdsLR_3_4137/Y (AO222X1_RVT)          0.1074   1.0000            0.4953 &   7.1382 f
  I_PCI_TOP/n11185 (net)       1   1.3630 
  I_PCI_TOP/U10743/A1 (XOR2X1_RVT)          0.0000   0.1074   1.0000   0.0000   0.0000 &   7.1382 f
  I_PCI_TOP/U10743/Y (XOR2X1_RVT)                    0.1402   1.0000            0.3149 &   7.4531 f
  I_PCI_TOP/I_PCI_CORE_N456 (net)
                               1   1.0046 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__23_/D (SDFFARX1_RVT)
                                            0.0104   0.1402   1.0000   0.0072   0.0072 &   7.4603 f
  data arrival time                                                                        7.4603

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6250     8.1250
  clock reconvergence pessimism                                                 0.0553     8.1803
  clock uncertainty                                                            -0.1000     8.0803
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__23_/CLK (SDFFARX1_RVT)                            8.0803 r
  library setup time                                          1.0000           -0.6575     7.4228
  data required time                                                                       7.4228
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4228
  data arrival time                                                                       -7.4603
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0375


  Startpoint: sd_DQ_in[6]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0000     0.0000
  input external delay                                                          0.6000     0.6000 f
  sd_DQ_in[6] (in)                                   0.1348                     0.0544 &   0.6544 f
  sd_DQ_in[6] (net)            1   5.0090 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_5044/A (NBUFFX2_HVT)
                                            0.0137   0.1348   1.0000   0.0095   0.0099 &   0.6642 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_5044/Y (NBUFFX2_HVT)
                                                     0.1969   1.0000            0.3438 &   1.0080 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_38 (net)
                               1   4.4548 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6964/A (NBUFFX2_HVT)
                                            0.0607   0.1969   1.0000   0.0438   0.0439 &   1.0520 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6964/Y (NBUFFX2_HVT)
                                                     0.1388   1.0000            0.3468 &   1.3988 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1450 (net)
                               1   1.0436 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6965/A (NBUFFX2_HVT)
                                            0.0314   0.1388   1.0000   0.0226   0.0226 &   1.4214 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6965/Y (NBUFFX2_HVT)
                                                     0.1323   1.0000            0.2944 &   1.7158 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1451 (net)
                               1   0.7416 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6963/A (NBUFFX2_HVT)
                                            0.0000   0.1323   1.0000   0.0000   0.0000 &   1.7158 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6963/Y (NBUFFX2_HVT)
                                                     0.2050   1.0000            0.3470 &   2.0628 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1449 (net)
                               2   4.9211 
  I_SDRAM_TOP/I_SDRAM_IF/ropt_h_inst_8547/A (NBUFFX2_HVT)
                                            0.0094   0.2050   1.0000   0.0067   0.0068 &   2.0697 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_h_inst_8547/Y (NBUFFX2_HVT)
                                                     0.1610   1.0000            0.3729 &   2.4426 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_net_1942 (net)
                               1   2.3127 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/D (SDFFNX1_HVT)
                                            0.0000   0.1610   1.0000   0.0000   0.0000 &   2.4426 f
  data arrival time                                                                        2.4426

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.0469     3.0969
  clock reconvergence pessimism                                                 0.0000     3.0969
  clock uncertainty                                                            -0.1000     2.9969
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/CLK (SDFFNX1_HVT)                                  2.9969 f
  library setup time                                          1.0000           -0.5918     2.4051
  data required time                                                                       2.4051
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.4051
  data arrival time                                                                       -2.4426
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0375


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__9_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__14_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_6999_5539/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6849     0.6849
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__9_/CLK (SDFFARX1_HVT)
                                                     0.0898                     0.0000     0.6849 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__9_/QN (SDFFARX1_HVT)
                                                     0.3178   1.0000            0.8939 &   1.5788 r
  I_PCI_TOP/mult_x_31_n802 (net)
                               1   1.3662 
  I_PCI_TOP/ZBUF_28_inst_5282/A (NBUFFX8_HVT)
                                            0.0000   0.3178   1.0000   0.0000   0.0000 &   1.5788 r
  I_PCI_TOP/ZBUF_28_inst_5282/Y (NBUFFX8_HVT)        0.2295   1.0000            0.4920 &   2.0709 r
  I_PCI_TOP/ZBUF_28_60 (net)  16  24.1141 
  I_PCI_TOP/U7062/A2 (NOR2X1_RVT)           0.0000   0.2300   1.0000   0.0000   0.0018 &   2.0727 r
  I_PCI_TOP/U7062/Y (NOR2X1_RVT)                     0.0822   1.0000            0.3122 &   2.3849 f
  I_PCI_TOP/n7306 (net)        2   2.9015 
  I_PCI_TOP/U7345/A2 (XNOR3X1_RVT)          0.0000   0.0822   1.0000   0.0000   0.0000 &   2.3850 f
  I_PCI_TOP/U7345/Y (XNOR3X1_RVT)                    0.1898   1.0000            0.7572 &   3.1421 f
  I_PCI_TOP/n7359 (net)        3   3.7396 
  I_PCI_TOP/ctmTdsLR_1_3014/A4 (AO222X1_RVT)
                                            0.0086   0.1898   1.0000   0.0059   0.0060 &   3.1481 f
  I_PCI_TOP/ctmTdsLR_1_3014/Y (AO222X1_RVT)          0.1117   1.0000            0.4515 &   3.5996 f
  I_PCI_TOP/n7362 (net)        2   1.7110 
  I_PCI_TOP/U7375/A2 (NOR2X0_RVT)           0.0000   0.1117   1.0000   0.0000   0.0000 &   3.5996 f
  I_PCI_TOP/U7375/Y (NOR2X0_RVT)                     0.0925   1.0000            0.2888 &   3.8883 r
  I_PCI_TOP/n7395 (net)        2   2.1389 
  I_PCI_TOP/U7376/A (INVX0_LVT)             0.0056   0.0925   1.0000   0.0039   0.0039 &   3.8923 r
  I_PCI_TOP/U7376/Y (INVX0_LVT)                      0.0436   1.0000            0.0306 &   3.9229 f
  I_PCI_TOP/n7364 (net)        1   0.5188 
  I_PCI_TOP/U7377/A2 (NAND2X0_RVT)          0.0000   0.0436   1.0000   0.0000   0.0000 &   3.9229 f
  I_PCI_TOP/U7377/Y (NAND2X0_RVT)                    0.2223   1.0000            0.1564 &   4.0793 r
  I_PCI_TOP/n7368 (net)        1   1.7881 
  I_PCI_TOP/U7379/A1 (XNOR2X1_RVT)          0.0125   0.2223   1.0000   0.0088   0.0088 &   4.0881 r
  I_PCI_TOP/U7379/Y (XNOR2X1_RVT)                    0.1523   1.0000            0.4503 &   4.5384 r
  I_PCI_TOP/n7408 (net)        1   3.1022 
  I_PCI_TOP/U7404/CI (FADDX1_RVT)           0.0147   0.1523   1.0000   0.0099   0.0100 &   4.5484 r
  I_PCI_TOP/U7404/S (FADDX1_RVT)                     0.1351   1.0000            0.4752 &   5.0236 f
  I_PCI_TOP/n7369 (net)        1   1.1202 
  I_PCI_TOP/U7380/A (INVX0_LVT)             0.0246   0.1351   1.0000   0.0176   0.0176 &   5.0412 f
  I_PCI_TOP/U7380/Y (INVX0_LVT)                      0.0832   1.0000            0.1158 &   5.1570 r
  I_PCI_TOP/n7377 (net)        2   1.6259 
  I_PCI_TOP/U7383/A1 (NOR2X0_RVT)           0.0000   0.0832   1.0000   0.0000   0.0000 &   5.1570 r
  I_PCI_TOP/U7383/Y (NOR2X0_RVT)                     0.0789   1.0000            0.2340 &   5.3910 f
  I_PCI_TOP/n10170 (net)       3   2.6862 
  I_PCI_TOP/ctmTdsLR_1_3068/A2 (OR2X1_RVT)
                                            0.0034   0.0789   1.0000   0.0024   0.0024 &   5.3934 f
  I_PCI_TOP/ctmTdsLR_1_3068/Y (OR2X1_RVT)            0.0661   1.0000            0.1914 &   5.5847 f
  I_PCI_TOP/tmp_net131 (net)   1   0.6066 
  I_PCI_TOP/ctmTdsLR_3_3070/A1 (OA221X1_RVT)
                                            0.0000   0.0661   1.0000   0.0000   0.0000 &   5.5847 f
  I_PCI_TOP/ctmTdsLR_3_3070/Y (OA221X1_RVT)          0.1495   1.0000            0.4527 &   6.0374 f
  I_PCI_TOP/n10176 (net)       2   1.5619 
  I_PCI_TOP/U10024/A (INVX1_LVT)            0.0000   0.1495   1.0000   0.0000   0.0000 &   6.0374 f
  I_PCI_TOP/U10024/Y (INVX1_LVT)                     0.1009   1.0000            0.1330 &   6.1704 r
  I_PCI_TOP/n10259 (net)       4   3.5549 
  I_PCI_TOP/ctmTdsLR_1_4796/A1 (NAND2X0_RVT)
                                            0.0000   0.1009   1.0000   0.0000   0.0000 &   6.1704 r
  I_PCI_TOP/ctmTdsLR_1_4796/Y (NAND2X0_RVT)          0.0842   1.0000            0.1004 &   6.2708 f
  I_PCI_TOP/tmp_net874 (net)   1   0.6833 
  I_PCI_TOP/ctmTdsLR_2_4797/A1 (AND2X1_RVT)
                                            0.0033   0.0842   1.0000   0.0023   0.0023 &   6.2731 f
  I_PCI_TOP/ctmTdsLR_2_4797/Y (AND2X1_RVT)           0.0805   1.0000            0.1871 &   6.4602 f
  I_PCI_TOP/n10246 (net)       1   1.6367 
  I_PCI_TOP/U5587/A1 (XNOR2X2_RVT)          0.0000   0.0805   1.0000   0.0000   0.0000 &   6.4602 f
  I_PCI_TOP/U5587/Y (XNOR2X2_RVT)                    0.1029   1.0000            0.2994 &   6.7597 f
  I_PCI_TOP/n12038 (net)       1   1.3645 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__14_/D (SDFFARX1_HVT)
                                            0.0059   0.1029   1.0000   0.0041   0.0041 &   6.7638 f
  data arrival time                                                                        6.7638

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6188     8.1188
  clock reconvergence pessimism                                                 0.0567     8.1755
  clock uncertainty                                                            -0.1000     8.0755
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__14_/CLK (SDFFARX1_HVT)                            8.0755 r
  library setup time                                          1.0000           -1.3491     6.7264
  data required time                                                                       6.7264
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.7264
  data arrival time                                                                       -6.7638
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0374


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__12_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__22_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_24620_5531/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6951     0.6951
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__12_/CLK (SDFFARX1_RVT)
                                                     0.0759                     0.0000     0.6951 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__12_/QN (SDFFARX1_RVT)
                                                     0.1982   1.0000            0.4446 &   1.1397 r
  I_PCI_TOP/mult_x_25_n799 (net)
                               3   4.1842 
  I_PCI_TOP/ZBUF_541_inst_2630/A (NBUFFX4_HVT)
                                            0.0111   0.1982   1.0000   0.0077   0.0077 &   1.1475 r
  I_PCI_TOP/ZBUF_541_inst_2630/Y (NBUFFX4_HVT)       0.3233   1.0000            0.4602 &   1.6077 r
  I_PCI_TOP/ZBUF_541_3 (net)  14  20.0755 
  I_PCI_TOP/U8794/A2 (NOR2X1_RVT)           0.0168   0.3232   1.0000   0.0116   0.0118 &   1.6195 r
  I_PCI_TOP/U8794/Y (NOR2X1_RVT)                     0.0881   1.0000            0.3606 &   1.9801 f
  I_PCI_TOP/n9080 (net)        1   3.2972 
  I_PCI_TOP/U9021/A (FADDX1_RVT)            0.0056   0.0881   1.0000   0.0039   0.0039 &   1.9840 f
  I_PCI_TOP/U9021/CO (FADDX1_RVT)                    0.1348   1.0000            0.3542 &   2.3382 f
  I_PCI_TOP/n8862 (net)        1   1.8800 
  I_PCI_TOP/U8868/B (FADDX1_RVT)            0.0000   0.1348   1.0000   0.0000   0.0000 &   2.3382 f
  I_PCI_TOP/U8868/CO (FADDX1_RVT)                    0.1441   1.0000            0.3589 &   2.6972 f
  I_PCI_TOP/n9068 (net)        1   2.5196 
  I_PCI_TOP/U9013/B (FADDX1_RVT)            0.0000   0.1441   1.0000   0.0000   0.0000 &   2.6972 f
  I_PCI_TOP/U9013/CO (FADDX1_RVT)                    0.1408   1.0000            0.3598 &   3.0569 f
  I_PCI_TOP/n8847 (net)        1   2.2857 
  I_PCI_TOP/U8846/B (FADDX1_RVT)            0.0000   0.1408   1.0000   0.0000   0.0000 &   3.0570 f
  I_PCI_TOP/U8846/S (FADDX1_RVT)                     0.1508   1.0000            0.4836 &   3.5406 f
  I_PCI_TOP/n8877 (net)        2   2.4005 
  I_PCI_TOP/U8847/A2 (NOR2X1_RVT)           0.0312   0.1508   1.0000   0.0224   0.0224 &   3.5630 f
  I_PCI_TOP/U8847/Y (NOR2X1_RVT)                     0.0759   1.0000            0.3011 &   3.8641 r
  I_PCI_TOP/n9062 (net)        2   1.4423 
  I_PCI_TOP/U9010/A (INVX0_RVT)             0.0000   0.0759   1.0000   0.0000   0.0000 &   3.8641 r
  I_PCI_TOP/U9010/Y (INVX0_RVT)                      0.0420   1.0000            0.0579 &   3.9220 f
  I_PCI_TOP/n9063 (net)        1   0.4776 
  I_PCI_TOP/U9011/A2 (NAND2X0_RVT)          0.0000   0.0420   1.0000   0.0000   0.0000 &   3.9220 f
  I_PCI_TOP/U9011/Y (NAND2X0_RVT)                    0.1666   1.0000            0.1261 &   4.0481 r
  I_PCI_TOP/n9066 (net)        1   1.1415 
  I_PCI_TOP/U9012/A1 (XOR2X1_RVT)           0.0000   0.1666   1.0000   0.0000   0.0000 &   4.0482 r
  I_PCI_TOP/U9012/Y (XOR2X1_RVT)                     0.1501   1.0000            0.4950 &   4.5432 f
  I_PCI_TOP/n9130 (net)        1   1.6599 
  I_PCI_TOP/U9066/CI (FADDX1_RVT)           0.0000   0.1501   1.0000   0.0000   0.0000 &   4.5432 f
  I_PCI_TOP/U9066/S (FADDX1_RVT)                     0.1258   1.0000            0.5689 &   5.1121 r
  I_PCI_TOP/n9415 (net)        2   1.8618 
  I_PCI_TOP/U9067/A2 (NOR2X1_RVT)           0.0149   0.1258   1.0000   0.0103   0.0103 &   5.1224 r
  I_PCI_TOP/U9067/Y (NOR2X1_RVT)                     0.0781   1.0000            0.2501 &   5.3725 f
  I_PCI_TOP/n10982 (net)       3   2.6140 
  I_PCI_TOP/U9339/A2 (OAI21X1_RVT)          0.0070   0.0781   1.0000   0.0048   0.0048 &   5.3774 f
  I_PCI_TOP/U9339/Y (OAI21X1_RVT)                    0.0999   1.0000            0.4073 &   5.7847 r
  I_PCI_TOP/n11081 (net)       2   1.6969 
  I_PCI_TOP/ctmTdsLR_1_4773/A1 (NAND2X0_LVT)
                                            0.0000   0.0999   1.0000   0.0000   0.0000 &   5.7847 r
  I_PCI_TOP/ctmTdsLR_1_4773/Y (NAND2X0_LVT)          0.0750   1.0000            0.0506 &   5.8353 f
  I_PCI_TOP/tmp_net865 (net)   1   0.7240 
  I_PCI_TOP/ctmTdsLR_2_4774/A1 (AND2X1_RVT)
                                            0.0000   0.0750   1.0000   0.0000   0.0000 &   5.8353 f
  I_PCI_TOP/ctmTdsLR_2_4774/Y (AND2X1_RVT)           0.1071   1.0000            0.2007 &   6.0360 f
  I_PCI_TOP/n10995 (net)       3   3.2648 
  I_PCI_TOP/U10613/A (INVX1_LVT)            0.0000   0.1071   1.0000   0.0000   0.0000 &   6.0360 f
  I_PCI_TOP/U10613/Y (INVX1_LVT)                     0.0952   1.0000            0.1163 &   6.1524 r
  I_PCI_TOP/n11099 (net)       5   4.3091 
  I_PCI_TOP/ctmTdsLR_1_3443/A1 (NAND2X0_LVT)
                                            0.0031   0.0952   1.0000   0.0021   0.0022 &   6.1545 r
  I_PCI_TOP/ctmTdsLR_1_3443/Y (NAND2X0_LVT)          0.0695   1.0000            0.0602 &   6.2147 f
  I_PCI_TOP/tmp_net269 (net)   2   1.1558 
  I_PCI_TOP/ctmTdsLR_2_3444/A1 (OA221X1_RVT)
                                            0.0000   0.0695   1.0000   0.0000   0.0000 &   6.2147 f
  I_PCI_TOP/ctmTdsLR_2_3444/Y (OA221X1_RVT)          0.1569   1.0000            0.4685 &   6.6832 f
  I_PCI_TOP/n11037 (net)       2   2.0675 
  I_PCI_TOP/ctmTdsLR_3_3761/A4 (OA221X1_RVT)
                                            0.0161   0.1569   1.0000   0.0108   0.0108 &   6.6940 f
  I_PCI_TOP/ctmTdsLR_3_3761/Y (OA221X1_RVT)          0.1434   1.0000            0.3872 &   7.0812 f
  I_PCI_TOP/n11006 (net)       1   1.1509 
  I_PCI_TOP/U10620/A1 (XOR2X1_RVT)          0.0139   0.1434   1.0000   0.0097   0.0097 &   7.0909 f
  I_PCI_TOP/U10620/Y (XOR2X1_RVT)                    0.1448   1.0000            0.3426 &   7.4334 f
  I_PCI_TOP/I_PCI_CORE_N327 (net)
                               1   1.3082 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__22_/D (SDFFARX1_RVT)
                                            0.0060   0.1448   1.0000   0.0041   0.0041 &   7.4376 f
  data arrival time                                                                        7.4376

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6162     8.1162
  clock reconvergence pessimism                                                 0.0572     8.1734
  clock uncertainty                                                            -0.1000     8.0734
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__22_/CLK (SDFFARX1_RVT)                            8.0734 r
  library setup time                                          1.0000           -0.6729     7.4005
  data required time                                                                       7.4005
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4005
  data arrival time                                                                       -7.4376
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0371


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__30_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__19_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_24620_5531/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6949     0.6949
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__30_/CLK (SDFFARX1_RVT)
                                                     0.0759                     0.0000     0.6949 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__30_/QN (SDFFARX1_RVT)
                                                     0.1860   1.0000            0.4206 &   1.1155 f
  I_PCI_TOP/mult_x_25_n813 (net)
                               3   3.8641 
  I_PCI_TOP/U7463/A (NBUFFX8_HVT)           0.0065   0.1860   1.0000   0.0045   0.0045 &   1.1200 f
  I_PCI_TOP/U7463/Y (NBUFFX8_HVT)                    0.1957   1.0000            0.3798 &   1.4999 f
  I_PCI_TOP/n12152 (net)      15  18.7005 
  I_PCI_TOP/U8652/A1 (NOR2X0_RVT)           0.0000   0.1957   1.0000   0.0000   0.0002 &   1.5000 f
  I_PCI_TOP/U8652/Y (NOR2X0_RVT)                     0.0825   1.0000            0.3876 &   1.8876 r
  I_PCI_TOP/n8662 (net)        2   1.7249 
  I_PCI_TOP/U8697/A (INVX1_HVT)             0.0000   0.0825   1.0000   0.0000   0.0000 &   1.8876 r
  I_PCI_TOP/U8697/Y (INVX1_HVT)                      0.0879   1.0000            0.1072 &   1.9948 f
  I_PCI_TOP/n8665 (net)        2   1.2060 
  I_PCI_TOP/ctmTdsLR_1_4698/A1 (AO222X1_RVT)
                                            0.0000   0.0879   1.0000   0.0000   0.0000 &   1.9948 f
  I_PCI_TOP/ctmTdsLR_1_4698/Y (AO222X1_RVT)          0.1115   1.0000            0.4526 &   2.4474 f
  I_PCI_TOP/n8810 (net)        2   1.6996 
  I_PCI_TOP/U8817/A (INVX0_HVT)             0.0065   0.1115   1.0000   0.0045   0.0045 &   2.4519 f
  I_PCI_TOP/U8817/Y (INVX0_HVT)                      0.1609   1.0000            0.1631 &   2.6150 r
  I_PCI_TOP/n8812 (net)        2   1.5984 
  I_PCI_TOP/U8818/A1 (NAND2X0_HVT)          0.0186   0.1609   1.0000   0.0123   0.0124 &   2.6274 r
  I_PCI_TOP/U8818/Y (NAND2X0_HVT)                    0.1908   1.0000            0.2302 &   2.8575 f
  I_PCI_TOP/n8815 (net)        1   0.5054 
  I_PCI_TOP/ctmTdsLR_1_3201/A1 (AO22X1_RVT)
                                            0.0000   0.1908   1.0000   0.0000   0.0000 &   2.8575 f
  I_PCI_TOP/ctmTdsLR_1_3201/Y (AO22X1_RVT)           0.1043   1.0000            0.4055 &   3.2630 f
  I_PCI_TOP/n9095 (net)        1   2.4659 
  I_PCI_TOP/U9035/A (FADDX1_RVT)            0.0000   0.1043   1.0000   0.0000   0.0000 &   3.2630 f
  I_PCI_TOP/U9035/CO (FADDX1_RVT)                    0.1392   1.0000            0.3730 &   3.6360 f
  I_PCI_TOP/n9060 (net)        1   2.1790 
  I_PCI_TOP/U9009/B (FADDX1_RVT)            0.0000   0.1392   1.0000   0.0000   0.0000 &   3.6360 f
  I_PCI_TOP/U9009/CO (FADDX1_RVT)                    0.1369   1.0000            0.3523 &   3.9882 f
  I_PCI_TOP/n8880 (net)        1   2.0212 
  I_PCI_TOP/U8882/B (FADDX1_RVT)            0.0000   0.1369   1.0000   0.0000   0.0000 &   3.9882 f
  I_PCI_TOP/U8882/S (FADDX1_RVT)                     0.1198   1.0000            0.5380 &   4.5262 r
  I_PCI_TOP/n9056 (net)        1   1.5685 
  I_PCI_TOP/U9008/CI (FADDX1_RVT)           0.0000   0.1198   1.0000   0.0000   0.0000 &   4.5262 r
  I_PCI_TOP/U9008/S (FADDX1_RVT)                     0.1449   1.0000            0.4744 &   5.0006 f
  I_PCI_TOP/n9418 (net)        2   1.9078 
  I_PCI_TOP/U4326/A1 (OR2X1_HVT)            0.0000   0.1449   1.0000   0.0000   0.0000 &   5.0006 f
  I_PCI_TOP/U4326/Y (OR2X1_HVT)                      0.1815   1.0000            0.4966 &   5.4972 f
  I_PCI_TOP/n11941 (net)       3   1.9974 
  I_PCI_TOP/U9108/A1 (NAND2X0_LVT)          0.0000   0.1815   1.0000   0.0000   0.0000 &   5.4972 f
  I_PCI_TOP/U9108/Y (NAND2X0_LVT)                    0.2003   1.0000            0.2352 &   5.7324 r
  I_PCI_TOP/n10994 (net)       3   3.6009 
  I_PCI_TOP/U10609/A (INVX0_HVT)            0.0092   0.2003   1.0000   0.0063   0.0064 &   5.7388 r
  I_PCI_TOP/U10609/Y (INVX0_HVT)                     0.2337   1.0000            0.2663 &   6.0051 f
  I_PCI_TOP/n11100 (net)       4   3.0721 
  I_PCI_TOP/U10656/A1 (NAND2X0_RVT)         0.0000   0.2337   1.0000   0.0000   0.0000 &   6.0051 f
  I_PCI_TOP/U10656/Y (NAND2X0_RVT)                   0.1899   1.0000            0.2717 &   6.2768 r
  I_PCI_TOP/n11066 (net)       2   1.3076 
  I_PCI_TOP/ctmTdsLR_1_3767/A (INVX0_HVT)   0.0000   0.1899   1.0000   0.0000   0.0000 &   6.2769 r
  I_PCI_TOP/ctmTdsLR_1_3767/Y (INVX0_HVT)            0.1110   1.0000            0.1798 &   6.4567 f
  I_PCI_TOP/tmp_net406 (net)   1   0.7493 
  I_PCI_TOP/ctmTdsLR_2_3768/A2 (NAND3X0_LVT)
                                            0.0000   0.1110   1.0000   0.0000   0.0000 &   6.4567 f
  I_PCI_TOP/ctmTdsLR_2_3768/Y (NAND3X0_LVT)          0.0971   1.0000            0.1198 &   6.5765 r
  I_PCI_TOP/tmp_net407 (net)   2   1.4111 
  I_PCI_TOP/ctmTdsLR_3_3769/A1 (OA221X1_RVT)
                                            0.0042   0.0971   1.0000   0.0029   0.0029 &   6.5794 r
  I_PCI_TOP/ctmTdsLR_3_3769/Y (OA221X1_RVT)          0.1085   1.0000            0.3054 &   6.8848 r
  I_PCI_TOP/n11065 (net)       1   1.2375 
  I_PCI_TOP/U10663/A1 (XOR2X1_RVT)          0.0000   0.1085   1.0000   0.0000   0.0000 &   6.8848 r
  I_PCI_TOP/U10663/Y (XOR2X1_RVT)                    0.1727   1.0000            0.5027 &   7.3875 f
  I_PCI_TOP/I_PCI_CORE_N324 (net)
                               1   3.4710 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__19_/D (SDFFARX1_RVT)
                                            0.0486   0.1727   1.0000   0.0350   0.0351 &   7.4225 f
  data arrival time                                                                        7.4225

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6162     8.1162
  clock reconvergence pessimism                                                 0.0572     8.1734
  clock uncertainty                                                            -0.1000     8.0734
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__19_/CLK (SDFFARX1_RVT)                            8.0734 r
  library setup time                                          1.0000           -0.6877     7.3858
  data required time                                                                       7.3858
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.3858
  data arrival time                                                                       -7.4225
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0368


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__23_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_6999_5539/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6919     0.6919
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_/CLK (SDFFARX1_HVT)
                                                     0.1092                     0.0000     0.6919 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_/QN (SDFFARX1_HVT)
                                                     0.3948   1.0000            0.9936 &   1.6856 r
  I_PCI_TOP/mult_x_32_n822 (net)
                               3   3.4421 
  I_PCI_TOP/U194/A1 (NOR2X0_RVT)            0.0786   0.3948   1.0000   0.0557   0.0557 &   1.7413 r
  I_PCI_TOP/U194/Y (NOR2X0_RVT)                      0.0713   1.0000            0.3890 &   2.1303 f
  I_PCI_TOP/n113 (net)         2   1.7526 
  I_PCI_TOP/U199/A1 (NAND2X0_RVT)           0.0000   0.0713   1.0000   0.0000   0.0000 &   2.1303 f
  I_PCI_TOP/U199/Y (NAND2X0_RVT)                     0.4429   1.0000            0.2839 &   2.4142 r
  I_PCI_TOP/n262 (net)         2   4.3382 
  I_PCI_TOP/ctmTdsLR_2_2821/S1 (MUX41X1_RVT)
                                            0.0199   0.4429   1.0000   0.0138   0.0138 &   2.4280 r
  I_PCI_TOP/ctmTdsLR_2_2821/Y (MUX41X1_RVT)          0.1855   1.0000            0.7574 &   3.1854 f
  I_PCI_TOP/n264 (net)         2   1.9426 
  I_PCI_TOP/U346/A (INVX1_LVT)              0.0132   0.1855   1.0000   0.0091   0.0091 &   3.1945 f
  I_PCI_TOP/U346/Y (INVX1_LVT)                       0.1045   1.0000            0.1351 &   3.3296 r
  I_PCI_TOP/n382 (net)         2   2.3910 
  I_PCI_TOP/U7138/A1 (XOR3X2_RVT)           0.0052   0.1045   1.0000   0.0036   0.0036 &   3.3332 r
  I_PCI_TOP/U7138/Y (XOR3X2_RVT)                     0.1695   1.0000            0.5709 &   3.9041 f
  I_PCI_TOP/n452 (net)         1   5.3746 
  I_PCI_TOP/U516/CI (FADDX1_RVT)            0.0063   0.1695   1.0000   0.0044   0.0046 &   3.9087 f
  I_PCI_TOP/U516/S (FADDX1_RVT)                      0.1262   1.0000            0.5794 &   4.4881 r
  I_PCI_TOP/n455 (net)         2   1.8784 
  I_PCI_TOP/U518/A2 (NOR2X1_RVT)            0.0069   0.1262   1.0000   0.0048   0.0048 &   4.4929 r
  I_PCI_TOP/U518/Y (NOR2X1_RVT)                      0.0626   1.0000            0.2356 &   4.7285 f
  I_PCI_TOP/n482 (net)         2   1.3354 
  I_PCI_TOP/U519/A (INVX0_HVT)              0.0000   0.0626   1.0000   0.0000   0.0000 &   4.7285 f
  I_PCI_TOP/U519/Y (INVX0_HVT)                       0.0800   1.0000            0.0889 &   4.8175 r
  I_PCI_TOP/n459 (net)         1   0.5525 
  I_PCI_TOP/U520/A2 (NAND2X0_LVT)           0.0000   0.0800   1.0000   0.0000   0.0000 &   4.8175 r
  I_PCI_TOP/U520/Y (NAND2X0_LVT)                     0.1056   1.0000            0.0631 &   4.8806 f
  I_PCI_TOP/n467 (net)         1   1.0547 
  I_PCI_TOP/U7140/A1 (XOR2X1_RVT)           0.0000   0.1056   1.0000   0.0000   0.0000 &   4.8806 f
  I_PCI_TOP/U7140/Y (XOR2X1_RVT)                     0.1175   1.0000            0.3457 &   5.2262 r
  I_PCI_TOP/n547 (net)         2   1.5416 
  I_PCI_TOP/U524/A2 (NOR2X0_RVT)            0.0000   0.1175   1.0000   0.0000   0.0000 &   5.2262 r
  I_PCI_TOP/U524/Y (NOR2X0_RVT)                      0.0763   1.0000            0.2428 &   5.4691 f
  I_PCI_TOP/n10312 (net)       3   2.4178 
  I_PCI_TOP/U7141/A1 (OR2X1_RVT)            0.0039   0.0763   1.0000   0.0027   0.0027 &   5.4718 f
  I_PCI_TOP/U7141/Y (OR2X1_RVT)                      0.0746   1.0000            0.2313 &   5.7030 f
  I_PCI_TOP/n681 (net)         2   1.2786 
  I_PCI_TOP/ctmTdsLR_1_2876/A1 (OA221X1_LVT)
                                            0.0000   0.0746   1.0000   0.0000   0.0000 &   5.7031 f
  I_PCI_TOP/ctmTdsLR_1_2876/Y (OA221X1_LVT)          0.0759   1.0000            0.2232 &   5.9263 f
  I_PCI_TOP/n10269 (net)       2   1.3514 
  I_PCI_TOP/ctmTdsLR_1_3090/A2 (OA221X1_RVT)
                                            0.0024   0.0759   1.0000   0.0017   0.0017 &   5.9279 f
  I_PCI_TOP/ctmTdsLR_1_3090/Y (OA221X1_RVT)          0.1751   1.0000            0.4688 &   6.3968 f
  I_PCI_TOP/n10800 (net)       4   3.6131 
  I_PCI_TOP/ctmTdsLR_1_4303/A3 (AO221X1_LVT)
                                            0.0000   0.1751   1.0000   0.0000   0.0000 &   6.3968 f
  I_PCI_TOP/ctmTdsLR_1_4303/Y (AO221X1_LVT)          0.0725   1.0000            0.2603 &   6.6571 f
  I_PCI_TOP/ZINV_495_12 (net)
                               2   3.3359 
  I_PCI_TOP/ZINV_19_inst_2682/A (INVX2_RVT)
                                            0.0000   0.0725   1.0000   0.0000   0.0000 &   6.6571 f
  I_PCI_TOP/ZINV_19_inst_2682/Y (INVX2_RVT)          0.0659   1.0000            0.0849 &   6.7420 r
  I_PCI_TOP/ZINV_19_12 (net)   2   2.7221 
  I_PCI_TOP/ctmTdsLR_1_4570/A (INVX0_LVT)   0.0000   0.0659   1.0000   0.0000   0.0000 &   6.7420 r
  I_PCI_TOP/ctmTdsLR_1_4570/Y (INVX0_LVT)            0.0355   1.0000            0.0306 &   6.7726 f
  I_PCI_TOP/tmp_net769 (net)   1   0.6203 
  I_PCI_TOP/ctmTdsLR_2_4571/A1 (NAND3X0_RVT)
                                            0.0000   0.0355   1.0000   0.0000   0.0000 &   6.7726 f
  I_PCI_TOP/ctmTdsLR_2_4571/Y (NAND3X0_RVT)          0.1249   1.0000            0.0817 &   6.8544 r
  I_PCI_TOP/tmp_net770 (net)   1   0.8320 
  I_PCI_TOP/ctmTdsLR_4_4573/A1 (NAND3X0_RVT)
                                            0.0000   0.1249   1.0000   0.0000   0.0000 &   6.8544 r
  I_PCI_TOP/ctmTdsLR_4_4573/Y (NAND3X0_RVT)          0.1699   1.0000            0.1637 &   7.0181 f
  I_PCI_TOP/n11379 (net)       1   1.2289 
  I_PCI_TOP/U10873/A1 (XNOR2X1_RVT)         0.0000   0.1699   1.0000   0.0000   0.0000 &   7.0181 f
  I_PCI_TOP/U10873/Y (XNOR2X1_RVT)                   0.1345   1.0000            0.4240 &   7.4421 f
  I_PCI_TOP/I_PCI_CORE_N552 (net)
                               1   2.2221 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__23_/D (SDFFARX1_RVT)
                                            0.0087   0.1345   1.0000   0.0059   0.0060 &   7.4481 f
  data arrival time                                                                        7.4481

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6119     8.1119
  clock reconvergence pessimism                                                 0.0567     8.1686
  clock uncertainty                                                            -0.1000     8.0686
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__23_/CLK (SDFFARX1_RVT)                            8.0686 r
  library setup time                                          1.0000           -0.6570     7.4116
  data required time                                                                       7.4116
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4116
  data arrival time                                                                       -7.4481
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0365


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_34390_5549/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0923     1.0923
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__18_/CLK (SDFFARX1_HVT)
                                                     0.1328                     0.0000     1.0923 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__18_/Q (SDFFARX1_HVT)
                                                     0.3356   1.0000            1.3480 &   2.4403 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_6__18_ (net)
                               5   5.7908 
  I_SDRAM_TOP/I_SDRAM_IF/U1313/A4 (MUX41X1_RVT)
                                            0.0571   0.3356   1.0000   0.0382   0.0383 &   2.4786 f
  I_SDRAM_TOP/I_SDRAM_IF/U1313/Y (MUX41X1_RVT)       0.1876   1.0000            0.8710 &   3.3496 f
  I_SDRAM_TOP/I_SDRAM_IF/n424 (net)
                               2   2.2135 
  I_SDRAM_TOP/I_SDRAM_IF/U1315/A2 (AO22X1_RVT)
                                            0.0234   0.1876   1.0000   0.0160   0.0160 &   3.3656 f
  I_SDRAM_TOP/I_SDRAM_IF/U1315/Y (AO22X1_RVT)        0.0980   1.0000            0.3891 &   3.7547 f
  I_SDRAM_TOP/I_SDRAM_IF/N676 (net)
                               1   1.0702 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__14_/D (SDFFARX1_HVT)
                                            0.0074   0.0980   1.0000   0.0051   0.0051 &   3.7598 f
  data arrival time                                                                        3.7598

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9778     5.0778
  clock reconvergence pessimism                                                 0.0869     5.1646
  clock uncertainty                                                            -0.1000     5.0646
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__14_/CLK (SDFFARX1_HVT)                        5.0646 r
  library setup time                                          1.0000           -1.3406     3.7240
  data required time                                                                       3.7240
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7240
  data arrival time                                                                       -3.7598
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0358


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__6_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__24_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_14300_5536/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6991     0.6991
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__6_/CLK (SDFFARX1_HVT)
                                                     0.0969                     0.0000     0.6991 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__6_/QN (SDFFARX1_HVT)
                                                     0.3124   1.0000            0.8930 &   1.5922 r
  I_PCI_TOP/mult_x_28_n805 (net)
                               1   1.2447 
  I_PCI_TOP/HFSBUF_418_1113/A (NBUFFX4_RVT)
                                            0.0000   0.3124   1.0000   0.0000   0.0000 &   1.5922 r
  I_PCI_TOP/HFSBUF_418_1113/Y (NBUFFX4_RVT)          0.2112   1.0000            0.3503 &   1.9425 r
  I_PCI_TOP/HFSNET_129 (net)  16  23.8765 
  I_PCI_TOP/U4188/A1 (NOR2X0_RVT)           0.0000   0.2106   1.0000   0.0000   0.0007 &   1.9432 r
  I_PCI_TOP/U4188/Y (NOR2X0_RVT)                     0.0731   1.0000            0.3029 &   2.2461 f
  I_PCI_TOP/n4200 (net)        1   2.0395 
  I_PCI_TOP/U4246/A (FADDX1_RVT)            0.0000   0.0731   1.0000   0.0000   0.0000 &   2.2461 f
  I_PCI_TOP/U4246/S (FADDX1_RVT)                     0.1489   1.0000            0.4680 &   2.7141 f
  I_PCI_TOP/n4222 (net)        1   2.2369 
  I_PCI_TOP/U4278/CI (FADDX1_RVT)           0.0094   0.1489   1.0000   0.0065   0.0066 &   2.7206 f
  I_PCI_TOP/U4278/S (FADDX1_RVT)                     0.1508   1.0000            0.5878 &   3.3084 r
  I_PCI_TOP/n4268 (net)        3   3.0188 
  I_PCI_TOP/ctmTdsLR_1_6437/A2 (XNOR3X1_RVT)
                                            0.0000   0.1508   1.0000   0.0000   0.0000 &   3.3084 r
  I_PCI_TOP/ctmTdsLR_1_6437/Y (XNOR3X1_RVT)          0.1964   1.0000            0.6702 &   3.9787 r
  I_PCI_TOP/n4263 (net)        2   1.7202 
  I_PCI_TOP/U4282/A2 (NOR2X1_RVT)           0.0000   0.1964   1.0000   0.0000   0.0000 &   3.9787 r
  I_PCI_TOP/U4282/Y (NOR2X1_RVT)                     0.0606   1.0000            0.2738 &   4.2525 f
  I_PCI_TOP/n9844 (net)        2   1.2068 
  I_PCI_TOP/ctmTdsLR_2_6589/A1 (OA21X1_RVT)
                                            0.0000   0.0606   1.0000   0.0000   0.0000 &   4.2525 f
  I_PCI_TOP/ctmTdsLR_2_6589/Y (OA21X1_RVT)           0.0881   1.0000            0.2748 &   4.5272 f
  I_PCI_TOP/tmp_net1216 (net)
                               1   0.6570 
  I_PCI_TOP/ctmTdsLR_1_6588/A (INVX0_LVT)   0.0000   0.0881   1.0000   0.0000   0.0000 &   4.5272 f
  I_PCI_TOP/ctmTdsLR_1_6588/Y (INVX0_LVT)            0.0766   1.0000            0.0962 &   4.6234 r
  I_PCI_TOP/n9862 (net)        2   2.1405 
  I_PCI_TOP/ctmTdsLR_1_4261/A1 (NAND2X0_LVT)
                                            0.0000   0.0766   1.0000   0.0000   0.0000 &   4.6234 r
  I_PCI_TOP/ctmTdsLR_1_4261/Y (NAND2X0_LVT)          0.0690   1.0000            0.0494 &   4.6728 f
  I_PCI_TOP/tmp_net636 (net)   1   0.7941 
  I_PCI_TOP/ctmTdsLR_2_4262/A1 (AND2X1_RVT)
                                            0.0000   0.0690   1.0000   0.0000   0.0000 &   4.6728 f
  I_PCI_TOP/ctmTdsLR_2_4262/Y (AND2X1_RVT)           0.0971   1.0000            0.1823 &   4.8551 f
  I_PCI_TOP/n11905 (net)       2   2.0912 
  I_PCI_TOP/U4328/A2 (OAI21X1_RVT)          0.0000   0.0971   1.0000   0.0000   0.0000 &   4.8551 f
  I_PCI_TOP/U4328/Y (OAI21X1_RVT)                    0.1075   1.0000            0.4226 &   5.2778 r
  I_PCI_TOP/n9971 (net)        2   2.0316 
  I_PCI_TOP/ctmTdsLR_1_4541/A1 (NAND2X0_LVT)
                                            0.0000   0.1075   1.0000   0.0000   0.0000 &   5.2778 r
  I_PCI_TOP/ctmTdsLR_1_4541/Y (NAND2X0_LVT)          0.0630   1.0000            0.0479 &   5.3257 f
  I_PCI_TOP/tmp_net758 (net)   1   0.5908 
  I_PCI_TOP/ctmTdsLR_2_4542/A1 (AND2X1_RVT)
                                            0.0000   0.0630   1.0000   0.0000   0.0000 &   5.3257 f
  I_PCI_TOP/ctmTdsLR_2_4542/Y (AND2X1_RVT)           0.0802   1.0000            0.1661 &   5.4917 f
  I_PCI_TOP/n10063 (net)       2   1.2800 
  I_PCI_TOP/ctmTdsLR_1_4764/A (INVX0_LVT)   0.0000   0.0802   1.0000   0.0000   0.0000 &   5.4917 f
  I_PCI_TOP/ctmTdsLR_1_4764/Y (INVX0_LVT)            0.0557   1.0000            0.0763 &   5.5680 r
  I_PCI_TOP/tmp_net860 (net)   1   1.1638 
  I_PCI_TOP/ctmTdsLR_2_4765/A1 (NAND3X0_LVT)
                                            0.0000   0.0557   1.0000   0.0000   0.0000 &   5.5681 r
  I_PCI_TOP/ctmTdsLR_2_4765/Y (NAND3X0_LVT)          0.0919   1.0000            0.0569 &   5.6250 f
  I_PCI_TOP/tmp_net861 (net)   1   0.7804 
  I_PCI_TOP/ctmTdsLR_3_4766/A1 (NAND3X0_LVT)
                                            0.0000   0.0919   1.0000   0.0000   0.0000 &   5.6250 f
  I_PCI_TOP/ctmTdsLR_3_4766/Y (NAND3X0_LVT)          0.1715   1.0000            0.1078 &   5.7328 r
  I_PCI_TOP/n10135 (net)       2   1.6847 
  I_PCI_TOP/ctmTdsLR_2_2886/A (INVX0_LVT)   0.0000   0.1715   1.0000   0.0000   0.0000 &   5.7328 r
  I_PCI_TOP/ctmTdsLR_2_2886/Y (INVX0_LVT)            0.0794   1.0000            0.0496 &   5.7824 f
  I_PCI_TOP/tmp_net70 (net)    1   1.1963 
  I_PCI_TOP/ctmTdsLR_3_2887/A2 (OA221X1_RVT)
                                            0.0046   0.0794   1.0000   0.0032   0.0032 &   5.7855 f
  I_PCI_TOP/ctmTdsLR_3_2887/Y (OA221X1_RVT)          0.1449   1.0000            0.4200 &   6.2056 f
  I_PCI_TOP/n10201 (net)       2   1.2522 
  I_PCI_TOP/ctmTdsLR_1_3279/A (INVX0_RVT)   0.0000   0.1449   1.0000   0.0000   0.0000 &   6.2056 f
  I_PCI_TOP/ctmTdsLR_1_3279/Y (INVX0_RVT)            0.1018   1.0000            0.1507 &   6.3562 r
  I_PCI_TOP/tmp_net210 (net)   1   1.2516 
  I_PCI_TOP/ctmTdsLR_2_3446/A1 (NAND3X0_LVT)
                                            0.0000   0.1018   1.0000   0.0000   0.0000 &   6.3563 r
  I_PCI_TOP/ctmTdsLR_2_3446/Y (NAND3X0_LVT)          0.0766   1.0000            0.0623 &   6.4185 f
  I_PCI_TOP/tmp_net271 (net)   1   0.6884 
  I_PCI_TOP/ctmTdsLR_2_6605/A3 (NAND3X0_LVT)
                                            0.0000   0.0766   1.0000   0.0000   0.0000 &   6.4185 f
  I_PCI_TOP/ctmTdsLR_2_6605/Y (NAND3X0_LVT)          0.0683   1.0000            0.0878 &   6.5064 r
  I_PCI_TOP/tmp_net1227 (net)
                               1   0.6724 
  I_PCI_TOP/ctmTdsLR_1_6604/A (INVX0_LVT)   0.0000   0.0683   1.0000   0.0000   0.0000 &   6.5064 r
  I_PCI_TOP/ctmTdsLR_1_6604/Y (INVX0_LVT)            0.0532   1.0000            0.0529 &   6.5593 f
  I_PCI_TOP/ZINV_349_1 (net)   2   2.3248 
  I_PCI_TOP/ZINV_235_inst_2578/A (INVX2_RVT)
                                            0.0000   0.0532   1.0000   0.0000   0.0000 &   6.5593 f
  I_PCI_TOP/ZINV_235_inst_2578/Y (INVX2_RVT)         0.1646   1.0000            0.1232 &   6.6825 r
  I_PCI_TOP/ZINV_235_1 (net)  10  10.0272 
  I_PCI_TOP/ctmTdsLR_2_4283/A (INVX0_LVT)   0.0000   0.1646   1.0000   0.0000   0.0006 &   6.6832 r
  I_PCI_TOP/ctmTdsLR_2_4283/Y (INVX0_LVT)            0.0695   1.0000            0.0362 &   6.7193 f
  I_PCI_TOP/tmp_net648 (net)   1   0.6817 
  I_PCI_TOP/ctmTdsLR_3_4284/A2 (OA221X1_RVT)
                                            0.0046   0.0695   1.0000   0.0032   0.0032 &   6.7225 f
  I_PCI_TOP/ctmTdsLR_3_4284/Y (OA221X1_RVT)          0.1462   1.0000            0.4172 &   7.1398 f
  I_PCI_TOP/n10786 (net)       1   1.3381 
  I_PCI_TOP/U10456/A1 (XOR2X2_RVT)          0.0000   0.1462   1.0000   0.0000   0.0000 &   7.1398 f
  I_PCI_TOP/U10456/Y (XOR2X2_RVT)                    0.1273   1.0000            0.2896 &   7.4294 f
  I_PCI_TOP/I_PCI_CORE_N425 (net)
                               1   1.7305 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__24_/D (SDFFARX1_RVT)
                                            0.0276   0.1273   1.0000   0.0194   0.0194 &   7.4488 f
  data arrival time                                                                        7.4488

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6166     8.1166
  clock reconvergence pessimism                                                 0.0553     8.1719
  clock uncertainty                                                            -0.1000     8.0719
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__24_/CLK (SDFFARX1_RVT)                            8.0719 r
  library setup time                                          1.0000           -0.6588     7.4132
  data required time                                                                       7.4132
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4132
  data arrival time                                                                       -7.4488
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0356


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFARX1_HVT)
                                                     0.3629   1.0000            1.5144 &   2.5489 r
  I_RISC_CORE/n1924 (net)      3   6.1642 
  I_RISC_CORE/HFSBUF_576_1040/A (NBUFFX8_HVT)
                                            0.0563   0.3629   1.0000   0.0391   0.0392 &   2.5881 r
  I_RISC_CORE/HFSBUF_576_1040/Y (NBUFFX8_HVT)        0.3855   1.0000            0.5946 &   3.1827 r
  I_RISC_CORE/HFSNET_73 (net)
                               6  56.6703 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A2[5] (SRAM2RW128x16)
                                            0.0355   0.3889   1.0000   0.0246   0.0592 &   3.2419 r
  data arrival time                                                                        3.2419

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8828     3.2828
  clock reconvergence pessimism                                                 0.0559     3.3387
  clock uncertainty                                                            -0.1000     3.2387
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE2 (SRAM2RW128x16)                                3.2387 r
  library setup time                                          1.0000           -0.0323     3.2064
  data required time                                                                       3.2064
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2064
  data arrival time                                                                       -3.2419
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0355


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/R_26
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: ZCTSBUF_9240_5621/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0748     1.0748
  I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_1_/CLK (DFFX1_RVT)
                                                     0.1150                     0.0000     1.0748 r
  I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_1_/Q (DFFX1_RVT)
                                                     0.0895   1.0000            0.5259 &   1.6006 r
  I_SDRAM_TOP/I_SDRAM_IF/control_bus_1_ (net)
                               1   1.3010 
  I_SDRAM_TOP/I_SDRAM_IF/ropt_mt_inst_8286/A (NBUFFX8_HVT)
                                            0.0000   0.0895   1.0000   0.0000   0.0000 &   1.6006 r
  I_SDRAM_TOP/I_SDRAM_IF/ropt_mt_inst_8286/Y (NBUFFX8_HVT)
                                                     0.1593   1.0000            0.2762 &   1.8768 r
  I_SDRAM_TOP/I_SDRAM_IF/ropt_net_1787 (net)
                               5   8.6538 
  I_SDRAM_TOP/I_SDRAM_IF/U2/A1 (AND2X1_RVT)
                                            0.0107   0.1593   1.0000   0.0074   0.0076 &   1.8844 r
  I_SDRAM_TOP/I_SDRAM_IF/U2/Y (AND2X1_RVT)           0.1695   1.0000            0.2516 &   2.1359 r
  I_SDRAM_TOP/I_SDRAM_IF/n219 (net)
                               5   4.7800 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_4605/A4 (AO222X1_LVT)
                                            0.0083   0.1695   1.0000   0.0058   0.0058 &   2.1417 r
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_4605/Y (AO222X1_LVT)
                                                     0.1019   1.0000            0.2162 &   2.3579 r
  I_SDRAM_TOP/I_SDRAM_IF/n14 (net)
                               3   3.7542 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_2688/A4 (OAI221X2_RVT)
                                            0.0000   0.1019   1.0000   0.0000   0.0000 &   2.3579 r
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_2688/Y (OAI221X2_RVT)
                                                     0.0763   1.0000            0.3507 &   2.7087 f
  I_SDRAM_TOP/I_SDRAM_IF/n45 (net)
                               2   2.4992 
  I_SDRAM_TOP/I_SDRAM_IF/U20/A (INVX2_RVT)
                                            0.0000   0.0763   1.0000   0.0000   0.0000 &   2.7087 f
  I_SDRAM_TOP/I_SDRAM_IF/U20/Y (INVX2_RVT)           0.0825   1.0000            0.0968 &   2.8055 r
  I_SDRAM_TOP/I_SDRAM_IF/n4470 (net)
                               4   3.9958 
  I_SDRAM_TOP/I_SDRAM_IF/U55/A1 (XOR2X2_RVT)
                                            0.0000   0.0825   1.0000   0.0000   0.0000 &   2.8055 r
  I_SDRAM_TOP/I_SDRAM_IF/U55/Y (XOR2X2_RVT)          0.1353   1.0000            0.3934 &   3.1989 f
  I_SDRAM_TOP/I_SDRAM_IF/n78 (net)
                               3   2.8039 
  I_SDRAM_TOP/I_SDRAM_IF/U106/A2 (AND2X1_RVT)
                                            0.0000   0.1353   1.0000   0.0000   0.0000 &   3.1989 f
  I_SDRAM_TOP/I_SDRAM_IF/U106/Y (AND2X1_RVT)         0.1119   1.0000            0.2672 &   3.4662 f
  I_SDRAM_TOP/I_SDRAM_IF/n4513 (net)
                               3   4.1091 
  I_SDRAM_TOP/I_SDRAM_IF/R_26/D (SDFFASX1_HVT)
                                            0.0083   0.1119   1.0000   0.0057   0.0058 &   3.4719 f
  data arrival time                                                                        3.4719

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9827     5.0827
  clock reconvergence pessimism                                                 0.0747     5.1574
  clock uncertainty                                                            -0.1000     5.0574
  I_SDRAM_TOP/I_SDRAM_IF/R_26/CLK (SDFFASX1_HVT)                                           5.0574 r
  library setup time                                          1.0000           -1.6209     3.4365
  data required time                                                                       3.4365
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4365
  data arrival time                                                                       -3.4719
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0354


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0346     1.0346
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0346 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFARX1_HVT)
                                                     0.3629   1.0000            1.5144 &   2.5489 r
  I_RISC_CORE/n1924 (net)      3   6.1642 
  I_RISC_CORE/HFSBUF_576_1040/A (NBUFFX8_HVT)
                                            0.0563   0.3629   1.0000   0.0391   0.0392 &   2.5881 r
  I_RISC_CORE/HFSBUF_576_1040/Y (NBUFFX8_HVT)        0.3855   1.0000            0.5946 &   3.1827 r
  I_RISC_CORE/HFSNET_73 (net)
                               6  56.6703 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A2[5] (SRAM2RW128x16)
                                            0.0355   0.3892   1.0000   0.0246   0.0579 &   3.2406 r
  data arrival time                                                                        3.2406

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8819     3.2819
  clock reconvergence pessimism                                                 0.0559     3.3378
  clock uncertainty                                                            -0.1000     3.2378
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE2 (SRAM2RW128x16)                                3.2378 r
  library setup time                                          1.0000           -0.0324     3.2054
  data required time                                                                       3.2054
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2054
  data arrival time                                                                       -3.2406
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0352


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16764_5574/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1171     1.1171
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__14_/CLK (SDFFARX1_RVT)
                                                     0.1297                     0.0000     1.1171 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__14_/Q (SDFFARX1_RVT)
                                                     0.0937   1.0000            0.5535 &   1.6706 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_40__14_ (net)
                               2   2.3526 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_79_inst_5155/A (NBUFFX4_HVT)
                                            0.0062   0.0937   1.0000   0.0043   0.0043 &   1.6749 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_79_inst_5155/Y (NBUFFX4_HVT)
                                                     0.2050   1.0000            0.3212 &   1.9961 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_79_43 (net)
                               4   8.7707 
  I_SDRAM_TOP/I_SDRAM_IF/U3483/A1 (MUX41X1_RVT)
                                            0.0311   0.2050   1.0000   0.0221   0.0223 &   2.0184 f
  I_SDRAM_TOP/I_SDRAM_IF/U3483/Y (MUX41X1_RVT)       0.1936   1.0000            0.6990 &   2.7175 f
  I_SDRAM_TOP/I_SDRAM_IF/n2305 (net)
                               2   2.9043 
  I_SDRAM_TOP/I_SDRAM_IF/U3485/A2 (AO22X2_HVT)
                                            0.0385   0.1936   1.0000   0.0269   0.0269 &   2.7444 f
  I_SDRAM_TOP/I_SDRAM_IF/U3485/Y (AO22X2_HVT)        0.3828   1.0000            0.8863 &   3.6307 f
  I_SDRAM_TOP/I_SDRAM_IF/N2307 (net)
                               1  10.3070 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/D (SDFFARX1_HVT)
                                            0.0000   0.3828   1.0000   0.0000   0.0009 &   3.6316 f
  data arrival time                                                                        3.6316

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0008     5.1008
  clock reconvergence pessimism                                                 0.0901     5.1910
  clock uncertainty                                                            -0.1000     5.0910
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/CLK (SDFFARX1_HVT)                       5.0910 r
  library setup time                                          1.0000           -1.4943     3.5967
  data required time                                                                       3.5967
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5967
  data arrival time                                                                       -3.6316
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0348


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__2_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__24_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_25576_5540/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6834     0.6834
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__2_/CLK (SDFFARX1_RVT)
                                                     0.0897                     0.0000     0.6834 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__2_/QN (SDFFARX1_RVT)
                                                     0.1629   1.0000            0.4240 &   1.1074 r
  I_PCI_TOP/mult_x_30_n809 (net)
                               3   2.6912 
  I_PCI_TOP/U7478/A (NBUFFX4_RVT)           0.0000   0.1629   1.0000   0.0000   0.0000 &   1.1074 r
  I_PCI_TOP/U7478/Y (NBUFFX4_RVT)                    0.1601   1.0000            0.2463 &   1.3537 r
  I_PCI_TOP/n12135 (net)      15  17.1671 
  I_PCI_TOP/U7781/A1 (NOR2X1_RVT)           0.0046   0.1605   1.0000   0.0032   0.0044 &   1.3581 r
  I_PCI_TOP/U7781/Y (NOR2X1_RVT)                     0.1099   1.0000            0.3036 &   1.6617 f
  I_PCI_TOP/n7933 (net)        3   4.9731 
  I_PCI_TOP/U7875/A2 (AND2X1_RVT)           0.0000   0.1099   1.0000   0.0000   0.0000 &   1.6617 f
  I_PCI_TOP/U7875/Y (AND2X1_RVT)                     0.1165   1.0000            0.2519 &   1.9136 f
  I_PCI_TOP/n7934 (net)        2   4.4651 
  I_PCI_TOP/ctmTdsLR_2_4694/A1 (AO21X1_RVT)
                                            0.0041   0.1165   1.0000   0.0029   0.0029 &   1.9166 f
  I_PCI_TOP/ctmTdsLR_2_4694/Y (AO21X1_RVT)           0.1129   1.0000            0.3367 &   2.2533 f
  I_PCI_TOP/n7938 (net)        4   2.8118 
  I_PCI_TOP/ctmTdsLR_1_3015/A1 (OA222X1_RVT)
                                            0.0000   0.1129   1.0000   0.0000   0.0000 &   2.2533 f
  I_PCI_TOP/ctmTdsLR_1_3015/Y (OA222X1_RVT)          0.1682   1.0000            0.5377 &   2.7911 f
  I_PCI_TOP/n8074 (net)        2   2.2336 
  I_PCI_TOP/U7937/A2 (OA21X1_RVT)           0.0191   0.1682   1.0000   0.0132   0.0132 &   2.8043 f
  I_PCI_TOP/U7937/Y (OA21X1_RVT)                     0.1257   1.0000            0.3541 &   3.1584 f
  I_PCI_TOP/n8072 (net)        3   3.7446 
  I_PCI_TOP/ctmTdsLR_1_3386/A4 (AOI222X1_RVT)
                                            0.0084   0.1257   1.0000   0.0058   0.0059 &   3.1643 f
  I_PCI_TOP/ctmTdsLR_1_3386/Y (AOI222X1_RVT)         0.1925   1.0000            0.5460 &   3.7102 r
  I_PCI_TOP/n8067 (net)        2   6.1167 
  I_PCI_TOP/ctmTdsLR_1_3558/A3 (XNOR3X1_RVT)
                                            0.0000   0.1925   1.0000   0.0000   0.0001 &   3.7103 r
  I_PCI_TOP/ctmTdsLR_1_3558/Y (XNOR3X1_RVT)          0.1976   1.0000            0.3935 &   4.1038 r
  I_PCI_TOP/n8086 (net)        2   1.7578 
  I_PCI_TOP/U8053/A2 (OR2X1_RVT)            0.0166   0.1976   1.0000   0.0115   0.0115 &   4.1153 r
  I_PCI_TOP/U8053/Y (OR2X1_RVT)                      0.1130   1.0000            0.2386 &   4.3539 r
  I_PCI_TOP/n8099 (net)        3   2.6162 
  I_PCI_TOP/ctmTdsLR_1_4061/A1 (NAND2X0_HVT)
                                            0.0040   0.1130   1.0000   0.0028   0.0028 &   4.3567 r
  I_PCI_TOP/ctmTdsLR_1_4061/Y (NAND2X0_HVT)          0.2119   1.0000            0.2198 &   4.5766 f
  I_PCI_TOP/tmp_net543 (net)   1   0.6719 
  I_PCI_TOP/ctmTdsLR_3_4423/A1 (NAND3X0_RVT)
                                            0.0000   0.2119   1.0000   0.0000   0.0000 &   4.5766 f
  I_PCI_TOP/ctmTdsLR_3_4423/Y (NAND3X0_RVT)          0.2806   1.0000            0.2933 &   4.8699 r
  I_PCI_TOP/n8140 (net)        1   3.6674 
  I_PCI_TOP/U8123/B (FADDX1_RVT)            0.0215   0.2806   1.0000   0.0149   0.0150 &   4.8849 r
  I_PCI_TOP/U8123/S (FADDX1_RVT)                     0.1426   1.0000            0.5839 &   5.4687 f
  I_PCI_TOP/n8147 (net)        2   1.7074 
  I_PCI_TOP/U8129/A1 (NOR2X0_RVT)           0.0000   0.1426   1.0000   0.0000   0.0000 &   5.4688 f
  I_PCI_TOP/U8129/Y (NOR2X0_RVT)                     0.1353   1.0000            0.3752 &   5.8439 r
  I_PCI_TOP/n10688 (net)       5   3.8518 
  I_PCI_TOP/ctmTdsLR_2_2925/A1 (OA221X1_LVT)
                                            0.0000   0.1353   1.0000   0.0000   0.0000 &   5.8440 r
  I_PCI_TOP/ctmTdsLR_2_2925/Y (OA221X1_LVT)          0.1126   1.0000            0.1968 &   6.0407 r
  I_PCI_TOP/n10697 (net)       4   4.2979 
  I_PCI_TOP/U9605/A (INVX1_HVT)             0.0031   0.1126   1.0000   0.0021   0.0022 &   6.0429 r
  I_PCI_TOP/U9605/Y (INVX1_HVT)                      0.1077   1.0000            0.1375 &   6.1804 f
  I_PCI_TOP/n11693 (net)       2   1.5871 
  I_PCI_TOP/ctmTdsLR_1_4002/A1 (NAND2X0_RVT)
                                            0.0000   0.1077   1.0000   0.0000   0.0000 &   6.1804 f
  I_PCI_TOP/ctmTdsLR_1_4002/Y (NAND2X0_RVT)          0.1334   1.0000            0.1501 &   6.3305 r
  I_PCI_TOP/tmp_net521 (net)   1   0.7269 
  I_PCI_TOP/ctmTdsLR_2_4003/A1 (AND2X1_HVT)
                                            0.0000   0.1334   1.0000   0.0000   0.0000 &   6.3305 r
  I_PCI_TOP/ctmTdsLR_2_4003/Y (AND2X1_HVT)           0.1901   1.0000            0.4022 &   6.7327 r
  I_PCI_TOP/n10667 (net)       2   1.8538 
  I_PCI_TOP/ctmTdsLR_3_4337/A4 (OA221X1_RVT)
                                            0.0180   0.1901   1.0000   0.0125   0.0125 &   6.7452 r
  I_PCI_TOP/ctmTdsLR_3_4337/Y (OA221X1_RVT)          0.1112   1.0000            0.3238 &   7.0690 r
  I_PCI_TOP/n10674 (net)       1   1.3530 
  I_PCI_TOP/U10388/A1 (XOR2X2_RVT)          0.0000   0.1112   1.0000   0.0000   0.0000 &   7.0690 r
  I_PCI_TOP/U10388/Y (XOR2X2_RVT)                    0.1247   1.0000            0.3897 &   7.4587 f
  I_PCI_TOP/I_PCI_CORE_N489 (net)
                               1   1.4863 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__24_/D (SDFFARX1_RVT)
                                            0.0000   0.1247   1.0000   0.0000   0.0000 &   7.4587 f
  data arrival time                                                                        7.4587

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6250     8.1250
  clock reconvergence pessimism                                                 0.0468     8.1717
  clock uncertainty                                                            -0.1000     8.0717
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__24_/CLK (SDFFARX1_RVT)                            8.0717 r
  library setup time                                          1.0000           -0.6476     7.4241
  data required time                                                                       7.4241
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4241
  data arrival time                                                                       -7.4587
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0346


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__3_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__15_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_25576_5540/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6925     0.6925
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__3_/CLK (SDFFARX1_RVT)
                                                     0.0775                     0.0000     0.6925 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__3_/QN (SDFFARX1_RVT)
                                                     0.1804   1.0000            0.4157 &   1.1081 f
  I_PCI_TOP/mult_x_26_n808 (net)
                               2   3.5805 
  I_PCI_TOP/U8997/A (NBUFFX4_RVT)           0.0065   0.1804   1.0000   0.0045   0.0046 &   1.1127 f
  I_PCI_TOP/U8997/Y (NBUFFX4_RVT)                    0.1312   1.0000            0.2882 &   1.4008 f
  I_PCI_TOP/n12309 (net)      15  20.6110 
  I_PCI_TOP/U5570/A1 (OR2X1_HVT)            0.0000   0.1314   1.0000   0.0000   0.0004 &   1.4012 f
  I_PCI_TOP/U5570/Y (OR2X1_HVT)                      0.2391   1.0000            0.5248 &   1.9260 f
  I_PCI_TOP/n5587 (net)        3   3.6689 
  I_PCI_TOP/ctmTdsLR_1_2764_roptpi_6830/A2 (OAI22X1_RVT)
                                            0.0000   0.2391   1.0000   0.0000   0.0000 &   1.9261 f
  I_PCI_TOP/ctmTdsLR_1_2764_roptpi_6830/Y (OAI22X1_RVT)
                                                     0.0633   1.0000            0.4374 &   2.3635 r
  I_PCI_TOP/tmp_net41 (net)    1   0.7971 
  I_PCI_TOP/ctmTdsLR_1_6797/A2 (AND2X1_RVT)
                                            0.0000   0.0633   1.0000   0.0000   0.0000 &   2.3635 r
  I_PCI_TOP/ctmTdsLR_1_6797/Y (AND2X1_RVT)           0.1356   1.0000            0.1978 &   2.5612 r
  I_PCI_TOP/n5584 (net)        3   3.5227 
  I_PCI_TOP/ctmTdsLR_1_3189/A4 (AO222X1_RVT)
                                            0.0000   0.1356   1.0000   0.0000   0.0000 &   2.5613 r
  I_PCI_TOP/ctmTdsLR_1_3189/Y (AO222X1_RVT)          0.1719   1.0000            0.3694 &   2.9306 r
  I_PCI_TOP/n5602 (net)        3   3.1435 
  I_PCI_TOP/ctmTdsLR_1_3419/A1 (XOR3X2_RVT)
                                            0.0104   0.1719   1.0000   0.0072   0.0072 &   2.9379 r
  I_PCI_TOP/ctmTdsLR_1_3419/Y (XOR3X2_RVT)           0.1465   1.0000            0.5752 &   3.5131 f
  I_PCI_TOP/n5596 (net)        2   1.6772 
  I_PCI_TOP/U2402/A2 (OR2X1_RVT)            0.0000   0.1465   1.0000   0.0000   0.0000 &   3.5131 f
  I_PCI_TOP/U2402/Y (OR2X1_RVT)                      0.0770   1.0000            0.2418 &   3.7549 f
  I_PCI_TOP/n11802 (net)       2   1.4045 
  I_PCI_TOP/U5625/A (INVX0_RVT)             0.0000   0.0770   1.0000   0.0000   0.0000 &   3.7549 f
  I_PCI_TOP/U5625/Y (INVX0_RVT)                      0.0656   1.0000            0.0894 &   3.8443 r
  I_PCI_TOP/n5600 (net)        1   0.7605 
  I_PCI_TOP/U5629/A2 (OA21X1_RVT)           0.0028   0.0656   1.0000   0.0019   0.0019 &   3.8462 r
  I_PCI_TOP/U5629/Y (OA21X1_RVT)                     0.1133   1.0000            0.2090 &   4.0552 r
  I_PCI_TOP/n9919 (net)        2   2.2021 
  I_PCI_TOP/U5637/A1 (OA21X1_RVT)           0.0069   0.1133   1.0000   0.0048   0.0048 &   4.0600 r
  I_PCI_TOP/U5637/Y (OA21X1_RVT)                     0.1200   1.0000            0.2515 &   4.3115 r
  I_PCI_TOP/n9904 (net)        3   2.3557 
  I_PCI_TOP/U5641/A2 (OA21X1_RVT)           0.0000   0.1200   1.0000   0.0000   0.0000 &   4.3115 r
  I_PCI_TOP/U5641/Y (OA21X1_RVT)                     0.1135   1.0000            0.2386 &   4.5502 r
  I_PCI_TOP/n9983 (net)        2   2.0340 
  I_PCI_TOP/U5643/A2 (OAI21X2_RVT)          0.0000   0.1135   1.0000   0.0000   0.0000 &   4.5502 r
  I_PCI_TOP/U5643/Y (OAI21X2_RVT)                    0.1075   1.0000            0.3368 &   4.8870 f
  I_PCI_TOP/n10028 (net)       2   1.8071 
  I_PCI_TOP/ctmTdsLR_1_4548/A1 (NAND2X0_LVT)
                                            0.0000   0.1075   1.0000   0.0000   0.0000 &   4.8870 f
  I_PCI_TOP/ctmTdsLR_1_4548/Y (NAND2X0_LVT)          0.0869   1.0000            0.1205 &   5.0075 r
  I_PCI_TOP/tmp_net761 (net)   1   1.0561 
  I_PCI_TOP/ctmTdsLR_2_4549/A1 (AND2X1_RVT)
                                            0.0083   0.0869   1.0000   0.0058   0.0058 &   5.0132 r
  I_PCI_TOP/ctmTdsLR_2_4549/Y (AND2X1_RVT)           0.1313   1.0000            0.1913 &   5.2045 r
  I_PCI_TOP/n10222 (net)       3   3.1122 
  I_PCI_TOP/ctmTdsLR_1_4767/A4 (AO222X1_RVT)
                                            0.0000   0.1313   1.0000   0.0000   0.0000 &   5.2045 r
  I_PCI_TOP/ctmTdsLR_1_4767/Y (AO222X1_RVT)          0.1350   1.0000            0.3386 &   5.5432 r
  I_PCI_TOP/n10277 (net)       2   1.6412 
  I_PCI_TOP/ctmTdsLR_1_3091/A1 (NAND3X0_RVT)
                                            0.0000   0.1350   1.0000   0.0000   0.0000 &   5.5432 r
  I_PCI_TOP/ctmTdsLR_1_3091/Y (NAND3X0_RVT)          0.1322   1.0000            0.1436 &   5.6868 f
  I_PCI_TOP/tmp_net143 (net)   1   0.7254 
  I_PCI_TOP/ctmTdsLR_3_3093/A1 (AND3X1_RVT)
                                            0.0098   0.1322   1.0000   0.0068   0.0068 &   5.6936 f
  I_PCI_TOP/ctmTdsLR_3_3093/Y (AND3X1_RVT)           0.1201   1.0000            0.2808 &   5.9744 f
  I_PCI_TOP/n11964 (net)       3   2.4720 
  I_PCI_TOP/ctmTdsLR_1_3746/A1 (OA222X1_LVT)
                                            0.0000   0.1201   1.0000   0.0000   0.0000 &   5.9744 f
  I_PCI_TOP/ctmTdsLR_1_3746/Y (OA222X1_LVT)          0.1051   1.0000            0.3080 &   6.2823 f
  I_PCI_TOP/n10794 (net)       3   4.9149 
  I_PCI_TOP/U10462/A (INVX2_HVT)            0.0000   0.1051   1.0000   0.0000   0.0001 &   6.2824 f
  I_PCI_TOP/U10462/Y (INVX2_HVT)                     0.1189   1.0000            0.1354 &   6.4178 r
  I_PCI_TOP/n10826 (net)       4   3.5553 
  I_PCI_TOP/U10464/A1 (XOR2X1_HVT)          0.0000   0.1189   1.0000   0.0000   0.0000 &   6.4178 r
  I_PCI_TOP/U10464/Y (XOR2X1_HVT)                    0.2835   1.0000            0.9255 &   7.3433 f
  I_PCI_TOP/I_PCI_CORE_N352 (net)
                               1   1.2674 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__15_/D (SDFFARX1_RVT)
                                            0.0225   0.2835   1.0000   0.0157   0.0157 &   7.3590 f
  data arrival time                                                                        7.3590

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6212     8.1212
  clock reconvergence pessimism                                                 0.0468     8.1680
  clock uncertainty                                                            -0.1000     8.0680
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__15_/CLK (SDFFARX1_RVT)                            8.0680 r
  library setup time                                          1.0000           -0.7431     7.3249
  data required time                                                                       7.3249
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.3249
  data arrival time                                                                       -7.3590
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0340


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1720     3.2220
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__11_/CLK (SDFFNARX1_HVT)
                                                     0.0857                     0.0000     3.2220 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__11_/Q (SDFFNARX1_HVT)
                                                     0.3537   1.0000            1.2367 &   4.4587 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_434 (net)
                               5   5.8551 
  I_SDRAM_TOP/I_SDRAM_IF/U6655/A3 (MUX41X1_RVT)
                                            0.0449   0.3537   1.0000   0.0298   0.0298 &   4.4885 f
  I_SDRAM_TOP/I_SDRAM_IF/U6655/Y (MUX41X1_RVT)       0.1864   1.0000            0.8533 &   5.3418 f
  I_SDRAM_TOP/I_SDRAM_IF/n3594 (net)
                               2   2.0706 
  I_SDRAM_TOP/I_SDRAM_IF/U6687/A2 (AO22X1_RVT)
                                            0.0332   0.1864   1.0000   0.0233   0.0233 &   5.3651 f
  I_SDRAM_TOP/I_SDRAM_IF/U6687/Y (AO22X1_RVT)        0.1052   1.0000            0.4053 &   5.7704 f
  I_SDRAM_TOP/I_SDRAM_IF/N3420 (net)
                               1   2.0457 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__3_/D (SDFFNARX1_HVT)
                                            0.0083   0.1052   1.0000   0.0058   0.0058 &   5.7762 f
  data arrival time                                                                        5.7762

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0675     7.2175
  clock reconvergence pessimism                                                 0.0794     7.2969
  clock uncertainty                                                            -0.1000     7.1969
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__3_/CLK (SDFFNARX1_HVT)                       7.1969 f
  library setup time                                          1.0000           -1.4545     5.7424
  data required time                                                                       5.7424
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7424
  data arrival time                                                                       -5.7762
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0337


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1711     3.2211
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__13_/CLK (SDFFNARX1_HVT)
                                                     0.0847                     0.0000     3.2211 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__13_/Q (SDFFNARX1_HVT)
                                                     0.3043   1.0000            1.2036 &   4.4247 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_877 (net)
                               5   4.4631 
  I_SDRAM_TOP/I_SDRAM_IF/U5018/A4 (MUX41X1_RVT)
                                            0.0250   0.3043   1.0000   0.0164   0.0165 &   4.4412 f
  I_SDRAM_TOP/I_SDRAM_IF/U5018/Y (MUX41X1_RVT)       0.1850   1.0000            0.8385 &   5.2797 f
  I_SDRAM_TOP/I_SDRAM_IF/n3460 (net)
                               2   1.8789 
  I_SDRAM_TOP/I_SDRAM_IF/U6594/A4 (AO22X1_HVT)
                                            0.0000   0.1850   1.0000   0.0000   0.0000 &   5.2797 f
  I_SDRAM_TOP/I_SDRAM_IF/U6594/Y (AO22X1_HVT)        0.1853   1.0000            0.4570 &   5.7367 f
  I_SDRAM_TOP/I_SDRAM_IF/N2682 (net)
                               1   1.2679 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__25_/D (SDFFNARX1_HVT)
                                            0.0145   0.1853   1.0000   0.0101   0.0101 &   5.7467 f
  data arrival time                                                                        5.7467

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0747     7.2247
  clock reconvergence pessimism                                                 0.0796     7.3043
  clock uncertainty                                                            -0.1000     7.2043
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__25_/CLK (SDFFNARX1_HVT)                       7.2043 f
  library setup time                                          1.0000           -1.4912     5.7131
  data required time                                                                       5.7131
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7131
  data arrival time                                                                       -5.7467
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0336


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__11_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__30_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_14300_5536/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6987     0.6987
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__11_/CLK (SDFFARX1_HVT)
                                                     0.0970                     0.0000     0.6987 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__11_/QN (SDFFARX1_HVT)
                                                     0.2999   1.0000            0.8789 &   1.5777 r
  I_PCI_TOP/mult_x_28_n800 (net)
                               1   0.9673 
  I_PCI_TOP/HFSBUF_451_1108/A (NBUFFX4_RVT)
                                            0.0000   0.2999   1.0000   0.0000   0.0000 &   1.5777 r
  I_PCI_TOP/HFSBUF_451_1108/Y (NBUFFX4_RVT)          0.2112   1.0000            0.3437 &   1.9214 r
  I_PCI_TOP/HFSNET_124 (net)  16  23.8772 
  I_PCI_TOP/U4389/A2 (NOR2X0_HVT)           0.0000   0.2113   1.0000   0.0000   0.0031 &   1.9245 r
  I_PCI_TOP/U4389/Y (NOR2X0_HVT)                     0.1689   1.0000            0.5318 &   2.4563 f
  I_PCI_TOP/n4365 (net)        1   2.1655 
  I_PCI_TOP/U4439/A (FADDX1_RVT)            0.0000   0.1689   1.0000   0.0000   0.0000 &   2.4563 f
  I_PCI_TOP/U4439/S (FADDX1_RVT)                     0.1749   1.0000            0.6545 &   3.1108 r
  I_PCI_TOP/n4387 (net)        2   4.1164 
  I_PCI_TOP/ctmTdsLR_1_2842/A2 (XOR3X1_RVT)
                                            0.0000   0.1749   1.0000   0.0000   0.0000 &   3.1108 r
  I_PCI_TOP/ctmTdsLR_1_2842/Y (XOR3X1_RVT)           0.1447   1.0000            0.7062 &   3.8170 f
  I_PCI_TOP/n4493 (net)        1   3.0607 
  I_PCI_TOP/U4526/A (FADDX1_RVT)            0.0000   0.1447   1.0000   0.0000   0.0000 &   3.8170 f
  I_PCI_TOP/U4526/CO (FADDX1_RVT)                    0.1444   1.0000            0.4109 &   4.2279 f
  I_PCI_TOP/n4489 (net)        1   2.5348 
  I_PCI_TOP/U4525/B (FADDX1_RVT)            0.0087   0.1444   1.0000   0.0061   0.0061 &   4.2339 f
  I_PCI_TOP/U4525/S (FADDX1_RVT)                     0.1463   1.0000            0.4795 &   4.7134 f
  I_PCI_TOP/n4527 (net)        1   2.0080 
  I_PCI_TOP/U4545/CI (FADDX1_RVT)           0.0000   0.1463   1.0000   0.0000   0.0000 &   4.7134 f
  I_PCI_TOP/U4545/S (FADDX1_RVT)                     0.1432   1.0000            0.5806 &   5.2941 r
  I_PCI_TOP/n4632 (net)        2   2.6698 
  I_PCI_TOP/U4635/A1 (NAND2X0_RVT)          0.0206   0.1432   1.0000   0.0144   0.0144 &   5.3085 r
  I_PCI_TOP/U4635/Y (NAND2X0_RVT)                    0.1679   1.0000            0.1776 &   5.4861 f
  I_PCI_TOP/n10627 (net)       3   2.3695 
  I_PCI_TOP/ctmTdsLR_2_4250/A1 (OA21X1_RVT)
                                            0.0070   0.1679   1.0000   0.0048   0.0048 &   5.4909 f
  I_PCI_TOP/ctmTdsLR_2_4250/Y (OA21X1_RVT)           0.0990   1.0000            0.3772 &   5.8681 f
  I_PCI_TOP/n10584 (net)       2   1.5097 
  I_PCI_TOP/ctmTdsLR_1_4543/A4 (OAI221X1_RVT)
                                            0.0000   0.0990   1.0000   0.0000   0.0000 &   5.8681 f
  I_PCI_TOP/ctmTdsLR_1_4543/Y (OAI221X1_RVT)         0.1181   1.0000            0.4590 &   6.3271 r
  I_PCI_TOP/n10630 (net)       3   2.8740 
  I_PCI_TOP/U4618/A1 (AOI21X1_RVT)          0.0000   0.1181   1.0000   0.0000   0.0000 &   6.3271 r
  I_PCI_TOP/U4618/Y (AOI21X1_RVT)                    0.0569   1.0000            0.2726 &   6.5997 f
  I_PCI_TOP/n11960 (net)       1   1.0632 
  I_PCI_TOP/U9426/A3 (OA21X1_RVT)           0.0049   0.0569   1.0000   0.0034   0.0034 &   6.6031 f
  I_PCI_TOP/U9426/Y (OA21X1_RVT)                     0.0967   1.0000            0.1965 &   6.7996 f
  I_PCI_TOP/n10617 (net)       2   1.3243 
  I_PCI_TOP/ctmTdsLR_2_6142/A (INVX0_LVT)   0.0000   0.0967   1.0000   0.0000   0.0000 &   6.7996 f
  I_PCI_TOP/ctmTdsLR_2_6142/Y (INVX0_LVT)            0.0553   1.0000            0.0772 &   6.8768 r
  I_PCI_TOP/tmp_net929 (net)   1   0.7372 
  I_PCI_TOP/ctmTdsLR_1_6141/A1 (NAND2X0_RVT)
                                            0.0000   0.0553   1.0000   0.0000   0.0000 &   6.8768 r
  I_PCI_TOP/ctmTdsLR_1_6141/Y (NAND2X0_RVT)          0.1034   1.0000            0.0866 &   6.9634 f
  I_PCI_TOP/tmp_net416 (net)   1   0.8990 
  I_PCI_TOP/ctmTdsLR_3_3786/A2 (NAND3X0_LVT)
                                            0.0058   0.1034   1.0000   0.0040   0.0040 &   6.9674 f
  I_PCI_TOP/ctmTdsLR_3_3786/Y (NAND3X0_LVT)          0.1283   1.0000            0.1314 &   7.0989 r
  I_PCI_TOP/n10736 (net)       2   2.3649 
  I_PCI_TOP/ctmTdsLR_2_3958/S0 (MUX41X1_RVT)
                                            0.0000   0.1283   1.0000   0.0000   0.0000 &   7.0989 r
  I_PCI_TOP/ctmTdsLR_2_3958/Y (MUX41X1_RVT)          0.1837   1.0000            0.2718 &   7.3707 f
  I_PCI_TOP/I_PCI_CORE_N431 (net)
                               1   1.6050 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__30_/D (SDFFARX1_RVT)
                                            0.0659   0.1837   1.0000   0.0461   0.0461 &   7.4168 f
  data arrival time                                                                        7.4168

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6164     8.1164
  clock reconvergence pessimism                                                 0.0553     8.1717
  clock uncertainty                                                            -0.1000     8.0717
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__30_/CLK (SDFFARX1_RVT)                            8.0717 r
  library setup time                                          1.0000           -0.6885     7.3833
  data required time                                                                       7.3833
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.3833
  data arrival time                                                                       -7.4168
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0336


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__4_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__19_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_12270_5533/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6912     0.6912
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__4_/CLK (SDFFARX1_HVT)
                                                     0.0775                     0.0000     0.6912 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__4_/QN (SDFFARX1_HVT)
                                                     0.2418   1.0000            0.7189 &   1.4100 f
  I_PCI_TOP/mult_x_27_n807 (net)
                               1   0.8860 
  I_PCI_TOP/HFSBUF_460_1106/A (NBUFFX4_LVT)
                                            0.0255   0.2418   1.0000   0.0177   0.0177 &   1.4277 f
  I_PCI_TOP/HFSBUF_460_1106/Y (NBUFFX4_LVT)          0.1070   1.0000            0.2728 &   1.7005 f
  I_PCI_TOP/HFSNET_122 (net)  16  23.8634 
  I_PCI_TOP/U5818/A2 (NOR2X0_HVT)           0.0000   0.1072   1.0000   0.0000   0.0026 &   1.7031 f
  I_PCI_TOP/U5818/Y (NOR2X0_HVT)                     0.1622   1.0000            0.5217 &   2.2248 r
  I_PCI_TOP/n5835 (net)        2   1.9844 
  I_PCI_TOP/U5889/A (INVX1_HVT)             0.0000   0.1622   1.0000   0.0000   0.0000 &   2.2248 r
  I_PCI_TOP/U5889/Y (INVX1_HVT)                      0.0950   1.0000            0.1520 &   2.3769 f
  I_PCI_TOP/n5838 (net)        1   0.7642 
  I_PCI_TOP/U5890/A1 (OAI21X1_RVT)          0.0024   0.0950   1.0000   0.0016   0.0016 &   2.3785 f
  I_PCI_TOP/U5890/Y (OAI21X1_RVT)                    0.1141   1.0000            0.4642 &   2.8427 r
  I_PCI_TOP/n5864 (net)        2   2.3148 
  I_PCI_TOP/ctmTdsLR_1_3190/A2 (NAND2X0_HVT)
                                            0.0000   0.1141   1.0000   0.0000   0.0000 &   2.8427 r
  I_PCI_TOP/ctmTdsLR_1_3190/Y (NAND2X0_HVT)          0.2677   1.0000            0.2845 &   3.1273 f
  I_PCI_TOP/tmp_net182 (net)   1   1.0163 
  I_PCI_TOP/ctmTdsLR_2_3191/A1 (AND2X1_RVT)
                                            0.0131   0.2677   1.0000   0.0091   0.0091 &   3.1364 f
  I_PCI_TOP/ctmTdsLR_2_3191/Y (AND2X1_RVT)           0.0939   1.0000            0.3284 &   3.4648 f
  I_PCI_TOP/n6134 (net)        2   1.8101 
  I_PCI_TOP/U6173/A1 (OAI21X1_RVT)          0.0000   0.0939   1.0000   0.0000   0.0000 &   3.4648 f
  I_PCI_TOP/U6173/Y (OAI21X1_RVT)                    0.1401   1.0000            0.4798 &   3.9447 r
  I_PCI_TOP/n6176 (net)        2   3.4277 
  I_PCI_TOP/U6174/A2 (XNOR2X2_HVT)          0.0037   0.1401   1.0000   0.0026   0.0026 &   3.9473 r
  I_PCI_TOP/U6174/Y (XNOR2X2_HVT)                    0.2440   1.0000            0.7683 &   4.7156 r
  I_PCI_TOP/n6181 (net)        1   1.5913 
  I_PCI_TOP/U6221/CI (FADDX1_RVT)           0.0000   0.2440   1.0000   0.0000   0.0000 &   4.7156 r
  I_PCI_TOP/U6221/S (FADDX1_RVT)                     0.1382   1.0000            0.5264 &   5.2420 f
  I_PCI_TOP/n6594 (net)        2   1.3670 
  I_PCI_TOP/U6583/A1 (NAND2X0_RVT)          0.0065   0.1382   1.0000   0.0045   0.0045 &   5.2465 f
  I_PCI_TOP/U6583/Y (NAND2X0_RVT)                    0.2395   1.0000            0.2271 &   5.4736 r
  I_PCI_TOP/n10806 (net)       2   1.9492 
  I_PCI_TOP/U6584/A (INVX0_RVT)             0.0138   0.2395   1.0000   0.0096   0.0096 &   5.4832 r
  I_PCI_TOP/U6584/Y (INVX0_RVT)                      0.1219   1.0000            0.1430 &   5.6262 f
  I_PCI_TOP/n10938 (net)       2   1.4089 
  I_PCI_TOP/ctmTdsLR_1_2890/A2 (NAND2X0_RVT)
                                            0.0000   0.1219   1.0000   0.0000   0.0000 &   5.6262 f
  I_PCI_TOP/ctmTdsLR_1_2890/Y (NAND2X0_RVT)          0.1503   1.0000            0.1758 &   5.8020 r
  I_PCI_TOP/tmp_net72 (net)    1   0.9266 
  I_PCI_TOP/ctmTdsLR_2_2891/A1 (AND2X1_RVT)
                                            0.0000   0.1503   1.0000   0.0000   0.0000 &   5.8020 r
  I_PCI_TOP/ctmTdsLR_2_2891/Y (AND2X1_RVT)           0.0986   1.0000            0.2068 &   6.0088 r
  I_PCI_TOP/n10849 (net)       2   1.9916 
  I_PCI_TOP/U9603/A (INVX1_RVT)             0.0046   0.0986   1.0000   0.0032   0.0032 &   6.0119 r
  I_PCI_TOP/U9603/Y (INVX1_RVT)                      0.0864   1.0000            0.1034 &   6.1153 f
  I_PCI_TOP/n11691 (net)       5   3.7068 
  I_PCI_TOP/U10514/A1 (AOI21X1_HVT)         0.0052   0.0864   1.0000   0.0036   0.0036 &   6.1189 f
  I_PCI_TOP/U10514/Y (AOI21X1_HVT)                   0.1512   1.0000            0.6522 &   6.7711 r
  I_PCI_TOP/n10971 (net)       2   1.4354 
  I_PCI_TOP/ctmTdsLR_3_3921/A4 (OA221X1_RVT)
                                            0.0144   0.1512   1.0000   0.0100   0.0100 &   6.7812 r
  I_PCI_TOP/ctmTdsLR_3_3921/Y (OA221X1_RVT)          0.1114   1.0000            0.3032 &   7.0843 r
  I_PCI_TOP/n10856 (net)       1   1.3625 
  I_PCI_TOP/U10518/A1 (XOR2X2_RVT)          0.0000   0.1114   1.0000   0.0000   0.0000 &   7.0843 r
  I_PCI_TOP/U10518/Y (XOR2X2_RVT)                    0.1205   1.0000            0.3817 &   7.4660 f
  I_PCI_TOP/I_PCI_CORE_N388 (net)
                               1   1.0199 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__19_/D (SDFFARX1_RVT)
                                            0.0000   0.1205   1.0000   0.0000   0.0000 &   7.4660 f
  data arrival time                                                                        7.4660

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6201     8.1201
  clock reconvergence pessimism                                                 0.0684     8.1885
  clock uncertainty                                                            -0.1000     8.0885
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__19_/CLK (SDFFARX1_RVT)                            8.0885 r
  library setup time                                          1.0000           -0.6560     7.4325
  data required time                                                                       7.4325
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4325
  data arrival time                                                                       -7.4660
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0335


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1709     3.2209
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__0_/CLK (SDFFNARX1_HVT)
                                                     0.0862                     0.0000     3.2209 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__0_/Q (SDFFNARX1_HVT)
                                                     0.3599   1.0000            1.2410 &   4.4619 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_764 (net)
                               5   6.0284 
  I_SDRAM_TOP/I_SDRAM_IF/U6225/A3 (MUX41X1_RVT)
                                            0.0723   0.3599   1.0000   0.0495   0.0495 &   4.5114 f
  I_SDRAM_TOP/I_SDRAM_IF/U6225/Y (MUX41X1_RVT)       0.1885   1.0000            0.8630 &   5.3745 f
  I_SDRAM_TOP/I_SDRAM_IF/n3062 (net)
                               2   2.3169 
  I_SDRAM_TOP/I_SDRAM_IF/U6227/A2 (AO22X1_RVT)
                                            0.0284   0.1885   1.0000   0.0189   0.0189 &   5.3933 f
  I_SDRAM_TOP/I_SDRAM_IF/U6227/Y (AO22X1_RVT)        0.0878   1.0000            0.3902 &   5.7836 f
  I_SDRAM_TOP/I_SDRAM_IF/N2871 (net)
                               1   1.0901 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__24_/D (SDFFNARX1_HVT)
                                            0.0071   0.0878   1.0000   0.0049   0.0049 &   5.7885 f
  data arrival time                                                                        5.7885

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0703     7.2203
  clock reconvergence pessimism                                                 0.0794     7.2997
  clock uncertainty                                                            -0.1000     7.1997
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__24_/CLK (SDFFNARX1_HVT)                      7.1997 f
  library setup time                                          1.0000           -1.4445     5.7551
  data required time                                                                       5.7551
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7551
  data arrival time                                                                       -5.7885
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0334


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__3_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__25_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_6999_5539/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6849     0.6849
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__3_/CLK (SDFFARX1_HVT)
                                                     0.0898                     0.0000     0.6849 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__3_/Q (SDFFARX1_HVT)
                                                     0.2325   1.0000            1.3604 &   2.0452 r
  I_PCI_TOP/n1220 (net)        2   2.1573 
  I_PCI_TOP/HFSBUF_540_1147/A (NBUFFX4_LVT)
                                            0.0092   0.2325   1.0000   0.0066   0.0067 &   2.0519 r
  I_PCI_TOP/HFSBUF_540_1147/Y (NBUFFX4_LVT)          0.1427   1.0000            0.2224 &   2.2743 r
  I_PCI_TOP/HFSNET_154 (net)  16  21.9911 
  I_PCI_TOP/U6879/A2 (AND2X1_RVT)           0.0000   0.1430   1.0000   0.0000   0.0018 &   2.2761 r
  I_PCI_TOP/U6879/Y (AND2X1_RVT)                     0.1371   1.0000            0.2458 &   2.5219 r
  I_PCI_TOP/n6996 (net)        2   3.5645 
  I_PCI_TOP/U6880/CI (FADDX1_RVT)           0.0000   0.1371   1.0000   0.0000   0.0000 &   2.5219 r
  I_PCI_TOP/U6880/CO (FADDX1_RVT)                    0.1907   1.0000            0.3437 &   2.8657 r
  I_PCI_TOP/n6985 (net)        2   3.9532 
  I_PCI_TOP/U7025/A2 (XOR3X2_RVT)           0.0000   0.1907   1.0000   0.0000   0.0000 &   2.8657 r
  I_PCI_TOP/U7025/Y (XOR3X2_RVT)                     0.1501   1.0000            0.6412 &   3.5069 f
  I_PCI_TOP/n7044 (net)        1   2.2015 
  I_PCI_TOP/U7065/A (FADDX1_RVT)            0.0000   0.1501   1.0000   0.0000   0.0000 &   3.5069 f
  I_PCI_TOP/U7065/CO (FADDX1_RVT)                    0.1484   1.0000            0.4201 &   3.9271 f
  I_PCI_TOP/n7016 (net)        1   2.8146 
  I_PCI_TOP/U7046/B (FADDX1_RVT)            0.0000   0.1484   1.0000   0.0000   0.0000 &   3.9271 f
  I_PCI_TOP/U7046/CO (FADDX1_RVT)                    0.1449   1.0000            0.3673 &   4.2944 f
  I_PCI_TOP/n7054 (net)        1   2.5736 
  I_PCI_TOP/U7072/B (FADDX1_RVT)            0.0054   0.1449   1.0000   0.0037   0.0038 &   4.2982 f
  I_PCI_TOP/U7072/S (FADDX1_RVT)                     0.1458   1.0000            0.4790 &   4.7772 f
  I_PCI_TOP/n7061 (net)        1   1.9713 
  I_PCI_TOP/U7078/CI (FADDX1_RVT)           0.0000   0.1458   1.0000   0.0000   0.0000 &   4.7772 f
  I_PCI_TOP/U7078/CO (FADDX1_RVT)                    0.1490   1.0000            0.3856 &   5.1628 f
  I_PCI_TOP/n7064 (net)        1   2.8521 
  I_PCI_TOP/U7080/A (INVX0_RVT)             0.0150   0.1490   1.0000   0.0104   0.0104 &   5.1732 f
  I_PCI_TOP/U7080/Y (INVX0_RVT)                      0.1222   1.0000            0.1661 &   5.3393 r
  I_PCI_TOP/n7470 (net)        2   1.7679 
  I_PCI_TOP/U7442/A1 (NAND2X1_HVT)          0.0058   0.1222   1.0000   0.0040   0.0040 &   5.3433 r
  I_PCI_TOP/U7442/Y (NAND2X1_HVT)                    0.1863   1.0000            0.5676 &   5.9108 f
  I_PCI_TOP/n10397 (net)       3   2.4536 
  I_PCI_TOP/ctmTdsLR_1_6251/A3 (OA221X1_LVT)
                                            0.0101   0.1863   1.0000   0.0070   0.0070 &   5.9178 f
  I_PCI_TOP/ctmTdsLR_1_6251/Y (OA221X1_LVT)          0.0963   1.0000            0.2943 &   6.2121 f
  I_PCI_TOP/n10376 (net)       4   3.7459 
  I_PCI_TOP/U10164/A (INVX0_HVT)            0.0000   0.0963   1.0000   0.0000   0.0000 &   6.2121 f
  I_PCI_TOP/U10164/Y (INVX0_HVT)                     0.2381   1.0000            0.1868 &   6.3989 r
  I_PCI_TOP/n10388 (net)       3   2.6474 
  I_PCI_TOP/ctmTdsLR_3_3628/A3 (AOI221X1_RVT)
                                            0.0136   0.2381   1.0000   0.0094   0.0095 &   6.4084 r
  I_PCI_TOP/ctmTdsLR_3_3628/Y (AOI221X1_RVT)         0.0757   1.0000            0.4082 &   6.8166 f
  I_PCI_TOP/n10507 (net)       2   1.5002 
  I_PCI_TOP/ctmTdsLR_3_3982/A4 (OA221X1_RVT)
                                            0.0000   0.0757   1.0000   0.0000   0.0000 &   6.8166 f
  I_PCI_TOP/ctmTdsLR_3_3982/Y (OA221X1_RVT)          0.1512   1.0000            0.3568 &   7.1734 f
  I_PCI_TOP/n10514 (net)       2   1.6815 
  I_PCI_TOP/ctmTdsLR_1_6407/A2 (OA21X1_RVT)
                                            0.0000   0.1512   1.0000   0.0000   0.0000 &   7.1734 f
  I_PCI_TOP/ctmTdsLR_1_6407/Y (OA21X1_RVT)           0.0960   1.0000            0.3068 &   7.4803 f
  I_PCI_TOP/I_PCI_CORE_N522 (net)
                               1   1.2597 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__25_/D (SDFFARX1_RVT)
                                            0.0000   0.0960   1.0000   0.0000   0.0000 &   7.4803 f
  data arrival time                                                                        7.4803

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6182     8.1182
  clock reconvergence pessimism                                                 0.0567     8.1749
  clock uncertainty                                                            -0.1000     8.0749
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__25_/CLK (SDFFARX1_RVT)                            8.0749 r
  library setup time                                          1.0000           -0.6279     7.4470
  data required time                                                                       7.4470
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4470
  data arrival time                                                                       -7.4803
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0333


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0796     1.0796
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__31_/CLK (SDFFARX1_HVT)
                                                     0.1114                     0.0000     1.0796 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__31_/Q (SDFFARX1_HVT)
                                                     0.3585   1.0000            1.3464 &   2.4260 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_37__31_ (net)
                               5   6.4169 
  I_SDRAM_TOP/I_SDRAM_IF/U3753/A3 (MUX41X1_RVT)
                                            0.0326   0.3585   1.0000   0.0226   0.0226 &   2.4486 f
  I_SDRAM_TOP/I_SDRAM_IF/U3753/Y (MUX41X1_RVT)       0.1855   1.0000            0.8542 &   3.3028 f
  I_SDRAM_TOP/I_SDRAM_IF/n1526 (net)
                               2   1.9483 
  I_SDRAM_TOP/I_SDRAM_IF/U3755/A2 (AO22X1_RVT)
                                            0.0229   0.1855   1.0000   0.0159   0.0159 &   3.3187 f
  I_SDRAM_TOP/I_SDRAM_IF/U3755/Y (AO22X1_RVT)        0.1009   1.0000            0.4031 &   3.7218 f
  I_SDRAM_TOP/I_SDRAM_IF/N2173 (net)
                               1   1.9554 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__23_/D (SDFFARX1_HVT)
                                            0.0087   0.1009   1.0000   0.0059   0.0059 &   3.7277 f
  data arrival time                                                                        3.7277

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9704     5.0704
  clock reconvergence pessimism                                                 0.0867     5.1570
  clock uncertainty                                                            -0.1000     5.0570
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__23_/CLK (SDFFARX1_HVT)                       5.0570 r
  library setup time                                          1.0000           -1.3616     3.6954
  data required time                                                                       3.6954
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6954
  data arrival time                                                                       -3.7277
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0324


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1710     3.2210
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__20_/CLK (SDFFNARX1_HVT)
                                                     0.0882                     0.0000     3.2210 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__20_/Q (SDFFNARX1_HVT)
                                                     0.3464   1.0000            1.2337 &   4.4548 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_858 (net)
                               5   5.6483 
  I_SDRAM_TOP/I_SDRAM_IF/U5321/A3 (MUX41X1_RVT)
                                            0.0288   0.3464   1.0000   0.0199   0.0200 &   4.4748 f
  I_SDRAM_TOP/I_SDRAM_IF/U5321/Y (MUX41X1_RVT)       0.1897   1.0000            0.8551 &   5.3299 f
  I_SDRAM_TOP/I_SDRAM_IF/n2857 (net)
                               2   2.4494 
  I_SDRAM_TOP/I_SDRAM_IF/U5932/A2 (AO22X1_RVT)
                                            0.0391   0.1897   1.0000   0.0277   0.0277 &   5.3576 f
  I_SDRAM_TOP/I_SDRAM_IF/U5932/Y (AO22X1_RVT)        0.0987   1.0000            0.4071 &   5.7646 f
  I_SDRAM_TOP/I_SDRAM_IF/N2732 (net)
                               1   1.9900 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__12_/D (SDFFNARX1_HVT)
                                            0.0055   0.0987   1.0000   0.0038   0.0038 &   5.7685 f
  data arrival time                                                                        5.7685

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0697     7.2197
  clock reconvergence pessimism                                                 0.0660     7.2857
  clock uncertainty                                                            -0.1000     7.1857
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__12_/CLK (SDFFNARX1_HVT)                       7.1857 f
  library setup time                                          1.0000           -1.4496     5.7362
  data required time                                                                       5.7362
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7362
  data arrival time                                                                       -5.7685
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0323


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__22_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__22_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_25576_5540/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6934     0.6934
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__22_/CLK (SDFFARX1_RVT)
                                                     0.1123                     0.0000     0.6934 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__22_/QN (SDFFARX1_RVT)
                                                     0.2140   1.0000            0.4755 &   1.1690 f
  I_PCI_TOP/mult_x_30_n821 (net)
                               2   5.7869 
  I_PCI_TOP/U533/A (NBUFFX8_HVT)            0.0000   0.2140   1.0000   0.0000   0.0002 &   1.1691 f
  I_PCI_TOP/U533/Y (NBUFFX8_HVT)                     0.2156   1.0000            0.4158 &   1.5849 f
  I_PCI_TOP/n12414 (net)      17  23.3305 
  I_PCI_TOP/U8220/A2 (OA22X1_HVT)           0.0000   0.2157   1.0000   0.0000   0.0009 &   1.5857 f
  I_PCI_TOP/U8220/Y (OA22X1_HVT)                     0.2246   1.0000            0.6685 &   2.2542 f
  I_PCI_TOP/n8238 (net)        1   0.7598 
  I_PCI_TOP/U8221/A1 (NOR2X0_HVT)           0.0000   0.2246   1.0000   0.0000   0.0000 &   2.2542 f
  I_PCI_TOP/U8221/Y (NOR2X0_HVT)                     0.1774   1.0000            0.6701 &   2.9244 r
  I_PCI_TOP/n8319 (net)        1   2.3927 
  I_PCI_TOP/U8323/B (FADDX1_RVT)            0.0000   0.1774   1.0000   0.0000   0.0000 &   2.9244 r
  I_PCI_TOP/U8323/CO (FADDX1_RVT)                    0.1563   1.0000            0.3600 &   3.2843 r
  I_PCI_TOP/n8324 (net)        1   2.6254 
  I_PCI_TOP/U8325/CI (FADDX1_RVT)           0.0127   0.1563   1.0000   0.0088   0.0088 &   3.2931 r
  I_PCI_TOP/U8325/S (FADDX1_RVT)                     0.1610   1.0000            0.5129 &   3.8061 f
  I_PCI_TOP/n8401 (net)        1   3.2854 
  I_PCI_TOP/U8406/B (FADDX1_RVT)            0.0144   0.1610   1.0000   0.0100   0.0100 &   3.8161 f
  I_PCI_TOP/U8406/S (FADDX1_RVT)                     0.1225   1.0000            0.5535 &   4.3696 r
  I_PCI_TOP/n8398 (net)        2   1.6975 
  I_PCI_TOP/U8327/A2 (NOR2X1_RVT)           0.0157   0.1225   1.0000   0.0106   0.0107 &   4.3803 r
  I_PCI_TOP/U8327/Y (NOR2X1_RVT)                     0.0622   1.0000            0.2332 &   4.6135 f
  I_PCI_TOP/n9963 (net)        2   1.3330 
  I_PCI_TOP/U8405/A1 (OAI21X1_RVT)          0.0000   0.0622   1.0000   0.0000   0.0000 &   4.6135 f
  I_PCI_TOP/U8405/Y (OAI21X1_RVT)                    0.1310   1.0000            0.4491 &   5.0626 r
  I_PCI_TOP/n9975 (net)        3   3.0414 
  I_PCI_TOP/ctmTdsLR_1_2892/A1 (AO21X1_RVT)
                                            0.0000   0.1310   1.0000   0.0000   0.0000 &   5.0627 r
  I_PCI_TOP/ctmTdsLR_1_2892/Y (AO21X1_RVT)           0.0948   1.0000            0.2323 &   5.2949 r
  I_PCI_TOP/tmp_net73 (net)    1   1.2002 
  I_PCI_TOP/ctmTdsLR_2_2893/A1 (NAND3X0_LVT)
                                            0.0000   0.0948   1.0000   0.0000   0.0000 &   5.2949 r
  I_PCI_TOP/ctmTdsLR_2_2893/Y (NAND3X0_LVT)          0.0881   1.0000            0.0674 &   5.3624 f
  I_PCI_TOP/tmp_net74 (net)    1   0.9144 
  I_PCI_TOP/ctmTdsLR_4_2895/A1 (NAND3X0_LVT)
                                            0.0034   0.0881   1.0000   0.0024   0.0024 &   5.3647 f
  I_PCI_TOP/ctmTdsLR_4_2895/Y (NAND3X0_LVT)          0.1751   1.0000            0.1061 &   5.4709 r
  I_PCI_TOP/n10151 (net)       2   1.7299 
  I_PCI_TOP/ctmTdsLR_2_3072/A (INVX0_RVT)   0.0000   0.1751   1.0000   0.0000   0.0000 &   5.4709 r
  I_PCI_TOP/ctmTdsLR_2_3072/Y (INVX0_RVT)            0.0817   1.0000            0.0954 &   5.5663 f
  I_PCI_TOP/tmp_net134 (net)   1   0.6045 
  I_PCI_TOP/ctmTdsLR_3_3073/A2 (OA221X1_RVT)
                                            0.0057   0.0817   1.0000   0.0040   0.0040 &   5.5702 f
  I_PCI_TOP/ctmTdsLR_3_3073/Y (OA221X1_RVT)          0.1513   1.0000            0.4326 &   6.0028 f
  I_PCI_TOP/n10212 (net)       2   1.6824 
  I_PCI_TOP/ctmTdsLR_1_3894/A (INVX0_LVT)   0.0079   0.1513   1.0000   0.0055   0.0055 &   6.0083 f
  I_PCI_TOP/ctmTdsLR_1_3894/Y (INVX0_LVT)            0.0796   1.0000            0.1074 &   6.1157 r
  I_PCI_TOP/tmp_net461 (net)   1   0.9042 
  I_PCI_TOP/ctmTdsLR_2_3895/A3 (NAND3X0_RVT)
                                            0.0000   0.0796   1.0000   0.0000   0.0000 &   6.1157 r
  I_PCI_TOP/ctmTdsLR_2_3895/Y (NAND3X0_RVT)          0.1333   1.0000            0.1615 &   6.2772 f
  I_PCI_TOP/tmp_net462 (net)   1   0.9121 
  I_PCI_TOP/ctmTdsLR_3_3896/A2 (NAND2X2_RVT)
                                            0.0000   0.1333   1.0000   0.0000   0.0000 &   6.2772 f
  I_PCI_TOP/ctmTdsLR_3_3896/Y (NAND2X2_RVT)          0.2292   1.0000            0.3960 &   6.6732 r
  I_PCI_TOP/n2003 (net)       13  14.9148 
  I_PCI_TOP/ctmTdsLR_2_3636/A (INVX0_LVT)   0.0000   0.2295   1.0000   0.0000   0.0015 &   6.6747 r
  I_PCI_TOP/ctmTdsLR_2_3636/Y (INVX0_LVT)            0.0925   1.0000            0.0403 &   6.7150 f
  I_PCI_TOP/tmp_net349 (net)   1   0.8322 
  I_PCI_TOP/ctmTdsLR_3_3637/A2 (OA221X1_RVT)
                                            0.0070   0.0925   1.0000   0.0049   0.0049 &   6.7198 f
  I_PCI_TOP/ctmTdsLR_3_3637/Y (OA221X1_RVT)          0.1452   1.0000            0.4269 &   7.1468 f
  I_PCI_TOP/n10704 (net)       1   1.2611 
  I_PCI_TOP/U10407/A1 (XOR2X2_RVT)          0.0000   0.1452   1.0000   0.0000   0.0000 &   7.1468 f
  I_PCI_TOP/U10407/Y (XOR2X2_RVT)                    0.1316   1.0000            0.2970 &   7.4437 f
  I_PCI_TOP/I_PCI_CORE_N487 (net)
                               1   2.3065 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__22_/D (SDFFARX1_RVT)
                                            0.0131   0.1316   1.0000   0.0091   0.0091 &   7.4528 f
  data arrival time                                                                        7.4528

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6249     8.1249
  clock reconvergence pessimism                                                 0.0468     8.1717
  clock uncertainty                                                            -0.1000     8.0717
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__22_/CLK (SDFFARX1_RVT)                            8.0717 r
  library setup time                                          1.0000           -0.6511     7.4206
  data required time                                                                       7.4206
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4206
  data arrival time                                                                       -7.4528
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0322


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1096     1.1096
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__0_/CLK (SDFFARX1_HVT)
                                                     0.1173                     0.0000     1.1096 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__0_/Q (SDFFARX1_HVT)
                                                     0.3232   1.0000            1.3290 &   2.4386 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_30__0_ (net)
                               5   5.4458 
  I_SDRAM_TOP/I_SDRAM_IF/U1290/A4 (MUX41X1_RVT)
                                            0.0117   0.3232   1.0000   0.0081   0.0081 &   2.4468 f
  I_SDRAM_TOP/I_SDRAM_IF/U1290/Y (MUX41X1_RVT)       0.1832   1.0000            0.8452 &   3.2919 f
  I_SDRAM_TOP/I_SDRAM_IF/n687 (net)
                               2   1.6032 
  I_SDRAM_TOP/I_SDRAM_IF/U2570/A2 (AO22X1_RVT)
                                            0.0220   0.1832   1.0000   0.0153   0.0153 &   3.3072 f
  I_SDRAM_TOP/I_SDRAM_IF/U2570/Y (AO22X1_RVT)        0.1053   1.0000            0.4024 &   3.7096 f
  I_SDRAM_TOP/I_SDRAM_IF/N1830 (net)
                               1   2.0161 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__28_/D (SDFFARX1_HVT)
                                            0.0000   0.1053   1.0000   0.0000   0.0000 &   3.7096 f
  data arrival time                                                                        3.7096

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9701     5.0701
  clock reconvergence pessimism                                                 0.0685     5.1386
  clock uncertainty                                                            -0.1000     5.0386
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__28_/CLK (SDFFARX1_HVT)                       5.0386 r
  library setup time                                          1.0000           -1.3604     3.6781
  data required time                                                                       3.6781
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6781
  data arrival time                                                                       -3.7096
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0315


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1738     3.2238
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__5_/CLK (SDFFNARX1_HVT)
                                                     0.0902                     0.0000     3.2238 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__5_/Q (SDFFNARX1_HVT)
                                                     0.3245   1.0000            1.2210 &   4.4448 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1085] (net)
                               5   5.0336 
  I_SDRAM_TOP/I_SDRAM_IF/U5434/A2 (MUX41X1_RVT)
                                            0.0700   0.3245   1.0000   0.0492   0.0492 &   4.4941 f
  I_SDRAM_TOP/I_SDRAM_IF/U5434/Y (MUX41X1_RVT)       0.1955   1.0000            0.8047 &   5.2987 f
  I_SDRAM_TOP/I_SDRAM_IF/n2642 (net)
                               2   3.1477 
  I_SDRAM_TOP/I_SDRAM_IF/U5437/A2 (AO22X1_RVT)
                                            0.0503   0.1955   1.0000   0.0358   0.0358 &   5.3345 f
  I_SDRAM_TOP/I_SDRAM_IF/U5437/Y (AO22X1_RVT)        0.1239   1.0000            0.4336 &   5.7682 f
  I_SDRAM_TOP/I_SDRAM_IF/N2365 (net)
                               1   3.6213 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__25_/D (SDFFNARX1_HVT)
                                            0.0085   0.1239   1.0000   0.0059   0.0060 &   5.7742 f
  data arrival time                                                                        5.7742

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0735     7.2235
  clock reconvergence pessimism                                                 0.0796     7.3031
  clock uncertainty                                                            -0.1000     7.2031
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__25_/CLK (SDFFNARX1_HVT)                       7.2031 f
  library setup time                                          1.0000           -1.4603     5.7428
  data required time                                                                       5.7428
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7428
  data arrival time                                                                       -5.7742
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0314


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__22_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__27_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_24620_5531/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6949     0.6949
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__22_/CLK (SDFFARX1_RVT)
                                                     0.0759                     0.0000     0.6949 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__22_/QN (SDFFARX1_RVT)
                                                     0.1578   1.0000            0.3907 &   1.0856 f
  I_PCI_TOP/mult_x_25_n821 (net)
                               2   2.4290 
  I_PCI_TOP/U9237/A (NBUFFX4_RVT)           0.0099   0.1578   1.0000   0.0070   0.0070 &   1.0926 f
  I_PCI_TOP/U9237/Y (NBUFFX4_RVT)                    0.1429   1.0000            0.2784 &   1.3710 f
  I_PCI_TOP/n12344 (net)      17  23.7993 
  I_PCI_TOP/U9179/A2 (OA22X1_HVT)           0.0000   0.1429   1.0000   0.0000   0.0010 &   1.3720 f
  I_PCI_TOP/U9179/Y (OA22X1_HVT)                     0.2283   1.0000            0.6337 &   2.0056 f
  I_PCI_TOP/n9249 (net)        1   0.8719 
  I_PCI_TOP/U9180/A1 (NOR2X0_HVT)           0.0085   0.2283   1.0000   0.0059   0.0059 &   2.0115 f
  I_PCI_TOP/U9180/Y (NOR2X0_HVT)                     0.1873   1.0000            0.6787 &   2.6902 r
  I_PCI_TOP/n9311 (net)        1   2.6586 
  I_PCI_TOP/U9232/B (FADDX1_RVT)            0.0000   0.1873   1.0000   0.0000   0.0000 &   2.6902 r
  I_PCI_TOP/U9232/CO (FADDX1_RVT)                    0.1447   1.0000            0.3570 &   3.0472 r
  I_PCI_TOP/n9269 (net)        1   2.1663 
  I_PCI_TOP/U9196/CI (FADDX1_RVT)           0.0064   0.1447   1.0000   0.0045   0.0045 &   3.0517 r
  I_PCI_TOP/U9196/S (FADDX1_RVT)                     0.1404   1.0000            0.4795 &   3.5312 f
  I_PCI_TOP/n9250 (net)        2   1.5388 
  I_PCI_TOP/U9184/A2 (NOR2X1_RVT)           0.0000   0.1404   1.0000   0.0000   0.0000 &   3.5312 f
  I_PCI_TOP/U9184/Y (NOR2X1_RVT)                     0.0701   1.0000            0.2912 &   3.8224 r
  I_PCI_TOP/n9320 (net)        2   1.2017 
  I_PCI_TOP/U9238/A (INVX0_HVT)             0.0000   0.0701   1.0000   0.0000   0.0000 &   3.8224 r
  I_PCI_TOP/U9238/Y (INVX0_HVT)                      0.0781   1.0000            0.0959 &   3.9183 f
  I_PCI_TOP/n9321 (net)        1   0.7304 
  I_PCI_TOP/U9239/A2 (NAND2X0_RVT)          0.0069   0.0781   1.0000   0.0048   0.0048 &   3.9231 f
  I_PCI_TOP/U9239/Y (NAND2X0_RVT)                    0.1719   1.0000            0.1552 &   4.0783 r
  I_PCI_TOP/n9324 (net)        1   1.1959 
  I_PCI_TOP/U2785/A1 (XOR2X1_RVT)           0.0000   0.1719   1.0000   0.0000   0.0000 &   4.0783 r
  I_PCI_TOP/U2785/Y (XOR2X1_RVT)                     0.1453   1.0000            0.4890 &   4.5673 f
  I_PCI_TOP/n11829 (net)       2   1.3343 
  I_PCI_TOP/U9242/A2 (NOR2X1_RVT)           0.0000   0.1453   1.0000   0.0000   0.0000 &   4.5673 f
  I_PCI_TOP/U9242/Y (NOR2X1_RVT)                     0.0808   1.0000            0.3009 &   4.8682 r
  I_PCI_TOP/n9998 (net)        2   1.6509 
  I_PCI_TOP/U9326/A1 (OAI21X2_RVT)          0.0044   0.0808   1.0000   0.0030   0.0031 &   4.8713 r
  I_PCI_TOP/U9326/Y (OAI21X2_RVT)                    0.1143   1.0000            0.3387 &   5.2100 f
  I_PCI_TOP/n10086 (net)       3   2.7461 
  I_PCI_TOP/U3963/A2 (NAND3X0_LVT)          0.0076   0.1143   1.0000   0.0053   0.0053 &   5.2153 f
  I_PCI_TOP/U3963/Y (NAND3X0_LVT)                    0.1080   1.0000            0.1318 &   5.3471 r
  I_PCI_TOP/n11915 (net)       2   1.9672 
  I_PCI_TOP/U9332/A1 (AND2X1_RVT)           0.0094   0.1080   1.0000   0.0065   0.0065 &   5.3536 r
  I_PCI_TOP/U9332/Y (AND2X1_RVT)                     0.0906   1.0000            0.1784 &   5.5321 r
  I_PCI_TOP/n10340 (net)       2   1.5415 
  I_PCI_TOP/U9333/A4 (AO22X1_RVT)           0.0000   0.0906   1.0000   0.0000   0.0000 &   5.5321 r
  I_PCI_TOP/U9333/Y (AO22X1_RVT)                     0.1216   1.0000            0.2309 &   5.7629 r
  I_PCI_TOP/n9410 (net)        2   2.1872 
  I_PCI_TOP/U9334/A2 (NOR2X1_RVT)           0.0000   0.1216   1.0000   0.0000   0.0000 &   5.7629 r
  I_PCI_TOP/U9334/Y (NOR2X1_RVT)                     0.0625   1.0000            0.2331 &   5.9960 f
  I_PCI_TOP/n10561 (net)       2   1.3615 
  I_PCI_TOP/U9336/A2 (OAI21X2_RVT)          0.0000   0.0625   1.0000   0.0000   0.0000 &   5.9960 f
  I_PCI_TOP/U9336/Y (OAI21X2_RVT)                    0.1596   1.0000            0.4218 &   6.4178 r
  I_PCI_TOP/n11101 (net)       8   7.9270 
  I_PCI_TOP/U7445/A (NBUFFX2_RVT)           0.0000   0.1596   1.0000   0.0000   0.0004 &   6.4182 r
  I_PCI_TOP/U7445/Y (NBUFFX2_RVT)                    0.1781   1.0000            0.2450 &   6.6632 r
  I_PCI_TOP/n12405 (net)      10   9.8543 
  I_PCI_TOP/ctmTdsLR_2_6144/A (INVX0_LVT)   0.0000   0.1781   1.0000   0.0000   0.0006 &   6.6638 r
  I_PCI_TOP/ctmTdsLR_2_6144/Y (INVX0_LVT)            0.0730   1.0000            0.0348 &   6.6986 f
  I_PCI_TOP/tmp_net930 (net)   1   0.6414 
  I_PCI_TOP/ctmTdsLR_2_6168/A2 (OA221X1_RVT)
                                            0.0000   0.0730   1.0000   0.0000   0.0000 &   6.6986 f
  I_PCI_TOP/ctmTdsLR_2_6168/Y (OA221X1_RVT)          0.1505   1.0000            0.4265 &   7.1251 f
  I_PCI_TOP/tmp_net942 (net)   2   1.6228 
  I_PCI_TOP/ctmTdsLR_1_6535/A2 (OA21X1_RVT)
                                            0.0000   0.1505   1.0000   0.0000   0.0000 &   7.1251 f
  I_PCI_TOP/ctmTdsLR_1_6535/Y (OA21X1_RVT)           0.1060   1.0000            0.3211 &   7.4462 f
  I_PCI_TOP/I_PCI_CORE_N332 (net)
                               1   2.0606 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__27_/D (SDFFARX1_RVT)
                                            0.0063   0.1060   1.0000   0.0043   0.0044 &   7.4506 f
  data arrival time                                                                        7.4506

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6163     8.1163
  clock reconvergence pessimism                                                 0.0572     8.1735
  clock uncertainty                                                            -0.1000     8.0735
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__27_/CLK (SDFFARX1_RVT)                            8.0735 r
  library setup time                                          1.0000           -0.6538     7.4197
  data required time                                                                       7.4197
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4197
  data arrival time                                                                       -7.4506
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0309


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_11
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_this_addr_g_int_reg_1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: ZCTSBUF_12767_5625/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0766     1.0766
  I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK (SDFFASX1_RVT)     0.1151                     0.0000     1.0766 r
  I_SDRAM_TOP/I_SDRAM_IF/R_11/Q (SDFFASX1_RVT)       0.1167   1.0000            0.6208 &   1.6975 r
  I_SDRAM_TOP/I_SDRAM_IF/test_so6_gOb87 (net)
                               2   2.3856 
  I_SDRAM_TOP/I_SDRAM_IF/U7146/A0 (HADDX1_RVT)
                                            0.0000   0.1167   1.0000   0.0000   0.0000 &   1.6975 r
  I_SDRAM_TOP/I_SDRAM_IF/U7146/SO (HADDX1_RVT)       0.1150   1.0000            0.3692 &   2.0667 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_rfifo_push (net)
                               1   0.8368 
  I_SDRAM_TOP/U66/A2 (NOR2X2_RVT)           0.0000   0.1150   1.0000   0.0000   0.0000 &   2.0667 f
  I_SDRAM_TOP/U66/Y (NOR2X2_RVT)                     0.1958   1.0000            0.3628 &   2.4295 r
  I_SDRAM_TOP/n143 (net)       2  12.1262 
  I_SDRAM_TOP/HFSBUF_425_956/A (NBUFFX8_HVT)
                                            0.0000   0.1958   1.0000   0.0000   0.0001 &   2.4296 r
  I_SDRAM_TOP/HFSBUF_425_956/Y (NBUFFX8_HVT)         0.3014   1.0000            0.4325 &   2.8621 r
  I_SDRAM_TOP/HFSNET_108 (net)
                               5  39.4546 
  I_SDRAM_TOP/U68/A3 (NAND3X0_LVT)          0.0000   0.3026   1.0000   0.0000   0.0176 &   2.8798 r
  I_SDRAM_TOP/U68/Y (NAND3X0_LVT)                    0.1599   1.0000            0.1347 &   3.0144 f
  I_SDRAM_TOP/n263 (net)       2   1.5014 
  I_SDRAM_TOP/U69/A5 (OA221X1_RVT)          0.0000   0.1599   1.0000   0.0000   0.0000 &   3.0144 f
  I_SDRAM_TOP/U69/Y (OA221X1_RVT)                    0.1843   1.0000            0.3501 &   3.3645 f
  I_SDRAM_TOP/n195 (net)       5   4.3970 
  I_SDRAM_TOP/U208/A1 (AO22X1_RVT)          0.0109   0.1843   1.0000   0.0073   0.0073 &   3.3719 f
  I_SDRAM_TOP/U208/Y (AO22X1_RVT)                    0.0916   1.0000            0.3837 &   3.7556 f
  I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_N10 (net)
                               1   1.4031 
  I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_this_addr_g_int_reg_1_/D (SDFFARX1_HVT)
                                            0.0000   0.0916   1.0000   0.0000   0.0000 &   3.7556 f
  data arrival time                                                                        3.7556

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9859     5.0859
  clock reconvergence pessimism                                                 0.0623     5.1482
  clock uncertainty                                                            -0.1000     5.0482
  I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_this_addr_g_int_reg_1_/CLK (SDFFARX1_HVT)   5.0482 r
  library setup time                                          1.0000           -1.3233     3.7248
  data required time                                                                       3.7248
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7248
  data arrival time                                                                       -3.7556
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0308


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1751     3.2251
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__3_/CLK (SDFFNARX1_HVT)
                                                     0.0781                     0.0000     3.2251 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__3_/Q (SDFFNARX1_HVT)
                                                     0.3174   1.0000            1.2071 &   4.4322 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_211 (net)
                               5   4.8317 
  I_SDRAM_TOP/I_SDRAM_IF/U4408/A3 (MUX41X1_RVT)
                                            0.0579   0.3174   1.0000   0.0391   0.0392 &   4.4714 f
  I_SDRAM_TOP/I_SDRAM_IF/U4408/Y (MUX41X1_RVT)       0.1931   1.0000            0.8403 &   5.3117 f
  I_SDRAM_TOP/I_SDRAM_IF/n2620 (net)
                               2   2.8454 
  I_SDRAM_TOP/I_SDRAM_IF/U4410/A2 (AO22X1_RVT)
                                            0.0266   0.1931   1.0000   0.0182   0.0182 &   5.3300 f
  I_SDRAM_TOP/I_SDRAM_IF/U4410/Y (AO22X1_RVT)        0.1112   1.0000            0.4241 &   5.7540 f
  I_SDRAM_TOP/I_SDRAM_IF/N3824 (net)
                               1   3.0533 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__27_/D (SDFFNARX1_HVT)
                                            0.0104   0.1112   1.0000   0.0070   0.0071 &   5.7611 f
  data arrival time                                                                        5.7611

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0694     7.2194
  clock reconvergence pessimism                                                 0.0660     7.2855
  clock uncertainty                                                            -0.1000     7.1855
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__27_/CLK (SDFFNARX1_HVT)                      7.1855 f
  library setup time                                          1.0000           -1.4550     5.7304
  data required time                                                                       5.7304
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7304
  data arrival time                                                                       -5.7611
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0307


  Startpoint: sd_DQ_in[15]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0000     0.0000
  input external delay                                                          0.6000     0.6000 f
  sd_DQ_in[15] (in)                                  0.0646                     0.0187 &   0.6187 f
  sd_DQ_in[15] (net)           1   1.6966 
  I_SDRAM_TOP/I_SDRAM_IF/U1376/A (NBUFFX2_HVT)
                                            0.0000   0.0646   1.0000   0.0000   0.0000 &   0.6187 f
  I_SDRAM_TOP/I_SDRAM_IF/U1376/Y (NBUFFX2_HVT)       0.1670   1.0000            0.2663 &   0.8850 f
  I_SDRAM_TOP/I_SDRAM_IF/n5785 (net)
                               1   2.6681 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_7027/A (NBUFFX2_HVT)
                                            0.0307   0.1670   1.0000   0.0220   0.0221 &   0.9070 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_7027/Y (NBUFFX2_HVT)
                                                     0.1345   1.0000            0.3190 &   1.2260 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1489 (net)
                               1   0.8394 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_7026/A (NBUFFX2_HVT)
                                            0.0027   0.1345   1.0000   0.0018   0.0018 &   1.2279 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_7026/Y (NBUFFX2_HVT)
                                                     0.1372   1.0000            0.2953 &   1.5232 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1488 (net)
                               1   0.9791 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_7025/A (NBUFFX4_HVT)
                                            0.0000   0.1372   1.0000   0.0000   0.0000 &   1.5232 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_7025/Y (NBUFFX4_HVT)
                                                     0.3017   1.0000            0.4138 &   1.9371 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1487 (net)
                               2  19.4009 
  I_SDRAM_TOP/I_SDRAM_IF/ropt_h_inst_8544/A (NBUFFX2_HVT)
                                            0.0655   0.3018   1.0000   0.0430   0.0473 &   1.9843 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_h_inst_8544/Y (NBUFFX2_HVT)
                                                     0.1618   1.0000            0.4509 &   2.4352 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_net_1939 (net)
                               1   2.2580 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/D (SDFFNX1_HVT)
                                            0.0000   0.1618   1.0000   0.0000   0.0000 &   2.4352 f
  data arrival time                                                                        2.4352

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.0468     3.0968
  clock reconvergence pessimism                                                 0.0000     3.0968
  clock uncertainty                                                            -0.1000     2.9968
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/CLK (SDFFNX1_HVT)                                 2.9968 f
  library setup time                                          1.0000           -0.5922     2.4046
  data required time                                                                       2.4046
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.4046
  data arrival time                                                                       -2.4352
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0306


  Startpoint: sd_DQ_in[28]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0000     0.0000
  input external delay                                                          0.6000     0.6000 f
  sd_DQ_in[28] (in)                                  0.2025                     0.0878 &   0.6878 f
  sd_DQ_in[28] (net)           1   8.1730 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6919/A (NBUFFX2_HVT)
                                            0.0544   0.2024   1.0000   0.0375   0.0382 &   0.7261 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6919/Y (NBUFFX2_HVT)
                                                     0.1325   1.0000            0.3456 &   1.0717 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1415 (net)
                               1   0.7334 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6920/A (NBUFFX2_HVT)
                                            0.0105   0.1325   1.0000   0.0073   0.0073 &   1.0790 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6920/Y (NBUFFX2_HVT)
                                                     0.1319   1.0000            0.2890 &   1.3680 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1416 (net)
                               1   0.7268 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6921/A (NBUFFX2_HVT)
                                            0.0000   0.1319   1.0000   0.0000   0.0000 &   1.3680 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6921/Y (NBUFFX2_HVT)
                                                     0.1460   1.0000            0.3017 &   1.6697 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1417 (net)
                               1   1.5032 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6918/A (NBUFFX2_HVT)
                                            0.0000   0.1460   1.0000   0.0000   0.0000 &   1.6697 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6918/Y (NBUFFX2_HVT)
                                                     0.2160   1.0000            0.3652 &   2.0349 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1414 (net)
                               2   5.5552 
  I_SDRAM_TOP/I_SDRAM_IF/ropt_h_inst_8548/A (NBUFFX2_HVT)
                                            0.0330   0.2160   1.0000   0.0213   0.0214 &   2.0563 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_h_inst_8548/Y (NBUFFX2_HVT)
                                                     0.1591   1.0000            0.3802 &   2.4365 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_net_1943 (net)
                               1   2.1901 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/D (SDFFNX1_HVT)
                                            0.0000   0.1591   1.0000   0.0000   0.0000 &   2.4365 f
  data arrival time                                                                        2.4365

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.0468     3.0968
  clock reconvergence pessimism                                                 0.0000     3.0968
  clock uncertainty                                                            -0.1000     2.9968
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/CLK (SDFFNX1_HVT)                                 2.9968 f
  library setup time                                          1.0000           -0.5907     2.4061
  data required time                                                                       2.4061
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.4061
  data arrival time                                                                       -2.4365
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0304


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0925     1.0925
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__11_/CLK (SDFFARX1_HVT)
                                                     0.1326                     0.0000     1.0925 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__11_/Q (SDFFARX1_HVT)
                                                     0.3345   1.0000            1.3473 &   2.4398 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_9__11_ (net)
                               5   5.7608 
  I_SDRAM_TOP/I_SDRAM_IF/U3486/A4 (MUX41X1_RVT)
                                            0.0250   0.3345   1.0000   0.0173   0.0173 &   2.4571 f
  I_SDRAM_TOP/I_SDRAM_IF/U3486/Y (MUX41X1_RVT)       0.1873   1.0000            0.8695 &   3.3266 f
  I_SDRAM_TOP/I_SDRAM_IF/n2155 (net)
                               2   2.1827 
  I_SDRAM_TOP/I_SDRAM_IF/U3488/A2 (AO22X1_RVT)
                                            0.0100   0.1873   1.0000   0.0069   0.0069 &   3.3336 f
  I_SDRAM_TOP/I_SDRAM_IF/U3488/Y (AO22X1_RVT)        0.0830   1.0000            0.3814 &   3.7150 f
  I_SDRAM_TOP/I_SDRAM_IF/N827 (net)
                               1   0.7271 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__7_/D (SDFFARX1_HVT)
                                            0.0063   0.0830   1.0000   0.0044   0.0044 &   3.7194 f
  data arrival time                                                                        3.7194

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9715     5.0715
  clock reconvergence pessimism                                                 0.0685     5.1400
  clock uncertainty                                                            -0.1000     5.0400
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__7_/CLK (SDFFARX1_HVT)                         5.0400 r
  library setup time                                          1.0000           -1.3505     3.6895
  data required time                                                                       3.6895
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6895
  data arrival time                                                                       -3.7194
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0299


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1738     3.2238
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__5_/CLK (SDFFNARX1_HVT)
                                                     0.0902                     0.0000     3.2238 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__5_/Q (SDFFNARX1_HVT)
                                                     0.3245   1.0000            1.2210 &   4.4448 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1085] (net)
                               5   5.0336 
  I_SDRAM_TOP/I_SDRAM_IF/U5439/A4 (MUX41X1_RVT)
                                            0.0700   0.3245   1.0000   0.0492   0.0492 &   4.4941 f
  I_SDRAM_TOP/I_SDRAM_IF/U5439/Y (MUX41X1_RVT)       0.1825   1.0000            0.8429 &   5.3370 f
  I_SDRAM_TOP/I_SDRAM_IF/n3907 (net)
                               2   1.4938 
  I_SDRAM_TOP/I_SDRAM_IF/U6896/A2 (AO22X1_RVT)
                                            0.0000   0.1825   1.0000   0.0000   0.0000 &   5.3370 f
  I_SDRAM_TOP/I_SDRAM_IF/U6896/Y (AO22X1_RVT)        0.1253   1.0000            0.4252 &   5.7622 f
  I_SDRAM_TOP/I_SDRAM_IF/N2341 (net)
                               1   3.7606 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__1_/D (SDFFNARX1_HVT)
                                            0.0133   0.1253   1.0000   0.0092   0.0093 &   5.7715 f
  data arrival time                                                                        5.7715

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0730     7.2230
  clock reconvergence pessimism                                                 0.0796     7.3026
  clock uncertainty                                                            -0.1000     7.2026
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__1_/CLK (SDFFNARX1_HVT)                        7.2026 f
  library setup time                                          1.0000           -1.4609     5.7417
  data required time                                                                       5.7417
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7417
  data arrival time                                                                       -5.7715
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0298


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__19_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__16_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_24620_5531/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6897     0.6897
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__19_/CLK (SDFFARX1_RVT)
                                                     0.0716                     0.0000     0.6897 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__19_/QN (SDFFARX1_RVT)
                                                     0.2163   1.0000            0.4550 &   1.1448 r
  I_PCI_TOP/mult_x_23_n824 (net)
                               2   4.9977 
  I_PCI_TOP/U9347/A (NBUFFX4_RVT)           0.0277   0.2163   1.0000   0.0180   0.0181 &   1.1629 r
  I_PCI_TOP/U9347/Y (NBUFFX4_RVT)                    0.1776   1.0000            0.2861 &   1.4489 r
  I_PCI_TOP/n12374 (net)      15  19.6032 
  I_PCI_TOP/U3667/A2 (OR2X1_RVT)            0.0000   0.1780   1.0000   0.0000   0.0010 &   1.4500 r
  I_PCI_TOP/U3667/Y (OR2X1_RVT)                      0.0994   1.0000            0.2188 &   1.6688 r
  I_PCI_TOP/n3658 (net)        3   2.0279 
  I_PCI_TOP/U3668/A (INVX0_RVT)             0.0000   0.0994   1.0000   0.0000   0.0000 &   1.6688 r
  I_PCI_TOP/U3668/Y (INVX0_RVT)                      0.0549   1.0000            0.0722 &   1.7409 f
  I_PCI_TOP/n3656 (net)        1   0.6912 
  I_PCI_TOP/U3669/A2 (AND2X1_RVT)           0.0000   0.0549   1.0000   0.0000   0.0000 &   1.7409 f
  I_PCI_TOP/U3669/Y (AND2X1_RVT)                     0.0938   1.0000            0.1913 &   1.9322 f
  I_PCI_TOP/n3685 (net)        2   2.7379 
  I_PCI_TOP/U3704/A (INVX0_HVT)             0.0000   0.0938   1.0000   0.0000   0.0000 &   1.9322 f
  I_PCI_TOP/U3704/Y (INVX0_HVT)                      0.2121   1.0000            0.1731 &   2.1053 r
  I_PCI_TOP/n3699 (net)        2   2.3030 
  I_PCI_TOP/ctmTdsLR_1_2999/A5 (OA221X1_RVT)
                                            0.0000   0.2121   1.0000   0.0000   0.0000 &   2.1053 r
  I_PCI_TOP/ctmTdsLR_1_2999/Y (OA221X1_RVT)          0.1445   1.0000            0.3111 &   2.4164 r
  I_PCI_TOP/n3691 (net)        2   2.7801 
  I_PCI_TOP/U3710/A2 (NAND2X0_HVT)          0.0118   0.1445   1.0000   0.0081   0.0082 &   2.4246 r
  I_PCI_TOP/U3710/Y (NAND2X0_HVT)                    0.3305   1.0000            0.3499 &   2.7745 f
  I_PCI_TOP/n9708 (net)        2   1.4350 
  I_PCI_TOP/ctmTdsLR_2_3541/A2 (AND2X1_HVT)
                                            0.0364   0.3305   1.0000   0.0252   0.0252 &   2.7997 f
  I_PCI_TOP/ctmTdsLR_2_3541/Y (AND2X1_HVT)           0.2060   1.0000            0.5546 &   3.3543 f
  I_PCI_TOP/n9777 (net)        2   2.4614 
  I_PCI_TOP/U3717/A1 (OA21X1_RVT)           0.0087   0.2060   1.0000   0.0060   0.0060 &   3.3603 f
  I_PCI_TOP/U3717/Y (OA21X1_RVT)                     0.1076   1.0000            0.4192 &   3.7795 f
  I_PCI_TOP/n9815 (net)        3   2.2015 
  I_PCI_TOP/U3721/A2 (OA21X1_RVT)           0.0046   0.1076   1.0000   0.0032   0.0032 &   3.7827 f
  I_PCI_TOP/U3721/Y (OA21X1_RVT)                     0.1010   1.0000            0.2861 &   4.0688 f
  I_PCI_TOP/n9882 (net)        2   1.3967 
  I_PCI_TOP/U3722/A (INVX0_RVT)             0.0000   0.1010   1.0000   0.0000   0.0000 &   4.0688 f
  I_PCI_TOP/U3722/Y (INVX0_RVT)                      0.0690   1.0000            0.1049 &   4.1737 r
  I_PCI_TOP/n3713 (net)        1   0.6781 
  I_PCI_TOP/ctmTdsLR_1_4247/A2 (NAND3X0_RVT)
                                            0.0000   0.0690   1.0000   0.0000   0.0000 &   4.1737 r
  I_PCI_TOP/ctmTdsLR_1_4247/Y (NAND3X0_RVT)          0.1273   1.0000            0.1395 &   4.3132 f
  I_PCI_TOP/tmp_net629 (net)   1   0.7457 
  I_PCI_TOP/ctmTdsLR_2_4248/A2 (NAND3X0_LVT)
                                            0.0000   0.1273   1.0000   0.0000   0.0000 &   4.3132 f
  I_PCI_TOP/ctmTdsLR_2_4248/Y (NAND3X0_LVT)          0.1453   1.0000            0.1410 &   4.4542 r
  I_PCI_TOP/n9987 (net)        2   2.0012 
  I_PCI_TOP/U3734/A2 (NAND3X0_LVT)          0.0239   0.1453   1.0000   0.0171   0.0171 &   4.4713 r
  I_PCI_TOP/U3734/Y (NAND3X0_LVT)                    0.1081   1.0000            0.1167 &   4.5880 f
  I_PCI_TOP/n3748 (net)        2   1.8045 
  I_PCI_TOP/ctmTdsLR_1_4540/A2 (NAND4X0_RVT)
                                            0.0104   0.1081   1.0000   0.0070   0.0070 &   4.5950 f
  I_PCI_TOP/ctmTdsLR_1_4540/Y (NAND4X0_RVT)          0.2205   1.0000            0.1881 &   4.7831 r
  I_PCI_TOP/n10124 (net)       2   2.0016 
  I_PCI_TOP/U3754/A (INVX0_LVT)             0.0257   0.2205   1.0000   0.0185   0.0185 &   4.8015 r
  I_PCI_TOP/U3754/Y (INVX0_LVT)                      0.1052   1.0000            0.0668 &   4.8683 f
  I_PCI_TOP/n10154 (net)       2   1.8017 
  I_PCI_TOP/U3755/A1 (NAND2X0_LVT)          0.0127   0.1052   1.0000   0.0088   0.0088 &   4.8772 f
  I_PCI_TOP/U3755/Y (NAND2X0_LVT)                    0.1305   1.0000            0.1329 &   5.0100 r
  I_PCI_TOP/n10482 (net)       2   1.5974 
  I_PCI_TOP/U3759/A1 (AND2X1_RVT)           0.0110   0.1305   1.0000   0.0076   0.0076 &   5.0177 r
  I_PCI_TOP/U3759/Y (AND2X1_RVT)                     0.0961   1.0000            0.1949 &   5.2126 r
  I_PCI_TOP/n10488 (net)       2   1.8385 
  I_PCI_TOP/U3760/A4 (AO22X1_RVT)           0.0042   0.0961   1.0000   0.0029   0.0030 &   5.2156 r
  I_PCI_TOP/U3760/Y (AO22X1_RVT)                     0.1416   1.0000            0.2470 &   5.4625 r
  I_PCI_TOP/n10757 (net)       3   3.0148 
  I_PCI_TOP/ctmTdsLR_1_3430/A4 (OA222X1_LVT)
                                            0.0000   0.1416   1.0000   0.0000   0.0000 &   5.4625 r
  I_PCI_TOP/ctmTdsLR_1_3430/Y (OA222X1_LVT)          0.1476   1.0000            0.2257 &   5.6882 r
  I_PCI_TOP/n11167 (net)       7   7.5652 
  I_PCI_TOP/ctmTdsLR_1_3593/A1 (NAND3X0_RVT)
                                            0.0068   0.1476   1.0000   0.0047   0.0051 &   5.6933 r
  I_PCI_TOP/ctmTdsLR_1_3593/Y (NAND3X0_RVT)          0.1614   1.0000            0.1698 &   5.8631 f
  I_PCI_TOP/tmp_net326 (net)   2   1.1767 
  I_PCI_TOP/ctmTdsLR_2_3594/A1 (OA221X1_RVT)
                                            0.0058   0.1614   1.0000   0.0040   0.0040 &   5.8671 f
  I_PCI_TOP/ctmTdsLR_2_3594/Y (OA221X1_RVT)          0.1407   1.0000            0.5120 &   6.3791 f
  I_PCI_TOP/n11139 (net)       1   0.9650 
  I_PCI_TOP/U10712/A1 (XOR2X1_RVT)          0.0000   0.1407   1.0000   0.0000   0.0000 &   6.3791 f
  I_PCI_TOP/U10712/Y (XOR2X1_RVT)                    0.1430   1.0000            0.3379 &   6.7171 f
  I_PCI_TOP/I_PCI_CORE_N257 (net)
                               1   1.1919 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__16_/D (SDFFARX1_HVT)
                                            0.0000   0.1430   1.0000   0.0000   0.0000 &   6.7171 f
  data arrival time                                                                        6.7171

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6196     8.1196
  clock reconvergence pessimism                                                 0.0572     8.1768
  clock uncertainty                                                            -0.1000     8.0768
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__16_/CLK (SDFFARX1_HVT)                            8.0768 r
  library setup time                                          1.0000           -1.3895     6.6873
  data required time                                                                       6.6873
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.6873
  data arrival time                                                                       -6.7171
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0297


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_27502_5597/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1721     3.2221
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__3_/CLK (SDFFNARX1_HVT)
                                                     0.0858                     0.0000     3.2221 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__3_/Q (SDFFNARX1_HVT)
                                                     0.3498   1.0000            1.2342 &   4.4563 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_406 (net)
                               5   5.7441 
  I_SDRAM_TOP/I_SDRAM_IF/U5555/A4 (MUX41X1_RVT)
                                            0.1035   0.3498   1.0000   0.0697   0.0697 &   4.5260 f
  I_SDRAM_TOP/I_SDRAM_IF/U5555/Y (MUX41X1_RVT)       0.1899   1.0000            0.8876 &   5.4136 f
  I_SDRAM_TOP/I_SDRAM_IF/n2901 (net)
                               2   2.4854 
  I_SDRAM_TOP/I_SDRAM_IF/U6014/A2 (AO22X1_RVT)
                                            0.0106   0.1899   1.0000   0.0073   0.0073 &   5.4210 f
  I_SDRAM_TOP/I_SDRAM_IF/U6014/Y (AO22X1_RVT)        0.0930   1.0000            0.3879 &   5.8089 f
  I_SDRAM_TOP/I_SDRAM_IF/N3511 (net)
                               1   0.9186 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__31_/D (SDFFNARX1_HVT)
                                            0.0000   0.0930   1.0000   0.0000   0.0000 &   5.8089 f
  data arrival time                                                                        5.8089

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0768     7.2268
  clock reconvergence pessimism                                                 0.0952     7.3219
  clock uncertainty                                                            -0.1000     7.2219
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__31_/CLK (SDFFNARX1_HVT)                      7.2219 f
  library setup time                                          1.0000           -1.4427     5.7793
  data required time                                                                       5.7793
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7793
  data arrival time                                                                       -5.8089
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0296


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16764_5574/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1166     1.1166
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__12_/CLK (SDFFARX1_HVT)
                                                     0.1296                     0.0000     1.1166 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__12_/Q (SDFFARX1_HVT)
                                                     0.3105   1.0000            1.3304 &   2.4469 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_40__12_ (net)
                               5   5.0998 
  I_SDRAM_TOP/I_SDRAM_IF/U2422/A3 (MUX41X1_RVT)
                                            0.0351   0.3105   1.0000   0.0243   0.0243 &   2.4713 f
  I_SDRAM_TOP/I_SDRAM_IF/U2422/Y (MUX41X1_RVT)       0.1919   1.0000            0.8323 &   3.3036 f
  I_SDRAM_TOP/I_SDRAM_IF/n2214 (net)
                               2   2.7145 
  I_SDRAM_TOP/I_SDRAM_IF/U2424/A2 (AO22X1_RVT)
                                            0.0278   0.1919   1.0000   0.0197   0.0197 &   3.3233 f
  I_SDRAM_TOP/I_SDRAM_IF/U2424/Y (AO22X1_RVT)        0.1115   1.0000            0.4174 &   3.7407 f
  I_SDRAM_TOP/I_SDRAM_IF/N2281 (net)
                               1   2.6221 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__4_/D (SDFFARX1_HVT)
                                            0.0083   0.1115   1.0000   0.0057   0.0058 &   3.7465 f
  data arrival time                                                                        3.7465

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9916     5.0916
  clock reconvergence pessimism                                                 0.0901     5.1817
  clock uncertainty                                                            -0.1000     5.0817
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__4_/CLK (SDFFARX1_HVT)                        5.0817 r
  library setup time                                          1.0000           -1.3647     3.7170
  data required time                                                                       3.7170
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7170
  data arrival time                                                                       -3.7465
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0295


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__14_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__29_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_25576_5540/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6942     0.6942
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__14_/CLK (SDFFARX1_HVT)
                                                     0.1126                     0.0000     0.6942 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__14_/QN (SDFFARX1_HVT)
                                                     0.3956   1.0000            0.9969 &   1.6911 r
  I_PCI_TOP/mult_x_30_n797 (net)
                               3   3.4654 
  I_PCI_TOP/U573/A (NBUFFX4_RVT)            0.0405   0.3956   1.0000   0.0281   0.0281 &   1.7192 r
  I_PCI_TOP/U573/Y (NBUFFX4_RVT)                     0.1993   1.0000            0.3770 &   2.0962 r
  I_PCI_TOP/n12131 (net)      14  20.3447 
  I_PCI_TOP/U7956/A2 (NOR2X1_RVT)           0.0000   0.1999   1.0000   0.0000   0.0024 &   2.0987 r
  I_PCI_TOP/U7956/Y (NOR2X1_RVT)                     0.0990   1.0000            0.3072 &   2.4059 f
  I_PCI_TOP/n7971 (net)        2   4.0678 
  I_PCI_TOP/U7958/A2 (XOR3X1_RVT)           0.0000   0.0990   1.0000   0.0000   0.0000 &   2.4059 f
  I_PCI_TOP/U7958/Y (XOR3X1_RVT)                     0.1536   1.0000            0.5672 &   2.9731 r
  I_PCI_TOP/n8001 (net)        1   2.0628 
  I_PCI_TOP/U7985/A (FADDX1_RVT)            0.0000   0.1536   1.0000   0.0000   0.0000 &   2.9731 r
  I_PCI_TOP/U7985/CO (FADDX1_RVT)                    0.1444   1.0000            0.3468 &   3.3200 r
  I_PCI_TOP/n7982 (net)        1   2.1576 
  I_PCI_TOP/U7975/B (FADDX1_RVT)            0.0000   0.1444   1.0000   0.0000   0.0000 &   3.3200 r
  I_PCI_TOP/U7975/CO (FADDX1_RVT)                    0.1434   1.0000            0.3304 &   3.6504 r
  I_PCI_TOP/n7979 (net)        1   2.1167 
  I_PCI_TOP/U7974/B (FADDX1_HVT)            0.0046   0.1434   1.0000   0.0032   0.0032 &   3.6536 r
  I_PCI_TOP/U7974/S (FADDX1_HVT)                     0.2792   1.0000            1.1388 &   4.7924 f
  I_PCI_TOP/n12287 (net)       2   1.5546 
  I_PCI_TOP/U7982/A1 (NOR2X0_RVT)           0.0000   0.2792   1.0000   0.0000   0.0000 &   4.7924 f
  I_PCI_TOP/U7982/Y (NOR2X0_RVT)                     0.1227   1.0000            0.4759 &   5.2683 r
  I_PCI_TOP/n10746 (net)       4   3.3451 
  I_PCI_TOP/U4108/A2 (OR2X1_RVT)            0.0000   0.1227   1.0000   0.0000   0.0000 &   5.2683 r
  I_PCI_TOP/U4108/Y (OR2X1_RVT)                      0.0882   1.0000            0.1792 &   5.4475 r
  I_PCI_TOP/n11920 (net)       2   1.5455 
  I_PCI_TOP/U7998/A1 (NOR2X1_HVT)           0.0035   0.0882   1.0000   0.0024   0.0024 &   5.4500 r
  I_PCI_TOP/U7998/Y (NOR2X1_HVT)                     0.1541   1.0000            0.4566 &   5.9065 f
  I_PCI_TOP/n8230 (net)        2   1.7163 
  I_PCI_TOP/U7999/A2 (NAND2X0_LVT)          0.0123   0.1541   1.0000   0.0082   0.0082 &   5.9147 f
  I_PCI_TOP/U7999/Y (NAND2X0_LVT)                    0.1182   1.0000            0.1649 &   6.0796 r
  I_PCI_TOP/n8599 (net)        2   1.4159 
  I_PCI_TOP/U8521/A1 (NOR2X1_HVT)           0.0000   0.1182   1.0000   0.0000   0.0000 &   6.0796 r
  I_PCI_TOP/U8521/Y (NOR2X1_HVT)                     0.1737   1.0000            0.4921 &   6.5717 f
  I_PCI_TOP/n10718 (net)       2   2.2990 
  I_PCI_TOP/U10414/A2 (AOI21X1_RVT)         0.0149   0.1737   1.0000   0.0103   0.0104 &   6.5821 f
  I_PCI_TOP/U10414/Y (AOI21X1_RVT)                   0.0726   1.0000            0.4386 &   7.0207 r
  I_PCI_TOP/n10722 (net)       1   1.1398 
  I_PCI_TOP/U10416/A1 (XOR2X1_RVT)          0.0000   0.0726   1.0000   0.0000   0.0000 &   7.0207 r
  I_PCI_TOP/U10416/Y (XOR2X1_RVT)                    0.1385   1.0000            0.4257 &   7.4463 f
  I_PCI_TOP/I_PCI_CORE_N494 (net)
                               1   0.9157 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__29_/D (SDFFARX1_RVT)
                                            0.0000   0.1385   1.0000   0.0000   0.0000 &   7.4463 f
  data arrival time                                                                        7.4463

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6248     8.1248
  clock reconvergence pessimism                                                 0.0468     8.1716
  clock uncertainty                                                            -0.1000     8.0716
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__29_/CLK (SDFFARX1_RVT)                            8.0716 r
  library setup time                                          1.0000           -0.6547     7.4169
  data required time                                                                       7.4169
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4169
  data arrival time                                                                       -7.4463
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0294


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__1_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__27_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_24620_5531/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6899     0.6899
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__1_/CLK (SDFFARX1_RVT)
                                                     0.0678                     0.0000     0.6899 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__1_/QN (SDFFARX1_RVT)
                                                     0.1486   1.0000            0.3757 &   1.0656 f
  I_PCI_TOP/mult_x_24_n810 (net)
                               1   1.9686 
  I_PCI_TOP/ZBUF_987_inst_5053/A (NBUFFX8_HVT)
                                            0.0101   0.1486   1.0000   0.0070   0.0070 &   1.0726 f
  I_PCI_TOP/ZBUF_987_inst_5053/Y (NBUFFX8_HVT)       0.1987   1.0000            0.3521 &   1.4247 f
  I_PCI_TOP/ZBUF_987_38 (net)
                              18  19.3871 
  I_PCI_TOP/U9518/A1 (NOR2X2_RVT)           0.0111   0.1988   1.0000   0.0077   0.0091 &   1.4337 f
  I_PCI_TOP/U9518/Y (NOR2X2_RVT)                     0.1428   1.0000            0.4395 &   1.8733 r
  I_PCI_TOP/n662 (net)         7   7.8968 
  I_PCI_TOP/U2071/A1 (AND2X1_RVT)           0.0103   0.1428   1.0000   0.0071   0.0075 &   1.8808 r
  I_PCI_TOP/U2071/Y (AND2X1_RVT)                     0.0986   1.0000            0.2035 &   2.0843 r
  I_PCI_TOP/n2071 (net)        2   2.0104 
  I_PCI_TOP/U2072/A1 (AND2X1_RVT)           0.0002   0.0986   1.0000   0.0002   0.0002 &   2.0845 r
  I_PCI_TOP/U2072/Y (AND2X1_RVT)                     0.0974   1.0000            0.1803 &   2.2648 r
  I_PCI_TOP/n2075 (net)        2   1.9553 
  I_PCI_TOP/ctmTdsLR_5_6308/A (INVX0_HVT)   0.0000   0.0974   1.0000   0.0000   0.0000 &   2.2648 r
  I_PCI_TOP/ctmTdsLR_5_6308/Y (INVX0_HVT)            0.0695   1.0000            0.1075 &   2.3723 f
  I_PCI_TOP/tmp_net1014 (net)
                               1   0.4697 
  I_PCI_TOP/ctmTdsLR_3_6306/A2 (NAND2X0_RVT)
                                            0.0000   0.0695   1.0000   0.0000   0.0000 &   2.3723 f
  I_PCI_TOP/ctmTdsLR_3_6306/Y (NAND2X0_RVT)          0.1465   1.0000            0.1356 &   2.5079 r
  I_PCI_TOP/tmp_net1015 (net)
                               1   0.9036 
  I_PCI_TOP/ctmTdsLR_1_6304/A2 (NAND3X0_RVT)
                                            0.0182   0.1465   1.0000   0.0127   0.0127 &   2.5206 r
  I_PCI_TOP/ctmTdsLR_1_6304/Y (NAND3X0_RVT)          0.2831   1.0000            0.2946 &   2.8152 f
  I_PCI_TOP/n11722 (net)       2   3.0857 
  I_PCI_TOP/ctmTdsLR_1_3531/A (INVX0_HVT)   0.0357   0.2831   1.0000   0.0249   0.0249 &   2.8401 f
  I_PCI_TOP/ctmTdsLR_1_3531/Y (INVX0_HVT)            0.1895   1.0000            0.2925 &   3.1326 r
  I_PCI_TOP/tmp_net302 (net)   2   1.4777 
  I_PCI_TOP/ctmTdsLR_2_3532/A4 (OA222X1_RVT)
                                            0.0000   0.1895   1.0000   0.0000   0.0000 &   3.1326 r
  I_PCI_TOP/ctmTdsLR_2_3532/Y (OA222X1_RVT)          0.1322   1.0000            0.3634 &   3.4960 r
  I_PCI_TOP/n2088 (net)        1   1.9411 
  I_PCI_TOP/U2145/B (FADDX1_RVT)            0.0000   0.1322   1.0000   0.0000   0.0000 &   3.4960 r
  I_PCI_TOP/U2145/CO (FADDX1_RVT)                    0.1781   1.0000            0.3495 &   3.8455 r
  I_PCI_TOP/n2052 (net)        1   3.4773 
  I_PCI_TOP/U2108/B (FADDX1_RVT)            0.0074   0.1781   1.0000   0.0051   0.0052 &   3.8507 r
  I_PCI_TOP/U2108/S (FADDX1_RVT)                     0.1532   1.0000            0.5401 &   4.3908 f
  I_PCI_TOP/n2056 (net)        1   2.6392 
  I_PCI_TOP/U2111/B (FADDX1_RVT)            0.0000   0.1532   1.0000   0.0000   0.0000 &   4.3908 f
  I_PCI_TOP/U2111/S (FADDX1_RVT)                     0.1432   1.0000            0.4799 &   4.8707 f
  I_PCI_TOP/n2058 (net)        1   1.7663 
  I_PCI_TOP/U2112/A (INVX2_RVT)             0.0000   0.1432   1.0000   0.0000   0.0000 &   4.8708 f
  I_PCI_TOP/U2112/Y (INVX2_RVT)                      0.0944   1.0000            0.1399 &   5.0107 r
  I_PCI_TOP/n2373 (net)        2   3.4507 
  I_PCI_TOP/U2410/A1 (NAND2X0_RVT)          0.0000   0.0944   1.0000   0.0000   0.0000 &   5.0107 r
  I_PCI_TOP/U2410/Y (NAND2X0_RVT)                    0.2128   1.0000            0.1881 &   5.1989 f
  I_PCI_TOP/n10422 (net)       4   3.3759 
  I_PCI_TOP/U2411/A2 (NAND2X0_RVT)          0.0103   0.2128   1.0000   0.0071   0.0072 &   5.2060 f
  I_PCI_TOP/U2411/Y (NAND2X0_RVT)                    0.1560   1.0000            0.2394 &   5.4454 r
  I_PCI_TOP/n2376 (net)        1   0.7955 
  I_PCI_TOP/U2414/A2 (NAND3X0_RVT)          0.0135   0.1560   1.0000   0.0093   0.0093 &   5.4547 r
  I_PCI_TOP/U2414/Y (NAND3X0_RVT)                    0.1633   1.0000            0.2137 &   5.6684 f
  I_PCI_TOP/n2492 (net)        2   1.3041 
  I_PCI_TOP/ctmTdsLR_1_3117/A3 (AND4X1_RVT)
                                            0.0086   0.1633   1.0000   0.0060   0.0060 &   5.6744 f
  I_PCI_TOP/ctmTdsLR_1_3117/Y (AND4X1_RVT)           0.1372   1.0000            0.3883 &   6.0627 f
  I_PCI_TOP/n2388 (net)        1   0.8476 
  I_PCI_TOP/U2426/A2 (OR2X1_RVT)            0.0096   0.1372   1.0000   0.0066   0.0066 &   6.0694 f
  I_PCI_TOP/U2426/Y (OR2X1_RVT)                      0.1073   1.0000            0.2683 &   6.3376 f
  I_PCI_TOP/n10739 (net)       4   3.9466 
  I_PCI_TOP/ctmTdsLR_4_6403/A2 (NAND2X0_LVT)
                                            0.0063   0.1073   1.0000   0.0044   0.0044 &   6.3420 f
  I_PCI_TOP/ctmTdsLR_4_6403/Y (NAND2X0_LVT)          0.0854   1.0000            0.1199 &   6.4619 r
  I_PCI_TOP/tmp_net1084 (net)
                               1   0.8518 
  I_PCI_TOP/ctmTdsLR_2_6401/A3 (NAND3X0_LVT)
                                            0.0061   0.0854   1.0000   0.0043   0.0043 &   6.4662 r
  I_PCI_TOP/ctmTdsLR_2_6401/Y (NAND3X0_LVT)          0.1077   1.0000            0.0998 &   6.5660 f
  I_PCI_TOP/tmp_net1085 (net)
                               1   1.7821 
  I_PCI_TOP/ctmTdsLR_1_6400/A (INVX2_LVT)   0.0000   0.1077   1.0000   0.0000   0.0000 &   6.5660 f
  I_PCI_TOP/ctmTdsLR_1_6400/Y (INVX2_LVT)            0.0977   1.0000            0.1175 &   6.6834 r
  I_PCI_TOP/n11280 (net)      10   9.3000 
  I_PCI_TOP/U195/A (INVX0_RVT)              0.0000   0.0977   1.0000   0.0000   0.0005 &   6.6839 r
  I_PCI_TOP/U195/Y (INVX0_RVT)                       0.0523   1.0000            0.0689 &   6.7528 f
  I_PCI_TOP/n12092 (net)       1   0.5797 
  I_PCI_TOP/ctmTdsLR_2_6177/A1 (NAND3X0_RVT)
                                            0.0000   0.0523   1.0000   0.0000   0.0000 &   6.7528 f
  I_PCI_TOP/ctmTdsLR_2_6177/Y (NAND3X0_RVT)          0.1410   1.0000            0.0918 &   6.8446 r
  I_PCI_TOP/tmp_net947 (net)   1   0.7576 
  I_PCI_TOP/ctmTdsLR_1_6176/A1 (NAND3X0_RVT)
                                            0.0000   0.1410   1.0000   0.0000   0.0000 &   6.8446 r
  I_PCI_TOP/ctmTdsLR_1_6176/Y (NAND3X0_RVT)          0.1794   1.0000            0.1781 &   7.0227 f
  I_PCI_TOP/n694 (net)         1   1.4026 
  I_PCI_TOP/U9660/A1 (XNOR2X1_RVT)          0.0000   0.1794   1.0000   0.0000   0.0000 &   7.0227 f
  I_PCI_TOP/U9660/Y (XNOR2X1_RVT)                    0.1231   1.0000            0.4085 &   7.4312 f
  I_PCI_TOP/I_PCI_CORE_N300 (net)
                               1   1.3030 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__27_/D (SDFFARX1_RVT)
                                            0.0173   0.1231   1.0000   0.0123   0.0123 &   7.4435 f
  data arrival time                                                                        7.4435

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6167     8.1167
  clock reconvergence pessimism                                                 0.0572     8.1739
  clock uncertainty                                                            -0.1000     8.0739
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__27_/CLK (SDFFARX1_RVT)                            8.0739 r
  library setup time                                          1.0000           -0.6598     7.4141
  data required time                                                                       7.4141
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4141
  data arrival time                                                                       -7.4435
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0294


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__13_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__31_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_24620_5531/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6906     0.6906
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__13_/CLK (SDFFARX2_RVT)
                                                     0.0716                     0.0000     0.6906 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__13_/QN (SDFFARX2_RVT)
                                                     0.2551   1.0000            0.5140 &   1.2045 f
  I_PCI_TOP/mult_x_23_n798 (net)
                               7  13.3399 
  I_PCI_TOP/ZBUF_428_inst_5185/A (NBUFFX8_HVT)
                                            0.0129   0.2547   1.0000   0.0089   0.0102 &   1.2147 f
  I_PCI_TOP/ZBUF_428_inst_5185/Y (NBUFFX8_HVT)       0.1602   1.0000            0.4083 &   1.6230 f
  I_PCI_TOP/ZBUF_428_47 (net)
                              10  10.4897 
  I_PCI_TOP/U2844/A1 (OR2X1_RVT)            0.0000   0.1602   1.0000   0.0000   0.0007 &   1.6237 f
  I_PCI_TOP/U2844/Y (OR2X1_RVT)                      0.1056   1.0000            0.3303 &   1.9540 f
  I_PCI_TOP/n2984 (net)        2   3.8084 
  I_PCI_TOP/U3079/A (FADDX1_RVT)            0.0000   0.1056   1.0000   0.0000   0.0000 &   1.9540 f
  I_PCI_TOP/U3079/CO (FADDX1_RVT)                    0.1164   1.0000            0.3424 &   2.2964 f
  I_PCI_TOP/n2985 (net)        1   0.8866 
  I_PCI_TOP/U3080/A (INVX0_HVT)             0.0045   0.1164   1.0000   0.0031   0.0031 &   2.2996 f
  I_PCI_TOP/U3080/Y (INVX0_HVT)                      0.2142   1.0000            0.1913 &   2.4908 r
  I_PCI_TOP/n3019 (net)        1   2.3219 
  I_PCI_TOP/U3101/A (FADDX1_RVT)            0.0000   0.2142   1.0000   0.0000   0.0000 &   2.4909 r
  I_PCI_TOP/U3101/S (FADDX1_RVT)                     0.1491   1.0000            0.5780 &   3.0688 f
  I_PCI_TOP/n3048 (net)        1   2.2665 
  I_PCI_TOP/U3115/A (FADDX1_RVT)            0.0000   0.1491   1.0000   0.0000   0.0000 &   3.0688 f
  I_PCI_TOP/U3115/CO (FADDX1_RVT)                    0.1539   1.0000            0.4263 &   3.4951 f
  I_PCI_TOP/n3042 (net)        1   3.1985 
  I_PCI_TOP/U3111/B (FADDX1_RVT)            0.0211   0.1539   1.0000   0.0149   0.0149 &   3.5101 f
  I_PCI_TOP/U3111/S (FADDX1_RVT)                     0.1220   1.0000            0.5493 &   4.0594 r
  I_PCI_TOP/n3055 (net)        1   1.6756 
  I_PCI_TOP/U3118/CI (FADDX1_RVT)           0.0000   0.1220   1.0000   0.0000   0.0000 &   4.0594 r
  I_PCI_TOP/U3118/S (FADDX1_RVT)                     0.1386   1.0000            0.4655 &   4.5249 f
  I_PCI_TOP/n3191 (net)        2   1.4028 
  I_PCI_TOP/U3246/A1 (OR2X1_RVT)            0.0081   0.1386   1.0000   0.0056   0.0056 &   4.5305 f
  I_PCI_TOP/U3246/Y (OR2X1_RVT)                      0.0852   1.0000            0.2929 &   4.8235 f
  I_PCI_TOP/n11494 (net)       3   2.1221 
  I_PCI_TOP/U3248/A2 (OAI21X1_RVT)          0.0000   0.0852   1.0000   0.0000   0.0000 &   4.8235 f
  I_PCI_TOP/U3248/Y (OAI21X1_RVT)                    0.1056   1.0000            0.4152 &   5.2387 r
  I_PCI_TOP/n11500 (net)       2   1.9462 
  I_PCI_TOP/ctmTdsLR_1_4245/A1 (NAND2X0_RVT)
                                            0.0000   0.1056   1.0000   0.0000   0.0000 &   5.2387 r
  I_PCI_TOP/ctmTdsLR_1_4245/Y (NAND2X0_RVT)          0.1164   1.0000            0.1223 &   5.3610 f
  I_PCI_TOP/tmp_net628 (net)   2   1.2421 
  I_PCI_TOP/ctmTdsLR_1_4393/A1 (OA221X1_RVT)
                                            0.0000   0.1164   1.0000   0.0000   0.0000 &   5.3610 f
  I_PCI_TOP/ctmTdsLR_1_4393/Y (OA221X1_RVT)          0.1558   1.0000            0.5042 &   5.8652 f
  I_PCI_TOP/n9559 (net)        2   1.9893 
  I_PCI_TOP/ctmTdsLR_3_3066/A2 (OAI221X1_LVT)
                                            0.0202   0.1558   1.0000   0.0141   0.0141 &   5.8793 f
  I_PCI_TOP/ctmTdsLR_3_3066/Y (OAI221X1_LVT)         0.0430   1.0000            0.2792 &   6.1585 r
  I_PCI_TOP/n3212 (net)        1   1.1176 
  I_PCI_TOP/U3264/A3 (AOI21X1_RVT)          0.0000   0.0430   1.0000   0.0000   0.0000 &   6.1585 r
  I_PCI_TOP/U3264/Y (AOI21X1_RVT)                    0.0591   1.0000            0.1761 &   6.3346 f
  I_PCI_TOP/n11515 (net)       2   1.2456 
  I_PCI_TOP/U3266/A2 (OAI21X1_RVT)          0.0000   0.0591   1.0000   0.0000   0.0000 &   6.3346 f
  I_PCI_TOP/U3266/Y (OAI21X1_RVT)                    0.1355   1.0000            0.4212 &   6.7558 r
  I_PCI_TOP/n11538 (net)       5   3.2374 
  I_PCI_TOP/U3797/A2 (AO21X1_RVT)           0.0000   0.1355   1.0000   0.0000   0.0000 &   6.7558 r
  I_PCI_TOP/U3797/Y (AO21X1_RVT)                     0.1363   1.0000            0.2822 &   7.0380 r
  I_PCI_TOP/n7532 (net)        2   2.8318 
  I_PCI_TOP/ctmTdsLR_1_4568/A (INVX0_HVT)   0.0000   0.1363   1.0000   0.0000   0.0000 &   7.0381 r
  I_PCI_TOP/ctmTdsLR_1_4568/Y (INVX0_HVT)            0.0903   1.0000            0.1428 &   7.1809 f
  I_PCI_TOP/tmp_net768 (net)   1   0.6964 
  I_PCI_TOP/ctmTdsLR_2_4569/A2 (OA21X1_RVT)
                                            0.0000   0.0903   1.0000   0.0000   0.0000 &   7.1809 f
  I_PCI_TOP/ctmTdsLR_2_4569/Y (OA21X1_RVT)           0.0981   1.0000            0.2780 &   7.4589 f
  I_PCI_TOP/I_PCI_CORE_N272 (net)
                               1   1.4397 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__31_/D (SDFFARX1_RVT)
                                            0.0089   0.0981   1.0000   0.0061   0.0062 &   7.4650 f
  data arrival time                                                                        7.4650

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6213     8.1213
  clock reconvergence pessimism                                                 0.0572     8.1785
  clock uncertainty                                                            -0.1000     8.0785
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__31_/CLK (SDFFARX1_RVT)                            8.0785 r
  library setup time                                          1.0000           -0.6427     7.4358
  data required time                                                                       7.4358
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4358
  data arrival time                                                                       -7.4650
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0292


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__6_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__22_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_14300_5536/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6991     0.6991
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__6_/CLK (SDFFARX1_HVT)
                                                     0.0969                     0.0000     0.6991 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__6_/QN (SDFFARX1_HVT)
                                                     0.3124   1.0000            0.8930 &   1.5922 r
  I_PCI_TOP/mult_x_28_n805 (net)
                               1   1.2447 
  I_PCI_TOP/HFSBUF_418_1113/A (NBUFFX4_RVT)
                                            0.0000   0.3124   1.0000   0.0000   0.0000 &   1.5922 r
  I_PCI_TOP/HFSBUF_418_1113/Y (NBUFFX4_RVT)          0.2112   1.0000            0.3503 &   1.9425 r
  I_PCI_TOP/HFSNET_129 (net)  16  23.8765 
  I_PCI_TOP/U4188/A1 (NOR2X0_RVT)           0.0000   0.2106   1.0000   0.0000   0.0007 &   1.9432 r
  I_PCI_TOP/U4188/Y (NOR2X0_RVT)                     0.0731   1.0000            0.3029 &   2.2461 f
  I_PCI_TOP/n4200 (net)        1   2.0395 
  I_PCI_TOP/U4246/A (FADDX1_RVT)            0.0000   0.0731   1.0000   0.0000   0.0000 &   2.2461 f
  I_PCI_TOP/U4246/S (FADDX1_RVT)                     0.1489   1.0000            0.4680 &   2.7141 f
  I_PCI_TOP/n4222 (net)        1   2.2369 
  I_PCI_TOP/U4278/CI (FADDX1_RVT)           0.0094   0.1489   1.0000   0.0065   0.0066 &   2.7206 f
  I_PCI_TOP/U4278/S (FADDX1_RVT)                     0.1508   1.0000            0.5878 &   3.3084 r
  I_PCI_TOP/n4268 (net)        3   3.0188 
  I_PCI_TOP/ctmTdsLR_1_6437/A2 (XNOR3X1_RVT)
                                            0.0000   0.1508   1.0000   0.0000   0.0000 &   3.3084 r
  I_PCI_TOP/ctmTdsLR_1_6437/Y (XNOR3X1_RVT)          0.1964   1.0000            0.6702 &   3.9787 r
  I_PCI_TOP/n4263 (net)        2   1.7202 
  I_PCI_TOP/U4282/A2 (NOR2X1_RVT)           0.0000   0.1964   1.0000   0.0000   0.0000 &   3.9787 r
  I_PCI_TOP/U4282/Y (NOR2X1_RVT)                     0.0606   1.0000            0.2738 &   4.2525 f
  I_PCI_TOP/n9844 (net)        2   1.2068 
  I_PCI_TOP/ctmTdsLR_2_6589/A1 (OA21X1_RVT)
                                            0.0000   0.0606   1.0000   0.0000   0.0000 &   4.2525 f
  I_PCI_TOP/ctmTdsLR_2_6589/Y (OA21X1_RVT)           0.0881   1.0000            0.2748 &   4.5272 f
  I_PCI_TOP/tmp_net1216 (net)
                               1   0.6570 
  I_PCI_TOP/ctmTdsLR_1_6588/A (INVX0_LVT)   0.0000   0.0881   1.0000   0.0000   0.0000 &   4.5272 f
  I_PCI_TOP/ctmTdsLR_1_6588/Y (INVX0_LVT)            0.0766   1.0000            0.0962 &   4.6234 r
  I_PCI_TOP/n9862 (net)        2   2.1405 
  I_PCI_TOP/ctmTdsLR_1_4261/A1 (NAND2X0_LVT)
                                            0.0000   0.0766   1.0000   0.0000   0.0000 &   4.6234 r
  I_PCI_TOP/ctmTdsLR_1_4261/Y (NAND2X0_LVT)          0.0690   1.0000            0.0494 &   4.6728 f
  I_PCI_TOP/tmp_net636 (net)   1   0.7941 
  I_PCI_TOP/ctmTdsLR_2_4262/A1 (AND2X1_RVT)
                                            0.0000   0.0690   1.0000   0.0000   0.0000 &   4.6728 f
  I_PCI_TOP/ctmTdsLR_2_4262/Y (AND2X1_RVT)           0.0971   1.0000            0.1823 &   4.8551 f
  I_PCI_TOP/n11905 (net)       2   2.0912 
  I_PCI_TOP/U4328/A2 (OAI21X1_RVT)          0.0000   0.0971   1.0000   0.0000   0.0000 &   4.8551 f
  I_PCI_TOP/U4328/Y (OAI21X1_RVT)                    0.1075   1.0000            0.4226 &   5.2778 r
  I_PCI_TOP/n9971 (net)        2   2.0316 
  I_PCI_TOP/ctmTdsLR_1_4541/A1 (NAND2X0_LVT)
                                            0.0000   0.1075   1.0000   0.0000   0.0000 &   5.2778 r
  I_PCI_TOP/ctmTdsLR_1_4541/Y (NAND2X0_LVT)          0.0630   1.0000            0.0479 &   5.3257 f
  I_PCI_TOP/tmp_net758 (net)   1   0.5908 
  I_PCI_TOP/ctmTdsLR_2_4542/A1 (AND2X1_RVT)
                                            0.0000   0.0630   1.0000   0.0000   0.0000 &   5.3257 f
  I_PCI_TOP/ctmTdsLR_2_4542/Y (AND2X1_RVT)           0.0802   1.0000            0.1661 &   5.4917 f
  I_PCI_TOP/n10063 (net)       2   1.2800 
  I_PCI_TOP/ctmTdsLR_1_4764/A (INVX0_LVT)   0.0000   0.0802   1.0000   0.0000   0.0000 &   5.4917 f
  I_PCI_TOP/ctmTdsLR_1_4764/Y (INVX0_LVT)            0.0557   1.0000            0.0763 &   5.5680 r
  I_PCI_TOP/tmp_net860 (net)   1   1.1638 
  I_PCI_TOP/ctmTdsLR_2_4765/A1 (NAND3X0_LVT)
                                            0.0000   0.0557   1.0000   0.0000   0.0000 &   5.5681 r
  I_PCI_TOP/ctmTdsLR_2_4765/Y (NAND3X0_LVT)          0.0919   1.0000            0.0569 &   5.6250 f
  I_PCI_TOP/tmp_net861 (net)   1   0.7804 
  I_PCI_TOP/ctmTdsLR_3_4766/A1 (NAND3X0_LVT)
                                            0.0000   0.0919   1.0000   0.0000   0.0000 &   5.6250 f
  I_PCI_TOP/ctmTdsLR_3_4766/Y (NAND3X0_LVT)          0.1715   1.0000            0.1078 &   5.7328 r
  I_PCI_TOP/n10135 (net)       2   1.6847 
  I_PCI_TOP/ctmTdsLR_2_2886/A (INVX0_LVT)   0.0000   0.1715   1.0000   0.0000   0.0000 &   5.7328 r
  I_PCI_TOP/ctmTdsLR_2_2886/Y (INVX0_LVT)            0.0794   1.0000            0.0496 &   5.7824 f
  I_PCI_TOP/tmp_net70 (net)    1   1.1963 
  I_PCI_TOP/ctmTdsLR_3_2887/A2 (OA221X1_RVT)
                                            0.0046   0.0794   1.0000   0.0032   0.0032 &   5.7855 f
  I_PCI_TOP/ctmTdsLR_3_2887/Y (OA221X1_RVT)          0.1449   1.0000            0.4200 &   6.2056 f
  I_PCI_TOP/n10201 (net)       2   1.2522 
  I_PCI_TOP/ctmTdsLR_1_3279/A (INVX0_RVT)   0.0000   0.1449   1.0000   0.0000   0.0000 &   6.2056 f
  I_PCI_TOP/ctmTdsLR_1_3279/Y (INVX0_RVT)            0.1018   1.0000            0.1507 &   6.3562 r
  I_PCI_TOP/tmp_net210 (net)   1   1.2516 
  I_PCI_TOP/ctmTdsLR_2_3446/A1 (NAND3X0_LVT)
                                            0.0000   0.1018   1.0000   0.0000   0.0000 &   6.3563 r
  I_PCI_TOP/ctmTdsLR_2_3446/Y (NAND3X0_LVT)          0.0766   1.0000            0.0623 &   6.4185 f
  I_PCI_TOP/tmp_net271 (net)   1   0.6884 
  I_PCI_TOP/ctmTdsLR_2_6605/A3 (NAND3X0_LVT)
                                            0.0000   0.0766   1.0000   0.0000   0.0000 &   6.4185 f
  I_PCI_TOP/ctmTdsLR_2_6605/Y (NAND3X0_LVT)          0.0683   1.0000            0.0878 &   6.5064 r
  I_PCI_TOP/tmp_net1227 (net)
                               1   0.6724 
  I_PCI_TOP/ctmTdsLR_1_6604/A (INVX0_LVT)   0.0000   0.0683   1.0000   0.0000   0.0000 &   6.5064 r
  I_PCI_TOP/ctmTdsLR_1_6604/Y (INVX0_LVT)            0.0532   1.0000            0.0529 &   6.5593 f
  I_PCI_TOP/ZINV_349_1 (net)   2   2.3248 
  I_PCI_TOP/ZINV_291_inst_2577/A (INVX1_RVT)
                                            0.0000   0.0532   1.0000   0.0000   0.0000 &   6.5593 f
  I_PCI_TOP/ZINV_291_inst_2577/Y (INVX1_RVT)         0.0995   1.0000            0.0906 &   6.6499 r
  I_PCI_TOP/ZINV_291_1 (net)   3   2.5496 
  I_PCI_TOP/ctmTdsLR_2_3908/A (INVX0_RVT)   0.0000   0.0995   1.0000   0.0000   0.0000 &   6.6499 r
  I_PCI_TOP/ctmTdsLR_2_3908/Y (INVX0_RVT)            0.0557   1.0000            0.0733 &   6.7232 f
  I_PCI_TOP/tmp_net468 (net)   1   0.7395 
  I_PCI_TOP/ctmTdsLR_3_3909/A2 (OA221X1_RVT)
                                            0.0064   0.0557   1.0000   0.0045   0.0045 &   6.7277 f
  I_PCI_TOP/ctmTdsLR_3_3909/Y (OA221X1_RVT)          0.1507   1.0000            0.4183 &   7.1460 f
  I_PCI_TOP/n10605 (net)       1   1.6421 
  I_PCI_TOP/U10334/A1 (XOR2X2_RVT)          0.0124   0.1507   1.0000   0.0086   0.0086 &   7.1545 f
  I_PCI_TOP/U10334/Y (XOR2X2_RVT)                    0.1255   1.0000            0.2886 &   7.4432 f
  I_PCI_TOP/I_PCI_CORE_N423 (net)
                               1   1.5065 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__22_/D (SDFFARX1_RVT)
                                            0.0000   0.1255   1.0000   0.0000   0.0000 &   7.4432 f
  data arrival time                                                                        7.4432

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6166     8.1166
  clock reconvergence pessimism                                                 0.0553     8.1719
  clock uncertainty                                                            -0.1000     8.0719
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__22_/CLK (SDFFARX1_RVT)                            8.0719 r
  library setup time                                          1.0000           -0.6578     7.4141
  data required time                                                                       7.4141
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4141
  data arrival time                                                                       -7.4432
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0290


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1166     1.1166
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__5_/CLK (SDFFARX1_RVT)
                                                     0.1296                     0.0000     1.1166 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__5_/Q (SDFFARX1_RVT)
                                                     0.0864   1.0000            0.5451 &   1.6617 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_40__5_ (net)
                               2   1.7691 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_68_793/A (NBUFFX2_HVT)
                                            0.0000   0.0864   1.0000   0.0000   0.0000 &   1.6617 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_68_793/Y (NBUFFX2_HVT)
                                                     0.2508   1.0000            0.3407 &   2.0025 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_111 (net)
                               4   7.5656 
  I_SDRAM_TOP/I_SDRAM_IF/U2053/A1 (MUX41X1_RVT)
                                            0.0684   0.2508   1.0000   0.0487   0.0488 &   2.0513 f
  I_SDRAM_TOP/I_SDRAM_IF/U2053/Y (MUX41X1_RVT)       0.1878   1.0000            0.7214 &   2.7727 f
  I_SDRAM_TOP/I_SDRAM_IF/n717 (net)
                               2   2.2169 
  I_SDRAM_TOP/I_SDRAM_IF/U2054/A4 (AO22X2_HVT)
                                            0.0300   0.1878   1.0000   0.0214   0.0214 &   2.7941 f
  I_SDRAM_TOP/I_SDRAM_IF/U2054/Y (AO22X2_HVT)        0.4436   1.0000            0.7047 &   3.4988 f
  I_SDRAM_TOP/I_SDRAM_IF/N2282 (net)
                               1  13.8521 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__5_/D (SDFFARX1_HVT)
                                            0.0130   0.4443   1.0000   0.0090   0.0112 &   3.5100 f
  data arrival time                                                                        3.5100

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9651     5.0651
  clock reconvergence pessimism                                                 0.0685     5.1336
  clock uncertainty                                                            -0.1000     5.0336
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__5_/CLK (SDFFARX1_HVT)                        5.0336 r
  library setup time                                          1.0000           -1.5523     3.4813
  data required time                                                                       3.4813
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4813
  data arrival time                                                                       -3.5100
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0287


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0777     1.0777
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__0_/CLK (SDFFARX1_HVT)
                                                     0.0843                     0.0000     1.0777 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__0_/Q (SDFFARX1_HVT)
                                                     0.3261   1.0000            1.3064 &   2.3841 f
  I_SDRAM_TOP/I_SDRAM_IF/n17789 (net)
                               5   5.5148 
  I_SDRAM_TOP/I_SDRAM_IF/U1825/A4 (MUX41X1_RVT)
                                            0.0351   0.3261   1.0000   0.0237   0.0238 &   2.4079 f
  I_SDRAM_TOP/I_SDRAM_IF/U1825/Y (MUX41X1_RVT)       0.1900   1.0000            0.8691 &   3.2771 f
  I_SDRAM_TOP/I_SDRAM_IF/n546 (net)
                               2   2.4866 
  I_SDRAM_TOP/I_SDRAM_IF/U1827/A2 (AO22X1_RVT)
                                            0.0462   0.1900   1.0000   0.0316   0.0316 &   3.3087 f
  I_SDRAM_TOP/I_SDRAM_IF/U1827/Y (AO22X1_RVT)        0.0969   1.0000            0.4047 &   3.7133 f
  I_SDRAM_TOP/I_SDRAM_IF/N1640 (net)
                               1   1.8395 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__28_/D (SDFFARX1_HVT)
                                            0.0107   0.0969   1.0000   0.0074   0.0074 &   3.7207 f
  data arrival time                                                                        3.7207

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9636     5.0636
  clock reconvergence pessimism                                                 0.0916     5.1552
  clock uncertainty                                                            -0.1000     5.0552
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__28_/CLK (SDFFARX1_HVT)                       5.0552 r
  library setup time                                          1.0000           -1.3630     3.6921
  data required time                                                                       3.6921
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6921
  data arrival time                                                                       -3.7207
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0286


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__21_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__23_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_24620_5531/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6899     0.6899
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__21_/CLK (SDFFARX1_RVT)
                                                     0.0716                     0.0000     0.6899 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__21_/QN (SDFFARX1_RVT)
                                                     0.1819   1.0000            0.4136 &   1.1035 f
  I_PCI_TOP/mult_x_23_n822 (net)
                               2   3.6599 
  I_PCI_TOP/U9390/A (NBUFFX4_RVT)           0.0024   0.1819   1.0000   0.0017   0.0017 &   1.1052 f
  I_PCI_TOP/U9390/Y (NBUFFX4_RVT)                    0.1282   1.0000            0.2865 &   1.3917 f
  I_PCI_TOP/n12390 (net)      15  19.5430 
  I_PCI_TOP/U3294/A1 (OR2X2_HVT)            0.0000   0.1287   1.0000   0.0000   0.0014 &   1.3932 f
  I_PCI_TOP/U3294/Y (OR2X2_HVT)                      0.2039   1.0000            0.5381 &   1.9313 f
  I_PCI_TOP/n3247 (net)        2   2.8850 
  I_PCI_TOP/U3295/A (INVX1_RVT)             0.0000   0.2039   1.0000   0.0000   0.0000 &   1.9313 f
  I_PCI_TOP/U3295/Y (INVX1_RVT)                      0.1306   1.0000            0.1934 &   2.1247 r
  I_PCI_TOP/n3231 (net)        1   2.3050 
  I_PCI_TOP/U3297/B (FADDX1_RVT)            0.0000   0.1306   1.0000   0.0000   0.0000 &   2.1247 r
  I_PCI_TOP/U3297/CO (FADDX1_RVT)                    0.1262   1.0000            0.3072 &   2.4319 r
  I_PCI_TOP/n3235 (net)        2   1.4644 
  I_PCI_TOP/U3302/A1 (NOR2X0_RVT)           0.0000   0.1262   1.0000   0.0000   0.0000 &   2.4319 r
  I_PCI_TOP/U3302/Y (NOR2X0_RVT)                     0.0639   1.0000            0.2470 &   2.6789 f
  I_PCI_TOP/n3239 (net)        2   1.4726 
  I_PCI_TOP/U3319/A (INVX0_RVT)             0.0000   0.0639   1.0000   0.0000   0.0000 &   2.6789 f
  I_PCI_TOP/U3319/Y (INVX0_RVT)                      0.0500   1.0000            0.0730 &   2.7519 r
  I_PCI_TOP/n3240 (net)        1   0.4621 
  I_PCI_TOP/U3320/A2 (NAND2X0_HVT)          0.0000   0.0500   1.0000   0.0000   0.0000 &   2.7519 r
  I_PCI_TOP/U3320/Y (NAND2X0_HVT)                    0.2990   1.0000            0.2538 &   3.0056 f
  I_PCI_TOP/n3243 (net)        1   1.2082 
  I_PCI_TOP/U3321/A1 (XNOR2X1_RVT)          0.0000   0.2990   1.0000   0.0000   0.0000 &   3.0056 f
  I_PCI_TOP/U3321/Y (XNOR2X1_RVT)                    0.1390   1.0000            0.4766 &   3.4823 f
  I_PCI_TOP/n3523 (net)        1   2.1766 
  I_PCI_TOP/U3540/B (FADDX1_RVT)            0.0000   0.1390   1.0000   0.0000   0.0000 &   3.4823 f
  I_PCI_TOP/U3540/CO (FADDX1_RVT)                    0.1402   1.0000            0.3560 &   3.8382 f
  I_PCI_TOP/n3449 (net)        2   2.2311 
  I_PCI_TOP/ctmTdsLR_1_4050/A2 (NAND2X0_HVT)
                                            0.0129   0.1402   1.0000   0.0089   0.0089 &   3.8472 f
  I_PCI_TOP/ctmTdsLR_1_4050/Y (NAND2X0_HVT)          0.2343   1.0000            0.2302 &   4.0774 r
  I_PCI_TOP/tmp_net538 (net)   1   0.8654 
  I_PCI_TOP/ctmTdsLR_2_4051/A1 (AND2X1_HVT)
                                            0.0238   0.2343   1.0000   0.0165   0.0165 &   4.0939 r
  I_PCI_TOP/ctmTdsLR_2_4051/Y (AND2X1_HVT)           0.2091   1.0000            0.4735 &   4.5674 r
  I_PCI_TOP/n3457 (net)        3   2.3663 
  I_PCI_TOP/U3393/A1 (OAI21X1_RVT)          0.0191   0.2091   1.0000   0.0132   0.0132 &   4.5806 r
  I_PCI_TOP/U3393/Y (OAI21X1_RVT)                    0.1086   1.0000            0.4300 &   5.0106 f
  I_PCI_TOP/n3463 (net)        2   1.3917 
  I_PCI_TOP/U3496/A2 (NAND2X0_RVT)          0.0000   0.1086   1.0000   0.0000   0.0000 &   5.0106 f
  I_PCI_TOP/U3496/Y (NAND2X0_RVT)                    0.3678   1.0000            0.2796 &   5.2902 r
  I_PCI_TOP/n11170 (net)       4   3.4690 
  I_PCI_TOP/ctmTdsLR_3_6805/A2 (NAND2X0_RVT)
                                            0.0185   0.3678   1.0000   0.0128   0.0128 &   5.3030 r
  I_PCI_TOP/ctmTdsLR_3_6805/Y (NAND2X0_RVT)          0.1501   1.0000            0.2476 &   5.5506 f
  I_PCI_TOP/tmp_net1369 (net)
                               1   0.8542 
  I_PCI_TOP/ctmTdsLR_1_6803/A2 (NAND3X0_LVT)
                                            0.0000   0.1501   1.0000   0.0000   0.0000 &   5.5506 f
  I_PCI_TOP/ctmTdsLR_1_6803/Y (NAND3X0_LVT)          0.1088   1.0000            0.1495 &   5.7001 r
  I_PCI_TOP/n11155 (net)       2   1.7267 
  I_PCI_TOP/ctmTdsLR_1_3580/A2 (NAND4X0_LVT)
                                            0.0045   0.1088   1.0000   0.0031   0.0031 &   5.7032 r
  I_PCI_TOP/ctmTdsLR_1_3580/Y (NAND4X0_LVT)          0.1307   1.0000            0.1066 &   5.8098 f
  I_PCI_TOP/n3778 (net)        2   1.3558 
  I_PCI_TOP/U3767/A1 (AO22X1_RVT)           0.0000   0.1307   1.0000   0.0000   0.0000 &   5.8098 f
  I_PCI_TOP/U3767/Y (AO22X1_RVT)                     0.1218   1.0000            0.3770 &   6.1868 f
  I_PCI_TOP/n11512 (net)       5   3.9522 
  I_PCI_TOP/ctmTdsLR_1_3897/A2 (OAI222X1_LVT)
                                            0.0000   0.1218   1.0000   0.0000   0.0000 &   6.1868 f
  I_PCI_TOP/ctmTdsLR_1_3897/Y (OAI222X1_LVT)         0.0444   1.0000            0.2761 &   6.4629 r
  I_PCI_TOP/n11545 (net)       1   1.0902 
  I_PCI_TOP/ZBUF_237_inst_5133/A (NBUFFX2_RVT)
                                            0.0000   0.0444   1.0000   0.0000   0.0000 &   6.4629 r
  I_PCI_TOP/ZBUF_237_inst_5133/Y (NBUFFX2_RVT)       0.1700   1.0000            0.1713 &   6.6342 r
  I_PCI_TOP/ZBUF_237_40 (net)
                              10   9.3645 
  I_PCI_TOP/ctmTdsLR_1_4153/A (INVX0_HVT)   0.0000   0.1700   1.0000   0.0000   0.0005 &   6.6348 r
  I_PCI_TOP/ctmTdsLR_1_4153/Y (INVX0_HVT)            0.0998   1.0000            0.1628 &   6.7976 f
  I_PCI_TOP/tmp_net590 (net)   1   0.6469 
  I_PCI_TOP/ctmTdsLR_2_4154/A2 (OA21X1_RVT)
                                            0.0000   0.0998   1.0000   0.0000   0.0000 &   6.7976 f
  I_PCI_TOP/ctmTdsLR_2_4154/Y (OA21X1_RVT)           0.0987   1.0000            0.2837 &   7.0813 f
  I_PCI_TOP/n11496 (net)       1   1.4847 
  I_PCI_TOP/U144/A1 (XNOR2X1_RVT)           0.0000   0.0987   1.0000   0.0000   0.0000 &   7.0813 f
  I_PCI_TOP/U144/Y (XNOR2X1_RVT)                     0.1196   1.0000            0.3651 &   7.4464 f
  I_PCI_TOP/n12027 (net)       1   1.1753 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__23_/D (SDFFARX1_RVT)
                                            0.0117   0.1196   1.0000   0.0081   0.0081 &   7.4545 f
  data arrival time                                                                        7.4545

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6216     8.1216
  clock reconvergence pessimism                                                 0.0572     8.1788
  clock uncertainty                                                            -0.1000     8.0788
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__23_/CLK (SDFFARX1_RVT)                            8.0788 r
  library setup time                                          1.0000           -0.6529     7.4259
  data required time                                                                       7.4259
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4259
  data arrival time                                                                       -7.4545
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0286


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1676     3.2176
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__17_/CLK (SDFFNARX1_HVT)
                                                     0.0812                     0.0000     3.2176 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__17_/Q (SDFFNARX1_HVT)
                                                     0.3719   1.0000            1.2451 &   4.4627 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_578 (net)
                               5   6.3662 
  I_SDRAM_TOP/I_SDRAM_IF/U5072/A4 (MUX41X1_RVT)
                                            0.0465   0.3719   1.0000   0.0314   0.0314 &   4.4941 f
  I_SDRAM_TOP/I_SDRAM_IF/U5072/Y (MUX41X1_RVT)       0.1842   1.0000            0.8881 &   5.3822 f
  I_SDRAM_TOP/I_SDRAM_IF/n2984 (net)
                               2   1.7682 
  I_SDRAM_TOP/I_SDRAM_IF/U6151/A2 (AO22X1_RVT)
                                            0.0163   0.1842   1.0000   0.0113   0.0113 &   5.3935 f
  I_SDRAM_TOP/I_SDRAM_IF/U6151/Y (AO22X1_RVT)        0.0927   1.0000            0.3940 &   5.7875 f
  I_SDRAM_TOP/I_SDRAM_IF/N3208 (net)
                               1   1.4964 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__13_/D (SDFFNARX1_HVT)
                                            0.0084   0.0927   1.0000   0.0058   0.0058 &   5.7933 f
  data arrival time                                                                        5.7933

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0777     7.2277
  clock reconvergence pessimism                                                 0.0796     7.3073
  clock uncertainty                                                            -0.1000     7.2073
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__13_/CLK (SDFFNARX1_HVT)                      7.2073 f
  library setup time                                          1.0000           -1.4425     5.7648
  data required time                                                                       5.7648
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7648
  data arrival time                                                                       -5.7933
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0285


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__2_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__25_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_24620_5531/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6896     0.6896
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__2_/CLK (SDFFARX1_RVT)
                                                     0.0678                     0.0000     0.6896 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__2_/QN (SDFFARX1_RVT)
                                                     0.1523   1.0000            0.3797 &   1.0693 f
  I_PCI_TOP/mult_x_24_n809 (net)
                               2   2.1519 
  I_PCI_TOP/U8484/A (NBUFFX4_RVT)           0.0000   0.1523   1.0000   0.0000   0.0000 &   1.0693 f
  I_PCI_TOP/U8484/Y (NBUFFX4_RVT)                    0.1357   1.0000            0.2699 &   1.3392 f
  I_PCI_TOP/n12241 (net)      16  21.8934 
  I_PCI_TOP/U2090/A1 (NOR2X2_HVT)           0.0000   0.1358   1.0000   0.0000   0.0012 &   1.3404 f
  I_PCI_TOP/U2090/Y (NOR2X2_HVT)                     0.2099   1.0000            0.6435 &   1.9839 r
  I_PCI_TOP/n2069 (net)        2   5.1214 
  I_PCI_TOP/U2126/A1 (XOR3X1_RVT)           0.0000   0.2099   1.0000   0.0000   0.0001 &   1.9839 r
  I_PCI_TOP/U2126/Y (XOR3X1_RVT)                     0.1409   1.0000            0.6923 &   2.6762 f
  I_PCI_TOP/n2158 (net)        1   2.7179 
  I_PCI_TOP/U2219/CI (FADDX1_RVT)           0.0000   0.1409   1.0000   0.0000   0.0000 &   2.6763 f
  I_PCI_TOP/U2219/S (FADDX1_RVT)                     0.1246   1.0000            0.5629 &   3.2391 r
  I_PCI_TOP/n2162 (net)        2   1.8015 
  I_PCI_TOP/U2221/A1 (NAND2X0_RVT)          0.0108   0.1246   1.0000   0.0075   0.0075 &   3.2466 r
  I_PCI_TOP/U2221/Y (NAND2X0_RVT)                    0.1263   1.0000            0.1420 &   3.3886 f
  I_PCI_TOP/n2200 (net)        2   1.5556 
  I_PCI_TOP/U2222/A2 (AND2X1_RVT)           0.0173   0.1263   1.0000   0.0119   0.0119 &   3.4004 f
  I_PCI_TOP/U2222/Y (AND2X1_RVT)                     0.0732   1.0000            0.2220 &   3.6224 f
  I_PCI_TOP/n2167 (net)        2   1.1893 
  I_PCI_TOP/ctmTdsLR_2_3887/A1 (MUX21X1_RVT)
                                            0.0000   0.0732   1.0000   0.0000   0.0000 &   3.6225 f
  I_PCI_TOP/ctmTdsLR_2_3887/Y (MUX21X1_RVT)          0.1548   1.0000            0.3695 &   3.9919 f
  I_PCI_TOP/n2168 (net)        2   1.2664 
  I_PCI_TOP/U2227/A2 (OR2X1_RVT)            0.0000   0.1548   1.0000   0.0000   0.0000 &   3.9919 f
  I_PCI_TOP/U2227/Y (OR2X1_RVT)                      0.0749   1.0000            0.2435 &   4.2355 f
  I_PCI_TOP/n2176 (net)        2   1.1970 
  I_PCI_TOP/U2228/A1 (NAND2X0_RVT)          0.0000   0.0749   1.0000   0.0000   0.0000 &   4.2355 f
  I_PCI_TOP/U2228/Y (NAND2X0_RVT)                    0.1893   1.0000            0.1549 &   4.3904 r
  I_PCI_TOP/n2173 (net)        2   1.3857 
  I_PCI_TOP/ctmTdsLR_1_4538/A (INVX0_HVT)   0.0000   0.1893   1.0000   0.0000   0.0000 &   4.3904 r
  I_PCI_TOP/ctmTdsLR_1_4538/Y (INVX0_HVT)            0.1049   1.0000            0.1734 &   4.5639 f
  I_PCI_TOP/tmp_net757 (net)   1   0.6053 
  I_PCI_TOP/ctmTdsLR_2_4539/A2 (MUX21X1_RVT)
                                            0.0000   0.1049   1.0000   0.0000   0.0000 &   4.5639 f
  I_PCI_TOP/ctmTdsLR_2_4539/Y (MUX21X1_RVT)          0.1711   1.0000            0.3888 &   4.9527 f
  I_PCI_TOP/n2333 (net)        2   1.9823 
  I_PCI_TOP/U2381/A2 (NAND2X0_RVT)          0.0141   0.1711   1.0000   0.0098   0.0098 &   4.9625 f
  I_PCI_TOP/U2381/Y (NAND2X0_RVT)                    0.2599   1.0000            0.2691 &   5.2316 r
  I_PCI_TOP/n10094 (net)       3   2.1774 
  I_PCI_TOP/U2382/A (INVX0_HVT)             0.0079   0.2599   1.0000   0.0055   0.0055 &   5.2371 r
  I_PCI_TOP/U2382/Y (INVX0_HVT)                      0.1274   1.0000            0.2132 &   5.4503 f
  I_PCI_TOP/n2340 (net)        1   0.5178 
  I_PCI_TOP/ctmTdsLR_1_3245/A2 (NAND2X0_RVT)
                                            0.0000   0.1274   1.0000   0.0000   0.0000 &   5.4503 f
  I_PCI_TOP/ctmTdsLR_1_3245/Y (NAND2X0_RVT)          0.1461   1.0000            0.1775 &   5.6278 r
  I_PCI_TOP/tmp_net194 (net)   1   0.8717 
  I_PCI_TOP/ctmTdsLR_2_3429/A2 (NAND3X0_LVT)
                                            0.0074   0.1461   1.0000   0.0052   0.0052 &   5.6330 r
  I_PCI_TOP/ctmTdsLR_2_3429/Y (NAND3X0_LVT)          0.1494   1.0000            0.1391 &   5.7721 f
  I_PCI_TOP/n10188 (net)       3   2.7422 
  I_PCI_TOP/U6861/A2 (NAND3X0_LVT)          0.0113   0.1494   1.0000   0.0078   0.0078 &   5.7799 f
  I_PCI_TOP/U6861/Y (NAND3X0_LVT)                    0.0929   1.0000            0.1352 &   5.9151 r
  I_PCI_TOP/n2495 (net)        1   1.0111 
  I_PCI_TOP/ctmTdsLR_1_3117/A1 (AND4X1_RVT)
                                            0.0203   0.0929   1.0000   0.0146   0.0146 &   5.9298 r
  I_PCI_TOP/ctmTdsLR_1_3117/Y (AND4X1_RVT)           0.1113   1.0000            0.2555 &   6.1852 r
  I_PCI_TOP/n2388 (net)        1   0.9395 
  I_PCI_TOP/U2426/A2 (OR2X1_RVT)            0.0064   0.1113   1.0000   0.0044   0.0044 &   6.1896 r
  I_PCI_TOP/U2426/Y (OR2X1_RVT)                      0.1533   1.0000            0.2094 &   6.3990 r
  I_PCI_TOP/n10739 (net)       4   4.1138 
  I_PCI_TOP/ctmTdsLR_4_6403/A2 (NAND2X0_LVT)
                                            0.0122   0.1533   1.0000   0.0085   0.0085 &   6.4075 r
  I_PCI_TOP/ctmTdsLR_4_6403/Y (NAND2X0_LVT)          0.0681   1.0000            0.0724 &   6.4799 f
  I_PCI_TOP/tmp_net1084 (net)
                               1   0.8240 
  I_PCI_TOP/ctmTdsLR_2_6401/A3 (NAND3X0_LVT)
                                            0.0000   0.0681   1.0000   0.0000   0.0000 &   6.4799 f
  I_PCI_TOP/ctmTdsLR_2_6401/Y (NAND3X0_LVT)          0.0981   1.0000            0.1023 &   6.5822 r
  I_PCI_TOP/tmp_net1085 (net)
                               1   1.8125 
  I_PCI_TOP/ctmTdsLR_1_6400/A (INVX2_LVT)   0.0000   0.0981   1.0000   0.0000   0.0000 &   6.5822 r
  I_PCI_TOP/ctmTdsLR_1_6400/Y (INVX2_LVT)            0.0711   1.0000            0.0658 &   6.6480 f
  I_PCI_TOP/n11280 (net)      10   8.6212 
  I_PCI_TOP/ctmTdsLR_2_3972/A2 (OA221X1_RVT)
                                            0.0000   0.0712   1.0000   0.0000   0.0005 &   6.6486 f
  I_PCI_TOP/ctmTdsLR_2_3972/Y (OA221X1_RVT)          0.1604   1.0000            0.4431 &   7.0917 f
  I_PCI_TOP/n7542 (net)        1   2.3953 
  I_PCI_TOP/U7504/A1 (XNOR2X2_RVT)          0.0000   0.1604   1.0000   0.0000   0.0000 &   7.0917 f
  I_PCI_TOP/U7504/Y (XNOR2X2_RVT)                    0.1112   1.0000            0.3527 &   7.4444 f
  I_PCI_TOP/I_PCI_CORE_N298 (net)
                               1   2.3784 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__25_/D (SDFFARX1_RVT)
                                            0.0053   0.1112   1.0000   0.0037   0.0037 &   7.4481 f
  data arrival time                                                                        7.4481

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6168     8.1168
  clock reconvergence pessimism                                                 0.0572     8.1740
  clock uncertainty                                                            -0.1000     8.0740
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__25_/CLK (SDFFARX1_RVT)                            8.0740 r
  library setup time                                          1.0000           -0.6543     7.4197
  data required time                                                                       7.4197
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4197
  data arrival time                                                                       -7.4481
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0284


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0778     1.0778
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__8_/CLK (SDFFARX1_HVT)
                                                     0.0842                     0.0000     1.0778 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__8_/Q (SDFFARX1_HVT)
                                                     0.3253   1.0000            1.3059 &   2.3837 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_26__8_ (net)
                               5   5.4921 
  I_SDRAM_TOP/I_SDRAM_IF/U3910/A4 (MUX41X1_RVT)
                                            0.0426   0.3253   1.0000   0.0293   0.0293 &   2.4130 f
  I_SDRAM_TOP/I_SDRAM_IF/U3910/Y (MUX41X1_RVT)       0.1918   1.0000            0.8729 &   3.2859 f
  I_SDRAM_TOP/I_SDRAM_IF/n1991 (net)
                               2   2.6982 
  I_SDRAM_TOP/I_SDRAM_IF/U3912/A2 (AO22X1_RVT)
                                            0.0274   0.1918   1.0000   0.0190   0.0190 &   3.3049 f
  I_SDRAM_TOP/I_SDRAM_IF/U3912/Y (AO22X1_RVT)        0.0963   1.0000            0.4053 &   3.7102 f
  I_SDRAM_TOP/I_SDRAM_IF/N1616 (net)
                               1   1.7924 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__4_/D (SDFFARX1_HVT)
                                            0.0152   0.0963   1.0000   0.0106   0.0106 &   3.7208 f
  data arrival time                                                                        3.7208

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9636     5.0636
  clock reconvergence pessimism                                                 0.0916     5.1552
  clock uncertainty                                                            -0.1000     5.0552
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__4_/CLK (SDFFARX1_HVT)                        5.0552 r
  library setup time                                          1.0000           -1.3627     3.6925
  data required time                                                                       3.6925
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6925
  data arrival time                                                                       -3.7208
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0283


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__24_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__24_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_25576_5540/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6922     0.6922
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__24_/CLK (SDFFARX1_RVT)
                                                     0.0776                     0.0000     0.6922 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__24_/QN (SDFFARX1_RVT)
                                                     0.1565   1.0000            0.3903 &   1.0825 f
  I_PCI_TOP/mult_x_26_n819 (net)
                               2   2.3585 
  I_PCI_TOP/U9353/A (NBUFFX8_HVT)           0.0000   0.1565   1.0000   0.0000   0.0000 &   1.0825 f
  I_PCI_TOP/U9353/Y (NBUFFX8_HVT)                    0.2160   1.0000            0.3690 &   1.4515 f
  I_PCI_TOP/n12378 (net)      17  23.1696 
  I_PCI_TOP/U4912/A1 (NOR2X1_HVT)           0.0000   0.2166   1.0000   0.0000   0.0025 &   1.4540 f
  I_PCI_TOP/U4912/Y (NOR2X1_HVT)                     0.1690   1.0000            0.6588 &   2.1129 r
  I_PCI_TOP/n4959 (net)        1   2.1693 
  I_PCI_TOP/U5034/CI (FADDX1_RVT)           0.0000   0.1690   1.0000   0.0000   0.0000 &   2.1129 r
  I_PCI_TOP/U5034/S (FADDX1_RVT)                     0.1627   1.0000            0.5216 &   2.6345 f
  I_PCI_TOP/n5222 (net)        2   3.4403 
  I_PCI_TOP/U5037/A (FADDX1_RVT)            0.0000   0.1627   1.0000   0.0000   0.0000 &   2.6345 f
  I_PCI_TOP/U5037/CO (FADDX1_RVT)                    0.1294   1.0000            0.4049 &   3.0394 f
  I_PCI_TOP/n4969 (net)        2   1.5866 
  I_PCI_TOP/U5040/A2 (NAND2X0_RVT)          0.0000   0.1294   1.0000   0.0000   0.0000 &   3.0394 f
  I_PCI_TOP/U5040/Y (NAND2X0_RVT)                    0.2371   1.0000            0.2271 &   3.2664 r
  I_PCI_TOP/n5346 (net)        2   1.9485 
  I_PCI_TOP/U5372/A1 (NAND2X0_RVT)          0.0187   0.2371   1.0000   0.0129   0.0130 &   3.2794 r
  I_PCI_TOP/U5372/Y (NAND2X0_RVT)                    0.1582   1.0000            0.1807 &   3.4601 f
  I_PCI_TOP/n5348 (net)        1   1.3668 
  I_PCI_TOP/U5373/A1 (XNOR2X1_RVT)          0.0137   0.1582   1.0000   0.0095   0.0095 &   3.4696 f
  I_PCI_TOP/U5373/Y (XNOR2X1_RVT)                    0.1359   1.0000            0.4211 &   3.8907 f
  I_PCI_TOP/n5350 (net)        2   2.3603 
  I_PCI_TOP/U5376/A2 (NAND2X1_RVT)          0.0097   0.1359   1.0000   0.0068   0.0068 &   3.8975 f
  I_PCI_TOP/U5376/Y (NAND2X1_RVT)                    0.0941   1.0000            0.3127 &   4.2102 r
  I_PCI_TOP/n5367 (net)        2   2.1218 
  I_PCI_TOP/U5377/A2 (AND2X1_RVT)           0.0082   0.0941   1.0000   0.0058   0.0059 &   4.2161 r
  I_PCI_TOP/U5377/Y (AND2X1_RVT)                     0.0828   1.0000            0.1846 &   4.4006 r
  I_PCI_TOP/n5356 (net)        2   1.4262 
  I_PCI_TOP/ctmTdsLR_1_2913/A (INVX0_LVT)   0.0000   0.0828   1.0000   0.0000   0.0000 &   4.4006 r
  I_PCI_TOP/ctmTdsLR_1_2913/Y (INVX0_LVT)            0.0424   1.0000            0.0333 &   4.4339 f
  I_PCI_TOP/tmp_net82 (net)    1   0.6971 
  I_PCI_TOP/ctmTdsLR_2_2914/A2 (MUX21X1_LVT)
                                            0.0000   0.0424   1.0000   0.0000   0.0000 &   4.4339 f
  I_PCI_TOP/ctmTdsLR_2_2914/Y (MUX21X1_LVT)          0.0777   1.0000            0.1603 &   4.5942 f
  I_PCI_TOP/n5357 (net)        2   2.1028 
  I_PCI_TOP/U5382/A2 (OR2X1_RVT)            0.0000   0.0777   1.0000   0.0000   0.0000 &   4.5942 f
  I_PCI_TOP/U5382/Y (OR2X1_RVT)                      0.0749   1.0000            0.2027 &   4.7969 f
  I_PCI_TOP/n5391 (net)        2   1.3001 
  I_PCI_TOP/U5383/A2 (NAND2X0_RVT)          0.0000   0.0749   1.0000   0.0000   0.0000 &   4.7969 f
  I_PCI_TOP/U5383/Y (NAND2X0_RVT)                    0.1800   1.0000            0.1570 &   4.9539 r
  I_PCI_TOP/n5362 (net)        1   1.2909 
  I_PCI_TOP/U5385/A1 (XOR2X1_RVT)           0.0105   0.1800   1.0000   0.0073   0.0073 &   4.9612 r
  I_PCI_TOP/U5385/Y (XOR2X1_RVT)                     0.1666   1.0000            0.5279 &   5.4892 f
  I_PCI_TOP/n5706 (net)        2   2.9451 
  I_PCI_TOP/U5388/A1 (NAND2X0_RVT)          0.0226   0.1666   1.0000   0.0159   0.0159 &   5.5051 f
  I_PCI_TOP/U5388/Y (NAND2X0_RVT)                    0.2409   1.0000            0.2448 &   5.7499 r
  I_PCI_TOP/n10821 (net)       3   1.8630 
  I_PCI_TOP/ctmTdsLR_1_3892/A (INVX0_LVT)   0.0239   0.2409   1.0000   0.0166   0.0166 &   5.7664 r
  I_PCI_TOP/ctmTdsLR_1_3892/Y (INVX0_LVT)            0.0918   1.0000            0.0326 &   5.7990 f
  I_PCI_TOP/tmp_net460 (net)   1   0.6169 
  I_PCI_TOP/ctmTdsLR_2_3893/A2 (OA21X1_RVT)
                                            0.0000   0.0918   1.0000   0.0000   0.0000 &   5.7990 f
  I_PCI_TOP/ctmTdsLR_2_3893/Y (OA21X1_RVT)           0.1162   1.0000            0.3023 &   6.1013 f
  I_PCI_TOP/n10825 (net)       3   2.9398 
  I_PCI_TOP/U5710/A (INVX0_LVT)             0.0055   0.1162   1.0000   0.0038   0.0038 &   6.1051 f
  I_PCI_TOP/U5710/Y (INVX0_LVT)                      0.0635   1.0000            0.0875 &   6.1926 r
  I_PCI_TOP/n5710 (net)        1   0.7509 
  I_PCI_TOP/ctmTdsLR_2_6450/A1 (NAND2X0_RVT)
                                            0.0000   0.0635   1.0000   0.0000   0.0000 &   6.1926 r
  I_PCI_TOP/ctmTdsLR_2_6450/Y (NAND2X0_RVT)          0.0837   1.0000            0.0903 &   6.2829 f
  I_PCI_TOP/tmp_net1117 (net)
                               1   0.8933 
  I_PCI_TOP/ctmTdsLR_1_6449/A1 (NAND3X0_LVT)
                                            0.0104   0.0837   1.0000   0.0072   0.0072 &   6.2901 f
  I_PCI_TOP/ctmTdsLR_1_6449/Y (NAND3X0_LVT)          0.1239   1.0000            0.1156 &   6.4057 r
  I_PCI_TOP/n7675 (net)        2   2.4440 
  I_PCI_TOP/U5717/A3 (AOI21X2_RVT)          0.0000   0.1239   1.0000   0.0000   0.0000 &   6.4057 r
  I_PCI_TOP/U5717/Y (AOI21X2_RVT)                    0.1257   1.0000            0.2956 &   6.7012 f
  I_PCI_TOP/n11366 (net)      11  10.0810 
  I_PCI_TOP/ctmTdsLR_1_4446/A (INVX0_LVT)   0.0040   0.1257   1.0000   0.0027   0.0034 &   6.7046 f
  I_PCI_TOP/ctmTdsLR_1_4446/Y (INVX0_LVT)            0.0693   1.0000            0.0959 &   6.8005 r
  I_PCI_TOP/tmp_net723 (net)   1   0.8899 
  I_PCI_TOP/ctmTdsLR_2_6753/A1 (NAND3X0_RVT)
                                            0.0036   0.0693   1.0000   0.0025   0.0025 &   6.8030 r
  I_PCI_TOP/ctmTdsLR_2_6753/Y (NAND3X0_RVT)          0.1466   1.0000            0.1245 &   6.9275 f
  I_PCI_TOP/tmp_net1331 (net)
                               1   0.8693 
  I_PCI_TOP/ctmTdsLR_1_6752/A1 (NAND3X0_LVT)
                                            0.0310   0.1466   1.0000   0.0223   0.0223 &   6.9498 f
  I_PCI_TOP/ctmTdsLR_1_6752/Y (NAND3X0_LVT)          0.0986   1.0000            0.1375 &   7.0874 r
  I_PCI_TOP/n11322 (net)       1   1.4760 
  I_PCI_TOP/U10831/A1 (XNOR2X1_RVT)         0.0000   0.0986   1.0000   0.0000   0.0000 &   7.0874 r
  I_PCI_TOP/U10831/Y (XNOR2X1_RVT)                   0.1140   1.0000            0.3546 &   7.4420 f
  I_PCI_TOP/I_PCI_CORE_N361 (net)
                               1   0.7883 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__24_/D (SDFFARX1_RVT)
                                            0.0000   0.1140   1.0000   0.0000   0.0000 &   7.4420 f
  data arrival time                                                                        7.4420

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6206     8.1206
  clock reconvergence pessimism                                                 0.0468     8.1674
  clock uncertainty                                                            -0.1000     8.0674
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__24_/CLK (SDFFARX1_RVT)                            8.0674 r
  library setup time                                          1.0000           -0.6536     7.4138
  data required time                                                                       7.4138
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4138
  data arrival time                                                                       -7.4420
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0282


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1124     1.1124
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__11_/CLK (SDFFARX1_HVT)
                                                     0.1220                     0.0000     1.1124 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__11_/Q (SDFFARX1_HVT)
                                                     0.3202   1.0000            1.3307 &   2.4431 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_39__11_ (net)
                               5   5.3646 
  I_SDRAM_TOP/I_SDRAM_IF/U1343/A4 (MUX41X1_RVT)
                                            0.0214   0.3202   1.0000   0.0148   0.0149 &   2.4579 f
  I_SDRAM_TOP/I_SDRAM_IF/U1343/Y (MUX41X1_RVT)       0.1907   1.0000            0.8662 &   3.3242 f
  I_SDRAM_TOP/I_SDRAM_IF/n1271 (net)
                               2   2.5698 
  I_SDRAM_TOP/I_SDRAM_IF/U1345/A2 (AO22X1_RVT)
                                            0.0228   0.1907   1.0000   0.0158   0.0158 &   3.3400 f
  I_SDRAM_TOP/I_SDRAM_IF/U1345/Y (AO22X1_RVT)        0.0919   1.0000            0.3899 &   3.7299 f
  I_SDRAM_TOP/I_SDRAM_IF/N2252 (net)
                               1   0.9805 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__7_/D (SDFFARX1_HVT)
                                            0.0000   0.0919   1.0000   0.0000   0.0000 &   3.7299 f
  data arrival time                                                                        3.7299

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9744     5.0744
  clock reconvergence pessimism                                                 0.0685     5.1429
  clock uncertainty                                                            -0.1000     5.0429
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__7_/CLK (SDFFARX1_HVT)                        5.0429 r
  library setup time                                          1.0000           -1.3412     3.7017
  data required time                                                                       3.7017
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7017
  data arrival time                                                                       -3.7299
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0282


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__2_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__23_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_25576_5540/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6834     0.6834
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__2_/CLK (SDFFARX1_RVT)
                                                     0.0897                     0.0000     0.6834 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__2_/QN (SDFFARX1_RVT)
                                                     0.1629   1.0000            0.4240 &   1.1074 r
  I_PCI_TOP/mult_x_30_n809 (net)
                               3   2.6912 
  I_PCI_TOP/U7478/A (NBUFFX4_RVT)           0.0000   0.1629   1.0000   0.0000   0.0000 &   1.1074 r
  I_PCI_TOP/U7478/Y (NBUFFX4_RVT)                    0.1601   1.0000            0.2463 &   1.3537 r
  I_PCI_TOP/n12135 (net)      15  17.1671 
  I_PCI_TOP/U7781/A1 (NOR2X1_RVT)           0.0046   0.1605   1.0000   0.0032   0.0044 &   1.3581 r
  I_PCI_TOP/U7781/Y (NOR2X1_RVT)                     0.1099   1.0000            0.3036 &   1.6617 f
  I_PCI_TOP/n7933 (net)        3   4.9731 
  I_PCI_TOP/U7875/A2 (AND2X1_RVT)           0.0000   0.1099   1.0000   0.0000   0.0000 &   1.6617 f
  I_PCI_TOP/U7875/Y (AND2X1_RVT)                     0.1165   1.0000            0.2519 &   1.9136 f
  I_PCI_TOP/n7934 (net)        2   4.4651 
  I_PCI_TOP/ctmTdsLR_2_4694/A1 (AO21X1_RVT)
                                            0.0041   0.1165   1.0000   0.0029   0.0029 &   1.9166 f
  I_PCI_TOP/ctmTdsLR_2_4694/Y (AO21X1_RVT)           0.1129   1.0000            0.3367 &   2.2533 f
  I_PCI_TOP/n7938 (net)        4   2.8118 
  I_PCI_TOP/ctmTdsLR_1_3015/A1 (OA222X1_RVT)
                                            0.0000   0.1129   1.0000   0.0000   0.0000 &   2.2533 f
  I_PCI_TOP/ctmTdsLR_1_3015/Y (OA222X1_RVT)          0.1682   1.0000            0.5377 &   2.7911 f
  I_PCI_TOP/n8074 (net)        2   2.2336 
  I_PCI_TOP/U7937/A2 (OA21X1_RVT)           0.0191   0.1682   1.0000   0.0132   0.0132 &   2.8043 f
  I_PCI_TOP/U7937/Y (OA21X1_RVT)                     0.1257   1.0000            0.3541 &   3.1584 f
  I_PCI_TOP/n8072 (net)        3   3.7446 
  I_PCI_TOP/ctmTdsLR_1_3386/A4 (AOI222X1_RVT)
                                            0.0084   0.1257   1.0000   0.0058   0.0059 &   3.1643 f
  I_PCI_TOP/ctmTdsLR_1_3386/Y (AOI222X1_RVT)         0.1925   1.0000            0.5460 &   3.7102 r
  I_PCI_TOP/n8067 (net)        2   6.1167 
  I_PCI_TOP/ctmTdsLR_1_3558/A3 (XNOR3X1_RVT)
                                            0.0000   0.1925   1.0000   0.0000   0.0001 &   3.7103 r
  I_PCI_TOP/ctmTdsLR_1_3558/Y (XNOR3X1_RVT)          0.1976   1.0000            0.3935 &   4.1038 r
  I_PCI_TOP/n8086 (net)        2   1.7578 
  I_PCI_TOP/U8053/A2 (OR2X1_RVT)            0.0166   0.1976   1.0000   0.0115   0.0115 &   4.1153 r
  I_PCI_TOP/U8053/Y (OR2X1_RVT)                      0.1130   1.0000            0.2386 &   4.3539 r
  I_PCI_TOP/n8099 (net)        3   2.6162 
  I_PCI_TOP/ctmTdsLR_1_4061/A1 (NAND2X0_HVT)
                                            0.0040   0.1130   1.0000   0.0028   0.0028 &   4.3567 r
  I_PCI_TOP/ctmTdsLR_1_4061/Y (NAND2X0_HVT)          0.2119   1.0000            0.2198 &   4.5766 f
  I_PCI_TOP/tmp_net543 (net)   1   0.6719 
  I_PCI_TOP/ctmTdsLR_3_4423/A1 (NAND3X0_RVT)
                                            0.0000   0.2119   1.0000   0.0000   0.0000 &   4.5766 f
  I_PCI_TOP/ctmTdsLR_3_4423/Y (NAND3X0_RVT)          0.2806   1.0000            0.2933 &   4.8699 r
  I_PCI_TOP/n8140 (net)        1   3.6674 
  I_PCI_TOP/U8123/B (FADDX1_RVT)            0.0215   0.2806   1.0000   0.0149   0.0150 &   4.8849 r
  I_PCI_TOP/U8123/S (FADDX1_RVT)                     0.1426   1.0000            0.5839 &   5.4687 f
  I_PCI_TOP/n8147 (net)        2   1.7074 
  I_PCI_TOP/U8129/A1 (NOR2X0_RVT)           0.0000   0.1426   1.0000   0.0000   0.0000 &   5.4688 f
  I_PCI_TOP/U8129/Y (NOR2X0_RVT)                     0.1353   1.0000            0.3752 &   5.8439 r
  I_PCI_TOP/n10688 (net)       5   3.8518 
  I_PCI_TOP/ctmTdsLR_2_2925/A1 (OA221X1_LVT)
                                            0.0000   0.1353   1.0000   0.0000   0.0000 &   5.8440 r
  I_PCI_TOP/ctmTdsLR_2_2925/Y (OA221X1_LVT)          0.1126   1.0000            0.1968 &   6.0407 r
  I_PCI_TOP/n10697 (net)       4   4.2979 
  I_PCI_TOP/U9605/A (INVX1_HVT)             0.0031   0.1126   1.0000   0.0021   0.0022 &   6.0429 r
  I_PCI_TOP/U9605/Y (INVX1_HVT)                      0.1077   1.0000            0.1375 &   6.1804 f
  I_PCI_TOP/n11693 (net)       2   1.5871 
  I_PCI_TOP/ctmTdsLR_1_4002/A1 (NAND2X0_RVT)
                                            0.0000   0.1077   1.0000   0.0000   0.0000 &   6.1804 f
  I_PCI_TOP/ctmTdsLR_1_4002/Y (NAND2X0_RVT)          0.1334   1.0000            0.1501 &   6.3305 r
  I_PCI_TOP/tmp_net521 (net)   1   0.7269 
  I_PCI_TOP/ctmTdsLR_2_4003/A1 (AND2X1_HVT)
                                            0.0000   0.1334   1.0000   0.0000   0.0000 &   6.3305 r
  I_PCI_TOP/ctmTdsLR_2_4003/Y (AND2X1_HVT)           0.1901   1.0000            0.4022 &   6.7327 r
  I_PCI_TOP/n10667 (net)       2   1.8538 
  I_PCI_TOP/ctmTdsLR_2_4334/A3 (OA21X1_RVT)
                                            0.0180   0.1901   1.0000   0.0125   0.0125 &   6.7452 r
  I_PCI_TOP/ctmTdsLR_2_4334/Y (OA21X1_RVT)           0.0885   1.0000            0.2397 &   6.9849 r
  I_PCI_TOP/n10644 (net)       1   1.1322 
  I_PCI_TOP/U10362/A1 (XOR2X1_RVT)          0.0000   0.0885   1.0000   0.0000   0.0000 &   6.9849 r
  I_PCI_TOP/U10362/Y (XOR2X1_RVT)                    0.1493   1.0000            0.4542 &   7.4391 f
  I_PCI_TOP/I_PCI_CORE_N488 (net)
                               1   1.6395 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__23_/D (SDFFARX1_RVT)
                                            0.0000   0.1493   1.0000   0.0000   0.0000 &   7.4391 f
  data arrival time                                                                        7.4391

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6251     8.1251
  clock reconvergence pessimism                                                 0.0468     8.1719
  clock uncertainty                                                            -0.1000     8.0719
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__23_/CLK (SDFFARX1_RVT)                            8.0719 r
  library setup time                                          1.0000           -0.6605     7.4114
  data required time                                                                       7.4114
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4114
  data arrival time                                                                       -7.4391
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0277


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1710     3.2210
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__4_/CLK (SDFFNARX1_HVT)
                                                     0.0882                     0.0000     3.2210 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__4_/Q (SDFFNARX1_HVT)
                                                     0.3506   1.0000            1.2365 &   4.4575 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_845 (net)
                               5   5.7674 
  I_SDRAM_TOP/I_SDRAM_IF/U5062/A4 (MUX41X1_RVT)
                                            0.0118   0.3506   1.0000   0.0082   0.0082 &   4.4658 f
  I_SDRAM_TOP/I_SDRAM_IF/U5062/Y (MUX41X1_RVT)       0.1882   1.0000            0.8842 &   5.3499 f
  I_SDRAM_TOP/I_SDRAM_IF/n2858 (net)
                               2   2.2862 
  I_SDRAM_TOP/I_SDRAM_IF/U5064/A2 (AO22X1_RVT)
                                            0.0195   0.1882   1.0000   0.0131   0.0132 &   5.3631 f
  I_SDRAM_TOP/I_SDRAM_IF/U5064/Y (AO22X1_RVT)        0.0910   1.0000            0.3946 &   5.7577 f
  I_SDRAM_TOP/I_SDRAM_IF/N2720 (net)
                               1   1.3521 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__0_/D (SDFFNARX1_HVT)
                                            0.0116   0.0910   1.0000   0.0081   0.0081 &   5.7658 f
  data arrival time                                                                        5.7658

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0686     7.2186
  clock reconvergence pessimism                                                 0.0660     7.2846
  clock uncertainty                                                            -0.1000     7.1846
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__0_/CLK (SDFFNARX1_HVT)                        7.1846 f
  library setup time                                          1.0000           -1.4461     5.7386
  data required time                                                                       5.7386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7386
  data arrival time                                                                       -5.7658
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0272


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1709     3.2209
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__12_/CLK (SDFFNARX1_HVT)
                                                     0.0862                     0.0000     3.2209 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__12_/Q (SDFFNARX1_HVT)
                                                     0.3148   1.0000            1.2116 &   4.4325 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_744 (net)
                               5   4.7583 
  I_SDRAM_TOP/I_SDRAM_IF/U5850/A4 (MUX41X1_RVT)
                                            0.0318   0.3148   1.0000   0.0220   0.0220 &   4.4545 f
  I_SDRAM_TOP/I_SDRAM_IF/U5850/Y (MUX41X1_RVT)       0.1960   1.0000            0.8747 &   5.3292 f
  I_SDRAM_TOP/I_SDRAM_IF/n3035 (net)
                               2   3.1845 
  I_SDRAM_TOP/I_SDRAM_IF/U5852/A2 (AO22X1_RVT)
                                            0.0629   0.1960   1.0000   0.0413   0.0414 &   5.3705 f
  I_SDRAM_TOP/I_SDRAM_IF/U5852/Y (AO22X1_RVT)        0.0944   1.0000            0.4058 &   5.7763 f
  I_SDRAM_TOP/I_SDRAM_IF/N2918 (net)
                               1   1.6317 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__8_/D (SDFFNARX1_HVT)
                                            0.0042   0.0944   1.0000   0.0029   0.0029 &   5.7792 f
  data arrival time                                                                        5.7792

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0703     7.2203
  clock reconvergence pessimism                                                 0.0794     7.2997
  clock uncertainty                                                            -0.1000     7.1997
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__8_/CLK (SDFFNARX1_HVT)                       7.1997 f
  library setup time                                          1.0000           -1.4476     5.7521
  data required time                                                                       5.7521
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7521
  data arrival time                                                                       -5.7792
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0271


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16764_5574/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1166     1.1166
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__24_/CLK (SDFFARX1_HVT)
                                                     0.1296                     0.0000     1.1166 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__24_/Q (SDFFARX1_HVT)
                                                     0.3078   1.0000            1.3287 &   2.4452 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_40__24_ (net)
                               5   5.0234 
  I_SDRAM_TOP/I_SDRAM_IF/U2423/A4 (MUX41X1_RVT)
                                            0.0498   0.3078   1.0000   0.0356   0.0357 &   2.4809 f
  I_SDRAM_TOP/I_SDRAM_IF/U2423/Y (MUX41X1_RVT)       0.1831   1.0000            0.8322 &   3.3131 f
  I_SDRAM_TOP/I_SDRAM_IF/n2215 (net)
                               2   1.5728 
  I_SDRAM_TOP/I_SDRAM_IF/U4153/A2 (AO22X1_RVT)
                                            0.0116   0.1831   1.0000   0.0081   0.0081 &   3.3211 f
  I_SDRAM_TOP/I_SDRAM_IF/U4153/Y (AO22X1_RVT)        0.1104   1.0000            0.4089 &   3.7300 f
  I_SDRAM_TOP/I_SDRAM_IF/N2297 (net)
                               1   2.5146 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__20_/D (SDFFARX1_HVT)
                                            0.0204   0.1104   1.0000   0.0146   0.0147 &   3.7447 f
  data arrival time                                                                        3.7447

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9916     5.0916
  clock reconvergence pessimism                                                 0.0901     5.1817
  clock uncertainty                                                            -0.1000     5.0817
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__20_/CLK (SDFFARX1_HVT)                       5.0817 r
  library setup time                                          1.0000           -1.3641     3.7176
  data required time                                                                       3.7176
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7176
  data arrival time                                                                       -3.7447
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0271


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1661     3.2161
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__17_/CLK (SDFFNARX1_HVT)
                                                     0.0775                     0.0000     3.2161 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__17_/Q (SDFFNARX1_HVT)
                                                     0.3615   1.0000            1.2355 &   4.4516 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_340 (net)
                               5   6.0744 
  I_SDRAM_TOP/I_SDRAM_IF/U7043/A4 (MUX41X1_RVT)
                                            0.0475   0.3615   1.0000   0.0333   0.0334 &   4.4850 f
  I_SDRAM_TOP/I_SDRAM_IF/U7043/Y (MUX41X1_RVT)       0.1904   1.0000            0.8979 &   5.3829 f
  I_SDRAM_TOP/I_SDRAM_IF/n4320 (net)
                               2   2.5366 
  I_SDRAM_TOP/I_SDRAM_IF/U7084/A2 (AO22X1_RVT)
                                            0.0258   0.1904   1.0000   0.0177   0.0177 &   5.4006 f
  I_SDRAM_TOP/I_SDRAM_IF/U7084/Y (AO22X1_RVT)        0.0838   1.0000            0.3852 &   5.7858 f
  I_SDRAM_TOP/I_SDRAM_IF/N3620 (net)
                               1   0.7855 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__13_/D (SDFFNARX1_HVT)
                                            0.0057   0.0838   1.0000   0.0040   0.0040 &   5.7897 f
  data arrival time                                                                        5.7897

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0740     7.2240
  clock reconvergence pessimism                                                 0.0796     7.3036
  clock uncertainty                                                            -0.1000     7.2036
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__13_/CLK (SDFFNARX1_HVT)                      7.2036 f
  library setup time                                          1.0000           -1.4409     5.7627
  data required time                                                                       5.7627
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7627
  data arrival time                                                                       -5.7897
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0271


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1701     3.2201
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__24_/CLK (SDFFNARX1_HVT)
                                                     0.0863                     0.0000     3.2201 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__24_/Q (SDFFNARX1_HVT)
                                                     0.3714   1.0000            1.2486 &   4.4688 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_259 (net)
                               5   6.3527 
  I_SDRAM_TOP/I_SDRAM_IF/U6523/A4 (MUX41X1_RVT)
                                            0.0575   0.3714   1.0000   0.0401   0.0401 &   4.5089 f
  I_SDRAM_TOP/I_SDRAM_IF/U6523/Y (MUX41X1_RVT)       0.1812   1.0000            0.8740 &   5.3829 f
  I_SDRAM_TOP/I_SDRAM_IF/n3500 (net)
                               2   1.3049 
  I_SDRAM_TOP/I_SDRAM_IF/U6525/A2 (AO22X1_RVT)
                                            0.0196   0.1812   1.0000   0.0136   0.0136 &   5.3965 f
  I_SDRAM_TOP/I_SDRAM_IF/U6525/Y (AO22X1_RVT)        0.1039   1.0000            0.3931 &   5.7897 f
  I_SDRAM_TOP/I_SDRAM_IF/N3785 (net)
                               1   1.5808 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__20_/D (SDFFNARX1_HVT)
                                            0.0000   0.1039   1.0000   0.0000   0.0000 &   5.7897 f
  data arrival time                                                                        5.7897

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0790     7.2290
  clock reconvergence pessimism                                                 0.0796     7.3086
  clock uncertainty                                                            -0.1000     7.2086
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__20_/CLK (SDFFNARX1_HVT)                      7.2086 f
  library setup time                                          1.0000           -1.4458     5.7628
  data required time                                                                       5.7628
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7628
  data arrival time                                                                       -5.7897
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0269


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8945_5606/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1757     3.2257
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__26_/CLK (SDFFNARX1_HVT)
                                                     0.0797                     0.0000     3.2257 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__26_/Q (SDFFNARX1_HVT)
                                                     0.3832   1.0000            1.2513 &   4.4770 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_203 (net)
                               5   6.6836 
  I_SDRAM_TOP/I_SDRAM_IF/U5414/A4 (MUX41X1_RVT)
                                            0.0478   0.3832   1.0000   0.0333   0.0334 &   4.5104 f
  I_SDRAM_TOP/I_SDRAM_IF/U5414/Y (MUX41X1_RVT)       0.1852   1.0000            0.9012 &   5.4116 f
  I_SDRAM_TOP/I_SDRAM_IF/n3299 (net)
                               2   1.9151 
  I_SDRAM_TOP/I_SDRAM_IF/U6480/A2 (AO22X1_RVT)
                                            0.0135   0.1852   1.0000   0.0093   0.0093 &   5.4210 f
  I_SDRAM_TOP/I_SDRAM_IF/U6480/Y (AO22X1_RVT)        0.0883   1.0000            0.3883 &   5.8093 f
  I_SDRAM_TOP/I_SDRAM_IF/N3882 (net)
                               1   1.1306 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__22_/D (SDFFNARX1_HVT)
                                            0.0000   0.0883   1.0000   0.0000   0.0000 &   5.8093 f
  data arrival time                                                                        5.8093

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0816     7.2316
  clock reconvergence pessimism                                                 0.0943     7.3259
  clock uncertainty                                                            -0.1000     7.2259
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__22_/CLK (SDFFNARX1_HVT)                      7.2259 f
  library setup time                                          1.0000           -1.4435     5.7824
  data required time                                                                       5.7824
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7824
  data arrival time                                                                       -5.8093
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0268


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0795     1.0795
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__28_/CLK (SDFFARX1_HVT)
                                                     0.1115                     0.0000     1.0795 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__28_/Q (SDFFARX1_HVT)
                                                     0.3394   1.0000            1.3347 &   2.4142 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_16__28_ (net)
                               5   5.8910 
  I_SDRAM_TOP/I_SDRAM_IF/U3112/A4 (MUX41X1_RVT)
                                            0.0594   0.3394   1.0000   0.0380   0.0381 &   2.4522 f
  I_SDRAM_TOP/I_SDRAM_IF/U3112/Y (MUX41X1_RVT)       0.1850   1.0000            0.8659 &   3.3182 f
  I_SDRAM_TOP/I_SDRAM_IF/n1939 (net)
                               2   1.8774 
  I_SDRAM_TOP/I_SDRAM_IF/U4026/A2 (AO22X1_RVT)
                                            0.0000   0.1850   1.0000   0.0000   0.0000 &   3.3182 f
  I_SDRAM_TOP/I_SDRAM_IF/U4026/Y (AO22X1_RVT)        0.0846   1.0000            0.3822 &   3.7003 f
  I_SDRAM_TOP/I_SDRAM_IF/N1161 (net)
                               1   0.8415 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__24_/D (SDFFARX1_HVT)
                                            0.0038   0.0846   1.0000   0.0026   0.0026 &   3.7030 f
  data arrival time                                                                        3.7030

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9636     5.0636
  clock reconvergence pessimism                                                 0.0685     5.1321
  clock uncertainty                                                            -0.1000     5.0321
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__24_/CLK (SDFFARX1_HVT)                       5.0321 r
  library setup time                                          1.0000           -1.3558     3.6763
  data required time                                                                       3.6763
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6763
  data arrival time                                                                       -3.7030
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0266


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__22_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__29_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_24620_5531/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6949     0.6949
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__22_/CLK (SDFFARX1_RVT)
                                                     0.0759                     0.0000     0.6949 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__22_/QN (SDFFARX1_RVT)
                                                     0.1578   1.0000            0.3907 &   1.0856 f
  I_PCI_TOP/mult_x_25_n821 (net)
                               2   2.4290 
  I_PCI_TOP/U9237/A (NBUFFX4_RVT)           0.0099   0.1578   1.0000   0.0070   0.0070 &   1.0926 f
  I_PCI_TOP/U9237/Y (NBUFFX4_RVT)                    0.1429   1.0000            0.2784 &   1.3710 f
  I_PCI_TOP/n12344 (net)      17  23.7993 
  I_PCI_TOP/U9179/A2 (OA22X1_HVT)           0.0000   0.1429   1.0000   0.0000   0.0010 &   1.3720 f
  I_PCI_TOP/U9179/Y (OA22X1_HVT)                     0.2283   1.0000            0.6337 &   2.0056 f
  I_PCI_TOP/n9249 (net)        1   0.8719 
  I_PCI_TOP/U9180/A1 (NOR2X0_HVT)           0.0085   0.2283   1.0000   0.0059   0.0059 &   2.0115 f
  I_PCI_TOP/U9180/Y (NOR2X0_HVT)                     0.1873   1.0000            0.6787 &   2.6902 r
  I_PCI_TOP/n9311 (net)        1   2.6586 
  I_PCI_TOP/U9232/B (FADDX1_RVT)            0.0000   0.1873   1.0000   0.0000   0.0000 &   2.6902 r
  I_PCI_TOP/U9232/CO (FADDX1_RVT)                    0.1447   1.0000            0.3570 &   3.0472 r
  I_PCI_TOP/n9269 (net)        1   2.1663 
  I_PCI_TOP/U9196/CI (FADDX1_RVT)           0.0064   0.1447   1.0000   0.0045   0.0045 &   3.0517 r
  I_PCI_TOP/U9196/S (FADDX1_RVT)                     0.1404   1.0000            0.4795 &   3.5312 f
  I_PCI_TOP/n9250 (net)        2   1.5388 
  I_PCI_TOP/U9184/A2 (NOR2X1_RVT)           0.0000   0.1404   1.0000   0.0000   0.0000 &   3.5312 f
  I_PCI_TOP/U9184/Y (NOR2X1_RVT)                     0.0701   1.0000            0.2912 &   3.8224 r
  I_PCI_TOP/n9320 (net)        2   1.2017 
  I_PCI_TOP/U9238/A (INVX0_HVT)             0.0000   0.0701   1.0000   0.0000   0.0000 &   3.8224 r
  I_PCI_TOP/U9238/Y (INVX0_HVT)                      0.0781   1.0000            0.0959 &   3.9183 f
  I_PCI_TOP/n9321 (net)        1   0.7304 
  I_PCI_TOP/U9239/A2 (NAND2X0_RVT)          0.0069   0.0781   1.0000   0.0048   0.0048 &   3.9231 f
  I_PCI_TOP/U9239/Y (NAND2X0_RVT)                    0.1719   1.0000            0.1552 &   4.0783 r
  I_PCI_TOP/n9324 (net)        1   1.1959 
  I_PCI_TOP/U2785/A1 (XOR2X1_RVT)           0.0000   0.1719   1.0000   0.0000   0.0000 &   4.0783 r
  I_PCI_TOP/U2785/Y (XOR2X1_RVT)                     0.1453   1.0000            0.4890 &   4.5673 f
  I_PCI_TOP/n11829 (net)       2   1.3343 
  I_PCI_TOP/U9242/A2 (NOR2X1_RVT)           0.0000   0.1453   1.0000   0.0000   0.0000 &   4.5673 f
  I_PCI_TOP/U9242/Y (NOR2X1_RVT)                     0.0808   1.0000            0.3009 &   4.8682 r
  I_PCI_TOP/n9998 (net)        2   1.6509 
  I_PCI_TOP/U9326/A1 (OAI21X2_RVT)          0.0044   0.0808   1.0000   0.0030   0.0031 &   4.8713 r
  I_PCI_TOP/U9326/Y (OAI21X2_RVT)                    0.1143   1.0000            0.3387 &   5.2100 f
  I_PCI_TOP/n10086 (net)       3   2.7461 
  I_PCI_TOP/U3963/A2 (NAND3X0_LVT)          0.0076   0.1143   1.0000   0.0053   0.0053 &   5.2153 f
  I_PCI_TOP/U3963/Y (NAND3X0_LVT)                    0.1080   1.0000            0.1318 &   5.3471 r
  I_PCI_TOP/n11915 (net)       2   1.9672 
  I_PCI_TOP/U9332/A1 (AND2X1_RVT)           0.0094   0.1080   1.0000   0.0065   0.0065 &   5.3536 r
  I_PCI_TOP/U9332/Y (AND2X1_RVT)                     0.0906   1.0000            0.1784 &   5.5321 r
  I_PCI_TOP/n10340 (net)       2   1.5415 
  I_PCI_TOP/U9333/A4 (AO22X1_RVT)           0.0000   0.0906   1.0000   0.0000   0.0000 &   5.5321 r
  I_PCI_TOP/U9333/Y (AO22X1_RVT)                     0.1216   1.0000            0.2309 &   5.7629 r
  I_PCI_TOP/n9410 (net)        2   2.1872 
  I_PCI_TOP/U9334/A2 (NOR2X1_RVT)           0.0000   0.1216   1.0000   0.0000   0.0000 &   5.7629 r
  I_PCI_TOP/U9334/Y (NOR2X1_RVT)                     0.0625   1.0000            0.2331 &   5.9960 f
  I_PCI_TOP/n10561 (net)       2   1.3615 
  I_PCI_TOP/U9336/A2 (OAI21X2_RVT)          0.0000   0.0625   1.0000   0.0000   0.0000 &   5.9960 f
  I_PCI_TOP/U9336/Y (OAI21X2_RVT)                    0.1596   1.0000            0.4218 &   6.4178 r
  I_PCI_TOP/n11101 (net)       8   7.9270 
  I_PCI_TOP/U7445/A (NBUFFX2_RVT)           0.0000   0.1596   1.0000   0.0000   0.0004 &   6.4182 r
  I_PCI_TOP/U7445/Y (NBUFFX2_RVT)                    0.1781   1.0000            0.2450 &   6.6632 r
  I_PCI_TOP/n12405 (net)      10   9.8543 
  I_PCI_TOP/ctmTdsLR_2_6150/A1 (NAND3X0_RVT)
                                            0.0000   0.1781   1.0000   0.0000   0.0006 &   6.6638 r
  I_PCI_TOP/ctmTdsLR_2_6150/Y (NAND3X0_RVT)          0.1395   1.0000            0.1529 &   6.8168 f
  I_PCI_TOP/tmp_net934 (net)   1   0.6264 
  I_PCI_TOP/ctmTdsLR_1_6447/A1 (NAND2X0_LVT)
                                            0.0000   0.1395   1.0000   0.0000   0.0000 &   6.8168 f
  I_PCI_TOP/ctmTdsLR_1_6447/Y (NAND2X0_LVT)          0.1119   1.0000            0.1536 &   6.9704 r
  I_PCI_TOP/tmp_net593 (net)   1   1.5266 
  I_PCI_TOP/ctmTdsLR_3_4306/S0 (MUX21X1_RVT)
                                            0.0055   0.1119   1.0000   0.0038   0.0038 &   6.9742 r
  I_PCI_TOP/ctmTdsLR_3_4306/Y (MUX21X1_RVT)          0.1564   1.0000            0.4295 &   7.4037 f
  I_PCI_TOP/ZINV_4_3 (net)     1   1.3102 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__29_/D (SDFFARX1_RVT)
                                            0.0242   0.1564   1.0000   0.0172   0.0172 &   7.4209 f
  data arrival time                                                                        7.4209

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6164     8.1164
  clock reconvergence pessimism                                                 0.0572     8.1736
  clock uncertainty                                                            -0.1000     8.0736
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__29_/CLK (SDFFARX1_RVT)                            8.0736 r
  library setup time                                          1.0000           -0.6791     7.3944
  data required time                                                                       7.3944
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.3944
  data arrival time                                                                       -7.4209
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0265


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0992     1.0992
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__13_/CLK (SDFFARX1_HVT)
                                                     0.1396                     0.0000     1.0992 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__13_/Q (SDFFARX1_HVT)
                                                     0.3102   1.0000            1.3375 &   2.4367 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_34__13_ (net)
                               5   5.0898 
  I_SDRAM_TOP/I_SDRAM_IF/U2465/A4 (MUX41X1_RVT)
                                            0.0680   0.3102   1.0000   0.0464   0.0465 &   2.4831 f
  I_SDRAM_TOP/I_SDRAM_IF/U2465/Y (MUX41X1_RVT)       0.1854   1.0000            0.8449 &   3.3280 f
  I_SDRAM_TOP/I_SDRAM_IF/n655 (net)
                               2   1.9387 
  I_SDRAM_TOP/I_SDRAM_IF/U2467/A2 (AO22X1_RVT)
                                            0.0152   0.1854   1.0000   0.0105   0.0105 &   3.3386 f
  I_SDRAM_TOP/I_SDRAM_IF/U2467/Y (AO22X1_RVT)        0.0835   1.0000            0.3807 &   3.7193 f
  I_SDRAM_TOP/I_SDRAM_IF/N2001 (net)
                               1   0.7639 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__9_/D (SDFFARX1_HVT)
                                            0.0000   0.0835   1.0000   0.0000   0.0000 &   3.7193 f
  data arrival time                                                                        3.7193

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9707     5.0707
  clock reconvergence pessimism                                                 0.0685     5.1392
  clock uncertainty                                                            -0.1000     5.0392
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__9_/CLK (SDFFARX1_HVT)                        5.0392 r
  library setup time                                          1.0000           -1.3464     3.6928
  data required time                                                                       3.6928
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6928
  data arrival time                                                                       -3.7193
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0264


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__8_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__28_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_14300_5536/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6990     0.6990
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__8_/CLK (SDFFARX1_RVT)
                                                     0.0968                     0.0000     0.6990 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__8_/QN (SDFFARX1_RVT)
                                                     0.1951   1.0000            0.4441 &   1.1431 f
  I_PCI_TOP/mult_x_28_n803 (net)
                               4   4.4533 
  I_PCI_TOP/ZBUF_591_inst_5227/A (NBUFFX4_HVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000 &   1.1431 f
  I_PCI_TOP/ZBUF_591_inst_5227/Y (NBUFFX4_HVT)       0.2857   1.0000            0.4526 &   1.5957 f
  I_PCI_TOP/ZBUF_591_51 (net)
                              13  17.8393 
  I_PCI_TOP/U4378/A1 (NOR2X2_HVT)           0.0084   0.2852   1.0000   0.0058   0.0074 &   1.6031 f
  I_PCI_TOP/U4378/Y (NOR2X2_HVT)                     0.1830   1.0000            0.7519 &   2.3550 r
  I_PCI_TOP/n4335 (net)        2   3.6232 
  I_PCI_TOP/U4388/A1 (XOR3X1_RVT)           0.0000   0.1830   1.0000   0.0000   0.0000 &   2.3550 r
  I_PCI_TOP/U4388/Y (XOR3X1_RVT)                     0.1372   1.0000            0.6677 &   3.0227 f
  I_PCI_TOP/n4362 (net)        1   2.3820 
  I_PCI_TOP/U4438/A (FADDX1_RVT)            0.0000   0.1372   1.0000   0.0000   0.0000 &   3.0227 f
  I_PCI_TOP/U4438/S (FADDX1_RVT)                     0.1684   1.0000            0.5472 &   3.5700 f
  I_PCI_TOP/n4444 (net)        2   3.9377 
  I_PCI_TOP/U4444/A (FADDX1_RVT)            0.0000   0.1684   1.0000   0.0000   0.0000 &   3.5700 f
  I_PCI_TOP/U4444/CO (FADDX1_RVT)                    0.1437   1.0000            0.4281 &   3.9981 f
  I_PCI_TOP/n4417 (net)        1   2.4749 
  I_PCI_TOP/U4484/CI (FADDX1_RVT)           0.0111   0.1437   1.0000   0.0077   0.0077 &   4.0058 f
  I_PCI_TOP/U4484/CO (FADDX1_RVT)                    0.1641   1.0000            0.4044 &   4.4102 f
  I_PCI_TOP/n4440 (net)        1   3.8988 
  I_PCI_TOP/U4503/B (FADDX1_RVT)            0.0000   0.1641   1.0000   0.0000   0.0001 &   4.4103 f
  I_PCI_TOP/U4503/S (FADDX1_RVT)                     0.1410   1.0000            0.5707 &   4.9809 r
  I_PCI_TOP/n4638 (net)        2   2.5675 
  I_PCI_TOP/U4486/A1 (NOR2X0_HVT)           0.0000   0.1410   1.0000   0.0000   0.0000 &   4.9809 r
  I_PCI_TOP/U4486/Y (NOR2X0_HVT)                     0.1756   1.0000            0.5100 &   5.4910 f
  I_PCI_TOP/n10779 (net)       3   2.3528 
  I_PCI_TOP/U4487/A (INVX0_LVT)             0.0079   0.1756   1.0000   0.0055   0.0055 &   5.4965 f
  I_PCI_TOP/U4487/Y (INVX0_LVT)                      0.0973   1.0000            0.1311 &   5.6276 r
  I_PCI_TOP/n10589 (net)       2   1.4516 
  I_PCI_TOP/U4507/A1 (NAND2X0_RVT)          0.0028   0.0973   1.0000   0.0020   0.0020 &   5.6296 r
  I_PCI_TOP/U4507/Y (NAND2X0_RVT)                    0.1302   1.0000            0.1285 &   5.7581 f
  I_PCI_TOP/n4644 (net)        2   1.5469 
  I_PCI_TOP/U4550/A1 (NOR2X1_RVT)           0.0095   0.1302   1.0000   0.0066   0.0066 &   5.7647 f
  I_PCI_TOP/U4550/Y (NOR2X1_RVT)                     0.0972   1.0000            0.3444 &   6.1091 r
  I_PCI_TOP/n9497 (net)        2   2.3276 
  I_PCI_TOP/U4551/A (INVX1_RVT)             0.0088   0.0972   1.0000   0.0059   0.0059 &   6.1150 r
  I_PCI_TOP/U4551/Y (INVX1_RVT)                      0.0614   1.0000            0.0786 &   6.1936 f
  I_PCI_TOP/n4659 (net)        2   1.5746 
  I_PCI_TOP/U4658/A (INVX0_RVT)             0.0000   0.0614   1.0000   0.0000   0.0000 &   6.1936 f
  I_PCI_TOP/U4658/Y (INVX0_RVT)                      0.0930   1.0000            0.0944 &   6.2880 r
  I_PCI_TOP/n10631 (net)       2   1.4687 
  I_PCI_TOP/ctmTdsLR_1_3743/A2 (NAND3X0_RVT)
                                            0.0029   0.0930   1.0000   0.0020   0.0020 &   6.2900 r
  I_PCI_TOP/ctmTdsLR_1_3743/Y (NAND3X0_RVT)          0.1386   1.0000            0.1511 &   6.4411 f
  I_PCI_TOP/tmp_net394 (net)   1   0.7142 
  I_PCI_TOP/ctmTdsLR_3_3745/A1 (AND3X1_RVT)
                                            0.0156   0.1386   1.0000   0.0108   0.0108 &   6.4519 f
  I_PCI_TOP/ctmTdsLR_3_3745/Y (AND3X1_RVT)           0.1028   1.0000            0.2672 &   6.7191 f
  I_PCI_TOP/n5764 (net)        2   1.3461 
  I_PCI_TOP/ctmTdsLR_4_6712/A (INVX0_HVT)   0.0000   0.1028   1.0000   0.0000   0.0000 &   6.7191 f
  I_PCI_TOP/ctmTdsLR_4_6712/Y (INVX0_HVT)            0.1018   1.0000            0.1286 &   6.8478 r
  I_PCI_TOP/tmp_net1299 (net)
                               1   0.7752 
  I_PCI_TOP/ctmTdsLR_2_6710/A2 (NAND2X0_RVT)
                                            0.0075   0.1018   1.0000   0.0052   0.0052 &   6.8530 r
  I_PCI_TOP/ctmTdsLR_2_6710/Y (NAND2X0_RVT)          0.0901   1.0000            0.1215 &   6.9745 f
  I_PCI_TOP/tmp_net1300 (net)
                               1   0.7858 
  I_PCI_TOP/ctmTdsLR_1_6709/A1 (NAND3X0_LVT)
                                            0.0039   0.0901   1.0000   0.0027   0.0027 &   6.9772 f
  I_PCI_TOP/ctmTdsLR_1_6709/Y (NAND3X0_LVT)          0.1284   1.0000            0.1094 &   7.0866 r
  I_PCI_TOP/n5781 (net)        1   1.8410 
  I_PCI_TOP/U5768/A1 (XNOR2X2_RVT)          0.0000   0.1284   1.0000   0.0000   0.0000 &   7.0866 r
  I_PCI_TOP/U5768/Y (XNOR2X2_RVT)                    0.1161   1.0000            0.3470 &   7.4336 f
  I_PCI_TOP/I_PCI_CORE_N429 (net)
                               1   3.0074 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__28_/D (SDFFARX1_RVT)
                                            0.0047   0.1161   1.0000   0.0032   0.0033 &   7.4369 f
  data arrival time                                                                        7.4369

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6131     8.1131
  clock reconvergence pessimism                                                 0.0553     8.1684
  clock uncertainty                                                            -0.1000     8.0684
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__28_/CLK (SDFFARX1_RVT)                            8.0684 r
  library setup time                                          1.0000           -0.6575     7.4109
  data required time                                                                       7.4109
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4109
  data arrival time                                                                       -7.4369
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0260


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16764_5574/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1166     1.1166
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__24_/CLK (SDFFARX1_HVT)
                                                     0.1296                     0.0000     1.1166 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__24_/Q (SDFFARX1_HVT)
                                                     0.3078   1.0000            1.3287 &   2.4452 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_40__24_ (net)
                               5   5.0234 
  I_SDRAM_TOP/I_SDRAM_IF/U2357/A3 (MUX41X1_RVT)
                                            0.0498   0.3078   1.0000   0.0356   0.0357 &   2.4809 f
  I_SDRAM_TOP/I_SDRAM_IF/U2357/Y (MUX41X1_RVT)       0.1895   1.0000            0.8245 &   3.3054 f
  I_SDRAM_TOP/I_SDRAM_IF/n1962 (net)
                               2   2.4295 
  I_SDRAM_TOP/I_SDRAM_IF/U4036/A2 (AO22X1_RVT)
                                            0.0106   0.1895   1.0000   0.0073   0.0074 &   3.3127 f
  I_SDRAM_TOP/I_SDRAM_IF/U4036/Y (AO22X1_RVT)        0.1104   1.0000            0.4140 &   3.7268 f
  I_SDRAM_TOP/I_SDRAM_IF/N2293 (net)
                               1   2.5148 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__16_/D (SDFFARX1_HVT)
                                            0.0230   0.1104   1.0000   0.0165   0.0165 &   3.7433 f
  data arrival time                                                                        3.7433

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9916     5.0916
  clock reconvergence pessimism                                                 0.0901     5.1817
  clock uncertainty                                                            -0.1000     5.0817
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__16_/CLK (SDFFARX1_HVT)                       5.0817 r
  library setup time                                          1.0000           -1.3641     3.7176
  data required time                                                                       3.7176
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7176
  data arrival time                                                                       -3.7433
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0257


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__6_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__16_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_14300_5536/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6991     0.6991
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__6_/CLK (SDFFARX1_HVT)
                                                     0.0969                     0.0000     0.6991 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__6_/QN (SDFFARX1_HVT)
                                                     0.3124   1.0000            0.8930 &   1.5922 r
  I_PCI_TOP/mult_x_28_n805 (net)
                               1   1.2447 
  I_PCI_TOP/HFSBUF_418_1113/A (NBUFFX4_RVT)
                                            0.0000   0.3124   1.0000   0.0000   0.0000 &   1.5922 r
  I_PCI_TOP/HFSBUF_418_1113/Y (NBUFFX4_RVT)          0.2112   1.0000            0.3503 &   1.9425 r
  I_PCI_TOP/HFSNET_129 (net)  16  23.8765 
  I_PCI_TOP/U4188/A1 (NOR2X0_RVT)           0.0000   0.2106   1.0000   0.0000   0.0007 &   1.9432 r
  I_PCI_TOP/U4188/Y (NOR2X0_RVT)                     0.0731   1.0000            0.3029 &   2.2461 f
  I_PCI_TOP/n4200 (net)        1   2.0395 
  I_PCI_TOP/U4246/A (FADDX1_RVT)            0.0000   0.0731   1.0000   0.0000   0.0000 &   2.2461 f
  I_PCI_TOP/U4246/S (FADDX1_RVT)                     0.1489   1.0000            0.4680 &   2.7141 f
  I_PCI_TOP/n4222 (net)        1   2.2369 
  I_PCI_TOP/U4278/CI (FADDX1_RVT)           0.0094   0.1489   1.0000   0.0065   0.0066 &   2.7206 f
  I_PCI_TOP/U4278/S (FADDX1_RVT)                     0.1508   1.0000            0.5878 &   3.3084 r
  I_PCI_TOP/n4268 (net)        3   3.0188 
  I_PCI_TOP/ctmTdsLR_1_6437/A2 (XNOR3X1_RVT)
                                            0.0000   0.1508   1.0000   0.0000   0.0000 &   3.3084 r
  I_PCI_TOP/ctmTdsLR_1_6437/Y (XNOR3X1_RVT)          0.1964   1.0000            0.6702 &   3.9787 r
  I_PCI_TOP/n4263 (net)        2   1.7202 
  I_PCI_TOP/U4282/A2 (NOR2X1_RVT)           0.0000   0.1964   1.0000   0.0000   0.0000 &   3.9787 r
  I_PCI_TOP/U4282/Y (NOR2X1_RVT)                     0.0606   1.0000            0.2738 &   4.2525 f
  I_PCI_TOP/n9844 (net)        2   1.2068 
  I_PCI_TOP/ctmTdsLR_2_6589/A1 (OA21X1_RVT)
                                            0.0000   0.0606   1.0000   0.0000   0.0000 &   4.2525 f
  I_PCI_TOP/ctmTdsLR_2_6589/Y (OA21X1_RVT)           0.0881   1.0000            0.2748 &   4.5272 f
  I_PCI_TOP/tmp_net1216 (net)
                               1   0.6570 
  I_PCI_TOP/ctmTdsLR_1_6588/A (INVX0_LVT)   0.0000   0.0881   1.0000   0.0000   0.0000 &   4.5272 f
  I_PCI_TOP/ctmTdsLR_1_6588/Y (INVX0_LVT)            0.0766   1.0000            0.0962 &   4.6234 r
  I_PCI_TOP/n9862 (net)        2   2.1405 
  I_PCI_TOP/ctmTdsLR_1_4261/A1 (NAND2X0_LVT)
                                            0.0000   0.0766   1.0000   0.0000   0.0000 &   4.6234 r
  I_PCI_TOP/ctmTdsLR_1_4261/Y (NAND2X0_LVT)          0.0690   1.0000            0.0494 &   4.6728 f
  I_PCI_TOP/tmp_net636 (net)   1   0.7941 
  I_PCI_TOP/ctmTdsLR_2_4262/A1 (AND2X1_RVT)
                                            0.0000   0.0690   1.0000   0.0000   0.0000 &   4.6728 f
  I_PCI_TOP/ctmTdsLR_2_4262/Y (AND2X1_RVT)           0.0971   1.0000            0.1823 &   4.8551 f
  I_PCI_TOP/n11905 (net)       2   2.0912 
  I_PCI_TOP/U4328/A2 (OAI21X1_RVT)          0.0000   0.0971   1.0000   0.0000   0.0000 &   4.8551 f
  I_PCI_TOP/U4328/Y (OAI21X1_RVT)                    0.1075   1.0000            0.4226 &   5.2778 r
  I_PCI_TOP/n9971 (net)        2   2.0316 
  I_PCI_TOP/ctmTdsLR_1_4541/A1 (NAND2X0_LVT)
                                            0.0000   0.1075   1.0000   0.0000   0.0000 &   5.2778 r
  I_PCI_TOP/ctmTdsLR_1_4541/Y (NAND2X0_LVT)          0.0630   1.0000            0.0479 &   5.3257 f
  I_PCI_TOP/tmp_net758 (net)   1   0.5908 
  I_PCI_TOP/ctmTdsLR_2_4542/A1 (AND2X1_RVT)
                                            0.0000   0.0630   1.0000   0.0000   0.0000 &   5.3257 f
  I_PCI_TOP/ctmTdsLR_2_4542/Y (AND2X1_RVT)           0.0802   1.0000            0.1661 &   5.4917 f
  I_PCI_TOP/n10063 (net)       2   1.2800 
  I_PCI_TOP/ctmTdsLR_1_4764/A (INVX0_LVT)   0.0000   0.0802   1.0000   0.0000   0.0000 &   5.4917 f
  I_PCI_TOP/ctmTdsLR_1_4764/Y (INVX0_LVT)            0.0557   1.0000            0.0763 &   5.5680 r
  I_PCI_TOP/tmp_net860 (net)   1   1.1638 
  I_PCI_TOP/ctmTdsLR_2_4765/A1 (NAND3X0_LVT)
                                            0.0000   0.0557   1.0000   0.0000   0.0000 &   5.5681 r
  I_PCI_TOP/ctmTdsLR_2_4765/Y (NAND3X0_LVT)          0.0919   1.0000            0.0569 &   5.6250 f
  I_PCI_TOP/tmp_net861 (net)   1   0.7804 
  I_PCI_TOP/ctmTdsLR_3_4766/A1 (NAND3X0_LVT)
                                            0.0000   0.0919   1.0000   0.0000   0.0000 &   5.6250 f
  I_PCI_TOP/ctmTdsLR_3_4766/Y (NAND3X0_LVT)          0.1715   1.0000            0.1078 &   5.7328 r
  I_PCI_TOP/n10135 (net)       2   1.6847 
  I_PCI_TOP/ctmTdsLR_2_2886/A (INVX0_LVT)   0.0000   0.1715   1.0000   0.0000   0.0000 &   5.7328 r
  I_PCI_TOP/ctmTdsLR_2_2886/Y (INVX0_LVT)            0.0794   1.0000            0.0496 &   5.7824 f
  I_PCI_TOP/tmp_net70 (net)    1   1.1963 
  I_PCI_TOP/ctmTdsLR_3_2887/A2 (OA221X1_RVT)
                                            0.0046   0.0794   1.0000   0.0032   0.0032 &   5.7855 f
  I_PCI_TOP/ctmTdsLR_3_2887/Y (OA221X1_RVT)          0.1449   1.0000            0.4200 &   6.2056 f
  I_PCI_TOP/n10201 (net)       2   1.2522 
  I_PCI_TOP/U10044/A (INVX0_RVT)            0.0000   0.1449   1.0000   0.0000   0.0000 &   6.2056 f
  I_PCI_TOP/U10044/Y (INVX0_RVT)                     0.1836   1.0000            0.1980 &   6.4036 r
  I_PCI_TOP/n10457 (net)       4   3.2658 
  I_PCI_TOP/ctmTdsLR_2_3435/A1 (AO21X1_HVT)
                                            0.0000   0.1836   1.0000   0.0000   0.0000 &   6.4036 r
  I_PCI_TOP/ctmTdsLR_2_3435/Y (AO21X1_HVT)           0.2329   1.0000            0.5692 &   6.9728 r
  I_PCI_TOP/tmp_net266 (net)   2   1.6708 
  I_PCI_TOP/ctmTdsLR_3_6324/A (INVX0_LVT)   0.0092   0.2329   1.0000   0.0064   0.0064 &   6.9792 r
  I_PCI_TOP/ctmTdsLR_3_6324/Y (INVX0_LVT)            0.0897   1.0000            0.0334 &   7.0126 f
  I_PCI_TOP/tmp_net1025 (net)
                               1   0.6352 
  I_PCI_TOP/ctmTdsLR_2_6323/A1 (NAND2X0_HVT)
                                            0.0000   0.0897   1.0000   0.0000   0.0000 &   7.0126 f
  I_PCI_TOP/ctmTdsLR_2_6323/Y (NAND2X0_HVT)          0.2722   1.0000            0.2011 &   7.2136 r
  I_PCI_TOP/tmp_net1027 (net)
                               1   1.1215 
  I_PCI_TOP/ctmTdsLR_1_6322/A1 (NAND2X0_RVT)
                                            0.0000   0.2722   1.0000   0.0000   0.0000 &   7.2136 r
  I_PCI_TOP/ctmTdsLR_1_6322/Y (NAND2X0_RVT)          0.1759   1.0000            0.1994 &   7.4130 f
  I_PCI_TOP/I_PCI_CORE_N417 (net)
                               1   1.5133 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__16_/D (SDFFARX1_RVT)
                                            0.0000   0.1759   1.0000   0.0000   0.0000 &   7.4130 f
  data arrival time                                                                        7.4130

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6165     8.1165
  clock reconvergence pessimism                                                 0.0553     8.1718
  clock uncertainty                                                            -0.1000     8.0718
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__16_/CLK (SDFFARX1_RVT)                            8.0718 r
  library setup time                                          1.0000           -0.6844     7.3874
  data required time                                                                       7.3874
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.3874
  data arrival time                                                                       -7.4130
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0256


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1124     1.1124
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__14_/CLK (SDFFARX1_HVT)
                                                     0.1219                     0.0000     1.1124 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__14_/Q (SDFFARX1_HVT)
                                                     0.2698   1.0000            1.2994 &   2.4118 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_39__14_ (net)
                               5   3.9705 
  I_SDRAM_TOP/I_SDRAM_IF/U3145/A4 (MUX41X1_RVT)
                                            0.0232   0.2698   1.0000   0.0160   0.0161 &   2.4279 f
  I_SDRAM_TOP/I_SDRAM_IF/U3145/Y (MUX41X1_RVT)       0.1890   1.0000            0.8227 &   3.2505 f
  I_SDRAM_TOP/I_SDRAM_IF/n2058 (net)
                               2   2.3691 
  I_SDRAM_TOP/I_SDRAM_IF/U3147/A2 (AO22X1_RVT)
                                            0.0259   0.1890   1.0000   0.0178   0.0178 &   3.2684 f
  I_SDRAM_TOP/I_SDRAM_IF/U3147/Y (AO22X1_RVT)        0.1183   1.0000            0.4281 &   3.6964 f
  I_SDRAM_TOP/I_SDRAM_IF/N2255 (net)
                               1   3.5934 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__10_/D (SDFFARX1_HVT)
                                            0.0108   0.1183   1.0000   0.0072   0.0073 &   3.7038 f
  data arrival time                                                                        3.7038

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9689     5.0689
  clock reconvergence pessimism                                                 0.0685     5.1374
  clock uncertainty                                                            -0.1000     5.0374
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__10_/CLK (SDFFARX1_HVT)                       5.0374 r
  library setup time                                          1.0000           -1.3592     3.6783
  data required time                                                                       3.6783
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6783
  data arrival time                                                                       -3.7038
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0255


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__24_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__25_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_24620_5531/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6905     0.6905
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__24_/CLK (SDFFARX1_RVT)
                                                     0.0716                     0.0000     0.6905 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__24_/QN (SDFFARX1_RVT)
                                                     0.1697   1.0000            0.4005 &   1.0911 f
  I_PCI_TOP/mult_x_23_n819 (net)
                               2   3.0344 
  I_PCI_TOP/U936/A (NBUFFX4_RVT)            0.0147   0.1697   1.0000   0.0102   0.0103 &   1.1013 f
  I_PCI_TOP/U936/Y (NBUFFX4_RVT)                     0.1342   1.0000            0.2823 &   1.3836 f
  I_PCI_TOP/n12308 (net)      16  21.5342 
  I_PCI_TOP/U2861/A1 (OR2X1_HVT)            0.0046   0.1346   1.0000   0.0032   0.0042 &   1.3878 f
  I_PCI_TOP/U2861/Y (OR2X1_HVT)                      0.2245   1.0000            0.5175 &   1.9054 f
  I_PCI_TOP/n2840 (net)        2   3.2469 
  I_PCI_TOP/U2891/A2 (XNOR3X1_RVT)          0.0000   0.2245   1.0000   0.0000   0.0000 &   1.9054 f
  I_PCI_TOP/U2891/Y (XNOR3X1_RVT)                    0.1819   1.0000            0.8092 &   2.7146 f
  I_PCI_TOP/n2872 (net)        3   2.6506 
  I_PCI_TOP/ctmTdsLR_2_2738/A2 (OA222X1_RVT)
                                            0.0141   0.1819   1.0000   0.0098   0.0098 &   2.7243 f
  I_PCI_TOP/ctmTdsLR_2_2738/Y (OA222X1_RVT)          0.1716   1.0000            0.5352 &   3.2595 f
  I_PCI_TOP/n2856 (net)        1   2.5187 
  I_PCI_TOP/U2918/A (FADDX1_RVT)            0.0000   0.1716   1.0000   0.0000   0.0000 &   3.2596 f
  I_PCI_TOP/U2918/S (FADDX1_RVT)                     0.1401   1.0000            0.6304 &   3.8899 r
  I_PCI_TOP/n2972 (net)        1   2.5243 
  I_PCI_TOP/U3052/A (FADDX1_RVT)            0.0000   0.1401   1.0000   0.0000   0.0000 &   3.8899 r
  I_PCI_TOP/U3052/S (FADDX1_RVT)                     0.1743   1.0000            0.5561 &   4.4460 f
  I_PCI_TOP/n2973 (net)        2   4.4529 
  I_PCI_TOP/U3053/A2 (NOR2X1_RVT)           0.0293   0.1743   1.0000   0.0210   0.0211 &   4.4671 f
  I_PCI_TOP/U3053/Y (NOR2X1_RVT)                     0.0825   1.0000            0.3197 &   4.7868 r
  I_PCI_TOP/n3182 (net)        2   1.7199 
  I_PCI_TOP/U3239/A (INVX0_RVT)             0.0000   0.0825   1.0000   0.0000   0.0000 &   4.7868 r
  I_PCI_TOP/U3239/Y (INVX0_RVT)                      0.0446   1.0000            0.0605 &   4.8473 f
  I_PCI_TOP/n3183 (net)        1   0.4782 
  I_PCI_TOP/U3240/A2 (NAND2X0_RVT)          0.0000   0.0446   1.0000   0.0000   0.0000 &   4.8473 f
  I_PCI_TOP/U3240/Y (NAND2X0_RVT)                    0.1907   1.0000            0.1407 &   4.9879 r
  I_PCI_TOP/n3186 (net)        1   1.4216 
  I_PCI_TOP/U3746/A1 (XNOR2X1_RVT)          0.0000   0.1907   1.0000   0.0000   0.0000 &   4.9879 r
  I_PCI_TOP/U3746/Y (XNOR2X1_RVT)                    0.1240   1.0000            0.4166 &   5.4045 f
  I_PCI_TOP/n11895 (net)       2   1.4342 
  I_PCI_TOP/U3769/A1 (NOR2X0_RVT)           0.0000   0.1240   1.0000   0.0000   0.0000 &   5.4045 f
  I_PCI_TOP/U3769/Y (NOR2X0_RVT)                     0.0807   1.0000            0.3297 &   5.7342 r
  I_PCI_TOP/n11459 (net)       2   1.6469 
  I_PCI_TOP/U10926/A2 (NOR2X1_RVT)          0.0000   0.0807   1.0000   0.0000   0.0000 &   5.7342 r
  I_PCI_TOP/U10926/Y (NOR2X1_RVT)                    0.0686   1.0000            0.2135 &   5.9477 f
  I_PCI_TOP/n11473 (net)       2   1.8661 
  I_PCI_TOP/U10928/A1 (NAND2X0_RVT)         0.0000   0.0686   1.0000   0.0000   0.0000 &   5.9477 f
  I_PCI_TOP/U10928/Y (NAND2X0_RVT)                   0.2897   1.0000            0.2022 &   6.1499 r
  I_PCI_TOP/n11499 (net)       3   2.5506 
  I_PCI_TOP/ctmTdsLR_2_6109/A (INVX0_RVT)   0.0099   0.2897   1.0000   0.0069   0.0069 &   6.1568 r
  I_PCI_TOP/ctmTdsLR_2_6109/Y (INVX0_RVT)            0.1335   1.0000            0.1458 &   6.3026 f
  I_PCI_TOP/tmp_net917 (net)   1   1.0748 
  I_PCI_TOP/ctmTdsLR_2_6389_roptpi_6819/A2 (AND2X1_HVT)
                                            0.0047   0.1335   1.0000   0.0032   0.0032 &   6.3058 f
  I_PCI_TOP/ctmTdsLR_2_6389_roptpi_6819/Y (AND2X1_HVT)
                                                     0.1454   1.0000            0.3436 &   6.6495 f
  I_PCI_TOP/tmp_net1076 (net)
                               1   0.7335 
  I_PCI_TOP/ctmTdsLR_2_4156/A4 (AOI221X1_RVT)
                                            0.0213   0.1454   1.0000   0.0151   0.0151 &   6.6646 f
  I_PCI_TOP/ctmTdsLR_2_4156/Y (AOI221X1_RVT)         0.0967   1.0000            0.4898 &   7.1544 r
  I_PCI_TOP/n11509 (net)       1   2.2044 
  I_PCI_TOP/U151/A1 (XNOR2X2_RVT)           0.0000   0.0967   1.0000   0.0000   0.0000 &   7.1544 r
  I_PCI_TOP/U151/Y (XNOR2X2_RVT)                     0.1021   1.0000            0.3051 &   7.4595 f
  I_PCI_TOP/n12023 (net)       1   1.1538 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__25_/D (SDFFARX1_RVT)
                                            0.0000   0.1021   1.0000   0.0000   0.0000 &   7.4595 f
  data arrival time                                                                        7.4595

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6216     8.1216
  clock reconvergence pessimism                                                 0.0572     8.1788
  clock uncertainty                                                            -0.1000     8.0788
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__25_/CLK (SDFFARX1_RVT)                            8.0788 r
  library setup time                                          1.0000           -0.6446     7.4341
  data required time                                                                       7.4341
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4341
  data arrival time                                                                       -7.4595
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0254


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1124     1.1124
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/CLK (SDFFARX1_HVT)
                                                     0.1219                     0.0000     1.1124 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/Q (SDFFARX1_HVT)
                                                     0.3030   1.0000            1.3200 &   2.4324 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_39__30_ (net)
                               5   4.8901 
  I_SDRAM_TOP/I_SDRAM_IF/U3421/A2 (MUX41X1_RVT)
                                            0.0218   0.3030   1.0000   0.0151   0.0152 &   2.4476 f
  I_SDRAM_TOP/I_SDRAM_IF/U3421/Y (MUX41X1_RVT)       0.2184   1.0000            0.8248 &   3.2724 f
  I_SDRAM_TOP/I_SDRAM_IF/n1161 (net)
                               2   5.4778 
  I_SDRAM_TOP/I_SDRAM_IF/U3423/A2 (AO22X1_RVT)
                                            0.0458   0.2184   1.0000   0.0322   0.0323 &   3.3047 f
  I_SDRAM_TOP/I_SDRAM_IF/U3423/Y (AO22X1_RVT)        0.0903   1.0000            0.4151 &   3.7198 f
  I_SDRAM_TOP/I_SDRAM_IF/N2263 (net)
                               1   1.1516 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__18_/D (SDFFARX1_HVT)
                                            0.0000   0.0903   1.0000   0.0000   0.0000 &   3.7198 f
  data arrival time                                                                        3.7198

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9689     5.0689
  clock reconvergence pessimism                                                 0.0685     5.1374
  clock uncertainty                                                            -0.1000     5.0374
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__18_/CLK (SDFFARX1_HVT)                       5.0374 r
  library setup time                                          1.0000           -1.3427     3.6947
  data required time                                                                       3.6947
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6947
  data arrival time                                                                       -3.7198
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0251


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0954     1.0954
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__11_/CLK (SDFFARX1_HVT)
                                                     0.1279                     0.0000     1.0954 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__11_/Q (SDFFARX1_HVT)
                                                     0.3447   1.0000            1.3500 &   2.4454 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_2__11_ (net)
                               5   6.0400 
  I_SDRAM_TOP/I_SDRAM_IF/U3321/A3 (MUX41X1_RVT)
                                            0.0735   0.3447   1.0000   0.0494   0.0495 &   2.4949 f
  I_SDRAM_TOP/I_SDRAM_IF/U3321/Y (MUX41X1_RVT)       0.1864   1.0000            0.8462 &   3.3411 f
  I_SDRAM_TOP/I_SDRAM_IF/n1088 (net)
                               2   2.0708 
  I_SDRAM_TOP/I_SDRAM_IF/U3323/A2 (AO22X1_RVT)
                                            0.0000   0.1864   1.0000   0.0000   0.0000 &   3.3411 f
  I_SDRAM_TOP/I_SDRAM_IF/U3323/Y (AO22X1_RVT)        0.1095   1.0000            0.4169 &   3.7580 f
  I_SDRAM_TOP/I_SDRAM_IF/N475 (net)
                               1   2.9106 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__3_/D (SDFFARX1_HVT)
                                            0.0156   0.1095   1.0000   0.0110   0.0111 &   3.7691 f
  data arrival time                                                                        3.7691

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9906     5.0906
  clock reconvergence pessimism                                                 0.0867     5.1773
  clock uncertainty                                                            -0.1000     5.0773
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__3_/CLK (SDFFARX1_HVT)                         5.0773 r
  library setup time                                          1.0000           -1.3332     3.7441
  data required time                                                                       3.7441
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7441
  data arrival time                                                                       -3.7691
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0250


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0913     1.0913
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__25_/CLK (SDFFARX1_HVT)
                                                     0.1259                     0.0000     1.0913 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__25_/Q (SDFFARX1_HVT)
                                                     0.3063   1.0000            1.3250 &   2.4164 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_31__25_ (net)
                               5   4.9835 
  I_SDRAM_TOP/I_SDRAM_IF/U2518/A4 (MUX41X1_RVT)
                                            0.0530   0.3063   1.0000   0.0358   0.0358 &   2.4522 f
  I_SDRAM_TOP/I_SDRAM_IF/U2518/Y (MUX41X1_RVT)       0.1862   1.0000            0.8446 &   3.2968 f
  I_SDRAM_TOP/I_SDRAM_IF/n672 (net)
                               2   2.0448 
  I_SDRAM_TOP/I_SDRAM_IF/U2520/A2 (AO22X1_RVT)
                                            0.0168   0.1862   1.0000   0.0116   0.0117 &   3.3084 f
  I_SDRAM_TOP/I_SDRAM_IF/U2520/Y (AO22X1_RVT)        0.1030   1.0000            0.4034 &   3.7118 f
  I_SDRAM_TOP/I_SDRAM_IF/N1886 (net)
                               1   1.9394 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__21_/D (SDFFARX1_HVT)
                                            0.0104   0.1030   1.0000   0.0072   0.0072 &   3.7191 f
  data arrival time                                                                        3.7191

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9704     5.0704
  clock reconvergence pessimism                                                 0.0867     5.1571
  clock uncertainty                                                            -0.1000     5.0571
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__21_/CLK (SDFFARX1_HVT)                       5.0571 r
  library setup time                                          1.0000           -1.3629     3.6942
  data required time                                                                       3.6942
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6942
  data arrival time                                                                       -3.7191
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0249


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__18_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__18_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_14300_5536/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6997     0.6997
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__18_/CLK (SDFFARX1_RVT)
                                                     0.1028                     0.0000     0.6997 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__18_/QN (SDFFARX1_RVT)
                                                     0.1682   1.0000            0.4187 &   1.1184 f
  I_PCI_TOP/mult_x_29_n825 (net)
                               2   2.9516 
  I_PCI_TOP/U8990/A (NBUFFX4_RVT)           0.0096   0.1682   1.0000   0.0066   0.0066 &   1.1251 f
  I_PCI_TOP/U8990/Y (NBUFFX4_RVT)                    0.1325   1.0000            0.2789 &   1.4040 f
  I_PCI_TOP/n12297 (net)      16  20.7243 
  I_PCI_TOP/U1236/A1 (OR2X1_HVT)            0.0000   0.1325   1.0000   0.0000   0.0008 &   1.4048 f
  I_PCI_TOP/U1236/Y (OR2X1_HVT)                      0.2355   1.0000            0.5233 &   1.9280 f
  I_PCI_TOP/n1318 (net)        2   3.5644 
  I_PCI_TOP/U1346/A1 (XNOR3X1_RVT)          0.0214   0.2355   1.0000   0.0148   0.0148 &   1.9428 f
  I_PCI_TOP/U1346/Y (XNOR3X1_RVT)                    0.1851   1.0000            0.7739 &   2.7168 f
  I_PCI_TOP/n1459 (net)        2   3.1086 
  I_PCI_TOP/U1347/CI (FADDX1_RVT)           0.0000   0.1851   1.0000   0.0000   0.0000 &   2.7168 f
  I_PCI_TOP/U1347/CO (FADDX1_RVT)                    0.1449   1.0000            0.4010 &   3.1177 f
  I_PCI_TOP/n1385 (net)        1   2.5546 
  I_PCI_TOP/U1412/B (FADDX1_RVT)            0.0239   0.1449   1.0000   0.0171   0.0172 &   3.1349 f
  I_PCI_TOP/U1412/S (FADDX1_RVT)                     0.1374   1.0000            0.5575 &   3.6924 r
  I_PCI_TOP/n1494 (net)        1   2.4010 
  I_PCI_TOP/U1524/B (FADDX1_RVT)            0.0000   0.1374   1.0000   0.0000   0.0000 &   3.6924 r
  I_PCI_TOP/U1524/S (FADDX1_RVT)                     0.1379   1.0000            0.4945 &   4.1869 f
  I_PCI_TOP/n1496 (net)        2   1.3550 
  I_PCI_TOP/U1525/A2 (NOR2X1_RVT)           0.0000   0.1379   1.0000   0.0000   0.0000 &   4.1869 f
  I_PCI_TOP/U1525/Y (NOR2X1_RVT)                     0.0847   1.0000            0.2988 &   4.4857 r
  I_PCI_TOP/n1505 (net)        2   1.8163 
  I_PCI_TOP/U1526/A (INVX0_LVT)             0.0000   0.0847   1.0000   0.0000   0.0000 &   4.4857 r
  I_PCI_TOP/U1526/Y (INVX0_LVT)                      0.0433   1.0000            0.0338 &   4.5195 f
  I_PCI_TOP/n1498 (net)        1   0.7171 
  I_PCI_TOP/U1528/A1 (AND2X1_RVT)           0.0000   0.0433   1.0000   0.0000   0.0000 &   4.5195 f
  I_PCI_TOP/U1528/Y (AND2X1_RVT)                     0.0804   1.0000            0.1583 &   4.6778 f
  I_PCI_TOP/n1503 (net)        1   1.7140 
  I_PCI_TOP/U1531/A1 (XNOR2X2_RVT)          0.0000   0.0804   1.0000   0.0000   0.0000 &   4.6778 f
  I_PCI_TOP/U1531/Y (XNOR2X2_RVT)                    0.1064   1.0000            0.3055 &   4.9834 f
  I_PCI_TOP/n1575 (net)        2   1.7609 
  I_PCI_TOP/U1593/A2 (OR2X1_RVT)            0.0068   0.1064   1.0000   0.0047   0.0047 &   4.9881 f
  I_PCI_TOP/U1593/Y (OR2X1_RVT)                      0.0843   1.0000            0.2292 &   5.2173 f
  I_PCI_TOP/n11228 (net)       3   2.0710 
  I_PCI_TOP/U1594/A1 (NAND2X2_RVT)          0.0067   0.0843   1.0000   0.0046   0.0046 &   5.2219 f
  I_PCI_TOP/U1594/Y (NAND2X2_RVT)                    0.0684   1.0000            0.2525 &   5.4745 r
  I_PCI_TOP/n11196 (net)       2   1.7997 
  I_PCI_TOP/U1596/A1 (NOR2X0_RVT)           0.0058   0.0684   1.0000   0.0040   0.0040 &   5.4785 r
  I_PCI_TOP/U1596/Y (NOR2X0_RVT)                     0.0623   1.0000            0.2095 &   5.6879 f
  I_PCI_TOP/n11237 (net)       2   1.3679 
  I_PCI_TOP/U1598/A1 (NAND2X0_LVT)          0.0000   0.0623   1.0000   0.0000   0.0000 &   5.6879 f
  I_PCI_TOP/U1598/Y (NAND2X0_LVT)                    0.2045   1.0000            0.1595 &   5.8475 r
  I_PCI_TOP/n11186 (net)       4   3.7712 
  I_PCI_TOP/U7658/A (INVX0_HVT)             0.0067   0.2045   1.0000   0.0046   0.0046 &   5.8521 r
  I_PCI_TOP/U7658/Y (INVX0_HVT)                      0.1402   1.0000            0.2109 &   6.0629 f
  I_PCI_TOP/n7723 (net)        2   1.2980 
  I_PCI_TOP/U7659/A2 (NAND2X0_HVT)          0.0105   0.1402   1.0000   0.0073   0.0073 &   6.0702 f
  I_PCI_TOP/U7659/Y (NAND2X0_HVT)                    0.2182   1.0000            0.2226 &   6.2928 r
  I_PCI_TOP/n7728 (net)        1   0.7513 
  I_PCI_TOP/U7663/A1 (NAND3X1_HVT)          0.0195   0.2182   1.0000   0.0135   0.0135 &   6.3063 r
  I_PCI_TOP/U7663/Y (NAND3X1_HVT)                    0.1616   1.0000            0.7358 &   7.0421 f
  I_PCI_TOP/n7731 (net)        1   1.4033 
  I_PCI_TOP/U7665/A1 (XNOR2X1_RVT)          0.0000   0.1616   1.0000   0.0000   0.0000 &   7.0421 f
  I_PCI_TOP/U7665/Y (XNOR2X1_RVT)                    0.1264   1.0000            0.4071 &   7.4492 f
  I_PCI_TOP/I_PCI_CORE_N451 (net)
                               1   1.5904 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__18_/D (SDFFARX1_RVT)
                                            0.0082   0.1264   1.0000   0.0057   0.0058 &   7.4549 f
  data arrival time                                                                        7.4549

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6253     8.1253
  clock reconvergence pessimism                                                 0.0553     8.1806
  clock uncertainty                                                            -0.1000     8.0806
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__18_/CLK (SDFFARX1_RVT)                            8.0806 r
  library setup time                                          1.0000           -0.6503     7.4303
  data required time                                                                       7.4303
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4303
  data arrival time                                                                       -7.4549
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0246


  Startpoint: sd_DQ_in[0]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0000     0.0000
  input external delay                                                          0.6000     0.6000 f
  sd_DQ_in[0] (in)                                   0.0749                     0.0239 &   0.6239 f
  sd_DQ_in[0] (net)            1   2.1803 
  I_SDRAM_TOP/I_SDRAM_IF/ropt_mt_inst_8319/A (NBUFFX4_HVT)
                                            0.0027   0.0749   1.0000   0.0018   0.0019 &   0.6258 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_mt_inst_8319/Y (NBUFFX4_HVT)
                                                     0.2670   1.0000            0.3473 &   0.9731 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_net_1815 (net)
                               1  15.8339 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6892/A (NBUFFX2_HVT)
                                            0.0462   0.2671   1.0000   0.0325   0.0353 &   1.0084 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6892/Y (NBUFFX2_HVT)
                                                     0.1334   1.0000            0.3981 &   1.4064 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1388 (net)
                               1   0.7424 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6893/A (NBUFFX2_HVT)
                                            0.0000   0.1334   1.0000   0.0000   0.0000 &   1.4064 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6893/Y (NBUFFX2_HVT)
                                                     0.1457   1.0000            0.3026 &   1.7090 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1389 (net)
                               1   1.4846 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6891/A (NBUFFX2_HVT)
                                            0.0082   0.1457   1.0000   0.0057   0.0057 &   1.7147 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6891/Y (NBUFFX2_HVT)
                                                     0.1583   1.0000            0.3237 &   2.0384 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1387 (net)
                               2   2.2157 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6894/A (NBUFFX2_HVT)
                                            0.0109   0.1583   1.0000   0.0076   0.0076 &   2.0460 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6894/Y (NBUFFX2_HVT)
                                                     0.2065   1.0000            0.3690 &   2.4150 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1390 (net)
                               1   5.0064 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/D (SDFFNX1_HVT)
                                            0.0179   0.2065   1.0000   0.0127   0.0128 &   2.4278 f
  data arrival time                                                                        2.4278

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.0707     3.1207
  clock reconvergence pessimism                                                 0.0000     3.1207
  clock uncertainty                                                            -0.1000     3.0207
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/CLK (SDFFNX1_HVT)                                  3.0207 f
  library setup time                                          1.0000           -0.6175     2.4032
  data required time                                                                       2.4032
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.4032
  data arrival time                                                                       -2.4278
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0246


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0913     1.0913
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__9_/CLK (SDFFARX1_HVT)
                                                     0.1259                     0.0000     1.0913 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__9_/Q (SDFFARX1_HVT)
                                                     0.3340   1.0000            1.3420 &   2.4333 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_31__9_ (net)
                               5   5.7469 
  I_SDRAM_TOP/I_SDRAM_IF/U2808/A3 (MUX41X1_RVT)
                                            0.0244   0.3340   1.0000   0.0171   0.0172 &   2.4505 f
  I_SDRAM_TOP/I_SDRAM_IF/U2808/Y (MUX41X1_RVT)       0.1863   1.0000            0.8375 &   3.2880 f
  I_SDRAM_TOP/I_SDRAM_IF/n1316 (net)
                               2   2.0482 
  I_SDRAM_TOP/I_SDRAM_IF/U3583/A2 (AO22X1_RVT)
                                            0.0279   0.1863   1.0000   0.0198   0.0198 &   3.3078 f
  I_SDRAM_TOP/I_SDRAM_IF/U3583/Y (AO22X1_RVT)        0.1066   1.0000            0.4084 &   3.7162 f
  I_SDRAM_TOP/I_SDRAM_IF/N1866 (net)
                               1   2.2806 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__1_/D (SDFFARX1_HVT)
                                            0.0000   0.1066   1.0000   0.0000   0.0000 &   3.7162 f
  data arrival time                                                                        3.7162

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9704     5.0704
  clock reconvergence pessimism                                                 0.0867     5.1571
  clock uncertainty                                                            -0.1000     5.0571
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__1_/CLK (SDFFARX1_HVT)                        5.0571 r
  library setup time                                          1.0000           -1.3650     3.6921
  data required time                                                                       3.6921
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6921
  data arrival time                                                                       -3.7162
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0241


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0868     1.0868
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__19_/CLK (SDFFARX1_HVT)
                                                     0.1230                     0.0000     1.0868 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__19_/Q (SDFFARX1_HVT)
                                                     0.3452   1.0000            1.3467 &   2.4335 f
  I_SDRAM_TOP/I_SDRAM_IF/n1799 (net)
                               5   6.0546 
  I_SDRAM_TOP/I_SDRAM_IF/U1432/A4 (MUX41X1_RVT)
                                            0.0325   0.3452   1.0000   0.0225   0.0225 &   2.4560 f
  I_SDRAM_TOP/I_SDRAM_IF/U1432/Y (MUX41X1_RVT)       0.1842   1.0000            0.8668 &   3.3228 f
  I_SDRAM_TOP/I_SDRAM_IF/n1120 (net)
                               2   1.7544 
  I_SDRAM_TOP/I_SDRAM_IF/U1436/A2 (AO22X1_RVT)
                                            0.0252   0.1842   1.0000   0.0178   0.0178 &   3.3406 f
  I_SDRAM_TOP/I_SDRAM_IF/U1436/Y (AO22X1_RVT)        0.0973   1.0000            0.3879 &   3.7285 f
  I_SDRAM_TOP/I_SDRAM_IF/N2102 (net)
                               1   1.1519 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__15_/D (SDFFARX1_HVT)
                                            0.0000   0.0973   1.0000   0.0000   0.0000 &   3.7285 f
  data arrival time                                                                        3.7285

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9742     5.0742
  clock reconvergence pessimism                                                 0.0867     5.1608
  clock uncertainty                                                            -0.1000     5.0608
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__15_/CLK (SDFFARX1_HVT)                       5.0608 r
  library setup time                                          1.0000           -1.3564     3.7044
  data required time                                                                       3.7044
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7044
  data arrival time                                                                       -3.7285
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0241


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__2_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__15_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_24620_5531/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6896     0.6896
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__2_/CLK (SDFFARX1_RVT)
                                                     0.0678                     0.0000     0.6896 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__2_/QN (SDFFARX1_RVT)
                                                     0.1523   1.0000            0.3797 &   1.0693 f
  I_PCI_TOP/mult_x_24_n809 (net)
                               2   2.1519 
  I_PCI_TOP/U8484/A (NBUFFX4_RVT)           0.0000   0.1523   1.0000   0.0000   0.0000 &   1.0693 f
  I_PCI_TOP/U8484/Y (NBUFFX4_RVT)                    0.1357   1.0000            0.2699 &   1.3392 f
  I_PCI_TOP/n12241 (net)      16  21.8934 
  I_PCI_TOP/U2090/A1 (NOR2X2_HVT)           0.0000   0.1358   1.0000   0.0000   0.0012 &   1.3404 f
  I_PCI_TOP/U2090/Y (NOR2X2_HVT)                     0.2099   1.0000            0.6435 &   1.9839 r
  I_PCI_TOP/n2069 (net)        2   5.1214 
  I_PCI_TOP/U2126/A1 (XOR3X1_RVT)           0.0000   0.2099   1.0000   0.0000   0.0001 &   1.9839 r
  I_PCI_TOP/U2126/Y (XOR3X1_RVT)                     0.1409   1.0000            0.6923 &   2.6762 f
  I_PCI_TOP/n2158 (net)        1   2.7179 
  I_PCI_TOP/U2219/CI (FADDX1_RVT)           0.0000   0.1409   1.0000   0.0000   0.0000 &   2.6763 f
  I_PCI_TOP/U2219/S (FADDX1_RVT)                     0.1246   1.0000            0.5629 &   3.2391 r
  I_PCI_TOP/n2162 (net)        2   1.8015 
  I_PCI_TOP/U2221/A1 (NAND2X0_RVT)          0.0108   0.1246   1.0000   0.0075   0.0075 &   3.2466 r
  I_PCI_TOP/U2221/Y (NAND2X0_RVT)                    0.1263   1.0000            0.1420 &   3.3886 f
  I_PCI_TOP/n2200 (net)        2   1.5556 
  I_PCI_TOP/U2222/A2 (AND2X1_RVT)           0.0173   0.1263   1.0000   0.0119   0.0119 &   3.4004 f
  I_PCI_TOP/U2222/Y (AND2X1_RVT)                     0.0732   1.0000            0.2220 &   3.6224 f
  I_PCI_TOP/n2167 (net)        2   1.1893 
  I_PCI_TOP/ctmTdsLR_2_3887/A1 (MUX21X1_RVT)
                                            0.0000   0.0732   1.0000   0.0000   0.0000 &   3.6225 f
  I_PCI_TOP/ctmTdsLR_2_3887/Y (MUX21X1_RVT)          0.1548   1.0000            0.3695 &   3.9919 f
  I_PCI_TOP/n2168 (net)        2   1.2664 
  I_PCI_TOP/U2227/A2 (OR2X1_RVT)            0.0000   0.1548   1.0000   0.0000   0.0000 &   3.9919 f
  I_PCI_TOP/U2227/Y (OR2X1_RVT)                      0.0749   1.0000            0.2435 &   4.2355 f
  I_PCI_TOP/n2176 (net)        2   1.1970 
  I_PCI_TOP/U2228/A1 (NAND2X0_RVT)          0.0000   0.0749   1.0000   0.0000   0.0000 &   4.2355 f
  I_PCI_TOP/U2228/Y (NAND2X0_RVT)                    0.1893   1.0000            0.1549 &   4.3904 r
  I_PCI_TOP/n2173 (net)        2   1.3857 
  I_PCI_TOP/ctmTdsLR_1_4538/A (INVX0_HVT)   0.0000   0.1893   1.0000   0.0000   0.0000 &   4.3904 r
  I_PCI_TOP/ctmTdsLR_1_4538/Y (INVX0_HVT)            0.1049   1.0000            0.1734 &   4.5639 f
  I_PCI_TOP/tmp_net757 (net)   1   0.6053 
  I_PCI_TOP/ctmTdsLR_2_4539/A2 (MUX21X1_RVT)
                                            0.0000   0.1049   1.0000   0.0000   0.0000 &   4.5639 f
  I_PCI_TOP/ctmTdsLR_2_4539/Y (MUX21X1_RVT)          0.1711   1.0000            0.3888 &   4.9527 f
  I_PCI_TOP/n2333 (net)        2   1.9823 
  I_PCI_TOP/U2381/A2 (NAND2X0_RVT)          0.0141   0.1711   1.0000   0.0098   0.0098 &   4.9625 f
  I_PCI_TOP/U2381/Y (NAND2X0_RVT)                    0.2599   1.0000            0.2691 &   5.2316 r
  I_PCI_TOP/n10094 (net)       3   2.1774 
  I_PCI_TOP/U2382/A (INVX0_HVT)             0.0079   0.2599   1.0000   0.0055   0.0055 &   5.2371 r
  I_PCI_TOP/U2382/Y (INVX0_HVT)                      0.1274   1.0000            0.2132 &   5.4503 f
  I_PCI_TOP/n2340 (net)        1   0.5178 
  I_PCI_TOP/ctmTdsLR_1_3245/A2 (NAND2X0_RVT)
                                            0.0000   0.1274   1.0000   0.0000   0.0000 &   5.4503 f
  I_PCI_TOP/ctmTdsLR_1_3245/Y (NAND2X0_RVT)          0.1461   1.0000            0.1775 &   5.6278 r
  I_PCI_TOP/tmp_net194 (net)   1   0.8717 
  I_PCI_TOP/ctmTdsLR_2_3429/A2 (NAND3X0_LVT)
                                            0.0074   0.1461   1.0000   0.0052   0.0052 &   5.6330 r
  I_PCI_TOP/ctmTdsLR_2_3429/Y (NAND3X0_LVT)          0.1494   1.0000            0.1391 &   5.7721 f
  I_PCI_TOP/n10188 (net)       3   2.7422 
  I_PCI_TOP/U10033/A (INVX0_LVT)            0.0113   0.1494   1.0000   0.0078   0.0078 &   5.7799 f
  I_PCI_TOP/U10033/Y (INVX0_LVT)                     0.1160   1.0000            0.1495 &   5.9294 r
  I_PCI_TOP/n10291 (net)       3   3.1974 
  I_PCI_TOP/ctmTdsLR_1_3748/A (INVX0_RVT)   0.0000   0.1160   1.0000   0.0000   0.0000 &   5.9294 r
  I_PCI_TOP/ctmTdsLR_1_3748/Y (INVX0_RVT)            0.0613   1.0000            0.0789 &   6.0083 f
  I_PCI_TOP/tmp_net396 (net)   1   0.6810 
  I_PCI_TOP/ctmTdsLR_2_3749/A1 (NAND2X0_RVT)
                                            0.0000   0.0613   1.0000   0.0000   0.0000 &   6.0083 f
  I_PCI_TOP/ctmTdsLR_2_3749/Y (NAND2X0_RVT)          0.1251   1.0000            0.1119 &   6.1202 r
  I_PCI_TOP/n10293 (net)       1   0.6483 
  I_PCI_TOP/U4698/A2 (NAND2X0_RVT)          0.0000   0.1251   1.0000   0.0000   0.0000 &   6.1202 r
  I_PCI_TOP/U4698/Y (NAND2X0_RVT)                    0.1797   1.0000            0.2006 &   6.3208 f
  I_PCI_TOP/n11974 (net)       3   2.7110 
  I_PCI_TOP/ctmTdsLR_1_4119/A1 (NAND2X0_RVT)
                                            0.0000   0.1797   1.0000   0.0000   0.0000 &   6.3208 f
  I_PCI_TOP/ctmTdsLR_1_4119/Y (NAND2X0_RVT)          0.1346   1.0000            0.2035 &   6.5242 r
  I_PCI_TOP/tmp_net569 (net)   1   0.7050 
  I_PCI_TOP/ctmTdsLR_2_4120/A1 (AND2X1_HVT)
                                            0.0147   0.1346   1.0000   0.0102   0.0102 &   6.5344 r
  I_PCI_TOP/ctmTdsLR_2_4120/Y (AND2X1_HVT)           0.1723   1.0000            0.3893 &   6.9237 r
  I_PCI_TOP/n10418 (net)       1   1.3579 
  I_PCI_TOP/U5374/A1 (XNOR2X1_RVT)          0.0000   0.1723   1.0000   0.0000   0.0000 &   6.9237 r
  I_PCI_TOP/U5374/Y (XNOR2X1_RVT)                    0.1720   1.0000            0.4722 &   7.3959 f
  I_PCI_TOP/n1233 (net)        1   5.3882 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__15_/D (SDFFARX1_RVT)
                                            0.0244   0.1720   1.0000   0.0169   0.0171 &   7.4129 f
  data arrival time                                                                        7.4129

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6173     8.1173
  clock reconvergence pessimism                                                 0.0572     8.1745
  clock uncertainty                                                            -0.1000     8.0745
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__15_/CLK (SDFFARX1_RVT)                            8.0745 r
  library setup time                                          1.0000           -0.6853     7.3892
  data required time                                                                       7.3892
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.3892
  data arrival time                                                                       -7.4129
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0238


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__2_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__19_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_24620_5531/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6896     0.6896
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__2_/CLK (SDFFARX1_RVT)
                                                     0.0678                     0.0000     0.6896 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__2_/QN (SDFFARX1_RVT)
                                                     0.1523   1.0000            0.3797 &   1.0693 f
  I_PCI_TOP/mult_x_24_n809 (net)
                               2   2.1519 
  I_PCI_TOP/U8484/A (NBUFFX4_RVT)           0.0000   0.1523   1.0000   0.0000   0.0000 &   1.0693 f
  I_PCI_TOP/U8484/Y (NBUFFX4_RVT)                    0.1357   1.0000            0.2699 &   1.3392 f
  I_PCI_TOP/n12241 (net)      16  21.8934 
  I_PCI_TOP/U2090/A1 (NOR2X2_HVT)           0.0000   0.1358   1.0000   0.0000   0.0012 &   1.3404 f
  I_PCI_TOP/U2090/Y (NOR2X2_HVT)                     0.2099   1.0000            0.6435 &   1.9839 r
  I_PCI_TOP/n2069 (net)        2   5.1214 
  I_PCI_TOP/U2126/A1 (XOR3X1_RVT)           0.0000   0.2099   1.0000   0.0000   0.0001 &   1.9839 r
  I_PCI_TOP/U2126/Y (XOR3X1_RVT)                     0.1409   1.0000            0.6923 &   2.6762 f
  I_PCI_TOP/n2158 (net)        1   2.7179 
  I_PCI_TOP/U2219/CI (FADDX1_RVT)           0.0000   0.1409   1.0000   0.0000   0.0000 &   2.6763 f
  I_PCI_TOP/U2219/S (FADDX1_RVT)                     0.1246   1.0000            0.5629 &   3.2391 r
  I_PCI_TOP/n2162 (net)        2   1.8015 
  I_PCI_TOP/U2221/A1 (NAND2X0_RVT)          0.0108   0.1246   1.0000   0.0075   0.0075 &   3.2466 r
  I_PCI_TOP/U2221/Y (NAND2X0_RVT)                    0.1263   1.0000            0.1420 &   3.3886 f
  I_PCI_TOP/n2200 (net)        2   1.5556 
  I_PCI_TOP/U2222/A2 (AND2X1_RVT)           0.0173   0.1263   1.0000   0.0119   0.0119 &   3.4004 f
  I_PCI_TOP/U2222/Y (AND2X1_RVT)                     0.0732   1.0000            0.2220 &   3.6224 f
  I_PCI_TOP/n2167 (net)        2   1.1893 
  I_PCI_TOP/ctmTdsLR_2_3887/A1 (MUX21X1_RVT)
                                            0.0000   0.0732   1.0000   0.0000   0.0000 &   3.6225 f
  I_PCI_TOP/ctmTdsLR_2_3887/Y (MUX21X1_RVT)          0.1548   1.0000            0.3695 &   3.9919 f
  I_PCI_TOP/n2168 (net)        2   1.2664 
  I_PCI_TOP/U2227/A2 (OR2X1_RVT)            0.0000   0.1548   1.0000   0.0000   0.0000 &   3.9919 f
  I_PCI_TOP/U2227/Y (OR2X1_RVT)                      0.0749   1.0000            0.2435 &   4.2355 f
  I_PCI_TOP/n2176 (net)        2   1.1970 
  I_PCI_TOP/U2228/A1 (NAND2X0_RVT)          0.0000   0.0749   1.0000   0.0000   0.0000 &   4.2355 f
  I_PCI_TOP/U2228/Y (NAND2X0_RVT)                    0.1893   1.0000            0.1549 &   4.3904 r
  I_PCI_TOP/n2173 (net)        2   1.3857 
  I_PCI_TOP/ctmTdsLR_1_4538/A (INVX0_HVT)   0.0000   0.1893   1.0000   0.0000   0.0000 &   4.3904 r
  I_PCI_TOP/ctmTdsLR_1_4538/Y (INVX0_HVT)            0.1049   1.0000            0.1734 &   4.5639 f
  I_PCI_TOP/tmp_net757 (net)   1   0.6053 
  I_PCI_TOP/ctmTdsLR_2_4539/A2 (MUX21X1_RVT)
                                            0.0000   0.1049   1.0000   0.0000   0.0000 &   4.5639 f
  I_PCI_TOP/ctmTdsLR_2_4539/Y (MUX21X1_RVT)          0.1711   1.0000            0.3888 &   4.9527 f
  I_PCI_TOP/n2333 (net)        2   1.9823 
  I_PCI_TOP/U2381/A2 (NAND2X0_RVT)          0.0141   0.1711   1.0000   0.0098   0.0098 &   4.9625 f
  I_PCI_TOP/U2381/Y (NAND2X0_RVT)                    0.2599   1.0000            0.2691 &   5.2316 r
  I_PCI_TOP/n10094 (net)       3   2.1774 
  I_PCI_TOP/U2382/A (INVX0_HVT)             0.0079   0.2599   1.0000   0.0055   0.0055 &   5.2371 r
  I_PCI_TOP/U2382/Y (INVX0_HVT)                      0.1274   1.0000            0.2132 &   5.4503 f
  I_PCI_TOP/n2340 (net)        1   0.5178 
  I_PCI_TOP/ctmTdsLR_1_3245/A2 (NAND2X0_RVT)
                                            0.0000   0.1274   1.0000   0.0000   0.0000 &   5.4503 f
  I_PCI_TOP/ctmTdsLR_1_3245/Y (NAND2X0_RVT)          0.1461   1.0000            0.1775 &   5.6278 r
  I_PCI_TOP/tmp_net194 (net)   1   0.8717 
  I_PCI_TOP/ctmTdsLR_2_3429/A2 (NAND3X0_LVT)
                                            0.0074   0.1461   1.0000   0.0052   0.0052 &   5.6330 r
  I_PCI_TOP/ctmTdsLR_2_3429/Y (NAND3X0_LVT)          0.1494   1.0000            0.1391 &   5.7721 f
  I_PCI_TOP/n10188 (net)       3   2.7422 
  I_PCI_TOP/U6861/A2 (NAND3X0_LVT)          0.0113   0.1494   1.0000   0.0078   0.0078 &   5.7799 f
  I_PCI_TOP/U6861/Y (NAND3X0_LVT)                    0.0929   1.0000            0.1352 &   5.9151 r
  I_PCI_TOP/n2495 (net)        1   1.0111 
  I_PCI_TOP/ctmTdsLR_1_3117/A1 (AND4X1_RVT)
                                            0.0203   0.0929   1.0000   0.0146   0.0146 &   5.9298 r
  I_PCI_TOP/ctmTdsLR_1_3117/Y (AND4X1_RVT)           0.1113   1.0000            0.2555 &   6.1852 r
  I_PCI_TOP/n2388 (net)        1   0.9395 
  I_PCI_TOP/U2426/A2 (OR2X1_RVT)            0.0064   0.1113   1.0000   0.0044   0.0044 &   6.1896 r
  I_PCI_TOP/U2426/Y (OR2X1_RVT)                      0.1533   1.0000            0.2094 &   6.3990 r
  I_PCI_TOP/n10739 (net)       4   4.1138 
  I_PCI_TOP/U5022/A1 (AOI21X1_RVT)          0.0122   0.1533   1.0000   0.0085   0.0085 &   6.4075 r
  I_PCI_TOP/U5022/Y (AOI21X1_RVT)                    0.0686   1.0000            0.3031 &   6.7106 f
  I_PCI_TOP/n11991 (net)       2   2.0463 
  I_PCI_TOP/U10690/A2 (OAI21X1_RVT)         0.0000   0.0686   1.0000   0.0000   0.0000 &   6.7106 f
  I_PCI_TOP/U10690/Y (OAI21X1_RVT)                   0.1030   1.0000            0.4048 &   7.1154 r
  I_PCI_TOP/n11116 (net)       1   1.8319 
  I_PCI_TOP/U10693/A1 (XNOR2X2_RVT)         0.0000   0.1030   1.0000   0.0000   0.0000 &   7.1154 r
  I_PCI_TOP/U10693/Y (XNOR2X2_RVT)                   0.1123   1.0000            0.3272 &   7.4426 f
  I_PCI_TOP/I_PCI_CORE_N292 (net)
                               1   2.4922 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__19_/D (SDFFARX1_RVT)
                                            0.0000   0.1123   1.0000   0.0000   0.0001 &   7.4426 f
  data arrival time                                                                        7.4426

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6167     8.1167
  clock reconvergence pessimism                                                 0.0572     8.1739
  clock uncertainty                                                            -0.1000     8.0739
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__19_/CLK (SDFFARX1_RVT)                            8.0739 r
  library setup time                                          1.0000           -0.6548     7.4190
  data required time                                                                       7.4190
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4190
  data arrival time                                                                       -7.4426
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0236


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_77442_5567/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0790     1.0790
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__29_/CLK (SDFFARX1_HVT)
                                                     0.0952                     0.0000     1.0790 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__29_/Q (SDFFARX1_HVT)
                                                     0.3328   1.0000            1.3187 &   2.3977 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_4__29_ (net)
                               5   5.7042 
  I_SDRAM_TOP/I_SDRAM_IF/U537/A1 (MUX41X1_RVT)
                                            0.0336   0.3328   1.0000   0.0232   0.0233 &   2.4210 f
  I_SDRAM_TOP/I_SDRAM_IF/U537/Y (MUX41X1_RVT)        0.1844   1.0000            0.7751 &   3.1961 f
  I_SDRAM_TOP/I_SDRAM_IF/n247 (net)
                               2   1.7749 
  I_SDRAM_TOP/I_SDRAM_IF/U651/A4 (AO22X1_HVT)
                                            0.0178   0.1844   1.0000   0.0123   0.0124 &   3.2084 f
  I_SDRAM_TOP/I_SDRAM_IF/U651/Y (AO22X1_HVT)         0.1925   1.0000            0.4640 &   3.6724 f
  I_SDRAM_TOP/I_SDRAM_IF/N596 (net)
                               1   1.5037 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__29_/D (SDFFARX1_HVT)
                                            0.0312   0.1925   1.0000   0.0224   0.0224 &   3.6948 f
  data arrival time                                                                        3.6948

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9732     5.0732
  clock reconvergence pessimism                                                 0.1045     5.1777
  clock uncertainty                                                            -0.1000     5.0777
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__29_/CLK (SDFFARX1_HVT)                        5.0777 r
  library setup time                                          1.0000           -1.4063     3.6713
  data required time                                                                       3.6713
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6713
  data arrival time                                                                       -3.6948
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0235


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__16_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__30_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_6999_5539/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6919     0.6919
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__16_/CLK (SDFFARX1_HVT)
                                                     0.1092                     0.0000     0.6919 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__16_/QN (SDFFARX1_HVT)
                                                     0.3339   1.0000            0.9262 &   1.6182 r
  I_PCI_TOP/mult_x_32_n827 (net)
                               1   1.7393 
  I_PCI_TOP/HFSBUF_607_1145/A (NBUFFX4_RVT)
                                            0.0611   0.3339   1.0000   0.0440   0.0440 &   1.6622 r
  I_PCI_TOP/HFSBUF_607_1145/Y (NBUFFX4_RVT)          0.1977   1.0000            0.3515 &   2.0137 r
  I_PCI_TOP/HFSNET_152 (net)  17  21.2986 
  I_PCI_TOP/U141/A1 (NOR2X0_RVT)            0.0000   0.1977   1.0000   0.0000   0.0011 &   2.0147 r
  I_PCI_TOP/U141/Y (NOR2X0_RVT)                      0.0983   1.0000            0.3173 &   2.3320 f
  I_PCI_TOP/n70 (net)          2   4.1471 
  I_PCI_TOP/U148/A1 (XOR3X1_RVT)            0.0000   0.0983   1.0000   0.0000   0.0000 &   2.3321 f
  I_PCI_TOP/U148/Y (XOR3X1_RVT)                      0.1535   1.0000            0.6305 &   2.9625 f
  I_PCI_TOP/n137 (net)         2   3.8437 
  I_PCI_TOP/U150/B (FADDX1_RVT)             0.0000   0.1535   1.0000   0.0000   0.0000 &   2.9626 f
  I_PCI_TOP/U150/CO (FADDX1_RVT)                     0.1267   1.0000            0.3457 &   3.3082 f
  I_PCI_TOP/n88 (net)          2   1.4329 
  I_PCI_TOP/U6024/A1 (NOR2X0_RVT)           0.0100   0.1267   1.0000   0.0069   0.0069 &   3.3151 f
  I_PCI_TOP/U6024/Y (NOR2X0_RVT)                     0.0767   1.0000            0.3293 &   3.6444 r
  I_PCI_TOP/n91 (net)          2   1.4764 
  I_PCI_TOP/U186/A (INVX0_LVT)              0.0000   0.0767   1.0000   0.0000   0.0000 &   3.6444 r
  I_PCI_TOP/U186/Y (INVX0_LVT)                       0.0391   1.0000            0.0312 &   3.6756 f
  I_PCI_TOP/n92 (net)          1   0.6083 
  I_PCI_TOP/U6106/A1 (AND2X1_RVT)           0.0000   0.0391   1.0000   0.0000   0.0000 &   3.6756 f
  I_PCI_TOP/U6106/Y (AND2X1_RVT)                     0.0809   1.0000            0.1556 &   3.8312 f
  I_PCI_TOP/n95 (net)          1   1.7326 
  I_PCI_TOP/U189/A2 (XNOR2X2_RVT)           0.0000   0.0809   1.0000   0.0000   0.0000 &   3.8312 f
  I_PCI_TOP/U189/Y (XNOR2X2_RVT)                     0.1079   1.0000            0.3705 &   4.2017 f
  I_PCI_TOP/n142 (net)         2   1.9371 
  I_PCI_TOP/ctmTdsLR_3_6587/A (INVX0_LVT)   0.0123   0.1079   1.0000   0.0085   0.0085 &   4.2102 f
  I_PCI_TOP/ctmTdsLR_3_6587/Y (INVX0_LVT)            0.0606   1.0000            0.0840 &   4.2943 r
  I_PCI_TOP/tmp_net1215 (net)
                               1   0.7866 
  I_PCI_TOP/ctmTdsLR_1_6585/A2 (AND2X1_RVT)
                                            0.0000   0.0606   1.0000   0.0000   0.0000 &   4.2943 r
  I_PCI_TOP/ctmTdsLR_1_6585/Y (AND2X1_RVT)           0.0856   1.0000            0.1660 &   4.4603 r
  I_PCI_TOP/n212 (net)         2   1.5335 
  I_PCI_TOP/ctmTdsLR_1_4235/A (INVX0_LVT)   0.0000   0.0856   1.0000   0.0000   0.0000 &   4.4603 r
  I_PCI_TOP/ctmTdsLR_1_4235/Y (INVX0_LVT)            0.0462   1.0000            0.0379 &   4.4982 f
  I_PCI_TOP/tmp_net622 (net)   1   0.9314 
  I_PCI_TOP/ctmTdsLR_2_4236/A1 (NAND2X0_LVT)
                                            0.0000   0.0462   1.0000   0.0000   0.0000 &   4.4982 f
  I_PCI_TOP/ctmTdsLR_2_4236/Y (NAND2X0_LVT)          0.1225   1.0000            0.0985 &   4.5967 r
  I_PCI_TOP/n215 (net)         1   1.7945 
  I_PCI_TOP/U6116/A1 (XOR2X2_RVT)           0.0154   0.1225   1.0000   0.0107   0.0107 &   4.6074 r
  I_PCI_TOP/U6116/Y (XOR2X2_RVT)                     0.1451   1.0000            0.4320 &   5.0394 f
  I_PCI_TOP/n12078 (net)       2   4.1208 
  I_PCI_TOP/U6115/B (FADDX1_RVT)            0.0086   0.1451   1.0000   0.0059   0.0060 &   5.0454 f
  I_PCI_TOP/U6115/CO (FADDX1_RVT)                    0.1221   1.0000            0.3347 &   5.3800 f
  I_PCI_TOP/n687 (net)         2   1.1716 
  I_PCI_TOP/ctmTdsLR_1_2874/A (INVX0_RVT)   0.0059   0.1221   1.0000   0.0041   0.0041 &   5.3842 f
  I_PCI_TOP/ctmTdsLR_1_2874/Y (INVX0_RVT)            0.0772   1.0000            0.1223 &   5.5065 r
  I_PCI_TOP/tmp_net64 (net)    1   0.7546 
  I_PCI_TOP/ctmTdsLR_2_2875/A1 (AND2X1_RVT)
                                            0.0000   0.0772   1.0000   0.0000   0.0000 &   5.5065 r
  I_PCI_TOP/ctmTdsLR_2_2875/Y (AND2X1_RVT)           0.0829   1.0000            0.1607 &   5.6672 r
  I_PCI_TOP/n238 (net)         2   1.4367 
  I_PCI_TOP/U327/A (INVX0_LVT)              0.0000   0.0829   1.0000   0.0000   0.0000 &   5.6672 r
  I_PCI_TOP/U327/Y (INVX0_LVT)                       0.0468   1.0000            0.0399 &   5.7071 f
  I_PCI_TOP/n11130 (net)       2   1.0754 
  I_PCI_TOP/ctmTdsLR_2_3426/A2 (NAND2X0_RVT)
                                            0.0000   0.0468   1.0000   0.0000   0.0000 &   5.7071 f
  I_PCI_TOP/ctmTdsLR_2_3426/Y (NAND2X0_RVT)          0.2071   1.0000            0.1508 &   5.8579 r
  I_PCI_TOP/n11121 (net)       2   1.6112 
  I_PCI_TOP/U6028/A2 (NOR2X0_RVT)           0.0000   0.2071   1.0000   0.0000   0.0000 &   5.8579 r
  I_PCI_TOP/U6028/Y (NOR2X0_RVT)                     0.0643   1.0000            0.2838 &   6.1417 f
  I_PCI_TOP/n374 (net)         2   1.5213 
  I_PCI_TOP/U731/A1 (AND2X1_RVT)            0.0000   0.0643   1.0000   0.0000   0.0000 &   6.1417 f
  I_PCI_TOP/U731/Y (AND2X1_RVT)                      0.0788   1.0000            0.1716 &   6.3133 f
  I_PCI_TOP/n7624 (net)        2   1.5875 
  I_PCI_TOP/ctmTdsLR_3_6646_roptpi_6839/A1 (OAI21X2_RVT)
                                            0.0032   0.0788   1.0000   0.0022   0.0022 &   6.3155 f
  I_PCI_TOP/ctmTdsLR_3_6646_roptpi_6839/Y (OAI21X2_RVT)
                                                     0.0821   1.0000            0.4100 &   6.7255 r
  I_PCI_TOP/tmp_net1255 (net)
                               1   1.1658 
  I_PCI_TOP/ctmTdsLR_1_6644/A2 (NAND4X0_RVT)
                                            0.0000   0.0821   1.0000   0.0000   0.0000 &   6.7255 r
  I_PCI_TOP/ctmTdsLR_1_6644/Y (NAND4X0_RVT)          0.3040   1.0000            0.2777 &   7.0032 f
  I_PCI_TOP/n11560 (net)       2   2.5754 
  I_PCI_TOP/ctmTdsLR_1_6707/A3 (XNOR3X1_RVT)
                                            0.0113   0.3040   1.0000   0.0079   0.0079 &   7.0111 f
  I_PCI_TOP/ctmTdsLR_1_6707/Y (XNOR3X1_RVT)          0.1773   1.0000            0.4014 &   7.4125 f
  I_PCI_TOP/I_PCI_CORE_N559 (net)
                               1   1.8669 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__30_/D (SDFFARX1_RVT)
                                            0.0000   0.1773   1.0000   0.0000   0.0000 &   7.4125 f
  data arrival time                                                                        7.4125

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6122     8.1122
  clock reconvergence pessimism                                                 0.0567     8.1689
  clock uncertainty                                                            -0.1000     8.0689
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__30_/CLK (SDFFARX1_RVT)                            8.0689 r
  library setup time                                          1.0000           -0.6796     7.3893
  data required time                                                                       7.3893
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.3893
  data arrival time                                                                       -7.4125
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0232


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__2_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__28_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_24620_5531/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6896     0.6896
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__2_/CLK (SDFFARX1_RVT)
                                                     0.0678                     0.0000     0.6896 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__2_/QN (SDFFARX1_RVT)
                                                     0.1523   1.0000            0.3797 &   1.0693 f
  I_PCI_TOP/mult_x_24_n809 (net)
                               2   2.1519 
  I_PCI_TOP/U8484/A (NBUFFX4_RVT)           0.0000   0.1523   1.0000   0.0000   0.0000 &   1.0693 f
  I_PCI_TOP/U8484/Y (NBUFFX4_RVT)                    0.1357   1.0000            0.2699 &   1.3392 f
  I_PCI_TOP/n12241 (net)      16  21.8934 
  I_PCI_TOP/U2090/A1 (NOR2X2_HVT)           0.0000   0.1358   1.0000   0.0000   0.0012 &   1.3404 f
  I_PCI_TOP/U2090/Y (NOR2X2_HVT)                     0.2099   1.0000            0.6435 &   1.9839 r
  I_PCI_TOP/n2069 (net)        2   5.1214 
  I_PCI_TOP/U2126/A1 (XOR3X1_RVT)           0.0000   0.2099   1.0000   0.0000   0.0001 &   1.9839 r
  I_PCI_TOP/U2126/Y (XOR3X1_RVT)                     0.1409   1.0000            0.6923 &   2.6762 f
  I_PCI_TOP/n2158 (net)        1   2.7179 
  I_PCI_TOP/U2219/CI (FADDX1_RVT)           0.0000   0.1409   1.0000   0.0000   0.0000 &   2.6763 f
  I_PCI_TOP/U2219/S (FADDX1_RVT)                     0.1246   1.0000            0.5629 &   3.2391 r
  I_PCI_TOP/n2162 (net)        2   1.8015 
  I_PCI_TOP/U2221/A1 (NAND2X0_RVT)          0.0108   0.1246   1.0000   0.0075   0.0075 &   3.2466 r
  I_PCI_TOP/U2221/Y (NAND2X0_RVT)                    0.1263   1.0000            0.1420 &   3.3886 f
  I_PCI_TOP/n2200 (net)        2   1.5556 
  I_PCI_TOP/U2222/A2 (AND2X1_RVT)           0.0173   0.1263   1.0000   0.0119   0.0119 &   3.4004 f
  I_PCI_TOP/U2222/Y (AND2X1_RVT)                     0.0732   1.0000            0.2220 &   3.6224 f
  I_PCI_TOP/n2167 (net)        2   1.1893 
  I_PCI_TOP/ctmTdsLR_2_3887/A1 (MUX21X1_RVT)
                                            0.0000   0.0732   1.0000   0.0000   0.0000 &   3.6225 f
  I_PCI_TOP/ctmTdsLR_2_3887/Y (MUX21X1_RVT)          0.1548   1.0000            0.3695 &   3.9919 f
  I_PCI_TOP/n2168 (net)        2   1.2664 
  I_PCI_TOP/U2227/A2 (OR2X1_RVT)            0.0000   0.1548   1.0000   0.0000   0.0000 &   3.9919 f
  I_PCI_TOP/U2227/Y (OR2X1_RVT)                      0.0749   1.0000            0.2435 &   4.2355 f
  I_PCI_TOP/n2176 (net)        2   1.1970 
  I_PCI_TOP/U2228/A1 (NAND2X0_RVT)          0.0000   0.0749   1.0000   0.0000   0.0000 &   4.2355 f
  I_PCI_TOP/U2228/Y (NAND2X0_RVT)                    0.1893   1.0000            0.1549 &   4.3904 r
  I_PCI_TOP/n2173 (net)        2   1.3857 
  I_PCI_TOP/ctmTdsLR_1_4538/A (INVX0_HVT)   0.0000   0.1893   1.0000   0.0000   0.0000 &   4.3904 r
  I_PCI_TOP/ctmTdsLR_1_4538/Y (INVX0_HVT)            0.1049   1.0000            0.1734 &   4.5639 f
  I_PCI_TOP/tmp_net757 (net)   1   0.6053 
  I_PCI_TOP/ctmTdsLR_2_4539/A2 (MUX21X1_RVT)
                                            0.0000   0.1049   1.0000   0.0000   0.0000 &   4.5639 f
  I_PCI_TOP/ctmTdsLR_2_4539/Y (MUX21X1_RVT)          0.1711   1.0000            0.3888 &   4.9527 f
  I_PCI_TOP/n2333 (net)        2   1.9823 
  I_PCI_TOP/U2381/A2 (NAND2X0_RVT)          0.0141   0.1711   1.0000   0.0098   0.0098 &   4.9625 f
  I_PCI_TOP/U2381/Y (NAND2X0_RVT)                    0.2599   1.0000            0.2691 &   5.2316 r
  I_PCI_TOP/n10094 (net)       3   2.1774 
  I_PCI_TOP/U2382/A (INVX0_HVT)             0.0079   0.2599   1.0000   0.0055   0.0055 &   5.2371 r
  I_PCI_TOP/U2382/Y (INVX0_HVT)                      0.1274   1.0000            0.2132 &   5.4503 f
  I_PCI_TOP/n2340 (net)        1   0.5178 
  I_PCI_TOP/ctmTdsLR_1_3245/A2 (NAND2X0_RVT)
                                            0.0000   0.1274   1.0000   0.0000   0.0000 &   5.4503 f
  I_PCI_TOP/ctmTdsLR_1_3245/Y (NAND2X0_RVT)          0.1461   1.0000            0.1775 &   5.6278 r
  I_PCI_TOP/tmp_net194 (net)   1   0.8717 
  I_PCI_TOP/ctmTdsLR_2_3429/A2 (NAND3X0_LVT)
                                            0.0074   0.1461   1.0000   0.0052   0.0052 &   5.6330 r
  I_PCI_TOP/ctmTdsLR_2_3429/Y (NAND3X0_LVT)          0.1494   1.0000            0.1391 &   5.7721 f
  I_PCI_TOP/n10188 (net)       3   2.7422 
  I_PCI_TOP/U6861/A2 (NAND3X0_LVT)          0.0113   0.1494   1.0000   0.0078   0.0078 &   5.7799 f
  I_PCI_TOP/U6861/Y (NAND3X0_LVT)                    0.0929   1.0000            0.1352 &   5.9151 r
  I_PCI_TOP/n2495 (net)        1   1.0111 
  I_PCI_TOP/ctmTdsLR_1_3117/A1 (AND4X1_RVT)
                                            0.0203   0.0929   1.0000   0.0146   0.0146 &   5.9298 r
  I_PCI_TOP/ctmTdsLR_1_3117/Y (AND4X1_RVT)           0.1113   1.0000            0.2555 &   6.1852 r
  I_PCI_TOP/n2388 (net)        1   0.9395 
  I_PCI_TOP/U2426/A2 (OR2X1_RVT)            0.0064   0.1113   1.0000   0.0044   0.0044 &   6.1896 r
  I_PCI_TOP/U2426/Y (OR2X1_RVT)                      0.1533   1.0000            0.2094 &   6.3990 r
  I_PCI_TOP/n10739 (net)       4   4.1138 
  I_PCI_TOP/ctmTdsLR_4_6403/A2 (NAND2X0_LVT)
                                            0.0122   0.1533   1.0000   0.0085   0.0085 &   6.4075 r
  I_PCI_TOP/ctmTdsLR_4_6403/Y (NAND2X0_LVT)          0.0681   1.0000            0.0724 &   6.4799 f
  I_PCI_TOP/tmp_net1084 (net)
                               1   0.8240 
  I_PCI_TOP/ctmTdsLR_2_6401/A3 (NAND3X0_LVT)
                                            0.0000   0.0681   1.0000   0.0000   0.0000 &   6.4799 f
  I_PCI_TOP/ctmTdsLR_2_6401/Y (NAND3X0_LVT)          0.0981   1.0000            0.1023 &   6.5822 r
  I_PCI_TOP/tmp_net1085 (net)
                               1   1.8125 
  I_PCI_TOP/ctmTdsLR_1_6400/A (INVX2_LVT)   0.0000   0.0981   1.0000   0.0000   0.0000 &   6.5822 r
  I_PCI_TOP/ctmTdsLR_1_6400/Y (INVX2_LVT)            0.0711   1.0000            0.0658 &   6.6480 f
  I_PCI_TOP/n11280 (net)      10   8.6212 
  I_PCI_TOP/ctmTdsLR_2_3964/A2 (OA221X1_RVT)
                                            0.0000   0.0712   1.0000   0.0000   0.0005 &   6.6486 f
  I_PCI_TOP/ctmTdsLR_2_3964/Y (OA221X1_RVT)          0.1520   1.0000            0.4289 &   7.0775 f
  I_PCI_TOP/n3818 (net)        1   1.7472 
  I_PCI_TOP/U3817/A1 (XNOR2X2_RVT)          0.0000   0.1520   1.0000   0.0000   0.0000 &   7.0775 f
  I_PCI_TOP/U3817/Y (XNOR2X2_RVT)                    0.1115   1.0000            0.3497 &   7.4272 f
  I_PCI_TOP/I_PCI_CORE_N301 (net)
                               1   2.4179 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__28_/D (SDFFARX1_RVT)
                                            0.0229   0.1115   1.0000   0.0155   0.0156 &   7.4428 f
  data arrival time                                                                        7.4428

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6171     8.1171
  clock reconvergence pessimism                                                 0.0572     8.1743
  clock uncertainty                                                            -0.1000     8.0743
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__28_/CLK (SDFFARX1_RVT)                            8.0743 r
  library setup time                                          1.0000           -0.6544     7.4198
  data required time                                                                       7.4198
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4198
  data arrival time                                                                       -7.4428
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0229


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_77442_5567/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0779     1.0779
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__1_/CLK (SDFFARX1_HVT)
                                                     0.0952                     0.0000     1.0779 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__1_/Q (SDFFARX1_HVT)
                                                     0.3243   1.0000            1.3134 &   2.3913 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_4__1_ (net)
                               5   5.4691 
  I_SDRAM_TOP/I_SDRAM_IF/U562/A2 (AO222X1_RVT)
                                            0.0383   0.3243   1.0000   0.0258   0.0258 &   2.4172 f
  I_SDRAM_TOP/I_SDRAM_IF/U562/Y (AO222X1_RVT)        0.1144   1.0000            0.6504 &   3.0676 f
  I_SDRAM_TOP/I_SDRAM_IF/n250 (net)
                               2   1.9221 
  I_SDRAM_TOP/I_SDRAM_IF/U659/A2 (AO22X1_HVT)
                                            0.0054   0.1144   1.0000   0.0037   0.0037 &   3.0713 f
  I_SDRAM_TOP/I_SDRAM_IF/U659/Y (AO22X1_HVT)         0.1901   1.0000            0.5955 &   3.6668 f
  I_SDRAM_TOP/I_SDRAM_IF/N592 (net)
                               1   1.4262 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__25_/D (SDFFARX1_HVT)
                                            0.0389   0.1901   1.0000   0.0280   0.0280 &   3.6948 f
  data arrival time                                                                        3.6948

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9729     5.0729
  clock reconvergence pessimism                                                 0.1045     5.1774
  clock uncertainty                                                            -0.1000     5.0774
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__25_/CLK (SDFFARX1_HVT)                        5.0774 r
  library setup time                                          1.0000           -1.4051     3.6723
  data required time                                                                       3.6723
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6723
  data arrival time                                                                       -3.6948
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0225


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0762     1.0762
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__0_/CLK (SDFFARX1_HVT)
                                                     0.0816                     0.0000     1.0762 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__0_/Q (SDFFARX1_HVT)
                                                     0.3590   1.0000            1.3249 &   2.4010 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_7__0_ (net)
                               5   6.4279 
  I_SDRAM_TOP/I_SDRAM_IF/U3250/A4 (MUX41X1_RVT)
                                            0.0628   0.3590   1.0000   0.0437   0.0438 &   2.4448 f
  I_SDRAM_TOP/I_SDRAM_IF/U3250/Y (MUX41X1_RVT)       0.1887   1.0000            0.8919 &   3.3367 f
  I_SDRAM_TOP/I_SDRAM_IF/n1033 (net)
                               2   2.3401 
  I_SDRAM_TOP/I_SDRAM_IF/U3252/A2 (AO22X1_RVT)
                                            0.0000   0.1887   1.0000   0.0000   0.0000 &   3.3367 f
  I_SDRAM_TOP/I_SDRAM_IF/U3252/Y (AO22X1_RVT)        0.0879   1.0000            0.3888 &   3.7255 f
  I_SDRAM_TOP/I_SDRAM_IF/N753 (net)
                               1   1.0008 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__28_/D (SDFFARX1_HVT)
                                            0.0000   0.0879   1.0000   0.0000   0.0000 &   3.7255 f
  data arrival time                                                                        3.7255

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9739     5.0739
  clock reconvergence pessimism                                                 0.0685     5.1424
  clock uncertainty                                                            -0.1000     5.0424
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__28_/CLK (SDFFARX1_HVT)                        5.0424 r
  library setup time                                          1.0000           -1.3393     3.7031
  data required time                                                                       3.7031
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7031
  data arrival time                                                                       -3.7255
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0224


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0954     1.0954
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK (SDFFARX1_HVT)
                                                     0.1279                     0.0000     1.0954 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/Q (SDFFARX1_HVT)
                                                     0.3273   1.0000            1.3393 &   2.4347 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_28__23_ (net)
                               5   5.5621 
  I_SDRAM_TOP/I_SDRAM_IF/U3777/A4 (MUX41X1_RVT)
                                            0.0226   0.3273   1.0000   0.0156   0.0157 &   2.4504 f
  I_SDRAM_TOP/I_SDRAM_IF/U3777/Y (MUX41X1_RVT)       0.1837   1.0000            0.8505 &   3.3009 f
  I_SDRAM_TOP/I_SDRAM_IF/n1928 (net)
                               2   1.6761 
  I_SDRAM_TOP/I_SDRAM_IF/U4021/A2 (AO22X1_RVT)
                                            0.0000   0.1837   1.0000   0.0000   0.0000 &   3.3009 f
  I_SDRAM_TOP/I_SDRAM_IF/U4021/Y (AO22X1_RVT)        0.1097   1.0000            0.4150 &   3.7159 f
  I_SDRAM_TOP/I_SDRAM_IF/N1726 (net)
                               1   2.9335 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__19_/D (SDFFARX1_HVT)
                                            0.0050   0.1097   1.0000   0.0035   0.0035 &   3.7195 f
  data arrival time                                                                        3.7195

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9742     5.0742
  clock reconvergence pessimism                                                 0.0867     5.1608
  clock uncertainty                                                            -0.1000     5.0608
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__19_/CLK (SDFFARX1_HVT)                       5.0608 r
  library setup time                                          1.0000           -1.3637     3.6971
  data required time                                                                       3.6971
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6971
  data arrival time                                                                       -3.7195
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0223


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16764_5574/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1172     1.1172
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__11_/CLK (SDFFARX1_RVT)
                                                     0.1296                     0.0000     1.1172 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__11_/Q (SDFFARX1_RVT)
                                                     0.0937   1.0000            0.5534 &   1.6706 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_40__11_ (net)
                               2   2.3499 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_99_769/A (NBUFFX4_HVT)
                                            0.0070   0.0937   1.0000   0.0048   0.0048 &   1.6755 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_99_769/Y (NBUFFX4_HVT)
                                                     0.2836   1.0000            0.3729 &   2.0484 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_87 (net)
                               4  17.8262 
  I_SDRAM_TOP/I_SDRAM_IF/U3442/A3 (MUX41X1_RVT)
                                            0.0156   0.2836   1.0000   0.0108   0.0117 &   2.0601 f
  I_SDRAM_TOP/I_SDRAM_IF/U3442/Y (MUX41X1_RVT)       0.2046   1.0000            0.8389 &   2.8990 f
  I_SDRAM_TOP/I_SDRAM_IF/n1419 (net)
                               2   4.1488 
  I_SDRAM_TOP/I_SDRAM_IF/U3444/A2 (AO22X1_HVT)
                                            0.0503   0.2046   1.0000   0.0362   0.0362 &   2.9352 f
  I_SDRAM_TOP/I_SDRAM_IF/U3444/Y (AO22X1_HVT)        0.2404   1.0000            0.7156 &   3.6508 f
  I_SDRAM_TOP/I_SDRAM_IF/N2280 (net)
                               1   2.9921 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__3_/D (SDFFARX2_HVT)
                                            0.0429   0.2404   1.0000   0.0308   0.0308 &   3.6817 f
  data arrival time                                                                        3.6817

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0006     5.1006
  clock reconvergence pessimism                                                 0.0901     5.1908
  clock uncertainty                                                            -0.1000     5.0908
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__3_/CLK (SDFFARX2_HVT)                        5.0908 r
  library setup time                                          1.0000           -1.4308     3.6599
  data required time                                                                       3.6599
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6599
  data arrival time                                                                       -3.6817
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0217


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__13_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_6999_5539/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6848     0.6848
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_/CLK (SDFFARX1_HVT)
                                                     0.0898                     0.0000     0.6848 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_/QN (SDFFARX1_HVT)
                                                     0.3552   1.0000            0.9361 &   1.6209 r
  I_PCI_TOP/mult_x_31_n799 (net)
                               2   2.2872 
  I_PCI_TOP/U1545/A (NBUFFX4_RVT)           0.0500   0.3552   1.0000   0.0357   0.0357 &   1.6566 r
  I_PCI_TOP/U1545/Y (NBUFFX4_RVT)                    0.2317   1.0000            0.3779 &   2.0346 r
  I_PCI_TOP/n12304 (net)      15  26.3678 
  I_PCI_TOP/U7014/A2 (NOR2X1_HVT)           0.0070   0.2317   1.0000   0.0049   0.0054 &   2.0399 r
  I_PCI_TOP/U7014/Y (NOR2X1_HVT)                     0.1749   1.0000            0.5510 &   2.5909 f
  I_PCI_TOP/n6991 (net)        1   2.3343 
  I_PCI_TOP/U7027/B (FADDX1_RVT)            0.0116   0.1749   1.0000   0.0081   0.0081 &   2.5990 f
  I_PCI_TOP/U7027/S (FADDX1_RVT)                     0.1847   1.0000            0.6079 &   3.2069 r
  I_PCI_TOP/n7383 (net)        2   4.5325 
  I_PCI_TOP/ctmTdsLR_1_2856/A2 (XOR3X2_RVT)
                                            0.0186   0.1847   1.0000   0.0129   0.0129 &   3.2198 r
  I_PCI_TOP/ctmTdsLR_1_2856/Y (XOR3X2_RVT)           0.1537   1.0000            0.6458 &   3.8656 f
  I_PCI_TOP/n7391 (net)        2   2.8006 
  I_PCI_TOP/U2976/A1 (OR2X1_RVT)            0.0000   0.1537   1.0000   0.0000   0.0000 &   3.8656 f
  I_PCI_TOP/U2976/Y (OR2X1_RVT)                      0.0725   1.0000            0.2888 &   4.1544 f
  I_PCI_TOP/n11837 (net)       2   1.0150 
  I_PCI_TOP/U7396/A2 (NAND2X0_RVT)          0.0000   0.0725   1.0000   0.0000   0.0000 &   4.1544 f
  I_PCI_TOP/U7396/Y (NAND2X0_RVT)                    0.2164   1.0000            0.1742 &   4.3286 r
  I_PCI_TOP/n7397 (net)        1   1.7136 
  I_PCI_TOP/U7399/A1 (XNOR2X1_RVT)          0.0000   0.2164   1.0000   0.0000   0.0000 &   4.3287 r
  I_PCI_TOP/U7399/Y (XNOR2X1_RVT)                    0.1455   1.0000            0.4411 &   4.7697 r
  I_PCI_TOP/n7432 (net)        1   2.8121 
  I_PCI_TOP/U7416/B (FADDX1_RVT)            0.0000   0.1455   1.0000   0.0000   0.0000 &   4.7698 r
  I_PCI_TOP/U7416/S (FADDX1_RVT)                     0.1445   1.0000            0.5092 &   5.2790 f
  I_PCI_TOP/n7407 (net)        1   1.8651 
  I_PCI_TOP/U7403/A (INVX0_LVT)             0.0155   0.1445   1.0000   0.0107   0.0108 &   5.2898 f
  I_PCI_TOP/U7403/Y (INVX0_LVT)                      0.0865   1.0000            0.1194 &   5.4091 r
  I_PCI_TOP/n7458 (net)        2   1.5801 
  I_PCI_TOP/U7406/A1 (NOR2X0_RVT)           0.0000   0.0865   1.0000   0.0000   0.0000 &   5.4091 r
  I_PCI_TOP/U7406/Y (NOR2X0_RVT)                     0.0670   1.0000            0.2255 &   5.6347 f
  I_PCI_TOP/n10177 (net)       2   1.7400 
  I_PCI_TOP/U10025/A (INVX1_HVT)            0.0000   0.0670   1.0000   0.0000   0.0000 &   5.6347 f
  I_PCI_TOP/U10025/Y (INVX1_HVT)                     0.1194   1.0000            0.1088 &   5.7435 r
  I_PCI_TOP/n10241 (net)       2   1.7364 
  I_PCI_TOP/U10026/A2 (NAND2X0_HVT)         0.0093   0.1194   1.0000   0.0064   0.0064 &   5.7499 r
  I_PCI_TOP/U10026/Y (NAND2X0_HVT)                   0.3238   1.0000            0.3133 &   6.0633 f
  I_PCI_TOP/n10178 (net)       1   1.2619 
  I_PCI_TOP/U5607/A2 (XOR2X1_RVT)           0.0378   0.3238   1.0000   0.0262   0.0262 &   6.0894 f
  I_PCI_TOP/U5607/Y (XOR2X1_RVT)                     0.1495   1.0000            0.6242 &   6.7136 f
  I_PCI_TOP/n12042 (net)       1   1.6475 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__13_/D (SDFFARX1_HVT)
                                            0.0120   0.1495   1.0000   0.0085   0.0085 &   6.7221 f
  data arrival time                                                                        6.7221

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6188     8.1188
  clock reconvergence pessimism                                                 0.0567     8.1755
  clock uncertainty                                                            -0.1000     8.0755
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__13_/CLK (SDFFARX1_HVT)                            8.0755 r
  library setup time                                          1.0000           -1.3751     6.7004
  data required time                                                                       6.7004
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.7004
  data arrival time                                                                       -6.7221
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0217


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_9
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_this_addr_g_int_reg_3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: ZCTSBUF_12767_5625/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0766     1.0766
  I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK (SDFFASX1_RVT)      0.1151                     0.0000     1.0766 r
  I_SDRAM_TOP/I_SDRAM_IF/R_9/Q (SDFFASX1_RVT)        0.1199   1.0000            0.6230 &   1.6996 r
  I_SDRAM_TOP/I_SDRAM_IF/n134 (net)
                               2   2.5365 
  I_SDRAM_TOP/I_SDRAM_IF/U7147/A0 (HADDX1_RVT)
                                            0.0000   0.1199   1.0000   0.0000   0.0000 &   1.6997 r
  I_SDRAM_TOP/I_SDRAM_IF/U7147/SO (HADDX1_RVT)       0.1955   1.0000            0.4738 &   2.1734 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_wfifo_pop (net)
                               2   7.3805 
  I_SDRAM_TOP/U1/A2 (OR3X1_LVT)             0.0170   0.1955   1.0000   0.0118   0.0120 &   2.1854 f
  I_SDRAM_TOP/U1/Y (OR3X1_LVT)                       0.0957   1.0000            0.2427 &   2.4282 f
  I_SDRAM_TOP/n211 (net)       3   2.5662 
  I_SDRAM_TOP/U2/A2 (OR2X1_RVT)             0.0000   0.0957   1.0000   0.0000   0.0000 &   2.4282 f
  I_SDRAM_TOP/U2/Y (OR2X1_RVT)                       0.0875   1.0000            0.2244 &   2.6526 f
  I_SDRAM_TOP/n221 (net)       3   2.1464 
  I_SDRAM_TOP/U9/A2 (OR2X1_RVT)             0.0000   0.0875   1.0000   0.0000   0.0000 &   2.6526 f
  I_SDRAM_TOP/U9/Y (OR2X1_RVT)                       0.0882   1.0000            0.2231 &   2.8757 f
  I_SDRAM_TOP/n213 (net)       2   2.3974 
  I_SDRAM_TOP/U10/A (INVX2_RVT)             0.0000   0.0882   1.0000   0.0000   0.0000 &   2.8757 f
  I_SDRAM_TOP/U10/Y (INVX2_RVT)                      0.0678   1.0000            0.0944 &   2.9701 r
  I_SDRAM_TOP/n220 (net)       3   2.5066 
  I_SDRAM_TOP/U11/A2 (AND2X1_RVT)           0.0000   0.0678   1.0000   0.0000   0.0000 &   2.9701 r
  I_SDRAM_TOP/U11/Y (AND2X1_RVT)                     0.1330   1.0000            0.1893 &   3.1594 r
  I_SDRAM_TOP/n215 (net)       3   2.7616 
  I_SDRAM_TOP/U12/A1 (NAND2X0_RVT)          0.0023   0.1330   1.0000   0.0016   0.0016 &   3.1610 r
  I_SDRAM_TOP/U12/Y (NAND2X0_RVT)                    0.1557   1.0000            0.1324 &   3.2934 f
  I_SDRAM_TOP/n231 (net)       2   1.1617 
  I_SDRAM_TOP/U13/A3 (OA21X1_RVT)           0.0053   0.1557   1.0000   0.0037   0.0037 &   3.2971 f
  I_SDRAM_TOP/U13/Y (OA21X1_RVT)                     0.1416   1.0000            0.3170 &   3.6141 f
  I_SDRAM_TOP/n197 (net)       5   4.7068 
  I_SDRAM_TOP/U205/A (INVX1_HVT)            0.0000   0.1416   1.0000   0.0000   0.0000 &   3.6141 f
  I_SDRAM_TOP/U205/Y (INVX1_HVT)                     0.1373   1.0000            0.1706 &   3.7847 r
  I_SDRAM_TOP/n356 (net)       2   1.9161 
  I_SDRAM_TOP/U206/A4 (OAI22X1_HVT)         0.0061   0.1373   1.0000   0.0042   0.0042 &   3.7890 r
  I_SDRAM_TOP/U206/Y (OAI22X1_HVT)                   0.1414   1.0000            0.5861 &   4.3750 f
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_N12 (net)
                               1   1.3348 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_this_addr_g_int_reg_3_/D (SDFFARX1_RVT)
                                            0.0313   0.1414   1.0000   0.0222   0.0222 &   4.3972 f
  data arrival time                                                                        4.3972

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9590     5.0590
  clock reconvergence pessimism                                                 0.0623     5.1212
  clock uncertainty                                                            -0.1000     5.0212
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_this_addr_g_int_reg_3_/CLK (SDFFARX1_RVT)
                                                                                           5.0212 r
  library setup time                                          1.0000           -0.6456     4.3756
  data required time                                                                       4.3756
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.3756
  data arrival time                                                                       -4.3972
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0216


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_13223_5608/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1721     3.2221
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__14_/CLK (SDFFNARX1_HVT)
                                                     0.0715                     0.0000     3.2221 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__14_/Q (SDFFNARX1_HVT)
                                                     0.3183   1.0000            1.2026 &   4.4247 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_337 (net)
                               5   4.8537 
  I_SDRAM_TOP/I_SDRAM_IF/U5593/A4 (MUX41X1_RVT)
                                            0.0302   0.3183   1.0000   0.0209   0.0210 &   4.4456 f
  I_SDRAM_TOP/I_SDRAM_IF/U5593/Y (MUX41X1_RVT)       0.1856   1.0000            0.8524 &   5.2980 f
  I_SDRAM_TOP/I_SDRAM_IF/n2718 (net)
                               2   1.9786 
  I_SDRAM_TOP/I_SDRAM_IF/U5596/A4 (AO22X1_HVT)
                                            0.0298   0.1856   1.0000   0.0213   0.0213 &   5.3193 f
  I_SDRAM_TOP/I_SDRAM_IF/U5596/Y (AO22X1_HVT)        0.1682   1.0000            0.4379 &   5.7572 f
  I_SDRAM_TOP/I_SDRAM_IF/N3633 (net)
                               1   0.7171 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__26_/D (SDFFNARX1_HVT)
                                            0.0000   0.1682   1.0000   0.0000   0.0000 &   5.7572 f
  data arrival time                                                                        5.7572

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0790     7.2290
  clock reconvergence pessimism                                                 0.0932     7.3222
  clock uncertainty                                                            -0.1000     7.2222
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__26_/CLK (SDFFNARX1_HVT)                      7.2222 f
  library setup time                                          1.0000           -1.4864     5.7358
  data required time                                                                       5.7358
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7358
  data arrival time                                                                       -5.7572
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0214


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__2_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__17_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_24620_5531/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6896     0.6896
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__2_/CLK (SDFFARX1_RVT)
                                                     0.0678                     0.0000     0.6896 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__2_/QN (SDFFARX1_RVT)
                                                     0.1523   1.0000            0.3797 &   1.0693 f
  I_PCI_TOP/mult_x_24_n809 (net)
                               2   2.1519 
  I_PCI_TOP/U8484/A (NBUFFX4_RVT)           0.0000   0.1523   1.0000   0.0000   0.0000 &   1.0693 f
  I_PCI_TOP/U8484/Y (NBUFFX4_RVT)                    0.1357   1.0000            0.2699 &   1.3392 f
  I_PCI_TOP/n12241 (net)      16  21.8934 
  I_PCI_TOP/U2090/A1 (NOR2X2_HVT)           0.0000   0.1358   1.0000   0.0000   0.0012 &   1.3404 f
  I_PCI_TOP/U2090/Y (NOR2X2_HVT)                     0.2099   1.0000            0.6435 &   1.9839 r
  I_PCI_TOP/n2069 (net)        2   5.1214 
  I_PCI_TOP/U2126/A1 (XOR3X1_RVT)           0.0000   0.2099   1.0000   0.0000   0.0001 &   1.9839 r
  I_PCI_TOP/U2126/Y (XOR3X1_RVT)                     0.1409   1.0000            0.6923 &   2.6762 f
  I_PCI_TOP/n2158 (net)        1   2.7179 
  I_PCI_TOP/U2219/CI (FADDX1_RVT)           0.0000   0.1409   1.0000   0.0000   0.0000 &   2.6763 f
  I_PCI_TOP/U2219/S (FADDX1_RVT)                     0.1246   1.0000            0.5629 &   3.2391 r
  I_PCI_TOP/n2162 (net)        2   1.8015 
  I_PCI_TOP/U2221/A1 (NAND2X0_RVT)          0.0108   0.1246   1.0000   0.0075   0.0075 &   3.2466 r
  I_PCI_TOP/U2221/Y (NAND2X0_RVT)                    0.1263   1.0000            0.1420 &   3.3886 f
  I_PCI_TOP/n2200 (net)        2   1.5556 
  I_PCI_TOP/U2222/A2 (AND2X1_RVT)           0.0173   0.1263   1.0000   0.0119   0.0119 &   3.4004 f
  I_PCI_TOP/U2222/Y (AND2X1_RVT)                     0.0732   1.0000            0.2220 &   3.6224 f
  I_PCI_TOP/n2167 (net)        2   1.1893 
  I_PCI_TOP/ctmTdsLR_2_3887/A1 (MUX21X1_RVT)
                                            0.0000   0.0732   1.0000   0.0000   0.0000 &   3.6225 f
  I_PCI_TOP/ctmTdsLR_2_3887/Y (MUX21X1_RVT)          0.1548   1.0000            0.3695 &   3.9919 f
  I_PCI_TOP/n2168 (net)        2   1.2664 
  I_PCI_TOP/U2227/A2 (OR2X1_RVT)            0.0000   0.1548   1.0000   0.0000   0.0000 &   3.9919 f
  I_PCI_TOP/U2227/Y (OR2X1_RVT)                      0.0749   1.0000            0.2435 &   4.2355 f
  I_PCI_TOP/n2176 (net)        2   1.1970 
  I_PCI_TOP/U2228/A1 (NAND2X0_RVT)          0.0000   0.0749   1.0000   0.0000   0.0000 &   4.2355 f
  I_PCI_TOP/U2228/Y (NAND2X0_RVT)                    0.1893   1.0000            0.1549 &   4.3904 r
  I_PCI_TOP/n2173 (net)        2   1.3857 
  I_PCI_TOP/ctmTdsLR_1_4538/A (INVX0_HVT)   0.0000   0.1893   1.0000   0.0000   0.0000 &   4.3904 r
  I_PCI_TOP/ctmTdsLR_1_4538/Y (INVX0_HVT)            0.1049   1.0000            0.1734 &   4.5639 f
  I_PCI_TOP/tmp_net757 (net)   1   0.6053 
  I_PCI_TOP/ctmTdsLR_2_4539/A2 (MUX21X1_RVT)
                                            0.0000   0.1049   1.0000   0.0000   0.0000 &   4.5639 f
  I_PCI_TOP/ctmTdsLR_2_4539/Y (MUX21X1_RVT)          0.1711   1.0000            0.3888 &   4.9527 f
  I_PCI_TOP/n2333 (net)        2   1.9823 
  I_PCI_TOP/U2381/A2 (NAND2X0_RVT)          0.0141   0.1711   1.0000   0.0098   0.0098 &   4.9625 f
  I_PCI_TOP/U2381/Y (NAND2X0_RVT)                    0.2599   1.0000            0.2691 &   5.2316 r
  I_PCI_TOP/n10094 (net)       3   2.1774 
  I_PCI_TOP/U2382/A (INVX0_HVT)             0.0079   0.2599   1.0000   0.0055   0.0055 &   5.2371 r
  I_PCI_TOP/U2382/Y (INVX0_HVT)                      0.1274   1.0000            0.2132 &   5.4503 f
  I_PCI_TOP/n2340 (net)        1   0.5178 
  I_PCI_TOP/ctmTdsLR_1_3245/A2 (NAND2X0_RVT)
                                            0.0000   0.1274   1.0000   0.0000   0.0000 &   5.4503 f
  I_PCI_TOP/ctmTdsLR_1_3245/Y (NAND2X0_RVT)          0.1461   1.0000            0.1775 &   5.6278 r
  I_PCI_TOP/tmp_net194 (net)   1   0.8717 
  I_PCI_TOP/ctmTdsLR_2_3429/A2 (NAND3X0_LVT)
                                            0.0074   0.1461   1.0000   0.0052   0.0052 &   5.6330 r
  I_PCI_TOP/ctmTdsLR_2_3429/Y (NAND3X0_LVT)          0.1494   1.0000            0.1391 &   5.7721 f
  I_PCI_TOP/n10188 (net)       3   2.7422 
  I_PCI_TOP/U6861/A2 (NAND3X0_LVT)          0.0113   0.1494   1.0000   0.0078   0.0078 &   5.7799 f
  I_PCI_TOP/U6861/Y (NAND3X0_LVT)                    0.0929   1.0000            0.1352 &   5.9151 r
  I_PCI_TOP/n2495 (net)        1   1.0111 
  I_PCI_TOP/ctmTdsLR_1_3117/A1 (AND4X1_RVT)
                                            0.0203   0.0929   1.0000   0.0146   0.0146 &   5.9298 r
  I_PCI_TOP/ctmTdsLR_1_3117/Y (AND4X1_RVT)           0.1113   1.0000            0.2555 &   6.1852 r
  I_PCI_TOP/n2388 (net)        1   0.9395 
  I_PCI_TOP/U2426/A2 (OR2X1_RVT)            0.0064   0.1113   1.0000   0.0044   0.0044 &   6.1896 r
  I_PCI_TOP/U2426/Y (OR2X1_RVT)                      0.1533   1.0000            0.2094 &   6.3990 r
  I_PCI_TOP/n10739 (net)       4   4.1138 
  I_PCI_TOP/U10311/A2 (NAND2X0_HVT)         0.0122   0.1533   1.0000   0.0085   0.0085 &   6.4075 r
  I_PCI_TOP/U10311/Y (NAND2X0_HVT)                   0.3931   1.0000            0.3971 &   6.8046 f
  I_PCI_TOP/n10579 (net)       1   1.8384 
  I_PCI_TOP/U10312/A1 (XNOR2X1_RVT)         0.0207   0.3931   1.0000   0.0143   0.0143 &   6.8189 f
  I_PCI_TOP/U10312/Y (XNOR2X1_RVT)                   0.1765   1.0000            0.5537 &   7.3726 f
  I_PCI_TOP/I_PCI_CORE_N290 (net)
                               1   5.1521 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__17_/D (SDFFARX1_RVT)
                                            0.0491   0.1765   1.0000   0.0354   0.0355 &   7.4081 f
  data arrival time                                                                        7.4081

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6174     8.1174
  clock reconvergence pessimism                                                 0.0572     8.1746
  clock uncertainty                                                            -0.1000     8.0746
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__17_/CLK (SDFFARX1_RVT)                            8.0746 r
  library setup time                                          1.0000           -0.6877     7.3869
  data required time                                                                       7.3869
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.3869
  data arrival time                                                                       -7.4081
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0213


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_22934_5579/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1694     3.2194
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__22_/CLK (SDFFNARX1_HVT)
                                                     0.0814                     0.0000     3.2194 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__22_/Q (SDFFNARX1_HVT)
                                                     0.3379   1.0000            1.2230 &   4.4424 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_833 (net)
                               5   5.4083 
  I_SDRAM_TOP/I_SDRAM_IF/U5833/A4 (MUX41X1_RVT)
                                            0.0625   0.3379   1.0000   0.0438   0.0438 &   4.4862 f
  I_SDRAM_TOP/I_SDRAM_IF/U5833/Y (MUX41X1_RVT)       0.1877   1.0000            0.8731 &   5.3593 f
  I_SDRAM_TOP/I_SDRAM_IF/n2850 (net)
                               2   2.2302 
  I_SDRAM_TOP/I_SDRAM_IF/U5835/A2 (AO22X1_RVT)
                                            0.0000   0.1877   1.0000   0.0000   0.0000 &   5.3593 f
  I_SDRAM_TOP/I_SDRAM_IF/U5835/Y (AO22X1_RVT)        0.1015   1.0000            0.4088 &   5.7681 f
  I_SDRAM_TOP/I_SDRAM_IF/N2770 (net)
                               1   2.2277 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__18_/D (SDFFNARX1_HVT)
                                            0.0061   0.1015   1.0000   0.0042   0.0043 &   5.7724 f
  data arrival time                                                                        5.7724

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0731     7.2231
  clock reconvergence pessimism                                                 0.0799     7.3030
  clock uncertainty                                                            -0.1000     7.2030
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__18_/CLK (SDFFNARX1_HVT)                       7.2030 f
  library setup time                                          1.0000           -1.4517     5.7513
  data required time                                                                       5.7513
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7513
  data arrival time                                                                       -5.7724
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0211


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1661     3.2161
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__9_/CLK (SDFFNARX1_HVT)
                                                     0.0775                     0.0000     3.2161 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__9_/Q (SDFFNARX1_HVT)
                                                     0.3671   1.0000            1.2391 &   4.4552 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_801 (net)
                               5   6.2308 
  I_SDRAM_TOP/I_SDRAM_IF/U5827/A4 (MUX41X1_RVT)
                                            0.0707   0.3671   1.0000   0.0475   0.0475 &   4.5028 f
  I_SDRAM_TOP/I_SDRAM_IF/U5827/Y (MUX41X1_RVT)       0.1819   1.0000            0.8737 &   5.3765 f
  I_SDRAM_TOP/I_SDRAM_IF/n4307 (net)
                               2   1.4085 
  I_SDRAM_TOP/I_SDRAM_IF/U5829/A2 (AO22X1_RVT)
                                            0.0257   0.1819   1.0000   0.0181   0.0181 &   5.3946 f
  I_SDRAM_TOP/I_SDRAM_IF/U5829/Y (AO22X1_RVT)        0.0904   1.0000            0.3831 &   5.7777 f
  I_SDRAM_TOP/I_SDRAM_IF/N2820 (net)
                               1   0.9897 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__5_/D (SDFFNARX1_HVT)
                                            0.0094   0.0904   1.0000   0.0065   0.0065 &   5.7842 f
  data arrival time                                                                        5.7842

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0768     7.2268
  clock reconvergence pessimism                                                 0.0796     7.3064
  clock uncertainty                                                            -0.1000     7.2064
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__5_/CLK (SDFFNARX1_HVT)                       7.2064 f
  library setup time                                          1.0000           -1.4420     5.7644
  data required time                                                                       5.7644
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7644
  data arrival time                                                                       -5.7842
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0198


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1751     3.2251
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__7_/CLK (SDFFNARX1_HVT)
                                                     0.0781                     0.0000     3.2251 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__7_/Q (SDFFNARX1_HVT)
                                                     0.3222   1.0000            1.2102 &   4.4353 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_215 (net)
                               5   4.9646 
  I_SDRAM_TOP/I_SDRAM_IF/U4744/A4 (MUX41X1_RVT)
                                            0.0392   0.3222   1.0000   0.0265   0.0265 &   4.4619 f
  I_SDRAM_TOP/I_SDRAM_IF/U4744/Y (MUX41X1_RVT)       0.1873   1.0000            0.8597 &   5.3216 f
  I_SDRAM_TOP/I_SDRAM_IF/n3409 (net)
                               2   2.1798 
  I_SDRAM_TOP/I_SDRAM_IF/U4746/A2 (AO22X1_RVT)
                                            0.0454   0.1873   1.0000   0.0306   0.0306 &   5.3522 f
  I_SDRAM_TOP/I_SDRAM_IF/U4746/Y (AO22X1_RVT)        0.0947   1.0000            0.3994 &   5.7515 f
  I_SDRAM_TOP/I_SDRAM_IF/N3800 (net)
                               1   1.6593 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__3_/D (SDFFNARX1_HVT)
                                            0.0089   0.0947   1.0000   0.0062   0.0062 &   5.7577 f
  data arrival time                                                                        5.7577

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0694     7.2194
  clock reconvergence pessimism                                                 0.0660     7.2855
  clock uncertainty                                                            -0.1000     7.1855
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__3_/CLK (SDFFNARX1_HVT)                       7.1855 f
  library setup time                                          1.0000           -1.4475     5.7380
  data required time                                                                       5.7380
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7380
  data arrival time                                                                       -5.7577
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0197


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_9
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: ZCTSBUF_12767_5625/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0766     1.0766
  I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK (SDFFASX1_RVT)      0.1151                     0.0000     1.0766 r
  I_SDRAM_TOP/I_SDRAM_IF/R_9/Q (SDFFASX1_RVT)        0.1199   1.0000            0.6230 &   1.6996 r
  I_SDRAM_TOP/I_SDRAM_IF/n134 (net)
                               2   2.5365 
  I_SDRAM_TOP/I_SDRAM_IF/U7147/A0 (HADDX1_RVT)
                                            0.0000   0.1199   1.0000   0.0000   0.0000 &   1.6997 r
  I_SDRAM_TOP/I_SDRAM_IF/U7147/SO (HADDX1_RVT)       0.1955   1.0000            0.4738 &   2.1734 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_wfifo_pop (net)
                               2   7.3805 
  I_SDRAM_TOP/U1/A2 (OR3X1_LVT)             0.0170   0.1955   1.0000   0.0118   0.0120 &   2.1854 f
  I_SDRAM_TOP/U1/Y (OR3X1_LVT)                       0.0957   1.0000            0.2427 &   2.4282 f
  I_SDRAM_TOP/n211 (net)       3   2.5662 
  I_SDRAM_TOP/U2/A2 (OR2X1_RVT)             0.0000   0.0957   1.0000   0.0000   0.0000 &   2.4282 f
  I_SDRAM_TOP/U2/Y (OR2X1_RVT)                       0.0875   1.0000            0.2244 &   2.6526 f
  I_SDRAM_TOP/n221 (net)       3   2.1464 
  I_SDRAM_TOP/U9/A2 (OR2X1_RVT)             0.0000   0.0875   1.0000   0.0000   0.0000 &   2.6526 f
  I_SDRAM_TOP/U9/Y (OR2X1_RVT)                       0.0882   1.0000            0.2231 &   2.8757 f
  I_SDRAM_TOP/n213 (net)       2   2.3974 
  I_SDRAM_TOP/U10/A (INVX2_RVT)             0.0000   0.0882   1.0000   0.0000   0.0000 &   2.8757 f
  I_SDRAM_TOP/U10/Y (INVX2_RVT)                      0.0678   1.0000            0.0944 &   2.9701 r
  I_SDRAM_TOP/n220 (net)       3   2.5066 
  I_SDRAM_TOP/U11/A2 (AND2X1_RVT)           0.0000   0.0678   1.0000   0.0000   0.0000 &   2.9701 r
  I_SDRAM_TOP/U11/Y (AND2X1_RVT)                     0.1330   1.0000            0.1893 &   3.1594 r
  I_SDRAM_TOP/n215 (net)       3   2.7616 
  I_SDRAM_TOP/U18/A1 (AND3X1_RVT)           0.0023   0.1330   1.0000   0.0016   0.0016 &   3.1610 r
  I_SDRAM_TOP/U18/Y (AND3X1_RVT)                     0.1273   1.0000            0.2445 &   3.4055 r
  I_SDRAM_TOP/n230 (net)       2   2.4023 
  I_SDRAM_TOP/U19/A0 (HADDX1_RVT)           0.0000   0.1273   1.0000   0.0000   0.0000 &   3.4055 r
  I_SDRAM_TOP/U19/SO (HADDX1_RVT)                    0.1429   1.0000            0.4209 &   3.8264 f
  I_SDRAM_TOP/n201 (net)       4   2.9539 
  I_SDRAM_TOP/ctmTdsLR_3_6744/A1 (NAND2X0_HVT)
                                            0.0000   0.1429   1.0000   0.0000   0.0000 &   3.8264 f
  I_SDRAM_TOP/ctmTdsLR_3_6744/Y (NAND2X0_HVT)        0.2115   1.0000            0.2148 &   4.0412 r
  I_SDRAM_TOP/tmp_net1324 (net)
                               1   0.7010 
  I_SDRAM_TOP/ctmTdsLR_1_6742/A3 (OA21X1_RVT)
                                            0.0000   0.2115   1.0000   0.0000   0.0000 &   4.0412 r
  I_SDRAM_TOP/ctmTdsLR_1_6742/Y (OA21X1_RVT)         0.0911   1.0000            0.2536 &   4.2948 r
  I_SDRAM_TOP/n235 (net)       1   1.2656 
  I_SDRAM_TOP/U40/A2 (NAND4X0_LVT)          0.0120   0.0911   1.0000   0.0084   0.0084 &   4.3032 r
  I_SDRAM_TOP/U40/Y (NAND4X0_LVT)                    0.1201   1.0000            0.0932 &   4.3964 f
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_N23 (net)
                               1   1.0234 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/D (SDFFARX1_RVT)
                                            0.0141   0.1201   1.0000   0.0097   0.0097 &   4.4061 f
  data arrival time                                                                        4.4061

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9589     5.0589
  clock reconvergence pessimism                                                 0.0623     5.1212
  clock uncertainty                                                            -0.1000     5.0212
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK (SDFFARX1_RVT)           5.0212 r
  library setup time                                          1.0000           -0.6346     4.3866
  data required time                                                                       4.3866
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.3866
  data arrival time                                                                       -4.4061
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0195


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0954     1.0954
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__21_/CLK (SDFFARX1_HVT)
                                                     0.1279                     0.0000     1.0954 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__21_/Q (SDFFARX1_HVT)
                                                     0.3099   1.0000            1.3287 &   2.4241 f
  I_SDRAM_TOP/I_SDRAM_IF/n17470 (net)
                               5   5.0829 
  I_SDRAM_TOP/I_SDRAM_IF/U3393/A3 (MUX41X1_RVT)
                                            0.0340   0.3099   1.0000   0.0229   0.0229 &   2.4470 f
  I_SDRAM_TOP/I_SDRAM_IF/U3393/Y (MUX41X1_RVT)       0.1909   1.0000            0.8294 &   3.2764 f
  I_SDRAM_TOP/I_SDRAM_IF/n1480 (net)
                               2   2.5897 
  I_SDRAM_TOP/I_SDRAM_IF/U3727/A2 (AO22X1_RVT)
                                            0.0382   0.1909   1.0000   0.0266   0.0266 &   3.3030 f
  I_SDRAM_TOP/I_SDRAM_IF/U3727/Y (AO22X1_RVT)        0.0989   1.0000            0.4083 &   3.7113 f
  I_SDRAM_TOP/I_SDRAM_IF/N1530 (net)
                               1   2.0051 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__13_/D (SDFFARX1_HVT)
                                            0.0107   0.0989   1.0000   0.0074   0.0074 &   3.7187 f
  data arrival time                                                                        3.7187

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9720     5.0720
  clock reconvergence pessimism                                                 0.0867     5.1587
  clock uncertainty                                                            -0.1000     5.0587
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__13_/CLK (SDFFARX1_HVT)                       5.0587 r
  library setup time                                          1.0000           -1.3595     3.6992
  data required time                                                                       3.6992
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6992
  data arrival time                                                                       -3.7187
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0195


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_22934_5579/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1696     3.2196
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__26_/CLK (SDFFNARX1_HVT)
                                                     0.0813                     0.0000     3.2196 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__26_/Q (SDFFNARX1_HVT)
                                                     0.3448   1.0000            1.2274 &   4.4470 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_837 (net)
                               5   5.6033 
  I_SDRAM_TOP/I_SDRAM_IF/U5920/A4 (MUX41X1_RVT)
                                            0.0439   0.3448   1.0000   0.0299   0.0299 &   4.4769 f
  I_SDRAM_TOP/I_SDRAM_IF/U5920/Y (MUX41X1_RVT)       0.1885   1.0000            0.8803 &   5.3572 f
  I_SDRAM_TOP/I_SDRAM_IF/n3442 (net)
                               2   2.3175 
  I_SDRAM_TOP/I_SDRAM_IF/U6578/A2 (AO22X1_RVT)
                                            0.0314   0.1885   1.0000   0.0225   0.0225 &   5.3797 f
  I_SDRAM_TOP/I_SDRAM_IF/U6578/Y (AO22X1_RVT)        0.0892   1.0000            0.3923 &   5.7720 f
  I_SDRAM_TOP/I_SDRAM_IF/N2774 (net)
                               1   1.2096 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__22_/D (SDFFNARX1_HVT)
                                            0.0057   0.0892   1.0000   0.0040   0.0040 &   5.7760 f
  data arrival time                                                                        5.7760

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0731     7.2231
  clock reconvergence pessimism                                                 0.0799     7.3029
  clock uncertainty                                                            -0.1000     7.2029
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__22_/CLK (SDFFNARX1_HVT)                       7.2029 f
  library setup time                                          1.0000           -1.4460     5.7569
  data required time                                                                       5.7569
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7569
  data arrival time                                                                       -5.7760
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0191


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_62301_5592/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1686     3.2186
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__24_/CLK (SDFFNARX1_HVT)
                                                     0.0836                     0.0000     3.2186 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__24_/Q (SDFFNARX1_HVT)
                                                     0.3604   1.0000            1.2394 &   4.4580 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_127 (net)
                               5   6.0436 
  I_SDRAM_TOP/I_SDRAM_IF/U5996/A4 (MUX41X1_RVT)
                                            0.0336   0.3604   1.0000   0.0226   0.0226 &   4.4806 f
  I_SDRAM_TOP/I_SDRAM_IF/U5996/Y (MUX41X1_RVT)       0.1880   1.0000            0.8914 &   5.3720 f
  I_SDRAM_TOP/I_SDRAM_IF/n2899 (net)
                               2   2.2639 
  I_SDRAM_TOP/I_SDRAM_IF/U6007/A2 (AO22X1_RVT)
                                            0.0295   0.1880   1.0000   0.0210   0.0210 &   5.3930 f
  I_SDRAM_TOP/I_SDRAM_IF/U6007/Y (AO22X1_RVT)        0.0982   1.0000            0.3952 &   5.7882 f
  I_SDRAM_TOP/I_SDRAM_IF/N4007 (net)
                               1   1.3935 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__20_/D (SDFFNARX1_HVT)
                                            0.0044   0.0982   1.0000   0.0030   0.0030 &   5.7913 f
  data arrival time                                                                        5.7913

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0747     7.2247
  clock reconvergence pessimism                                                 0.0936     7.3183
  clock uncertainty                                                            -0.1000     7.2183
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__20_/CLK (SDFFNARX1_HVT)                      7.2183 f
  library setup time                                          1.0000           -1.4460     5.7723
  data required time                                                                       5.7723
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7723
  data arrival time                                                                       -5.7913
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0190


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_80012_5566/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0992     1.0992
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__29_/CLK (SDFFARX1_HVT)
                                                     0.1396                     0.0000     1.0992 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__29_/Q (SDFFARX1_HVT)
                                                     0.3316   1.0000            1.3506 &   2.4497 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_36__29_ (net)
                               5   5.6796 
  I_SDRAM_TOP/I_SDRAM_IF/U1415/A4 (MUX41X1_RVT)
                                            0.0582   0.3316   1.0000   0.0375   0.0375 &   2.4873 f
  I_SDRAM_TOP/I_SDRAM_IF/U1415/Y (MUX41X1_RVT)       0.1881   1.0000            0.8690 &   3.3563 f
  I_SDRAM_TOP/I_SDRAM_IF/n889 (net)
                               2   2.2716 
  I_SDRAM_TOP/I_SDRAM_IF/U3021/A2 (AO22X1_RVT)
                                            0.0283   0.1881   1.0000   0.0201   0.0201 &   3.3764 f
  I_SDRAM_TOP/I_SDRAM_IF/U3021/Y (AO22X1_RVT)        0.1047   1.0000            0.4021 &   3.7785 f
  I_SDRAM_TOP/I_SDRAM_IF/N2112 (net)
                               1   1.7764 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__25_/D (SDFFARX1_HVT)
                                            0.0125   0.1047   1.0000   0.0089   0.0089 &   3.7874 f
  data arrival time                                                                        3.7874

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9918     5.0917
  clock reconvergence pessimism                                                 0.1073     5.1991
  clock uncertainty                                                            -0.1000     5.0991
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__25_/CLK (SDFFARX1_HVT)                       5.0991 r
  library setup time                                          1.0000           -1.3304     3.7687
  data required time                                                                       3.7687
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7687
  data arrival time                                                                       -3.7874
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0187


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_53937_5581/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1681     3.2181
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__0_/CLK (SDFFNARX1_HVT)
                                                     0.0813                     0.0000     3.2181 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__0_/Q (SDFFNARX1_HVT)
                                                     0.3464   1.0000            1.2285 &   4.4466 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_19 (net)
                               5   5.6477 
  I_SDRAM_TOP/I_SDRAM_IF/U4794/A4 (MUX41X1_RVT)
                                            0.0604   0.3464   1.0000   0.0433   0.0433 &   4.4899 f
  I_SDRAM_TOP/I_SDRAM_IF/U4794/Y (MUX41X1_RVT)       0.1894   1.0000            0.8837 &   5.3736 f
  I_SDRAM_TOP/I_SDRAM_IF/n3670 (net)
                               2   2.4237 
  I_SDRAM_TOP/I_SDRAM_IF/U6762/A2 (AO22X1_RVT)
                                            0.0246   0.1894   1.0000   0.0167   0.0167 &   5.3903 f
  I_SDRAM_TOP/I_SDRAM_IF/U6762/Y (AO22X1_RVT)        0.0978   1.0000            0.3951 &   5.7855 f
  I_SDRAM_TOP/I_SDRAM_IF/N4173 (net)
                               1   1.3270 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__28_/D (SDFFNARX1_HVT)
                                            0.0059   0.0978   1.0000   0.0041   0.0041 &   5.7896 f
  data arrival time                                                                        5.7896

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0740     7.2240
  clock reconvergence pessimism                                                 0.0941     7.3181
  clock uncertainty                                                            -0.1000     7.2181
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__28_/CLK (SDFFNARX1_HVT)                      7.2181 f
  library setup time                                          1.0000           -1.4472     5.7709
  data required time                                                                       5.7709
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7709
  data arrival time                                                                       -5.7896
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0187


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0761     1.0761
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__28_/CLK (SDFFARX1_HVT)
                                                     0.0816                     0.0000     1.0761 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__28_/Q (SDFFARX1_HVT)
                                                     0.3522   1.0000            1.3206 &   2.3967 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_24__28_ (net)
                               5   6.2371 
  I_SDRAM_TOP/I_SDRAM_IF/U2829/A4 (MUX41X1_RVT)
                                            0.0443   0.3522   1.0000   0.0309   0.0309 &   2.4276 f
  I_SDRAM_TOP/I_SDRAM_IF/U2829/Y (MUX41X1_RVT)       0.1993   1.0000            0.9117 &   3.3393 f
  I_SDRAM_TOP/I_SDRAM_IF/n759 (net)
                               2   3.5644 
  I_SDRAM_TOP/I_SDRAM_IF/U2832/A2 (AO22X1_RVT)
                                            0.0347   0.1993   1.0000   0.0245   0.0245 &   3.3639 f
  I_SDRAM_TOP/I_SDRAM_IF/U2832/Y (AO22X1_RVT)        0.0851   1.0000            0.3931 &   3.7570 f
  I_SDRAM_TOP/I_SDRAM_IF/N1541 (net)
                               1   0.8246 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__24_/D (SDFFARX1_HVT)
                                            0.0000   0.0851   1.0000   0.0000   0.0000 &   3.7570 f
  data arrival time                                                                        3.7570

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0011     5.1011
  clock reconvergence pessimism                                                 0.0685     5.1695
  clock uncertainty                                                            -0.1000     5.0695
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__24_/CLK (SDFFARX1_HVT)                       5.0695 r
  library setup time                                          1.0000           -1.3308     3.7388
  data required time                                                                       3.7388
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7388
  data arrival time                                                                       -3.7570
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0183


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__11_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__31_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_14300_5536/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6987     0.6987
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__11_/CLK (SDFFARX1_HVT)
                                                     0.0970                     0.0000     0.6987 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__11_/QN (SDFFARX1_HVT)
                                                     0.2999   1.0000            0.8789 &   1.5777 r
  I_PCI_TOP/mult_x_28_n800 (net)
                               1   0.9673 
  I_PCI_TOP/HFSBUF_451_1108/A (NBUFFX4_RVT)
                                            0.0000   0.2999   1.0000   0.0000   0.0000 &   1.5777 r
  I_PCI_TOP/HFSBUF_451_1108/Y (NBUFFX4_RVT)          0.2112   1.0000            0.3437 &   1.9214 r
  I_PCI_TOP/HFSNET_124 (net)  16  23.8772 
  I_PCI_TOP/U4389/A2 (NOR2X0_HVT)           0.0000   0.2113   1.0000   0.0000   0.0031 &   1.9245 r
  I_PCI_TOP/U4389/Y (NOR2X0_HVT)                     0.1689   1.0000            0.5318 &   2.4563 f
  I_PCI_TOP/n4365 (net)        1   2.1655 
  I_PCI_TOP/U4439/A (FADDX1_RVT)            0.0000   0.1689   1.0000   0.0000   0.0000 &   2.4563 f
  I_PCI_TOP/U4439/S (FADDX1_RVT)                     0.1749   1.0000            0.6545 &   3.1108 r
  I_PCI_TOP/n4387 (net)        2   4.1164 
  I_PCI_TOP/ctmTdsLR_1_2842/A2 (XOR3X1_RVT)
                                            0.0000   0.1749   1.0000   0.0000   0.0000 &   3.1108 r
  I_PCI_TOP/ctmTdsLR_1_2842/Y (XOR3X1_RVT)           0.1447   1.0000            0.7062 &   3.8170 f
  I_PCI_TOP/n4493 (net)        1   3.0607 
  I_PCI_TOP/U4526/A (FADDX1_RVT)            0.0000   0.1447   1.0000   0.0000   0.0000 &   3.8170 f
  I_PCI_TOP/U4526/CO (FADDX1_RVT)                    0.1444   1.0000            0.4109 &   4.2279 f
  I_PCI_TOP/n4489 (net)        1   2.5348 
  I_PCI_TOP/U4525/B (FADDX1_RVT)            0.0087   0.1444   1.0000   0.0061   0.0061 &   4.2339 f
  I_PCI_TOP/U4525/S (FADDX1_RVT)                     0.1297   1.0000            0.5514 &   4.7853 r
  I_PCI_TOP/n4527 (net)        1   2.0476 
  I_PCI_TOP/U4545/CI (FADDX1_RVT)           0.0000   0.1297   1.0000   0.0000   0.0000 &   4.7854 r
  I_PCI_TOP/U4545/S (FADDX1_RVT)                     0.1522   1.0000            0.4886 &   5.2740 f
  I_PCI_TOP/n4632 (net)        2   2.5269 
  I_PCI_TOP/U4635/A1 (NAND2X0_RVT)          0.0190   0.1522   1.0000   0.0132   0.0133 &   5.2872 f
  I_PCI_TOP/U4635/Y (NAND2X0_RVT)                    0.2940   1.0000            0.2665 &   5.5538 r
  I_PCI_TOP/n10627 (net)       3   2.5981 
  I_PCI_TOP/ctmTdsLR_2_4250/A1 (OA21X1_RVT)
                                            0.0226   0.2940   1.0000   0.0156   0.0156 &   5.5694 r
  I_PCI_TOP/ctmTdsLR_2_4250/Y (OA21X1_RVT)           0.1028   1.0000            0.3378 &   5.9072 r
  I_PCI_TOP/n10584 (net)       2   1.6390 
  I_PCI_TOP/ctmTdsLR_1_4543/A4 (OAI221X1_RVT)
                                            0.0000   0.1028   1.0000   0.0000   0.0000 &   5.9072 r
  I_PCI_TOP/ctmTdsLR_1_4543/Y (OAI221X1_RVT)         0.0826   1.0000            0.3502 &   6.2575 f
  I_PCI_TOP/n10630 (net)       3   2.6509 
  I_PCI_TOP/U4618/A1 (AOI21X1_RVT)          0.0000   0.0826   1.0000   0.0000   0.0000 &   6.2575 f
  I_PCI_TOP/U4618/Y (AOI21X1_RVT)                    0.0729   1.0000            0.3488 &   6.6063 r
  I_PCI_TOP/n11960 (net)       1   1.1543 
  I_PCI_TOP/U9426/A3 (OA21X1_RVT)           0.0091   0.0729   1.0000   0.0064   0.0064 &   6.6126 r
  I_PCI_TOP/U9426/Y (OA21X1_RVT)                     0.0942   1.0000            0.1803 &   6.7930 r
  I_PCI_TOP/n10617 (net)       2   1.3644 
  I_PCI_TOP/ctmTdsLR_2_6142/A (INVX0_LVT)   0.0000   0.0942   1.0000   0.0000   0.0000 &   6.7930 r
  I_PCI_TOP/ctmTdsLR_2_6142/Y (INVX0_LVT)            0.0456   1.0000            0.0331 &   6.8260 f
  I_PCI_TOP/tmp_net929 (net)   1   0.6364 
  I_PCI_TOP/ctmTdsLR_1_6141/A1 (NAND2X0_RVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0000 &   6.8260 f
  I_PCI_TOP/ctmTdsLR_1_6141/Y (NAND2X0_RVT)          0.1597   1.0000            0.1129 &   6.9389 r
  I_PCI_TOP/tmp_net416 (net)   1   0.9274 
  I_PCI_TOP/ctmTdsLR_3_3786/A2 (NAND3X0_LVT)
                                            0.0101   0.1597   1.0000   0.0070   0.0070 &   6.9459 r
  I_PCI_TOP/ctmTdsLR_3_3786/Y (NAND3X0_LVT)          0.1311   1.0000            0.1288 &   7.0747 f
  I_PCI_TOP/n10736 (net)       2   2.1586 
  I_PCI_TOP/U10425/A1 (OA21X1_RVT)          0.0000   0.1311   1.0000   0.0000   0.0000 &   7.0747 f
  I_PCI_TOP/U10425/Y (OA21X1_RVT)                    0.1068   1.0000            0.3593 &   7.4339 f
  I_PCI_TOP/I_PCI_CORE_N432 (net)
                               1   2.1481 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__31_/D (SDFFARX1_RVT)
                                            0.0095   0.1068   1.0000   0.0064   0.0065 &   7.4404 f
  data arrival time                                                                        7.4404

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6162     8.1162
  clock reconvergence pessimism                                                 0.0553     8.1715
  clock uncertainty                                                            -0.1000     8.0715
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__31_/CLK (SDFFARX1_RVT)                            8.0715 r
  library setup time                                          1.0000           -0.6491     7.4225
  data required time                                                                       7.4225
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4225
  data arrival time                                                                       -7.4404
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0179


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0770     1.0770
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__1_/CLK (SDFFARX1_HVT)
                                                     0.0874                     0.0000     1.0770 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__1_/Q (SDFFARX1_HVT)
                                                     0.3136   1.0000            1.3009 &   2.3780 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_21__1_ (net)
                               5   5.1678 
  I_SDRAM_TOP/I_SDRAM_IF/U2040/A4 (MUX41X1_RVT)
                                            0.0247   0.3136   1.0000   0.0171   0.0171 &   2.3951 f
  I_SDRAM_TOP/I_SDRAM_IF/U2040/Y (MUX41X1_RVT)       0.2007   1.0000            0.8849 &   3.2800 f
  I_SDRAM_TOP/I_SDRAM_IF/n784 (net)
                               2   3.7312 
  I_SDRAM_TOP/I_SDRAM_IF/U2871/A2 (AO22X1_RVT)
                                            0.0533   0.2007   1.0000   0.0378   0.0379 &   3.3179 f
  I_SDRAM_TOP/I_SDRAM_IF/U2871/Y (AO22X1_RVT)        0.0903   1.0000            0.4035 &   3.7215 f
  I_SDRAM_TOP/I_SDRAM_IF/N1419 (net)
                               1   1.2951 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__29_/D (SDFFARX1_HVT)
                                            0.0000   0.0903   1.0000   0.0000   0.0000 &   3.7215 f
  data arrival time                                                                        3.7215

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9719     5.0719
  clock reconvergence pessimism                                                 0.0867     5.1585
  clock uncertainty                                                            -0.1000     5.0585
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__29_/CLK (SDFFARX1_HVT)                       5.0585 r
  library setup time                                          1.0000           -1.3544     3.7041
  data required time                                                                       3.7041
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7041
  data arrival time                                                                       -3.7215
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0173


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__16_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__21_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_14300_5536/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6883     0.6883
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__16_/CLK (SDFFARX1_RVT)
                                                     0.0793                     0.0000     0.6883 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__16_/QN (SDFFARX1_RVT)
                                                     0.2121   1.0000            0.4568 &   1.1451 r
  I_PCI_TOP/mult_x_27_n827 (net)
                               2   4.8069 
  I_PCI_TOP/U9104/A (NBUFFX4_RVT)           0.0000   0.2121   1.0000   0.0000   0.0001 &   1.1452 r
  I_PCI_TOP/U9104/Y (NBUFFX4_RVT)                    0.1727   1.0000            0.2809 &   1.4261 r
  I_PCI_TOP/n12324 (net)      16  18.8170 
  I_PCI_TOP/U5791/A1 (NOR2X1_HVT)           0.0000   0.1728   1.0000   0.0000   0.0009 &   1.4270 r
  I_PCI_TOP/U5791/Y (NOR2X1_HVT)                     0.1950   1.0000            0.5456 &   1.9726 f
  I_PCI_TOP/n5943 (net)        1   2.8971 
  I_PCI_TOP/U5977/A (FADDX1_RVT)            0.0000   0.1950   1.0000   0.0000   0.0000 &   1.9726 f
  I_PCI_TOP/U5977/S (FADDX1_RVT)                     0.1914   1.0000            0.6847 &   2.6574 r
  I_PCI_TOP/n5961 (net)        2   4.8208 
  I_PCI_TOP/ctmTdsLR_1_3209/A2 (XOR3X1_RVT)
                                            0.0000   0.1914   1.0000   0.0000   0.0001 &   2.6574 r
  I_PCI_TOP/ctmTdsLR_1_3209/Y (XOR3X1_RVT)           0.1234   1.0000            0.6837 &   3.3411 f
  I_PCI_TOP/n11728 (net)       2   1.2094 
  I_PCI_TOP/U6004/A2 (NOR2X0_RVT)           0.0000   0.1234   1.0000   0.0000   0.0000 &   3.3411 f
  I_PCI_TOP/U6004/Y (NOR2X0_RVT)                     0.0832   1.0000            0.2894 &   3.6305 r
  I_PCI_TOP/n6070 (net)        2   1.7529 
  I_PCI_TOP/U6005/A (INVX0_LVT)             0.0000   0.0832   1.0000   0.0000   0.0000 &   3.6305 r
  I_PCI_TOP/U6005/Y (INVX0_LVT)                      0.0426   1.0000            0.0335 &   3.6640 f
  I_PCI_TOP/n5968 (net)        1   0.7050 
  I_PCI_TOP/U6007/A1 (AND2X1_RVT)           0.0000   0.0426   1.0000   0.0000   0.0000 &   3.6640 f
  I_PCI_TOP/U6007/Y (AND2X1_RVT)                     0.0809   1.0000            0.1581 &   3.8221 f
  I_PCI_TOP/n5975 (net)        1   1.7339 
  I_PCI_TOP/U6014/A1 (XNOR2X2_RVT)          0.0000   0.0809   1.0000   0.0000   0.0000 &   3.8221 f
  I_PCI_TOP/U6014/Y (XNOR2X2_RVT)                    0.1024   1.0000            0.2988 &   4.1209 f
  I_PCI_TOP/n6073 (net)        2   1.3065 
  I_PCI_TOP/U3366/A2 (OR2X1_HVT)            0.0000   0.1024   1.0000   0.0000   0.0000 &   4.1209 f
  I_PCI_TOP/U3366/Y (OR2X1_HVT)                      0.1638   1.0000            0.4028 &   4.5237 f
  I_PCI_TOP/n11851 (net)       2   1.4233 
  I_PCI_TOP/U6117/A (INVX0_RVT)             0.0161   0.1638   1.0000   0.0111   0.0111 &   4.5348 f
  I_PCI_TOP/U6117/Y (INVX0_RVT)                      0.1534   1.0000            0.1930 &   4.7278 r
  I_PCI_TOP/n10048 (net)       4   2.4463 
  I_PCI_TOP/ctmTdsLR_2_4551/A3 (AOI221X1_RVT)
                                            0.0000   0.1534   1.0000   0.0000   0.0000 &   4.7278 r
  I_PCI_TOP/ctmTdsLR_2_4551/Y (AOI221X1_RVT)         0.0917   1.0000            0.3814 &   5.1092 f
  I_PCI_TOP/n10139 (net)       2   2.8829 
  I_PCI_TOP/ctmTdsLR_2_4769/A1 (NAND2X0_LVT)
                                            0.0000   0.0917   1.0000   0.0000   0.0000 &   5.1092 f
  I_PCI_TOP/ctmTdsLR_2_4769/Y (NAND2X0_LVT)          0.0698   1.0000            0.0995 &   5.2087 r
  I_PCI_TOP/tmp_net863 (net)   1   0.6738 
  I_PCI_TOP/ctmTdsLR_3_4770/A1 (OA221X1_RVT)
                                            0.0000   0.0698   1.0000   0.0000   0.0000 &   5.2087 r
  I_PCI_TOP/ctmTdsLR_3_4770/Y (OA221X1_RVT)          0.1267   1.0000            0.2994 &   5.5081 r
  I_PCI_TOP/n6087 (net)        2   1.7313 
  I_PCI_TOP/U6126/A2 (OR2X1_RVT)            0.0000   0.1267   1.0000   0.0000   0.0000 &   5.5081 r
  I_PCI_TOP/U6126/Y (OR2X1_RVT)                      0.0806   1.0000            0.1789 &   5.6870 r
  I_PCI_TOP/n10408 (net)       2   1.3619 
  I_PCI_TOP/ctmTdsLR_1_3253/A1 (NAND2X0_LVT)
                                            0.0000   0.0806   1.0000   0.0000   0.0000 &   5.6870 r
  I_PCI_TOP/ctmTdsLR_1_3253/Y (NAND2X0_LVT)          0.0620   1.0000            0.0462 &   5.7332 f
  I_PCI_TOP/tmp_net198 (net)   1   0.6349 
  I_PCI_TOP/ctmTdsLR_2_3254/A1 (NAND2X0_LVT)
                                            0.0000   0.0620   1.0000   0.0000   0.0000 &   5.7332 f
  I_PCI_TOP/ctmTdsLR_2_3254/Y (NAND2X0_LVT)          0.1134   1.0000            0.1018 &   5.8350 r
  I_PCI_TOP/n6091 (net)        2   1.5249 
  I_PCI_TOP/U6131/A2 (NAND2X0_HVT)          0.0000   0.1134   1.0000   0.0000   0.0000 &   5.8350 r
  I_PCI_TOP/U6131/Y (NAND2X0_HVT)                    0.2934   1.0000            0.3022 &   6.1372 f
  I_PCI_TOP/n10725 (net)       2   1.1972 
  I_PCI_TOP/ctmTdsLR_1_6543/A2 (NAND2X4_RVT)
                                            0.0000   0.2934   1.0000   0.0000   0.0000 &   6.1372 f
  I_PCI_TOP/ctmTdsLR_1_6543/Y (NAND2X4_RVT)          0.1653   1.0000            0.5030 &   6.6403 r
  I_PCI_TOP/HFSNET_155 (net)  17  18.1877 
  I_PCI_TOP/ctmTdsLR_2_3926/A (INVX0_RVT)   0.0000   0.1656   1.0000   0.0000   0.0012 &   6.6414 r
  I_PCI_TOP/ctmTdsLR_2_3926/Y (INVX0_RVT)            0.0773   1.0000            0.0911 &   6.7325 f
  I_PCI_TOP/tmp_net480 (net)   1   0.5572 
  I_PCI_TOP/ctmTdsLR_3_3927/A2 (OA221X1_RVT)
                                            0.0000   0.0773   1.0000   0.0000   0.0000 &   6.7325 f
  I_PCI_TOP/ctmTdsLR_3_3927/Y (OA221X1_RVT)          0.1488   1.0000            0.4258 &   7.1584 f
  I_PCI_TOP/n10922 (net)       1   1.5119 
  I_PCI_TOP/U10562/A1 (XOR2X2_RVT)          0.0000   0.1488   1.0000   0.0000   0.0000 &   7.1584 f
  I_PCI_TOP/U10562/Y (XOR2X2_RVT)                    0.1206   1.0000            0.2782 &   7.4366 f
  I_PCI_TOP/I_PCI_CORE_N390 (net)
                               1   0.9341 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__21_/D (SDFFARX1_RVT)
                                            0.0000   0.1206   1.0000   0.0000   0.0000 &   7.4366 f
  data arrival time                                                                        7.4366

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6201     8.1201
  clock reconvergence pessimism                                                 0.0553     8.1754
  clock uncertainty                                                            -0.1000     8.0754
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__21_/CLK (SDFFARX1_RVT)                            8.0754 r
  library setup time                                          1.0000           -0.6560     7.4193
  data required time                                                                       7.4193
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4193
  data arrival time                                                                       -7.4366
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0173


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1079     1.1079
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__20_/CLK (SDFFARX1_HVT)
                                                     0.1141                     0.0000     1.1079 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__20_/Q (SDFFARX1_HVT)
                                                     0.2872   1.0000            1.3046 &   2.4125 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_8__20_ (net)
                               5   4.4504 
  I_SDRAM_TOP/I_SDRAM_IF/U3237/A3 (MUX41X1_RVT)
                                            0.0339   0.2872   1.0000   0.0235   0.0235 &   2.4360 f
  I_SDRAM_TOP/I_SDRAM_IF/U3237/Y (MUX41X1_RVT)       0.1905   1.0000            0.8108 &   3.2468 f
  I_SDRAM_TOP/I_SDRAM_IF/n1025 (net)
                               2   2.5526 
  I_SDRAM_TOP/I_SDRAM_IF/U3239/A2 (AO22X1_RVT)
                                            0.0152   0.1905   1.0000   0.0105   0.0105 &   3.2574 f
  I_SDRAM_TOP/I_SDRAM_IF/U3239/Y (AO22X1_RVT)        0.1061   1.0000            0.4162 &   3.6736 f
  I_SDRAM_TOP/I_SDRAM_IF/N769 (net)
                               1   2.6179 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__12_/D (SDFFARX1_HVT)
                                            0.0097   0.1061   1.0000   0.0065   0.0066 &   3.6802 f
  data arrival time                                                                        3.6802

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9636     5.0636
  clock reconvergence pessimism                                                 0.0685     5.1321
  clock uncertainty                                                            -0.1000     5.0321
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__12_/CLK (SDFFARX1_HVT)                        5.0321 r
  library setup time                                          1.0000           -1.3684     3.6637
  data required time                                                                       3.6637
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6637
  data arrival time                                                                       -3.6802
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0165


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1720     3.2220
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__27_/CLK (SDFFNARX1_HVT)
                                                     0.0857                     0.0000     3.2220 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__27_/Q (SDFFNARX1_HVT)
                                                     0.3318   1.0000            1.2224 &   4.4444 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_447 (net)
                               5   5.2373 
  I_SDRAM_TOP/I_SDRAM_IF/U6659/A4 (MUX41X1_RVT)
                                            0.0317   0.3318   1.0000   0.0219   0.0220 &   4.4663 f
  I_SDRAM_TOP/I_SDRAM_IF/U6659/Y (MUX41X1_RVT)       0.1900   1.0000            0.8738 &   5.3401 f
  I_SDRAM_TOP/I_SDRAM_IF/n3602 (net)
                               2   2.4961 
  I_SDRAM_TOP/I_SDRAM_IF/U6701/A2 (AO22X1_RVT)
                                            0.0381   0.1900   1.0000   0.0274   0.0274 &   5.3675 f
  I_SDRAM_TOP/I_SDRAM_IF/U6701/Y (AO22X1_RVT)        0.0956   1.0000            0.3926 &   5.7602 f
  I_SDRAM_TOP/I_SDRAM_IF/N3440 (net)
                               1   1.1567 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__23_/D (SDFFNARX1_HVT)
                                            0.0042   0.0956   1.0000   0.0029   0.0029 &   5.7631 f
  data arrival time                                                                        5.7631

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0675     7.2175
  clock reconvergence pessimism                                                 0.0794     7.2969
  clock uncertainty                                                            -0.1000     7.1969
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__23_/CLK (SDFFNARX1_HVT)                      7.1969 f
  library setup time                                          1.0000           -1.4500     5.7469
  data required time                                                                       5.7469
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7469
  data arrival time                                                                       -5.7631
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0162


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__27_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__14_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_14300_5536/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6992     0.6992
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__27_/CLK (SDFFARX1_RVT)
                                                     0.0970                     0.0000     0.6992 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__27_/QN (SDFFARX1_RVT)
                                                     0.1638   1.0000            0.4103 &   1.1096 f
  I_PCI_TOP/mult_x_28_n816 (net)
                               2   2.7257 
  I_PCI_TOP/U8981/A (NBUFFX4_HVT)           0.0109   0.1638   1.0000   0.0076   0.0076 &   1.1172 f
  I_PCI_TOP/U8981/Y (NBUFFX4_HVT)                    0.3357   1.0000            0.4549 &   1.5721 f
  I_PCI_TOP/n12289 (net)      16  23.0494 
  I_PCI_TOP/U3824/A2 (OR2X1_HVT)            0.0000   0.3354   1.0000   0.0000   0.0003 &   1.5723 f
  I_PCI_TOP/U3824/Y (OR2X1_HVT)                      0.2042   1.0000            0.5710 &   2.1433 f
  I_PCI_TOP/n3917 (net)        2   2.6229 
  I_PCI_TOP/U3826/A2 (XNOR3X1_RVT)          0.0149   0.2042   1.0000   0.0103   0.0103 &   2.1537 f
  I_PCI_TOP/U3826/Y (XNOR3X1_RVT)                    0.1913   1.0000            0.8243 &   2.9780 f
  I_PCI_TOP/n3852 (net)        2   3.9108 
  I_PCI_TOP/U3904/A (FADDX1_RVT)            0.0000   0.1913   1.0000   0.0000   0.0000 &   2.9780 f
  I_PCI_TOP/U3904/CO (FADDX1_RVT)                    0.1298   1.0000            0.4273 &   3.4054 f
  I_PCI_TOP/n3854 (net)        2   1.5975 
  I_PCI_TOP/U3905/A2 (NOR2X1_RVT)           0.0000   0.1298   1.0000   0.0000   0.0000 &   3.4054 f
  I_PCI_TOP/U3905/Y (NOR2X1_RVT)                     0.0831   1.0000            0.2928 &   3.6982 r
  I_PCI_TOP/n3950 (net)        2   1.7479 
  I_PCI_TOP/U3906/A (INVX0_RVT)             0.0000   0.0831   1.0000   0.0000   0.0000 &   3.6982 r
  I_PCI_TOP/U3906/Y (INVX0_RVT)                      0.0472   1.0000            0.0639 &   3.7621 f
  I_PCI_TOP/n3855 (net)        1   0.6264 
  I_PCI_TOP/U3908/A1 (AND2X1_RVT)           0.0000   0.0472   1.0000   0.0000   0.0000 &   3.7621 f
  I_PCI_TOP/U3908/Y (AND2X1_RVT)                     0.0827   1.0000            0.1632 &   3.9254 f
  I_PCI_TOP/n3864 (net)        1   1.8549 
  I_PCI_TOP/U3929/A1 (XNOR2X1_RVT)          0.0000   0.0827   1.0000   0.0000   0.0000 &   3.9254 f
  I_PCI_TOP/U3929/Y (XNOR2X1_RVT)                    0.1289   1.0000            0.3710 &   4.2963 f
  I_PCI_TOP/n3865 (net)        2   1.8376 
  I_PCI_TOP/U3931/A2 (OR2X1_RVT)            0.0022   0.1289   1.0000   0.0015   0.0015 &   4.2978 f
  I_PCI_TOP/U3931/Y (OR2X1_RVT)                      0.0756   1.0000            0.2302 &   4.5281 f
  I_PCI_TOP/n3964 (net)        2   1.3380 
  I_PCI_TOP/U3932/A2 (NAND2X0_LVT)          0.0044   0.0756   1.0000   0.0030   0.0030 &   4.5311 f
  I_PCI_TOP/U3932/Y (NAND2X0_LVT)                    0.0931   1.0000            0.1053 &   4.6364 r
  I_PCI_TOP/n3897 (net)        1   1.1246 
  I_PCI_TOP/U3956/A1 (XOR2X1_RVT)           0.0000   0.0931   1.0000   0.0000   0.0000 &   4.6364 r
  I_PCI_TOP/U3956/Y (XOR2X1_RVT)                     0.1559   1.0000            0.4682 &   5.1046 f
  I_PCI_TOP/n3997 (net)        1   2.1037 
  I_PCI_TOP/U4063/B (FADDX1_RVT)            0.0000   0.1559   1.0000   0.0000   0.0000 &   5.1046 f
  I_PCI_TOP/U4063/S (FADDX1_RVT)                     0.1256   1.0000            0.5538 &   5.6584 r
  I_PCI_TOP/n4322 (net)        2   1.8482 
  I_PCI_TOP/U4355/A1 (NOR2X0_RVT)           0.0000   0.1256   1.0000   0.0000   0.0000 &   5.6584 r
  I_PCI_TOP/U4355/Y (NOR2X0_RVT)                     0.0619   1.0000            0.2445 &   5.9030 f
  I_PCI_TOP/n10202 (net)       2   1.3106 
  I_PCI_TOP/U10045/A (INVX0_HVT)            0.0000   0.0619   1.0000   0.0000   0.0000 &   5.9030 f
  I_PCI_TOP/U10045/Y (INVX0_HVT)                     0.1197   1.0000            0.1069 &   6.0099 r
  I_PCI_TOP/n10301 (net)       2   1.0893 
  I_PCI_TOP/U10046/A2 (NAND2X0_HVT)         0.0000   0.1197   1.0000   0.0000   0.0000 &   6.0099 r
  I_PCI_TOP/U10046/Y (NAND2X0_HVT)                   0.2757   1.0000            0.2951 &   6.3050 f
  I_PCI_TOP/n10203 (net)       1   1.0774 
  I_PCI_TOP/U10047/A2 (XNOR2X1_HVT)         0.0000   0.2757   1.0000   0.0000   0.0000 &   6.3050 f
  I_PCI_TOP/U10047/Y (XNOR2X1_HVT)                   0.2682   1.0000            1.0269 &   7.3319 f
  I_PCI_TOP/I_PCI_CORE_N415 (net)
                               1   2.0713 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__14_/D (SDFFARX1_RVT)
                                            0.0313   0.2682   1.0000   0.0224   0.0225 &   7.3543 f
  data arrival time                                                                        7.3543

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6164     8.1164
  clock reconvergence pessimism                                                 0.0553     8.1717
  clock uncertainty                                                            -0.1000     8.0717
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__14_/CLK (SDFFARX1_RVT)                            8.0717 r
  library setup time                                          1.0000           -0.7334     7.3383
  data required time                                                                       7.3383
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.3383
  data arrival time                                                                       -7.3543
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0160


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1663     3.2163
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__9_/CLK (SDFFNARX1_HVT)
                                                     0.0805                     0.0000     3.2163 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__9_/Q (SDFFNARX1_HVT)
                                                     0.3344   1.0000            1.2200 &   4.4363 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_332 (net)
                               5   5.3097 
  I_SDRAM_TOP/I_SDRAM_IF/U6101/A4 (MUX41X1_RVT)
                                            0.0242   0.3344   1.0000   0.0168   0.0168 &   4.4531 f
  I_SDRAM_TOP/I_SDRAM_IF/U6101/Y (MUX41X1_RVT)       0.1872   1.0000            0.8689 &   5.3221 f
  I_SDRAM_TOP/I_SDRAM_IF/n2994 (net)
                               2   2.1623 
  I_SDRAM_TOP/I_SDRAM_IF/U6103/A2 (AO22X1_RVT)
                                            0.0349   0.1872   1.0000   0.0250   0.0250 &   5.3471 f
  I_SDRAM_TOP/I_SDRAM_IF/U6103/Y (AO22X1_RVT)        0.1026   1.0000            0.4012 &   5.7483 f
  I_SDRAM_TOP/I_SDRAM_IF/N3612 (net)
                               1   1.7711 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__5_/D (SDFFNARX1_HVT)
                                            0.0303   0.1026   1.0000   0.0218   0.0218 &   5.7701 f
  data arrival time                                                                        5.7701

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0740     7.2240
  clock reconvergence pessimism                                                 0.0796     7.3036
  clock uncertainty                                                            -0.1000     7.2036
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__5_/CLK (SDFFNARX1_HVT)                       7.2036 f
  library setup time                                          1.0000           -1.4494     5.7542
  data required time                                                                       5.7542
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7542
  data arrival time                                                                       -5.7701
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0160


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1664     3.2164
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__13_/CLK (SDFFNARX1_HVT)
                                                     0.0805                     0.0000     3.2164 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__13_/Q (SDFFNARX1_HVT)
                                                     0.3445   1.0000            1.2267 &   4.4430 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_336 (net)
                               5   5.5949 
  I_SDRAM_TOP/I_SDRAM_IF/U6440/A4 (MUX41X1_RVT)
                                            0.0414   0.3445   1.0000   0.0287   0.0288 &   4.4718 f
  I_SDRAM_TOP/I_SDRAM_IF/U6440/Y (MUX41X1_RVT)       0.1883   1.0000            0.8795 &   5.3513 f
  I_SDRAM_TOP/I_SDRAM_IF/n3979 (net)
                               2   2.2900 
  I_SDRAM_TOP/I_SDRAM_IF/U6442/A2 (AO22X1_RVT)
                                            0.0199   0.1883   1.0000   0.0138   0.0138 &   5.3651 f
  I_SDRAM_TOP/I_SDRAM_IF/U6442/Y (AO22X1_RVT)        0.1017   1.0000            0.4006 &   5.7657 f
  I_SDRAM_TOP/I_SDRAM_IF/N3616 (net)
                               1   1.6869 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__9_/D (SDFFNARX1_HVT)
                                            0.0070   0.1017   1.0000   0.0048   0.0049 &   5.7706 f
  data arrival time                                                                        5.7706

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0740     7.2240
  clock reconvergence pessimism                                                 0.0796     7.3036
  clock uncertainty                                                            -0.1000     7.2036
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__9_/CLK (SDFFNARX1_HVT)                       7.2036 f
  library setup time                                          1.0000           -1.4490     5.7546
  data required time                                                                       5.7546
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7546
  data arrival time                                                                       -5.7706
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0160


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__24_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__14_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_25576_5540/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6922     0.6922
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__24_/CLK (SDFFARX1_RVT)
                                                     0.0776                     0.0000     0.6922 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__24_/QN (SDFFARX1_RVT)
                                                     0.1565   1.0000            0.3903 &   1.0825 f
  I_PCI_TOP/mult_x_26_n819 (net)
                               2   2.3585 
  I_PCI_TOP/U9353/A (NBUFFX8_HVT)           0.0000   0.1565   1.0000   0.0000   0.0000 &   1.0825 f
  I_PCI_TOP/U9353/Y (NBUFFX8_HVT)                    0.2160   1.0000            0.3690 &   1.4515 f
  I_PCI_TOP/n12378 (net)      17  23.1696 
  I_PCI_TOP/U5448/A2 (OA22X1_HVT)           0.0000   0.2165   1.0000   0.0000   0.0024 &   1.4539 f
  I_PCI_TOP/U5448/Y (OA22X1_HVT)                     0.2610   1.0000            0.7181 &   2.1720 f
  I_PCI_TOP/n5428 (net)        1   1.9176 
  I_PCI_TOP/U5449/A1 (NOR2X1_RVT)           0.0427   0.2610   1.0000   0.0290   0.0290 &   2.2010 f
  I_PCI_TOP/U5449/Y (NOR2X1_RVT)                     0.1346   1.0000            0.4684 &   2.6694 r
  I_PCI_TOP/n5468 (net)        1   3.8255 
  I_PCI_TOP/U5485/B (FADDX1_RVT)            0.0000   0.1346   1.0000   0.0000   0.0001 &   2.6695 r
  I_PCI_TOP/U5485/S (FADDX1_RVT)                     0.1460   1.0000            0.5051 &   3.1746 f
  I_PCI_TOP/n5487 (net)        1   1.9795 
  I_PCI_TOP/U5512/B (FADDX1_RVT)            0.0000   0.1460   1.0000   0.0000   0.0000 &   3.1746 f
  I_PCI_TOP/U5512/S (FADDX1_RVT)                     0.1398   1.0000            0.4684 &   3.6430 f
  I_PCI_TOP/n5489 (net)        1   1.4935 
  I_PCI_TOP/U5513/A (INVX1_HVT)             0.0258   0.1398   1.0000   0.0185   0.0185 &   3.6615 f
  I_PCI_TOP/U5513/Y (INVX1_HVT)                      0.1430   1.0000            0.1723 &   3.8338 r
  I_PCI_TOP/n5625 (net)        1   2.0601 
  I_PCI_TOP/U5647/B (FADDX1_RVT)            0.0000   0.1430   1.0000   0.0000   0.0000 &   3.8338 r
  I_PCI_TOP/U5647/S (FADDX1_RVT)                     0.1349   1.0000            0.4929 &   4.3267 f
  I_PCI_TOP/n5627 (net)        1   1.1095 
  I_PCI_TOP/U5648/A (INVX0_HVT)             0.0104   0.1349   1.0000   0.0072   0.0072 &   4.3339 f
  I_PCI_TOP/U5648/Y (INVX0_HVT)                      0.1398   1.0000            0.1704 &   4.5043 r
  I_PCI_TOP/n5629 (net)        2   1.2636 
  I_PCI_TOP/U5651/A2 (NAND2X0_HVT)          0.0000   0.1398   1.0000   0.0000   0.0000 &   4.5043 r
  I_PCI_TOP/U5651/Y (NAND2X0_HVT)                    0.3410   1.0000            0.3349 &   4.8392 f
  I_PCI_TOP/n10027 (net)       2   1.3202 
  I_PCI_TOP/ctmTdsLR_2_4549/A2 (AND2X1_RVT)
                                            0.0478   0.3410   1.0000   0.0337   0.0337 &   4.8729 f
  I_PCI_TOP/ctmTdsLR_2_4549/Y (AND2X1_RVT)           0.1072   1.0000            0.4090 &   5.2819 f
  I_PCI_TOP/n10222 (net)       3   3.0162 
  I_PCI_TOP/ctmTdsLR_1_4767/A4 (AO222X1_RVT)
                                            0.0000   0.1072   1.0000   0.0000   0.0000 &   5.2819 f
  I_PCI_TOP/ctmTdsLR_1_4767/Y (AO222X1_RVT)          0.1090   1.0000            0.3890 &   5.6709 f
  I_PCI_TOP/n10277 (net)       2   1.4948 
  I_PCI_TOP/ctmTdsLR_1_3091/A1 (NAND3X0_RVT)
                                            0.0000   0.1090   1.0000   0.0000   0.0000 &   5.6709 f
  I_PCI_TOP/ctmTdsLR_1_3091/Y (NAND3X0_RVT)          0.1279   1.0000            0.1357 &   5.8067 r
  I_PCI_TOP/tmp_net143 (net)   1   0.8261 
  I_PCI_TOP/ctmTdsLR_3_3093/A1 (AND3X1_RVT)
                                            0.0092   0.1279   1.0000   0.0064   0.0064 &   5.8131 r
  I_PCI_TOP/ctmTdsLR_3_3093/Y (AND3X1_RVT)           0.1325   1.0000            0.2477 &   6.0607 r
  I_PCI_TOP/n11964 (net)       3   2.7429 
  I_PCI_TOP/ctmTdsLR_1_3754/S0 (MUX21X1_RVT)
                                            0.0000   0.1325   1.0000   0.0000   0.0000 &   6.0607 r
  I_PCI_TOP/ctmTdsLR_1_3754/Y (MUX21X1_RVT)          0.1521   1.0000            0.4407 &   6.5015 f
  I_PCI_TOP/n10574 (net)       1   1.1186 
  I_PCI_TOP/U10308/A1 (XNOR2X1_HVT)         0.0000   0.1521   1.0000   0.0000   0.0000 &   6.5015 f
  I_PCI_TOP/U10308/Y (XNOR2X1_HVT)                   0.2727   1.0000            0.8030 &   7.3045 f
  I_PCI_TOP/I_PCI_CORE_N351 (net)
                               1   2.2092 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__14_/D (SDFFARX1_RVT)
                                            0.0587   0.2727   1.0000   0.0422   0.0422 &   7.3466 f
  data arrival time                                                                        7.3466

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6212     8.1212
  clock reconvergence pessimism                                                 0.0468     8.1680
  clock uncertainty                                                            -0.1000     8.0680
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__14_/CLK (SDFFARX1_RVT)                            8.0680 r
  library setup time                                          1.0000           -0.7370     7.3309
  data required time                                                                       7.3309
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.3309
  data arrival time                                                                       -7.3466
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0157


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__22_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__27_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_24620_5531/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6898     0.6898
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__22_/CLK (SDFFARX1_RVT)
                                                     0.0716                     0.0000     0.6898 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__22_/QN (SDFFARX1_RVT)
                                                     0.1690   1.0000            0.3998 &   1.0896 f
  I_PCI_TOP/mult_x_23_n821 (net)
                               2   2.9986 
  I_PCI_TOP/U9431/A (NBUFFX4_RVT)           0.0128   0.1690   1.0000   0.0089   0.0089 &   1.0986 f
  I_PCI_TOP/U9431/Y (NBUFFX4_RVT)                    0.1460   1.0000            0.2886 &   1.3871 f
  I_PCI_TOP/n12423 (net)      19  24.6092 
  I_PCI_TOP/U2818/A1 (NOR2X1_HVT)           0.0000   0.1461   1.0000   0.0000   0.0014 &   1.3885 f
  I_PCI_TOP/U2818/Y (NOR2X1_HVT)                     0.1825   1.0000            0.6068 &   1.9953 r
  I_PCI_TOP/n2812 (net)        1   2.5275 
  I_PCI_TOP/U2835/A (FADDX1_RVT)            0.0000   0.1825   1.0000   0.0000   0.0000 &   1.9954 r
  I_PCI_TOP/U2835/S (FADDX1_RVT)                     0.1645   1.0000            0.5765 &   2.5719 f
  I_PCI_TOP/n2832 (net)        2   3.6135 
  I_PCI_TOP/U2832/A (FADDX1_RVT)            0.0000   0.1645   1.0000   0.0000   0.0000 &   2.5719 f
  I_PCI_TOP/U2832/CO (FADDX1_RVT)                    0.1734   1.0000            0.4608 &   3.0327 f
  I_PCI_TOP/n3033 (net)        3   4.5989 
  I_PCI_TOP/ctmTdsLR_1_3178/A1 (AO222X1_RVT)
                                            0.0253   0.1734   1.0000   0.0179   0.0179 &   3.0507 f
  I_PCI_TOP/ctmTdsLR_1_3178/Y (AO222X1_RVT)          0.1276   1.0000            0.5413 &   3.5920 f
  I_PCI_TOP/n3054 (net)        1   3.0211 
  I_PCI_TOP/U3117/A (FADDX1_RVT)            0.0000   0.1276   1.0000   0.0000   0.0000 &   3.5920 f
  I_PCI_TOP/U3117/S (FADDX1_RVT)                     0.1194   1.0000            0.5786 &   4.1706 r
  I_PCI_TOP/n3080 (net)        1   1.5515 
  I_PCI_TOP/U3133/CI (FADDX1_RVT)           0.0000   0.1194   1.0000   0.0000   0.0000 &   4.1706 r
  I_PCI_TOP/U3133/S (FADDX1_RVT)                     0.1315   1.0000            0.4530 &   4.6236 f
  I_PCI_TOP/n3083 (net)        1   0.8649 
  I_PCI_TOP/U3134/A (INVX0_RVT)             0.0174   0.1315   1.0000   0.0122   0.0122 &   4.6358 f
  I_PCI_TOP/U3134/Y (INVX0_RVT)                      0.1135   1.0000            0.1514 &   4.7872 r
  I_PCI_TOP/n3189 (net)        2   1.6741 
  I_PCI_TOP/U3139/A1 (NOR2X1_HVT)           0.0000   0.1135   1.0000   0.0000   0.0000 &   4.7872 r
  I_PCI_TOP/U3139/Y (NOR2X1_HVT)                     0.1578   1.0000            0.4780 &   5.2652 f
  I_PCI_TOP/n11460 (net)       2   1.8374 
  I_PCI_TOP/U3140/A2 (NOR2X0_RVT)           0.0120   0.1578   1.0000   0.0083   0.0083 &   5.2735 f
  I_PCI_TOP/U3140/Y (NOR2X0_RVT)                     0.0982   1.0000            0.3188 &   5.5923 r
  I_PCI_TOP/n9557 (net)        3   2.3639 
  I_PCI_TOP/U4619/A1 (AND2X1_HVT)           0.0000   0.0982   1.0000   0.0000   0.0000 &   5.5923 r
  I_PCI_TOP/U4619/Y (AND2X1_HVT)                     0.1858   1.0000            0.3797 &   5.9720 r
  I_PCI_TOP/n11961 (net)       2   1.7378 
  I_PCI_TOP/U9477/A2 (NAND2X0_RVT)          0.0128   0.1858   1.0000   0.0089   0.0089 &   5.9809 r
  I_PCI_TOP/U9477/Y (NAND2X0_RVT)                    0.1541   1.0000            0.2033 &   6.1842 f
  I_PCI_TOP/n11479 (net)       2   1.7459 
  I_PCI_TOP/ctmTdsLR_1_4150/A2 (OR2X1_HVT)
                                            0.0000   0.1541   1.0000   0.0000   0.0000 &   6.1842 f
  I_PCI_TOP/ctmTdsLR_1_4150/Y (OR2X1_HVT)            0.1357   1.0000            0.4012 &   6.5854 f
  I_PCI_TOP/tmp_net588 (net)   1   0.5126 
  I_PCI_TOP/ctmTdsLR_3_4152/A1 (OA221X1_RVT)
                                            0.0111   0.1357   1.0000   0.0077   0.0077 &   6.5931 f
  I_PCI_TOP/ctmTdsLR_3_4152/Y (OA221X1_RVT)          0.1559   1.0000            0.5198 &   7.1129 f
  I_PCI_TOP/n11488 (net)       1   1.9976 
  I_PCI_TOP/U97/A1 (XNOR2X2_RVT)            0.0000   0.1559   1.0000   0.0000   0.0000 &   7.1129 f
  I_PCI_TOP/U97/Y (XNOR2X2_RVT)                      0.1036   1.0000            0.3359 &   7.4488 f
  I_PCI_TOP/n12028 (net)       1   1.3056 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__27_/D (SDFFARX1_RVT)
                                            0.0000   0.1036   1.0000   0.0000   0.0000 &   7.4488 f
  data arrival time                                                                        7.4488

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6215     8.1215
  clock reconvergence pessimism                                                 0.0572     8.1787
  clock uncertainty                                                            -0.1000     8.0787
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__27_/CLK (SDFFARX1_RVT)                            8.0787 r
  library setup time                                          1.0000           -0.6453     7.4335
  data required time                                                                       7.4335
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4335
  data arrival time                                                                       -7.4488
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0153


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0780     1.0780
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__20_/CLK (SDFFARX1_HVT)
                                                     0.1098                     0.0000     1.0780 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__20_/Q (SDFFARX1_HVT)
                                                     0.3355   1.0000            1.3310 &   2.4090 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_6__20_ (net)
                               5   5.7813 
  I_SDRAM_TOP/I_SDRAM_IF/U3271/A3 (MUX41X1_RVT)
                                            0.0370   0.3355   1.0000   0.0249   0.0249 &   2.4339 f
  I_SDRAM_TOP/I_SDRAM_IF/U3271/Y (MUX41X1_RVT)       0.1892   1.0000            0.8456 &   3.2795 f
  I_SDRAM_TOP/I_SDRAM_IF/n1496 (net)
                               2   2.3988 
  I_SDRAM_TOP/I_SDRAM_IF/U3736/A2 (AO22X1_RVT)
                                            0.0410   0.1892   1.0000   0.0290   0.0291 &   3.3085 f
  I_SDRAM_TOP/I_SDRAM_IF/U3736/Y (AO22X1_RVT)        0.0844   1.0000            0.3827 &   3.6913 f
  I_SDRAM_TOP/I_SDRAM_IF/N674 (net)
                               1   0.7189 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__12_/D (SDFFARX1_HVT)
                                            0.0000   0.0844   1.0000   0.0000   0.0000 &   3.6913 f
  data arrival time                                                                        3.6913

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9636     5.0636
  clock reconvergence pessimism                                                 0.0685     5.1321
  clock uncertainty                                                            -0.1000     5.0321
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__12_/CLK (SDFFARX1_HVT)                        5.0321 r
  library setup time                                          1.0000           -1.3557     3.6763
  data required time                                                                       3.6763
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6763
  data arrival time                                                                       -3.6913
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0149


  Startpoint: sd_DQ_in[5]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[5] (in)                                   0.2942                     0.1332 &   2.7832 f
  sd_DQ_in[5] (net)            1  12.4769 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6994/A (NBUFFX2_HVT)
                                            0.1056   0.2950   1.0000   0.0726   0.0743 &   2.8575 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6994/Y (NBUFFX2_HVT)
                                                     0.1405   1.0000            0.4265 &   3.2839 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1456 (net)
                               1   1.0441 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6995/A (NBUFFX2_HVT)
                                            0.0090   0.1405   1.0000   0.0062   0.0062 &   3.2902 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6995/Y (NBUFFX2_HVT)
                                                     0.1305   1.0000            0.2941 &   3.5843 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1457 (net)
                               1   0.6549 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6996/A (NBUFFX2_HVT)
                                            0.0000   0.1305   1.0000   0.0000   0.0000 &   3.5843 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6996/Y (NBUFFX2_HVT)
                                                     0.1397   1.0000            0.2945 &   3.8788 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1458 (net)
                               1   1.1244 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6993/A (NBUFFX2_HVT)
                                            0.0230   0.1397   1.0000   0.0165   0.0165 &   3.8953 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6993/Y (NBUFFX2_HVT)
                                                     0.2546   1.0000            0.3849 &   4.2802 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1455 (net)
                               2   7.7816 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/D (SDFFX1_RVT)
                                            0.0130   0.2546   1.0000   0.0090   0.0092 &   4.2894 f
  data arrival time                                                                        4.2894

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9546     5.0546
  clock reconvergence pessimism                                                 0.0000     5.0546
  clock uncertainty                                                            -0.1000     4.9546
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/CLK (SDFFX1_RVT)                                   4.9546 r
  library setup time                                          1.0000           -0.6800     4.2746
  data required time                                                                       4.2746
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.2746
  data arrival time                                                                       -4.2894
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0148


  Startpoint: sd_DQ_in[9]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0000     0.0000
  input external delay                                                          0.6000     0.6000 f
  sd_DQ_in[9] (in)                                   0.0682                     0.0205 &   0.6205 f
  sd_DQ_in[9] (net)            1   1.8636 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_17_541/A (NBUFFX2_HVT)
                                            0.0041   0.0682   1.0000   0.0028   0.0029 &   0.6233 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_17_541/Y (NBUFFX2_HVT)
                                                     0.1621   1.0000            0.2651 &   0.8885 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_73 (net)
                               1   2.3737 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_7017/A (NBUFFX2_HVT)
                                            0.0221   0.1621   1.0000   0.0155   0.0156 &   0.9040 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_7017/Y (NBUFFX2_HVT)
                                                     0.1320   1.0000            0.3129 &   1.2169 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1479 (net)
                               1   0.7230 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_7018/A (NBUFFX2_HVT)
                                            0.0116   0.1320   1.0000   0.0080   0.0080 &   1.2249 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_7018/Y (NBUFFX2_HVT)
                                                     0.1380   1.0000            0.2941 &   1.5190 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1480 (net)
                               1   1.0264 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_7016/A (NBUFFX4_HVT)
                                            0.0081   0.1380   1.0000   0.0056   0.0056 &   1.5246 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_7016/Y (NBUFFX4_HVT)
                                                     0.2908   1.0000            0.4087 &   1.9333 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1478 (net)
                               2  18.2804 
  I_SDRAM_TOP/I_SDRAM_IF/copt_gre_h_inst_7914/A (NBUFFX2_HVT)
                                            0.0437   0.2909   1.0000   0.0307   0.0346 &   1.9679 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_gre_h_inst_7914/Y (NBUFFX2_HVT)
                                                     0.1683   1.0000            0.4476 &   2.4155 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_gre_net_1748 (net)
                               1   2.6762 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/D (SDFFNX1_HVT)
                                            0.0000   0.1683   1.0000   0.0000   0.0000 &   2.4155 f
  data arrival time                                                                        2.4155

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.0469     3.0969
  clock reconvergence pessimism                                                 0.0000     3.0969
  clock uncertainty                                                            -0.1000     2.9969
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/CLK (SDFFNX1_HVT)                                  2.9969 f
  library setup time                                          1.0000           -0.5961     2.4008
  data required time                                                                       2.4008
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.4008
  data arrival time                                                                       -2.4155
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0148


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_53937_5581/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1681     3.2181
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__21_/CLK (SDFFNARX1_HVT)
                                                     0.0813                     0.0000     3.2181 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__21_/Q (SDFFNARX1_HVT)
                                                     0.3171   1.0000            1.2093 &   4.4275 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_393 (net)
                               5   4.8221 
  I_SDRAM_TOP/I_SDRAM_IF/U5769/A4 (MUX41X1_RVT)
                                            0.0415   0.3171   1.0000   0.0288   0.0288 &   4.4563 f
  I_SDRAM_TOP/I_SDRAM_IF/U5769/Y (MUX41X1_RVT)       0.1810   1.0000            0.8300 &   5.2862 f
  I_SDRAM_TOP/I_SDRAM_IF/n3145 (net)
                               2   1.2514 
  I_SDRAM_TOP/I_SDRAM_IF/U5770/A4 (AO22X1_HVT)
                                            0.0000   0.1810   1.0000   0.0000   0.0000 &   5.2863 f
  I_SDRAM_TOP/I_SDRAM_IF/U5770/Y (AO22X1_HVT)        0.1800   1.0000            0.4490 &   5.7353 f
  I_SDRAM_TOP/I_SDRAM_IF/N3513 (net)
                               1   1.0935 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__1_/D (SDFFNARX1_HVT)
                                            0.0128   0.1800   1.0000   0.0088   0.0088 &   5.7441 f
  data arrival time                                                                        5.7441

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0740     7.2240
  clock reconvergence pessimism                                                 0.0941     7.3181
  clock uncertainty                                                            -0.1000     7.2181
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__1_/CLK (SDFFNARX1_HVT)                       7.2181 f
  library setup time                                          1.0000           -1.4887     5.7294
  data required time                                                                       5.7294
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7294
  data arrival time                                                                       -5.7441
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0147


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__6_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__19_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_14300_5536/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6991     0.6991
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__6_/CLK (SDFFARX1_HVT)
                                                     0.0969                     0.0000     0.6991 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__6_/QN (SDFFARX1_HVT)
                                                     0.3124   1.0000            0.8930 &   1.5922 r
  I_PCI_TOP/mult_x_28_n805 (net)
                               1   1.2447 
  I_PCI_TOP/HFSBUF_418_1113/A (NBUFFX4_RVT)
                                            0.0000   0.3124   1.0000   0.0000   0.0000 &   1.5922 r
  I_PCI_TOP/HFSBUF_418_1113/Y (NBUFFX4_RVT)          0.2112   1.0000            0.3503 &   1.9425 r
  I_PCI_TOP/HFSNET_129 (net)  16  23.8765 
  I_PCI_TOP/U4188/A1 (NOR2X0_RVT)           0.0000   0.2106   1.0000   0.0000   0.0007 &   1.9432 r
  I_PCI_TOP/U4188/Y (NOR2X0_RVT)                     0.0731   1.0000            0.3029 &   2.2461 f
  I_PCI_TOP/n4200 (net)        1   2.0395 
  I_PCI_TOP/U4246/A (FADDX1_RVT)            0.0000   0.0731   1.0000   0.0000   0.0000 &   2.2461 f
  I_PCI_TOP/U4246/S (FADDX1_RVT)                     0.1489   1.0000            0.4680 &   2.7141 f
  I_PCI_TOP/n4222 (net)        1   2.2369 
  I_PCI_TOP/U4278/CI (FADDX1_RVT)           0.0094   0.1489   1.0000   0.0065   0.0066 &   2.7206 f
  I_PCI_TOP/U4278/S (FADDX1_RVT)                     0.1508   1.0000            0.5878 &   3.3084 r
  I_PCI_TOP/n4268 (net)        3   3.0188 
  I_PCI_TOP/ctmTdsLR_1_6437/A2 (XNOR3X1_RVT)
                                            0.0000   0.1508   1.0000   0.0000   0.0000 &   3.3084 r
  I_PCI_TOP/ctmTdsLR_1_6437/Y (XNOR3X1_RVT)          0.1964   1.0000            0.6702 &   3.9787 r
  I_PCI_TOP/n4263 (net)        2   1.7202 
  I_PCI_TOP/U4282/A2 (NOR2X1_RVT)           0.0000   0.1964   1.0000   0.0000   0.0000 &   3.9787 r
  I_PCI_TOP/U4282/Y (NOR2X1_RVT)                     0.0606   1.0000            0.2738 &   4.2525 f
  I_PCI_TOP/n9844 (net)        2   1.2068 
  I_PCI_TOP/ctmTdsLR_2_6589/A1 (OA21X1_RVT)
                                            0.0000   0.0606   1.0000   0.0000   0.0000 &   4.2525 f
  I_PCI_TOP/ctmTdsLR_2_6589/Y (OA21X1_RVT)           0.0881   1.0000            0.2748 &   4.5272 f
  I_PCI_TOP/tmp_net1216 (net)
                               1   0.6570 
  I_PCI_TOP/ctmTdsLR_1_6588/A (INVX0_LVT)   0.0000   0.0881   1.0000   0.0000   0.0000 &   4.5272 f
  I_PCI_TOP/ctmTdsLR_1_6588/Y (INVX0_LVT)            0.0766   1.0000            0.0962 &   4.6234 r
  I_PCI_TOP/n9862 (net)        2   2.1405 
  I_PCI_TOP/ctmTdsLR_1_4261/A1 (NAND2X0_LVT)
                                            0.0000   0.0766   1.0000   0.0000   0.0000 &   4.6234 r
  I_PCI_TOP/ctmTdsLR_1_4261/Y (NAND2X0_LVT)          0.0690   1.0000            0.0494 &   4.6728 f
  I_PCI_TOP/tmp_net636 (net)   1   0.7941 
  I_PCI_TOP/ctmTdsLR_2_4262/A1 (AND2X1_RVT)
                                            0.0000   0.0690   1.0000   0.0000   0.0000 &   4.6728 f
  I_PCI_TOP/ctmTdsLR_2_4262/Y (AND2X1_RVT)           0.0971   1.0000            0.1823 &   4.8551 f
  I_PCI_TOP/n11905 (net)       2   2.0912 
  I_PCI_TOP/U4328/A2 (OAI21X1_RVT)          0.0000   0.0971   1.0000   0.0000   0.0000 &   4.8551 f
  I_PCI_TOP/U4328/Y (OAI21X1_RVT)                    0.1075   1.0000            0.4226 &   5.2778 r
  I_PCI_TOP/n9971 (net)        2   2.0316 
  I_PCI_TOP/ctmTdsLR_1_4541/A1 (NAND2X0_LVT)
                                            0.0000   0.1075   1.0000   0.0000   0.0000 &   5.2778 r
  I_PCI_TOP/ctmTdsLR_1_4541/Y (NAND2X0_LVT)          0.0630   1.0000            0.0479 &   5.3257 f
  I_PCI_TOP/tmp_net758 (net)   1   0.5908 
  I_PCI_TOP/ctmTdsLR_2_4542/A1 (AND2X1_RVT)
                                            0.0000   0.0630   1.0000   0.0000   0.0000 &   5.3257 f
  I_PCI_TOP/ctmTdsLR_2_4542/Y (AND2X1_RVT)           0.0802   1.0000            0.1661 &   5.4917 f
  I_PCI_TOP/n10063 (net)       2   1.2800 
  I_PCI_TOP/ctmTdsLR_1_4764/A (INVX0_LVT)   0.0000   0.0802   1.0000   0.0000   0.0000 &   5.4917 f
  I_PCI_TOP/ctmTdsLR_1_4764/Y (INVX0_LVT)            0.0557   1.0000            0.0763 &   5.5680 r
  I_PCI_TOP/tmp_net860 (net)   1   1.1638 
  I_PCI_TOP/ctmTdsLR_2_4765/A1 (NAND3X0_LVT)
                                            0.0000   0.0557   1.0000   0.0000   0.0000 &   5.5681 r
  I_PCI_TOP/ctmTdsLR_2_4765/Y (NAND3X0_LVT)          0.0919   1.0000            0.0569 &   5.6250 f
  I_PCI_TOP/tmp_net861 (net)   1   0.7804 
  I_PCI_TOP/ctmTdsLR_3_4766/A1 (NAND3X0_LVT)
                                            0.0000   0.0919   1.0000   0.0000   0.0000 &   5.6250 f
  I_PCI_TOP/ctmTdsLR_3_4766/Y (NAND3X0_LVT)          0.1715   1.0000            0.1078 &   5.7328 r
  I_PCI_TOP/n10135 (net)       2   1.6847 
  I_PCI_TOP/ctmTdsLR_2_2886/A (INVX0_LVT)   0.0000   0.1715   1.0000   0.0000   0.0000 &   5.7328 r
  I_PCI_TOP/ctmTdsLR_2_2886/Y (INVX0_LVT)            0.0794   1.0000            0.0496 &   5.7824 f
  I_PCI_TOP/tmp_net70 (net)    1   1.1963 
  I_PCI_TOP/ctmTdsLR_3_2887/A2 (OA221X1_RVT)
                                            0.0046   0.0794   1.0000   0.0032   0.0032 &   5.7855 f
  I_PCI_TOP/ctmTdsLR_3_2887/Y (OA221X1_RVT)          0.1449   1.0000            0.4200 &   6.2056 f
  I_PCI_TOP/n10201 (net)       2   1.2522 
  I_PCI_TOP/ctmTdsLR_1_3279/A (INVX0_RVT)   0.0000   0.1449   1.0000   0.0000   0.0000 &   6.2056 f
  I_PCI_TOP/ctmTdsLR_1_3279/Y (INVX0_RVT)            0.1018   1.0000            0.1507 &   6.3562 r
  I_PCI_TOP/tmp_net210 (net)   1   1.2516 
  I_PCI_TOP/ctmTdsLR_2_3446/A1 (NAND3X0_LVT)
                                            0.0000   0.1018   1.0000   0.0000   0.0000 &   6.3563 r
  I_PCI_TOP/ctmTdsLR_2_3446/Y (NAND3X0_LVT)          0.0766   1.0000            0.0623 &   6.4185 f
  I_PCI_TOP/tmp_net271 (net)   1   0.6884 
  I_PCI_TOP/ctmTdsLR_2_6605/A3 (NAND3X0_LVT)
                                            0.0000   0.0766   1.0000   0.0000   0.0000 &   6.4185 f
  I_PCI_TOP/ctmTdsLR_2_6605/Y (NAND3X0_LVT)          0.0683   1.0000            0.0878 &   6.5064 r
  I_PCI_TOP/tmp_net1227 (net)
                               1   0.6724 
  I_PCI_TOP/ctmTdsLR_1_6604/A (INVX0_LVT)   0.0000   0.0683   1.0000   0.0000   0.0000 &   6.5064 r
  I_PCI_TOP/ctmTdsLR_1_6604/Y (INVX0_LVT)            0.0532   1.0000            0.0529 &   6.5593 f
  I_PCI_TOP/ZINV_349_1 (net)   2   2.3248 
  I_PCI_TOP/ZINV_291_inst_2577/A (INVX1_RVT)
                                            0.0000   0.0532   1.0000   0.0000   0.0000 &   6.5593 f
  I_PCI_TOP/ZINV_291_inst_2577/Y (INVX1_RVT)         0.0995   1.0000            0.0906 &   6.6499 r
  I_PCI_TOP/ZINV_291_1 (net)   3   2.5496 
  I_PCI_TOP/ctmTdsLR_1_3905/A1 (NAND2X0_RVT)
                                            0.0000   0.0995   1.0000   0.0000   0.0000 &   6.6499 r
  I_PCI_TOP/ctmTdsLR_1_3905/Y (NAND2X0_RVT)          0.0837   1.0000            0.0997 &   6.7497 f
  I_PCI_TOP/tmp_net466 (net)   1   0.6823 
  I_PCI_TOP/ctmTdsLR_3_6282/A1 (NAND2X0_RVT)
                                            0.0000   0.0837   1.0000   0.0000   0.0000 &   6.7497 f
  I_PCI_TOP/ctmTdsLR_3_6282/Y (NAND2X0_RVT)          0.1777   1.0000            0.1531 &   6.9027 r
  I_PCI_TOP/tmp_net1003 (net)
                               1   1.1966 
  I_PCI_TOP/ctmTdsLR_1_6280/S0 (MUX21X1_RVT)
                                            0.0000   0.1777   1.0000   0.0000   0.0000 &   6.9027 r
  I_PCI_TOP/ctmTdsLR_1_6280/Y (MUX21X1_RVT)          0.1599   1.0000            0.4860 &   7.3888 f
  I_PCI_TOP/I_PCI_CORE_N420 (net)
                               1   1.4667 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__19_/D (SDFFARX1_RVT)
                                            0.0310   0.1599   1.0000   0.0219   0.0219 &   7.4107 f
  data arrival time                                                                        7.4107

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6166     8.1166
  clock reconvergence pessimism                                                 0.0553     8.1719
  clock uncertainty                                                            -0.1000     8.0719
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__19_/CLK (SDFFARX1_RVT)                            8.0719 r
  library setup time                                          1.0000           -0.6758     7.3961
  data required time                                                                       7.3961
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.3961
  data arrival time                                                                       -7.4107
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0146


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__6_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__20_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_14300_5536/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6991     0.6991
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__6_/CLK (SDFFARX1_HVT)
                                                     0.0969                     0.0000     0.6991 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__6_/QN (SDFFARX1_HVT)
                                                     0.3124   1.0000            0.8930 &   1.5922 r
  I_PCI_TOP/mult_x_28_n805 (net)
                               1   1.2447 
  I_PCI_TOP/HFSBUF_418_1113/A (NBUFFX4_RVT)
                                            0.0000   0.3124   1.0000   0.0000   0.0000 &   1.5922 r
  I_PCI_TOP/HFSBUF_418_1113/Y (NBUFFX4_RVT)          0.2112   1.0000            0.3503 &   1.9425 r
  I_PCI_TOP/HFSNET_129 (net)  16  23.8765 
  I_PCI_TOP/U4188/A1 (NOR2X0_RVT)           0.0000   0.2106   1.0000   0.0000   0.0007 &   1.9432 r
  I_PCI_TOP/U4188/Y (NOR2X0_RVT)                     0.0731   1.0000            0.3029 &   2.2461 f
  I_PCI_TOP/n4200 (net)        1   2.0395 
  I_PCI_TOP/U4246/A (FADDX1_RVT)            0.0000   0.0731   1.0000   0.0000   0.0000 &   2.2461 f
  I_PCI_TOP/U4246/S (FADDX1_RVT)                     0.1489   1.0000            0.4680 &   2.7141 f
  I_PCI_TOP/n4222 (net)        1   2.2369 
  I_PCI_TOP/U4278/CI (FADDX1_RVT)           0.0094   0.1489   1.0000   0.0065   0.0066 &   2.7206 f
  I_PCI_TOP/U4278/S (FADDX1_RVT)                     0.1508   1.0000            0.5878 &   3.3084 r
  I_PCI_TOP/n4268 (net)        3   3.0188 
  I_PCI_TOP/ctmTdsLR_1_6437/A2 (XNOR3X1_RVT)
                                            0.0000   0.1508   1.0000   0.0000   0.0000 &   3.3084 r
  I_PCI_TOP/ctmTdsLR_1_6437/Y (XNOR3X1_RVT)          0.1964   1.0000            0.6702 &   3.9787 r
  I_PCI_TOP/n4263 (net)        2   1.7202 
  I_PCI_TOP/U4282/A2 (NOR2X1_RVT)           0.0000   0.1964   1.0000   0.0000   0.0000 &   3.9787 r
  I_PCI_TOP/U4282/Y (NOR2X1_RVT)                     0.0606   1.0000            0.2738 &   4.2525 f
  I_PCI_TOP/n9844 (net)        2   1.2068 
  I_PCI_TOP/ctmTdsLR_2_6589/A1 (OA21X1_RVT)
                                            0.0000   0.0606   1.0000   0.0000   0.0000 &   4.2525 f
  I_PCI_TOP/ctmTdsLR_2_6589/Y (OA21X1_RVT)           0.0881   1.0000            0.2748 &   4.5272 f
  I_PCI_TOP/tmp_net1216 (net)
                               1   0.6570 
  I_PCI_TOP/ctmTdsLR_1_6588/A (INVX0_LVT)   0.0000   0.0881   1.0000   0.0000   0.0000 &   4.5272 f
  I_PCI_TOP/ctmTdsLR_1_6588/Y (INVX0_LVT)            0.0766   1.0000            0.0962 &   4.6234 r
  I_PCI_TOP/n9862 (net)        2   2.1405 
  I_PCI_TOP/ctmTdsLR_1_4261/A1 (NAND2X0_LVT)
                                            0.0000   0.0766   1.0000   0.0000   0.0000 &   4.6234 r
  I_PCI_TOP/ctmTdsLR_1_4261/Y (NAND2X0_LVT)          0.0690   1.0000            0.0494 &   4.6728 f
  I_PCI_TOP/tmp_net636 (net)   1   0.7941 
  I_PCI_TOP/ctmTdsLR_2_4262/A1 (AND2X1_RVT)
                                            0.0000   0.0690   1.0000   0.0000   0.0000 &   4.6728 f
  I_PCI_TOP/ctmTdsLR_2_4262/Y (AND2X1_RVT)           0.0971   1.0000            0.1823 &   4.8551 f
  I_PCI_TOP/n11905 (net)       2   2.0912 
  I_PCI_TOP/U4328/A2 (OAI21X1_RVT)          0.0000   0.0971   1.0000   0.0000   0.0000 &   4.8551 f
  I_PCI_TOP/U4328/Y (OAI21X1_RVT)                    0.1075   1.0000            0.4226 &   5.2778 r
  I_PCI_TOP/n9971 (net)        2   2.0316 
  I_PCI_TOP/ctmTdsLR_1_4541/A1 (NAND2X0_LVT)
                                            0.0000   0.1075   1.0000   0.0000   0.0000 &   5.2778 r
  I_PCI_TOP/ctmTdsLR_1_4541/Y (NAND2X0_LVT)          0.0630   1.0000            0.0479 &   5.3257 f
  I_PCI_TOP/tmp_net758 (net)   1   0.5908 
  I_PCI_TOP/ctmTdsLR_2_4542/A1 (AND2X1_RVT)
                                            0.0000   0.0630   1.0000   0.0000   0.0000 &   5.3257 f
  I_PCI_TOP/ctmTdsLR_2_4542/Y (AND2X1_RVT)           0.0802   1.0000            0.1661 &   5.4917 f
  I_PCI_TOP/n10063 (net)       2   1.2800 
  I_PCI_TOP/ctmTdsLR_1_4764/A (INVX0_LVT)   0.0000   0.0802   1.0000   0.0000   0.0000 &   5.4917 f
  I_PCI_TOP/ctmTdsLR_1_4764/Y (INVX0_LVT)            0.0557   1.0000            0.0763 &   5.5680 r
  I_PCI_TOP/tmp_net860 (net)   1   1.1638 
  I_PCI_TOP/ctmTdsLR_2_4765/A1 (NAND3X0_LVT)
                                            0.0000   0.0557   1.0000   0.0000   0.0000 &   5.5681 r
  I_PCI_TOP/ctmTdsLR_2_4765/Y (NAND3X0_LVT)          0.0919   1.0000            0.0569 &   5.6250 f
  I_PCI_TOP/tmp_net861 (net)   1   0.7804 
  I_PCI_TOP/ctmTdsLR_3_4766/A1 (NAND3X0_LVT)
                                            0.0000   0.0919   1.0000   0.0000   0.0000 &   5.6250 f
  I_PCI_TOP/ctmTdsLR_3_4766/Y (NAND3X0_LVT)          0.1715   1.0000            0.1078 &   5.7328 r
  I_PCI_TOP/n10135 (net)       2   1.6847 
  I_PCI_TOP/ctmTdsLR_2_2886/A (INVX0_LVT)   0.0000   0.1715   1.0000   0.0000   0.0000 &   5.7328 r
  I_PCI_TOP/ctmTdsLR_2_2886/Y (INVX0_LVT)            0.0794   1.0000            0.0496 &   5.7824 f
  I_PCI_TOP/tmp_net70 (net)    1   1.1963 
  I_PCI_TOP/ctmTdsLR_3_2887/A2 (OA221X1_RVT)
                                            0.0046   0.0794   1.0000   0.0032   0.0032 &   5.7855 f
  I_PCI_TOP/ctmTdsLR_3_2887/Y (OA221X1_RVT)          0.1449   1.0000            0.4200 &   6.2056 f
  I_PCI_TOP/n10201 (net)       2   1.2522 
  I_PCI_TOP/ctmTdsLR_1_3279/A (INVX0_RVT)   0.0000   0.1449   1.0000   0.0000   0.0000 &   6.2056 f
  I_PCI_TOP/ctmTdsLR_1_3279/Y (INVX0_RVT)            0.1018   1.0000            0.1507 &   6.3562 r
  I_PCI_TOP/tmp_net210 (net)   1   1.2516 
  I_PCI_TOP/ctmTdsLR_2_3446/A1 (NAND3X0_LVT)
                                            0.0000   0.1018   1.0000   0.0000   0.0000 &   6.3563 r
  I_PCI_TOP/ctmTdsLR_2_3446/Y (NAND3X0_LVT)          0.0766   1.0000            0.0623 &   6.4185 f
  I_PCI_TOP/tmp_net271 (net)   1   0.6884 
  I_PCI_TOP/ctmTdsLR_2_6605/A3 (NAND3X0_LVT)
                                            0.0000   0.0766   1.0000   0.0000   0.0000 &   6.4185 f
  I_PCI_TOP/ctmTdsLR_2_6605/Y (NAND3X0_LVT)          0.0683   1.0000            0.0878 &   6.5064 r
  I_PCI_TOP/tmp_net1227 (net)
                               1   0.6724 
  I_PCI_TOP/ctmTdsLR_1_6604/A (INVX0_LVT)   0.0000   0.0683   1.0000   0.0000   0.0000 &   6.5064 r
  I_PCI_TOP/ctmTdsLR_1_6604/Y (INVX0_LVT)            0.0532   1.0000            0.0529 &   6.5593 f
  I_PCI_TOP/ZINV_349_1 (net)   2   2.3248 
  I_PCI_TOP/ZINV_291_inst_2577/A (INVX1_RVT)
                                            0.0000   0.0532   1.0000   0.0000   0.0000 &   6.5593 f
  I_PCI_TOP/ZINV_291_inst_2577/Y (INVX1_RVT)         0.0995   1.0000            0.0906 &   6.6499 r
  I_PCI_TOP/ZINV_291_1 (net)   3   2.5496 
  I_PCI_TOP/ctmTdsLR_2_3911/A (INVX0_LVT)   0.0000   0.0995   1.0000   0.0000   0.0000 &   6.6499 r
  I_PCI_TOP/ctmTdsLR_2_3911/Y (INVX0_LVT)            0.0485   1.0000            0.0351 &   6.6850 f
  I_PCI_TOP/tmp_net470 (net)   1   0.7153 
  I_PCI_TOP/ctmTdsLR_3_3912/A2 (OA221X1_RVT)
                                            0.0000   0.0485   1.0000   0.0000   0.0000 &   6.6850 f
  I_PCI_TOP/ctmTdsLR_3_3912/Y (OA221X1_RVT)          0.1480   1.0000            0.4096 &   7.0946 f
  I_PCI_TOP/n10616 (net)       1   1.4534 
  I_PCI_TOP/U10340/A1 (XOR2X2_RVT)          0.0000   0.1480   1.0000   0.0000   0.0000 &   7.0946 f
  I_PCI_TOP/U10340/Y (XOR2X2_RVT)                    0.1330   1.0000            0.3006 &   7.3952 f
  I_PCI_TOP/I_PCI_CORE_N421 (net)
                               1   2.4873 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__20_/D (SDFFARX1_RVT)
                                            0.0399   0.1330   1.0000   0.0283   0.0283 &   7.4236 f
  data arrival time                                                                        7.4236

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6165     8.1165
  clock reconvergence pessimism                                                 0.0553     8.1718
  clock uncertainty                                                            -0.1000     8.0718
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__20_/CLK (SDFFARX1_RVT)                            8.0718 r
  library setup time                                          1.0000           -0.6617     7.4101
  data required time                                                                       7.4101
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4101
  data arrival time                                                                       -7.4236
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0135


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_9
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_this_addr_g_int_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: ZCTSBUF_12767_5625/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0766     1.0766
  I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK (SDFFASX1_RVT)      0.1151                     0.0000     1.0766 r
  I_SDRAM_TOP/I_SDRAM_IF/R_9/Q (SDFFASX1_RVT)        0.1199   1.0000            0.6230 &   1.6996 r
  I_SDRAM_TOP/I_SDRAM_IF/n134 (net)
                               2   2.5365 
  I_SDRAM_TOP/I_SDRAM_IF/U7147/A0 (HADDX1_RVT)
                                            0.0000   0.1199   1.0000   0.0000   0.0000 &   1.6997 r
  I_SDRAM_TOP/I_SDRAM_IF/U7147/SO (HADDX1_RVT)       0.1955   1.0000            0.4738 &   2.1734 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_wfifo_pop (net)
                               2   7.3805 
  I_SDRAM_TOP/U1/A2 (OR3X1_LVT)             0.0170   0.1955   1.0000   0.0118   0.0120 &   2.1854 f
  I_SDRAM_TOP/U1/Y (OR3X1_LVT)                       0.0957   1.0000            0.2427 &   2.4282 f
  I_SDRAM_TOP/n211 (net)       3   2.5662 
  I_SDRAM_TOP/U2/A2 (OR2X1_RVT)             0.0000   0.0957   1.0000   0.0000   0.0000 &   2.4282 f
  I_SDRAM_TOP/U2/Y (OR2X1_RVT)                       0.0875   1.0000            0.2244 &   2.6526 f
  I_SDRAM_TOP/n221 (net)       3   2.1464 
  I_SDRAM_TOP/U4/A1 (AND2X1_RVT)            0.0000   0.0875   1.0000   0.0000   0.0000 &   2.6526 f
  I_SDRAM_TOP/U4/Y (AND2X1_RVT)                      0.1217   1.0000            0.2264 &   2.8791 f
  I_SDRAM_TOP/n194 (net)       5   4.7877 
  I_SDRAM_TOP/U210/A (INVX1_HVT)            0.0000   0.1217   1.0000   0.0000   0.0000 &   2.8791 f
  I_SDRAM_TOP/U210/Y (INVX1_HVT)                     0.1475   1.0000            0.1618 &   3.0409 r
  I_SDRAM_TOP/n353 (net)       2   2.2355 
  I_SDRAM_TOP/U211/A4 (OAI22X1_HVT)         0.0288   0.1475   1.0000   0.0197   0.0197 &   3.0606 r
  I_SDRAM_TOP/U211/Y (OAI22X1_HVT)                   0.1484   1.0000            0.5979 &   3.6585 f
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_N9 (net)
                               1   1.5556 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_this_addr_g_int_reg_0_/D (SDFFARX1_HVT)
                                            0.0123   0.1484   1.0000   0.0085   0.0085 &   3.6670 f
  data arrival time                                                                        3.6670

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9592     5.0592
  clock reconvergence pessimism                                                 0.0623     5.1215
  clock uncertainty                                                            -0.1000     5.0215
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_this_addr_g_int_reg_0_/CLK (SDFFARX1_HVT)
                                                                                           5.0215 r
  library setup time                                          1.0000           -1.3675     3.6539
  data required time                                                                       3.6539
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6539
  data arrival time                                                                       -3.6670
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0131


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1720     3.2220
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__11_/CLK (SDFFNARX1_HVT)
                                                     0.0857                     0.0000     3.2220 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__11_/Q (SDFFNARX1_HVT)
                                                     0.3537   1.0000            1.2367 &   4.4587 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_434 (net)
                               5   5.8551 
  I_SDRAM_TOP/I_SDRAM_IF/U6658/A4 (MUX41X1_RVT)
                                            0.0449   0.3537   1.0000   0.0298   0.0298 &   4.4885 f
  I_SDRAM_TOP/I_SDRAM_IF/U6658/Y (MUX41X1_RVT)       0.1824   1.0000            0.8654 &   5.3539 f
  I_SDRAM_TOP/I_SDRAM_IF/n3601 (net)
                               2   1.4796 
  I_SDRAM_TOP/I_SDRAM_IF/U6660/A2 (AO22X1_RVT)
                                            0.0135   0.1824   1.0000   0.0093   0.0093 &   5.3632 f
  I_SDRAM_TOP/I_SDRAM_IF/U6660/Y (AO22X1_RVT)        0.0968   1.0000            0.3885 &   5.7517 f
  I_SDRAM_TOP/I_SDRAM_IF/N3424 (net)
                               1   1.2668 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__7_/D (SDFFNARX1_HVT)
                                            0.0106   0.0968   1.0000   0.0073   0.0073 &   5.7590 f
  data arrival time                                                                        5.7590

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0675     7.2175
  clock reconvergence pessimism                                                 0.0794     7.2969
  clock uncertainty                                                            -0.1000     7.1969
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__7_/CLK (SDFFNARX1_HVT)                       7.1969 f
  library setup time                                          1.0000           -1.4506     5.7463
  data required time                                                                       5.7463
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7463
  data arrival time                                                                       -5.7590
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0127


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__10_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__28_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_24620_5531/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6952     0.6952
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__10_/CLK (SDFFARX1_RVT)
                                                     0.0759                     0.0000     0.6952 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__10_/QN (SDFFARX1_RVT)
                                                     0.1377   1.0000            0.3936 &   1.0888 r
  I_PCI_TOP/mult_x_25_n801 (net)
                               1   1.6866 
  I_PCI_TOP/ZBUF_1141_inst_2659/A (NBUFFX4_HVT)
                                            0.0140   0.1377   1.0000   0.0097   0.0097 &   1.0985 r
  I_PCI_TOP/ZBUF_1141_inst_2659/Y (NBUFFX4_HVT)      0.3575   1.0000            0.4320 &   1.5305 r
  I_PCI_TOP/ZBUF_1141_7 (net)
                              16  23.6642 
  I_PCI_TOP/U8920/A1 (NOR2X2_HVT)           0.0000   0.3580   1.0000   0.0000   0.0021 &   1.5327 r
  I_PCI_TOP/U8920/Y (NOR2X2_HVT)                     0.1824   1.0000            0.7102 &   2.2428 f
  I_PCI_TOP/n8895 (net)        2   3.3341 
  I_PCI_TOP/U8922/A (FADDX1_RVT)            0.0000   0.1824   1.0000   0.0000   0.0000 &   2.2428 f
  I_PCI_TOP/U8922/CO (FADDX1_RVT)                    0.1388   1.0000            0.4328 &   2.6757 f
  I_PCI_TOP/n8917 (net)        1   2.1352 
  I_PCI_TOP/U8934/A (FADDX1_RVT)            0.0000   0.1388   1.0000   0.0000   0.0000 &   2.6757 f
  I_PCI_TOP/U8934/CO (FADDX1_RVT)                    0.1480   1.0000            0.4109 &   3.0866 f
  I_PCI_TOP/n8965 (net)        1   2.7892 
  I_PCI_TOP/U8958/B (FADDX1_RVT)            0.0000   0.1480   1.0000   0.0000   0.0000 &   3.0866 f
  I_PCI_TOP/U8958/CO (FADDX1_RVT)                    0.1438   1.0000            0.3657 &   3.4523 f
  I_PCI_TOP/n9005 (net)        1   2.4979 
  I_PCI_TOP/U8977/B (FADDX1_RVT)            0.0000   0.1438   1.0000   0.0000   0.0000 &   3.4523 f
  I_PCI_TOP/U8977/S (FADDX1_RVT)                     0.1227   1.0000            0.5445 &   3.9968 r
  I_PCI_TOP/n9010 (net)        1   1.7102 
  I_PCI_TOP/U8979/CI (FADDX1_RVT)           0.0000   0.1227   1.0000   0.0000   0.0000 &   3.9968 r
  I_PCI_TOP/U8979/S (FADDX1_RVT)                     0.1523   1.0000            0.4852 &   4.4820 f
  I_PCI_TOP/n9448 (net)        2   2.5242 
  I_PCI_TOP/U8960/A1 (NOR2X1_HVT)           0.0000   0.1523   1.0000   0.0000   0.0000 &   4.4820 f
  I_PCI_TOP/U8960/Y (NOR2X1_HVT)                     0.1750   1.0000            0.6080 &   5.0900 r
  I_PCI_TOP/n11020 (net)       3   2.3267 
  I_PCI_TOP/U8975/A1 (NOR2X0_RVT)           0.0000   0.1750   1.0000   0.0000   0.0000 &   5.0900 r
  I_PCI_TOP/U8975/Y (NOR2X0_RVT)                     0.0776   1.0000            0.2876 &   5.3776 f
  I_PCI_TOP/n11087 (net)       3   2.5417 
  I_PCI_TOP/U8983/A1 (NAND2X0_RVT)          0.0038   0.0776   1.0000   0.0027   0.0027 &   5.3803 f
  I_PCI_TOP/U8983/Y (NAND2X0_RVT)                    0.2242   1.0000            0.1729 &   5.5532 r
  I_PCI_TOP/n9453 (net)        2   1.7443 
  I_PCI_TOP/U9006/A1 (NOR2X0_RVT)           0.0000   0.2242   1.0000   0.0000   0.0000 &   5.5532 r
  I_PCI_TOP/U9006/Y (NOR2X0_RVT)                     0.0682   1.0000            0.3073 &   5.8605 f
  I_PCI_TOP/n9455 (net)        2   1.7677 
  I_PCI_TOP/U9007/A2 (NAND2X0_RVT)          0.0042   0.0682   1.0000   0.0029   0.0029 &   5.8634 f
  I_PCI_TOP/U9007/Y (NAND2X0_RVT)                    0.2459   1.0000            0.1865 &   6.0499 r
  I_PCI_TOP/n9457 (net)        2   2.0560 
  I_PCI_TOP/U9109/A1 (NOR2X0_RVT)           0.0000   0.2459   1.0000   0.0000   0.0000 &   6.0499 r
  I_PCI_TOP/U9109/Y (NOR2X0_RVT)                     0.0939   1.0000            0.3415 &   6.3914 f
  I_PCI_TOP/n11025 (net)       4   3.7940 
  I_PCI_TOP/U9115/A1 (NAND2X0_RVT)          0.0029   0.0939   1.0000   0.0020   0.0020 &   6.3934 f
  I_PCI_TOP/U9115/Y (NAND2X0_RVT)                    0.2143   1.0000            0.1763 &   6.5697 r
  I_PCI_TOP/n11045 (net)       2   1.5485 
  I_PCI_TOP/U9116/A2 (NOR2X1_RVT)           0.0000   0.2143   1.0000   0.0000   0.0000 &   6.5697 r
  I_PCI_TOP/U9116/Y (NOR2X1_RVT)                     0.0541   1.0000            0.2759 &   6.8457 f
  I_PCI_TOP/n9467 (net)        1   0.6584 
  I_PCI_TOP/U9382/A1 (AO21X1_RVT)           0.0000   0.0541   1.0000   0.0000   0.0000 &   6.8457 f
  I_PCI_TOP/U9382/Y (AO21X1_RVT)                     0.0988   1.0000            0.2712 &   7.1169 f
  I_PCI_TOP/n9484 (net)        1   1.6436 
  I_PCI_TOP/U9397/A1 (XNOR2X2_RVT)          0.0000   0.0988   1.0000   0.0000   0.0000 &   7.1169 f
  I_PCI_TOP/U9397/Y (XNOR2X2_RVT)                    0.1068   1.0000            0.3150 &   7.4319 f
  I_PCI_TOP/I_PCI_CORE_N333 (net)
                               1   1.7244 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__28_/D (SDFFARX1_RVT)
                                            0.0000   0.1068   1.0000   0.0000   0.0000 &   7.4319 f
  data arrival time                                                                        7.4319

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6163     8.1163
  clock reconvergence pessimism                                                 0.0572     8.1735
  clock uncertainty                                                            -0.1000     8.0735
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__28_/CLK (SDFFARX1_RVT)                            8.0735 r
  library setup time                                          1.0000           -0.6542     7.4193
  data required time                                                                       7.4193
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4193
  data arrival time                                                                       -7.4319
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0126


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1655     3.2155
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__31_/CLK (SDFFNARX1_HVT)
                                                     0.0763                     0.0000     3.2155 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__31_/Q (SDFFNARX1_HVT)
                                                     0.3537   1.0000            1.2295 &   4.4450 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_791 (net)
                               5   5.8536 
  I_SDRAM_TOP/I_SDRAM_IF/U4678/A4 (MUX41X1_RVT)
                                            0.0399   0.3537   1.0000   0.0282   0.0283 &   4.4733 f
  I_SDRAM_TOP/I_SDRAM_IF/U4678/Y (MUX41X1_RVT)       0.1841   1.0000            0.8730 &   5.3463 f
  I_SDRAM_TOP/I_SDRAM_IF/n2795 (net)
                               2   1.7394 
  I_SDRAM_TOP/I_SDRAM_IF/U4680/A2 (AO22X1_RVT)
                                            0.0432   0.1841   1.0000   0.0311   0.0311 &   5.3774 f
  I_SDRAM_TOP/I_SDRAM_IF/U4680/Y (AO22X1_RVT)        0.0870   1.0000            0.3855 &   5.7628 f
  I_SDRAM_TOP/I_SDRAM_IF/N2874 (net)
                               1   1.0218 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__27_/D (SDFFNARX1_HVT)
                                            0.0057   0.0870   1.0000   0.0040   0.0040 &   5.7668 f
  data arrival time                                                                        5.7668

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0700     7.2200
  clock reconvergence pessimism                                                 0.0794     7.2994
  clock uncertainty                                                            -0.1000     7.1994
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__27_/CLK (SDFFNARX1_HVT)                      7.1994 f
  library setup time                                          1.0000           -1.4448     5.7546
  data required time                                                                       5.7546
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7546
  data arrival time                                                                       -5.7668
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0123


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0983     1.0983
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__3_/CLK (SDFFARX1_HVT)
                                                     0.1391                     0.0000     1.0983 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__3_/Q (SDFFARX1_HVT)
                                                     0.1686   1.0000            1.2151 &   2.3134 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_1__3_ (net)
                               1   0.7814 
  I_SDRAM_TOP/I_SDRAM_IF/ropt_d_inst_8462/A (NBUFFX2_RVT)
                                            0.0000   0.1686   1.0000   0.0000   0.0000 &   2.3134 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_d_inst_8462/Y (NBUFFX2_RVT)
                                                     0.0912   1.0000            0.2466 &   2.5599 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_net_1896 (net)
                               5   5.0984 
  I_SDRAM_TOP/I_SDRAM_IF/U1213/A3 (MUX41X1_RVT)
                                            0.0000   0.0912   1.0000   0.0000   0.0000 &   2.5600 f
  I_SDRAM_TOP/I_SDRAM_IF/U1213/Y (MUX41X1_RVT)       0.1870   1.0000            0.6487 &   3.2087 f
  I_SDRAM_TOP/I_SDRAM_IF/n356 (net)
                               2   2.1111 
  I_SDRAM_TOP/I_SDRAM_IF/U1216/A2 (AO22X1_RVT)
                                            0.0269   0.1870   1.0000   0.0190   0.0190 &   3.2277 f
  I_SDRAM_TOP/I_SDRAM_IF/U1216/Y (AO22X1_RVT)        0.1272   1.0000            0.4347 &   3.6624 f
  I_SDRAM_TOP/I_SDRAM_IF/N467 (net)
                               1   4.2624 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__27_/D (SDFFARX1_HVT)
                                            0.0250   0.1272   1.0000   0.0179   0.0181 &   3.6805 f
  data arrival time                                                                        3.6805

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9718     5.0718
  clock reconvergence pessimism                                                 0.0685     5.1403
  clock uncertainty                                                            -0.1000     5.0403
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__27_/CLK (SDFFARX1_HVT)                        5.0403 r
  library setup time                                          1.0000           -1.3720     3.6683
  data required time                                                                       3.6683
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6683
  data arrival time                                                                       -3.6805
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0122


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_31927_5599/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1710     3.2210
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__4_/CLK (SDFFNARX1_HVT)
                                                     0.0863                     0.0000     3.2210 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__4_/Q (SDFFNARX1_HVT)
                                                     0.3840   1.0000            1.2569 &   4.4779 f
  I_SDRAM_TOP/I_SDRAM_IF/n17445 (net)
                               5   6.7075 
  I_SDRAM_TOP/I_SDRAM_IF/U5502/A3 (MUX41X1_RVT)
                                            0.0544   0.3840   1.0000   0.0380   0.0381 &   4.5160 f
  I_SDRAM_TOP/I_SDRAM_IF/U5502/Y (MUX41X1_RVT)       0.1812   1.0000            0.8552 &   5.3712 f
  I_SDRAM_TOP/I_SDRAM_IF/n3771 (net)
                               2   1.2835 
  I_SDRAM_TOP/I_SDRAM_IF/U5505/A2 (AO22X1_RVT)
                                            0.0000   0.1812   1.0000   0.0000   0.0000 &   5.3712 f
  I_SDRAM_TOP/I_SDRAM_IF/U5505/Y (AO22X1_RVT)        0.1091   1.0000            0.4123 &   5.7835 f
  I_SDRAM_TOP/I_SDRAM_IF/N3318 (net)
                               1   2.8762 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__28_/D (SDFFNARX1_HVT)
                                            0.0000   0.1091   1.0000   0.0000   0.0001 &   5.7836 f
  data arrival time                                                                        5.7836

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0760     7.2260
  clock reconvergence pessimism                                                 0.0950     7.3210
  clock uncertainty                                                            -0.1000     7.2210
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__28_/CLK (SDFFNARX1_HVT)                      7.2210 f
  library setup time                                          1.0000           -1.4495     5.7714
  data required time                                                                       5.7714
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7714
  data arrival time                                                                       -5.7836
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0122


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8945_5606/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1757     3.2257
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__26_/CLK (SDFFNARX1_HVT)
                                                     0.0797                     0.0000     3.2257 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__26_/Q (SDFFNARX1_HVT)
                                                     0.3832   1.0000            1.2513 &   4.4770 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_203 (net)
                               5   6.6836 
  I_SDRAM_TOP/I_SDRAM_IF/U5421/A3 (MUX41X1_RVT)
                                            0.0478   0.3832   1.0000   0.0333   0.0334 &   4.5104 f
  I_SDRAM_TOP/I_SDRAM_IF/U5421/Y (MUX41X1_RVT)       0.1883   1.0000            0.8809 &   5.3913 f
  I_SDRAM_TOP/I_SDRAM_IF/n2665 (net)
                               2   2.2994 
  I_SDRAM_TOP/I_SDRAM_IF/U5481/A2 (AO22X1_RVT)
                                            0.0107   0.1883   1.0000   0.0074   0.0074 &   5.3987 f
  I_SDRAM_TOP/I_SDRAM_IF/U5481/Y (AO22X1_RVT)        0.0882   1.0000            0.3907 &   5.7894 f
  I_SDRAM_TOP/I_SDRAM_IF/N3878 (net)
                               1   1.1235 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__18_/D (SDFFNARX1_HVT)
                                            0.0071   0.0882   1.0000   0.0049   0.0049 &   5.7943 f
  data arrival time                                                                        5.7943

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0814     7.2314
  clock reconvergence pessimism                                                 0.0943     7.3257
  clock uncertainty                                                            -0.1000     7.2257
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__18_/CLK (SDFFNARX1_HVT)                      7.2257 f
  library setup time                                          1.0000           -1.4433     5.7824
  data required time                                                                       5.7824
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7824
  data arrival time                                                                       -5.7943
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0120


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_11
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_this_addr_g_int_reg_3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: ZCTSBUF_12767_5625/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0766     1.0766
  I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK (SDFFASX1_RVT)     0.1151                     0.0000     1.0766 r
  I_SDRAM_TOP/I_SDRAM_IF/R_11/Q (SDFFASX1_RVT)       0.1167   1.0000            0.6208 &   1.6975 r
  I_SDRAM_TOP/I_SDRAM_IF/test_so6_gOb87 (net)
                               2   2.3856 
  I_SDRAM_TOP/I_SDRAM_IF/U7146/A0 (HADDX1_RVT)
                                            0.0000   0.1167   1.0000   0.0000   0.0000 &   1.6975 r
  I_SDRAM_TOP/I_SDRAM_IF/U7146/SO (HADDX1_RVT)       0.1150   1.0000            0.3692 &   2.0667 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_rfifo_push (net)
                               1   0.8368 
  I_SDRAM_TOP/U66/A2 (NOR2X2_RVT)           0.0000   0.1150   1.0000   0.0000   0.0000 &   2.0667 f
  I_SDRAM_TOP/U66/Y (NOR2X2_RVT)                     0.1958   1.0000            0.3628 &   2.4295 r
  I_SDRAM_TOP/n143 (net)       2  12.1262 
  I_SDRAM_TOP/HFSBUF_425_956/A (NBUFFX8_HVT)
                                            0.0000   0.1958   1.0000   0.0000   0.0001 &   2.4296 r
  I_SDRAM_TOP/HFSBUF_425_956/Y (NBUFFX8_HVT)         0.3014   1.0000            0.4325 &   2.8621 r
  I_SDRAM_TOP/HFSNET_108 (net)
                               5  39.4546 
  I_SDRAM_TOP/U233/A1 (NAND4X0_LVT)         0.0000   0.3026   1.0000   0.0000   0.0175 &   2.8797 r
  I_SDRAM_TOP/U233/Y (NAND4X0_LVT)                   0.2041   1.0000            0.1331 &   3.0128 f
  I_SDRAM_TOP/n264 (net)       3   2.3711 
  I_SDRAM_TOP/U232/A2 (NOR2X0_RVT)          0.0000   0.2041   1.0000   0.0000   0.0000 &   3.0128 f
  I_SDRAM_TOP/U232/Y (NOR2X0_RVT)                    0.0994   1.0000            0.3478 &   3.3606 r
  I_SDRAM_TOP/n265 (net)       3   2.4123 
  I_SDRAM_TOP/U114/A3 (AO21X1_RVT)          0.0000   0.0994   1.0000   0.0000   0.0000 &   3.3606 r
  I_SDRAM_TOP/U114/Y (AO21X1_RVT)                    0.1057   1.0000            0.1580 &   3.5185 r
  I_SDRAM_TOP/n343 (net)       2   1.5044 
  I_SDRAM_TOP/HFSINV_203_967/A (INVX0_HVT)
                                            0.0000   0.1057   1.0000   0.0000   0.0000 &   3.5185 r
  I_SDRAM_TOP/HFSINV_203_967/Y (INVX0_HVT)           0.3630   1.0000            0.2697 &   3.7883 f
  I_SDRAM_TOP/HFSNET_110 (net)
                               7   5.3400 
  I_SDRAM_TOP/U216/A4 (AO22X1_HVT)          0.0343   0.3630   1.0000   0.0237   0.0239 &   3.8122 f
  I_SDRAM_TOP/U216/Y (AO22X1_HVT)                    0.1933   1.0000            0.5838 &   4.3960 f
  I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_N12 (net)
                               1   1.5237 
  I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_this_addr_g_int_reg_3_/D (SDFFARX1_RVT)
                                            0.0000   0.1933   1.0000   0.0000   0.0000 &   4.3961 f
  data arrival time                                                                        4.3961

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9861     5.0861
  clock reconvergence pessimism                                                 0.0623     5.1484
  clock uncertainty                                                            -0.1000     5.0484
  I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_this_addr_g_int_reg_3_/CLK (SDFFARX1_RVT)   5.0484 r
  library setup time                                          1.0000           -0.6642     4.3841
  data required time                                                                       4.3841
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.3841
  data arrival time                                                                       -4.3961
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0119


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1709     3.2209
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__13_/CLK (SDFFNARX1_HVT)
                                                     0.0852                     0.0000     3.2209 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__13_/Q (SDFFNARX1_HVT)
                                                     0.3408   1.0000            1.2278 &   4.4487 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1030] (net)
                               5   5.4909 
  I_SDRAM_TOP/I_SDRAM_IF/U5161/A4 (MUX41X1_RVT)
                                            0.0207   0.3408   1.0000   0.0143   0.0144 &   4.4631 f
  I_SDRAM_TOP/I_SDRAM_IF/U5161/Y (MUX41X1_RVT)       0.1930   1.0000            0.8878 &   5.3509 f
  I_SDRAM_TOP/I_SDRAM_IF/n3130 (net)
                               2   2.8350 
  I_SDRAM_TOP/I_SDRAM_IF/U5163/A2 (AO22X1_RVT)
                                            0.0164   0.1930   1.0000   0.0113   0.0114 &   5.3622 f
  I_SDRAM_TOP/I_SDRAM_IF/U5163/Y (AO22X1_RVT)        0.1045   1.0000            0.4044 &   5.7666 f
  I_SDRAM_TOP/I_SDRAM_IF/N2444 (net)
                               1   1.6899 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__9_/D (SDFFNARX1_HVT)
                                            0.0109   0.1045   1.0000   0.0073   0.0073 &   5.7739 f
  data arrival time                                                                        5.7739

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0786     7.2286
  clock reconvergence pessimism                                                 0.0796     7.3082
  clock uncertainty                                                            -0.1000     7.2082
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__9_/CLK (SDFFNARX1_HVT)                        7.2082 f
  library setup time                                          1.0000           -1.4461     5.7621
  data required time                                                                       5.7621
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7621
  data arrival time                                                                       -5.7739
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0118


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__21_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__24_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_24620_5531/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6899     0.6899
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__21_/CLK (SDFFARX1_RVT)
                                                     0.0716                     0.0000     0.6899 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__21_/QN (SDFFARX1_RVT)
                                                     0.1819   1.0000            0.4136 &   1.1035 f
  I_PCI_TOP/mult_x_23_n822 (net)
                               2   3.6599 
  I_PCI_TOP/U9390/A (NBUFFX4_RVT)           0.0024   0.1819   1.0000   0.0017   0.0017 &   1.1052 f
  I_PCI_TOP/U9390/Y (NBUFFX4_RVT)                    0.1282   1.0000            0.2865 &   1.3917 f
  I_PCI_TOP/n12390 (net)      15  19.5430 
  I_PCI_TOP/U3294/A1 (OR2X2_HVT)            0.0000   0.1287   1.0000   0.0000   0.0014 &   1.3932 f
  I_PCI_TOP/U3294/Y (OR2X2_HVT)                      0.2039   1.0000            0.5381 &   1.9313 f
  I_PCI_TOP/n3247 (net)        2   2.8850 
  I_PCI_TOP/U3295/A (INVX1_RVT)             0.0000   0.2039   1.0000   0.0000   0.0000 &   1.9313 f
  I_PCI_TOP/U3295/Y (INVX1_RVT)                      0.1306   1.0000            0.1934 &   2.1247 r
  I_PCI_TOP/n3231 (net)        1   2.3050 
  I_PCI_TOP/U3297/B (FADDX1_RVT)            0.0000   0.1306   1.0000   0.0000   0.0000 &   2.1247 r
  I_PCI_TOP/U3297/CO (FADDX1_RVT)                    0.1262   1.0000            0.3072 &   2.4319 r
  I_PCI_TOP/n3235 (net)        2   1.4644 
  I_PCI_TOP/U3302/A1 (NOR2X0_RVT)           0.0000   0.1262   1.0000   0.0000   0.0000 &   2.4319 r
  I_PCI_TOP/U3302/Y (NOR2X0_RVT)                     0.0639   1.0000            0.2470 &   2.6789 f
  I_PCI_TOP/n3239 (net)        2   1.4726 
  I_PCI_TOP/U3319/A (INVX0_RVT)             0.0000   0.0639   1.0000   0.0000   0.0000 &   2.6789 f
  I_PCI_TOP/U3319/Y (INVX0_RVT)                      0.0500   1.0000            0.0730 &   2.7519 r
  I_PCI_TOP/n3240 (net)        1   0.4621 
  I_PCI_TOP/U3320/A2 (NAND2X0_HVT)          0.0000   0.0500   1.0000   0.0000   0.0000 &   2.7519 r
  I_PCI_TOP/U3320/Y (NAND2X0_HVT)                    0.2990   1.0000            0.2538 &   3.0056 f
  I_PCI_TOP/n3243 (net)        1   1.2082 
  I_PCI_TOP/U3321/A1 (XNOR2X1_RVT)          0.0000   0.2990   1.0000   0.0000   0.0000 &   3.0056 f
  I_PCI_TOP/U3321/Y (XNOR2X1_RVT)                    0.1390   1.0000            0.4766 &   3.4823 f
  I_PCI_TOP/n3523 (net)        1   2.1766 
  I_PCI_TOP/U3540/B (FADDX1_RVT)            0.0000   0.1390   1.0000   0.0000   0.0000 &   3.4823 f
  I_PCI_TOP/U3540/CO (FADDX1_RVT)                    0.1402   1.0000            0.3560 &   3.8382 f
  I_PCI_TOP/n3449 (net)        2   2.2311 
  I_PCI_TOP/ctmTdsLR_1_4050/A2 (NAND2X0_HVT)
                                            0.0129   0.1402   1.0000   0.0089   0.0089 &   3.8472 f
  I_PCI_TOP/ctmTdsLR_1_4050/Y (NAND2X0_HVT)          0.2343   1.0000            0.2302 &   4.0774 r
  I_PCI_TOP/tmp_net538 (net)   1   0.8654 
  I_PCI_TOP/ctmTdsLR_2_4051/A1 (AND2X1_HVT)
                                            0.0238   0.2343   1.0000   0.0165   0.0165 &   4.0939 r
  I_PCI_TOP/ctmTdsLR_2_4051/Y (AND2X1_HVT)           0.2091   1.0000            0.4735 &   4.5674 r
  I_PCI_TOP/n3457 (net)        3   2.3663 
  I_PCI_TOP/U3393/A1 (OAI21X1_RVT)          0.0191   0.2091   1.0000   0.0132   0.0132 &   4.5806 r
  I_PCI_TOP/U3393/Y (OAI21X1_RVT)                    0.1086   1.0000            0.4300 &   5.0106 f
  I_PCI_TOP/n3463 (net)        2   1.3917 
  I_PCI_TOP/U3496/A2 (NAND2X0_RVT)          0.0000   0.1086   1.0000   0.0000   0.0000 &   5.0106 f
  I_PCI_TOP/U3496/Y (NAND2X0_RVT)                    0.3678   1.0000            0.2796 &   5.2902 r
  I_PCI_TOP/n11170 (net)       4   3.4690 
  I_PCI_TOP/ctmTdsLR_3_6805/A2 (NAND2X0_RVT)
                                            0.0185   0.3678   1.0000   0.0128   0.0128 &   5.3030 r
  I_PCI_TOP/ctmTdsLR_3_6805/Y (NAND2X0_RVT)          0.1501   1.0000            0.2476 &   5.5506 f
  I_PCI_TOP/tmp_net1369 (net)
                               1   0.8542 
  I_PCI_TOP/ctmTdsLR_1_6803/A2 (NAND3X0_LVT)
                                            0.0000   0.1501   1.0000   0.0000   0.0000 &   5.5506 f
  I_PCI_TOP/ctmTdsLR_1_6803/Y (NAND3X0_LVT)          0.1088   1.0000            0.1495 &   5.7001 r
  I_PCI_TOP/n11155 (net)       2   1.7267 
  I_PCI_TOP/ctmTdsLR_1_3580/A2 (NAND4X0_LVT)
                                            0.0045   0.1088   1.0000   0.0031   0.0031 &   5.7032 r
  I_PCI_TOP/ctmTdsLR_1_3580/Y (NAND4X0_LVT)          0.1307   1.0000            0.1066 &   5.8098 f
  I_PCI_TOP/n3778 (net)        2   1.3558 
  I_PCI_TOP/U3767/A1 (AO22X1_RVT)           0.0000   0.1307   1.0000   0.0000   0.0000 &   5.8098 f
  I_PCI_TOP/U3767/Y (AO22X1_RVT)                     0.1218   1.0000            0.3770 &   6.1868 f
  I_PCI_TOP/n11512 (net)       5   3.9522 
  I_PCI_TOP/ctmTdsLR_1_3897/A2 (OAI222X1_LVT)
                                            0.0000   0.1218   1.0000   0.0000   0.0000 &   6.1868 f
  I_PCI_TOP/ctmTdsLR_1_3897/Y (OAI222X1_LVT)         0.0444   1.0000            0.2761 &   6.4629 r
  I_PCI_TOP/n11545 (net)       1   1.0902 
  I_PCI_TOP/ZBUF_237_inst_5133/A (NBUFFX2_RVT)
                                            0.0000   0.0444   1.0000   0.0000   0.0000 &   6.4629 r
  I_PCI_TOP/ZBUF_237_inst_5133/Y (NBUFFX2_RVT)       0.1700   1.0000            0.1713 &   6.6342 r
  I_PCI_TOP/ZBUF_237_40 (net)
                              10   9.3645 
  I_PCI_TOP/ctmTdsLR_2_4148/A (INVX0_LVT)   0.0000   0.1700   1.0000   0.0000   0.0005 &   6.6348 r
  I_PCI_TOP/ctmTdsLR_2_4148/Y (INVX0_LVT)            0.0705   1.0000            0.0350 &   6.6698 f
  I_PCI_TOP/tmp_net587 (net)   1   0.6436 
  I_PCI_TOP/ctmTdsLR_3_4149/A2 (OA221X1_RVT)
                                            0.0000   0.0705   1.0000   0.0000   0.0000 &   6.6698 f
  I_PCI_TOP/ctmTdsLR_3_4149/Y (OA221X1_RVT)          0.1531   1.0000            0.4302 &   7.1000 f
  I_PCI_TOP/n11470 (net)       1   1.8091 
  I_PCI_TOP/U98/A1 (XNOR2X2_RVT)            0.0000   0.1531   1.0000   0.0000   0.0000 &   7.1000 f
  I_PCI_TOP/U98/Y (XNOR2X2_RVT)                      0.1077   1.0000            0.3431 &   7.4431 f
  I_PCI_TOP/n12030 (net)       1   1.8536 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__24_/D (SDFFARX1_RVT)
                                            0.0000   0.1077   1.0000   0.0000   0.0000 &   7.4432 f
  data arrival time                                                                        7.4432

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6215     8.1215
  clock reconvergence pessimism                                                 0.0572     8.1787
  clock uncertainty                                                            -0.1000     8.0787
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__24_/CLK (SDFFARX1_RVT)                            8.0787 r
  library setup time                                          1.0000           -0.6473     7.4314
  data required time                                                                       7.4314
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4314
  data arrival time                                                                       -7.4432
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0118


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1710     3.2210
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__0_/CLK (SDFFNARX1_HVT)
                                                     0.0882                     0.0000     3.2210 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__0_/Q (SDFFNARX1_HVT)
                                                     0.3332   1.0000            1.2251 &   4.4462 f
  I_SDRAM_TOP/I_SDRAM_IF/n17760 (net)
                               5   5.2762 
  I_SDRAM_TOP/I_SDRAM_IF/U5320/A4 (MUX41X1_RVT)
                                            0.0603   0.3332   1.0000   0.0433   0.0433 &   4.4895 f
  I_SDRAM_TOP/I_SDRAM_IF/U5320/Y (MUX41X1_RVT)       0.1845   1.0000            0.8590 &   5.3485 f
  I_SDRAM_TOP/I_SDRAM_IF/n2856 (net)
                               2   1.8101 
  I_SDRAM_TOP/I_SDRAM_IF/U5322/A2 (AO22X1_RVT)
                                            0.0325   0.1845   1.0000   0.0229   0.0229 &   5.3714 f
  I_SDRAM_TOP/I_SDRAM_IF/U5322/Y (AO22X1_RVT)        0.0846   1.0000            0.3819 &   5.7532 f
  I_SDRAM_TOP/I_SDRAM_IF/N2748 (net)
                               1   0.8427 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__28_/D (SDFFNARX1_HVT)
                                            0.0000   0.0846   1.0000   0.0000   0.0000 &   5.7532 f
  data arrival time                                                                        5.7532

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0686     7.2186
  clock reconvergence pessimism                                                 0.0660     7.2846
  clock uncertainty                                                            -0.1000     7.1846
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__28_/CLK (SDFFNARX1_HVT)                       7.1846 f
  library setup time                                          1.0000           -1.4432     5.7415
  data required time                                                                       5.7415
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7415
  data arrival time                                                                       -5.7532
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0117


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16764_5574/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1096     1.1096
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__8_/CLK (SDFFARX1_HVT)
                                                     0.1173                     0.0000     1.1096 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__8_/Q (SDFFARX1_HVT)
                                                     0.3318   1.0000            1.3343 &   2.4439 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_10__8_ (net)
                               5   5.6814 
  I_SDRAM_TOP/I_SDRAM_IF/U1838/A4 (MUX41X1_RVT)
                                            0.0263   0.3318   1.0000   0.0182   0.0183 &   2.4621 f
  I_SDRAM_TOP/I_SDRAM_IF/U1838/Y (MUX41X1_RVT)       0.1859   1.0000            0.8639 &   3.3260 f
  I_SDRAM_TOP/I_SDRAM_IF/n1887 (net)
                               2   2.0160 
  I_SDRAM_TOP/I_SDRAM_IF/U3993/A2 (AO22X1_RVT)
                                            0.0301   0.1859   1.0000   0.0215   0.0215 &   3.3475 f
  I_SDRAM_TOP/I_SDRAM_IF/U3993/Y (AO22X1_RVT)        0.1000   1.0000            0.3909 &   3.7384 f
  I_SDRAM_TOP/I_SDRAM_IF/N856 (net)
                               1   1.2463 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__4_/D (SDFFARX1_HVT)
                                            0.0228   0.1000   1.0000   0.0164   0.0164 &   3.7548 f
  data arrival time                                                                        3.7548

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9974     5.0974
  clock reconvergence pessimism                                                 0.0901     5.1875
  clock uncertainty                                                            -0.1000     5.0875
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__4_/CLK (SDFFARX1_HVT)                         5.0875 r
  library setup time                                          1.0000           -1.3441     3.7434
  data required time                                                                       3.7434
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7434
  data arrival time                                                                       -3.7548
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0115


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_80012_5566/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0986     1.0986
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__29_/CLK (SDFFARX1_HVT)
                                                     0.1391                     0.0000     1.0986 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__29_/Q (SDFFARX1_HVT)
                                                     0.3326   1.0000            1.3509 &   2.4494 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_9__29_ (net)
                               5   5.7074 
  I_SDRAM_TOP/I_SDRAM_IF/U2639/A4 (MUX41X1_RVT)
                                            0.0489   0.3326   1.0000   0.0337   0.0337 &   2.4832 f
  I_SDRAM_TOP/I_SDRAM_IF/U2639/Y (MUX41X1_RVT)       0.1955   1.0000            0.8874 &   3.3705 f
  I_SDRAM_TOP/I_SDRAM_IF/n1139 (net)
                               2   3.1243 
  I_SDRAM_TOP/I_SDRAM_IF/U2641/A2 (AO22X1_RVT)
                                            0.0212   0.1955   1.0000   0.0143   0.0143 &   3.3849 f
  I_SDRAM_TOP/I_SDRAM_IF/U2641/Y (AO22X1_RVT)        0.0970   1.0000            0.3949 &   3.7798 f
  I_SDRAM_TOP/I_SDRAM_IF/N845 (net)
                               1   1.0448 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__25_/D (SDFFARX1_HVT)
                                            0.0055   0.0970   1.0000   0.0038   0.0038 &   3.7837 f
  data arrival time                                                                        3.7837

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9908     5.0908
  clock reconvergence pessimism                                                 0.1073     5.1981
  clock uncertainty                                                            -0.1000     5.0981
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__25_/CLK (SDFFARX1_HVT)                        5.0981 r
  library setup time                                          1.0000           -1.3257     3.7725
  data required time                                                                       3.7725
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7725
  data arrival time                                                                       -3.7837
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0112


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0796     1.0796
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__7_/CLK (SDFFARX1_HVT)
                                                     0.1114                     0.0000     1.0796 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__7_/Q (SDFFARX1_HVT)
                                                     0.3492   1.0000            1.3407 &   2.4203 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_37__7_ (net)
                               5   6.1623 
  I_SDRAM_TOP/I_SDRAM_IF/U1359/A4 (MUX41X1_RVT)
                                            0.0382   0.3492   1.0000   0.0264   0.0264 &   2.4467 f
  I_SDRAM_TOP/I_SDRAM_IF/U1359/Y (MUX41X1_RVT)       0.1838   1.0000            0.8683 &   3.3150 f
  I_SDRAM_TOP/I_SDRAM_IF/n881 (net)
                               2   1.6977 
  I_SDRAM_TOP/I_SDRAM_IF/U3014/A2 (AO22X1_RVT)
                                            0.0000   0.1838   1.0000   0.0000   0.0000 &   3.3150 f
  I_SDRAM_TOP/I_SDRAM_IF/U3014/Y (AO22X1_RVT)        0.0944   1.0000            0.3913 &   3.7063 f
  I_SDRAM_TOP/I_SDRAM_IF/N2153 (net)
                               1   1.3626 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__3_/D (SDFFARX1_HVT)
                                            0.0056   0.0944   1.0000   0.0039   0.0039 &   3.7102 f
  data arrival time                                                                        3.7102

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9704     5.0704
  clock reconvergence pessimism                                                 0.0867     5.1570
  clock uncertainty                                                            -0.1000     5.0570
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__3_/CLK (SDFFARX1_HVT)                        5.0570 r
  library setup time                                          1.0000           -1.3579     3.6991
  data required time                                                                       3.6991
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6991
  data arrival time                                                                       -3.7102
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0111


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1643     3.2143
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__31_/CLK (SDFFNARX1_HVT)
                                                     0.0752                     0.0000     3.2143 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__31_/Q (SDFFNARX1_HVT)
                                                     0.3230   1.0000            1.2085 &   4.4229 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_864 (net)
                               5   4.9887 
  I_SDRAM_TOP/I_SDRAM_IF/U6694/A4 (MUX41X1_RVT)
                                            0.0334   0.3230   1.0000   0.0231   0.0232 &   4.4460 f
  I_SDRAM_TOP/I_SDRAM_IF/U6694/Y (MUX41X1_RVT)       0.1897   1.0000            0.8662 &   5.3122 f
  I_SDRAM_TOP/I_SDRAM_IF/n4282 (net)
                               2   2.4616 
  I_SDRAM_TOP/I_SDRAM_IF/U6696/A2 (AO22X1_RVT)
                                            0.0420   0.1897   1.0000   0.0297   0.0297 &   5.3420 f
  I_SDRAM_TOP/I_SDRAM_IF/U6696/Y (AO22X1_RVT)        0.1017   1.0000            0.4107 &   5.7526 f
  I_SDRAM_TOP/I_SDRAM_IF/N2747 (net)
                               1   2.2505 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__27_/D (SDFFNARX1_HVT)
                                            0.0104   0.1017   1.0000   0.0070   0.0070 &   5.7596 f
  data arrival time                                                                        5.7596

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0703     7.2203
  clock reconvergence pessimism                                                 0.0794     7.2997
  clock uncertainty                                                            -0.1000     7.1997
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__27_/CLK (SDFFNARX1_HVT)                       7.1997 f
  library setup time                                          1.0000           -1.4510     5.7487
  data required time                                                                       5.7487
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7487
  data arrival time                                                                       -5.7596
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0109


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__2_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__21_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_24620_5531/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6896     0.6896
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__2_/CLK (SDFFARX1_RVT)
                                                     0.0678                     0.0000     0.6896 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__2_/QN (SDFFARX1_RVT)
                                                     0.1523   1.0000            0.3797 &   1.0693 f
  I_PCI_TOP/mult_x_24_n809 (net)
                               2   2.1519 
  I_PCI_TOP/U8484/A (NBUFFX4_RVT)           0.0000   0.1523   1.0000   0.0000   0.0000 &   1.0693 f
  I_PCI_TOP/U8484/Y (NBUFFX4_RVT)                    0.1357   1.0000            0.2699 &   1.3392 f
  I_PCI_TOP/n12241 (net)      16  21.8934 
  I_PCI_TOP/U2090/A1 (NOR2X2_HVT)           0.0000   0.1358   1.0000   0.0000   0.0012 &   1.3404 f
  I_PCI_TOP/U2090/Y (NOR2X2_HVT)                     0.2099   1.0000            0.6435 &   1.9839 r
  I_PCI_TOP/n2069 (net)        2   5.1214 
  I_PCI_TOP/U2126/A1 (XOR3X1_RVT)           0.0000   0.2099   1.0000   0.0000   0.0001 &   1.9839 r
  I_PCI_TOP/U2126/Y (XOR3X1_RVT)                     0.1409   1.0000            0.6923 &   2.6762 f
  I_PCI_TOP/n2158 (net)        1   2.7179 
  I_PCI_TOP/U2219/CI (FADDX1_RVT)           0.0000   0.1409   1.0000   0.0000   0.0000 &   2.6763 f
  I_PCI_TOP/U2219/S (FADDX1_RVT)                     0.1246   1.0000            0.5629 &   3.2391 r
  I_PCI_TOP/n2162 (net)        2   1.8015 
  I_PCI_TOP/U2221/A1 (NAND2X0_RVT)          0.0108   0.1246   1.0000   0.0075   0.0075 &   3.2466 r
  I_PCI_TOP/U2221/Y (NAND2X0_RVT)                    0.1263   1.0000            0.1420 &   3.3886 f
  I_PCI_TOP/n2200 (net)        2   1.5556 
  I_PCI_TOP/U2222/A2 (AND2X1_RVT)           0.0173   0.1263   1.0000   0.0119   0.0119 &   3.4004 f
  I_PCI_TOP/U2222/Y (AND2X1_RVT)                     0.0732   1.0000            0.2220 &   3.6224 f
  I_PCI_TOP/n2167 (net)        2   1.1893 
  I_PCI_TOP/ctmTdsLR_2_3887/A1 (MUX21X1_RVT)
                                            0.0000   0.0732   1.0000   0.0000   0.0000 &   3.6225 f
  I_PCI_TOP/ctmTdsLR_2_3887/Y (MUX21X1_RVT)          0.1548   1.0000            0.3695 &   3.9919 f
  I_PCI_TOP/n2168 (net)        2   1.2664 
  I_PCI_TOP/U2227/A2 (OR2X1_RVT)            0.0000   0.1548   1.0000   0.0000   0.0000 &   3.9919 f
  I_PCI_TOP/U2227/Y (OR2X1_RVT)                      0.0749   1.0000            0.2435 &   4.2355 f
  I_PCI_TOP/n2176 (net)        2   1.1970 
  I_PCI_TOP/U2228/A1 (NAND2X0_RVT)          0.0000   0.0749   1.0000   0.0000   0.0000 &   4.2355 f
  I_PCI_TOP/U2228/Y (NAND2X0_RVT)                    0.1893   1.0000            0.1549 &   4.3904 r
  I_PCI_TOP/n2173 (net)        2   1.3857 
  I_PCI_TOP/ctmTdsLR_1_4538/A (INVX0_HVT)   0.0000   0.1893   1.0000   0.0000   0.0000 &   4.3904 r
  I_PCI_TOP/ctmTdsLR_1_4538/Y (INVX0_HVT)            0.1049   1.0000            0.1734 &   4.5639 f
  I_PCI_TOP/tmp_net757 (net)   1   0.6053 
  I_PCI_TOP/ctmTdsLR_2_4539/A2 (MUX21X1_RVT)
                                            0.0000   0.1049   1.0000   0.0000   0.0000 &   4.5639 f
  I_PCI_TOP/ctmTdsLR_2_4539/Y (MUX21X1_RVT)          0.1711   1.0000            0.3888 &   4.9527 f
  I_PCI_TOP/n2333 (net)        2   1.9823 
  I_PCI_TOP/U2381/A2 (NAND2X0_RVT)          0.0141   0.1711   1.0000   0.0098   0.0098 &   4.9625 f
  I_PCI_TOP/U2381/Y (NAND2X0_RVT)                    0.2599   1.0000            0.2691 &   5.2316 r
  I_PCI_TOP/n10094 (net)       3   2.1774 
  I_PCI_TOP/U2382/A (INVX0_HVT)             0.0079   0.2599   1.0000   0.0055   0.0055 &   5.2371 r
  I_PCI_TOP/U2382/Y (INVX0_HVT)                      0.1274   1.0000            0.2132 &   5.4503 f
  I_PCI_TOP/n2340 (net)        1   0.5178 
  I_PCI_TOP/ctmTdsLR_1_3245/A2 (NAND2X0_RVT)
                                            0.0000   0.1274   1.0000   0.0000   0.0000 &   5.4503 f
  I_PCI_TOP/ctmTdsLR_1_3245/Y (NAND2X0_RVT)          0.1461   1.0000            0.1775 &   5.6278 r
  I_PCI_TOP/tmp_net194 (net)   1   0.8717 
  I_PCI_TOP/ctmTdsLR_2_3429/A2 (NAND3X0_LVT)
                                            0.0074   0.1461   1.0000   0.0052   0.0052 &   5.6330 r
  I_PCI_TOP/ctmTdsLR_2_3429/Y (NAND3X0_LVT)          0.1494   1.0000            0.1391 &   5.7721 f
  I_PCI_TOP/n10188 (net)       3   2.7422 
  I_PCI_TOP/U6861/A2 (NAND3X0_LVT)          0.0113   0.1494   1.0000   0.0078   0.0078 &   5.7799 f
  I_PCI_TOP/U6861/Y (NAND3X0_LVT)                    0.0929   1.0000            0.1352 &   5.9151 r
  I_PCI_TOP/n2495 (net)        1   1.0111 
  I_PCI_TOP/ctmTdsLR_1_3117/A1 (AND4X1_RVT)
                                            0.0203   0.0929   1.0000   0.0146   0.0146 &   5.9298 r
  I_PCI_TOP/ctmTdsLR_1_3117/Y (AND4X1_RVT)           0.1113   1.0000            0.2555 &   6.1852 r
  I_PCI_TOP/n2388 (net)        1   0.9395 
  I_PCI_TOP/U2426/A2 (OR2X1_RVT)            0.0064   0.1113   1.0000   0.0044   0.0044 &   6.1896 r
  I_PCI_TOP/U2426/Y (OR2X1_RVT)                      0.1533   1.0000            0.2094 &   6.3990 r
  I_PCI_TOP/n10739 (net)       4   4.1138 
  I_PCI_TOP/ctmTdsLR_4_6403/A2 (NAND2X0_LVT)
                                            0.0122   0.1533   1.0000   0.0085   0.0085 &   6.4075 r
  I_PCI_TOP/ctmTdsLR_4_6403/Y (NAND2X0_LVT)          0.0681   1.0000            0.0724 &   6.4799 f
  I_PCI_TOP/tmp_net1084 (net)
                               1   0.8240 
  I_PCI_TOP/ctmTdsLR_2_6401/A3 (NAND3X0_LVT)
                                            0.0000   0.0681   1.0000   0.0000   0.0000 &   6.4799 f
  I_PCI_TOP/ctmTdsLR_2_6401/Y (NAND3X0_LVT)          0.0981   1.0000            0.1023 &   6.5822 r
  I_PCI_TOP/tmp_net1085 (net)
                               1   1.8125 
  I_PCI_TOP/ctmTdsLR_1_6400/A (INVX2_LVT)   0.0000   0.0981   1.0000   0.0000   0.0000 &   6.5822 r
  I_PCI_TOP/ctmTdsLR_1_6400/Y (INVX2_LVT)            0.0711   1.0000            0.0658 &   6.6480 f
  I_PCI_TOP/n11280 (net)      10   8.6212 
  I_PCI_TOP/U4686/A2 (OA21X1_RVT)           0.0000   0.0712   1.0000   0.0000   0.0005 &   6.6486 f
  I_PCI_TOP/U4686/Y (OA21X1_RVT)                     0.0988   1.0000            0.2690 &   6.9176 f
  I_PCI_TOP/n4696 (net)        2   1.4860 
  I_PCI_TOP/ctmTdsLR_4_6609/A1 (NAND2X0_RVT)
                                            0.0041   0.0988   1.0000   0.0028   0.0028 &   6.9204 f
  I_PCI_TOP/ctmTdsLR_4_6609/Y (NAND2X0_RVT)          0.1384   1.0000            0.1397 &   7.0601 r
  I_PCI_TOP/tmp_net1229 (net)
                               1   0.6421 
  I_PCI_TOP/ctmTdsLR_2_6607_roptpi_6845/A3 (OAI21X2_RVT)
                                            0.0055   0.1384   1.0000   0.0038   0.0038 &   7.0639 r
  I_PCI_TOP/ctmTdsLR_2_6607_roptpi_6845/Y (OAI21X2_RVT)
                                                     0.1255   1.0000            0.3501 &   7.4140 f
  I_PCI_TOP/tmp_net1230 (net)
                               1   4.2999 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__21_/D (SDFFARX1_RVT)
                                            0.0145   0.1255   1.0000   0.0098   0.0099 &   7.4239 f
  data arrival time                                                                        7.4239

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6168     8.1168
  clock reconvergence pessimism                                                 0.0572     8.1740
  clock uncertainty                                                            -0.1000     8.0740
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__21_/CLK (SDFFARX1_RVT)                            8.0740 r
  library setup time                                          1.0000           -0.6610     7.4131
  data required time                                                                       7.4131
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4131
  data arrival time                                                                       -7.4239
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0109


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__6_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__31_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_24620_5531/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6951     0.6951
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__6_/CLK (SDFFARX1_RVT)
                                                     0.0759                     0.0000     0.6951 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__6_/QN (SDFFARX1_RVT)
                                                     0.1681   1.0000            0.4197 &   1.1148 r
  I_PCI_TOP/mult_x_25_n805 (net)
                               2   2.9125 
  I_PCI_TOP/U1281/A (NBUFFX4_RVT)           0.0228   0.1681   1.0000   0.0163   0.0164 &   1.1312 r
  I_PCI_TOP/U1281/Y (NBUFFX4_RVT)                    0.2077   1.0000            0.2751 &   1.4062 r
  I_PCI_TOP/n12251 (net)      15  24.7464 
  I_PCI_TOP/U9181/A2 (NOR2X0_HVT)           0.0142   0.2080   1.0000   0.0098   0.0109 &   1.4171 r
  I_PCI_TOP/U9181/Y (NOR2X0_HVT)                     0.2060   1.0000            0.5518 &   1.9689 f
  I_PCI_TOP/n9308 (net)        1   3.2033 
  I_PCI_TOP/U9228/A (FADDX1_RVT)            0.0191   0.2060   1.0000   0.0133   0.0133 &   1.9822 f
  I_PCI_TOP/U9228/S (FADDX1_RVT)                     0.1494   1.0000            0.6641 &   2.6463 r
  I_PCI_TOP/n9343 (net)        1   2.9522 
  I_PCI_TOP/U9271/B (FADDX1_RVT)            0.0000   0.1494   1.0000   0.0000   0.0000 &   2.6463 r
  I_PCI_TOP/U9271/S (FADDX1_RVT)                     0.1494   1.0000            0.5182 &   3.1645 f
  I_PCI_TOP/n9389 (net)        3   2.2828 
  I_PCI_TOP/ctmTdsLR_1_3206/A2 (OAI222X1_HVT)
                                            0.0000   0.1494   1.0000   0.0000   0.0000 &   3.1645 f
  I_PCI_TOP/ctmTdsLR_1_3206/Y (OAI222X1_HVT)         0.1779   1.0000            1.0958 &   4.2603 r
  I_PCI_TOP/n9399 (net)        2   1.7968 
  I_PCI_TOP/ctmTdsLR_1_3880/A1 (OR2X1_RVT)
                                            0.0000   0.1779   1.0000   0.0000   0.0000 &   4.2603 r
  I_PCI_TOP/ctmTdsLR_1_3880/Y (OR2X1_RVT)            0.0901   1.0000            0.2209 &   4.4812 r
  I_PCI_TOP/n9939 (net)        2   1.6174 
  I_PCI_TOP/ctmTdsLR_1_4552/A1 (NAND2X0_LVT)
                                            0.0072   0.0901   1.0000   0.0050   0.0050 &   4.4862 r
  I_PCI_TOP/ctmTdsLR_1_4552/Y (NAND2X0_LVT)          0.0574   1.0000            0.0470 &   4.5332 f
  I_PCI_TOP/tmp_net763 (net)   1   0.6258 
  I_PCI_TOP/ctmTdsLR_2_4553/A2 (AND2X1_RVT)
                                            0.0000   0.0574   1.0000   0.0000   0.0000 &   4.5332 f
  I_PCI_TOP/ctmTdsLR_2_4553/Y (AND2X1_RVT)           0.0915   1.0000            0.1910 &   4.7242 f
  I_PCI_TOP/n10002 (net)       2   2.5670 
  I_PCI_TOP/U9326/A2 (OAI21X2_RVT)          0.0079   0.0915   1.0000   0.0055   0.0055 &   4.7297 f
  I_PCI_TOP/U9326/Y (OAI21X2_RVT)                    0.1006   1.0000            0.3977 &   5.1274 r
  I_PCI_TOP/n10086 (net)       3   2.8247 
  I_PCI_TOP/U3963/A2 (NAND3X0_LVT)          0.0077   0.1006   1.0000   0.0053   0.0053 &   5.1327 r
  I_PCI_TOP/U3963/Y (NAND3X0_LVT)                    0.1162   1.0000            0.1040 &   5.2368 f
  I_PCI_TOP/n11915 (net)       2   1.8038 
  I_PCI_TOP/U9332/A1 (AND2X1_RVT)           0.0051   0.1162   1.0000   0.0036   0.0036 &   5.2403 f
  I_PCI_TOP/U9332/Y (AND2X1_RVT)                     0.0779   1.0000            0.2086 &   5.4489 f
  I_PCI_TOP/n10340 (net)       2   1.4719 
  I_PCI_TOP/U9333/A4 (AO22X1_RVT)           0.0000   0.0779   1.0000   0.0000   0.0000 &   5.4489 f
  I_PCI_TOP/U9333/Y (AO22X1_RVT)                     0.0990   1.0000            0.2238 &   5.6727 f
  I_PCI_TOP/n9410 (net)        2   2.0308 
  I_PCI_TOP/U9334/A2 (NOR2X1_RVT)           0.0000   0.0990   1.0000   0.0000   0.0000 &   5.6727 f
  I_PCI_TOP/U9334/Y (NOR2X1_RVT)                     0.0768   1.0000            0.2725 &   5.9452 r
  I_PCI_TOP/n10561 (net)       2   1.4855 
  I_PCI_TOP/U9336/A2 (OAI21X2_RVT)          0.0000   0.0768   1.0000   0.0000   0.0000 &   5.9452 r
  I_PCI_TOP/U9336/Y (OAI21X2_RVT)                    0.1462   1.0000            0.3605 &   6.3057 f
  I_PCI_TOP/n11101 (net)       8   7.5509 
  I_PCI_TOP/U7445/A (NBUFFX2_RVT)           0.0000   0.1462   1.0000   0.0000   0.0004 &   6.3061 f
  I_PCI_TOP/U7445/Y (NBUFFX2_RVT)                    0.1179   1.0000            0.2520 &   6.5581 f
  I_PCI_TOP/n12405 (net)      10   9.3288 
  I_PCI_TOP/ctmTdsLR_2_6153/A1 (NAND3X0_LVT)
                                            0.0000   0.1179   1.0000   0.0000   0.0006 &   6.5587 f
  I_PCI_TOP/ctmTdsLR_2_6153/Y (NAND3X0_LVT)          0.0916   1.0000            0.1128 &   6.6716 r
  I_PCI_TOP/tmp_net936 (net)   1   1.0437 
  I_PCI_TOP/ctmTdsLR_1_6152/A1 (NAND3X0_LVT)
                                            0.0095   0.0916   1.0000   0.0066   0.0066 &   6.6781 r
  I_PCI_TOP/ctmTdsLR_1_6152/Y (NAND3X0_LVT)          0.1206   1.0000            0.0943 &   6.7724 f
  I_PCI_TOP/n10834 (net)       2   2.0885 
  I_PCI_TOP/U10493/A1 (OA21X1_HVT)          0.0000   0.1206   1.0000   0.0000   0.0000 &   6.7724 f
  I_PCI_TOP/U10493/Y (OA21X1_HVT)                    0.2145   1.0000            0.6020 &   7.3744 f
  I_PCI_TOP/I_PCI_CORE_N336 (net)
                               1   1.7501 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__31_/D (SDFFARX1_RVT)
                                            0.0000   0.2145   1.0000   0.0000   0.0000 &   7.3744 f
  data arrival time                                                                        7.3744

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6163     8.1163
  clock reconvergence pessimism                                                 0.0572     8.1735
  clock uncertainty                                                            -0.1000     8.0735
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__31_/CLK (SDFFARX1_RVT)                            8.0735 r
  library setup time                                          1.0000           -0.7097     7.3637
  data required time                                                                       7.3637
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.3637
  data arrival time                                                                       -7.3744
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0107


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1660     3.2160
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__3_/CLK (SDFFNARX1_HVT)
                                                     0.0736                     0.0000     3.2160 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__3_/Q (SDFFNARX1_HVT)
                                                     0.3436   1.0000            1.2208 &   4.4368 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_77 (net)
                               5   5.5694 
  I_SDRAM_TOP/I_SDRAM_IF/U6589/A4 (MUX41X1_RVT)
                                            0.0387   0.3436   1.0000   0.0257   0.0257 &   4.4625 f
  I_SDRAM_TOP/I_SDRAM_IF/U6589/Y (MUX41X1_RVT)       0.1838   1.0000            0.8640 &   5.3265 f
  I_SDRAM_TOP/I_SDRAM_IF/n3987 (net)
                               2   1.7009 
  I_SDRAM_TOP/I_SDRAM_IF/U6591/A2 (AO22X1_RVT)
                                            0.0139   0.1838   1.0000   0.0096   0.0096 &   5.3362 f
  I_SDRAM_TOP/I_SDRAM_IF/U6591/Y (AO22X1_RVT)        0.1046   1.0000            0.4092 &   5.7454 f
  I_SDRAM_TOP/I_SDRAM_IF/N4081 (net)
                               1   2.4934 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__31_/D (SDFFNARX1_HVT)
                                            0.0087   0.1046   1.0000   0.0059   0.0059 &   5.7513 f
  data arrival time                                                                        5.7513

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0789     7.2289
  clock reconvergence pessimism                                                 0.0660     7.2949
  clock uncertainty                                                            -0.1000     7.1949
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__31_/CLK (SDFFNARX1_HVT)                      7.1949 f
  library setup time                                          1.0000           -1.4543     5.7406
  data required time                                                                       5.7406
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7406
  data arrival time                                                                       -5.7513
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0107


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1710     3.2210
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__0_/CLK (SDFFNARX1_HVT)
                                                     0.0882                     0.0000     3.2210 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__0_/Q (SDFFNARX1_HVT)
                                                     0.3332   1.0000            1.2251 &   4.4462 f
  I_SDRAM_TOP/I_SDRAM_IF/n17760 (net)
                               5   5.2762 
  I_SDRAM_TOP/I_SDRAM_IF/U6437/A3 (MUX41X1_RVT)
                                            0.0603   0.3332   1.0000   0.0433   0.0433 &   4.4895 f
  I_SDRAM_TOP/I_SDRAM_IF/U6437/Y (MUX41X1_RVT)       0.1925   1.0000            0.8514 &   5.3409 f
  I_SDRAM_TOP/I_SDRAM_IF/n3613 (net)
                               2   2.7846 
  I_SDRAM_TOP/I_SDRAM_IF/U6439/A2 (AO22X1_RVT)
                                            0.0259   0.1925   1.0000   0.0182   0.0182 &   5.3591 f
  I_SDRAM_TOP/I_SDRAM_IF/U6439/Y (AO22X1_RVT)        0.0868   1.0000            0.3920 &   5.7511 f
  I_SDRAM_TOP/I_SDRAM_IF/N2744 (net)
                               1   1.0111 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__24_/D (SDFFNARX1_HVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000 &   5.7511 f
  data arrival time                                                                        5.7511

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0686     7.2186
  clock reconvergence pessimism                                                 0.0660     7.2846
  clock uncertainty                                                            -0.1000     7.1846
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__24_/CLK (SDFFNARX1_HVT)                       7.1846 f
  library setup time                                          1.0000           -1.4442     5.7405
  data required time                                                                       5.7405
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7405
  data arrival time                                                                       -5.7511
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0106


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__15_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__27_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_14300_5536/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6993     0.6993
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__15_/CLK (SDFFARX2_RVT)
                                                     0.1029                     0.0000     0.6993 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__15_/QN (SDFFARX2_RVT)
                                                     0.2263   1.0000            0.5010 &   1.2004 r
  I_PCI_TOP/mult_x_29_n796 (net)
                               6   9.6997 
  I_PCI_TOP/ZBUF_429_inst_4871/A (NBUFFX2_HVT)
                                            0.0172   0.2264   1.0000   0.0119   0.0127 &   1.2131 r
  I_PCI_TOP/ZBUF_429_inst_4871/Y (NBUFFX2_HVT)       0.3398   1.0000            0.4683 &   1.6814 r
  I_PCI_TOP/ZBUF_429_13 (net)
                              11  11.1810 
  I_PCI_TOP/U945/A2 (NOR2X1_HVT)            0.0202   0.3398   1.0000   0.0140   0.0149 &   1.6963 r
  I_PCI_TOP/U945/Y (NOR2X1_HVT)                      0.1577   1.0000            0.6224 &   2.3187 f
  I_PCI_TOP/n984 (net)         1   1.8344 
  I_PCI_TOP/U1018/CI (FADDX1_RVT)           0.0000   0.1577   1.0000   0.0000   0.0000 &   2.3187 f
  I_PCI_TOP/U1018/CO (FADDX1_RVT)                    0.1415   1.0000            0.3820 &   2.7007 f
  I_PCI_TOP/n945 (net)         1   2.3277 
  I_PCI_TOP/U964/B (FADDX1_RVT)             0.0000   0.1415   1.0000   0.0000   0.0000 &   2.7007 f
  I_PCI_TOP/U964/S (FADDX1_RVT)                      0.1324   1.0000            0.5519 &   3.2526 r
  I_PCI_TOP/n997 (net)         1   2.1713 
  I_PCI_TOP/U1025/B (FADDX1_RVT)            0.0000   0.1324   1.0000   0.0000   0.0000 &   3.2526 r
  I_PCI_TOP/U1025/CO (FADDX1_RVT)                    0.1877   1.0000            0.3567 &   3.6094 r
  I_PCI_TOP/n965 (net)         1   3.8411 
  I_PCI_TOP/U995/B (FADDX1_RVT)             0.0138   0.1877   1.0000   0.0097   0.0097 &   3.6191 r
  I_PCI_TOP/U995/S (FADDX1_RVT)                      0.1618   1.0000            0.5563 &   4.1754 f
  I_PCI_TOP/n994 (net)         1   3.3822 
  I_PCI_TOP/U1024/B (FADDX1_RVT)            0.0000   0.1618   1.0000   0.0000   0.0001 &   4.1754 f
  I_PCI_TOP/U1024/S (FADDX1_RVT)                     0.1167   1.0000            0.5484 &   4.7238 r
  I_PCI_TOP/n1552 (net)        2   1.4164 
  I_PCI_TOP/U1058/A1 (NOR2X2_HVT)           0.0000   0.1167   1.0000   0.0000   0.0000 &   4.7238 r
  I_PCI_TOP/U1058/Y (NOR2X2_HVT)                     0.1785   1.0000            0.5257 &   5.2495 f
  I_PCI_TOP/n7639 (net)        4   3.1007 
  I_PCI_TOP/U7595/A2 (NOR2X1_HVT)           0.0143   0.1785   1.0000   0.0099   0.0099 &   5.2594 f
  I_PCI_TOP/U7595/Y (NOR2X1_HVT)                     0.1762   1.0000            0.5691 &   5.8286 r
  I_PCI_TOP/n11215 (net)       3   2.3592 
  I_PCI_TOP/U7596/A1 (NAND2X2_HVT)          0.0233   0.1762   1.0000   0.0163   0.0163 &   5.8449 r
  I_PCI_TOP/U7596/Y (NAND2X2_HVT)                    0.1568   1.0000            0.5889 &   6.4337 f
  I_PCI_TOP/n7648 (net)        2   2.3279 
  I_PCI_TOP/U7604/A1 (OR2X1_HVT)            0.0000   0.1568   1.0000   0.0000   0.0000 &   6.4338 f
  I_PCI_TOP/U7604/Y (OR2X1_HVT)                      0.1447   1.0000            0.4703 &   6.9041 f
  I_PCI_TOP/n7649 (net)        1   0.8060 
  I_PCI_TOP/U7605/A1 (NAND3X0_LVT)          0.0104   0.1447   1.0000   0.0072   0.0072 &   6.9113 f
  I_PCI_TOP/U7605/Y (NAND3X0_LVT)                    0.1127   1.0000            0.1375 &   7.0488 r
  I_PCI_TOP/n7657 (net)        1   1.5270 
  I_PCI_TOP/U188/A1 (XNOR2X1_RVT)           0.0000   0.1127   1.0000   0.0000   0.0000 &   7.0488 r
  I_PCI_TOP/U188/Y (XNOR2X1_RVT)                     0.1289   1.0000            0.3886 &   7.4374 f
  I_PCI_TOP/n12066 (net)       1   1.8324 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__27_/D (SDFFARX1_RVT)
                                            0.0035   0.1289   1.0000   0.0024   0.0024 &   7.4398 f
  data arrival time                                                                        7.4398

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6254     8.1254
  clock reconvergence pessimism                                                 0.0553     8.1807
  clock uncertainty                                                            -0.1000     8.0807
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__27_/CLK (SDFFARX1_RVT)                            8.0807 r
  library setup time                                          1.0000           -0.6515     7.4292
  data required time                                                                       7.4292
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4292
  data arrival time                                                                       -7.4398
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0106


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1657     3.2157
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__31_/CLK (SDFFNARX1_HVT)
                                                     0.0800                     0.0000     3.2157 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__31_/Q (SDFFNARX1_HVT)
                                                     0.3555   1.0000            1.2334 &   4.4492 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_1108 (net)
                               5   5.9043 
  I_SDRAM_TOP/I_SDRAM_IF/U5450/A3 (MUX41X1_RVT)
                                            0.0000   0.3555   1.0000   0.0000   0.0001 &   4.4492 f
  I_SDRAM_TOP/I_SDRAM_IF/U5450/Y (MUX41X1_RVT)       0.2054   1.0000            0.8962 &   5.3454 f
  I_SDRAM_TOP/I_SDRAM_IF/n2648 (net)
                               2   4.2265 
  I_SDRAM_TOP/I_SDRAM_IF/U5452/A2 (AO22X1_RVT)
                                            0.0297   0.2054   1.0000   0.0203   0.0204 &   5.3658 f
  I_SDRAM_TOP/I_SDRAM_IF/U5452/Y (AO22X1_RVT)        0.1103   1.0000            0.4233 &   5.7891 f
  I_SDRAM_TOP/I_SDRAM_IF/N2363 (net)
                               1   2.2629 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__23_/D (SDFFNARX2_HVT)
                                            0.0083   0.1103   1.0000   0.0058   0.0058 &   5.7949 f
  data arrival time                                                                        5.7949

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0792     7.2292
  clock reconvergence pessimism                                                 0.0796     7.3088
  clock uncertainty                                                            -0.1000     7.2088
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__23_/CLK (SDFFNARX2_HVT)                       7.2088 f
  library setup time                                          1.0000           -1.4244     5.7845
  data required time                                                                       5.7845
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7845
  data arrival time                                                                       -5.7949
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0104


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0762     1.0762
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__0_/CLK (SDFFARX1_HVT)
                                                     0.0816                     0.0000     1.0762 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__0_/Q (SDFFARX1_HVT)
                                                     0.3590   1.0000            1.3249 &   2.4010 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_7__0_ (net)
                               5   6.4279 
  I_SDRAM_TOP/I_SDRAM_IF/U3255/A3 (MUX41X1_RVT)
                                            0.0628   0.3590   1.0000   0.0437   0.0438 &   2.4448 f
  I_SDRAM_TOP/I_SDRAM_IF/U3255/Y (MUX41X1_RVT)       0.1886   1.0000            0.8627 &   3.3075 f
  I_SDRAM_TOP/I_SDRAM_IF/n1038 (net)
                               2   2.3312 
  I_SDRAM_TOP/I_SDRAM_IF/U3258/A2 (AO22X1_RVT)
                                            0.0000   0.1886   1.0000   0.0000   0.0000 &   3.3075 f
  I_SDRAM_TOP/I_SDRAM_IF/U3258/Y (AO22X1_RVT)        0.0921   1.0000            0.3955 &   3.7030 f
  I_SDRAM_TOP/I_SDRAM_IF/N749 (net)
                               1   1.3819 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__24_/D (SDFFARX1_HVT)
                                            0.0110   0.0921   1.0000   0.0076   0.0077 &   3.7106 f
  data arrival time                                                                        3.7106

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9740     5.0740
  clock reconvergence pessimism                                                 0.0685     5.1425
  clock uncertainty                                                            -0.1000     5.0425
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__24_/CLK (SDFFARX1_HVT)                        5.0425 r
  library setup time                                          1.0000           -1.3420     3.7006
  data required time                                                                       3.7006
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7006
  data arrival time                                                                       -3.7106
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0100


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14808_5572/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1001     1.1001
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__24_/CLK (SDFFARX1_HVT)
                                                     0.0912                     0.0000     1.1001 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__24_/Q (SDFFARX1_HVT)
                                                     0.3637   1.0000            1.3348 &   2.4349 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_37__24_ (net)
                               5   6.5582 
  I_SDRAM_TOP/I_SDRAM_IF/U3018/A4 (MUX41X1_RVT)
                                            0.0000   0.3637   1.0000   0.0000   0.0001 &   2.4349 f
  I_SDRAM_TOP/I_SDRAM_IF/U3018/Y (MUX41X1_RVT)       0.1853   1.0000            0.8866 &   3.3215 f
  I_SDRAM_TOP/I_SDRAM_IF/n1968 (net)
                               2   1.9352 
  I_SDRAM_TOP/I_SDRAM_IF/U4039/A2 (AO22X1_RVT)
                                            0.0000   0.1853   1.0000   0.0000   0.0000 &   3.3215 f
  I_SDRAM_TOP/I_SDRAM_IF/U4039/Y (AO22X1_RVT)        0.1109   1.0000            0.4095 &   3.7311 f
  I_SDRAM_TOP/I_SDRAM_IF/N2170 (net)
                               1   2.4265 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__20_/D (SDFFARX1_HVT)
                                            0.0181   0.1109   1.0000   0.0129   0.0130 &   3.7440 f
  data arrival time                                                                        3.7440

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9907     5.0907
  clock reconvergence pessimism                                                 0.1081     5.1988
  clock uncertainty                                                            -0.1000     5.0988
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__20_/CLK (SDFFARX1_HVT)                       5.0988 r
  library setup time                                          1.0000           -1.3644     3.7344
  data required time                                                                       3.7344
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7344
  data arrival time                                                                       -3.7440
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0097


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__24_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__28_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_25576_5540/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6922     0.6922
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__24_/CLK (SDFFARX1_RVT)
                                                     0.0776                     0.0000     0.6922 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__24_/QN (SDFFARX1_RVT)
                                                     0.1565   1.0000            0.3903 &   1.0825 f
  I_PCI_TOP/mult_x_26_n819 (net)
                               2   2.3585 
  I_PCI_TOP/U9353/A (NBUFFX8_HVT)           0.0000   0.1565   1.0000   0.0000   0.0000 &   1.0825 f
  I_PCI_TOP/U9353/Y (NBUFFX8_HVT)                    0.2160   1.0000            0.3690 &   1.4515 f
  I_PCI_TOP/n12378 (net)      17  23.1696 
  I_PCI_TOP/U4912/A1 (NOR2X1_HVT)           0.0000   0.2166   1.0000   0.0000   0.0025 &   1.4540 f
  I_PCI_TOP/U4912/Y (NOR2X1_HVT)                     0.1690   1.0000            0.6588 &   2.1129 r
  I_PCI_TOP/n4959 (net)        1   2.1693 
  I_PCI_TOP/U5034/CI (FADDX1_RVT)           0.0000   0.1690   1.0000   0.0000   0.0000 &   2.1129 r
  I_PCI_TOP/U5034/S (FADDX1_RVT)                     0.1627   1.0000            0.5216 &   2.6345 f
  I_PCI_TOP/n5222 (net)        2   3.4403 
  I_PCI_TOP/U5037/A (FADDX1_RVT)            0.0000   0.1627   1.0000   0.0000   0.0000 &   2.6345 f
  I_PCI_TOP/U5037/CO (FADDX1_RVT)                    0.1294   1.0000            0.4049 &   3.0394 f
  I_PCI_TOP/n4969 (net)        2   1.5866 
  I_PCI_TOP/U5040/A2 (NAND2X0_RVT)          0.0000   0.1294   1.0000   0.0000   0.0000 &   3.0394 f
  I_PCI_TOP/U5040/Y (NAND2X0_RVT)                    0.2371   1.0000            0.2271 &   3.2664 r
  I_PCI_TOP/n5346 (net)        2   1.9485 
  I_PCI_TOP/U5372/A1 (NAND2X0_RVT)          0.0187   0.2371   1.0000   0.0129   0.0130 &   3.2794 r
  I_PCI_TOP/U5372/Y (NAND2X0_RVT)                    0.1582   1.0000            0.1807 &   3.4601 f
  I_PCI_TOP/n5348 (net)        1   1.3668 
  I_PCI_TOP/U5373/A1 (XNOR2X1_RVT)          0.0137   0.1582   1.0000   0.0095   0.0095 &   3.4696 f
  I_PCI_TOP/U5373/Y (XNOR2X1_RVT)                    0.1359   1.0000            0.4211 &   3.8907 f
  I_PCI_TOP/n5350 (net)        2   2.3603 
  I_PCI_TOP/U5376/A2 (NAND2X1_RVT)          0.0097   0.1359   1.0000   0.0068   0.0068 &   3.8975 f
  I_PCI_TOP/U5376/Y (NAND2X1_RVT)                    0.0941   1.0000            0.3127 &   4.2102 r
  I_PCI_TOP/n5367 (net)        2   2.1218 
  I_PCI_TOP/U5377/A2 (AND2X1_RVT)           0.0082   0.0941   1.0000   0.0058   0.0059 &   4.2161 r
  I_PCI_TOP/U5377/Y (AND2X1_RVT)                     0.0828   1.0000            0.1846 &   4.4006 r
  I_PCI_TOP/n5356 (net)        2   1.4262 
  I_PCI_TOP/ctmTdsLR_1_2913/A (INVX0_LVT)   0.0000   0.0828   1.0000   0.0000   0.0000 &   4.4006 r
  I_PCI_TOP/ctmTdsLR_1_2913/Y (INVX0_LVT)            0.0424   1.0000            0.0333 &   4.4339 f
  I_PCI_TOP/tmp_net82 (net)    1   0.6971 
  I_PCI_TOP/ctmTdsLR_2_2914/A2 (MUX21X1_LVT)
                                            0.0000   0.0424   1.0000   0.0000   0.0000 &   4.4339 f
  I_PCI_TOP/ctmTdsLR_2_2914/Y (MUX21X1_LVT)          0.0777   1.0000            0.1603 &   4.5942 f
  I_PCI_TOP/n5357 (net)        2   2.1028 
  I_PCI_TOP/U5382/A2 (OR2X1_RVT)            0.0000   0.0777   1.0000   0.0000   0.0000 &   4.5942 f
  I_PCI_TOP/U5382/Y (OR2X1_RVT)                      0.0749   1.0000            0.2027 &   4.7969 f
  I_PCI_TOP/n5391 (net)        2   1.3001 
  I_PCI_TOP/U5383/A2 (NAND2X0_RVT)          0.0000   0.0749   1.0000   0.0000   0.0000 &   4.7969 f
  I_PCI_TOP/U5383/Y (NAND2X0_RVT)                    0.1800   1.0000            0.1570 &   4.9539 r
  I_PCI_TOP/n5362 (net)        1   1.2909 
  I_PCI_TOP/U5385/A1 (XOR2X1_RVT)           0.0105   0.1800   1.0000   0.0073   0.0073 &   4.9612 r
  I_PCI_TOP/U5385/Y (XOR2X1_RVT)                     0.1666   1.0000            0.5279 &   5.4892 f
  I_PCI_TOP/n5706 (net)        2   2.9451 
  I_PCI_TOP/U5388/A1 (NAND2X0_RVT)          0.0226   0.1666   1.0000   0.0159   0.0159 &   5.5051 f
  I_PCI_TOP/U5388/Y (NAND2X0_RVT)                    0.2409   1.0000            0.2448 &   5.7499 r
  I_PCI_TOP/n10821 (net)       3   1.8630 
  I_PCI_TOP/ctmTdsLR_1_3892/A (INVX0_LVT)   0.0239   0.2409   1.0000   0.0166   0.0166 &   5.7664 r
  I_PCI_TOP/ctmTdsLR_1_3892/Y (INVX0_LVT)            0.0918   1.0000            0.0326 &   5.7990 f
  I_PCI_TOP/tmp_net460 (net)   1   0.6169 
  I_PCI_TOP/ctmTdsLR_2_3893/A2 (OA21X1_RVT)
                                            0.0000   0.0918   1.0000   0.0000   0.0000 &   5.7990 f
  I_PCI_TOP/ctmTdsLR_2_3893/Y (OA21X1_RVT)           0.1162   1.0000            0.3023 &   6.1013 f
  I_PCI_TOP/n10825 (net)       3   2.9398 
  I_PCI_TOP/U5710/A (INVX0_LVT)             0.0055   0.1162   1.0000   0.0038   0.0038 &   6.1051 f
  I_PCI_TOP/U5710/Y (INVX0_LVT)                      0.0635   1.0000            0.0875 &   6.1926 r
  I_PCI_TOP/n5710 (net)        1   0.7509 
  I_PCI_TOP/ctmTdsLR_2_6450/A1 (NAND2X0_RVT)
                                            0.0000   0.0635   1.0000   0.0000   0.0000 &   6.1926 r
  I_PCI_TOP/ctmTdsLR_2_6450/Y (NAND2X0_RVT)          0.0837   1.0000            0.0903 &   6.2829 f
  I_PCI_TOP/tmp_net1117 (net)
                               1   0.8933 
  I_PCI_TOP/ctmTdsLR_1_6449/A1 (NAND3X0_LVT)
                                            0.0104   0.0837   1.0000   0.0072   0.0072 &   6.2901 f
  I_PCI_TOP/ctmTdsLR_1_6449/Y (NAND3X0_LVT)          0.1239   1.0000            0.1156 &   6.4057 r
  I_PCI_TOP/n7675 (net)        2   2.4440 
  I_PCI_TOP/U5717/A3 (AOI21X2_RVT)          0.0000   0.1239   1.0000   0.0000   0.0000 &   6.4057 r
  I_PCI_TOP/U5717/Y (AOI21X2_RVT)                    0.1257   1.0000            0.2956 &   6.7012 f
  I_PCI_TOP/n11366 (net)      11  10.0810 
  I_PCI_TOP/ctmTdsLR_1_4597/A (INVX0_LVT)   0.0040   0.1257   1.0000   0.0027   0.0034 &   6.7046 f
  I_PCI_TOP/ctmTdsLR_1_4597/Y (INVX0_LVT)            0.0697   1.0000            0.0966 &   6.8012 r
  I_PCI_TOP/tmp_net788 (net)   1   0.9172 
  I_PCI_TOP/ctmTdsLR_2_4598/A1 (NAND3X0_RVT)
                                            0.0048   0.0697   1.0000   0.0033   0.0033 &   6.8046 r
  I_PCI_TOP/ctmTdsLR_2_4598/Y (NAND3X0_RVT)          0.1455   1.0000            0.1237 &   6.9283 f
  I_PCI_TOP/tmp_net790 (net)   1   0.8490 
  I_PCI_TOP/ctmTdsLR_6_4602/A1 (NAND3X0_LVT)
                                            0.0116   0.1455   1.0000   0.0080   0.0080 &   6.9363 f
  I_PCI_TOP/ctmTdsLR_6_4602/Y (NAND3X0_LVT)          0.1383   1.0000            0.1506 &   7.0869 r
  I_PCI_TOP/n11299 (net)       1   2.1753 
  I_PCI_TOP/U10812/A1 (XNOR2X2_RVT)         0.0071   0.1383   1.0000   0.0049   0.0050 &   7.0919 r
  I_PCI_TOP/U10812/Y (XNOR2X2_RVT)                   0.1049   1.0000            0.3322 &   7.4240 f
  I_PCI_TOP/I_PCI_CORE_N365 (net)
                               1   1.5250 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__28_/D (SDFFARX1_RVT)
                                            0.0053   0.1049   1.0000   0.0037   0.0037 &   7.4277 f
  data arrival time                                                                        7.4277

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6208     8.1208
  clock reconvergence pessimism                                                 0.0468     8.1675
  clock uncertainty                                                            -0.1000     8.0675
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__28_/CLK (SDFFARX1_RVT)                            8.0675 r
  library setup time                                          1.0000           -0.6493     7.4183
  data required time                                                                       7.4183
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4183
  data arrival time                                                                       -7.4277
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0095


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1635     3.2135
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__16_/CLK (SDFFNARX1_HVT)
                                                     0.0780                     0.0000     3.2135 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__16_/Q (SDFFNARX1_HVT)
                                                     0.3414   1.0000            1.2227 &   4.4361 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_308 (net)
                               5   5.5061 
  I_SDRAM_TOP/I_SDRAM_IF/U6158/A4 (MUX41X1_RVT)
                                            0.0487   0.3414   1.0000   0.0333   0.0333 &   4.4694 f
  I_SDRAM_TOP/I_SDRAM_IF/U6158/Y (MUX41X1_RVT)       0.1904   1.0000            0.8821 &   5.3515 f
  I_SDRAM_TOP/I_SDRAM_IF/n4208 (net)
                               2   2.5364 
  I_SDRAM_TOP/I_SDRAM_IF/U6160/A2 (AO22X1_RVT)
                                            0.0122   0.1904   1.0000   0.0084   0.0085 &   5.3600 f
  I_SDRAM_TOP/I_SDRAM_IF/U6160/Y (AO22X1_RVT)        0.0939   1.0000            0.4006 &   5.7606 f
  I_SDRAM_TOP/I_SDRAM_IF/N3682 (net)
                               1   1.5911 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__12_/D (SDFFNARX1_HVT)
                                            0.0065   0.0939   1.0000   0.0045   0.0045 &   5.7651 f
  data arrival time                                                                        5.7651

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0727     7.2227
  clock reconvergence pessimism                                                 0.0796     7.3024
  clock uncertainty                                                            -0.1000     7.2024
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__12_/CLK (SDFFNARX1_HVT)                      7.2024 f
  library setup time                                          1.0000           -1.4466     5.7558
  data required time                                                                       5.7558
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7558
  data arrival time                                                                       -5.7651
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0093


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_53937_5581/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1681     3.2181
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__21_/CLK (SDFFNARX1_HVT)
                                                     0.0813                     0.0000     3.2181 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__21_/Q (SDFFNARX1_HVT)
                                                     0.3171   1.0000            1.2093 &   4.4275 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_393 (net)
                               5   4.8221 
  I_SDRAM_TOP/I_SDRAM_IF/U4737/A3 (MUX41X1_RVT)
                                            0.0415   0.3171   1.0000   0.0288   0.0288 &   4.4563 f
  I_SDRAM_TOP/I_SDRAM_IF/U4737/Y (MUX41X1_RVT)       0.1860   1.0000            0.8229 &   5.2792 f
  I_SDRAM_TOP/I_SDRAM_IF/n3095 (net)
                               2   1.9897 
  I_SDRAM_TOP/I_SDRAM_IF/U4738/A4 (AO22X1_HVT)
                                            0.0263   0.1860   1.0000   0.0181   0.0181 &   5.2973 f
  I_SDRAM_TOP/I_SDRAM_IF/U4738/Y (AO22X1_HVT)        0.1735   1.0000            0.4447 &   5.7421 f
  I_SDRAM_TOP/I_SDRAM_IF/N3541 (net)
                               1   0.8863 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__29_/D (SDFFNARX1_HVT)
                                            0.0000   0.1735   1.0000   0.0000   0.0000 &   5.7421 f
  data arrival time                                                                        5.7421

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0740     7.2240
  clock reconvergence pessimism                                                 0.0941     7.3181
  clock uncertainty                                                            -0.1000     7.2181
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__29_/CLK (SDFFNARX1_HVT)                      7.2181 f
  library setup time                                          1.0000           -1.4853     5.7329
  data required time                                                                       5.7329
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7329
  data arrival time                                                                       -5.7421
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0092


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0954     1.0954
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__19_/CLK (SDFFARX1_HVT)
                                                     0.1280                     0.0000     1.0954 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__19_/Q (SDFFARX1_HVT)
                                                     0.3216   1.0000            1.3359 &   2.4312 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_33__19_ (net)
                               5   5.4041 
  I_SDRAM_TOP/I_SDRAM_IF/U3470/A4 (MUX41X1_RVT)
                                            0.0511   0.3216   1.0000   0.0345   0.0345 &   2.4658 f
  I_SDRAM_TOP/I_SDRAM_IF/U3470/Y (MUX41X1_RVT)       0.1868   1.0000            0.8581 &   3.3239 f
  I_SDRAM_TOP/I_SDRAM_IF/n2063 (net)
                               2   2.1247 
  I_SDRAM_TOP/I_SDRAM_IF/U4083/A2 (AO22X1_RVT)
                                            0.0213   0.1868   1.0000   0.0148   0.0148 &   3.3387 f
  I_SDRAM_TOP/I_SDRAM_IF/U4083/Y (AO22X1_RVT)        0.0901   1.0000            0.3923 &   3.7310 f
  I_SDRAM_TOP/I_SDRAM_IF/N1975 (net)
                               1   1.2852 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__15_/D (SDFFARX1_HVT)
                                            0.0000   0.0901   1.0000   0.0000   0.0000 &   3.7310 f
  data arrival time                                                                        3.7310

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9775     5.0775
  clock reconvergence pessimism                                                 0.0867     5.1641
  clock uncertainty                                                            -0.1000     5.0641
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__15_/CLK (SDFFARX1_HVT)                       5.0641 r
  library setup time                                          1.0000           -1.3423     3.7218
  data required time                                                                       3.7218
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7218
  data arrival time                                                                       -3.7310
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0092


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_75048_5588/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1709     3.2209
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__29_/CLK (SDFFNARX1_HVT)
                                                     0.0852                     0.0000     3.2209 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__29_/Q (SDFFNARX1_HVT)
                                                     0.3383   1.0000            1.2261 &   4.4470 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_156 (net)
                               5   5.4195 
  I_SDRAM_TOP/I_SDRAM_IF/U4553/A4 (MUX41X1_RVT)
                                            0.0477   0.3383   1.0000   0.0330   0.0330 &   4.4801 f
  I_SDRAM_TOP/I_SDRAM_IF/U4553/Y (MUX41X1_RVT)       0.1907   1.0000            0.8804 &   5.3604 f
  I_SDRAM_TOP/I_SDRAM_IF/n3495 (net)
                               2   2.5707 
  I_SDRAM_TOP/I_SDRAM_IF/U4555/A2 (AO22X1_RVT)
                                            0.0298   0.1907   1.0000   0.0199   0.0199 &   5.3803 f
  I_SDRAM_TOP/I_SDRAM_IF/U4555/Y (AO22X1_RVT)        0.0908   1.0000            0.3963 &   5.7767 f
  I_SDRAM_TOP/I_SDRAM_IF/N3980 (net)
                               1   1.3372 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__25_/D (SDFFNARX1_HVT)
                                            0.0160   0.0908   1.0000   0.0115   0.0115 &   5.7882 f
  data arrival time                                                                        5.7882

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0769     7.2269
  clock reconvergence pessimism                                                 0.0940     7.3209
  clock uncertainty                                                            -0.1000     7.2209
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__25_/CLK (SDFFNARX1_HVT)                      7.2209 f
  library setup time                                          1.0000           -1.4419     5.7790
  data required time                                                                       5.7790
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7790
  data arrival time                                                                       -5.7882
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0092


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0768     1.0768
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__3_/CLK (SDFFARX1_HVT)
                                                     0.0874                     0.0000     1.0768 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__3_/Q (SDFFARX1_HVT)
                                                     0.3390   1.0000            1.3167 &   2.3935 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_7__3_ (net)
                               5   5.8719 
  I_SDRAM_TOP/I_SDRAM_IF/U1520/A3 (MUX41X1_RVT)
                                            0.0468   0.3390   1.0000   0.0306   0.0306 &   2.4241 f
  I_SDRAM_TOP/I_SDRAM_IF/U1520/Y (MUX41X1_RVT)       0.1859   1.0000            0.8407 &   3.2648 f
  I_SDRAM_TOP/I_SDRAM_IF/n1637 (net)
                               2   2.0195 
  I_SDRAM_TOP/I_SDRAM_IF/U1524/A2 (AO22X1_RVT)
                                            0.0144   0.1859   1.0000   0.0100   0.0100 &   3.2748 f
  I_SDRAM_TOP/I_SDRAM_IF/U1524/Y (AO22X1_RVT)        0.1091   1.0000            0.4161 &   3.6909 f
  I_SDRAM_TOP/I_SDRAM_IF/N752 (net)
                               1   2.8789 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__27_/D (SDFFARX1_HVT)
                                            0.0168   0.1091   1.0000   0.0120   0.0120 &   3.7029 f
  data arrival time                                                                        3.7029

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9726     5.0726
  clock reconvergence pessimism                                                 0.0867     5.1593
  clock uncertainty                                                            -0.1000     5.0593
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__27_/CLK (SDFFARX1_HVT)                        5.0593 r
  library setup time                                          1.0000           -1.3655     3.6938
  data required time                                                                       3.6938
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6938
  data arrival time                                                                       -3.7029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0092


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1617     3.2117
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__27_/CLK (SDFFNARX1_HVT)
                                                     0.0719                     0.0000     3.2117 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__27_/Q (SDFFNARX1_HVT)
                                                     0.3426   1.0000            1.2189 &   4.4305 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_557 (net)
                               5   5.5406 
  I_SDRAM_TOP/I_SDRAM_IF/U576/A1 (MUX41X1_RVT)
                                            0.0798   0.3426   1.0000   0.0574   0.0575 &   4.4880 f
  I_SDRAM_TOP/I_SDRAM_IF/U576/Y (MUX41X1_RVT)        0.1808   1.0000            0.7677 &   5.2557 f
  I_SDRAM_TOP/I_SDRAM_IF/n251 (net)
                               2   1.2137 
  I_SDRAM_TOP/I_SDRAM_IF/U665/A4 (AO22X1_HVT)
                                            0.0000   0.1808   1.0000   0.0000   0.0000 &   5.2557 f
  I_SDRAM_TOP/I_SDRAM_IF/U665/Y (AO22X1_HVT)         0.1767   1.0000            0.4454 &   5.7011 f
  I_SDRAM_TOP/I_SDRAM_IF/N3254 (net)
                               1   0.9868 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__27_/D (SDFFNARX1_HVT)
                                            0.0171   0.1767   1.0000   0.0118   0.0118 &   5.7130 f
  data arrival time                                                                        5.7130

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0663     7.2163
  clock reconvergence pessimism                                                 0.0794     7.2957
  clock uncertainty                                                            -0.1000     7.1957
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__27_/CLK (SDFFNARX1_HVT)                      7.1957 f
  library setup time                                          1.0000           -1.4918     5.7039
  data required time                                                                       5.7039
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7039
  data arrival time                                                                       -5.7130
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0091


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__13_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__25_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_24620_5531/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6951     0.6951
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__13_/CLK (SDFFARX1_RVT)
                                                     0.0759                     0.0000     0.6951 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__13_/QN (SDFFARX1_RVT)
                                                     0.1710   1.0000            0.4221 &   1.1172 r
  I_PCI_TOP/mult_x_25_n798 (net)
                               3   3.0336 
  I_PCI_TOP/ZBUF_767_inst_2614/A (NBUFFX4_HVT)
                                            0.0049   0.1710   1.0000   0.0034   0.0034 &   1.1206 r
  I_PCI_TOP/ZBUF_767_inst_2614/Y (NBUFFX4_HVT)       0.3267   1.0000            0.4411 &   1.5618 r
  I_PCI_TOP/ZBUF_767_3 (net)  14  20.3802 
  I_PCI_TOP/U8622/A2 (NOR2X1_HVT)           0.0148   0.3266   1.0000   0.0103   0.0103 &   1.5721 r
  I_PCI_TOP/U8622/Y (NOR2X1_HVT)                     0.1745   1.0000            0.6235 &   2.1956 f
  I_PCI_TOP/n8740 (net)        1   2.3238 
  I_PCI_TOP/U8775/CI (FADDX1_RVT)           0.0130   0.1745   1.0000   0.0090   0.0090 &   2.2046 f
  I_PCI_TOP/U8775/S (FADDX1_RVT)                     0.1710   1.0000            0.6166 &   2.8212 r
  I_PCI_TOP/n8764 (net)        2   3.9470 
  I_PCI_TOP/ctmTdsLR_1_2851/A1 (XOR3X1_RVT)
                                            0.0000   0.1710   1.0000   0.0000   0.0000 &   2.8212 r
  I_PCI_TOP/ctmTdsLR_1_2851/Y (XOR3X1_RVT)           0.1504   1.0000            0.6785 &   3.4997 f
  I_PCI_TOP/n8842 (net)        1   3.5785 
  I_PCI_TOP/U8844/A (FADDX1_RVT)            0.0056   0.1504   1.0000   0.0039   0.0039 &   3.5036 f
  I_PCI_TOP/U8844/CO (FADDX1_RVT)                    0.1385   1.0000            0.4078 &   3.9115 f
  I_PCI_TOP/n8835 (net)        1   2.1259 
  I_PCI_TOP/U8840/B (FADDX1_RVT)            0.0000   0.1385   1.0000   0.0000   0.0000 &   3.9115 f
  I_PCI_TOP/U8840/S (FADDX1_RVT)                     0.1363   1.0000            0.5532 &   4.4647 r
  I_PCI_TOP/n8837 (net)        1   2.3529 
  I_PCI_TOP/U8843/CI (FADDX1_RVT)           0.0115   0.1363   1.0000   0.0080   0.0080 &   4.4727 r
  I_PCI_TOP/U8843/S (FADDX1_RVT)                     0.1445   1.0000            0.4816 &   4.9543 f
  I_PCI_TOP/n9421 (net)        2   1.8590 
  I_PCI_TOP/U8883/A1 (NOR2X0_HVT)           0.0000   0.1445   1.0000   0.0000   0.0000 &   4.9543 f
  I_PCI_TOP/U8883/Y (NOR2X0_HVT)                     0.1562   1.0000            0.5905 &   5.5449 r
  I_PCI_TOP/n11057 (net)       2   1.8157 
  I_PCI_TOP/U8884/A2 (NOR2X0_RVT)           0.0000   0.1562   1.0000   0.0000   0.0000 &   5.5449 r
  I_PCI_TOP/U8884/Y (NOR2X0_RVT)                     0.0699   1.0000            0.2607 &   5.8056 f
  I_PCI_TOP/n10987 (net)       2   1.9669 
  I_PCI_TOP/U10602/A (INVX1_RVT)            0.0028   0.0699   1.0000   0.0019   0.0019 &   5.8075 f
  I_PCI_TOP/U10602/Y (INVX1_RVT)                     0.1166   1.0000            0.1107 &   5.9182 r
  I_PCI_TOP/n11012 (net)       4   3.0946 
  I_PCI_TOP/U10624/A2 (NOR2X1_RVT)          0.0000   0.1166   1.0000   0.0000   0.0000 &   5.9182 r
  I_PCI_TOP/U10624/Y (NOR2X1_RVT)                    0.0762   1.0000            0.2427 &   6.1609 f
  I_PCI_TOP/n11017 (net)       3   2.4579 
  I_PCI_TOP/U10625/A2 (NAND2X0_LVT)         0.0000   0.0762   1.0000   0.0000   0.0000 &   6.1609 f
  I_PCI_TOP/U10625/Y (NAND2X0_LVT)                   0.1692   1.0000            0.1389 &   6.2998 r
  I_PCI_TOP/n11088 (net)       3   2.4267 
  I_PCI_TOP/ctmTdsLR_2_6107/A (INVX0_HVT)   0.0000   0.1692   1.0000   0.0000   0.0000 &   6.2998 r
  I_PCI_TOP/ctmTdsLR_2_6107/Y (INVX0_HVT)            0.1049   1.0000            0.1670 &   6.4668 f
  I_PCI_TOP/tmp_net916 (net)   1   0.7690 
  I_PCI_TOP/ctmTdsLR_2_6393_roptpi_6818/A2 (AND2X1_RVT)
                                            0.0000   0.1049   1.0000   0.0000   0.0000 &   6.4668 f
  I_PCI_TOP/ctmTdsLR_2_6393_roptpi_6818/Y (AND2X1_RVT)
                                                     0.0662   1.0000            0.1980 &   6.6648 f
  I_PCI_TOP/tmp_net1078 (net)
                               1   0.7254 
  I_PCI_TOP/ctmTdsLR_2_3780/A4 (AO221X1_RVT)
                                            0.0071   0.0662   1.0000   0.0049   0.0049 &   6.6697 f
  I_PCI_TOP/ctmTdsLR_2_3780/Y (AO221X1_RVT)          0.1385   1.0000            0.4033 &   7.0730 f
  I_PCI_TOP/n12079 (net)       1   2.7394 
  I_PCI_TOP/U6176/A1 (XNOR2X2_RVT)          0.0000   0.1385   1.0000   0.0000   0.0000 &   7.0731 f
  I_PCI_TOP/U6176/Y (XNOR2X2_RVT)                    0.1178   1.0000            0.3396 &   7.4127 f
  I_PCI_TOP/I_PCI_CORE_N330 (net)
                               1   2.0116 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__25_/D (SDFFARX1_RVT)
                                            0.0136   0.1178   1.0000   0.0098   0.0098 &   7.4225 f
  data arrival time                                                                        7.4225

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6161     8.1161
  clock reconvergence pessimism                                                 0.0572     8.1733
  clock uncertainty                                                            -0.1000     8.0733
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__25_/CLK (SDFFARX1_RVT)                            8.0733 r
  library setup time                                          1.0000           -0.6594     7.4139
  data required time                                                                       7.4139
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4139
  data arrival time                                                                       -7.4225
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0086


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1709     3.2209
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__9_/CLK (SDFFNARX1_HVT)
                                                     0.0852                     0.0000     3.2209 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__9_/Q (SDFFNARX1_HVT)
                                                     0.3572   1.0000            1.2385 &   4.4594 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_140 (net)
                               5   5.9528 
  I_SDRAM_TOP/I_SDRAM_IF/U5272/A4 (MUX41X1_RVT)
                                            0.0506   0.3572   1.0000   0.0357   0.0358 &   4.4952 f
  I_SDRAM_TOP/I_SDRAM_IF/U5272/Y (MUX41X1_RVT)       0.1866   1.0000            0.8855 &   5.3807 f
  I_SDRAM_TOP/I_SDRAM_IF/n3715 (net)
                               2   2.1001 
  I_SDRAM_TOP/I_SDRAM_IF/U6785/A2 (AO22X1_RVT)
                                            0.0222   0.1866   1.0000   0.0154   0.0154 &   5.3960 f
  I_SDRAM_TOP/I_SDRAM_IF/U6785/Y (AO22X1_RVT)        0.0828   1.0000            0.3805 &   5.7765 f
  I_SDRAM_TOP/I_SDRAM_IF/N3960 (net)
                               1   0.7114 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__5_/D (SDFFNARX1_HVT)
                                            0.0000   0.0828   1.0000   0.0000   0.0000 &   5.7765 f
  data arrival time                                                                        5.7765

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0763     7.2263
  clock reconvergence pessimism                                                 0.0796     7.3060
  clock uncertainty                                                            -0.1000     7.2060
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__5_/CLK (SDFFNARX1_HVT)                       7.2060 f
  library setup time                                          1.0000           -1.4380     5.7680
  data required time                                                                       5.7680
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7680
  data arrival time                                                                       -5.7765
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0085


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0749     1.0749
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__9_/CLK (SDFFARX1_HVT)
                                                     0.0866                     0.0000     1.0749 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__9_/Q (SDFFARX1_HVT)
                                                     0.3589   1.0000            1.3284 &   2.4033 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_28__9_ (net)
                               5   6.4248 
  I_SDRAM_TOP/I_SDRAM_IF/U3783/A3 (MUX41X1_RVT)
                                            0.0834   0.3589   1.0000   0.0565   0.0566 &   2.4599 f
  I_SDRAM_TOP/I_SDRAM_IF/U3783/Y (MUX41X1_RVT)       0.1854   1.0000            0.8542 &   3.3141 f
  I_SDRAM_TOP/I_SDRAM_IF/n1915 (net)
                               2   1.9373 
  I_SDRAM_TOP/I_SDRAM_IF/U4013/A2 (AO22X1_RVT)
                                            0.0000   0.1854   1.0000   0.0000   0.0000 &   3.3141 f
  I_SDRAM_TOP/I_SDRAM_IF/U4013/Y (AO22X1_RVT)        0.0915   1.0000            0.3931 &   3.7072 f
  I_SDRAM_TOP/I_SDRAM_IF/N1708 (net)
                               1   1.3924 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__1_/D (SDFFARX1_HVT)
                                            0.0153   0.0915   1.0000   0.0110   0.0110 &   3.7182 f
  data arrival time                                                                        3.7182

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9738     5.0738
  clock reconvergence pessimism                                                 0.0867     5.1604
  clock uncertainty                                                            -0.1000     5.0604
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__1_/CLK (SDFFARX1_HVT)                        5.0604 r
  library setup time                                          1.0000           -1.3507     3.7098
  data required time                                                                       3.7098
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7098
  data arrival time                                                                       -3.7182
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0084


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_20440_5545/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0848     1.0848
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__18_/CLK (SDFFARX1_HVT)
                                                     0.1208                     0.0000     1.0848 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__18_/Q (SDFFARX1_HVT)
                                                     0.3695   1.0000            1.3600 &   2.4448 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_27__18_ (net)
                               5   6.7221 
  I_SDRAM_TOP/I_SDRAM_IF/U1788/A4 (MUX41X1_RVT)
                                            0.0300   0.3695   1.0000   0.0202   0.0203 &   2.4651 f
  I_SDRAM_TOP/I_SDRAM_IF/U1788/Y (MUX41X1_RVT)       0.1853   1.0000            0.8909 &   3.3560 f
  I_SDRAM_TOP/I_SDRAM_IF/n480 (net)
                               2   1.9264 
  I_SDRAM_TOP/I_SDRAM_IF/U1790/A2 (AO22X1_RVT)
                                            0.0313   0.1853   1.0000   0.0219   0.0219 &   3.3779 f
  I_SDRAM_TOP/I_SDRAM_IF/U1790/Y (AO22X1_RVT)        0.0925   1.0000            0.3799 &   3.7578 f
  I_SDRAM_TOP/I_SDRAM_IF/N1689 (net)
                               1   0.7325 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__14_/D (SDFFARX1_HVT)
                                            0.0000   0.0925   1.0000   0.0000   0.0000 &   3.7578 f
  data arrival time                                                                        3.7578

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9786     5.0786
  clock reconvergence pessimism                                                 0.1062     5.1848
  clock uncertainty                                                            -0.1000     5.0848
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__14_/CLK (SDFFARX1_HVT)                       5.0848 r
  library setup time                                          1.0000           -1.3355     3.7493
  data required time                                                                       3.7493
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7493
  data arrival time                                                                       -3.7578
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0084


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_12124_5571/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1166     1.1166
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__12_/CLK (SDFFARX1_HVT)
                                                     0.1296                     0.0000     1.1166 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__12_/Q (SDFFARX1_HVT)
                                                     0.3105   1.0000            1.3304 &   2.4469 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_40__12_ (net)
                               5   5.0998 
  I_SDRAM_TOP/I_SDRAM_IF/U3426/A4 (MUX41X1_RVT)
                                            0.0351   0.3105   1.0000   0.0243   0.0243 &   2.4713 f
  I_SDRAM_TOP/I_SDRAM_IF/U3426/Y (MUX41X1_RVT)       0.1976   1.0000            0.8751 &   3.3464 f
  I_SDRAM_TOP/I_SDRAM_IF/n1515 (net)
                               2   3.3692 
  I_SDRAM_TOP/I_SDRAM_IF/U3428/A2 (AO22X1_RVT)
                                            0.0483   0.1976   1.0000   0.0334   0.0334 &   3.3798 f
  I_SDRAM_TOP/I_SDRAM_IF/U3428/Y (AO22X1_RVT)        0.1002   1.0000            0.4055 &   3.7853 f
  I_SDRAM_TOP/I_SDRAM_IF/N2285 (net)
                               1   1.5480 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__8_/D (SDFFARX1_HVT)
                                            0.0000   0.1002   1.0000   0.0000   0.0000 &   3.7854 f
  data arrival time                                                                        3.7854

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0017     5.1017
  clock reconvergence pessimism                                                 0.1112     5.2129
  clock uncertainty                                                            -0.1000     5.1129
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__8_/CLK (SDFFARX1_HVT)                        5.1129 r
  library setup time                                          1.0000           -1.3359     3.7770
  data required time                                                                       3.7770
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7770
  data arrival time                                                                       -3.7854
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0083


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__6_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__29_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_14300_5536/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6991     0.6991
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__6_/CLK (SDFFARX1_HVT)
                                                     0.0969                     0.0000     0.6991 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__6_/QN (SDFFARX1_HVT)
                                                     0.3124   1.0000            0.8930 &   1.5922 r
  I_PCI_TOP/mult_x_28_n805 (net)
                               1   1.2447 
  I_PCI_TOP/HFSBUF_418_1113/A (NBUFFX4_RVT)
                                            0.0000   0.3124   1.0000   0.0000   0.0000 &   1.5922 r
  I_PCI_TOP/HFSBUF_418_1113/Y (NBUFFX4_RVT)          0.2112   1.0000            0.3503 &   1.9425 r
  I_PCI_TOP/HFSNET_129 (net)  16  23.8765 
  I_PCI_TOP/U4188/A1 (NOR2X0_RVT)           0.0000   0.2106   1.0000   0.0000   0.0007 &   1.9432 r
  I_PCI_TOP/U4188/Y (NOR2X0_RVT)                     0.0731   1.0000            0.3029 &   2.2461 f
  I_PCI_TOP/n4200 (net)        1   2.0395 
  I_PCI_TOP/U4246/A (FADDX1_RVT)            0.0000   0.0731   1.0000   0.0000   0.0000 &   2.2461 f
  I_PCI_TOP/U4246/S (FADDX1_RVT)                     0.1489   1.0000            0.4680 &   2.7141 f
  I_PCI_TOP/n4222 (net)        1   2.2369 
  I_PCI_TOP/U4278/CI (FADDX1_RVT)           0.0094   0.1489   1.0000   0.0065   0.0066 &   2.7206 f
  I_PCI_TOP/U4278/S (FADDX1_RVT)                     0.1508   1.0000            0.5878 &   3.3084 r
  I_PCI_TOP/n4268 (net)        3   3.0188 
  I_PCI_TOP/ctmTdsLR_1_6437/A2 (XNOR3X1_RVT)
                                            0.0000   0.1508   1.0000   0.0000   0.0000 &   3.3084 r
  I_PCI_TOP/ctmTdsLR_1_6437/Y (XNOR3X1_RVT)          0.1964   1.0000            0.6702 &   3.9787 r
  I_PCI_TOP/n4263 (net)        2   1.7202 
  I_PCI_TOP/U4282/A2 (NOR2X1_RVT)           0.0000   0.1964   1.0000   0.0000   0.0000 &   3.9787 r
  I_PCI_TOP/U4282/Y (NOR2X1_RVT)                     0.0606   1.0000            0.2738 &   4.2525 f
  I_PCI_TOP/n9844 (net)        2   1.2068 
  I_PCI_TOP/ctmTdsLR_2_6589/A1 (OA21X1_RVT)
                                            0.0000   0.0606   1.0000   0.0000   0.0000 &   4.2525 f
  I_PCI_TOP/ctmTdsLR_2_6589/Y (OA21X1_RVT)           0.0881   1.0000            0.2748 &   4.5272 f
  I_PCI_TOP/tmp_net1216 (net)
                               1   0.6570 
  I_PCI_TOP/ctmTdsLR_1_6588/A (INVX0_LVT)   0.0000   0.0881   1.0000   0.0000   0.0000 &   4.5272 f
  I_PCI_TOP/ctmTdsLR_1_6588/Y (INVX0_LVT)            0.0766   1.0000            0.0962 &   4.6234 r
  I_PCI_TOP/n9862 (net)        2   2.1405 
  I_PCI_TOP/ctmTdsLR_1_4261/A1 (NAND2X0_LVT)
                                            0.0000   0.0766   1.0000   0.0000   0.0000 &   4.6234 r
  I_PCI_TOP/ctmTdsLR_1_4261/Y (NAND2X0_LVT)          0.0690   1.0000            0.0494 &   4.6728 f
  I_PCI_TOP/tmp_net636 (net)   1   0.7941 
  I_PCI_TOP/ctmTdsLR_2_4262/A1 (AND2X1_RVT)
                                            0.0000   0.0690   1.0000   0.0000   0.0000 &   4.6728 f
  I_PCI_TOP/ctmTdsLR_2_4262/Y (AND2X1_RVT)           0.0971   1.0000            0.1823 &   4.8551 f
  I_PCI_TOP/n11905 (net)       2   2.0912 
  I_PCI_TOP/U4328/A2 (OAI21X1_RVT)          0.0000   0.0971   1.0000   0.0000   0.0000 &   4.8551 f
  I_PCI_TOP/U4328/Y (OAI21X1_RVT)                    0.1075   1.0000            0.4226 &   5.2778 r
  I_PCI_TOP/n9971 (net)        2   2.0316 
  I_PCI_TOP/ctmTdsLR_1_4541/A1 (NAND2X0_LVT)
                                            0.0000   0.1075   1.0000   0.0000   0.0000 &   5.2778 r
  I_PCI_TOP/ctmTdsLR_1_4541/Y (NAND2X0_LVT)          0.0630   1.0000            0.0479 &   5.3257 f
  I_PCI_TOP/tmp_net758 (net)   1   0.5908 
  I_PCI_TOP/ctmTdsLR_2_4542/A1 (AND2X1_RVT)
                                            0.0000   0.0630   1.0000   0.0000   0.0000 &   5.3257 f
  I_PCI_TOP/ctmTdsLR_2_4542/Y (AND2X1_RVT)           0.0802   1.0000            0.1661 &   5.4917 f
  I_PCI_TOP/n10063 (net)       2   1.2800 
  I_PCI_TOP/ctmTdsLR_1_4764/A (INVX0_LVT)   0.0000   0.0802   1.0000   0.0000   0.0000 &   5.4917 f
  I_PCI_TOP/ctmTdsLR_1_4764/Y (INVX0_LVT)            0.0557   1.0000            0.0763 &   5.5680 r
  I_PCI_TOP/tmp_net860 (net)   1   1.1638 
  I_PCI_TOP/ctmTdsLR_2_4765/A1 (NAND3X0_LVT)
                                            0.0000   0.0557   1.0000   0.0000   0.0000 &   5.5681 r
  I_PCI_TOP/ctmTdsLR_2_4765/Y (NAND3X0_LVT)          0.0919   1.0000            0.0569 &   5.6250 f
  I_PCI_TOP/tmp_net861 (net)   1   0.7804 
  I_PCI_TOP/ctmTdsLR_3_4766/A1 (NAND3X0_LVT)
                                            0.0000   0.0919   1.0000   0.0000   0.0000 &   5.6250 f
  I_PCI_TOP/ctmTdsLR_3_4766/Y (NAND3X0_LVT)          0.1715   1.0000            0.1078 &   5.7328 r
  I_PCI_TOP/n10135 (net)       2   1.6847 
  I_PCI_TOP/ctmTdsLR_2_2886/A (INVX0_LVT)   0.0000   0.1715   1.0000   0.0000   0.0000 &   5.7328 r
  I_PCI_TOP/ctmTdsLR_2_2886/Y (INVX0_LVT)            0.0794   1.0000            0.0496 &   5.7824 f
  I_PCI_TOP/tmp_net70 (net)    1   1.1963 
  I_PCI_TOP/ctmTdsLR_3_2887/A2 (OA221X1_RVT)
                                            0.0046   0.0794   1.0000   0.0032   0.0032 &   5.7855 f
  I_PCI_TOP/ctmTdsLR_3_2887/Y (OA221X1_RVT)          0.1449   1.0000            0.4200 &   6.2056 f
  I_PCI_TOP/n10201 (net)       2   1.2522 
  I_PCI_TOP/ctmTdsLR_1_3279/A (INVX0_RVT)   0.0000   0.1449   1.0000   0.0000   0.0000 &   6.2056 f
  I_PCI_TOP/ctmTdsLR_1_3279/Y (INVX0_RVT)            0.1018   1.0000            0.1507 &   6.3562 r
  I_PCI_TOP/tmp_net210 (net)   1   1.2516 
  I_PCI_TOP/ctmTdsLR_2_3446/A1 (NAND3X0_LVT)
                                            0.0000   0.1018   1.0000   0.0000   0.0000 &   6.3563 r
  I_PCI_TOP/ctmTdsLR_2_3446/Y (NAND3X0_LVT)          0.0766   1.0000            0.0623 &   6.4185 f
  I_PCI_TOP/tmp_net271 (net)   1   0.6884 
  I_PCI_TOP/ctmTdsLR_2_6605/A3 (NAND3X0_LVT)
                                            0.0000   0.0766   1.0000   0.0000   0.0000 &   6.4185 f
  I_PCI_TOP/ctmTdsLR_2_6605/Y (NAND3X0_LVT)          0.0683   1.0000            0.0878 &   6.5064 r
  I_PCI_TOP/tmp_net1227 (net)
                               1   0.6724 
  I_PCI_TOP/ctmTdsLR_1_6604/A (INVX0_LVT)   0.0000   0.0683   1.0000   0.0000   0.0000 &   6.5064 r
  I_PCI_TOP/ctmTdsLR_1_6604/Y (INVX0_LVT)            0.0532   1.0000            0.0529 &   6.5593 f
  I_PCI_TOP/ZINV_349_1 (net)   2   2.3248 
  I_PCI_TOP/ZINV_235_inst_2578/A (INVX2_RVT)
                                            0.0000   0.0532   1.0000   0.0000   0.0000 &   6.5593 f
  I_PCI_TOP/ZINV_235_inst_2578/Y (INVX2_RVT)         0.1646   1.0000            0.1232 &   6.6825 r
  I_PCI_TOP/ZINV_235_1 (net)  10  10.0272 
  I_PCI_TOP/ctmTdsLR_3_3615/A1 (NAND2X0_RVT)
                                            0.0000   0.1646   1.0000   0.0000   0.0006 &   6.6832 r
  I_PCI_TOP/ctmTdsLR_3_3615/Y (NAND2X0_RVT)          0.1038   1.0000            0.1220 &   6.8052 f
  I_PCI_TOP/tmp_net337 (net)   1   0.6259 
  I_PCI_TOP/ctmTdsLR_4_3616/A1 (NAND2X0_LVT)
                                            0.0000   0.1038   1.0000   0.0000   0.0000 &   6.8052 f
  I_PCI_TOP/ctmTdsLR_4_3616/Y (NAND2X0_LVT)          0.1088   1.0000            0.1295 &   6.9347 r
  I_PCI_TOP/tmp_net338 (net)   1   1.5046 
  I_PCI_TOP/ctmTdsLR_5_3617/S0 (MUX21X1_RVT)
                                            0.0000   0.1088   1.0000   0.0000   0.0000 &   6.9347 r
  I_PCI_TOP/ctmTdsLR_5_3617/Y (MUX21X1_RVT)          0.1768   1.0000            0.4510 &   7.3857 f
  I_PCI_TOP/I_PCI_CORE_N430 (net)
                               1   2.2936 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__29_/D (SDFFARX1_RVT)
                                            0.0130   0.1768   1.0000   0.0091   0.0091 &   7.3948 f
  data arrival time                                                                        7.3948

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6162     8.1162
  clock reconvergence pessimism                                                 0.0553     8.1715
  clock uncertainty                                                            -0.1000     8.0715
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__29_/CLK (SDFFARX1_RVT)                            8.0715 r
  library setup time                                          1.0000           -0.6848     7.3868
  data required time                                                                       7.3868
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.3868
  data arrival time                                                                       -7.3948
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0080


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_18730_5578/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1659     3.2159
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__6_/CLK (SDFFNARX1_HVT)
                                                     0.0725                     0.0000     3.2159 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__6_/Q (SDFFNARX1_HVT)
                                                     0.3269   1.0000            1.2090 &   4.4249 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_509 (net)
                               5   5.0966 
  I_SDRAM_TOP/I_SDRAM_IF/U5510/A4 (MUX41X1_RVT)
                                            0.0429   0.3269   1.0000   0.0292   0.0293 &   4.4542 f
  I_SDRAM_TOP/I_SDRAM_IF/U5510/Y (MUX41X1_RVT)       0.2002   1.0000            0.8942 &   5.3484 f
  I_SDRAM_TOP/I_SDRAM_IF/n2683 (net)
                               2   3.6752 
  I_SDRAM_TOP/I_SDRAM_IF/U5512/A2 (AO22X1_RVT)
                                            0.0583   0.2002   1.0000   0.0411   0.0411 &   5.3895 f
  I_SDRAM_TOP/I_SDRAM_IF/U5512/Y (AO22X1_RVT)        0.0823   1.0000            0.3903 &   5.7798 f
  I_SDRAM_TOP/I_SDRAM_IF/N3292 (net)
                               1   0.6688 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__2_/D (SDFFNARX1_HVT)
                                            0.0000   0.0823   1.0000   0.0000   0.0000 &   5.7798 f
  data arrival time                                                                        5.7798

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0726     7.2226
  clock reconvergence pessimism                                                 0.0925     7.3151
  clock uncertainty                                                            -0.1000     7.2151
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__2_/CLK (SDFFNARX1_HVT)                       7.2151 f
  library setup time                                          1.0000           -1.4433     5.7718
  data required time                                                                       5.7718
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7718
  data arrival time                                                                       -5.7798
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0080


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_58217_5594/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1700     3.2200
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__8_/CLK (SDFFNARX1_HVT)
                                                     0.0863                     0.0000     3.2200 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__8_/Q (SDFFNARX1_HVT)
                                                     0.3646   1.0000            1.2442 &   4.4642 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_244 (net)
                               5   6.1609 
  I_SDRAM_TOP/I_SDRAM_IF/U6524/A4 (MUX41X1_RVT)
                                            0.0405   0.3646   1.0000   0.0280   0.0281 &   4.4923 f
  I_SDRAM_TOP/I_SDRAM_IF/U6524/Y (MUX41X1_RVT)       0.1854   1.0000            0.8876 &   5.3800 f
  I_SDRAM_TOP/I_SDRAM_IF/n3501 (net)
                               2   1.9465 
  I_SDRAM_TOP/I_SDRAM_IF/U6621/A2 (AO22X1_RVT)
                                            0.0161   0.1854   1.0000   0.0111   0.0111 &   5.3911 f
  I_SDRAM_TOP/I_SDRAM_IF/U6621/Y (AO22X1_RVT)        0.1005   1.0000            0.3907 &   5.7817 f
  I_SDRAM_TOP/I_SDRAM_IF/N3769 (net)
                               1   1.2548 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__4_/D (SDFFNARX1_HVT)
                                            0.0000   0.1005   1.0000   0.0000   0.0000 &   5.7817 f
  data arrival time                                                                        5.7817

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0763     7.2263
  clock reconvergence pessimism                                                 0.0935     7.3198
  clock uncertainty                                                            -0.1000     7.2198
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__4_/CLK (SDFFNARX1_HVT)                       7.2198 f
  library setup time                                          1.0000           -1.4458     5.7740
  data required time                                                                       5.7740
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7740
  data arrival time                                                                       -5.7817
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0077


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__4_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__25_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_12270_5533/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6912     0.6912
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__4_/CLK (SDFFARX1_HVT)
                                                     0.0775                     0.0000     0.6912 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__4_/QN (SDFFARX1_HVT)
                                                     0.2999   1.0000            0.8647 &   1.5559 r
  I_PCI_TOP/mult_x_27_n807 (net)
                               1   0.9641 
  I_PCI_TOP/HFSBUF_460_1106/A (NBUFFX4_LVT)
                                            0.0346   0.2999   1.0000   0.0240   0.0240 &   1.5798 r
  I_PCI_TOP/HFSBUF_460_1106/Y (NBUFFX4_LVT)          0.1596   1.0000            0.2496 &   1.8294 r
  I_PCI_TOP/HFSNET_122 (net)  16  24.4657 
  I_PCI_TOP/U6236/A1 (OR2X1_RVT)            0.0000   0.1596   1.0000   0.0000   0.0010 &   1.8305 r
  I_PCI_TOP/U6236/Y (OR2X1_RVT)                      0.1355   1.0000            0.2381 &   2.0685 r
  I_PCI_TOP/n6282 (net)        2   3.4424 
  I_PCI_TOP/U6238/A2 (XNOR3X1_RVT)          0.0000   0.1355   1.0000   0.0000   0.0000 &   2.0685 r
  I_PCI_TOP/U6238/Y (XNOR3X1_RVT)                    0.1881   1.0000            0.7833 &   2.8518 f
  I_PCI_TOP/n6323 (net)        3   3.5071 
  I_PCI_TOP/ctmTdsLR_1_3193/A2 (AOI222X1_RVT)
                                            0.0000   0.1881   1.0000   0.0000   0.0000 &   2.8518 f
  I_PCI_TOP/ctmTdsLR_1_3193/Y (AOI222X1_RVT)         0.1554   1.0000            0.6597 &   3.5115 r
  I_PCI_TOP/n6374 (net)        2   4.6176 
  I_PCI_TOP/ctmTdsLR_1_3382/S1 (MUX41X1_RVT)
                                            0.0000   0.1554   1.0000   0.0000   0.0000 &   3.5115 r
  I_PCI_TOP/ctmTdsLR_1_3382/Y (MUX41X1_RVT)          0.1862   1.0000            0.6018 &   4.1133 f
  I_PCI_TOP/n6375 (net)        1   2.0303 
  I_PCI_TOP/U6397/CI (FADDX1_RVT)           0.0167   0.1862   1.0000   0.0120   0.0120 &   4.1253 f
  I_PCI_TOP/U6397/S (FADDX1_RVT)                     0.1205   1.0000            0.5829 &   4.7082 r
  I_PCI_TOP/n6417 (net)        1   1.6045 
  I_PCI_TOP/U6435/CI (FADDX1_RVT)           0.0000   0.1205   1.0000   0.0000   0.0000 &   4.7082 r
  I_PCI_TOP/U6435/S (FADDX1_RVT)                     0.1421   1.0000            0.4703 &   5.1785 f
  I_PCI_TOP/n6605 (net)        2   1.6781 
  I_PCI_TOP/U3305/A1 (OR2X1_RVT)            0.0177   0.1421   1.0000   0.0124   0.0124 &   5.1908 f
  I_PCI_TOP/U3305/Y (OR2X1_RVT)                      0.0861   1.0000            0.2967 &   5.4876 f
  I_PCI_TOP/n11850 (net)       3   2.2098 
  I_PCI_TOP/U6592/A (INVX0_RVT)             0.0000   0.0861   1.0000   0.0000   0.0000 &   5.4876 f
  I_PCI_TOP/U6592/Y (INVX0_RVT)                      0.0660   1.0000            0.0948 &   5.5824 r
  I_PCI_TOP/n6608 (net)        1   0.7098 
  I_PCI_TOP/U6597/A1 (OA21X1_RVT)           0.0038   0.0660   1.0000   0.0026   0.0026 &   5.5850 r
  I_PCI_TOP/U6597/Y (OA21X1_RVT)                     0.0983   1.0000            0.2106 &   5.7956 r
  I_PCI_TOP/n10910 (net)       2   1.5881 
  I_PCI_TOP/ctmTdsLR_1_4782/A4 (OAI221X1_RVT)
                                            0.0000   0.0983   1.0000   0.0000   0.0000 &   5.7956 r
  I_PCI_TOP/ctmTdsLR_1_4782/Y (OAI221X1_RVT)         0.0667   1.0000            0.3303 &   6.1259 f
  I_PCI_TOP/n6617 (net)        1   1.2494 
  I_PCI_TOP/U6604/A3 (AO21X1_RVT)           0.0000   0.0667   1.0000   0.0000   0.0000 &   6.1259 f
  I_PCI_TOP/U6604/Y (AO21X1_RVT)                     0.0990   1.0000            0.1807 &   6.3066 f
  I_PCI_TOP/n10890 (net)       2   1.6616 
  I_PCI_TOP/U10543/A1 (NAND2X0_RVT)         0.0000   0.0990   1.0000   0.0000   0.0000 &   6.3066 f
  I_PCI_TOP/U10543/Y (NAND2X0_RVT)                   0.1670   1.0000            0.1572 &   6.4639 r
  I_PCI_TOP/n10896 (net)       1   1.0355 
  I_PCI_TOP/U10546/A2 (AND3X1_RVT)          0.0502   0.1670   1.0000   0.0362   0.0362 &   6.5001 r
  I_PCI_TOP/U10546/Y (AND3X1_RVT)                    0.1084   1.0000            0.2824 &   6.7825 r
  I_PCI_TOP/n10924 (net)       2   1.8033 
  I_PCI_TOP/ctmTdsLR_2_3929/A3 (OA21X1_RVT)
                                            0.0078   0.1084   1.0000   0.0054   0.0054 &   6.7879 r
  I_PCI_TOP/ctmTdsLR_2_3929/Y (OA21X1_RVT)           0.0948   1.0000            0.2001 &   6.9880 r
  I_PCI_TOP/n10930 (net)       1   1.3916 
  I_PCI_TOP/U10567/A1 (XOR2X1_RVT)          0.0000   0.0948   1.0000   0.0000   0.0000 &   6.9881 r
  I_PCI_TOP/U10567/Y (XOR2X1_RVT)                    0.1407   1.0000            0.4422 &   7.4302 f
  I_PCI_TOP/I_PCI_CORE_N394 (net)
                               1   1.0404 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__25_/D (SDFFARX1_RVT)
                                            0.0000   0.1407   1.0000   0.0000   0.0000 &   7.4302 f
  data arrival time                                                                        7.4302

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6203     8.1203
  clock reconvergence pessimism                                                 0.0684     8.1887
  clock uncertainty                                                            -0.1000     8.0887
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__25_/CLK (SDFFARX1_RVT)                            8.0887 r
  library setup time                                          1.0000           -0.6662     7.4225
  data required time                                                                       7.4225
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4225
  data arrival time                                                                       -7.4302
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0077


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1124     1.1124
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/CLK (SDFFARX1_HVT)
                                                     0.1219                     0.0000     1.1124 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/Q (SDFFARX1_HVT)
                                                     0.3030   1.0000            1.3200 &   2.4324 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_39__30_ (net)
                               5   4.8901 
  I_SDRAM_TOP/I_SDRAM_IF/U3146/A4 (MUX41X1_RVT)
                                            0.0218   0.3030   1.0000   0.0151   0.0152 &   2.4476 f
  I_SDRAM_TOP/I_SDRAM_IF/U3146/Y (MUX41X1_RVT)       0.1820   1.0000            0.8234 &   3.2709 f
  I_SDRAM_TOP/I_SDRAM_IF/n2059 (net)
                               2   1.4007 
  I_SDRAM_TOP/I_SDRAM_IF/U4081/A2 (AO22X1_RVT)
                                            0.0000   0.1820   1.0000   0.0000   0.0000 &   3.2709 f
  I_SDRAM_TOP/I_SDRAM_IF/U4081/Y (AO22X1_RVT)        0.1109   1.0000            0.4133 &   3.6842 f
  I_SDRAM_TOP/I_SDRAM_IF/N2271 (net)
                               1   2.9026 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__26_/D (SDFFARX1_HVT)
                                            0.0086   0.1109   1.0000   0.0059   0.0060 &   3.6902 f
  data arrival time                                                                        3.6902

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9689     5.0689
  clock reconvergence pessimism                                                 0.0685     5.1374
  clock uncertainty                                                            -0.1000     5.0374
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__26_/CLK (SDFFARX1_HVT)                       5.0374 r
  library setup time                                          1.0000           -1.3548     3.6826
  data required time                                                                       3.6826
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6826
  data arrival time                                                                       -3.6902
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0076


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1709     3.2209
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__0_/CLK (SDFFNARX1_HVT)
                                                     0.0862                     0.0000     3.2209 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__0_/Q (SDFFNARX1_HVT)
                                                     0.3599   1.0000            1.2410 &   4.4619 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_764 (net)
                               5   6.0284 
  I_SDRAM_TOP/I_SDRAM_IF/U5818/A4 (MUX41X1_RVT)
                                            0.0723   0.3599   1.0000   0.0495   0.0495 &   4.5114 f
  I_SDRAM_TOP/I_SDRAM_IF/U5818/Y (MUX41X1_RVT)       0.1834   1.0000            0.8750 &   5.3865 f
  I_SDRAM_TOP/I_SDRAM_IF/n3343 (net)
                               2   1.6436 
  I_SDRAM_TOP/I_SDRAM_IF/U6511/A2 (AO22X1_RVT)
                                            0.0000   0.1834   1.0000   0.0000   0.0000 &   5.3865 f
  I_SDRAM_TOP/I_SDRAM_IF/U6511/Y (AO22X1_RVT)        0.0881   1.0000            0.3866 &   5.7730 f
  I_SDRAM_TOP/I_SDRAM_IF/N2875 (net)
                               1   1.1132 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__28_/D (SDFFNARX1_HVT)
                                            0.0000   0.0881   1.0000   0.0000   0.0000 &   5.7731 f
  data arrival time                                                                        5.7731

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0757     7.2257
  clock reconvergence pessimism                                                 0.0794     7.3051
  clock uncertainty                                                            -0.1000     7.2051
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__28_/CLK (SDFFNARX1_HVT)                      7.2051 f
  library setup time                                          1.0000           -1.4396     5.7655
  data required time                                                                       5.7655
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7655
  data arrival time                                                                       -5.7731
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0075


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_37672_5601/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1604     3.2104
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__11_/CLK (SDFFNARX1_HVT)
                                                     0.0702                     0.0000     3.2104 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__11_/Q (SDFFNARX1_HVT)
                                                     0.3311   1.0000            1.2100 &   4.4204 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_542 (net)
                               5   5.2163 
  I_SDRAM_TOP/I_SDRAM_IF/U611/A4 (MUX41X1_RVT)
                                            0.0421   0.3311   1.0000   0.0294   0.0294 &   4.4499 f
  I_SDRAM_TOP/I_SDRAM_IF/U611/Y (MUX41X1_RVT)        0.1826   1.0000            0.8482 &   5.2981 f
  I_SDRAM_TOP/I_SDRAM_IF/n255 (net)
                               2   1.4973 
  I_SDRAM_TOP/I_SDRAM_IF/U669/A4 (AO22X1_HVT)
                                            0.0000   0.1826   1.0000   0.0000   0.0000 &   5.2981 f
  I_SDRAM_TOP/I_SDRAM_IF/U669/Y (AO22X1_HVT)         0.1661   1.0000            0.4333 &   5.7314 f
  I_SDRAM_TOP/I_SDRAM_IF/N3250 (net)
                               1   0.6492 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__23_/D (SDFFNARX1_HVT)
                                            0.0000   0.1661   1.0000   0.0000   0.0000 &   5.7314 f
  data arrival time                                                                        5.7314

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0661     7.2161
  clock reconvergence pessimism                                                 0.0939     7.3100
  clock uncertainty                                                            -0.1000     7.2100
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__23_/CLK (SDFFNARX1_HVT)                      7.2100 f
  library setup time                                          1.0000           -1.4861     5.7239
  data required time                                                                       5.7239
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7239
  data arrival time                                                                       -5.7314
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0075


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0913     1.0913
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__21_/CLK (SDFFARX1_HVT)
                                                     0.1259                     0.0000     1.0913 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__21_/Q (SDFFARX1_HVT)
                                                     0.3321   1.0000            1.3408 &   2.4321 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_31__21_ (net)
                               5   5.6927 
  I_SDRAM_TOP/I_SDRAM_IF/U2522/A3 (MUX41X1_RVT)
                                            0.0445   0.3321   1.0000   0.0305   0.0305 &   2.4627 f
  I_SDRAM_TOP/I_SDRAM_IF/U2522/Y (MUX41X1_RVT)       0.1823   1.0000            0.8193 &   3.2820 f
  I_SDRAM_TOP/I_SDRAM_IF/n2218 (net)
                               2   1.4502 
  I_SDRAM_TOP/I_SDRAM_IF/U4154/A2 (AO22X1_RVT)
                                            0.0125   0.1823   1.0000   0.0087   0.0087 &   3.2907 f
  I_SDRAM_TOP/I_SDRAM_IF/U4154/Y (AO22X1_RVT)        0.1056   1.0000            0.4039 &   3.6946 f
  I_SDRAM_TOP/I_SDRAM_IF/N1878 (net)
                               1   2.1842 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__13_/D (SDFFARX1_HVT)
                                            0.0079   0.1056   1.0000   0.0055   0.0055 &   3.7001 f
  data arrival time                                                                        3.7001

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9705     5.0705
  clock reconvergence pessimism                                                 0.0867     5.1571
  clock uncertainty                                                            -0.1000     5.0571
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__13_/CLK (SDFFARX1_HVT)                       5.0571 r
  library setup time                                          1.0000           -1.3644     3.6927
  data required time                                                                       3.6927
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6927
  data arrival time                                                                       -3.7001
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0074


  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__28_
               (recovery check against falling-edge clock SDRAM_CLK)
  Last common pin: ZCTSBUF_15837_5626/Y
  Path Group: **async_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0731     1.0731
  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)   0.1099                     0.0000     1.0731 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)     0.0872   1.0000            0.6114 &   1.6845 r
  I_CLOCKING/sdram_rst_n_buf (net)
                               1   0.8183 
  I_CLOCKING/ctmTdsLR_1_3486/A1 (AO21X2_RVT)
                                            0.0000   0.0872   1.0000   0.0000   0.0000 &   1.6845 r
  I_CLOCKING/ctmTdsLR_1_3486/Y (AO21X2_RVT)          0.2015   1.0000            0.3185 &   2.0030 r
  I_CLOCKING/sdram_rst_n (net)
                               4   8.1523 
  I_SDRAM_TOP/HFSBUF_12340_2097/A (NBUFFX16_HVT)
                                            0.0000   0.2015   1.0000   0.0000   0.0000 &   2.0031 r
  I_SDRAM_TOP/HFSBUF_12340_2097/Y (NBUFFX16_HVT)     0.2772   1.0000            0.4493 &   2.4524 r
  I_SDRAM_TOP/HFSNET_119 (net)
                              39  64.6068 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10693_2095/A (NBUFFX8_HVT)
                                            0.0000   0.2782   1.0000   0.0000   0.0052 &   2.4575 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10693_2095/Y (NBUFFX8_HVT)
                                                     0.3378   1.0000            0.5196 &   2.9771 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_460 (net)
                              27  48.3822 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_9452_2089/A (NBUFFX8_HVT)
                                            0.0000   0.3382   1.0000   0.0000   0.0070 &   2.9842 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_9452_2089/Y (NBUFFX8_HVT)
                                                     0.3118   1.0000            0.5566 &   3.5408 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_454 (net)
                              34  43.6500 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__28_/RSTB (SDFFNARX1_RVT)
                                            0.0000   0.3123   1.0000   0.0000   0.0006 &   3.5414 r
  data arrival time                                                                        3.5414

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.0730     3.1230
  clock reconvergence pessimism                                                 0.0457     3.1687
  clock uncertainty                                                            -0.1000     3.0687
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__28_/CLK (SDFFNARX1_RVT)                       3.0687 f
  library recovery time                                       1.0000            0.4655     3.5342
  data required time                                                                       3.5342
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5342
  data arrival time                                                                       -3.5414
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0072


  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__28_
               (recovery check against falling-edge clock SDRAM_CLK)
  Last common pin: ZCTSBUF_15837_5626/Y
  Path Group: **async_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0731     1.0731
  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)   0.1099                     0.0000     1.0731 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)     0.0872   1.0000            0.6114 &   1.6845 r
  I_CLOCKING/sdram_rst_n_buf (net)
                               1   0.8183 
  I_CLOCKING/ctmTdsLR_1_3486/A1 (AO21X2_RVT)
                                            0.0000   0.0872   1.0000   0.0000   0.0000 &   1.6845 r
  I_CLOCKING/ctmTdsLR_1_3486/Y (AO21X2_RVT)          0.2015   1.0000            0.3185 &   2.0030 r
  I_CLOCKING/sdram_rst_n (net)
                               4   8.1523 
  I_SDRAM_TOP/HFSBUF_12340_2097/A (NBUFFX16_HVT)
                                            0.0000   0.2015   1.0000   0.0000   0.0000 &   2.0031 r
  I_SDRAM_TOP/HFSBUF_12340_2097/Y (NBUFFX16_HVT)     0.2772   1.0000            0.4493 &   2.4524 r
  I_SDRAM_TOP/HFSNET_119 (net)
                              39  64.6068 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10693_2095/A (NBUFFX8_HVT)
                                            0.0000   0.2782   1.0000   0.0000   0.0052 &   2.4575 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10693_2095/Y (NBUFFX8_HVT)
                                                     0.3378   1.0000            0.5196 &   2.9771 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_460 (net)
                              27  48.3822 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_9452_2089/A (NBUFFX8_HVT)
                                            0.0000   0.3382   1.0000   0.0000   0.0070 &   2.9842 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_9452_2089/Y (NBUFFX8_HVT)
                                                     0.3118   1.0000            0.5566 &   3.5408 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_454 (net)
                              34  43.6500 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__28_/RSTB (SDFFNARX1_RVT)
                                            0.0000   0.3124   1.0000   0.0000   0.0005 &   3.5413 r
  data arrival time                                                                        3.5413

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.0730     3.1230
  clock reconvergence pessimism                                                 0.0457     3.1687
  clock uncertainty                                                            -0.1000     3.0687
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__28_/CLK (SDFFNARX1_RVT)                      3.0687 f
  library recovery time                                       1.0000            0.4655     3.5342
  data required time                                                                       3.5342
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5342
  data arrival time                                                                       -3.5413
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0071


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_58217_5594/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1701     3.2201
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__24_/CLK (SDFFNARX1_HVT)
                                                     0.0863                     0.0000     3.2201 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__24_/Q (SDFFNARX1_HVT)
                                                     0.3714   1.0000            1.2486 &   4.4688 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_259 (net)
                               5   6.3527 
  I_SDRAM_TOP/I_SDRAM_IF/U4373/A3 (MUX41X1_RVT)
                                            0.0575   0.3714   1.0000   0.0401   0.0401 &   4.5089 f
  I_SDRAM_TOP/I_SDRAM_IF/U4373/Y (MUX41X1_RVT)       0.1889   1.0000            0.8730 &   5.3819 f
  I_SDRAM_TOP/I_SDRAM_IF/n3216 (net)
                               2   2.3649 
  I_SDRAM_TOP/I_SDRAM_IF/U6407/A2 (AO22X1_RVT)
                                            0.0140   0.1889   1.0000   0.0097   0.0097 &   5.3916 f
  I_SDRAM_TOP/I_SDRAM_IF/U6407/Y (AO22X1_RVT)        0.0986   1.0000            0.3903 &   5.7819 f
  I_SDRAM_TOP/I_SDRAM_IF/N3781 (net)
                               1   1.0767 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__16_/D (SDFFNARX1_HVT)
                                            0.0000   0.0986   1.0000   0.0000   0.0000 &   5.7819 f
  data arrival time                                                                        5.7819

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0763     7.2263
  clock reconvergence pessimism                                                 0.0935     7.3198
  clock uncertainty                                                            -0.1000     7.2198
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__16_/CLK (SDFFNARX1_HVT)                      7.2198 f
  library setup time                                          1.0000           -1.4448     5.7750
  data required time                                                                       5.7750
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7750
  data arrival time                                                                       -5.7819
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0069


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0790     1.0790
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__27_/CLK (SDFFARX1_HVT)
                                                     0.0952                     0.0000     1.0790 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__27_/Q (SDFFARX1_HVT)
                                                     0.1706   1.0000            1.1858 &   2.2649 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_1__27_ (net)
                               1   0.8443 
  I_SDRAM_TOP/I_SDRAM_IF/ropt_d_inst_8447/A (NBUFFX2_RVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   2.2649 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_d_inst_8447/Y (NBUFFX2_RVT)
                                                     0.0969   1.0000            0.2532 &   2.5181 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_net_1881 (net)
                               5   5.9988 
  I_SDRAM_TOP/I_SDRAM_IF/U1240/A4 (MUX41X1_RVT)
                                            0.0000   0.0969   1.0000   0.0000   0.0001 &   2.5181 f
  I_SDRAM_TOP/I_SDRAM_IF/U1240/Y (MUX41X1_RVT)       0.1885   1.0000            0.6865 &   3.2046 f
  I_SDRAM_TOP/I_SDRAM_IF/n362 (net)
                               2   2.3099 
  I_SDRAM_TOP/I_SDRAM_IF/U1242/A2 (AO22X1_RVT)
                                            0.0164   0.1885   1.0000   0.0113   0.0113 &   3.2159 f
  I_SDRAM_TOP/I_SDRAM_IF/U1242/Y (AO22X1_RVT)        0.1322   1.0000            0.4414 &   3.6573 f
  I_SDRAM_TOP/I_SDRAM_IF/N463 (net)
                               1   4.7769 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__23_/D (SDFFARX1_HVT)
                                            0.0210   0.1322   1.0000   0.0150   0.0151 &   3.6724 f
  data arrival time                                                                        3.6724

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9717     5.0717
  clock reconvergence pessimism                                                 0.0685     5.1402
  clock uncertainty                                                            -0.1000     5.0402
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__23_/CLK (SDFFARX1_HVT)                        5.0402 r
  library setup time                                          1.0000           -1.3747     3.6655
  data required time                                                                       3.6655
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6655
  data arrival time                                                                       -3.6724
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0069


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__24_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__29_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_25576_5540/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6922     0.6922
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__24_/CLK (SDFFARX1_RVT)
                                                     0.0776                     0.0000     0.6922 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__24_/QN (SDFFARX1_RVT)
                                                     0.1565   1.0000            0.3903 &   1.0825 f
  I_PCI_TOP/mult_x_26_n819 (net)
                               2   2.3585 
  I_PCI_TOP/U9353/A (NBUFFX8_HVT)           0.0000   0.1565   1.0000   0.0000   0.0000 &   1.0825 f
  I_PCI_TOP/U9353/Y (NBUFFX8_HVT)                    0.2160   1.0000            0.3690 &   1.4515 f
  I_PCI_TOP/n12378 (net)      17  23.1696 
  I_PCI_TOP/U4912/A1 (NOR2X1_HVT)           0.0000   0.2166   1.0000   0.0000   0.0025 &   1.4540 f
  I_PCI_TOP/U4912/Y (NOR2X1_HVT)                     0.1690   1.0000            0.6588 &   2.1129 r
  I_PCI_TOP/n4959 (net)        1   2.1693 
  I_PCI_TOP/U5034/CI (FADDX1_RVT)           0.0000   0.1690   1.0000   0.0000   0.0000 &   2.1129 r
  I_PCI_TOP/U5034/S (FADDX1_RVT)                     0.1627   1.0000            0.5216 &   2.6345 f
  I_PCI_TOP/n5222 (net)        2   3.4403 
  I_PCI_TOP/U5037/A (FADDX1_RVT)            0.0000   0.1627   1.0000   0.0000   0.0000 &   2.6345 f
  I_PCI_TOP/U5037/CO (FADDX1_RVT)                    0.1294   1.0000            0.4049 &   3.0394 f
  I_PCI_TOP/n4969 (net)        2   1.5866 
  I_PCI_TOP/U5040/A2 (NAND2X0_RVT)          0.0000   0.1294   1.0000   0.0000   0.0000 &   3.0394 f
  I_PCI_TOP/U5040/Y (NAND2X0_RVT)                    0.2371   1.0000            0.2271 &   3.2664 r
  I_PCI_TOP/n5346 (net)        2   1.9485 
  I_PCI_TOP/U5372/A1 (NAND2X0_RVT)          0.0187   0.2371   1.0000   0.0129   0.0130 &   3.2794 r
  I_PCI_TOP/U5372/Y (NAND2X0_RVT)                    0.1582   1.0000            0.1807 &   3.4601 f
  I_PCI_TOP/n5348 (net)        1   1.3668 
  I_PCI_TOP/U5373/A1 (XNOR2X1_RVT)          0.0137   0.1582   1.0000   0.0095   0.0095 &   3.4696 f
  I_PCI_TOP/U5373/Y (XNOR2X1_RVT)                    0.1359   1.0000            0.4211 &   3.8907 f
  I_PCI_TOP/n5350 (net)        2   2.3603 
  I_PCI_TOP/U5376/A2 (NAND2X1_RVT)          0.0097   0.1359   1.0000   0.0068   0.0068 &   3.8975 f
  I_PCI_TOP/U5376/Y (NAND2X1_RVT)                    0.0941   1.0000            0.3127 &   4.2102 r
  I_PCI_TOP/n5367 (net)        2   2.1218 
  I_PCI_TOP/U5377/A2 (AND2X1_RVT)           0.0082   0.0941   1.0000   0.0058   0.0059 &   4.2161 r
  I_PCI_TOP/U5377/Y (AND2X1_RVT)                     0.0828   1.0000            0.1846 &   4.4006 r
  I_PCI_TOP/n5356 (net)        2   1.4262 
  I_PCI_TOP/ctmTdsLR_1_2913/A (INVX0_LVT)   0.0000   0.0828   1.0000   0.0000   0.0000 &   4.4006 r
  I_PCI_TOP/ctmTdsLR_1_2913/Y (INVX0_LVT)            0.0424   1.0000            0.0333 &   4.4339 f
  I_PCI_TOP/tmp_net82 (net)    1   0.6971 
  I_PCI_TOP/ctmTdsLR_2_2914/A2 (MUX21X1_LVT)
                                            0.0000   0.0424   1.0000   0.0000   0.0000 &   4.4339 f
  I_PCI_TOP/ctmTdsLR_2_2914/Y (MUX21X1_LVT)          0.0777   1.0000            0.1603 &   4.5942 f
  I_PCI_TOP/n5357 (net)        2   2.1028 
  I_PCI_TOP/U5382/A2 (OR2X1_RVT)            0.0000   0.0777   1.0000   0.0000   0.0000 &   4.5942 f
  I_PCI_TOP/U5382/Y (OR2X1_RVT)                      0.0749   1.0000            0.2027 &   4.7969 f
  I_PCI_TOP/n5391 (net)        2   1.3001 
  I_PCI_TOP/U5383/A2 (NAND2X0_RVT)          0.0000   0.0749   1.0000   0.0000   0.0000 &   4.7969 f
  I_PCI_TOP/U5383/Y (NAND2X0_RVT)                    0.1800   1.0000            0.1570 &   4.9539 r
  I_PCI_TOP/n5362 (net)        1   1.2909 
  I_PCI_TOP/U5385/A1 (XOR2X1_RVT)           0.0105   0.1800   1.0000   0.0073   0.0073 &   4.9612 r
  I_PCI_TOP/U5385/Y (XOR2X1_RVT)                     0.1666   1.0000            0.5279 &   5.4892 f
  I_PCI_TOP/n5706 (net)        2   2.9451 
  I_PCI_TOP/U5388/A1 (NAND2X0_RVT)          0.0226   0.1666   1.0000   0.0159   0.0159 &   5.5051 f
  I_PCI_TOP/U5388/Y (NAND2X0_RVT)                    0.2409   1.0000            0.2448 &   5.7499 r
  I_PCI_TOP/n10821 (net)       3   1.8630 
  I_PCI_TOP/ctmTdsLR_1_3892/A (INVX0_LVT)   0.0239   0.2409   1.0000   0.0166   0.0166 &   5.7664 r
  I_PCI_TOP/ctmTdsLR_1_3892/Y (INVX0_LVT)            0.0918   1.0000            0.0326 &   5.7990 f
  I_PCI_TOP/tmp_net460 (net)   1   0.6169 
  I_PCI_TOP/ctmTdsLR_2_3893/A2 (OA21X1_RVT)
                                            0.0000   0.0918   1.0000   0.0000   0.0000 &   5.7990 f
  I_PCI_TOP/ctmTdsLR_2_3893/Y (OA21X1_RVT)           0.1162   1.0000            0.3023 &   6.1013 f
  I_PCI_TOP/n10825 (net)       3   2.9398 
  I_PCI_TOP/U5710/A (INVX0_LVT)             0.0055   0.1162   1.0000   0.0038   0.0038 &   6.1051 f
  I_PCI_TOP/U5710/Y (INVX0_LVT)                      0.0635   1.0000            0.0875 &   6.1926 r
  I_PCI_TOP/n5710 (net)        1   0.7509 
  I_PCI_TOP/ctmTdsLR_2_6450/A1 (NAND2X0_RVT)
                                            0.0000   0.0635   1.0000   0.0000   0.0000 &   6.1926 r
  I_PCI_TOP/ctmTdsLR_2_6450/Y (NAND2X0_RVT)          0.0837   1.0000            0.0903 &   6.2829 f
  I_PCI_TOP/tmp_net1117 (net)
                               1   0.8933 
  I_PCI_TOP/ctmTdsLR_1_6449/A1 (NAND3X0_LVT)
                                            0.0104   0.0837   1.0000   0.0072   0.0072 &   6.2901 f
  I_PCI_TOP/ctmTdsLR_1_6449/Y (NAND3X0_LVT)          0.1239   1.0000            0.1156 &   6.4057 r
  I_PCI_TOP/n7675 (net)        2   2.4440 
  I_PCI_TOP/U5717/A3 (AOI21X2_RVT)          0.0000   0.1239   1.0000   0.0000   0.0000 &   6.4057 r
  I_PCI_TOP/U5717/Y (AOI21X2_RVT)                    0.1257   1.0000            0.2956 &   6.7012 f
  I_PCI_TOP/n11366 (net)      11  10.0810 
  I_PCI_TOP/U5739/A2 (OA21X1_RVT)           0.0040   0.1257   1.0000   0.0027   0.0034 &   6.7046 f
  I_PCI_TOP/U5739/Y (OA21X1_RVT)                     0.0988   1.0000            0.2972 &   7.0018 f
  I_PCI_TOP/n5762 (net)        2   1.4945 
  I_PCI_TOP/ctmTdsLR_4_6351/A1 (NAND2X0_LVT)
                                            0.0077   0.0988   1.0000   0.0053   0.0053 &   7.0071 f
  I_PCI_TOP/ctmTdsLR_4_6351/Y (NAND2X0_LVT)          0.1052   1.0000            0.1077 &   7.1148 r
  I_PCI_TOP/tmp_net1046 (net)
                               1   0.8003 
  I_PCI_TOP/ctmTdsLR_2_6349_roptpi_6810/A3 (OAI21X2_RVT)
                                            0.0270   0.1052   1.0000   0.0195   0.0195 &   7.1343 r
  I_PCI_TOP/ctmTdsLR_2_6349_roptpi_6810/Y (OAI21X2_RVT)
                                                     0.0967   1.0000            0.2947 &   7.4290 f
  I_PCI_TOP/tmp_net1047 (net)
                               1   0.5852 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__29_/D (SDFFARX1_RVT)
                                            0.0000   0.0967   1.0000   0.0000   0.0000 &   7.4290 f
  data arrival time                                                                        7.4290

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6208     8.1208
  clock reconvergence pessimism                                                 0.0468     8.1675
  clock uncertainty                                                            -0.1000     8.0675
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__29_/CLK (SDFFARX1_RVT)                            8.0675 r
  library setup time                                          1.0000           -0.6455     7.4221
  data required time                                                                       7.4221
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4221
  data arrival time                                                                       -7.4290
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0069


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_67373_5587/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1632     3.2132
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__24_/CLK (SDFFNARX1_HVT)
                                                     0.0780                     0.0000     3.2132 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__24_/Q (SDFFNARX1_HVT)
                                                     0.3497   1.0000            1.2281 &   4.4413 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_616 (net)
                               5   5.7406 
  I_SDRAM_TOP/I_SDRAM_IF/U5241/A4 (MUX41X1_RVT)
                                            0.0669   0.3497   1.0000   0.0450   0.0451 &   4.4864 f
  I_SDRAM_TOP/I_SDRAM_IF/U5241/Y (MUX41X1_RVT)       0.1855   1.0000            0.8765 &   5.3629 f
  I_SDRAM_TOP/I_SDRAM_IF/n2852 (net)
                               2   1.9639 
  I_SDRAM_TOP/I_SDRAM_IF/U5243/A2 (AO22X1_RVT)
                                            0.0267   0.1855   1.0000   0.0189   0.0189 &   5.3818 f
  I_SDRAM_TOP/I_SDRAM_IF/U5243/Y (AO22X1_RVT)        0.0880   1.0000            0.3882 &   5.7699 f
  I_SDRAM_TOP/I_SDRAM_IF/N3152 (net)
                               1   1.1084 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__20_/D (SDFFNARX1_HVT)
                                            0.0067   0.0880   1.0000   0.0047   0.0047 &   5.7746 f
  data arrival time                                                                        5.7746

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0698     7.2198
  clock reconvergence pessimism                                                 0.0927     7.3125
  clock uncertainty                                                            -0.1000     7.2125
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__20_/CLK (SDFFNARX1_HVT)                      7.2125 f
  library setup time                                          1.0000           -1.4447     5.7678
  data required time                                                                       5.7678
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7678
  data arrival time                                                                       -5.7746
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0068


  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__1_
               (recovery check against falling-edge clock SDRAM_CLK)
  Last common pin: ZCTSBUF_15837_5626/Y
  Path Group: **async_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0731     1.0731
  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)   0.1099                     0.0000     1.0731 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)     0.0872   1.0000            0.6114 &   1.6845 r
  I_CLOCKING/sdram_rst_n_buf (net)
                               1   0.8183 
  I_CLOCKING/ctmTdsLR_1_3486/A1 (AO21X2_RVT)
                                            0.0000   0.0872   1.0000   0.0000   0.0000 &   1.6845 r
  I_CLOCKING/ctmTdsLR_1_3486/Y (AO21X2_RVT)          0.2015   1.0000            0.3185 &   2.0030 r
  I_CLOCKING/sdram_rst_n (net)
                               4   8.1523 
  I_SDRAM_TOP/HFSBUF_12340_2097/A (NBUFFX16_HVT)
                                            0.0000   0.2015   1.0000   0.0000   0.0000 &   2.0031 r
  I_SDRAM_TOP/HFSBUF_12340_2097/Y (NBUFFX16_HVT)     0.2772   1.0000            0.4493 &   2.4524 r
  I_SDRAM_TOP/HFSNET_119 (net)
                              39  64.6068 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10693_2095/A (NBUFFX8_HVT)
                                            0.0000   0.2782   1.0000   0.0000   0.0052 &   2.4575 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10693_2095/Y (NBUFFX8_HVT)
                                                     0.3378   1.0000            0.5196 &   2.9771 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_460 (net)
                              27  48.3822 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_9901_2091/A (NBUFFX8_HVT)
                                            0.0000   0.3382   1.0000   0.0000   0.0071 &   2.9842 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_9901_2091/Y (NBUFFX8_HVT)
                                                     0.3142   1.0000            0.5566 &   3.5408 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_456 (net)
                              33  43.8429 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__1_/RSTB (SDFFNARX1_RVT)
                                            0.0000   0.3142   1.0000   0.0000   0.0035 &   3.5443 r
  data arrival time                                                                        3.5443

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.0748     3.1248
  clock reconvergence pessimism                                                 0.0457     3.1705
  clock uncertainty                                                            -0.1000     3.0705
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__1_/CLK (SDFFNARX1_RVT)                        3.0705 f
  library recovery time                                       1.0000            0.4671     3.5376
  data required time                                                                       3.5376
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5376
  data arrival time                                                                       -3.5443
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0068


  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__13_
               (recovery check against falling-edge clock SDRAM_CLK)
  Last common pin: ZCTSBUF_15837_5626/Y
  Path Group: **async_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0731     1.0731
  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)   0.1099                     0.0000     1.0731 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)     0.0872   1.0000            0.6114 &   1.6845 r
  I_CLOCKING/sdram_rst_n_buf (net)
                               1   0.8183 
  I_CLOCKING/ctmTdsLR_1_3486/A1 (AO21X2_RVT)
                                            0.0000   0.0872   1.0000   0.0000   0.0000 &   1.6845 r
  I_CLOCKING/ctmTdsLR_1_3486/Y (AO21X2_RVT)          0.2015   1.0000            0.3185 &   2.0030 r
  I_CLOCKING/sdram_rst_n (net)
                               4   8.1523 
  I_SDRAM_TOP/HFSBUF_12340_2097/A (NBUFFX16_HVT)
                                            0.0000   0.2015   1.0000   0.0000   0.0000 &   2.0031 r
  I_SDRAM_TOP/HFSBUF_12340_2097/Y (NBUFFX16_HVT)     0.2772   1.0000            0.4493 &   2.4524 r
  I_SDRAM_TOP/HFSNET_119 (net)
                              39  64.6068 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10693_2095/A (NBUFFX8_HVT)
                                            0.0000   0.2782   1.0000   0.0000   0.0052 &   2.4575 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10693_2095/Y (NBUFFX8_HVT)
                                                     0.3378   1.0000            0.5196 &   2.9771 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_460 (net)
                              27  48.3822 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_9901_2091/A (NBUFFX8_HVT)
                                            0.0000   0.3382   1.0000   0.0000   0.0071 &   2.9842 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_9901_2091/Y (NBUFFX8_HVT)
                                                     0.3142   1.0000            0.5566 &   3.5408 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_456 (net)
                              33  43.8429 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__13_/RSTB (SDFFNARX1_RVT)
                                            0.0000   0.3142   1.0000   0.0000   0.0035 &   3.5443 r
  data arrival time                                                                        3.5443

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.0749     3.1249
  clock reconvergence pessimism                                                 0.0457     3.1706
  clock uncertainty                                                            -0.1000     3.0706
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__13_/CLK (SDFFNARX1_RVT)                      3.0706 f
  library recovery time                                       1.0000            0.4669     3.5376
  data required time                                                                       3.5376
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5376
  data arrival time                                                                       -3.5443
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0068


  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__29_
               (recovery check against falling-edge clock SDRAM_CLK)
  Last common pin: ZCTSBUF_15837_5626/Y
  Path Group: **async_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0731     1.0731
  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)   0.1099                     0.0000     1.0731 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)     0.0872   1.0000            0.6114 &   1.6845 r
  I_CLOCKING/sdram_rst_n_buf (net)
                               1   0.8183 
  I_CLOCKING/ctmTdsLR_1_3486/A1 (AO21X2_RVT)
                                            0.0000   0.0872   1.0000   0.0000   0.0000 &   1.6845 r
  I_CLOCKING/ctmTdsLR_1_3486/Y (AO21X2_RVT)          0.2015   1.0000            0.3185 &   2.0030 r
  I_CLOCKING/sdram_rst_n (net)
                               4   8.1523 
  I_SDRAM_TOP/HFSBUF_12340_2097/A (NBUFFX16_HVT)
                                            0.0000   0.2015   1.0000   0.0000   0.0000 &   2.0031 r
  I_SDRAM_TOP/HFSBUF_12340_2097/Y (NBUFFX16_HVT)     0.2772   1.0000            0.4493 &   2.4524 r
  I_SDRAM_TOP/HFSNET_119 (net)
                              39  64.6068 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10693_2095/A (NBUFFX8_HVT)
                                            0.0000   0.2782   1.0000   0.0000   0.0052 &   2.4575 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10693_2095/Y (NBUFFX8_HVT)
                                                     0.3378   1.0000            0.5196 &   2.9771 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_460 (net)
                              27  48.3822 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_9901_2091/A (NBUFFX8_HVT)
                                            0.0000   0.3382   1.0000   0.0000   0.0071 &   2.9842 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_9901_2091/Y (NBUFFX8_HVT)
                                                     0.3142   1.0000            0.5566 &   3.5408 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_456 (net)
                              33  43.8429 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__29_/RSTB (SDFFNARX1_RVT)
                                            0.0000   0.3142   1.0000   0.0000   0.0035 &   3.5443 r
  data arrival time                                                                        3.5443

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.0749     3.1249
  clock reconvergence pessimism                                                 0.0457     3.1707
  clock uncertainty                                                            -0.1000     3.0707
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__29_/CLK (SDFFNARX1_RVT)                      3.0707 f
  library recovery time                                       1.0000            0.4669     3.5376
  data required time                                                                       3.5376
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5376
  data arrival time                                                                       -3.5443
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0067


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__22_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__20_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_24620_5531/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6949     0.6949
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__22_/CLK (SDFFARX1_RVT)
                                                     0.0759                     0.0000     0.6949 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__22_/QN (SDFFARX1_RVT)
                                                     0.1578   1.0000            0.3907 &   1.0856 f
  I_PCI_TOP/mult_x_25_n821 (net)
                               2   2.4290 
  I_PCI_TOP/U9237/A (NBUFFX4_RVT)           0.0099   0.1578   1.0000   0.0070   0.0070 &   1.0926 f
  I_PCI_TOP/U9237/Y (NBUFFX4_RVT)                    0.1429   1.0000            0.2784 &   1.3710 f
  I_PCI_TOP/n12344 (net)      17  23.7993 
  I_PCI_TOP/U9179/A2 (OA22X1_HVT)           0.0000   0.1429   1.0000   0.0000   0.0010 &   1.3720 f
  I_PCI_TOP/U9179/Y (OA22X1_HVT)                     0.2283   1.0000            0.6337 &   2.0056 f
  I_PCI_TOP/n9249 (net)        1   0.8719 
  I_PCI_TOP/U9180/A1 (NOR2X0_HVT)           0.0085   0.2283   1.0000   0.0059   0.0059 &   2.0115 f
  I_PCI_TOP/U9180/Y (NOR2X0_HVT)                     0.1873   1.0000            0.6787 &   2.6902 r
  I_PCI_TOP/n9311 (net)        1   2.6586 
  I_PCI_TOP/U9232/B (FADDX1_RVT)            0.0000   0.1873   1.0000   0.0000   0.0000 &   2.6902 r
  I_PCI_TOP/U9232/CO (FADDX1_RVT)                    0.1447   1.0000            0.3570 &   3.0472 r
  I_PCI_TOP/n9269 (net)        1   2.1663 
  I_PCI_TOP/U9196/CI (FADDX1_RVT)           0.0064   0.1447   1.0000   0.0045   0.0045 &   3.0517 r
  I_PCI_TOP/U9196/S (FADDX1_RVT)                     0.1404   1.0000            0.4795 &   3.5312 f
  I_PCI_TOP/n9250 (net)        2   1.5388 
  I_PCI_TOP/U9184/A2 (NOR2X1_RVT)           0.0000   0.1404   1.0000   0.0000   0.0000 &   3.5312 f
  I_PCI_TOP/U9184/Y (NOR2X1_RVT)                     0.0701   1.0000            0.2912 &   3.8224 r
  I_PCI_TOP/n9320 (net)        2   1.2017 
  I_PCI_TOP/U9238/A (INVX0_HVT)             0.0000   0.0701   1.0000   0.0000   0.0000 &   3.8224 r
  I_PCI_TOP/U9238/Y (INVX0_HVT)                      0.0781   1.0000            0.0959 &   3.9183 f
  I_PCI_TOP/n9321 (net)        1   0.7304 
  I_PCI_TOP/U9239/A2 (NAND2X0_RVT)          0.0069   0.0781   1.0000   0.0048   0.0048 &   3.9231 f
  I_PCI_TOP/U9239/Y (NAND2X0_RVT)                    0.1719   1.0000            0.1552 &   4.0783 r
  I_PCI_TOP/n9324 (net)        1   1.1959 
  I_PCI_TOP/U2785/A1 (XOR2X1_RVT)           0.0000   0.1719   1.0000   0.0000   0.0000 &   4.0783 r
  I_PCI_TOP/U2785/Y (XOR2X1_RVT)                     0.1453   1.0000            0.4890 &   4.5673 f
  I_PCI_TOP/n11829 (net)       2   1.3343 
  I_PCI_TOP/U9242/A2 (NOR2X1_RVT)           0.0000   0.1453   1.0000   0.0000   0.0000 &   4.5673 f
  I_PCI_TOP/U9242/Y (NOR2X1_RVT)                     0.0808   1.0000            0.3009 &   4.8682 r
  I_PCI_TOP/n9998 (net)        2   1.6509 
  I_PCI_TOP/U9326/A1 (OAI21X2_RVT)          0.0044   0.0808   1.0000   0.0030   0.0031 &   4.8713 r
  I_PCI_TOP/U9326/Y (OAI21X2_RVT)                    0.1143   1.0000            0.3387 &   5.2100 f
  I_PCI_TOP/n10086 (net)       3   2.7461 
  I_PCI_TOP/U3963/A2 (NAND3X0_LVT)          0.0076   0.1143   1.0000   0.0053   0.0053 &   5.2153 f
  I_PCI_TOP/U3963/Y (NAND3X0_LVT)                    0.1080   1.0000            0.1318 &   5.3471 r
  I_PCI_TOP/n11915 (net)       2   1.9672 
  I_PCI_TOP/U9332/A1 (AND2X1_RVT)           0.0094   0.1080   1.0000   0.0065   0.0065 &   5.3536 r
  I_PCI_TOP/U9332/Y (AND2X1_RVT)                     0.0906   1.0000            0.1784 &   5.5321 r
  I_PCI_TOP/n10340 (net)       2   1.5415 
  I_PCI_TOP/U9333/A4 (AO22X1_RVT)           0.0000   0.0906   1.0000   0.0000   0.0000 &   5.5321 r
  I_PCI_TOP/U9333/Y (AO22X1_RVT)                     0.1216   1.0000            0.2309 &   5.7629 r
  I_PCI_TOP/n9410 (net)        2   2.1872 
  I_PCI_TOP/U9334/A2 (NOR2X1_RVT)           0.0000   0.1216   1.0000   0.0000   0.0000 &   5.7629 r
  I_PCI_TOP/U9334/Y (NOR2X1_RVT)                     0.0625   1.0000            0.2331 &   5.9960 f
  I_PCI_TOP/n10561 (net)       2   1.3615 
  I_PCI_TOP/U9336/A2 (OAI21X2_RVT)          0.0000   0.0625   1.0000   0.0000   0.0000 &   5.9960 f
  I_PCI_TOP/U9336/Y (OAI21X2_RVT)                    0.1596   1.0000            0.4218 &   6.4178 r
  I_PCI_TOP/n11101 (net)       8   7.9270 
  I_PCI_TOP/U7445/A (NBUFFX2_RVT)           0.0000   0.1596   1.0000   0.0000   0.0004 &   6.4182 r
  I_PCI_TOP/U7445/Y (NBUFFX2_RVT)                    0.1781   1.0000            0.2450 &   6.6632 r
  I_PCI_TOP/n12405 (net)      10   9.8543 
  I_PCI_TOP/ctmTdsLR_3_6160/A (INVX0_LVT)   0.0000   0.1781   1.0000   0.0000   0.0006 &   6.6638 r
  I_PCI_TOP/ctmTdsLR_3_6160/Y (INVX0_LVT)            0.0761   1.0000            0.0403 &   6.7041 f
  I_PCI_TOP/tmp_net940 (net)   1   0.8298 
  I_PCI_TOP/ctmTdsLR_1_6158/A2 (OA221X1_RVT)
                                            0.0000   0.0761   1.0000   0.0000   0.0000 &   6.7041 f
  I_PCI_TOP/ctmTdsLR_1_6158/Y (OA221X1_RVT)          0.1476   1.0000            0.4232 &   7.1274 f
  I_PCI_TOP/n10993 (net)       1   1.4380 
  I_PCI_TOP/U10608/A1 (XOR2X2_RVT)          0.0000   0.1476   1.0000   0.0000   0.0000 &   7.1274 f
  I_PCI_TOP/U10608/Y (XOR2X2_RVT)                    0.1244   1.0000            0.2847 &   7.4121 f
  I_PCI_TOP/I_PCI_CORE_N325 (net)
                               1   1.3721 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__20_/D (SDFFARX1_RVT)
                                            0.0079   0.1244   1.0000   0.0055   0.0055 &   7.4176 f
  data arrival time                                                                        7.4176

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6163     8.1163
  clock reconvergence pessimism                                                 0.0572     8.1735
  clock uncertainty                                                            -0.1000     8.0735
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__20_/CLK (SDFFARX1_RVT)                            8.0735 r
  library setup time                                          1.0000           -0.6624     7.4110
  data required time                                                                       7.4110
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4110
  data arrival time                                                                       -7.4176
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0066


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__1_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__26_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_24620_5531/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6899     0.6899
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__1_/CLK (SDFFARX1_RVT)
                                                     0.0678                     0.0000     0.6899 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__1_/QN (SDFFARX1_RVT)
                                                     0.1486   1.0000            0.3757 &   1.0656 f
  I_PCI_TOP/mult_x_24_n810 (net)
                               1   1.9686 
  I_PCI_TOP/ZBUF_987_inst_5053/A (NBUFFX8_HVT)
                                            0.0101   0.1486   1.0000   0.0070   0.0070 &   1.0726 f
  I_PCI_TOP/ZBUF_987_inst_5053/Y (NBUFFX8_HVT)       0.1987   1.0000            0.3521 &   1.4247 f
  I_PCI_TOP/ZBUF_987_38 (net)
                              18  19.3871 
  I_PCI_TOP/U9518/A1 (NOR2X2_RVT)           0.0111   0.1988   1.0000   0.0077   0.0091 &   1.4337 f
  I_PCI_TOP/U9518/Y (NOR2X2_RVT)                     0.1428   1.0000            0.4395 &   1.8733 r
  I_PCI_TOP/n662 (net)         7   7.8968 
  I_PCI_TOP/U2071/A1 (AND2X1_RVT)           0.0103   0.1428   1.0000   0.0071   0.0075 &   1.8808 r
  I_PCI_TOP/U2071/Y (AND2X1_RVT)                     0.0986   1.0000            0.2035 &   2.0843 r
  I_PCI_TOP/n2071 (net)        2   2.0104 
  I_PCI_TOP/U2072/A1 (AND2X1_RVT)           0.0002   0.0986   1.0000   0.0002   0.0002 &   2.0845 r
  I_PCI_TOP/U2072/Y (AND2X1_RVT)                     0.0974   1.0000            0.1803 &   2.2648 r
  I_PCI_TOP/n2075 (net)        2   1.9553 
  I_PCI_TOP/ctmTdsLR_5_6308/A (INVX0_HVT)   0.0000   0.0974   1.0000   0.0000   0.0000 &   2.2648 r
  I_PCI_TOP/ctmTdsLR_5_6308/Y (INVX0_HVT)            0.0695   1.0000            0.1075 &   2.3723 f
  I_PCI_TOP/tmp_net1014 (net)
                               1   0.4697 
  I_PCI_TOP/ctmTdsLR_3_6306/A2 (NAND2X0_RVT)
                                            0.0000   0.0695   1.0000   0.0000   0.0000 &   2.3723 f
  I_PCI_TOP/ctmTdsLR_3_6306/Y (NAND2X0_RVT)          0.1465   1.0000            0.1356 &   2.5079 r
  I_PCI_TOP/tmp_net1015 (net)
                               1   0.9036 
  I_PCI_TOP/ctmTdsLR_1_6304/A2 (NAND3X0_RVT)
                                            0.0182   0.1465   1.0000   0.0127   0.0127 &   2.5206 r
  I_PCI_TOP/ctmTdsLR_1_6304/Y (NAND3X0_RVT)          0.2831   1.0000            0.2946 &   2.8152 f
  I_PCI_TOP/n11722 (net)       2   3.0857 
  I_PCI_TOP/ctmTdsLR_1_3531/A (INVX0_HVT)   0.0357   0.2831   1.0000   0.0249   0.0249 &   2.8401 f
  I_PCI_TOP/ctmTdsLR_1_3531/Y (INVX0_HVT)            0.1895   1.0000            0.2925 &   3.1326 r
  I_PCI_TOP/tmp_net302 (net)   2   1.4777 
  I_PCI_TOP/ctmTdsLR_2_3532/A4 (OA222X1_RVT)
                                            0.0000   0.1895   1.0000   0.0000   0.0000 &   3.1326 r
  I_PCI_TOP/ctmTdsLR_2_3532/Y (OA222X1_RVT)          0.1322   1.0000            0.3634 &   3.4960 r
  I_PCI_TOP/n2088 (net)        1   1.9411 
  I_PCI_TOP/U2145/B (FADDX1_RVT)            0.0000   0.1322   1.0000   0.0000   0.0000 &   3.4960 r
  I_PCI_TOP/U2145/CO (FADDX1_RVT)                    0.1781   1.0000            0.3495 &   3.8455 r
  I_PCI_TOP/n2052 (net)        1   3.4773 
  I_PCI_TOP/U2108/B (FADDX1_RVT)            0.0074   0.1781   1.0000   0.0051   0.0052 &   3.8507 r
  I_PCI_TOP/U2108/S (FADDX1_RVT)                     0.1532   1.0000            0.5401 &   4.3908 f
  I_PCI_TOP/n2056 (net)        1   2.6392 
  I_PCI_TOP/U2111/B (FADDX1_RVT)            0.0000   0.1532   1.0000   0.0000   0.0000 &   4.3908 f
  I_PCI_TOP/U2111/S (FADDX1_RVT)                     0.1432   1.0000            0.4799 &   4.8707 f
  I_PCI_TOP/n2058 (net)        1   1.7663 
  I_PCI_TOP/U2112/A (INVX2_RVT)             0.0000   0.1432   1.0000   0.0000   0.0000 &   4.8708 f
  I_PCI_TOP/U2112/Y (INVX2_RVT)                      0.0944   1.0000            0.1399 &   5.0107 r
  I_PCI_TOP/n2373 (net)        2   3.4507 
  I_PCI_TOP/U2410/A1 (NAND2X0_RVT)          0.0000   0.0944   1.0000   0.0000   0.0000 &   5.0107 r
  I_PCI_TOP/U2410/Y (NAND2X0_RVT)                    0.2128   1.0000            0.1881 &   5.1989 f
  I_PCI_TOP/n10422 (net)       4   3.3759 
  I_PCI_TOP/U2411/A2 (NAND2X0_RVT)          0.0103   0.2128   1.0000   0.0071   0.0072 &   5.2060 f
  I_PCI_TOP/U2411/Y (NAND2X0_RVT)                    0.1560   1.0000            0.2394 &   5.4454 r
  I_PCI_TOP/n2376 (net)        1   0.7955 
  I_PCI_TOP/U2414/A2 (NAND3X0_RVT)          0.0135   0.1560   1.0000   0.0093   0.0093 &   5.4547 r
  I_PCI_TOP/U2414/Y (NAND3X0_RVT)                    0.1633   1.0000            0.2137 &   5.6684 f
  I_PCI_TOP/n2492 (net)        2   1.3041 
  I_PCI_TOP/ctmTdsLR_1_3117/A3 (AND4X1_RVT)
                                            0.0086   0.1633   1.0000   0.0060   0.0060 &   5.6744 f
  I_PCI_TOP/ctmTdsLR_1_3117/Y (AND4X1_RVT)           0.1372   1.0000            0.3883 &   6.0627 f
  I_PCI_TOP/n2388 (net)        1   0.8476 
  I_PCI_TOP/U2426/A2 (OR2X1_RVT)            0.0096   0.1372   1.0000   0.0066   0.0066 &   6.0694 f
  I_PCI_TOP/U2426/Y (OR2X1_RVT)                      0.1073   1.0000            0.2683 &   6.3376 f
  I_PCI_TOP/n10739 (net)       4   3.9466 
  I_PCI_TOP/ctmTdsLR_4_6403/A2 (NAND2X0_LVT)
                                            0.0063   0.1073   1.0000   0.0044   0.0044 &   6.3420 f
  I_PCI_TOP/ctmTdsLR_4_6403/Y (NAND2X0_LVT)          0.0854   1.0000            0.1199 &   6.4619 r
  I_PCI_TOP/tmp_net1084 (net)
                               1   0.8518 
  I_PCI_TOP/ctmTdsLR_2_6401/A3 (NAND3X0_LVT)
                                            0.0061   0.0854   1.0000   0.0043   0.0043 &   6.4662 r
  I_PCI_TOP/ctmTdsLR_2_6401/Y (NAND3X0_LVT)          0.1077   1.0000            0.0998 &   6.5660 f
  I_PCI_TOP/tmp_net1085 (net)
                               1   1.7821 
  I_PCI_TOP/ctmTdsLR_1_6400/A (INVX2_LVT)   0.0000   0.1077   1.0000   0.0000   0.0000 &   6.5660 f
  I_PCI_TOP/ctmTdsLR_1_6400/Y (INVX2_LVT)            0.0977   1.0000            0.1175 &   6.6834 r
  I_PCI_TOP/n11280 (net)      10   9.3000 
  I_PCI_TOP/U2274/A (INVX0_RVT)             0.0000   0.0977   1.0000   0.0000   0.0005 &   6.6839 r
  I_PCI_TOP/U2274/Y (INVX0_RVT)                      0.0564   1.0000            0.0744 &   6.7584 f
  I_PCI_TOP/n636 (net)         1   0.8209 
  I_PCI_TOP/ctmTdsLR_2_6181/A1 (NAND3X0_RVT)
                                            0.0000   0.0564   1.0000   0.0000   0.0000 &   6.7584 f
  I_PCI_TOP/ctmTdsLR_2_6181/Y (NAND3X0_RVT)          0.1471   1.0000            0.0994 &   6.8577 r
  I_PCI_TOP/tmp_net950 (net)   1   0.9127 
  I_PCI_TOP/ctmTdsLR_1_6180/A1 (NAND3X0_RVT)
                                            0.0000   0.1471   1.0000   0.0000   0.0000 &   6.8577 r
  I_PCI_TOP/ctmTdsLR_1_6180/Y (NAND3X0_RVT)          0.1980   1.0000            0.1953 &   7.0530 f
  I_PCI_TOP/n11286 (net)       1   1.7102 
  I_PCI_TOP/U10803/A1 (XNOR2X2_RVT)         0.0000   0.1980   1.0000   0.0000   0.0000 &   7.0530 f
  I_PCI_TOP/U10803/Y (XNOR2X2_RVT)                   0.1107   1.0000            0.3651 &   7.4181 f
  I_PCI_TOP/I_PCI_CORE_N299 (net)
                               1   2.1511 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__26_/D (SDFFARX1_RVT)
                                            0.0119   0.1107   1.0000   0.0083   0.0084 &   7.4265 f
  data arrival time                                                                        7.4265

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6168     8.1168
  clock reconvergence pessimism                                                 0.0572     8.1740
  clock uncertainty                                                            -0.1000     8.0740
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__26_/CLK (SDFFARX1_RVT)                            8.0740 r
  library setup time                                          1.0000           -0.6541     7.4199
  data required time                                                                       7.4199
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4199
  data arrival time                                                                       -7.4265
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0065


  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__16_
               (recovery check against falling-edge clock SDRAM_CLK)
  Last common pin: ZCTSBUF_15837_5626/Y
  Path Group: **async_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0731     1.0731
  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)   0.1099                     0.0000     1.0731 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)     0.0872   1.0000            0.6114 &   1.6845 r
  I_CLOCKING/sdram_rst_n_buf (net)
                               1   0.8183 
  I_CLOCKING/ctmTdsLR_1_3486/A1 (AO21X2_RVT)
                                            0.0000   0.0872   1.0000   0.0000   0.0000 &   1.6845 r
  I_CLOCKING/ctmTdsLR_1_3486/Y (AO21X2_RVT)          0.2015   1.0000            0.3185 &   2.0030 r
  I_CLOCKING/sdram_rst_n (net)
                               4   8.1523 
  I_SDRAM_TOP/HFSBUF_12340_2097/A (NBUFFX16_HVT)
                                            0.0000   0.2015   1.0000   0.0000   0.0000 &   2.0031 r
  I_SDRAM_TOP/HFSBUF_12340_2097/Y (NBUFFX16_HVT)     0.2772   1.0000            0.4493 &   2.4524 r
  I_SDRAM_TOP/HFSNET_119 (net)
                              39  64.6068 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10693_2095/A (NBUFFX8_HVT)
                                            0.0000   0.2782   1.0000   0.0000   0.0052 &   2.4575 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10693_2095/Y (NBUFFX8_HVT)
                                                     0.3378   1.0000            0.5196 &   2.9771 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_460 (net)
                              27  48.3822 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8727_2086/A (NBUFFX8_HVT)
                                            0.0000   0.3381   1.0000   0.0000   0.0035 &   2.9806 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8727_2086/Y (NBUFFX8_HVT)
                                                     0.3218   1.0000            0.5614 &   3.5420 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_451 (net)
                              35  45.7928 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__16_/RSTB (SDFFNARX1_RVT)
                                            0.0000   0.3223   1.0000   0.0000   0.0019 &   3.5439 r
  data arrival time                                                                        3.5439

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.0729     3.1229
  clock reconvergence pessimism                                                 0.0457     3.1686
  clock uncertainty                                                            -0.1000     3.0686
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__16_/CLK (SDFFNARX1_RVT)                      3.0686 f
  library recovery time                                       1.0000            0.4689     3.5376
  data required time                                                                       3.5376
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5376
  data arrival time                                                                       -3.5439
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0063


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_19
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_A[9] (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0757     1.0757
  I_SDRAM_TOP/I_SDRAM_IF/R_19/CLK (SDFFASX1_HVT)     0.1151                     0.0000     1.0757 r
  I_SDRAM_TOP/I_SDRAM_IF/R_19/Q (SDFFASX1_HVT)       0.2048   1.0000            1.3929 &   2.4686 f
  I_SDRAM_TOP/I_SDRAM_IF/n114 (net)
                               2   1.7729 
  I_SDRAM_TOP/I_SDRAM_IF/U453/A0 (HADDX1_HVT)
                                            0.0000   0.2048   1.0000   0.0000   0.0000 &   2.4686 f
  I_SDRAM_TOP/I_SDRAM_IF/U453/SO (HADDX1_HVT)        0.3365   1.0000            0.8884 &   3.3570 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[9] (net)
                               1   3.9430 
  HFSBUF_4_120/A (NBUFFX4_HVT)              0.0205   0.3365   1.0000   0.0142   0.0143 &   3.3713 f
  HFSBUF_4_120/Y (NBUFFX4_HVT)                       0.3058   1.0000            0.5759 &   3.9472 f
  sd_A[9] (net)                1  19.7259 
  sd_A[9] (out)                             0.0000   0.3065   1.0000   0.0000   0.0031 &   3.9504 f
  data arrival time                                                                        3.9504

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6637     4.7637
  clock reconvergence pessimism                                                 0.0305     4.7942
  clock uncertainty                                                            -0.1000     4.6942
  output external delay                                                        -0.7500     3.9442
  data required time                                                                       3.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9442
  data arrival time                                                                       -3.9504
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0062


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__26_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_6999_5539/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6848     0.6848
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_/CLK (SDFFARX1_HVT)
                                                     0.0898                     0.0000     0.6848 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_/QN (SDFFARX1_HVT)
                                                     0.3552   1.0000            0.9361 &   1.6209 r
  I_PCI_TOP/mult_x_31_n799 (net)
                               2   2.2872 
  I_PCI_TOP/U1545/A (NBUFFX4_RVT)           0.0500   0.3552   1.0000   0.0357   0.0357 &   1.6566 r
  I_PCI_TOP/U1545/Y (NBUFFX4_RVT)                    0.2317   1.0000            0.3779 &   2.0346 r
  I_PCI_TOP/n12304 (net)      15  26.3678 
  I_PCI_TOP/U7014/A2 (NOR2X1_HVT)           0.0070   0.2317   1.0000   0.0049   0.0054 &   2.0399 r
  I_PCI_TOP/U7014/Y (NOR2X1_HVT)                     0.1749   1.0000            0.5510 &   2.5909 f
  I_PCI_TOP/n6991 (net)        1   2.3343 
  I_PCI_TOP/U7027/B (FADDX1_RVT)            0.0116   0.1749   1.0000   0.0081   0.0081 &   2.5990 f
  I_PCI_TOP/U7027/S (FADDX1_RVT)                     0.1847   1.0000            0.6079 &   3.2069 r
  I_PCI_TOP/n7383 (net)        2   4.5325 
  I_PCI_TOP/ctmTdsLR_1_2856/A2 (XOR3X2_RVT)
                                            0.0186   0.1847   1.0000   0.0129   0.0129 &   3.2198 r
  I_PCI_TOP/ctmTdsLR_1_2856/Y (XOR3X2_RVT)           0.1537   1.0000            0.6458 &   3.8656 f
  I_PCI_TOP/n7391 (net)        2   2.8006 
  I_PCI_TOP/U2976/A1 (OR2X1_RVT)            0.0000   0.1537   1.0000   0.0000   0.0000 &   3.8656 f
  I_PCI_TOP/U2976/Y (OR2X1_RVT)                      0.0725   1.0000            0.2888 &   4.1544 f
  I_PCI_TOP/n11837 (net)       2   1.0150 
  I_PCI_TOP/U7396/A2 (NAND2X0_RVT)          0.0000   0.0725   1.0000   0.0000   0.0000 &   4.1544 f
  I_PCI_TOP/U7396/Y (NAND2X0_RVT)                    0.2164   1.0000            0.1742 &   4.3286 r
  I_PCI_TOP/n7397 (net)        1   1.7136 
  I_PCI_TOP/U7399/A1 (XNOR2X1_RVT)          0.0000   0.2164   1.0000   0.0000   0.0000 &   4.3287 r
  I_PCI_TOP/U7399/Y (XNOR2X1_RVT)                    0.1406   1.0000            0.4538 &   4.7825 f
  I_PCI_TOP/n7432 (net)        1   2.7499 
  I_PCI_TOP/U7416/B (FADDX1_RVT)            0.0000   0.1406   1.0000   0.0000   0.0000 &   4.7825 f
  I_PCI_TOP/U7416/S (FADDX1_RVT)                     0.1261   1.0000            0.5461 &   5.3286 r
  I_PCI_TOP/n7407 (net)        1   1.8767 
  I_PCI_TOP/U7403/A (INVX0_LVT)             0.0134   0.1261   1.0000   0.0092   0.0093 &   5.3378 r
  I_PCI_TOP/U7403/Y (INVX0_LVT)                      0.0670   1.0000            0.0524 &   5.3902 f
  I_PCI_TOP/n7458 (net)        2   1.4371 
  I_PCI_TOP/U7434/A1 (NAND2X0_RVT)          0.0000   0.0670   1.0000   0.0000   0.0000 &   5.3902 f
  I_PCI_TOP/U7434/Y (NAND2X0_RVT)                    0.3153   1.0000            0.2147 &   5.6049 r
  I_PCI_TOP/n10239 (net)       3   2.8581 
  I_PCI_TOP/U7436/A1 (OAI21X1_RVT)          0.0633   0.3153   1.0000   0.0454   0.0454 &   5.6504 r
  I_PCI_TOP/U7436/Y (OAI21X1_RVT)                    0.1176   1.0000            0.4951 &   6.1455 f
  I_PCI_TOP/n10254 (net)       3   2.0276 
  I_PCI_TOP/ctmTdsLR_1_2931/A1 (NAND2X0_RVT)
                                            0.0000   0.1176   1.0000   0.0000   0.0000 &   6.1455 f
  I_PCI_TOP/ctmTdsLR_1_2931/Y (NAND2X0_RVT)          0.1416   1.0000            0.1629 &   6.3083 r
  I_PCI_TOP/tmp_net92 (net)    1   0.8499 
  I_PCI_TOP/ctmTdsLR_1_6237/A1 (NAND3X0_LVT)
                                            0.0000   0.1416   1.0000   0.0000   0.0000 &   6.3084 r
  I_PCI_TOP/ctmTdsLR_1_6237/Y (NAND3X0_LVT)          0.0952   1.0000            0.0714 &   6.3797 f
  I_PCI_TOP/n10554 (net)       1   0.8542 
  I_PCI_TOP/ZBUF_433_inst_4957/A (NBUFFX2_RVT)
                                            0.0000   0.0952   1.0000   0.0000   0.0000 &   6.3797 f
  I_PCI_TOP/ZBUF_433_inst_4957/Y (NBUFFX2_RVT)       0.1345   1.0000            0.2253 &   6.6050 f
  I_PCI_TOP/ZBUF_433_18 (net)
                              14  11.7920 
  I_PCI_TOP/ctmTdsLR_1_3991/A2 (AOI21X1_RVT)
                                            0.0000   0.1345   1.0000   0.0000   0.0010 &   6.6060 f
  I_PCI_TOP/ctmTdsLR_1_3991/Y (AOI21X1_RVT)          0.1223   1.0000            0.4381 &   7.0442 r
  I_PCI_TOP/tmp_net515 (net)   3   3.2673 
  I_PCI_TOP/ctmTdsLR_2_3992/A (INVX0_HVT)   0.0083   0.1223   1.0000   0.0057   0.0058 &   7.0499 r
  I_PCI_TOP/ctmTdsLR_2_3992/Y (INVX0_HVT)            0.0834   1.0000            0.1313 &   7.1813 f
  I_PCI_TOP/tmp_net421 (net)   1   0.6374 
  I_PCI_TOP/ctmTdsLR_3_6343/A1 (NAND2X0_RVT)
                                            0.0000   0.0834   1.0000   0.0000   0.0000 &   7.1813 f
  I_PCI_TOP/ctmTdsLR_3_6343/Y (NAND2X0_RVT)          0.1456   1.0000            0.1386 &   7.3199 r
  I_PCI_TOP/tmp_net1039 (net)
                               1   0.8775 
  I_PCI_TOP/ctmTdsLR_2_6342/A1 (NAND3X0_RVT)
                                            0.0000   0.1456   1.0000   0.0000   0.0000 &   7.3199 r
  I_PCI_TOP/ctmTdsLR_2_6342/Y (NAND3X0_RVT)          0.1393   1.0000            0.1518 &   7.4717 f
  I_PCI_TOP/tmp_net1042 (net)
                               1   0.8206 
  I_PCI_TOP/ctmTdsLR_1_6341/A1 (NAND2X0_RVT)
                                            0.0085   0.1393   1.0000   0.0059   0.0059 &   7.4776 f
  I_PCI_TOP/ctmTdsLR_1_6341/Y (NAND2X0_RVT)          0.1568   1.0000            0.1786 &   7.6562 r
  I_PCI_TOP/I_PCI_CORE_N523 (net)
                               1   0.8348 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__26_/D (SDFFARX1_RVT)
                                            0.0169   0.1568   1.0000   0.0119   0.0119 &   7.6681 r
  data arrival time                                                                        7.6681

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6180     8.1180
  clock reconvergence pessimism                                                 0.0567     8.1747
  clock uncertainty                                                            -0.1000     8.0747
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__26_/CLK (SDFFARX1_RVT)                            8.0747 r
  library setup time                                          1.0000           -0.4126     7.6621
  data required time                                                                       7.6621
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.6621
  data arrival time                                                                       -7.6681
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0060


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1740     3.2240
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__29_/CLK (SDFFNARX1_HVT)
                                                     0.0911                     0.0000     3.2240 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__29_/Q (SDFFNARX1_HVT)
                                                     0.3295   1.0000            1.2250 &   4.4490 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1014] (net)
                               5   5.1738 
  I_SDRAM_TOP/I_SDRAM_IF/U6720/A4 (MUX41X1_RVT)
                                            0.0239   0.3295   1.0000   0.0166   0.0166 &   4.4657 f
  I_SDRAM_TOP/I_SDRAM_IF/U6720/Y (MUX41X1_RVT)       0.1877   1.0000            0.8664 &   5.3320 f
  I_SDRAM_TOP/I_SDRAM_IF/n3660 (net)
                               2   2.2236 
  I_SDRAM_TOP/I_SDRAM_IF/U6758/A2 (AO22X1_RVT)
                                            0.0315   0.1877   1.0000   0.0213   0.0214 &   5.3534 f
  I_SDRAM_TOP/I_SDRAM_IF/U6758/Y (AO22X1_RVT)        0.1010   1.0000            0.4082 &   5.7616 f
  I_SDRAM_TOP/I_SDRAM_IF/N2492 (net)
                               1   2.1884 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__25_/D (SDFFNARX1_HVT)
                                            0.0063   0.1010   1.0000   0.0043   0.0044 &   5.7660 f
  data arrival time                                                                        5.7660

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0769     7.2269
  clock reconvergence pessimism                                                 0.0796     7.3065
  clock uncertainty                                                            -0.1000     7.2065
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__25_/CLK (SDFFNARX1_HVT)                       7.2065 f
  library setup time                                          1.0000           -1.4464     5.7601
  data required time                                                                       5.7601
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7601
  data arrival time                                                                       -5.7660
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0059


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__0_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__16_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_14300_5536/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6841     0.6841
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__0_/CLK (SDFFARX1_RVT)
                                                     0.0697                     0.0000     0.6841 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__0_/QN (SDFFARX1_RVT)
                                                     0.1543   1.0000            0.3830 &   1.0671 f
  I_PCI_TOP/mult_x_27_n811 (net)
                               2   2.2529 
  I_PCI_TOP/U7619/A (NBUFFX4_RVT)           0.0000   0.1543   1.0000   0.0000   0.0000 &   1.0671 f
  I_PCI_TOP/U7619/Y (NBUFFX4_RVT)                    0.1330   1.0000            0.2689 &   1.3360 f
  I_PCI_TOP/n12148 (net)      17  20.9149 
  I_PCI_TOP/U6057/A1 (OA22X1_HVT)           0.0000   0.1331   1.0000   0.0000   0.0023 &   1.3383 f
  I_PCI_TOP/U6057/Y (OA22X1_HVT)                     0.2190   1.0000            0.6739 &   2.0121 f
  I_PCI_TOP/n6017 (net)        1   0.6004 
  I_PCI_TOP/U6058/A1 (OR2X1_HVT)            0.0000   0.2190   1.0000   0.0000   0.0000 &   2.0121 f
  I_PCI_TOP/U6058/Y (OR2X1_HVT)                      0.2271   1.0000            0.5904 &   2.6026 f
  I_PCI_TOP/n6056 (net)        2   3.3256 
  I_PCI_TOP/U6100/A2 (XOR3X1_RVT)           0.0155   0.2271   1.0000   0.0107   0.0107 &   2.6133 f
  I_PCI_TOP/U6100/Y (XOR3X1_RVT)                     0.1293   1.0000            0.6237 &   3.2370 r
  I_PCI_TOP/n6058 (net)        2   1.1359 
  I_PCI_TOP/U6101/A2 (NOR2X1_HVT)           0.0000   0.1293   1.0000   0.0000   0.0000 &   3.2370 r
  I_PCI_TOP/U6101/Y (NOR2X1_HVT)                     0.1439   1.0000            0.4510 &   3.6879 f
  I_PCI_TOP/n9748 (net)        2   1.4051 
  I_PCI_TOP/U6103/A2 (OAI21X1_RVT)          0.0000   0.1439   1.0000   0.0000   0.0000 &   3.6879 f
  I_PCI_TOP/U6103/Y (OAI21X1_RVT)                    0.1366   1.0000            0.4657 &   4.1536 r
  I_PCI_TOP/n9948 (net)        3   3.2797 
  I_PCI_TOP/U3687/A2 (NAND3X0_LVT)          0.0196   0.1366   1.0000   0.0134   0.0135 &   4.1671 r
  I_PCI_TOP/U3687/Y (NAND3X0_LVT)                    0.1159   1.0000            0.1243 &   4.2914 f
  I_PCI_TOP/n11885 (net)       3   2.1889 
  I_PCI_TOP/ctmTdsLR_1_4550/A2 (AND3X1_RVT)
                                            0.0062   0.1159   1.0000   0.0043   0.0043 &   4.2957 f
  I_PCI_TOP/ctmTdsLR_1_4550/Y (AND3X1_RVT)           0.0891   1.0000            0.2493 &   4.5450 f
  I_PCI_TOP/tmp_net762 (net)   1   0.5332 
  I_PCI_TOP/ctmTdsLR_2_4551/A2 (AOI221X1_RVT)
                                            0.0000   0.0891   1.0000   0.0000   0.0000 &   4.5450 f
  I_PCI_TOP/ctmTdsLR_2_4551/Y (AOI221X1_RVT)         0.1144   1.0000            0.5283 &   5.0734 r
  I_PCI_TOP/n10139 (net)       2   2.9639 
  I_PCI_TOP/ctmTdsLR_2_4769/A1 (NAND2X0_LVT)
                                            0.0000   0.1144   1.0000   0.0000   0.0000 &   5.0734 r
  I_PCI_TOP/ctmTdsLR_2_4769/Y (NAND2X0_LVT)          0.0662   1.0000            0.0495 &   5.1230 f
  I_PCI_TOP/tmp_net863 (net)   1   0.6239 
  I_PCI_TOP/ctmTdsLR_3_4770/A1 (OA221X1_RVT)
                                            0.0000   0.0662   1.0000   0.0000   0.0000 &   5.1230 f
  I_PCI_TOP/ctmTdsLR_3_4770/Y (OA221X1_RVT)          0.1496   1.0000            0.4529 &   5.5759 f
  I_PCI_TOP/n6087 (net)        2   1.5694 
  I_PCI_TOP/U6126/A2 (OR2X1_RVT)            0.0000   0.1496   1.0000   0.0000   0.0000 &   5.5759 f
  I_PCI_TOP/U6126/Y (OR2X1_RVT)                      0.0760   1.0000            0.2422 &   5.8181 f
  I_PCI_TOP/n10408 (net)       2   1.3097 
  I_PCI_TOP/ctmTdsLR_1_3253/A1 (NAND2X0_LVT)
                                            0.0000   0.0760   1.0000   0.0000   0.0000 &   5.8181 f
  I_PCI_TOP/ctmTdsLR_1_3253/Y (NAND2X0_LVT)          0.0878   1.0000            0.0892 &   5.9072 r
  I_PCI_TOP/tmp_net198 (net)   1   0.6724 
  I_PCI_TOP/ctmTdsLR_2_3254/A1 (NAND2X0_LVT)
                                            0.0000   0.0878   1.0000   0.0000   0.0000 &   5.9072 r
  I_PCI_TOP/ctmTdsLR_2_3254/Y (NAND2X0_LVT)          0.0946   1.0000            0.0642 &   5.9714 f
  I_PCI_TOP/n6091 (net)        2   1.4237 
  I_PCI_TOP/U6130/A2 (NOR2X1_RVT)           0.0000   0.0946   1.0000   0.0000   0.0000 &   5.9714 f
  I_PCI_TOP/U6130/Y (NOR2X1_RVT)                     0.0752   1.0000            0.2691 &   6.2405 r
  I_PCI_TOP/n10723 (net)       2   1.4176 
  I_PCI_TOP/ctmTdsLR_3_6545/A (INVX0_LVT)   0.0000   0.0752   1.0000   0.0000   0.0000 &   6.2405 r
  I_PCI_TOP/ctmTdsLR_3_6545/Y (INVX0_LVT)            0.0410   1.0000            0.0345 &   6.2750 f
  I_PCI_TOP/tmp_net1185 (net)
                               1   0.8059 
  I_PCI_TOP/ctmTdsLR_2_6544/A1 (NAND2X0_LVT)
                                            0.0018   0.0410   1.0000   0.0013   0.0013 &   6.2763 f
  I_PCI_TOP/ctmTdsLR_2_6544/Y (NAND2X0_LVT)          0.0917   1.0000            0.0679 &   6.3442 r
  I_PCI_TOP/tmp_net1186 (net)
                               1   0.7444 
  I_PCI_TOP/ctmTdsLR_1_6543/A1 (NAND2X4_RVT)
                                            0.0000   0.0917   1.0000   0.0000   0.0000 &   6.3442 r
  I_PCI_TOP/ctmTdsLR_1_6543/Y (NAND2X4_RVT)          0.1205   1.0000            0.2896 &   6.6339 f
  I_PCI_TOP/HFSNET_155 (net)  17  17.4530 
  I_PCI_TOP/ctmTdsLR_2_6207/A1 (AO21X1_RVT)
                                            0.0000   0.1207   1.0000   0.0000   0.0010 &   6.6349 f
  I_PCI_TOP/ctmTdsLR_2_6207/Y (AO21X1_RVT)           0.0960   1.0000            0.3191 &   6.9540 f
  I_PCI_TOP/tmp_net964 (net)   2   1.4141 
  I_PCI_TOP/ctmTdsLR_3_6600/A1 (NAND2X0_LVT)
                                            0.0092   0.0960   1.0000   0.0064   0.0064 &   6.9604 f
  I_PCI_TOP/ctmTdsLR_3_6600/Y (NAND2X0_LVT)          0.1858   1.0000            0.1030 &   7.0634 r
  I_PCI_TOP/tmp_net1223 (net)
                               1   0.6990 
  I_PCI_TOP/ctmTdsLR_2_6599_roptpi_6844/A3 (OAI21X1_RVT)
                                            0.0000   0.1858   1.0000   0.0000   0.0000 &   7.0634 r
  I_PCI_TOP/ctmTdsLR_2_6599_roptpi_6844/Y (OAI21X1_RVT)
                                                     0.1004   1.0000            0.3715 &   7.4349 f
  I_PCI_TOP/tmp_net1224 (net)
                               1   0.8403 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__16_/D (SDFFARX1_RVT)
                                            0.0000   0.1004   1.0000   0.0000   0.0000 &   7.4349 f
  data arrival time                                                                        7.4349

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6202     8.1202
  clock reconvergence pessimism                                                 0.0553     8.1755
  clock uncertainty                                                            -0.1000     8.0755
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__16_/CLK (SDFFARX1_RVT)                            8.0755 r
  library setup time                                          1.0000           -0.6465     7.4291
  data required time                                                                       7.4291
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4291
  data arrival time                                                                       -7.4349
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0058


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1688     3.2188
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__20_/CLK (SDFFNARX1_HVT)
                                                     0.0836                     0.0000     3.2188 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__20_/Q (SDFFNARX1_HVT)
                                                     0.3232   1.0000            1.2151 &   4.4338 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_177 (net)
                               5   4.9937 
  I_SDRAM_TOP/I_SDRAM_IF/U5401/A4 (MUX41X1_RVT)
                                            0.0355   0.3232   1.0000   0.0246   0.0246 &   4.4584 f
  I_SDRAM_TOP/I_SDRAM_IF/U5401/Y (MUX41X1_RVT)       0.1892   1.0000            0.8651 &   5.3235 f
  I_SDRAM_TOP/I_SDRAM_IF/n2970 (net)
                               2   2.4007 
  I_SDRAM_TOP/I_SDRAM_IF/U5403/A2 (AO22X1_RVT)
                                            0.0381   0.1892   1.0000   0.0258   0.0258 &   5.3493 f
  I_SDRAM_TOP/I_SDRAM_IF/U5403/Y (AO22X1_RVT)        0.1063   1.0000            0.4035 &   5.7528 f
  I_SDRAM_TOP/I_SDRAM_IF/N3908 (net)
                               1   1.8085 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__16_/D (SDFFNARX1_HVT)
                                            0.0061   0.1063   1.0000   0.0043   0.0043 &   5.7571 f
  data arrival time                                                                        5.7571

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0730     7.2230
  clock reconvergence pessimism                                                 0.0796     7.3026
  clock uncertainty                                                            -0.1000     7.2026
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__16_/CLK (SDFFNARX1_HVT)                      7.2026 f
  library setup time                                          1.0000           -1.4512     5.7513
  data required time                                                                       5.7513
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7513
  data arrival time                                                                       -5.7571
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0058


  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__7_
               (recovery check against falling-edge clock SDRAM_CLK)
  Last common pin: ZCTSBUF_15837_5626/Y
  Path Group: **async_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0731     1.0731
  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)   0.1099                     0.0000     1.0731 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)     0.0872   1.0000            0.6114 &   1.6845 r
  I_CLOCKING/sdram_rst_n_buf (net)
                               1   0.8183 
  I_CLOCKING/ctmTdsLR_1_3486/A1 (AO21X2_RVT)
                                            0.0000   0.0872   1.0000   0.0000   0.0000 &   1.6845 r
  I_CLOCKING/ctmTdsLR_1_3486/Y (AO21X2_RVT)          0.2015   1.0000            0.3185 &   2.0030 r
  I_CLOCKING/sdram_rst_n (net)
                               4   8.1523 
  I_SDRAM_TOP/HFSBUF_12340_2097/A (NBUFFX16_HVT)
                                            0.0000   0.2015   1.0000   0.0000   0.0000 &   2.0031 r
  I_SDRAM_TOP/HFSBUF_12340_2097/Y (NBUFFX16_HVT)     0.2772   1.0000            0.4493 &   2.4524 r
  I_SDRAM_TOP/HFSNET_119 (net)
                              39  64.6068 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10693_2095/A (NBUFFX8_HVT)
                                            0.0000   0.2782   1.0000   0.0000   0.0052 &   2.4575 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10693_2095/Y (NBUFFX8_HVT)
                                                     0.3378   1.0000            0.5196 &   2.9771 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_460 (net)
                              27  48.3822 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_9114_2087/A (NBUFFX8_HVT)
                                            0.0000   0.3382   1.0000   0.0000   0.0093 &   2.9864 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_9114_2087/Y (NBUFFX8_HVT)
                                                     0.2768   1.0000            0.5367 &   3.5230 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_452 (net)
                              25  35.3104 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__7_/RSTB (SDFFNARX1_RVT)
                                            0.0000   0.2777   1.0000   0.0000   0.0027 &   3.5257 r
  data arrival time                                                                        3.5257

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.0727     3.1227
  clock reconvergence pessimism                                                 0.0457     3.1685
  clock uncertainty                                                            -0.1000     3.0685
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__7_/CLK (SDFFNARX1_RVT)                        3.0685 f
  library recovery time                                       1.0000            0.4516     3.5200
  data required time                                                                       3.5200
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5200
  data arrival time                                                                       -3.5257
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0057


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1665     3.2165
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__12_/CLK (SDFFNARX1_HVT)
                                                     0.0804                     0.0000     3.2165 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__12_/Q (SDFFNARX1_HVT)
                                                     0.3540   1.0000            1.2328 &   4.4493 f
  I_SDRAM_TOP/I_SDRAM_IF/n17764 (net)
                               5   5.8610 
  I_SDRAM_TOP/I_SDRAM_IF/U6928/A4 (MUX41X1_RVT)
                                            0.0339   0.3540   1.0000   0.0225   0.0226 &   4.4719 f
  I_SDRAM_TOP/I_SDRAM_IF/U6928/Y (MUX41X1_RVT)       0.1884   1.0000            0.8872 &   5.3591 f
  I_SDRAM_TOP/I_SDRAM_IF/n4312 (net)
                               2   2.3076 
  I_SDRAM_TOP/I_SDRAM_IF/U7081/A2 (AO22X1_RVT)
                                            0.0185   0.1884   1.0000   0.0127   0.0127 &   5.3718 f
  I_SDRAM_TOP/I_SDRAM_IF/U7081/Y (AO22X1_RVT)        0.0987   1.0000            0.3911 &   5.7629 f
  I_SDRAM_TOP/I_SDRAM_IF/N3805 (net)
                               1   1.1454 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__8_/D (SDFFNARX1_HVT)
                                            0.0053   0.0987   1.0000   0.0036   0.0036 &   5.7665 f
  data arrival time                                                                        5.7665

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0761     7.2261
  clock reconvergence pessimism                                                 0.0796     7.3058
  clock uncertainty                                                            -0.1000     7.2058
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__8_/CLK (SDFFNARX1_HVT)                       7.2058 f
  library setup time                                          1.0000           -1.4449     5.7608
  data required time                                                                       5.7608
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7608
  data arrival time                                                                       -5.7665
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0057


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1707     3.2207
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__4_/CLK (SDFFNARX1_HVT)
                                                     0.0863                     0.0000     3.2207 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__4_/Q (SDFFNARX1_HVT)
                                                     0.3425   1.0000            1.2298 &   4.4506 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_767 (net)
                               5   5.5397 
  I_SDRAM_TOP/I_SDRAM_IF/U6385/A4 (MUX41X1_RVT)
                                            0.0566   0.3425   1.0000   0.0385   0.0386 &   4.4891 f
  I_SDRAM_TOP/I_SDRAM_IF/U6385/Y (MUX41X1_RVT)       0.1836   1.0000            0.8622 &   5.3513 f
  I_SDRAM_TOP/I_SDRAM_IF/n4155 (net)
                               2   1.6694 
  I_SDRAM_TOP/I_SDRAM_IF/U6387/A2 (AO22X1_RVT)
                                            0.0393   0.1836   1.0000   0.0276   0.0276 &   5.3790 f
  I_SDRAM_TOP/I_SDRAM_IF/U6387/Y (AO22X1_RVT)        0.0910   1.0000            0.3910 &   5.7699 f
  I_SDRAM_TOP/I_SDRAM_IF/N2847 (net)
                               1   1.3516 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__0_/D (SDFFNARX1_HVT)
                                            0.0000   0.0910   1.0000   0.0000   0.0000 &   5.7699 f
  data arrival time                                                                        5.7699

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0757     7.2257
  clock reconvergence pessimism                                                 0.0794     7.3051
  clock uncertainty                                                            -0.1000     7.2051
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__0_/CLK (SDFFNARX1_HVT)                       7.2051 f
  library setup time                                          1.0000           -1.4409     5.7643
  data required time                                                                       5.7643
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7643
  data arrival time                                                                       -5.7699
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0057


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__20_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__22_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_6999_5539/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6921     0.6921
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__20_/CLK (SDFFARX1_HVT)
                                                     0.1089                     0.0000     0.6921 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__20_/QN (SDFFARX1_HVT)
                                                     0.3578   1.0000            0.9525 &   1.6446 r
  I_PCI_TOP/mult_x_32_n823 (net)
                               2   2.3618 
  I_PCI_TOP/U7531/A (NBUFFX4_RVT)           0.0000   0.3578   1.0000   0.0000   0.0000 &   1.6446 r
  I_PCI_TOP/U7531/Y (NBUFFX4_RVT)                    0.1999   1.0000            0.3630 &   2.0075 r
  I_PCI_TOP/n12261 (net)      17  21.3325 
  I_PCI_TOP/U260/A1 (NOR2X0_HVT)            0.0000   0.2002   1.0000   0.0000   0.0012 &   2.0088 r
  I_PCI_TOP/U260/Y (NOR2X0_HVT)                      0.1593   1.0000            0.5435 &   2.5522 f
  I_PCI_TOP/n164 (net)         1   1.8830 
  I_PCI_TOP/U271/B (FADDX1_RVT)             0.0000   0.1593   1.0000   0.0000   0.0000 &   2.5522 f
  I_PCI_TOP/U271/S (FADDX1_RVT)                      0.1744   1.0000            0.5932 &   3.1454 r
  I_PCI_TOP/n173 (net)         2   4.0981 
  I_PCI_TOP/U274/A (FADDX1_RVT)             0.0000   0.1744   1.0000   0.0000   0.0000 &   3.1454 r
  I_PCI_TOP/U274/CO (FADDX1_RVT)                     0.1995   1.0000            0.4004 &   3.5458 r
  I_PCI_TOP/n298 (net)         2   4.2998 
  I_PCI_TOP/U370/B (FADDX1_RVT)             0.0000   0.1995   1.0000   0.0000   0.0000 &   3.5458 r
  I_PCI_TOP/U370/CO (FADDX1_RVT)                     0.1489   1.0000            0.3674 &   3.9132 r
  I_PCI_TOP/n753 (net)         1   2.3284 
  I_PCI_TOP/U787/B (FADDX1_RVT)             0.0000   0.1489   1.0000   0.0000   0.0000 &   3.9132 r
  I_PCI_TOP/U787/CO (FADDX1_RVT)                     0.1600   1.0000            0.3456 &   4.2589 r
  I_PCI_TOP/n783 (net)         1   2.7653 
  I_PCI_TOP/U795/A (FADDX1_RVT)             0.0155   0.1600   1.0000   0.0108   0.0108 &   4.2697 r
  I_PCI_TOP/U795/S (FADDX1_RVT)                      0.1399   1.0000            0.5199 &   4.7896 f
  I_PCI_TOP/n785 (net)         2   1.5037 
  I_PCI_TOP/U5996/A2 (OR2X1_RVT)            0.0000   0.1399   1.0000   0.0000   0.0000 &   4.7896 f
  I_PCI_TOP/U5996/Y (OR2X1_RVT)                      0.0789   1.0000            0.2405 &   5.0301 f
  I_PCI_TOP/n789 (net)         2   1.5803 
  I_PCI_TOP/U803/A2 (NAND2X0_LVT)           0.0000   0.0789   1.0000   0.0000   0.0000 &   5.0301 f
  I_PCI_TOP/U803/Y (NAND2X0_LVT)                     0.1023   1.0000            0.1148 &   5.1449 r
  I_PCI_TOP/n792 (net)         1   1.4113 
  I_PCI_TOP/U804/A1 (XNOR2X1_RVT)           0.0000   0.1023   1.0000   0.0000   0.0000 &   5.1449 r
  I_PCI_TOP/U804/Y (XNOR2X1_RVT)                     0.1234   1.0000            0.3734 &   5.5183 f
  I_PCI_TOP/n838 (net)         2   1.4460 
  I_PCI_TOP/U845/A1 (NAND2X0_LVT)           0.0056   0.1234   1.0000   0.0039   0.0039 &   5.5222 f
  I_PCI_TOP/U845/Y (NAND2X0_LVT)                     0.1685   1.0000            0.1769 &   5.6992 r
  I_PCI_TOP/n11391 (net)       3   2.8482 
  I_PCI_TOP/U847/A2 (OAI21X2_RVT)           0.0056   0.1685   1.0000   0.0039   0.0039 &   5.7031 r
  I_PCI_TOP/U847/Y (OAI21X2_RVT)                     0.1578   1.0000            0.4245 &   6.1276 f
  I_PCI_TOP/n11444 (net)      10   9.4448 
  I_PCI_TOP/U850/A1 (AOI21X1_HVT)           0.0000   0.1578   1.0000   0.0000   0.0008 &   6.1284 f
  I_PCI_TOP/U850/Y (AOI21X1_HVT)                     0.1234   1.0000            0.6902 &   6.8186 r
  I_PCI_TOP/n843 (net)         1   0.6169 
  I_PCI_TOP/U851/A3 (OA21X1_RVT)            0.0000   0.1234   1.0000   0.0000   0.0000 &   6.8186 r
  I_PCI_TOP/U851/Y (OA21X1_RVT)                      0.0920   1.0000            0.2071 &   7.0257 r
  I_PCI_TOP/n880 (net)         1   1.3201 
  I_PCI_TOP/U879/A1 (XNOR2X1_RVT)           0.0000   0.0920   1.0000   0.0000   0.0000 &   7.0257 r
  I_PCI_TOP/U879/Y (XNOR2X1_RVT)                     0.1313   1.0000            0.3805 &   7.4062 f
  I_PCI_TOP/I_PCI_CORE_N551 (net)
                               1   2.0166 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__22_/D (SDFFARX1_RVT)
                                            0.0177   0.1313   1.0000   0.0124   0.0125 &   7.4186 f
  data arrival time                                                                        7.4186

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6116     8.1116
  clock reconvergence pessimism                                                 0.0567     8.1683
  clock uncertainty                                                            -0.1000     8.0683
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__22_/CLK (SDFFARX1_RVT)                            8.0683 r
  library setup time                                          1.0000           -0.6553     7.4130
  data required time                                                                       7.4130
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4130
  data arrival time                                                                       -7.4186
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0056


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__8_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__30_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_24620_5531/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6899     0.6899
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__8_/CLK (SDFFARX1_RVT)
                                                     0.0676                     0.0000     0.6899 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__8_/QN (SDFFARX1_RVT)
                                                     0.1547   1.0000            0.3822 &   1.0721 f
  I_PCI_TOP/mult_x_24_n803 (net)
                               2   2.2734 
  I_PCI_TOP/U932/A (NBUFFX8_HVT)            0.0000   0.1547   1.0000   0.0000   0.0000 &   1.0721 f
  I_PCI_TOP/U932/Y (NBUFFX8_HVT)                     0.2104   1.0000            0.3652 &   1.4373 f
  I_PCI_TOP/n12229 (net)      15  22.1822 
  I_PCI_TOP/U2602/A1 (NOR2X1_HVT)           0.0000   0.2108   1.0000   0.0000   0.0011 &   1.4385 f
  I_PCI_TOP/U2602/Y (NOR2X1_HVT)                     0.1612   1.0000            0.6495 &   2.0880 r
  I_PCI_TOP/n2621 (net)        1   1.9570 
  I_PCI_TOP/U2655/B (FADDX1_RVT)            0.0000   0.1612   1.0000   0.0000   0.0000 &   2.0880 r
  I_PCI_TOP/U2655/CO (FADDX1_RVT)                    0.1605   1.0000            0.3536 &   2.4415 r
  I_PCI_TOP/n2659 (net)        1   2.7955 
  I_PCI_TOP/U2682/B (FADDX1_RVT)            0.0074   0.1605   1.0000   0.0051   0.0052 &   2.4467 r
  I_PCI_TOP/U2682/S (FADDX1_RVT)                     0.1474   1.0000            0.5223 &   2.9690 f
  I_PCI_TOP/n2678 (net)        1   2.1175 
  I_PCI_TOP/U2688/A (FADDX1_RVT)            0.0000   0.1474   1.0000   0.0000   0.0000 &   2.9690 f
  I_PCI_TOP/U2688/CO (FADDX1_RVT)                    0.1467   1.0000            0.4157 &   3.3847 f
  I_PCI_TOP/n2696 (net)        1   2.6840 
  I_PCI_TOP/U2696/B (FADDX1_RVT)            0.0128   0.1467   1.0000   0.0089   0.0089 &   3.3936 f
  I_PCI_TOP/U2696/CO (FADDX1_RVT)                    0.1449   1.0000            0.3663 &   3.7599 f
  I_PCI_TOP/n2687 (net)        1   2.5704 
  I_PCI_TOP/U2693/B (FADDX1_RVT)            0.0072   0.1449   1.0000   0.0050   0.0050 &   3.7649 f
  I_PCI_TOP/U2693/S (FADDX1_RVT)                     0.1329   1.0000            0.5541 &   4.3190 r
  I_PCI_TOP/n2724 (net)        2   2.1939 
  I_PCI_TOP/U2697/A1 (NOR2X0_RVT)           0.0203   0.1329   1.0000   0.0144   0.0145 &   4.3335 r
  I_PCI_TOP/U2697/Y (NOR2X0_RVT)                     0.0902   1.0000            0.2741 &   4.6076 f
  I_PCI_TOP/n11275 (net)       4   3.5662 
  I_PCI_TOP/U2698/A2 (NOR2X0_RVT)           0.0032   0.0902   1.0000   0.0022   0.0022 &   4.6098 f
  I_PCI_TOP/U2698/Y (NOR2X0_RVT)                     0.0816   1.0000            0.2708 &   4.8806 r
  I_PCI_TOP/n11259 (net)       2   1.6842 
  I_PCI_TOP/U2704/A1 (NAND2X0_RVT)          0.0000   0.0816   1.0000   0.0000   0.0000 &   4.8806 r
  I_PCI_TOP/U2704/Y (NAND2X0_RVT)                    0.1273   1.0000            0.1187 &   4.9993 f
  I_PCI_TOP/n2734 (net)        2   1.4812 
  I_PCI_TOP/U2708/A1 (NOR2X0_RVT)           0.0135   0.1273   1.0000   0.0094   0.0094 &   5.0087 f
  I_PCI_TOP/U2708/Y (NOR2X0_RVT)                     0.0779   1.0000            0.3305 &   5.3392 r
  I_PCI_TOP/n2737 (net)        2   1.5274 
  I_PCI_TOP/ctmTdsLR_5_6640/A1 (NAND2X0_RVT)
                                            0.0000   0.0779   1.0000   0.0000   0.0000 &   5.3392 r
  I_PCI_TOP/ctmTdsLR_5_6640/Y (NAND2X0_RVT)          0.0873   1.0000            0.0882 &   5.4274 f
  I_PCI_TOP/tmp_net1251 (net)
                               1   0.6323 
  I_PCI_TOP/ctmTdsLR_2_6637_roptpi_6853/A3 (AND3X1_RVT)
                                            0.0000   0.0873   1.0000   0.0000   0.0000 &   5.4274 f
  I_PCI_TOP/ctmTdsLR_2_6637_roptpi_6853/Y (AND3X1_RVT)
                                                     0.1116   1.0000            0.2718 &   5.6992 f
  I_PCI_TOP/tmp_net1252 (net)
                               2   1.9112 
  I_PCI_TOP/U365/A2 (OAI21X1_RVT)           0.0000   0.1116   1.0000   0.0000   0.0000 &   5.6992 f
  I_PCI_TOP/U365/Y (OAI21X1_RVT)                     0.1015   1.0000            0.4256 &   6.1247 r
  I_PCI_TOP/n11932 (net)       2   1.7671 
  I_PCI_TOP/ctmTdsLR_4_6367/A1 (NAND2X0_RVT)
                                            0.0000   0.1015   1.0000   0.0000   0.0000 &   6.1247 r
  I_PCI_TOP/ctmTdsLR_4_6367/Y (NAND2X0_RVT)          0.0956   1.0000            0.0987 &   6.2235 f
  I_PCI_TOP/tmp_net1058 (net)
                               1   0.6292 
  I_PCI_TOP/ctmTdsLR_2_6365_roptpi_6851/A3 (AND3X1_RVT)
                                            0.0000   0.0956   1.0000   0.0000   0.0000 &   6.2235 f
  I_PCI_TOP/ctmTdsLR_2_6365_roptpi_6851/Y (AND3X1_RVT)
                                                     0.1014   1.0000            0.2643 &   6.4878 f
  I_PCI_TOP/tmp_net1059 (net)
                               2   1.2359 
  I_PCI_TOP/U7646/A1 (NAND2X0_LVT)          0.0000   0.1014   1.0000   0.0000   0.0000 &   6.4878 f
  I_PCI_TOP/U7646/Y (NAND2X0_LVT)                    0.1490   1.0000            0.1470 &   6.6348 r
  I_PCI_TOP/n7711 (net)        3   2.2508 
  I_PCI_TOP/ctmTdsLR_2_3303/A1 (NAND2X0_HVT)
                                            0.0000   0.1490   1.0000   0.0000   0.0000 &   6.6348 r
  I_PCI_TOP/ctmTdsLR_2_3303/Y (NAND2X0_HVT)          0.2141   1.0000            0.2396 &   6.8744 f
  I_PCI_TOP/n7713 (net)        1   0.6689 
  I_PCI_TOP/U7651/A2 (NAND3X0_LVT)          0.0000   0.2141   1.0000   0.0000   0.0000 &   6.8744 f
  I_PCI_TOP/U7651/Y (NAND3X0_LVT)                    0.1496   1.0000            0.2050 &   7.0794 r
  I_PCI_TOP/n11595 (net)       2   2.5968 
  I_PCI_TOP/ctmTdsLR_2_6611_roptpi_6846/A3 (XOR3X1_RVT)
                                            0.0000   0.1496   1.0000   0.0000   0.0000 &   7.0794 r
  I_PCI_TOP/ctmTdsLR_2_6611_roptpi_6846/Y (XOR3X1_RVT)
                                                     0.1466   1.0000            0.3286 &   7.4080 f
  I_PCI_TOP/tmp_net1231 (net)
                               1   3.2245 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__30_/D (SDFFARX1_RVT)
                                            0.0000   0.1466   1.0000   0.0000   0.0001 &   7.4081 f
  data arrival time                                                                        7.4081

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6172     8.1172
  clock reconvergence pessimism                                                 0.0572     8.1744
  clock uncertainty                                                            -0.1000     8.0744
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__30_/CLK (SDFFARX1_RVT)                            8.0744 r
  library setup time                                          1.0000           -0.6719     7.4026
  data required time                                                                       7.4026
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4026
  data arrival time                                                                       -7.4081
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0055


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1124     1.1124
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__14_/CLK (SDFFARX1_HVT)
                                                     0.1219                     0.0000     1.1124 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__14_/Q (SDFFARX1_HVT)
                                                     0.2698   1.0000            1.2994 &   2.4118 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_39__14_ (net)
                               5   3.9705 
  I_SDRAM_TOP/I_SDRAM_IF/U2394/A3 (MUX41X1_RVT)
                                            0.0232   0.2698   1.0000   0.0160   0.0161 &   2.4279 f
  I_SDRAM_TOP/I_SDRAM_IF/U2394/Y (MUX41X1_RVT)       0.2017   1.0000            0.8231 &   3.2510 f
  I_SDRAM_TOP/I_SDRAM_IF/n1667 (net)
                               2   3.8517 
  I_SDRAM_TOP/I_SDRAM_IF/U2396/A2 (AO22X1_RVT)
                                            0.0130   0.2017   1.0000   0.0090   0.0091 &   3.2601 f
  I_SDRAM_TOP/I_SDRAM_IF/U2396/Y (AO22X1_RVT)        0.1067   1.0000            0.4217 &   3.6818 f
  I_SDRAM_TOP/I_SDRAM_IF/N2251 (net)
                               1   2.3586 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__6_/D (SDFFARX1_HVT)
                                            0.0134   0.1067   1.0000   0.0087   0.0087 &   3.6905 f
  data arrival time                                                                        3.6905

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9689     5.0689
  clock reconvergence pessimism                                                 0.0685     5.1374
  clock uncertainty                                                            -0.1000     5.0374
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__6_/CLK (SDFFARX1_HVT)                        5.0374 r
  library setup time                                          1.0000           -1.3524     3.6850
  data required time                                                                       3.6850
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6850
  data arrival time                                                                       -3.6905
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0054


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_13223_5608/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1721     3.2221
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__26_/CLK (SDFFNARX1_HVT)
                                                     0.0715                     0.0000     3.2221 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__26_/Q (SDFFNARX1_HVT)
                                                     0.3369   1.0000            1.2148 &   4.4369 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_346 (net)
                               5   5.3795 
  I_SDRAM_TOP/I_SDRAM_IF/U5599/A4 (MUX41X1_RVT)
                                            0.0468   0.3369   1.0000   0.0317   0.0318 &   4.4687 f
  I_SDRAM_TOP/I_SDRAM_IF/U5599/Y (MUX41X1_RVT)       0.1925   1.0000            0.8837 &   5.3524 f
  I_SDRAM_TOP/I_SDRAM_IF/n2981 (net)
                               2   2.7848 
  I_SDRAM_TOP/I_SDRAM_IF/U6150/A2 (AO22X1_RVT)
                                            0.0212   0.1925   1.0000   0.0152   0.0152 &   5.3676 f
  I_SDRAM_TOP/I_SDRAM_IF/U6150/Y (AO22X1_RVT)        0.0890   1.0000            0.3951 &   5.7627 f
  I_SDRAM_TOP/I_SDRAM_IF/N3629 (net)
                               1   1.1867 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__22_/D (SDFFNARX1_HVT)
                                            0.0248   0.0890   1.0000   0.0178   0.0179 &   5.7806 f
  data arrival time                                                                        5.7806

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0790     7.2290
  clock reconvergence pessimism                                                 0.0932     7.3222
  clock uncertainty                                                            -0.1000     7.2222
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__22_/CLK (SDFFNARX1_HVT)                      7.2222 f
  library setup time                                          1.0000           -1.4470     5.7752
  data required time                                                                       5.7752
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7752
  data arrival time                                                                       -5.7806
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0054


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1657     3.2157
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__26_/CLK (SDFFNARX1_HVT)
                                                     0.0800                     0.0000     3.2157 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__26_/Q (SDFFNARX1_HVT)
                                                     0.3628   1.0000            1.2382 &   4.4539 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_38 (net)
                               5   6.1097 
  I_SDRAM_TOP/I_SDRAM_IF/U6025/A4 (MUX41X1_RVT)
                                            0.0000   0.3628   1.0000   0.0000   0.0001 &   4.4540 f
  I_SDRAM_TOP/I_SDRAM_IF/U6025/Y (MUX41X1_RVT)       0.1847   1.0000            0.8829 &   5.3369 f
  I_SDRAM_TOP/I_SDRAM_IF/n3755 (net)
                               2   1.8333 
  I_SDRAM_TOP/I_SDRAM_IF/U6027/A2 (AO22X1_RVT)
                                            0.0260   0.1847   1.0000   0.0184   0.0184 &   5.3553 f
  I_SDRAM_TOP/I_SDRAM_IF/U6027/Y (AO22X1_RVT)        0.0880   1.0000            0.3875 &   5.7428 f
  I_SDRAM_TOP/I_SDRAM_IF/N4167 (net)
                               1   1.1115 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__22_/D (SDFFNARX1_HVT)
                                            0.0043   0.0880   1.0000   0.0030   0.0030 &   5.7458 f
  data arrival time                                                                        5.7458

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0689     7.2189
  clock reconvergence pessimism                                                 0.0660     7.2849
  clock uncertainty                                                            -0.1000     7.1849
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__22_/CLK (SDFFNARX1_HVT)                      7.1849 f
  library setup time                                          1.0000           -1.4444     5.7406
  data required time                                                                       5.7406
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7406
  data arrival time                                                                       -5.7458
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0052


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1670     3.2170
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__31_/CLK (SDFFNARX1_HVT)
                                                     0.0736                     0.0000     3.2170 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__31_/Q (SDFFNARX1_HVT)
                                                     0.3557   1.0000            1.2287 &   4.4457 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_73 (net)
                               5   5.9082 
  I_SDRAM_TOP/I_SDRAM_IF/U6199/A3 (MUX41X1_RVT)
                                            0.0743   0.3557   1.0000   0.0506   0.0507 &   4.4964 f
  I_SDRAM_TOP/I_SDRAM_IF/U6199/Y (MUX41X1_RVT)       0.1839   1.0000            0.8449 &   5.3413 f
  I_SDRAM_TOP/I_SDRAM_IF/n3038 (net)
                               2   1.6991 
  I_SDRAM_TOP/I_SDRAM_IF/U6219/A2 (AO22X1_RVT)
                                            0.0121   0.1839   1.0000   0.0084   0.0084 &   5.3496 f
  I_SDRAM_TOP/I_SDRAM_IF/U6219/Y (AO22X1_RVT)        0.0967   1.0000            0.3995 &   5.7492 f
  I_SDRAM_TOP/I_SDRAM_IF/N4105 (net)
                               1   1.8231 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__23_/D (SDFFNARX1_HVT)
                                            0.0000   0.0967   1.0000   0.0000   0.0000 &   5.7492 f
  data arrival time                                                                        5.7492

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0784     7.2284
  clock reconvergence pessimism                                                 0.0660     7.2944
  clock uncertainty                                                            -0.1000     7.1944
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__23_/CLK (SDFFNARX1_HVT)                      7.1944 f
  library setup time                                          1.0000           -1.4505     5.7440
  data required time                                                                       5.7440
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7440
  data arrival time                                                                       -5.7492
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0052


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1676     3.2176
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__17_/CLK (SDFFNARX1_HVT)
                                                     0.0812                     0.0000     3.2176 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__17_/Q (SDFFNARX1_HVT)
                                                     0.3719   1.0000            1.2451 &   4.4627 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_578 (net)
                               5   6.3662 
  I_SDRAM_TOP/I_SDRAM_IF/U4269/A3 (MUX41X1_RVT)
                                            0.0465   0.3719   1.0000   0.0314   0.0314 &   4.4941 f
  I_SDRAM_TOP/I_SDRAM_IF/U4269/Y (MUX41X1_RVT)       0.1888   1.0000            0.8731 &   5.3672 f
  I_SDRAM_TOP/I_SDRAM_IF/n4183 (net)
                               2   2.3511 
  I_SDRAM_TOP/I_SDRAM_IF/U7027/A2 (AO22X1_RVT)
                                            0.0282   0.1888   1.0000   0.0200   0.0201 &   5.3873 f
  I_SDRAM_TOP/I_SDRAM_IF/U7027/Y (AO22X1_RVT)        0.0872   1.0000            0.3896 &   5.7769 f
  I_SDRAM_TOP/I_SDRAM_IF/N3204 (net)
                               1   1.0433 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__9_/D (SDFFNARX1_HVT)
                                            0.0000   0.0872   1.0000   0.0000   0.0000 &   5.7769 f
  data arrival time                                                                        5.7769

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0798     7.2298
  clock reconvergence pessimism                                                 0.0796     7.3094
  clock uncertainty                                                            -0.1000     7.2094
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__9_/CLK (SDFFNARX1_HVT)                       7.2094 f
  library setup time                                          1.0000           -1.4376     5.7718
  data required time                                                                       5.7718
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7718
  data arrival time                                                                       -5.7769
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0051


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__0_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__29_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_14300_5536/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6841     0.6841
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__0_/CLK (SDFFARX1_RVT)
                                                     0.0697                     0.0000     0.6841 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__0_/QN (SDFFARX1_RVT)
                                                     0.1543   1.0000            0.3830 &   1.0671 f
  I_PCI_TOP/mult_x_27_n811 (net)
                               2   2.2529 
  I_PCI_TOP/U7619/A (NBUFFX4_RVT)           0.0000   0.1543   1.0000   0.0000   0.0000 &   1.0671 f
  I_PCI_TOP/U7619/Y (NBUFFX4_RVT)                    0.1330   1.0000            0.2689 &   1.3360 f
  I_PCI_TOP/n12148 (net)      17  20.9149 
  I_PCI_TOP/U6057/A1 (OA22X1_HVT)           0.0000   0.1331   1.0000   0.0000   0.0023 &   1.3383 f
  I_PCI_TOP/U6057/Y (OA22X1_HVT)                     0.2190   1.0000            0.6739 &   2.0121 f
  I_PCI_TOP/n6017 (net)        1   0.6004 
  I_PCI_TOP/U6058/A1 (OR2X1_HVT)            0.0000   0.2190   1.0000   0.0000   0.0000 &   2.0121 f
  I_PCI_TOP/U6058/Y (OR2X1_HVT)                      0.2271   1.0000            0.5904 &   2.6026 f
  I_PCI_TOP/n6056 (net)        2   3.3256 
  I_PCI_TOP/U6100/A2 (XOR3X1_RVT)           0.0155   0.2271   1.0000   0.0107   0.0107 &   2.6133 f
  I_PCI_TOP/U6100/Y (XOR3X1_RVT)                     0.1293   1.0000            0.6237 &   3.2370 r
  I_PCI_TOP/n6058 (net)        2   1.1359 
  I_PCI_TOP/U6101/A2 (NOR2X1_HVT)           0.0000   0.1293   1.0000   0.0000   0.0000 &   3.2370 r
  I_PCI_TOP/U6101/Y (NOR2X1_HVT)                     0.1439   1.0000            0.4510 &   3.6879 f
  I_PCI_TOP/n9748 (net)        2   1.4051 
  I_PCI_TOP/U6103/A2 (OAI21X1_RVT)          0.0000   0.1439   1.0000   0.0000   0.0000 &   3.6879 f
  I_PCI_TOP/U6103/Y (OAI21X1_RVT)                    0.1366   1.0000            0.4657 &   4.1536 r
  I_PCI_TOP/n9948 (net)        3   3.2797 
  I_PCI_TOP/U3687/A2 (NAND3X0_LVT)          0.0196   0.1366   1.0000   0.0134   0.0135 &   4.1671 r
  I_PCI_TOP/U3687/Y (NAND3X0_LVT)                    0.1159   1.0000            0.1243 &   4.2914 f
  I_PCI_TOP/n11885 (net)       3   2.1889 
  I_PCI_TOP/ctmTdsLR_1_4550/A2 (AND3X1_RVT)
                                            0.0062   0.1159   1.0000   0.0043   0.0043 &   4.2957 f
  I_PCI_TOP/ctmTdsLR_1_4550/Y (AND3X1_RVT)           0.0891   1.0000            0.2493 &   4.5450 f
  I_PCI_TOP/tmp_net762 (net)   1   0.5332 
  I_PCI_TOP/ctmTdsLR_2_4551/A2 (AOI221X1_RVT)
                                            0.0000   0.0891   1.0000   0.0000   0.0000 &   4.5450 f
  I_PCI_TOP/ctmTdsLR_2_4551/Y (AOI221X1_RVT)         0.1144   1.0000            0.5283 &   5.0734 r
  I_PCI_TOP/n10139 (net)       2   2.9639 
  I_PCI_TOP/ctmTdsLR_2_4769/A1 (NAND2X0_LVT)
                                            0.0000   0.1144   1.0000   0.0000   0.0000 &   5.0734 r
  I_PCI_TOP/ctmTdsLR_2_4769/Y (NAND2X0_LVT)          0.0662   1.0000            0.0495 &   5.1230 f
  I_PCI_TOP/tmp_net863 (net)   1   0.6239 
  I_PCI_TOP/ctmTdsLR_3_4770/A1 (OA221X1_RVT)
                                            0.0000   0.0662   1.0000   0.0000   0.0000 &   5.1230 f
  I_PCI_TOP/ctmTdsLR_3_4770/Y (OA221X1_RVT)          0.1496   1.0000            0.4529 &   5.5759 f
  I_PCI_TOP/n6087 (net)        2   1.5694 
  I_PCI_TOP/U6126/A2 (OR2X1_RVT)            0.0000   0.1496   1.0000   0.0000   0.0000 &   5.5759 f
  I_PCI_TOP/U6126/Y (OR2X1_RVT)                      0.0760   1.0000            0.2422 &   5.8181 f
  I_PCI_TOP/n10408 (net)       2   1.3097 
  I_PCI_TOP/ctmTdsLR_1_3253/A1 (NAND2X0_LVT)
                                            0.0000   0.0760   1.0000   0.0000   0.0000 &   5.8181 f
  I_PCI_TOP/ctmTdsLR_1_3253/Y (NAND2X0_LVT)          0.0878   1.0000            0.0892 &   5.9072 r
  I_PCI_TOP/tmp_net198 (net)   1   0.6724 
  I_PCI_TOP/ctmTdsLR_2_3254/A1 (NAND2X0_LVT)
                                            0.0000   0.0878   1.0000   0.0000   0.0000 &   5.9072 r
  I_PCI_TOP/ctmTdsLR_2_3254/Y (NAND2X0_LVT)          0.0946   1.0000            0.0642 &   5.9714 f
  I_PCI_TOP/n6091 (net)        2   1.4237 
  I_PCI_TOP/U6130/A2 (NOR2X1_RVT)           0.0000   0.0946   1.0000   0.0000   0.0000 &   5.9714 f
  I_PCI_TOP/U6130/Y (NOR2X1_RVT)                     0.0752   1.0000            0.2691 &   6.2405 r
  I_PCI_TOP/n10723 (net)       2   1.4176 
  I_PCI_TOP/ctmTdsLR_3_6545/A (INVX0_LVT)   0.0000   0.0752   1.0000   0.0000   0.0000 &   6.2405 r
  I_PCI_TOP/ctmTdsLR_3_6545/Y (INVX0_LVT)            0.0410   1.0000            0.0345 &   6.2750 f
  I_PCI_TOP/tmp_net1185 (net)
                               1   0.8059 
  I_PCI_TOP/ctmTdsLR_2_6544/A1 (NAND2X0_LVT)
                                            0.0018   0.0410   1.0000   0.0013   0.0013 &   6.2763 f
  I_PCI_TOP/ctmTdsLR_2_6544/Y (NAND2X0_LVT)          0.0917   1.0000            0.0679 &   6.3442 r
  I_PCI_TOP/tmp_net1186 (net)
                               1   0.7444 
  I_PCI_TOP/ctmTdsLR_1_6543/A1 (NAND2X4_RVT)
                                            0.0000   0.0917   1.0000   0.0000   0.0000 &   6.3442 r
  I_PCI_TOP/ctmTdsLR_1_6543/Y (NAND2X4_RVT)          0.1205   1.0000            0.2896 &   6.6339 f
  I_PCI_TOP/HFSNET_155 (net)  17  17.4530 
  I_PCI_TOP/ctmTdsLR_2_3621/A (INVX0_LVT)   0.0000   0.1207   1.0000   0.0000   0.0009 &   6.6347 f
  I_PCI_TOP/ctmTdsLR_2_3621/Y (INVX0_LVT)            0.0692   1.0000            0.0965 &   6.7312 r
  I_PCI_TOP/tmp_net341 (net)   1   1.0235 
  I_PCI_TOP/ctmTdsLR_3_3622/A2 (OA221X1_RVT)
                                            0.0113   0.0692   1.0000   0.0081   0.0081 &   6.7393 r
  I_PCI_TOP/ctmTdsLR_3_3622/Y (OA221X1_RVT)          0.1235   1.0000            0.2890 &   7.0282 r
  I_PCI_TOP/n10969 (net)       1   1.8197 
  I_PCI_TOP/U10591/A1 (XOR2X2_RVT)          0.0000   0.1235   1.0000   0.0000   0.0000 &   7.0283 r
  I_PCI_TOP/U10591/Y (XOR2X2_RVT)                    0.1226   1.0000            0.3907 &   7.4189 f
  I_PCI_TOP/I_PCI_CORE_N398 (net)
                               1   1.1576 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__29_/D (SDFFARX1_RVT)
                                            0.0070   0.1226   1.0000   0.0050   0.0051 &   7.4240 f
  data arrival time                                                                        7.4240

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6208     8.1208
  clock reconvergence pessimism                                                 0.0553     8.1761
  clock uncertainty                                                            -0.1000     8.0761
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__29_/CLK (SDFFARX1_RVT)                            8.0761 r
  library setup time                                          1.0000           -0.6570     7.4191
  data required time                                                                       7.4191
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4191
  data arrival time                                                                       -7.4240
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0049


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16764_5574/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1079     1.1079
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__24_/CLK (SDFFARX1_HVT)
                                                     0.1141                     0.0000     1.1079 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__24_/Q (SDFFARX1_HVT)
                                                     0.3503   1.0000            1.3433 &   2.4513 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_11__24_ (net)
                               5   6.1931 
  I_SDRAM_TOP/I_SDRAM_IF/U2676/A4 (MUX41X1_RVT)
                                            0.0315   0.3503   1.0000   0.0218   0.0218 &   2.4731 f
  I_SDRAM_TOP/I_SDRAM_IF/U2676/Y (MUX41X1_RVT)       0.1846   1.0000            0.8726 &   3.3458 f
  I_SDRAM_TOP/I_SDRAM_IF/n1005 (net)
                               2   1.8164 
  I_SDRAM_TOP/I_SDRAM_IF/U3214/A2 (AO22X1_RVT)
                                            0.0108   0.1846   1.0000   0.0075   0.0075 &   3.3533 f
  I_SDRAM_TOP/I_SDRAM_IF/U3214/Y (AO22X1_RVT)        0.1044   1.0000            0.3971 &   3.7504 f
  I_SDRAM_TOP/I_SDRAM_IF/N935 (net)
                               1   1.6558 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__20_/D (SDFFARX1_HVT)
                                            0.0000   0.1044   1.0000   0.0000   0.0000 &   3.7504 f
  data arrival time                                                                        3.7504

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9994     5.0994
  clock reconvergence pessimism                                                 0.0901     5.1896
  clock uncertainty                                                            -0.1000     5.0896
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__20_/CLK (SDFFARX1_HVT)                       5.0896 r
  library setup time                                          1.0000           -1.3439     3.7456
  data required time                                                                       3.7456
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7456
  data arrival time                                                                       -3.7504
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0048


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0801     1.0801
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__2_/CLK (SDFFARX1_HVT)
                                                     0.1147                     0.0000     1.0801 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__2_/Q (SDFFARX1_HVT)
                                                     0.3294   1.0000            1.3309 &   2.4110 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_32__2_ (net)
                               5   5.6157 
  I_SDRAM_TOP/I_SDRAM_IF/U3572/A3 (MUX41X1_RVT)
                                            0.0508   0.3294   1.0000   0.0345   0.0345 &   2.4455 f
  I_SDRAM_TOP/I_SDRAM_IF/U3572/Y (MUX41X1_RVT)       0.1830   1.0000            0.8206 &   3.2661 f
  I_SDRAM_TOP/I_SDRAM_IF/n1308 (net)
                               2   1.5668 
  I_SDRAM_TOP/I_SDRAM_IF/U3574/A2 (AO22X1_RVT)
                                            0.0000   0.1830   1.0000   0.0000   0.0000 &   3.2661 f
  I_SDRAM_TOP/I_SDRAM_IF/U3574/Y (AO22X1_RVT)        0.1112   1.0000            0.4162 &   3.6823 f
  I_SDRAM_TOP/I_SDRAM_IF/N1923 (net)
                               1   3.0579 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__26_/D (SDFFARX1_HVT)
                                            0.0179   0.1112   1.0000   0.0125   0.0126 &   3.6949 f
  data arrival time                                                                        3.6949

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9743     5.0743
  clock reconvergence pessimism                                                 0.0685     5.1428
  clock uncertainty                                                            -0.1000     5.0428
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__26_/CLK (SDFFARX1_HVT)                       5.0428 r
  library setup time                                          1.0000           -1.3527     3.6901
  data required time                                                                       3.6901
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6901
  data arrival time                                                                       -3.6949
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0048


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__0_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__20_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_14300_5536/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6841     0.6841
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__0_/CLK (SDFFARX1_RVT)
                                                     0.0697                     0.0000     0.6841 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__0_/QN (SDFFARX1_RVT)
                                                     0.1543   1.0000            0.3830 &   1.0671 f
  I_PCI_TOP/mult_x_27_n811 (net)
                               2   2.2529 
  I_PCI_TOP/U7619/A (NBUFFX4_RVT)           0.0000   0.1543   1.0000   0.0000   0.0000 &   1.0671 f
  I_PCI_TOP/U7619/Y (NBUFFX4_RVT)                    0.1330   1.0000            0.2689 &   1.3360 f
  I_PCI_TOP/n12148 (net)      17  20.9149 
  I_PCI_TOP/U6057/A1 (OA22X1_HVT)           0.0000   0.1331   1.0000   0.0000   0.0023 &   1.3383 f
  I_PCI_TOP/U6057/Y (OA22X1_HVT)                     0.2190   1.0000            0.6739 &   2.0121 f
  I_PCI_TOP/n6017 (net)        1   0.6004 
  I_PCI_TOP/U6058/A1 (OR2X1_HVT)            0.0000   0.2190   1.0000   0.0000   0.0000 &   2.0121 f
  I_PCI_TOP/U6058/Y (OR2X1_HVT)                      0.2271   1.0000            0.5904 &   2.6026 f
  I_PCI_TOP/n6056 (net)        2   3.3256 
  I_PCI_TOP/U6100/A2 (XOR3X1_RVT)           0.0155   0.2271   1.0000   0.0107   0.0107 &   2.6133 f
  I_PCI_TOP/U6100/Y (XOR3X1_RVT)                     0.1293   1.0000            0.6237 &   3.2370 r
  I_PCI_TOP/n6058 (net)        2   1.1359 
  I_PCI_TOP/U6101/A2 (NOR2X1_HVT)           0.0000   0.1293   1.0000   0.0000   0.0000 &   3.2370 r
  I_PCI_TOP/U6101/Y (NOR2X1_HVT)                     0.1439   1.0000            0.4510 &   3.6879 f
  I_PCI_TOP/n9748 (net)        2   1.4051 
  I_PCI_TOP/U6103/A2 (OAI21X1_RVT)          0.0000   0.1439   1.0000   0.0000   0.0000 &   3.6879 f
  I_PCI_TOP/U6103/Y (OAI21X1_RVT)                    0.1366   1.0000            0.4657 &   4.1536 r
  I_PCI_TOP/n9948 (net)        3   3.2797 
  I_PCI_TOP/U3687/A2 (NAND3X0_LVT)          0.0196   0.1366   1.0000   0.0134   0.0135 &   4.1671 r
  I_PCI_TOP/U3687/Y (NAND3X0_LVT)                    0.1159   1.0000            0.1243 &   4.2914 f
  I_PCI_TOP/n11885 (net)       3   2.1889 
  I_PCI_TOP/ctmTdsLR_1_4550/A2 (AND3X1_RVT)
                                            0.0062   0.1159   1.0000   0.0043   0.0043 &   4.2957 f
  I_PCI_TOP/ctmTdsLR_1_4550/Y (AND3X1_RVT)           0.0891   1.0000            0.2493 &   4.5450 f
  I_PCI_TOP/tmp_net762 (net)   1   0.5332 
  I_PCI_TOP/ctmTdsLR_2_4551/A2 (AOI221X1_RVT)
                                            0.0000   0.0891   1.0000   0.0000   0.0000 &   4.5450 f
  I_PCI_TOP/ctmTdsLR_2_4551/Y (AOI221X1_RVT)         0.1144   1.0000            0.5283 &   5.0734 r
  I_PCI_TOP/n10139 (net)       2   2.9639 
  I_PCI_TOP/ctmTdsLR_2_4769/A1 (NAND2X0_LVT)
                                            0.0000   0.1144   1.0000   0.0000   0.0000 &   5.0734 r
  I_PCI_TOP/ctmTdsLR_2_4769/Y (NAND2X0_LVT)          0.0662   1.0000            0.0495 &   5.1230 f
  I_PCI_TOP/tmp_net863 (net)   1   0.6239 
  I_PCI_TOP/ctmTdsLR_3_4770/A1 (OA221X1_RVT)
                                            0.0000   0.0662   1.0000   0.0000   0.0000 &   5.1230 f
  I_PCI_TOP/ctmTdsLR_3_4770/Y (OA221X1_RVT)          0.1496   1.0000            0.4529 &   5.5759 f
  I_PCI_TOP/n6087 (net)        2   1.5694 
  I_PCI_TOP/U6126/A2 (OR2X1_RVT)            0.0000   0.1496   1.0000   0.0000   0.0000 &   5.5759 f
  I_PCI_TOP/U6126/Y (OR2X1_RVT)                      0.0760   1.0000            0.2422 &   5.8181 f
  I_PCI_TOP/n10408 (net)       2   1.3097 
  I_PCI_TOP/ctmTdsLR_1_3253/A1 (NAND2X0_LVT)
                                            0.0000   0.0760   1.0000   0.0000   0.0000 &   5.8181 f
  I_PCI_TOP/ctmTdsLR_1_3253/Y (NAND2X0_LVT)          0.0878   1.0000            0.0892 &   5.9072 r
  I_PCI_TOP/tmp_net198 (net)   1   0.6724 
  I_PCI_TOP/ctmTdsLR_2_3254/A1 (NAND2X0_LVT)
                                            0.0000   0.0878   1.0000   0.0000   0.0000 &   5.9072 r
  I_PCI_TOP/ctmTdsLR_2_3254/Y (NAND2X0_LVT)          0.0946   1.0000            0.0642 &   5.9714 f
  I_PCI_TOP/n6091 (net)        2   1.4237 
  I_PCI_TOP/U6130/A2 (NOR2X1_RVT)           0.0000   0.0946   1.0000   0.0000   0.0000 &   5.9714 f
  I_PCI_TOP/U6130/Y (NOR2X1_RVT)                     0.0752   1.0000            0.2691 &   6.2405 r
  I_PCI_TOP/n10723 (net)       2   1.4176 
  I_PCI_TOP/ctmTdsLR_3_6545/A (INVX0_LVT)   0.0000   0.0752   1.0000   0.0000   0.0000 &   6.2405 r
  I_PCI_TOP/ctmTdsLR_3_6545/Y (INVX0_LVT)            0.0410   1.0000            0.0345 &   6.2750 f
  I_PCI_TOP/tmp_net1185 (net)
                               1   0.8059 
  I_PCI_TOP/ctmTdsLR_2_6544/A1 (NAND2X0_LVT)
                                            0.0018   0.0410   1.0000   0.0013   0.0013 &   6.2763 f
  I_PCI_TOP/ctmTdsLR_2_6544/Y (NAND2X0_LVT)          0.0917   1.0000            0.0679 &   6.3442 r
  I_PCI_TOP/tmp_net1186 (net)
                               1   0.7444 
  I_PCI_TOP/ctmTdsLR_1_6543/A1 (NAND2X4_RVT)
                                            0.0000   0.0917   1.0000   0.0000   0.0000 &   6.3442 r
  I_PCI_TOP/ctmTdsLR_1_6543/Y (NAND2X4_RVT)          0.1205   1.0000            0.2896 &   6.6338 f
  I_PCI_TOP/HFSNET_155 (net)  17  17.4530 
  I_PCI_TOP/ctmTdsLR_1_3933/A (INVX0_HVT)   0.0000   0.1208   1.0000   0.0000   0.0011 &   6.6350 f
  I_PCI_TOP/ctmTdsLR_1_3933/Y (INVX0_HVT)            0.1073   1.0000            0.1446 &   6.7795 r
  I_PCI_TOP/tmp_net484 (net)   1   0.8218 
  I_PCI_TOP/ctmTdsLR_2_3934/A2 (OA21X1_RVT)
                                            0.0000   0.1073   1.0000   0.0000   0.0000 &   6.7795 r
  I_PCI_TOP/ctmTdsLR_2_3934/Y (OA21X1_RVT)           0.0891   1.0000            0.2156 &   6.9952 r
  I_PCI_TOP/n10958 (net)       1   1.1349 
  I_PCI_TOP/U10585/A1 (XOR2X1_RVT)          0.0000   0.0891   1.0000   0.0000   0.0000 &   6.9952 r
  I_PCI_TOP/U10585/Y (XOR2X1_RVT)                    0.1321   1.0000            0.4230 &   7.4182 f
  I_PCI_TOP/I_PCI_CORE_N389 (net)
                               1   0.5670 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__20_/D (SDFFARX1_RVT)
                                            0.0000   0.1321   1.0000   0.0000   0.0000 &   7.4182 f
  data arrival time                                                                        7.4182

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6201     8.1201
  clock reconvergence pessimism                                                 0.0553     8.1754
  clock uncertainty                                                            -0.1000     8.0754
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__20_/CLK (SDFFARX1_RVT)                            8.0754 r
  library setup time                                          1.0000           -0.6617     7.4137
  data required time                                                                       7.4137
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4137
  data arrival time                                                                       -7.4182
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0045


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1709     3.2209
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__25_/CLK (SDFFNARX1_HVT)
                                                     0.0852                     0.0000     3.2209 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__25_/Q (SDFFNARX1_HVT)
                                                     0.3472   1.0000            1.2320 &   4.4529 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1041] (net)
                               5   5.6719 
  I_SDRAM_TOP/I_SDRAM_IF/U5181/A4 (MUX41X1_RVT)
                                            0.0663   0.3472   1.0000   0.0434   0.0434 &   4.4963 f
  I_SDRAM_TOP/I_SDRAM_IF/U5181/Y (MUX41X1_RVT)       0.1836   1.0000            0.8656 &   5.3618 f
  I_SDRAM_TOP/I_SDRAM_IF/n2543 (net)
                               2   1.6587 
  I_SDRAM_TOP/I_SDRAM_IF/U5186/A2 (AO22X1_RVT)
                                            0.0000   0.1836   1.0000   0.0000   0.0000 &   5.3619 f
  I_SDRAM_TOP/I_SDRAM_IF/U5186/Y (AO22X1_RVT)        0.1053   1.0000            0.3983 &   5.7602 f
  I_SDRAM_TOP/I_SDRAM_IF/N2456 (net)
                               1   1.7683 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__21_/D (SDFFNARX1_HVT)
                                            0.0079   0.1053   1.0000   0.0055   0.0055 &   5.7657 f
  data arrival time                                                                        5.7657

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0785     7.2285
  clock reconvergence pessimism                                                 0.0796     7.3081
  clock uncertainty                                                            -0.1000     7.2081
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__21_/CLK (SDFFNARX1_HVT)                       7.2081 f
  library setup time                                          1.0000           -1.4464     5.7617
  data required time                                                                       5.7617
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7617
  data arrival time                                                                       -5.7657
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0040


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0749     1.0749
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__9_/CLK (SDFFARX1_HVT)
                                                     0.0866                     0.0000     1.0749 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__9_/Q (SDFFARX1_HVT)
                                                     0.3589   1.0000            1.3284 &   2.4033 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_28__9_ (net)
                               5   6.4248 
  I_SDRAM_TOP/I_SDRAM_IF/U3779/A4 (MUX41X1_RVT)
                                            0.0834   0.3589   1.0000   0.0565   0.0566 &   2.4599 f
  I_SDRAM_TOP/I_SDRAM_IF/U3779/Y (MUX41X1_RVT)       0.1809   1.0000            0.8627 &   3.3226 f
  I_SDRAM_TOP/I_SDRAM_IF/n1550 (net)
                               2   1.2519 
  I_SDRAM_TOP/I_SDRAM_IF/U3781/A2 (AO22X1_RVT)
                                            0.0000   0.1809   1.0000   0.0000   0.0000 &   3.3226 f
  I_SDRAM_TOP/I_SDRAM_IF/U3781/Y (AO22X1_RVT)        0.0931   1.0000            0.3850 &   3.7076 f
  I_SDRAM_TOP/I_SDRAM_IF/N1712 (net)
                               1   1.1382 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__5_/D (SDFFARX1_HVT)
                                            0.0068   0.0931   1.0000   0.0047   0.0047 &   3.7123 f
  data arrival time                                                                        3.7123

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9736     5.0736
  clock reconvergence pessimism                                                 0.0867     5.1602
  clock uncertainty                                                            -0.1000     5.0602
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__5_/CLK (SDFFARX1_HVT)                        5.0602 r
  library setup time                                          1.0000           -1.3518     3.7084
  data required time                                                                       3.7084
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7084
  data arrival time                                                                       -3.7123
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0039


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1661     3.2161
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__9_/CLK (SDFFNARX1_HVT)
                                                     0.0775                     0.0000     3.2161 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__9_/Q (SDFFNARX1_HVT)
                                                     0.3671   1.0000            1.2391 &   4.4552 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_801 (net)
                               5   6.2308 
  I_SDRAM_TOP/I_SDRAM_IF/U5757/A3 (MUX41X1_RVT)
                                            0.0707   0.3671   1.0000   0.0475   0.0475 &   4.5028 f
  I_SDRAM_TOP/I_SDRAM_IF/U5757/Y (MUX41X1_RVT)       0.1848   1.0000            0.8577 &   5.3604 f
  I_SDRAM_TOP/I_SDRAM_IF/n3172 (net)
                               2   1.8340 
  I_SDRAM_TOP/I_SDRAM_IF/U6375/A2 (AO22X1_RVT)
                                            0.0149   0.1848   1.0000   0.0103   0.0103 &   5.3708 f
  I_SDRAM_TOP/I_SDRAM_IF/U6375/Y (AO22X1_RVT)        0.0963   1.0000            0.3950 &   5.7657 f
  I_SDRAM_TOP/I_SDRAM_IF/N2816 (net)
                               1   1.5263 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__1_/D (SDFFNARX1_HVT)
                                            0.0000   0.0963   1.0000   0.0000   0.0000 &   5.7657 f
  data arrival time                                                                        5.7657

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0769     7.2269
  clock reconvergence pessimism                                                 0.0796     7.3065
  clock uncertainty                                                            -0.1000     7.2065
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__1_/CLK (SDFFNARX1_HVT)                       7.2065 f
  library setup time                                          1.0000           -1.4446     5.7618
  data required time                                                                       5.7618
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7618
  data arrival time                                                                       -5.7657
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0039


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__13_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__23_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_24620_5531/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6951     0.6951
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__13_/CLK (SDFFARX1_RVT)
                                                     0.0759                     0.0000     0.6951 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__13_/QN (SDFFARX1_RVT)
                                                     0.1710   1.0000            0.4221 &   1.1172 r
  I_PCI_TOP/mult_x_25_n798 (net)
                               3   3.0336 
  I_PCI_TOP/ZBUF_767_inst_2614/A (NBUFFX4_HVT)
                                            0.0049   0.1710   1.0000   0.0034   0.0034 &   1.1206 r
  I_PCI_TOP/ZBUF_767_inst_2614/Y (NBUFFX4_HVT)       0.3267   1.0000            0.4411 &   1.5618 r
  I_PCI_TOP/ZBUF_767_3 (net)  14  20.3802 
  I_PCI_TOP/U8622/A2 (NOR2X1_HVT)           0.0148   0.3266   1.0000   0.0103   0.0103 &   1.5721 r
  I_PCI_TOP/U8622/Y (NOR2X1_HVT)                     0.1745   1.0000            0.6235 &   2.1956 f
  I_PCI_TOP/n8740 (net)        1   2.3238 
  I_PCI_TOP/U8775/CI (FADDX1_RVT)           0.0130   0.1745   1.0000   0.0090   0.0090 &   2.2046 f
  I_PCI_TOP/U8775/S (FADDX1_RVT)                     0.1710   1.0000            0.6166 &   2.8212 r
  I_PCI_TOP/n8764 (net)        2   3.9470 
  I_PCI_TOP/ctmTdsLR_1_2851/A1 (XOR3X1_RVT)
                                            0.0000   0.1710   1.0000   0.0000   0.0000 &   2.8212 r
  I_PCI_TOP/ctmTdsLR_1_2851/Y (XOR3X1_RVT)           0.1504   1.0000            0.6785 &   3.4997 f
  I_PCI_TOP/n8842 (net)        1   3.5785 
  I_PCI_TOP/U8844/A (FADDX1_RVT)            0.0056   0.1504   1.0000   0.0039   0.0039 &   3.5036 f
  I_PCI_TOP/U8844/CO (FADDX1_RVT)                    0.1385   1.0000            0.4078 &   3.9115 f
  I_PCI_TOP/n8835 (net)        1   2.1259 
  I_PCI_TOP/U8840/B (FADDX1_RVT)            0.0000   0.1385   1.0000   0.0000   0.0000 &   3.9115 f
  I_PCI_TOP/U8840/S (FADDX1_RVT)                     0.1363   1.0000            0.5532 &   4.4647 r
  I_PCI_TOP/n8837 (net)        1   2.3529 
  I_PCI_TOP/U8843/CI (FADDX1_RVT)           0.0115   0.1363   1.0000   0.0080   0.0080 &   4.4727 r
  I_PCI_TOP/U8843/S (FADDX1_RVT)                     0.1445   1.0000            0.4816 &   4.9543 f
  I_PCI_TOP/n9421 (net)        2   1.8590 
  I_PCI_TOP/U8883/A1 (NOR2X0_HVT)           0.0000   0.1445   1.0000   0.0000   0.0000 &   4.9543 f
  I_PCI_TOP/U8883/Y (NOR2X0_HVT)                     0.1562   1.0000            0.5905 &   5.5449 r
  I_PCI_TOP/n11057 (net)       2   1.8157 
  I_PCI_TOP/U8884/A2 (NOR2X0_RVT)           0.0000   0.1562   1.0000   0.0000   0.0000 &   5.5449 r
  I_PCI_TOP/U8884/Y (NOR2X0_RVT)                     0.0699   1.0000            0.2607 &   5.8056 f
  I_PCI_TOP/n10987 (net)       2   1.9669 
  I_PCI_TOP/U10602/A (INVX1_RVT)            0.0028   0.0699   1.0000   0.0019   0.0019 &   5.8075 f
  I_PCI_TOP/U10602/Y (INVX1_RVT)                     0.1166   1.0000            0.1107 &   5.9182 r
  I_PCI_TOP/n11012 (net)       4   3.0946 
  I_PCI_TOP/U10624/A2 (NOR2X1_RVT)          0.0000   0.1166   1.0000   0.0000   0.0000 &   5.9182 r
  I_PCI_TOP/U10624/Y (NOR2X1_RVT)                    0.0762   1.0000            0.2427 &   6.1609 f
  I_PCI_TOP/n11017 (net)       3   2.4579 
  I_PCI_TOP/U10625/A2 (NAND2X0_LVT)         0.0000   0.0762   1.0000   0.0000   0.0000 &   6.1609 f
  I_PCI_TOP/U10625/Y (NAND2X0_LVT)                   0.1692   1.0000            0.1389 &   6.2998 r
  I_PCI_TOP/n11088 (net)       3   2.4267 
  I_PCI_TOP/U10669/A (INVX0_HVT)            0.0000   0.1692   1.0000   0.0000   0.0000 &   6.2998 r
  I_PCI_TOP/U10669/Y (INVX0_HVT)                     0.0999   1.0000            0.1626 &   6.4625 f
  I_PCI_TOP/n11075 (net)       1   0.6559 
  I_PCI_TOP/ctmTdsLR_3_3941/A2 (AO221X1_RVT)
                                            0.0107   0.0999   1.0000   0.0074   0.0074 &   6.4699 f
  I_PCI_TOP/ctmTdsLR_3_3941/Y (AO221X1_RVT)          0.1213   1.0000            0.4720 &   6.9419 f
  I_PCI_TOP/tmp_net488 (net)   1   1.3701 
  I_PCI_TOP/ctmTdsLR_4_3942/S0 (MUX21X1_RVT)
                                            0.0000   0.1213   1.0000   0.0000   0.0000 &   6.9419 f
  I_PCI_TOP/ctmTdsLR_4_3942/Y (MUX21X1_RVT)          0.1675   1.0000            0.4502 &   7.3922 f
  I_PCI_TOP/I_PCI_CORE_N328 (net)
                               1   1.8125 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__23_/D (SDFFARX1_RVT)
                                            0.0000   0.1675   1.0000   0.0000   0.0000 &   7.3922 f
  data arrival time                                                                        7.3922

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6162     8.1162
  clock reconvergence pessimism                                                 0.0572     8.1734
  clock uncertainty                                                            -0.1000     8.0734
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__23_/CLK (SDFFARX1_RVT)                            8.0734 r
  library setup time                                          1.0000           -0.6849     7.3885
  data required time                                                                       7.3885
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.3885
  data arrival time                                                                       -7.3922
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0037


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1079     1.1079
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__28_/CLK (SDFFARX1_HVT)
                                                     0.1141                     0.0000     1.1079 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__28_/Q (SDFFARX1_HVT)
                                                     0.2970   1.0000            1.3106 &   2.4186 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_8__28_ (net)
                               5   4.7221 
  I_SDRAM_TOP/I_SDRAM_IF/U3233/A3 (MUX41X1_RVT)
                                            0.0314   0.2970   1.0000   0.0217   0.0218 &   2.4403 f
  I_SDRAM_TOP/I_SDRAM_IF/U3233/Y (MUX41X1_RVT)       0.1848   1.0000            0.8032 &   3.2435 f
  I_SDRAM_TOP/I_SDRAM_IF/n1021 (net)
                               2   1.8483 
  I_SDRAM_TOP/I_SDRAM_IF/U3235/A2 (AO22X1_RVT)
                                            0.0000   0.1848   1.0000   0.0000   0.0000 &   3.2435 f
  I_SDRAM_TOP/I_SDRAM_IF/U3235/Y (AO22X1_RVT)        0.1236   1.0000            0.4313 &   3.6748 f
  I_SDRAM_TOP/I_SDRAM_IF/N777 (net)
                               1   4.1041 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__20_/D (SDFFARX1_HVT)
                                            0.0151   0.1236   1.0000   0.0105   0.0106 &   3.6854 f
  data arrival time                                                                        3.6854

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9737     5.0737
  clock reconvergence pessimism                                                 0.0685     5.1422
  clock uncertainty                                                            -0.1000     5.0422
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__20_/CLK (SDFFARX1_HVT)                        5.0422 r
  library setup time                                          1.0000           -1.3604     3.6818
  data required time                                                                       3.6818
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6818
  data arrival time                                                                       -3.6854
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0036


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__16_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__21_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_14300_5536/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6991     0.6991
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__16_/CLK (SDFFARX1_HVT)
                                                     0.0968                     0.0000     0.6991 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__16_/QN (SDFFARX1_HVT)
                                                     0.3549   1.0000            0.9408 &   1.6399 r
  I_PCI_TOP/mult_x_28_n827 (net)
                               2   2.2782 
  I_PCI_TOP/U698/A (NBUFFX4_RVT)            0.0000   0.3549   1.0000   0.0000   0.0000 &   1.6399 r
  I_PCI_TOP/U698/Y (NBUFFX4_RVT)                     0.1860   1.0000            0.3537 &   1.9936 r
  I_PCI_TOP/n12293 (net)      15  18.9581 
  I_PCI_TOP/U4029/A2 (NOR2X1_RVT)           0.0000   0.1859   1.0000   0.0000   0.0009 &   1.9945 r
  I_PCI_TOP/U4029/Y (NOR2X1_RVT)                     0.1262   1.0000            0.3179 &   2.3124 f
  I_PCI_TOP/n4038 (net)        2   6.0927 
  I_PCI_TOP/U4032/A1 (XOR3X1_RVT)           0.0108   0.1262   1.0000   0.0075   0.0076 &   2.3200 f
  I_PCI_TOP/U4032/Y (XOR3X1_RVT)                     0.1500   1.0000            0.6457 &   2.9657 f
  I_PCI_TOP/n4029 (net)        2   3.5264 
  I_PCI_TOP/U4102/B (FADDX1_RVT)            0.0000   0.1500   1.0000   0.0000   0.0000 &   2.9657 f
  I_PCI_TOP/U4102/CO (FADDX1_RVT)                    0.1254   1.0000            0.3419 &   3.3076 f
  I_PCI_TOP/n4041 (net)        2   1.3588 
  I_PCI_TOP/U1655/A1 (OR2X1_RVT)            0.0000   0.1254   1.0000   0.0000   0.0000 &   3.3076 f
  I_PCI_TOP/U1655/Y (OR2X1_RVT)                      0.0753   1.0000            0.2704 &   3.5781 f
  I_PCI_TOP/n11709 (net)       2   1.2984 
  I_PCI_TOP/ctmTdsLR_2_6133/A1 (NAND2X0_RVT)
                                            0.0000   0.0753   1.0000   0.0000   0.0000 &   3.5781 f
  I_PCI_TOP/ctmTdsLR_2_6133/Y (NAND2X0_RVT)          0.2020   1.0000            0.1621 &   3.7402 r
  I_PCI_TOP/n4043 (net)        2   1.5394 
  I_PCI_TOP/ctmTdsLR_2_6311/A2 (NAND2X0_RVT)
                                            0.0226   0.2020   1.0000   0.0157   0.0157 &   3.7559 r
  I_PCI_TOP/ctmTdsLR_2_6311/Y (NAND2X0_RVT)          0.0905   1.0000            0.1626 &   3.9184 f
  I_PCI_TOP/tmp_net1017 (net)
                               1   0.5211 
  I_PCI_TOP/ctmTdsLR_1_6310/A3 (OA21X1_RVT)
                                            0.0000   0.0905   1.0000   0.0000   0.0000 &   3.9184 f
  I_PCI_TOP/ctmTdsLR_1_6310/Y (OA21X1_RVT)           0.1258   1.0000            0.2571 &   4.1756 f
  I_PCI_TOP/n4045 (net)        2   3.7729 
  I_PCI_TOP/U4113/A2 (NOR2X1_RVT)           0.0060   0.1258   1.0000   0.0042   0.0042 &   4.1798 f
  I_PCI_TOP/U4113/Y (NOR2X1_RVT)                     0.0785   1.0000            0.2877 &   4.4675 r
  I_PCI_TOP/n4080 (net)        2   1.5552 
  I_PCI_TOP/U4114/A (INVX0_RVT)             0.0000   0.0785   1.0000   0.0000   0.0000 &   4.4675 r
  I_PCI_TOP/U4114/Y (INVX0_RVT)                      0.0456   1.0000            0.0623 &   4.5298 f
  I_PCI_TOP/n4047 (net)        1   0.6409 
  I_PCI_TOP/U4115/A2 (NAND2X0_RVT)          0.0018   0.0456   1.0000   0.0013   0.0013 &   4.5311 f
  I_PCI_TOP/U4115/Y (NAND2X0_RVT)                    0.1970   1.0000            0.1447 &   4.6758 r
  I_PCI_TOP/n4052 (net)        1   1.4943 
  I_PCI_TOP/U4118/A1 (XOR2X1_RVT)           0.0000   0.1970   1.0000   0.0000   0.0000 &   4.6758 r
  I_PCI_TOP/U4118/Y (XOR2X1_RVT)                     0.1555   1.0000            0.5183 &   5.1941 f
  I_PCI_TOP/n4111 (net)        1   2.0137 
  I_PCI_TOP/U4170/B (FADDX1_RVT)            0.0000   0.1555   1.0000   0.0000   0.0000 &   5.1941 f
  I_PCI_TOP/U4170/S (FADDX1_RVT)                     0.1375   1.0000            0.4707 &   5.6648 f
  I_PCI_TOP/n4327 (net)        2   1.3152 
  I_PCI_TOP/U4121/A1 (NOR2X0_RVT)           0.0106   0.1375   1.0000   0.0073   0.0073 &   5.6722 f
  I_PCI_TOP/U4121/Y (NOR2X0_RVT)                     0.1037   1.0000            0.3537 &   6.0259 r
  I_PCI_TOP/n10455 (net)       3   2.5879 
  I_PCI_TOP/U4172/A1 (NOR2X0_RVT)           0.0000   0.1037   1.0000   0.0000   0.0000 &   6.0259 r
  I_PCI_TOP/U4172/Y (NOR2X0_RVT)                     0.0679   1.0000            0.2372 &   6.2631 f
  I_PCI_TOP/n4323 (net)        2   1.8103 
  I_PCI_TOP/ctmTdsLR_1_3445/A2 (NAND2X0_RVT)
                                            0.0037   0.0679   1.0000   0.0026   0.0026 &   6.2657 f
  I_PCI_TOP/ctmTdsLR_1_3445/Y (NAND2X0_RVT)          0.1347   1.0000            0.1283 &   6.3940 r
  I_PCI_TOP/tmp_net270 (net)   1   0.7677 
  I_PCI_TOP/ctmTdsLR_2_6605/A1 (NAND3X0_LVT)
                                            0.0000   0.1347   1.0000   0.0000   0.0000 &   6.3941 r
  I_PCI_TOP/ctmTdsLR_2_6605/Y (NAND3X0_LVT)          0.0878   1.0000            0.0650 &   6.4591 f
  I_PCI_TOP/tmp_net1227 (net)
                               1   0.6608 
  I_PCI_TOP/ctmTdsLR_1_6604/A (INVX0_LVT)   0.0000   0.0878   1.0000   0.0000   0.0000 &   6.4591 f
  I_PCI_TOP/ctmTdsLR_1_6604/Y (INVX0_LVT)            0.0850   1.0000            0.1015 &   6.5606 r
  I_PCI_TOP/ZINV_349_1 (net)   2   2.5339 
  I_PCI_TOP/ZINV_235_inst_2578/A (INVX2_RVT)
                                            0.0000   0.0850   1.0000   0.0000   0.0000 &   6.5606 r
  I_PCI_TOP/ZINV_235_inst_2578/Y (INVX2_RVT)         0.0945   1.0000            0.1030 &   6.6636 f
  I_PCI_TOP/ZINV_235_1 (net)  10   9.2596 
  I_PCI_TOP/U10345/A1 (AOI21X1_RVT)         0.0000   0.0946   1.0000   0.0000   0.0006 &   6.6643 f
  I_PCI_TOP/U10345/Y (AOI21X1_RVT)                   0.0801   1.0000            0.3629 &   7.0272 r
  I_PCI_TOP/n10629 (net)       1   1.4696 
  I_PCI_TOP/U10347/A1 (XOR2X2_RVT)          0.0000   0.0801   1.0000   0.0000   0.0000 &   7.0272 r
  I_PCI_TOP/U10347/Y (XOR2X2_RVT)                    0.1310   1.0000            0.3844 &   7.4116 f
  I_PCI_TOP/I_PCI_CORE_N422 (net)
                               1   2.2140 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__21_/D (SDFFARX1_RVT)
                                            0.0043   0.1310   1.0000   0.0030   0.0030 &   7.4146 f
  data arrival time                                                                        7.4146

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6165     8.1165
  clock reconvergence pessimism                                                 0.0553     8.1718
  clock uncertainty                                                            -0.1000     8.0718
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__21_/CLK (SDFFARX1_RVT)                            8.0718 r
  library setup time                                          1.0000           -0.6607     7.4111
  data required time                                                                       7.4111
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4111
  data arrival time                                                                       -7.4146
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0035


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__1_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__16_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_14300_5536/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6999     0.6999
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__1_/CLK (SDFFARX1_RVT)
                                                     0.1029                     0.0000     0.6999 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__1_/QN (SDFFARX1_RVT)
                                                     0.1544   1.0000            0.4041 &   1.1040 f
  I_PCI_TOP/mult_x_29_n810 (net)
                               2   2.2469 
  I_PCI_TOP/HFSBUF_209_1170/A (NBUFFX8_HVT)
                                            0.0000   0.1544   1.0000   0.0000   0.0000 &   1.1040 f
  I_PCI_TOP/HFSBUF_209_1170/Y (NBUFFX8_HVT)          0.1918   1.0000            0.3524 &   1.4564 f
  I_PCI_TOP/HFSNET_174 (net)  15  17.8717 
  I_PCI_TOP/U1662/A1 (OR2X1_RVT)            0.0000   0.1919   1.0000   0.0000   0.0011 &   1.4575 f
  I_PCI_TOP/U1662/Y (OR2X1_RVT)                      0.0808   1.0000            0.3300 &   1.7875 f
  I_PCI_TOP/n1659 (net)        2   1.7369 
  I_PCI_TOP/U1663/A (INVX0_HVT)             0.0025   0.0808   1.0000   0.0017   0.0018 &   1.7893 f
  I_PCI_TOP/U1663/Y (INVX0_HVT)                      0.0796   1.0000            0.1019 &   1.8912 r
  I_PCI_TOP/n1658 (net)        1   0.5061 
  I_PCI_TOP/U1664/A2 (AND2X1_HVT)           0.0000   0.0796   1.0000   0.0000   0.0000 &   1.8912 r
  I_PCI_TOP/U1664/Y (AND2X1_HVT)                     0.1863   1.0000            0.3942 &   2.2854 r
  I_PCI_TOP/n1743 (net)        2   1.7493 
  I_PCI_TOP/U1763/A (INVX0_RVT)             0.0178   0.1863   1.0000   0.0123   0.0123 &   2.2977 r
  I_PCI_TOP/U1763/Y (INVX0_RVT)                      0.0867   1.0000            0.1001 &   2.3978 f
  I_PCI_TOP/n1748 (net)        1   0.6491 
  I_PCI_TOP/ctmTdsLR_1_2986/A5 (OA221X1_RVT)
                                            0.0000   0.0867   1.0000   0.0000   0.0000 &   2.3978 f
  I_PCI_TOP/ctmTdsLR_1_2986/Y (OA221X1_RVT)          0.1660   1.0000            0.2734 &   2.6712 f
  I_PCI_TOP/n1766 (net)        1   2.8512 
  I_PCI_TOP/U1777/A (FADDX1_RVT)            0.0069   0.1660   1.0000   0.0048   0.0048 &   2.6761 f
  I_PCI_TOP/U1777/S (FADDX1_RVT)                     0.1756   1.0000            0.6526 &   3.3287 r
  I_PCI_TOP/n1756 (net)        3   4.1504 
  I_PCI_TOP/U1769/A3 (XNOR3X1_RVT)          0.0076   0.1756   1.0000   0.0052   0.0053 &   3.3340 r
  I_PCI_TOP/U1769/Y (XNOR3X1_RVT)                    0.1774   1.0000            0.3355 &   3.6695 f
  I_PCI_TOP/n1772 (net)        2   1.4661 
  I_PCI_TOP/U1782/A1 (NAND2X0_LVT)          0.0000   0.1774   1.0000   0.0000   0.0000 &   3.6695 f
  I_PCI_TOP/U1782/Y (NAND2X0_LVT)                    0.1180   1.0000            0.1717 &   3.8412 r
  I_PCI_TOP/n9874 (net)        2   1.3396 
  I_PCI_TOP/U1783/A (INVX0_HVT)             0.0069   0.1180   1.0000   0.0048   0.0048 &   3.8460 r
  I_PCI_TOP/U1783/Y (INVX0_HVT)                      0.1297   1.0000            0.1558 &   4.0018 f
  I_PCI_TOP/n9932 (net)        2   1.5056 
  I_PCI_TOP/ctmTdsLR_1_4044/A2 (NAND2X0_RVT)
                                            0.0057   0.1297   1.0000   0.0040   0.0040 &   4.0058 f
  I_PCI_TOP/ctmTdsLR_1_4044/Y (NAND2X0_RVT)          0.1306   1.0000            0.1705 &   4.1764 r
  I_PCI_TOP/tmp_net535 (net)   1   0.6747 
  I_PCI_TOP/ctmTdsLR_2_6702/A2 (NAND3X0_LVT)
                                            0.0000   0.1306   1.0000   0.0000   0.0000 &   4.1764 r
  I_PCI_TOP/ctmTdsLR_2_6702/Y (NAND3X0_LVT)          0.0849   1.0000            0.0875 &   4.2638 f
  I_PCI_TOP/tmp_net1294 (net)
                               1   0.8153 
  I_PCI_TOP/ctmTdsLR_1_6701/A (INVX0_LVT)   0.0000   0.0849   1.0000   0.0000   0.0000 &   4.2638 f
  I_PCI_TOP/ctmTdsLR_1_6701/Y (INVX0_LVT)            0.0854   1.0000            0.1004 &   4.3643 r
  I_PCI_TOP/n9990 (net)        3   2.5873 
  I_PCI_TOP/ctmTdsLR_1_4536/A1 (OR2X1_RVT)
                                            0.0000   0.0854   1.0000   0.0000   0.0000 &   4.3643 r
  I_PCI_TOP/ctmTdsLR_1_4536/Y (OR2X1_RVT)            0.0669   1.0000            0.1516 &   4.5158 r
  I_PCI_TOP/tmp_net756 (net)   1   0.8293 
  I_PCI_TOP/ctmTdsLR_2_4537/A2 (OA221X1_LVT)
                                            0.0000   0.0669   1.0000   0.0000   0.0000 &   4.5158 r
  I_PCI_TOP/ctmTdsLR_2_4537/Y (OA221X1_LVT)          0.0880   1.0000            0.1563 &   4.6721 r
  I_PCI_TOP/n10142 (net)       3   3.1723 
  I_PCI_TOP/ctmTdsLR_1_4759/A4 (AO222X1_LVT)
                                            0.0000   0.0880   1.0000   0.0000   0.0000 &   4.6722 r
  I_PCI_TOP/ctmTdsLR_1_4759/Y (AO222X1_LVT)          0.0915   1.0000            0.1813 &   4.8534 r
  I_PCI_TOP/n10165 (net)       2   3.2042 
  I_PCI_TOP/ctmTdsLR_1_2877/A1 (NAND2X0_LVT)
                                            0.0058   0.0915   1.0000   0.0040   0.0040 &   4.8575 r
  I_PCI_TOP/ctmTdsLR_1_2877/Y (NAND2X0_LVT)          0.0619   1.0000            0.0523 &   4.9098 f
  I_PCI_TOP/tmp_net65 (net)    1   0.8339 
  I_PCI_TOP/ctmTdsLR_2_2878/A1 (NAND2X0_LVT)
                                            0.0000   0.0619   1.0000   0.0000   0.0000 &   4.9098 f
  I_PCI_TOP/ctmTdsLR_2_2878/Y (NAND2X0_LVT)          0.1105   1.0000            0.1000 &   5.0097 r
  I_PCI_TOP/n1810 (net)        2   1.4548 
  I_PCI_TOP/U1808/A1 (AND2X1_RVT)           0.0000   0.1105   1.0000   0.0000   0.0000 &   5.0097 r
  I_PCI_TOP/U1808/Y (AND2X1_RVT)                     0.0864   1.0000            0.1801 &   5.1899 r
  I_PCI_TOP/n10520 (net)       2   1.5638 
  I_PCI_TOP/U1810/A2 (OAI21X1_RVT)          0.0000   0.0864   1.0000   0.0000   0.0000 &   5.1899 r
  I_PCI_TOP/U1810/Y (OAI21X1_RVT)                    0.1304   1.0000            0.3754 &   5.5653 f
  I_PCI_TOP/n10787 (net)       3   3.1315 
  I_PCI_TOP/U1818/A1 (AO21X1_RVT)           0.0000   0.1304   1.0000   0.0000   0.0000 &   5.5653 f
  I_PCI_TOP/U1818/Y (AO21X1_RVT)                     0.1419   1.0000            0.3757 &   5.9410 f
  I_PCI_TOP/n11254 (net)       6   5.2015 
  I_PCI_TOP/ctmTdsLR_1_3601/A (INVX0_LVT)   0.0037   0.1419   1.0000   0.0026   0.0028 &   5.9438 f
  I_PCI_TOP/ctmTdsLR_1_3601/Y (INVX0_LVT)            0.0731   1.0000            0.0980 &   6.0419 r
  I_PCI_TOP/tmp_net330 (net)   1   0.7100 
  I_PCI_TOP/ctmTdsLR_2_3602/A2 (OA21X1_RVT)
                                            0.0000   0.0731   1.0000   0.0000   0.0000 &   6.0419 r
  I_PCI_TOP/ctmTdsLR_2_3602/Y (OA21X1_RVT)           0.0968   1.0000            0.2021 &   6.2440 r
  I_PCI_TOP/n11201 (net)       1   1.5235 
  I_PCI_TOP/U10754/A1 (XOR2X1_RVT)          0.0045   0.0968   1.0000   0.0031   0.0031 &   6.2471 r
  I_PCI_TOP/U10754/Y (XOR2X1_RVT)                    0.1442   1.0000            0.4496 &   6.6967 f
  I_PCI_TOP/I_PCI_CORE_N449 (net)
                               1   1.2843 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__16_/D (SDFFARX1_HVT)
                                            0.0074   0.1442   1.0000   0.0050   0.0051 &   6.7018 f
  data arrival time                                                                        6.7018

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6253     8.1253
  clock reconvergence pessimism                                                 0.0553     8.1806
  clock uncertainty                                                            -0.1000     8.0806
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__16_/CLK (SDFFARX1_HVT)                            8.0806 r
  library setup time                                          1.0000           -1.3823     6.6984
  data required time                                                                       6.6984
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.6984
  data arrival time                                                                       -6.7018
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0034


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0797     1.0797
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__15_/CLK (SDFFARX1_HVT)
                                                     0.0917                     0.0000     1.0797 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__15_/Q (SDFFARX1_HVT)
                                                     0.3212   1.0000            1.3089 &   2.3886 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_12__15_ (net)
                               5   5.3808 
  I_SDRAM_TOP/I_SDRAM_IF/U3190/A4 (MUX41X1_RVT)
                                            0.0330   0.3212   1.0000   0.0228   0.0229 &   2.4114 f
  I_SDRAM_TOP/I_SDRAM_IF/U3190/Y (MUX41X1_RVT)       0.1850   1.0000            0.8515 &   3.2630 f
  I_SDRAM_TOP/I_SDRAM_IF/n985 (net)
                               2   1.8729 
  I_SDRAM_TOP/I_SDRAM_IF/U3192/A2 (AO22X1_RVT)
                                            0.0137   0.1850   1.0000   0.0095   0.0095 &   3.2725 f
  I_SDRAM_TOP/I_SDRAM_IF/U3192/Y (AO22X1_RVT)        0.1133   1.0000            0.4201 &   3.6925 f
  I_SDRAM_TOP/I_SDRAM_IF/N958 (net)
                               1   3.2350 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__11_/D (SDFFARX1_HVT)
                                            0.0083   0.1133   1.0000   0.0057   0.0058 &   3.6983 f
  data arrival time                                                                        3.6983

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9742     5.0742
  clock reconvergence pessimism                                                 0.0867     5.1609
  clock uncertainty                                                            -0.1000     5.0609
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__11_/CLK (SDFFARX1_HVT)                       5.0609 r
  library setup time                                          1.0000           -1.3659     3.6950
  data required time                                                                       3.6950
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6950
  data arrival time                                                                       -3.6983
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0034


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0801     1.0801
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__2_/CLK (SDFFARX1_HVT)
                                                     0.1147                     0.0000     1.0801 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__2_/Q (SDFFARX1_HVT)
                                                     0.3294   1.0000            1.3309 &   2.4110 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_32__2_ (net)
                               5   5.6157 
  I_SDRAM_TOP/I_SDRAM_IF/U2507/A4 (MUX41X1_RVT)
                                            0.0508   0.3294   1.0000   0.0345   0.0345 &   2.4455 f
  I_SDRAM_TOP/I_SDRAM_IF/U2507/Y (MUX41X1_RVT)       0.1854   1.0000            0.8601 &   3.3056 f
  I_SDRAM_TOP/I_SDRAM_IF/n1303 (net)
                               2   1.9442 
  I_SDRAM_TOP/I_SDRAM_IF/U2509/A2 (AO22X1_RVT)
                                            0.0164   0.1854   1.0000   0.0114   0.0114 &   3.3170 f
  I_SDRAM_TOP/I_SDRAM_IF/U2509/Y (AO22X1_RVT)        0.0890   1.0000            0.3895 &   3.7065 f
  I_SDRAM_TOP/I_SDRAM_IF/N1927 (net)
                               1   1.1866 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__30_/D (SDFFARX1_HVT)
                                            0.0000   0.0890   1.0000   0.0000   0.0000 &   3.7065 f
  data arrival time                                                                        3.7065

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9743     5.0743
  clock reconvergence pessimism                                                 0.0685     5.1428
  clock uncertainty                                                            -0.1000     5.0428
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__30_/CLK (SDFFARX1_HVT)                       5.0428 r
  library setup time                                          1.0000           -1.3396     3.7033
  data required time                                                                       3.7033
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7033
  data arrival time                                                                       -3.7065
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0032


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1643     3.2143
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__15_/CLK (SDFFNARX1_HVT)
                                                     0.0765                     0.0000     3.2143 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__15_/Q (SDFFNARX1_HVT)
                                                     0.3390   1.0000            1.2200 &   4.4343 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_338 (net)
                               5   5.4384 
  I_SDRAM_TOP/I_SDRAM_IF/U6817/A4 (MUX41X1_RVT)
                                            0.0191   0.3390   1.0000   0.0132   0.0133 &   4.4476 f
  I_SDRAM_TOP/I_SDRAM_IF/U6817/Y (MUX41X1_RVT)       0.1927   1.0000            0.8859 &   5.3334 f
  I_SDRAM_TOP/I_SDRAM_IF/n4373 (net)
                               2   2.8096 
  I_SDRAM_TOP/I_SDRAM_IF/U6819/A2 (AO22X1_RVT)
                                            0.0194   0.1927   1.0000   0.0134   0.0135 &   5.3469 f
  I_SDRAM_TOP/I_SDRAM_IF/U6819/Y (AO22X1_RVT)        0.1025   1.0000            0.3997 &   5.7466 f
  I_SDRAM_TOP/I_SDRAM_IF/N3618 (net)
                               1   1.4353 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__11_/D (SDFFNARX1_HVT)
                                            0.0057   0.1025   1.0000   0.0040   0.0040 &   5.7506 f
  data arrival time                                                                        5.7506

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0700     7.2200
  clock reconvergence pessimism                                                 0.0794     7.2994
  clock uncertainty                                                            -0.1000     7.1994
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__11_/CLK (SDFFNARX1_HVT)                      7.1994 f
  library setup time                                          1.0000           -1.4520     5.7474
  data required time                                                                       5.7474
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7474
  data arrival time                                                                       -5.7506
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0032


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14149_5610/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1701     3.2201
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__30_/CLK (SDFFNARX1_HVT)
                                                     0.0681                     0.0000     3.2201 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__30_/Q (SDFFNARX1_HVT)
                                                     0.3508   1.0000            1.2213 &   4.4413 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_292 (net)
                               5   5.7702 
  I_SDRAM_TOP/I_SDRAM_IF/U5226/A3 (MUX41X1_RVT)
                                            0.0727   0.3508   1.0000   0.0474   0.0475 &   4.4888 f
  I_SDRAM_TOP/I_SDRAM_IF/U5226/Y (MUX41X1_RVT)       0.1886   1.0000            0.8559 &   5.3447 f
  I_SDRAM_TOP/I_SDRAM_IF/n3118 (net)
                               2   2.3149 
  I_SDRAM_TOP/I_SDRAM_IF/U6329/A2 (AO22X1_RVT)
                                            0.0158   0.1886   1.0000   0.0109   0.0109 &   5.3556 f
  I_SDRAM_TOP/I_SDRAM_IF/U6329/Y (AO22X1_RVT)        0.1009   1.0000            0.4088 &   5.7645 f
  I_SDRAM_TOP/I_SDRAM_IF/N3724 (net)
                               1   2.1815 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__22_/D (SDFFNARX1_HVT)
                                            0.0000   0.1009   1.0000   0.0000   0.0000 &   5.7645 f
  data arrival time                                                                        5.7645

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0808     7.2308
  clock reconvergence pessimism                                                 0.0803     7.3111
  clock uncertainty                                                            -0.1000     7.2111
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__22_/CLK (SDFFNARX1_HVT)                      7.2111 f
  library setup time                                          1.0000           -1.4498     5.7613
  data required time                                                                       5.7613
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7613
  data arrival time                                                                       -5.7645
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0032


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__19_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__16_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_24620_5531/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6895     0.6895
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__19_/CLK (SDFFARX1_RVT)
                                                     0.0678                     0.0000     0.6895 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__19_/QN (SDFFARX1_RVT)
                                                     0.1836   1.0000            0.4277 &   1.1172 r
  I_PCI_TOP/mult_x_24_n824 (net)
                               2   3.5637 
  I_PCI_TOP/U9369/A (NBUFFX8_HVT)           0.0238   0.1836   1.0000   0.0168   0.0168 &   1.1340 r
  I_PCI_TOP/U9369/Y (NBUFFX8_HVT)                    0.2108   1.0000            0.3804 &   1.5144 r
  I_PCI_TOP/n12385 (net)      16  20.3683 
  I_PCI_TOP/U2337/A2 (OAI22X1_HVT)          0.0000   0.2112   1.0000   0.0000   0.0016 &   1.5160 r
  I_PCI_TOP/U2337/Y (OAI22X1_HVT)                    0.1443   1.0000            0.7147 &   2.2308 f
  I_PCI_TOP/n2287 (net)        1   1.4285 
  I_PCI_TOP/U2338/A2 (NAND2X0_RVT)          0.0091   0.1443   1.0000   0.0061   0.0062 &   2.2369 f
  I_PCI_TOP/U2338/Y (NAND2X0_RVT)                    0.2994   1.0000            0.2703 &   2.5073 r
  I_PCI_TOP/n2302 (net)        2   2.6629 
  I_PCI_TOP/U2255/A1 (OR2X1_RVT)            0.1000   0.2994   1.0000   0.0706   0.0707 &   2.5779 r
  I_PCI_TOP/U2255/Y (OR2X1_RVT)                      0.1009   1.0000            0.2877 &   2.8656 r
  I_PCI_TOP/n11779 (net)       2   1.7014 
  I_PCI_TOP/ctmTdsLR_1_3565/A1 (NAND2X0_RVT)
                                            0.0000   0.1009   1.0000   0.0000   0.0000 &   2.8656 r
  I_PCI_TOP/ctmTdsLR_1_3565/Y (NAND2X0_RVT)          0.0834   1.0000            0.0997 &   2.9654 f
  I_PCI_TOP/tmp_net316 (net)   1   0.6646 
  I_PCI_TOP/ctmTdsLR_2_3566/A1 (NAND2X0_RVT)
                                            0.0000   0.0834   1.0000   0.0000   0.0000 &   2.9654 f
  I_PCI_TOP/ctmTdsLR_2_3566/Y (NAND2X0_RVT)          0.2489   1.0000            0.1902 &   3.1555 r
  I_PCI_TOP/n11807 (net)       3   2.0335 
  I_PCI_TOP/ctmTdsLR_3_6555/A (INVX0_HVT)   0.0000   0.2489   1.0000   0.0000   0.0000 &   3.1555 r
  I_PCI_TOP/ctmTdsLR_3_6555/Y (INVX0_HVT)            0.1334   1.0000            0.2223 &   3.3779 f
  I_PCI_TOP/tmp_net1193 (net)
                               1   0.8229 
  I_PCI_TOP/ctmTdsLR_1_6553/A2 (OA21X1_RVT)
                                            0.0000   0.1334   1.0000   0.0000   0.0000 &   3.3779 f
  I_PCI_TOP/ctmTdsLR_1_6553/Y (OA21X1_RVT)           0.1231   1.0000            0.3319 &   3.7098 f
  I_PCI_TOP/n9823 (net)        5   3.5215 
  I_PCI_TOP/U2362/A2 (OAI21X1_RVT)          0.0000   0.1231   1.0000   0.0000   0.0000 &   3.7098 f
  I_PCI_TOP/U2362/Y (OAI21X1_RVT)                    0.1140   1.0000            0.4400 &   4.1498 r
  I_PCI_TOP/n9888 (net)        2   2.3143 
  I_PCI_TOP/ctmTdsLR_3_6669/A (INVX0_HVT)   0.0000   0.1140   1.0000   0.0000   0.0000 &   4.1498 r
  I_PCI_TOP/ctmTdsLR_3_6669/Y (INVX0_HVT)            0.0867   1.0000            0.1284 &   4.2782 f
  I_PCI_TOP/tmp_net1271 (net)
                               1   0.7347 
  I_PCI_TOP/ctmTdsLR_1_6667/A2 (OA21X1_RVT)
                                            0.0000   0.0867   1.0000   0.0000   0.0000 &   4.2782 f
  I_PCI_TOP/ctmTdsLR_1_6667/Y (OA21X1_RVT)           0.1067   1.0000            0.2884 &   4.5666 f
  I_PCI_TOP/n9912 (net)        2   2.1254 
  I_PCI_TOP/U2375/A2 (OAI21X1_RVT)          0.0000   0.1067   1.0000   0.0000   0.0000 &   4.5666 f
  I_PCI_TOP/U2375/Y (OAI21X1_RVT)                    0.0976   1.0000            0.4202 &   4.9869 r
  I_PCI_TOP/n9977 (net)        2   1.5974 
  I_PCI_TOP/ctmTdsLR_1_2879/A1 (NAND3X0_RVT)
                                            0.0055   0.0976   1.0000   0.0038   0.0038 &   4.9907 r
  I_PCI_TOP/ctmTdsLR_1_2879/Y (NAND3X0_RVT)          0.1444   1.0000            0.1416 &   5.1323 f
  I_PCI_TOP/tmp_net66 (net)    1   0.9908 
  I_PCI_TOP/ctmTdsLR_1_6641/A1 (NAND3X0_LVT)
                                            0.0105   0.1444   1.0000   0.0072   0.0072 &   5.1395 f
  I_PCI_TOP/ctmTdsLR_1_6641/Y (NAND3X0_LVT)          0.2146   1.0000            0.1656 &   5.3052 r
  I_PCI_TOP/n10077 (net)       3   3.0760 
  I_PCI_TOP/ctmTdsLR_1_3428/A1 (NAND3X0_RVT)
                                            0.0000   0.2146   1.0000   0.0000   0.0000 &   5.3052 r
  I_PCI_TOP/ctmTdsLR_1_3428/Y (NAND3X0_RVT)          0.1612   1.0000            0.1750 &   5.4802 f
  I_PCI_TOP/tmp_net263 (net)   1   0.8069 
  I_PCI_TOP/ctmTdsLR_2_3429/A1 (NAND3X0_LVT)
                                            0.0111   0.1612   1.0000   0.0077   0.0077 &   5.4879 f
  I_PCI_TOP/ctmTdsLR_2_3429/Y (NAND3X0_LVT)          0.1415   1.0000            0.1722 &   5.6600 r
  I_PCI_TOP/n10188 (net)       3   2.8523 
  I_PCI_TOP/U10033/A (INVX0_LVT)            0.0112   0.1415   1.0000   0.0077   0.0077 &   5.6678 r
  I_PCI_TOP/U10033/Y (INVX0_LVT)                     0.0893   1.0000            0.0785 &   5.7462 f
  I_PCI_TOP/n10291 (net)       3   3.0003 
  I_PCI_TOP/ctmTdsLR_1_3748/A (INVX0_RVT)   0.0000   0.0893   1.0000   0.0000   0.0000 &   5.7463 f
  I_PCI_TOP/ctmTdsLR_1_3748/Y (INVX0_RVT)            0.0696   1.0000            0.0990 &   5.8452 r
  I_PCI_TOP/tmp_net396 (net)   1   0.7818 
  I_PCI_TOP/ctmTdsLR_2_3749/A1 (NAND2X0_RVT)
                                            0.0000   0.0696   1.0000   0.0000   0.0000 &   5.8452 r
  I_PCI_TOP/ctmTdsLR_2_3749/Y (NAND2X0_RVT)          0.0719   1.0000            0.0826 &   5.9278 f
  I_PCI_TOP/n10293 (net)       1   0.5783 
  I_PCI_TOP/U4698/A2 (NAND2X0_RVT)          0.0000   0.0719   1.0000   0.0000   0.0000 &   5.9278 f
  I_PCI_TOP/U4698/Y (NAND2X0_RVT)                    0.3148   1.0000            0.2249 &   6.1528 r
  I_PCI_TOP/n11974 (net)       3   2.8543 
  I_PCI_TOP/ctmTdsLR_1_2935/A1 (AO21X1_HVT)
                                            0.0000   0.3148   1.0000   0.0000   0.0000 &   6.1528 r
  I_PCI_TOP/ctmTdsLR_1_2935/Y (AO21X1_HVT)           0.2168   1.0000            0.6309 &   6.7837 r
  I_PCI_TOP/tmp_net94 (net)    1   1.2262 
  I_PCI_TOP/ctmTdsLR_2_2936/A1 (XOR2X1_RVT)
                                            0.0000   0.2168   1.0000   0.0000   0.0000 &   6.7838 r
  I_PCI_TOP/ctmTdsLR_2_2936/Y (XOR2X1_RVT)           0.1828   1.0000            0.5688 &   7.3526 f
  I_PCI_TOP/n12031 (net)       1   4.3012 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__16_/D (SDFFARX1_RVT)
                                            0.0477   0.1828   1.0000   0.0338   0.0340 &   7.3866 f
  data arrival time                                                                        7.3866

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6173     8.1173
  clock reconvergence pessimism                                                 0.0572     8.1745
  clock uncertainty                                                            -0.1000     8.0745
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__16_/CLK (SDFFARX1_RVT)                            8.0745 r
  library setup time                                          1.0000           -0.6909     7.3835
  data required time                                                                       7.3835
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.3835
  data arrival time                                                                       -7.3866
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0031


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1743     3.2243
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__29_/CLK (SDFFNARX1_HVT)
                                                     0.0914                     0.0000     3.2243 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__29_/Q (SDFFNARX1_HVT)
                                                     0.3179   1.0000            1.2176 &   4.4420 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_984 (net)
                               5   4.8459 
  I_SDRAM_TOP/I_SDRAM_IF/U6249/A4 (MUX41X1_RVT)
                                            0.0554   0.3179   1.0000   0.0388   0.0388 &   4.4808 f
  I_SDRAM_TOP/I_SDRAM_IF/U6249/Y (MUX41X1_RVT)       0.1941   1.0000            0.8724 &   5.3532 f
  I_SDRAM_TOP/I_SDRAM_IF/n3408 (net)
                               2   2.9600 
  I_SDRAM_TOP/I_SDRAM_IF/U6550/A2 (AO22X1_RVT)
                                            0.0340   0.1941   1.0000   0.0238   0.0238 &   5.3770 f
  I_SDRAM_TOP/I_SDRAM_IF/U6550/Y (AO22X1_RVT)        0.0865   1.0000            0.3926 &   5.7696 f
  I_SDRAM_TOP/I_SDRAM_IF/N2555 (net)
                               1   0.9825 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__25_/D (SDFFNARX1_HVT)
                                            0.0000   0.0865   1.0000   0.0000   0.0000 &   5.7696 f
  data arrival time                                                                        5.7696

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0769     7.2269
  clock reconvergence pessimism                                                 0.0796     7.3065
  clock uncertainty                                                            -0.1000     7.2065
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__25_/CLK (SDFFNARX1_HVT)                       7.2065 f
  library setup time                                          1.0000           -1.4400     5.7666
  data required time                                                                       5.7666
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7666
  data arrival time                                                                       -5.7696
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0030


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1635     3.2135
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__4_/CLK (SDFFNARX1_HVT)
                                                     0.0780                     0.0000     3.2135 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__4_/Q (SDFFNARX1_HVT)
                                                     0.3275   1.0000            1.2136 &   4.4271 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_298 (net)
                               5   5.1163 
  I_SDRAM_TOP/I_SDRAM_IF/U4684/A4 (MUX41X1_RVT)
                                            0.0325   0.3275   1.0000   0.0219   0.0220 &   4.4490 f
  I_SDRAM_TOP/I_SDRAM_IF/U4684/Y (MUX41X1_RVT)       0.1935   1.0000            0.8788 &   5.3278 f
  I_SDRAM_TOP/I_SDRAM_IF/n2721 (net)
                               2   2.9014 
  I_SDRAM_TOP/I_SDRAM_IF/U4686/A2 (AO22X1_RVT)
                                            0.0307   0.1935   1.0000   0.0213   0.0214 &   5.3492 f
  I_SDRAM_TOP/I_SDRAM_IF/U4686/Y (AO22X1_RVT)        0.0944   1.0000            0.4038 &   5.7531 f
  I_SDRAM_TOP/I_SDRAM_IF/N3670 (net)
                               1   1.6338 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__0_/D (SDFFNARX1_HVT)
                                            0.0079   0.0944   1.0000   0.0054   0.0055 &   5.7585 f
  data arrival time                                                                        5.7585

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0728     7.2228
  clock reconvergence pessimism                                                 0.0796     7.3024
  clock uncertainty                                                            -0.1000     7.2024
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__0_/CLK (SDFFNARX1_HVT)                       7.2024 f
  library setup time                                          1.0000           -1.4468     5.7556
  data required time                                                                       5.7556
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7556
  data arrival time                                                                       -5.7585
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1079     1.1079
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__28_/CLK (SDFFARX1_HVT)
                                                     0.1141                     0.0000     1.1079 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__28_/Q (SDFFARX1_HVT)
                                                     0.2970   1.0000            1.3106 &   2.4186 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_8__28_ (net)
                               5   4.7221 
  I_SDRAM_TOP/I_SDRAM_IF/U3079/A4 (MUX41X1_RVT)
                                            0.0314   0.2970   1.0000   0.0217   0.0218 &   2.4403 f
  I_SDRAM_TOP/I_SDRAM_IF/U3079/Y (MUX41X1_RVT)       0.1839   1.0000            0.8276 &   3.2679 f
  I_SDRAM_TOP/I_SDRAM_IF/n1207 (net)
                               2   1.7032 
  I_SDRAM_TOP/I_SDRAM_IF/U3082/A2 (AO22X1_RVT)
                                            0.0146   0.1839   1.0000   0.0101   0.0101 &   3.2780 f
  I_SDRAM_TOP/I_SDRAM_IF/U3082/Y (AO22X1_RVT)        0.0930   1.0000            0.3872 &   3.6653 f
  I_SDRAM_TOP/I_SDRAM_IF/N781 (net)
                               1   1.1278 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__24_/D (SDFFARX1_HVT)
                                            0.0128   0.0930   1.0000   0.0090   0.0090 &   3.6743 f
  data arrival time                                                                        3.6743

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9637     5.0637
  clock reconvergence pessimism                                                 0.0685     5.1322
  clock uncertainty                                                            -0.1000     5.0322
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__24_/CLK (SDFFARX1_HVT)                        5.0322 r
  library setup time                                          1.0000           -1.3608     3.6714
  data required time                                                                       3.6714
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6714
  data arrival time                                                                       -3.6743
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14808_5572/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0994     1.0994
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__4_/CLK (SDFFARX1_HVT)
                                                     0.0911                     0.0000     1.0994 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__4_/Q (SDFFARX1_HVT)
                                                     0.3150   1.0000            1.3046 &   2.4040 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_35__4_ (net)
                               5   5.2101 
  I_SDRAM_TOP/I_SDRAM_IF/U2655/A4 (MUX41X1_RVT)
                                            0.0362   0.3150   1.0000   0.0251   0.0251 &   2.4292 f
  I_SDRAM_TOP/I_SDRAM_IF/U2655/Y (MUX41X1_RVT)       0.1933   1.0000            0.8683 &   3.2975 f
  I_SDRAM_TOP/I_SDRAM_IF/n917 (net)
                               2   2.8673 
  I_SDRAM_TOP/I_SDRAM_IF/U3057/A2 (AO22X1_RVT)
                                            0.0423   0.1933   1.0000   0.0304   0.0304 &   3.3279 f
  I_SDRAM_TOP/I_SDRAM_IF/U3057/Y (AO22X1_RVT)        0.1036   1.0000            0.4051 &   3.7329 f
  I_SDRAM_TOP/I_SDRAM_IF/N2055 (net)
                               1   1.7157 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__0_/D (SDFFARX1_HVT)
                                            0.0117   0.1036   1.0000   0.0082   0.0082 &   3.7411 f
  data arrival time                                                                        3.7411

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9909     5.0909
  clock reconvergence pessimism                                                 0.1081     5.1990
  clock uncertainty                                                            -0.1000     5.0990
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__0_/CLK (SDFFARX1_HVT)                        5.0990 r
  library setup time                                          1.0000           -1.3600     3.7390
  data required time                                                                       3.7390
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7390
  data arrival time                                                                       -3.7411
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0022


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0778     1.0778
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__24_/CLK (SDFFARX1_HVT)
                                                     0.0842                     0.0000     1.0778 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__24_/Q (SDFFARX1_HVT)
                                                     0.3338   1.0000            1.3111 &   2.3890 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_26__24_ (net)
                               5   5.7269 
  I_SDRAM_TOP/I_SDRAM_IF/U2139/A3 (MUX41X1_RVT)
                                            0.0715   0.3338   1.0000   0.0486   0.0487 &   2.4376 f
  I_SDRAM_TOP/I_SDRAM_IF/U2139/Y (MUX41X1_RVT)       0.1855   1.0000            0.8351 &   3.2727 f
  I_SDRAM_TOP/I_SDRAM_IF/n576 (net)
                               2   1.9577 
  I_SDRAM_TOP/I_SDRAM_IF/U2171/A2 (AO22X1_RVT)
                                            0.0315   0.1855   1.0000   0.0226   0.0226 &   3.2953 f
  I_SDRAM_TOP/I_SDRAM_IF/U2171/Y (AO22X1_RVT)        0.0934   1.0000            0.3961 &   3.6914 f
  I_SDRAM_TOP/I_SDRAM_IF/N1628 (net)
                               1   1.5562 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__16_/D (SDFFARX1_HVT)
                                            0.0066   0.0934   1.0000   0.0045   0.0046 &   3.6959 f
  data arrival time                                                                        3.6959

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9635     5.0635
  clock reconvergence pessimism                                                 0.0916     5.1550
  clock uncertainty                                                            -0.1000     5.0550
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__16_/CLK (SDFFARX1_HVT)                       5.0550 r
  library setup time                                          1.0000           -1.3609     3.6941
  data required time                                                                       3.6941
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6941
  data arrival time                                                                       -3.6959
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0018


  Startpoint: sd_DQ_in[27]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0000     0.0000
  input external delay                                                          0.6000     0.6000 f
  sd_DQ_in[27] (in)                                  0.0638                     0.0182 &   0.6182 f
  sd_DQ_in[27] (net)           1   1.6583 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_24_inst_2624/A (NBUFFX2_HVT)
                                            0.0028   0.0638   1.0000   0.0019   0.0020 &   0.6202 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_24_inst_2624/Y (NBUFFX2_HVT)
                                                     0.3790   1.0000            0.3923 &   1.0125 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_24_3 (net)
                               1  14.2630 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6945/A (NBUFFX2_HVT)
                                            0.1509   0.3790   1.0000   0.1014   0.1028 &   1.1153 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6945/Y (NBUFFX2_HVT)
                                                     0.1384   1.0000            0.4908 &   1.6061 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1441 (net)
                               1   0.8062 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6946/A (NBUFFX2_HVT)
                                            0.0000   0.1384   1.0000   0.0000   0.0000 &   1.6061 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6946/Y (NBUFFX2_HVT)
                                                     0.2416   1.0000            0.3755 &   1.9815 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1442 (net)
                               2   7.0329 
  I_SDRAM_TOP/I_SDRAM_IF/ropt_h_inst_8543/A (NBUFFX2_HVT)
                                            0.0350   0.2416   1.0000   0.0241   0.0243 &   2.0059 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_h_inst_8543/Y (NBUFFX2_HVT)
                                                     0.1601   1.0000            0.4013 &   2.4072 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_net_1938 (net)
                               1   2.2255 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/D (SDFFNX1_HVT)
                                            0.0000   0.1601   1.0000   0.0000   0.0000 &   2.4072 f
  data arrival time                                                                        2.4072

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.0469     3.0969
  clock reconvergence pessimism                                                 0.0000     3.0969
  clock uncertainty                                                            -0.1000     2.9969
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/CLK (SDFFNX1_HVT)                                 2.9969 f
  library setup time                                          1.0000           -0.5913     2.4056
  data required time                                                                       2.4056
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.4056
  data arrival time                                                                       -2.4072
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0017


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__1_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__23_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_24620_5531/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6899     0.6899
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__1_/CLK (SDFFARX1_RVT)
                                                     0.0678                     0.0000     0.6899 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__1_/QN (SDFFARX1_RVT)
                                                     0.1486   1.0000            0.3757 &   1.0656 f
  I_PCI_TOP/mult_x_24_n810 (net)
                               1   1.9686 
  I_PCI_TOP/ZBUF_987_inst_5053/A (NBUFFX8_HVT)
                                            0.0101   0.1486   1.0000   0.0070   0.0070 &   1.0726 f
  I_PCI_TOP/ZBUF_987_inst_5053/Y (NBUFFX8_HVT)       0.1987   1.0000            0.3521 &   1.4247 f
  I_PCI_TOP/ZBUF_987_38 (net)
                              18  19.3871 
  I_PCI_TOP/U9518/A1 (NOR2X2_RVT)           0.0111   0.1988   1.0000   0.0077   0.0091 &   1.4337 f
  I_PCI_TOP/U9518/Y (NOR2X2_RVT)                     0.1428   1.0000            0.4395 &   1.8733 r
  I_PCI_TOP/n662 (net)         7   7.8968 
  I_PCI_TOP/U2071/A1 (AND2X1_RVT)           0.0103   0.1428   1.0000   0.0071   0.0075 &   1.8808 r
  I_PCI_TOP/U2071/Y (AND2X1_RVT)                     0.0986   1.0000            0.2035 &   2.0843 r
  I_PCI_TOP/n2071 (net)        2   2.0104 
  I_PCI_TOP/U2072/A1 (AND2X1_RVT)           0.0002   0.0986   1.0000   0.0002   0.0002 &   2.0845 r
  I_PCI_TOP/U2072/Y (AND2X1_RVT)                     0.0974   1.0000            0.1803 &   2.2648 r
  I_PCI_TOP/n2075 (net)        2   1.9553 
  I_PCI_TOP/ctmTdsLR_5_6308/A (INVX0_HVT)   0.0000   0.0974   1.0000   0.0000   0.0000 &   2.2648 r
  I_PCI_TOP/ctmTdsLR_5_6308/Y (INVX0_HVT)            0.0695   1.0000            0.1075 &   2.3723 f
  I_PCI_TOP/tmp_net1014 (net)
                               1   0.4697 
  I_PCI_TOP/ctmTdsLR_3_6306/A2 (NAND2X0_RVT)
                                            0.0000   0.0695   1.0000   0.0000   0.0000 &   2.3723 f
  I_PCI_TOP/ctmTdsLR_3_6306/Y (NAND2X0_RVT)          0.1465   1.0000            0.1356 &   2.5079 r
  I_PCI_TOP/tmp_net1015 (net)
                               1   0.9036 
  I_PCI_TOP/ctmTdsLR_1_6304/A2 (NAND3X0_RVT)
                                            0.0182   0.1465   1.0000   0.0127   0.0127 &   2.5206 r
  I_PCI_TOP/ctmTdsLR_1_6304/Y (NAND3X0_RVT)          0.2831   1.0000            0.2946 &   2.8152 f
  I_PCI_TOP/n11722 (net)       2   3.0857 
  I_PCI_TOP/ctmTdsLR_1_3531/A (INVX0_HVT)   0.0357   0.2831   1.0000   0.0249   0.0249 &   2.8401 f
  I_PCI_TOP/ctmTdsLR_1_3531/Y (INVX0_HVT)            0.1895   1.0000            0.2925 &   3.1326 r
  I_PCI_TOP/tmp_net302 (net)   2   1.4777 
  I_PCI_TOP/ctmTdsLR_2_3532/A4 (OA222X1_RVT)
                                            0.0000   0.1895   1.0000   0.0000   0.0000 &   3.1326 r
  I_PCI_TOP/ctmTdsLR_2_3532/Y (OA222X1_RVT)          0.1322   1.0000            0.3634 &   3.4960 r
  I_PCI_TOP/n2088 (net)        1   1.9411 
  I_PCI_TOP/U2145/B (FADDX1_RVT)            0.0000   0.1322   1.0000   0.0000   0.0000 &   3.4960 r
  I_PCI_TOP/U2145/CO (FADDX1_RVT)                    0.1781   1.0000            0.3495 &   3.8455 r
  I_PCI_TOP/n2052 (net)        1   3.4773 
  I_PCI_TOP/U2108/B (FADDX1_RVT)            0.0074   0.1781   1.0000   0.0051   0.0052 &   3.8507 r
  I_PCI_TOP/U2108/S (FADDX1_RVT)                     0.1532   1.0000            0.5401 &   4.3908 f
  I_PCI_TOP/n2056 (net)        1   2.6392 
  I_PCI_TOP/U2111/B (FADDX1_RVT)            0.0000   0.1532   1.0000   0.0000   0.0000 &   4.3908 f
  I_PCI_TOP/U2111/S (FADDX1_RVT)                     0.1432   1.0000            0.4799 &   4.8707 f
  I_PCI_TOP/n2058 (net)        1   1.7663 
  I_PCI_TOP/U2112/A (INVX2_RVT)             0.0000   0.1432   1.0000   0.0000   0.0000 &   4.8708 f
  I_PCI_TOP/U2112/Y (INVX2_RVT)                      0.0944   1.0000            0.1399 &   5.0107 r
  I_PCI_TOP/n2373 (net)        2   3.4507 
  I_PCI_TOP/U2410/A1 (NAND2X0_RVT)          0.0000   0.0944   1.0000   0.0000   0.0000 &   5.0107 r
  I_PCI_TOP/U2410/Y (NAND2X0_RVT)                    0.2128   1.0000            0.1881 &   5.1989 f
  I_PCI_TOP/n10422 (net)       4   3.3759 
  I_PCI_TOP/U2411/A2 (NAND2X0_RVT)          0.0103   0.2128   1.0000   0.0071   0.0072 &   5.2060 f
  I_PCI_TOP/U2411/Y (NAND2X0_RVT)                    0.1560   1.0000            0.2394 &   5.4454 r
  I_PCI_TOP/n2376 (net)        1   0.7955 
  I_PCI_TOP/U2414/A2 (NAND3X0_RVT)          0.0135   0.1560   1.0000   0.0093   0.0093 &   5.4547 r
  I_PCI_TOP/U2414/Y (NAND3X0_RVT)                    0.1633   1.0000            0.2137 &   5.6684 f
  I_PCI_TOP/n2492 (net)        2   1.3041 
  I_PCI_TOP/ctmTdsLR_1_3117/A3 (AND4X1_RVT)
                                            0.0086   0.1633   1.0000   0.0060   0.0060 &   5.6744 f
  I_PCI_TOP/ctmTdsLR_1_3117/Y (AND4X1_RVT)           0.1372   1.0000            0.3883 &   6.0627 f
  I_PCI_TOP/n2388 (net)        1   0.8476 
  I_PCI_TOP/U2426/A2 (OR2X1_RVT)            0.0096   0.1372   1.0000   0.0066   0.0066 &   6.0694 f
  I_PCI_TOP/U2426/Y (OR2X1_RVT)                      0.1073   1.0000            0.2683 &   6.3376 f
  I_PCI_TOP/n10739 (net)       4   3.9466 
  I_PCI_TOP/ctmTdsLR_4_6403/A2 (NAND2X0_LVT)
                                            0.0063   0.1073   1.0000   0.0044   0.0044 &   6.3420 f
  I_PCI_TOP/ctmTdsLR_4_6403/Y (NAND2X0_LVT)          0.0854   1.0000            0.1199 &   6.4619 r
  I_PCI_TOP/tmp_net1084 (net)
                               1   0.8518 
  I_PCI_TOP/ctmTdsLR_2_6401/A3 (NAND3X0_LVT)
                                            0.0061   0.0854   1.0000   0.0043   0.0043 &   6.4662 r
  I_PCI_TOP/ctmTdsLR_2_6401/Y (NAND3X0_LVT)          0.1077   1.0000            0.0998 &   6.5660 f
  I_PCI_TOP/tmp_net1085 (net)
                               1   1.7821 
  I_PCI_TOP/ctmTdsLR_1_6400/A (INVX2_LVT)   0.0000   0.1077   1.0000   0.0000   0.0000 &   6.5660 f
  I_PCI_TOP/ctmTdsLR_1_6400/Y (INVX2_LVT)            0.0977   1.0000            0.1175 &   6.6834 r
  I_PCI_TOP/n11280 (net)      10   9.3000 
  I_PCI_TOP/ctmTdsLR_1_3965/A (INVX0_HVT)   0.0000   0.0977   1.0000   0.0000   0.0005 &   6.6839 r
  I_PCI_TOP/ctmTdsLR_1_3965/Y (INVX0_HVT)            0.0769   1.0000            0.1124 &   6.7963 f
  I_PCI_TOP/tmp_net501 (net)   1   0.6106 
  I_PCI_TOP/ctmTdsLR_1_4168/A1 (AO21X1_RVT)
                                            0.0000   0.0769   1.0000   0.0000   0.0000 &   6.7963 f
  I_PCI_TOP/ctmTdsLR_1_4168/Y (AO21X1_RVT)           0.1004   1.0000            0.2910 &   7.0874 f
  I_PCI_TOP/tmp_net596 (net)   1   1.7662 
  I_PCI_TOP/U4685/A1 (XNOR2X2_RVT)          0.0000   0.1004   1.0000   0.0000   0.0000 &   7.0874 f
  I_PCI_TOP/U4685/Y (XNOR2X2_RVT)                    0.1025   1.0000            0.3083 &   7.3957 f
  I_PCI_TOP/I_PCI_CORE_N296 (net)
                               1   1.2311 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__23_/D (SDFFARX1_RVT)
                                            0.0404   0.1025   1.0000   0.0298   0.0298 &   7.4255 f
  data arrival time                                                                        7.4255

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6169     8.1169
  clock reconvergence pessimism                                                 0.0572     8.1741
  clock uncertainty                                                            -0.1000     8.0741
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__23_/CLK (SDFFARX1_RVT)                            8.0741 r
  library setup time                                          1.0000           -0.6502     7.4239
  data required time                                                                       7.4239
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4239
  data arrival time                                                                       -7.4255
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0015


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8945_5606/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1757     3.2257
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__10_/CLK (SDFFNARX1_HVT)
                                                     0.0797                     0.0000     3.2257 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__10_/Q (SDFFNARX1_HVT)
                                                     0.3765   1.0000            1.2469 &   4.4726 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_192 (net)
                               5   6.4961 
  I_SDRAM_TOP/I_SDRAM_IF/U5413/A4 (MUX41X1_RVT)
                                            0.0100   0.3765   1.0000   0.0070   0.0070 &   4.4797 f
  I_SDRAM_TOP/I_SDRAM_IF/U5413/Y (MUX41X1_RVT)       0.1853   1.0000            0.8965 &   5.3761 f
  I_SDRAM_TOP/I_SDRAM_IF/n3298 (net)
                               2   1.9306 
  I_SDRAM_TOP/I_SDRAM_IF/U5415/A2 (AO22X1_RVT)
                                            0.0201   0.1853   1.0000   0.0139   0.0140 &   5.3901 f
  I_SDRAM_TOP/I_SDRAM_IF/U5415/Y (AO22X1_RVT)        0.0890   1.0000            0.3894 &   5.7795 f
  I_SDRAM_TOP/I_SDRAM_IF/N3866 (net)
                               1   1.1883 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__6_/D (SDFFNARX1_HVT)
                                            0.0058   0.0890   1.0000   0.0040   0.0041 &   5.7835 f
  data arrival time                                                                        5.7835

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0816     7.2316
  clock reconvergence pessimism                                                 0.0943     7.3259
  clock uncertainty                                                            -0.1000     7.2259
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__6_/CLK (SDFFNARX1_HVT)                       7.2259 f
  library setup time                                          1.0000           -1.4437     5.7821
  data required time                                                                       5.7821
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7821
  data arrival time                                                                       -5.7835
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0014


  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__21_
               (recovery check against falling-edge clock SDRAM_CLK)
  Last common pin: ZCTSBUF_15837_5626/Y
  Path Group: **async_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0731     1.0731
  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)   0.1099                     0.0000     1.0731 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)     0.0872   1.0000            0.6114 &   1.6845 r
  I_CLOCKING/sdram_rst_n_buf (net)
                               1   0.8183 
  I_CLOCKING/ctmTdsLR_1_3486/A1 (AO21X2_RVT)
                                            0.0000   0.0872   1.0000   0.0000   0.0000 &   1.6845 r
  I_CLOCKING/ctmTdsLR_1_3486/Y (AO21X2_RVT)          0.2015   1.0000            0.3185 &   2.0030 r
  I_CLOCKING/sdram_rst_n (net)
                               4   8.1523 
  I_SDRAM_TOP/HFSBUF_12340_2097/A (NBUFFX16_HVT)
                                            0.0000   0.2015   1.0000   0.0000   0.0000 &   2.0031 r
  I_SDRAM_TOP/HFSBUF_12340_2097/Y (NBUFFX16_HVT)     0.2772   1.0000            0.4493 &   2.4524 r
  I_SDRAM_TOP/HFSNET_119 (net)
                              39  64.6068 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10693_2095/A (NBUFFX8_HVT)
                                            0.0000   0.2782   1.0000   0.0000   0.0052 &   2.4575 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10693_2095/Y (NBUFFX8_HVT)
                                                     0.3378   1.0000            0.5196 &   2.9771 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_460 (net)
                              27  48.3822 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_9732_2090/A (NBUFFX8_HVT)
                                            0.0000   0.3382   1.0000   0.0000   0.0071 &   2.9842 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_9732_2090/Y (NBUFFX8_HVT)
                                                     0.2877   1.0000            0.5408 &   3.5251 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_455 (net)
                              27  37.3958 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__21_/RSTB (SDFFNARX1_RVT)
                                            0.0000   0.2882   1.0000   0.0000   0.0044 &   3.5295 r
  data arrival time                                                                        3.5295

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.0748     3.1248
  clock reconvergence pessimism                                                 0.0457     3.1706
  clock uncertainty                                                            -0.1000     3.0706
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__21_/CLK (SDFFNARX1_RVT)                       3.0706 f
  library recovery time                                       1.0000            0.4575     3.5281
  data required time                                                                       3.5281
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5281
  data arrival time                                                                       -3.5295
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0014


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1709     3.2209
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__17_/CLK (SDFFNARX1_HVT)
                                                     0.0852                     0.0000     3.2209 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__17_/Q (SDFFNARX1_HVT)
                                                     0.3196   1.0000            1.2140 &   4.4348 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1034] (net)
                               5   4.8941 
  I_SDRAM_TOP/I_SDRAM_IF/U5184/A4 (MUX41X1_RVT)
                                            0.0319   0.3196   1.0000   0.0221   0.0221 &   4.4570 f
  I_SDRAM_TOP/I_SDRAM_IF/U5184/Y (MUX41X1_RVT)       0.2009   1.0000            0.8902 &   5.3472 f
  I_SDRAM_TOP/I_SDRAM_IF/n2547 (net)
                               2   3.7582 
  I_SDRAM_TOP/I_SDRAM_IF/U5189/A2 (AO22X1_RVT)
                                            0.0229   0.2009   1.0000   0.0154   0.0155 &   5.3627 f
  I_SDRAM_TOP/I_SDRAM_IF/U5189/Y (AO22X1_RVT)        0.0982   1.0000            0.4002 &   5.7628 f
  I_SDRAM_TOP/I_SDRAM_IF/N2448 (net)
                               1   1.0943 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__13_/D (SDFFNARX1_HVT)
                                            0.0046   0.0982   1.0000   0.0032   0.0032 &   5.7660 f
  data arrival time                                                                        5.7660

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0786     7.2286
  clock reconvergence pessimism                                                 0.0796     7.3082
  clock uncertainty                                                            -0.1000     7.2082
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__13_/CLK (SDFFNARX1_HVT)                       7.2082 f
  library setup time                                          1.0000           -1.4433     5.7649
  data required time                                                                       5.7649
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7649
  data arrival time                                                                       -5.7660
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0012


  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__25_
               (recovery check against falling-edge clock SDRAM_CLK)
  Last common pin: ZCTSBUF_15837_5626/Y
  Path Group: **async_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0731     1.0731
  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)   0.1099                     0.0000     1.0731 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)     0.0872   1.0000            0.6114 &   1.6845 r
  I_CLOCKING/sdram_rst_n_buf (net)
                               1   0.8183 
  I_CLOCKING/ctmTdsLR_1_3486/A1 (AO21X2_RVT)
                                            0.0000   0.0872   1.0000   0.0000   0.0000 &   1.6845 r
  I_CLOCKING/ctmTdsLR_1_3486/Y (AO21X2_RVT)          0.2015   1.0000            0.3185 &   2.0030 r
  I_CLOCKING/sdram_rst_n (net)
                               4   8.1523 
  I_SDRAM_TOP/HFSBUF_12340_2097/A (NBUFFX16_HVT)
                                            0.0000   0.2015   1.0000   0.0000   0.0000 &   2.0031 r
  I_SDRAM_TOP/HFSBUF_12340_2097/Y (NBUFFX16_HVT)     0.2772   1.0000            0.4493 &   2.4524 r
  I_SDRAM_TOP/HFSNET_119 (net)
                              39  64.6068 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10693_2095/A (NBUFFX8_HVT)
                                            0.0000   0.2782   1.0000   0.0000   0.0052 &   2.4575 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10693_2095/Y (NBUFFX8_HVT)
                                                     0.3378   1.0000            0.5196 &   2.9771 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_460 (net)
                              27  48.3822 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_9732_2090/A (NBUFFX8_HVT)
                                            0.0000   0.3382   1.0000   0.0000   0.0071 &   2.9842 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_9732_2090/Y (NBUFFX8_HVT)
                                                     0.2877   1.0000            0.5408 &   3.5251 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_455 (net)
                              27  37.3958 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__25_/RSTB (SDFFNARX1_RVT)
                                            0.0000   0.2885   1.0000   0.0000   0.0043 &   3.5294 r
  data arrival time                                                                        3.5294

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.0749     3.1249
  clock reconvergence pessimism                                                 0.0457     3.1706
  clock uncertainty                                                            -0.1000     3.0706
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__25_/CLK (SDFFNARX1_RVT)                       3.0706 f
  library recovery time                                       1.0000            0.4576     3.5283
  data required time                                                                       3.5283
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5283
  data arrival time                                                                       -3.5294
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0011


  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__9_
               (recovery check against falling-edge clock SDRAM_CLK)
  Last common pin: ZCTSBUF_15837_5626/Y
  Path Group: **async_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0731     1.0731
  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)   0.1099                     0.0000     1.0731 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)     0.0872   1.0000            0.6114 &   1.6845 r
  I_CLOCKING/sdram_rst_n_buf (net)
                               1   0.8183 
  I_CLOCKING/ctmTdsLR_1_3486/A1 (AO21X2_RVT)
                                            0.0000   0.0872   1.0000   0.0000   0.0000 &   1.6845 r
  I_CLOCKING/ctmTdsLR_1_3486/Y (AO21X2_RVT)          0.2015   1.0000            0.3185 &   2.0030 r
  I_CLOCKING/sdram_rst_n (net)
                               4   8.1523 
  I_SDRAM_TOP/HFSBUF_12340_2097/A (NBUFFX16_HVT)
                                            0.0000   0.2015   1.0000   0.0000   0.0000 &   2.0031 r
  I_SDRAM_TOP/HFSBUF_12340_2097/Y (NBUFFX16_HVT)     0.2772   1.0000            0.4493 &   2.4524 r
  I_SDRAM_TOP/HFSNET_119 (net)
                              39  64.6068 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10693_2095/A (NBUFFX8_HVT)
                                            0.0000   0.2782   1.0000   0.0000   0.0052 &   2.4575 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10693_2095/Y (NBUFFX8_HVT)
                                                     0.3378   1.0000            0.5196 &   2.9771 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_460 (net)
                              27  48.3822 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_9732_2090/A (NBUFFX8_HVT)
                                            0.0000   0.3382   1.0000   0.0000   0.0071 &   2.9842 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_9732_2090/Y (NBUFFX8_HVT)
                                                     0.2877   1.0000            0.5408 &   3.5251 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_455 (net)
                              27  37.3958 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__9_/RSTB (SDFFNARX1_RVT)
                                            0.0000   0.2885   1.0000   0.0000   0.0043 &   3.5294 r
  data arrival time                                                                        3.5294

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.0749     3.1249
  clock reconvergence pessimism                                                 0.0457     3.1706
  clock uncertainty                                                            -0.1000     3.0706
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__9_/CLK (SDFFNARX1_RVT)                        3.0706 f
  library recovery time                                       1.0000            0.4576     3.5283
  data required time                                                                       3.5283
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5283
  data arrival time                                                                       -3.5294
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0011


  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__5_
               (recovery check against falling-edge clock SDRAM_CLK)
  Last common pin: ZCTSBUF_15837_5626/Y
  Path Group: **async_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0731     1.0731
  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)   0.1099                     0.0000     1.0731 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)     0.0872   1.0000            0.6114 &   1.6845 r
  I_CLOCKING/sdram_rst_n_buf (net)
                               1   0.8183 
  I_CLOCKING/ctmTdsLR_1_3486/A1 (AO21X2_RVT)
                                            0.0000   0.0872   1.0000   0.0000   0.0000 &   1.6845 r
  I_CLOCKING/ctmTdsLR_1_3486/Y (AO21X2_RVT)          0.2015   1.0000            0.3185 &   2.0030 r
  I_CLOCKING/sdram_rst_n (net)
                               4   8.1523 
  I_SDRAM_TOP/HFSBUF_12340_2097/A (NBUFFX16_HVT)
                                            0.0000   0.2015   1.0000   0.0000   0.0000 &   2.0031 r
  I_SDRAM_TOP/HFSBUF_12340_2097/Y (NBUFFX16_HVT)     0.2772   1.0000            0.4493 &   2.4524 r
  I_SDRAM_TOP/HFSNET_119 (net)
                              39  64.6068 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10693_2095/A (NBUFFX8_HVT)
                                            0.0000   0.2782   1.0000   0.0000   0.0052 &   2.4575 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10693_2095/Y (NBUFFX8_HVT)
                                                     0.3378   1.0000            0.5196 &   2.9771 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_460 (net)
                              27  48.3822 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_9732_2090/A (NBUFFX8_HVT)
                                            0.0000   0.3382   1.0000   0.0000   0.0071 &   2.9842 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_9732_2090/Y (NBUFFX8_HVT)
                                                     0.2877   1.0000            0.5408 &   3.5251 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_455 (net)
                              27  37.3958 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__5_/RSTB (SDFFNARX1_RVT)
                                            0.0000   0.2885   1.0000   0.0000   0.0044 &   3.5294 r
  data arrival time                                                                        3.5294

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.0749     3.1249
  clock reconvergence pessimism                                                 0.0457     3.1707
  clock uncertainty                                                            -0.1000     3.0707
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__5_/CLK (SDFFNARX1_RVT)                       3.0707 f
  library recovery time                                       1.0000            0.4577     3.5283
  data required time                                                                       3.5283
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5283
  data arrival time                                                                       -3.5294
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0011


  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__21_
               (recovery check against falling-edge clock SDRAM_CLK)
  Last common pin: ZCTSBUF_15837_5626/Y
  Path Group: **async_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0731     1.0731
  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)   0.1099                     0.0000     1.0731 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)     0.0872   1.0000            0.6114 &   1.6845 r
  I_CLOCKING/sdram_rst_n_buf (net)
                               1   0.8183 
  I_CLOCKING/ctmTdsLR_1_3486/A1 (AO21X2_RVT)
                                            0.0000   0.0872   1.0000   0.0000   0.0000 &   1.6845 r
  I_CLOCKING/ctmTdsLR_1_3486/Y (AO21X2_RVT)          0.2015   1.0000            0.3185 &   2.0030 r
  I_CLOCKING/sdram_rst_n (net)
                               4   8.1523 
  I_SDRAM_TOP/HFSBUF_12340_2097/A (NBUFFX16_HVT)
                                            0.0000   0.2015   1.0000   0.0000   0.0000 &   2.0031 r
  I_SDRAM_TOP/HFSBUF_12340_2097/Y (NBUFFX16_HVT)     0.2772   1.0000            0.4493 &   2.4524 r
  I_SDRAM_TOP/HFSNET_119 (net)
                              39  64.6068 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10693_2095/A (NBUFFX8_HVT)
                                            0.0000   0.2782   1.0000   0.0000   0.0052 &   2.4575 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10693_2095/Y (NBUFFX8_HVT)
                                                     0.3378   1.0000            0.5196 &   2.9771 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_460 (net)
                              27  48.3822 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_9732_2090/A (NBUFFX8_HVT)
                                            0.0000   0.3382   1.0000   0.0000   0.0071 &   2.9842 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_9732_2090/Y (NBUFFX8_HVT)
                                                     0.2877   1.0000            0.5408 &   3.5251 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_455 (net)
                              27  37.3958 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__21_/RSTB (SDFFNARX1_RVT)
                                            0.0000   0.2885   1.0000   0.0000   0.0043 &   3.5294 r
  data arrival time                                                                        3.5294

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.0749     3.1249
  clock reconvergence pessimism                                                 0.0457     3.1707
  clock uncertainty                                                            -0.1000     3.0707
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__21_/CLK (SDFFNARX1_RVT)                      3.0707 f
  library recovery time                                       1.0000            0.4576     3.5283
  data required time                                                                       3.5283
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5283
  data arrival time                                                                       -3.5294
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0011


  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__25_
               (recovery check against falling-edge clock SDRAM_CLK)
  Last common pin: ZCTSBUF_15837_5626/Y
  Path Group: **async_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0731     1.0731
  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)   0.1099                     0.0000     1.0731 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)     0.0872   1.0000            0.6114 &   1.6845 r
  I_CLOCKING/sdram_rst_n_buf (net)
                               1   0.8183 
  I_CLOCKING/ctmTdsLR_1_3486/A1 (AO21X2_RVT)
                                            0.0000   0.0872   1.0000   0.0000   0.0000 &   1.6845 r
  I_CLOCKING/ctmTdsLR_1_3486/Y (AO21X2_RVT)          0.2015   1.0000            0.3185 &   2.0030 r
  I_CLOCKING/sdram_rst_n (net)
                               4   8.1523 
  I_SDRAM_TOP/HFSBUF_12340_2097/A (NBUFFX16_HVT)
                                            0.0000   0.2015   1.0000   0.0000   0.0000 &   2.0031 r
  I_SDRAM_TOP/HFSBUF_12340_2097/Y (NBUFFX16_HVT)     0.2772   1.0000            0.4493 &   2.4524 r
  I_SDRAM_TOP/HFSNET_119 (net)
                              39  64.6068 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10693_2095/A (NBUFFX8_HVT)
                                            0.0000   0.2782   1.0000   0.0000   0.0052 &   2.4575 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10693_2095/Y (NBUFFX8_HVT)
                                                     0.3378   1.0000            0.5196 &   2.9771 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_460 (net)
                              27  48.3822 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_9732_2090/A (NBUFFX8_HVT)
                                            0.0000   0.3382   1.0000   0.0000   0.0071 &   2.9842 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_9732_2090/Y (NBUFFX8_HVT)
                                                     0.2877   1.0000            0.5408 &   3.5251 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_455 (net)
                              27  37.3958 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__25_/RSTB (SDFFNARX1_RVT)
                                            0.0000   0.2885   1.0000   0.0000   0.0043 &   3.5293 r
  data arrival time                                                                        3.5293

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.0749     3.1249
  clock reconvergence pessimism                                                 0.0457     3.1706
  clock uncertainty                                                            -0.1000     3.0706
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__25_/CLK (SDFFNARX1_RVT)                      3.0706 f
  library recovery time                                       1.0000            0.4576     3.5283
  data required time                                                                       3.5283
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5283
  data arrival time                                                                       -3.5293
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0011


  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__9_
               (recovery check against falling-edge clock SDRAM_CLK)
  Last common pin: ZCTSBUF_15837_5626/Y
  Path Group: **async_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0731     1.0731
  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)   0.1099                     0.0000     1.0731 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)     0.0872   1.0000            0.6114 &   1.6845 r
  I_CLOCKING/sdram_rst_n_buf (net)
                               1   0.8183 
  I_CLOCKING/ctmTdsLR_1_3486/A1 (AO21X2_RVT)
                                            0.0000   0.0872   1.0000   0.0000   0.0000 &   1.6845 r
  I_CLOCKING/ctmTdsLR_1_3486/Y (AO21X2_RVT)          0.2015   1.0000            0.3185 &   2.0030 r
  I_CLOCKING/sdram_rst_n (net)
                               4   8.1523 
  I_SDRAM_TOP/HFSBUF_12340_2097/A (NBUFFX16_HVT)
                                            0.0000   0.2015   1.0000   0.0000   0.0000 &   2.0031 r
  I_SDRAM_TOP/HFSBUF_12340_2097/Y (NBUFFX16_HVT)     0.2772   1.0000            0.4493 &   2.4524 r
  I_SDRAM_TOP/HFSNET_119 (net)
                              39  64.6068 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10693_2095/A (NBUFFX8_HVT)
                                            0.0000   0.2782   1.0000   0.0000   0.0052 &   2.4575 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10693_2095/Y (NBUFFX8_HVT)
                                                     0.3378   1.0000            0.5196 &   2.9771 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_460 (net)
                              27  48.3822 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_9732_2090/A (NBUFFX8_HVT)
                                            0.0000   0.3382   1.0000   0.0000   0.0071 &   2.9842 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_9732_2090/Y (NBUFFX8_HVT)
                                                     0.2877   1.0000            0.5408 &   3.5251 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_455 (net)
                              27  37.3958 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__9_/RSTB (SDFFNARX1_RVT)
                                            0.0000   0.2885   1.0000   0.0000   0.0043 &   3.5293 r
  data arrival time                                                                        3.5293

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.0749     3.1249
  clock reconvergence pessimism                                                 0.0457     3.1706
  clock uncertainty                                                            -0.1000     3.0706
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__9_/CLK (SDFFNARX1_RVT)                       3.0706 f
  library recovery time                                       1.0000            0.4576     3.5283
  data required time                                                                       3.5283
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5283
  data arrival time                                                                       -3.5293
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0011


  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__17_
               (recovery check against falling-edge clock SDRAM_CLK)
  Last common pin: ZCTSBUF_15837_5626/Y
  Path Group: **async_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0731     1.0731
  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)   0.1099                     0.0000     1.0731 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)     0.0872   1.0000            0.6114 &   1.6845 r
  I_CLOCKING/sdram_rst_n_buf (net)
                               1   0.8183 
  I_CLOCKING/ctmTdsLR_1_3486/A1 (AO21X2_RVT)
                                            0.0000   0.0872   1.0000   0.0000   0.0000 &   1.6845 r
  I_CLOCKING/ctmTdsLR_1_3486/Y (AO21X2_RVT)          0.2015   1.0000            0.3185 &   2.0030 r
  I_CLOCKING/sdram_rst_n (net)
                               4   8.1523 
  I_SDRAM_TOP/HFSBUF_12340_2097/A (NBUFFX16_HVT)
                                            0.0000   0.2015   1.0000   0.0000   0.0000 &   2.0031 r
  I_SDRAM_TOP/HFSBUF_12340_2097/Y (NBUFFX16_HVT)     0.2772   1.0000            0.4493 &   2.4524 r
  I_SDRAM_TOP/HFSNET_119 (net)
                              39  64.6068 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10693_2095/A (NBUFFX8_HVT)
                                            0.0000   0.2782   1.0000   0.0000   0.0052 &   2.4575 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10693_2095/Y (NBUFFX8_HVT)
                                                     0.3378   1.0000            0.5196 &   2.9771 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_460 (net)
                              27  48.3822 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_9732_2090/A (NBUFFX8_HVT)
                                            0.0000   0.3382   1.0000   0.0000   0.0071 &   2.9842 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_9732_2090/Y (NBUFFX8_HVT)
                                                     0.2877   1.0000            0.5408 &   3.5251 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_455 (net)
                              27  37.3958 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__17_/RSTB (SDFFNARX1_RVT)
                                            0.0000   0.2886   1.0000   0.0000   0.0044 &   3.5294 r
  data arrival time                                                                        3.5294

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.0750     3.1250
  clock reconvergence pessimism                                                 0.0457     3.1707
  clock uncertainty                                                            -0.1000     3.0707
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__17_/CLK (SDFFNARX1_RVT)                      3.0707 f
  library recovery time                                       1.0000            0.4577     3.5284
  data required time                                                                       3.5284
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5284
  data arrival time                                                                       -3.5294
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0011


  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__1_
               (recovery check against falling-edge clock SDRAM_CLK)
  Last common pin: ZCTSBUF_15837_5626/Y
  Path Group: **async_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0731     1.0731
  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)   0.1099                     0.0000     1.0731 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)     0.0872   1.0000            0.6114 &   1.6845 r
  I_CLOCKING/sdram_rst_n_buf (net)
                               1   0.8183 
  I_CLOCKING/ctmTdsLR_1_3486/A1 (AO21X2_RVT)
                                            0.0000   0.0872   1.0000   0.0000   0.0000 &   1.6845 r
  I_CLOCKING/ctmTdsLR_1_3486/Y (AO21X2_RVT)          0.2015   1.0000            0.3185 &   2.0030 r
  I_CLOCKING/sdram_rst_n (net)
                               4   8.1523 
  I_SDRAM_TOP/HFSBUF_12340_2097/A (NBUFFX16_HVT)
                                            0.0000   0.2015   1.0000   0.0000   0.0000 &   2.0031 r
  I_SDRAM_TOP/HFSBUF_12340_2097/Y (NBUFFX16_HVT)     0.2772   1.0000            0.4493 &   2.4524 r
  I_SDRAM_TOP/HFSNET_119 (net)
                              39  64.6068 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10693_2095/A (NBUFFX8_HVT)
                                            0.0000   0.2782   1.0000   0.0000   0.0052 &   2.4575 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10693_2095/Y (NBUFFX8_HVT)
                                                     0.3378   1.0000            0.5196 &   2.9771 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_460 (net)
                              27  48.3822 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_9732_2090/A (NBUFFX8_HVT)
                                            0.0000   0.3382   1.0000   0.0000   0.0071 &   2.9842 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_9732_2090/Y (NBUFFX8_HVT)
                                                     0.2877   1.0000            0.5408 &   3.5251 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_455 (net)
                              27  37.3958 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__1_/RSTB (SDFFNARX1_RVT)
                                            0.0000   0.2886   1.0000   0.0000   0.0044 &   3.5294 r
  data arrival time                                                                        3.5294

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.0750     3.1250
  clock reconvergence pessimism                                                 0.0457     3.1707
  clock uncertainty                                                            -0.1000     3.0707
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__1_/CLK (SDFFNARX1_RVT)                       3.0707 f
  library recovery time                                       1.0000            0.4577     3.5284
  data required time                                                                       3.5284
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5284
  data arrival time                                                                       -3.5294
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0011


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1098     1.1098
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__24_/CLK (SDFFARX1_HVT)
                                                     0.1173                     0.0000     1.1098 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__24_/Q (SDFFARX1_HVT)
                                                     0.3182   1.0000            1.3259 &   2.4357 f
  I_SDRAM_TOP/I_SDRAM_IF/n1789 (net)
                               5   5.3066 
  I_SDRAM_TOP/I_SDRAM_IF/U3555/A4 (MUX41X1_RVT)
                                            0.0000   0.3182   1.0000   0.0000   0.0000 &   2.4357 f
  I_SDRAM_TOP/I_SDRAM_IF/U3555/Y (MUX41X1_RVT)       0.1822   1.0000            0.8361 &   3.2718 f
  I_SDRAM_TOP/I_SDRAM_IF/n1284 (net)
                               2   1.4300 
  I_SDRAM_TOP/I_SDRAM_IF/U3557/A2 (AO22X1_RVT)
                                            0.0000   0.1822   1.0000   0.0000   0.0000 &   3.2718 f
  I_SDRAM_TOP/I_SDRAM_IF/U3557/Y (AO22X1_RVT)        0.1060   1.0000            0.4026 &   3.6744 f
  I_SDRAM_TOP/I_SDRAM_IF/N492 (net)
                               1   2.0950 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__20_/D (SDFFARX1_HVT)
                                            0.0061   0.1060   1.0000   0.0042   0.0042 &   3.6786 f
  data arrival time                                                                        3.6786

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9700     5.0700
  clock reconvergence pessimism                                                 0.0685     5.1385
  clock uncertainty                                                            -0.1000     5.0385
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__20_/CLK (SDFFARX1_HVT)                        5.0385 r
  library setup time                                          1.0000           -1.3609     3.6776
  data required time                                                                       3.6776
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6776
  data arrival time                                                                       -3.6786
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0010


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_34390_5549/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0847     1.0847
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__6_/CLK (SDFFARX1_HVT)
                                                     0.1185                     0.0000     1.0847 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__6_/Q (SDFFARX1_HVT)
                                                     0.3201   1.0000            1.3280 &   2.4127 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_10__6_ (net)
                               5   5.3602 
  I_SDRAM_TOP/I_SDRAM_IF/U4074/A4 (MUX41X1_RVT)
                                            0.0861   0.3201   1.0000   0.0559   0.0559 &   2.4686 f
  I_SDRAM_TOP/I_SDRAM_IF/U4074/Y (MUX41X1_RVT)       0.1862   1.0000            0.8555 &   3.3241 f
  I_SDRAM_TOP/I_SDRAM_IF/n2134 (net)
                               2   2.0534 
  I_SDRAM_TOP/I_SDRAM_IF/U4078/A2 (AO22X1_RVT)
                                            0.0210   0.1862   1.0000   0.0145   0.0145 &   3.3387 f
  I_SDRAM_TOP/I_SDRAM_IF/U4078/Y (AO22X1_RVT)        0.1028   1.0000            0.3961 &   3.7347 f
  I_SDRAM_TOP/I_SDRAM_IF/N854 (net)
                               1   1.5227 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__2_/D (SDFFARX1_HVT)
                                            0.0063   0.1028   1.0000   0.0044   0.0044 &   3.7391 f
  data arrival time                                                                        3.7391

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9851     5.0851
  clock reconvergence pessimism                                                 0.0869     5.1719
  clock uncertainty                                                            -0.1000     5.0719
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__2_/CLK (SDFFARX1_HVT)                         5.0719 r
  library setup time                                          1.0000           -1.3338     3.7382
  data required time                                                                       3.7382
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7382
  data arrival time                                                                       -3.7391
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0010


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_18730_5578/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1659     3.2159
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__2_/CLK (SDFFNARX1_HVT)
                                                     0.0725                     0.0000     3.2159 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__2_/Q (SDFFNARX1_HVT)
                                                     0.3535   1.0000            1.2264 &   4.4423 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_535 (net)
                               5   5.8475 
  I_SDRAM_TOP/I_SDRAM_IF/U4426/A4 (MUX41X1_RVT)
                                            0.0805   0.3535   1.0000   0.0571   0.0572 &   4.4994 f
  I_SDRAM_TOP/I_SDRAM_IF/U4426/Y (MUX41X1_RVT)       0.1825   1.0000            0.8658 &   5.3653 f
  I_SDRAM_TOP/I_SDRAM_IF/n2468 (net)
                               2   1.5016 
  I_SDRAM_TOP/I_SDRAM_IF/U4857/A2 (AO22X1_RVT)
                                            0.0000   0.1825   1.0000   0.0000   0.0000 &   5.3653 f
  I_SDRAM_TOP/I_SDRAM_IF/U4857/Y (AO22X1_RVT)        0.0938   1.0000            0.3942 &   5.7595 f
  I_SDRAM_TOP/I_SDRAM_IF/N3257 (net)
                               1   1.5830 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__30_/D (SDFFNARX1_HVT)
                                            0.0104   0.0938   1.0000   0.0072   0.0072 &   5.7667 f
  data arrival time                                                                        5.7667

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0723     7.2223
  clock reconvergence pessimism                                                 0.0925     7.3148
  clock uncertainty                                                            -0.1000     7.2148
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__30_/CLK (SDFFNARX1_HVT)                      7.2148 f
  library setup time                                          1.0000           -1.4487     5.7661
  data required time                                                                       5.7661
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7661
  data arrival time                                                                       -5.7667
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0006


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__22_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__18_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_24620_5531/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.6949     0.6949
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__22_/CLK (SDFFARX1_RVT)
                                                     0.0759                     0.0000     0.6949 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__22_/QN (SDFFARX1_RVT)
                                                     0.1578   1.0000            0.3907 &   1.0856 f
  I_PCI_TOP/mult_x_25_n821 (net)
                               2   2.4290 
  I_PCI_TOP/U9237/A (NBUFFX4_RVT)           0.0099   0.1578   1.0000   0.0070   0.0070 &   1.0926 f
  I_PCI_TOP/U9237/Y (NBUFFX4_RVT)                    0.1429   1.0000            0.2784 &   1.3710 f
  I_PCI_TOP/n12344 (net)      17  23.7993 
  I_PCI_TOP/U9179/A2 (OA22X1_HVT)           0.0000   0.1429   1.0000   0.0000   0.0010 &   1.3720 f
  I_PCI_TOP/U9179/Y (OA22X1_HVT)                     0.2283   1.0000            0.6337 &   2.0056 f
  I_PCI_TOP/n9249 (net)        1   0.8719 
  I_PCI_TOP/U9180/A1 (NOR2X0_HVT)           0.0085   0.2283   1.0000   0.0059   0.0059 &   2.0115 f
  I_PCI_TOP/U9180/Y (NOR2X0_HVT)                     0.1873   1.0000            0.6787 &   2.6902 r
  I_PCI_TOP/n9311 (net)        1   2.6586 
  I_PCI_TOP/U9232/B (FADDX1_RVT)            0.0000   0.1873   1.0000   0.0000   0.0000 &   2.6902 r
  I_PCI_TOP/U9232/CO (FADDX1_RVT)                    0.1447   1.0000            0.3570 &   3.0472 r
  I_PCI_TOP/n9269 (net)        1   2.1663 
  I_PCI_TOP/U9196/CI (FADDX1_RVT)           0.0064   0.1447   1.0000   0.0045   0.0045 &   3.0517 r
  I_PCI_TOP/U9196/S (FADDX1_RVT)                     0.1404   1.0000            0.4795 &   3.5312 f
  I_PCI_TOP/n9250 (net)        2   1.5388 
  I_PCI_TOP/U9184/A2 (NOR2X1_RVT)           0.0000   0.1404   1.0000   0.0000   0.0000 &   3.5312 f
  I_PCI_TOP/U9184/Y (NOR2X1_RVT)                     0.0701   1.0000            0.2912 &   3.8224 r
  I_PCI_TOP/n9320 (net)        2   1.2017 
  I_PCI_TOP/U9238/A (INVX0_HVT)             0.0000   0.0701   1.0000   0.0000   0.0000 &   3.8224 r
  I_PCI_TOP/U9238/Y (INVX0_HVT)                      0.0781   1.0000            0.0959 &   3.9183 f
  I_PCI_TOP/n9321 (net)        1   0.7304 
  I_PCI_TOP/U9239/A2 (NAND2X0_RVT)          0.0069   0.0781   1.0000   0.0048   0.0048 &   3.9231 f
  I_PCI_TOP/U9239/Y (NAND2X0_RVT)                    0.1719   1.0000            0.1552 &   4.0783 r
  I_PCI_TOP/n9324 (net)        1   1.1959 
  I_PCI_TOP/U2785/A1 (XOR2X1_RVT)           0.0000   0.1719   1.0000   0.0000   0.0000 &   4.0783 r
  I_PCI_TOP/U2785/Y (XOR2X1_RVT)                     0.1453   1.0000            0.4890 &   4.5673 f
  I_PCI_TOP/n11829 (net)       2   1.3343 
  I_PCI_TOP/U9242/A2 (NOR2X1_RVT)           0.0000   0.1453   1.0000   0.0000   0.0000 &   4.5673 f
  I_PCI_TOP/U9242/Y (NOR2X1_RVT)                     0.0808   1.0000            0.3009 &   4.8682 r
  I_PCI_TOP/n9998 (net)        2   1.6509 
  I_PCI_TOP/U9326/A1 (OAI21X2_RVT)          0.0044   0.0808   1.0000   0.0030   0.0031 &   4.8713 r
  I_PCI_TOP/U9326/Y (OAI21X2_RVT)                    0.1143   1.0000            0.3387 &   5.2100 f
  I_PCI_TOP/n10086 (net)       3   2.7461 
  I_PCI_TOP/U3963/A2 (NAND3X0_LVT)          0.0076   0.1143   1.0000   0.0053   0.0053 &   5.2153 f
  I_PCI_TOP/U3963/Y (NAND3X0_LVT)                    0.1080   1.0000            0.1318 &   5.3471 r
  I_PCI_TOP/n11915 (net)       2   1.9672 
  I_PCI_TOP/U9332/A1 (AND2X1_RVT)           0.0094   0.1080   1.0000   0.0065   0.0065 &   5.3536 r
  I_PCI_TOP/U9332/Y (AND2X1_RVT)                     0.0906   1.0000            0.1784 &   5.5321 r
  I_PCI_TOP/n10340 (net)       2   1.5415 
  I_PCI_TOP/U9333/A4 (AO22X1_RVT)           0.0000   0.0906   1.0000   0.0000   0.0000 &   5.5321 r
  I_PCI_TOP/U9333/Y (AO22X1_RVT)                     0.1216   1.0000            0.2309 &   5.7629 r
  I_PCI_TOP/n9410 (net)        2   2.1872 
  I_PCI_TOP/U9334/A2 (NOR2X1_RVT)           0.0000   0.1216   1.0000   0.0000   0.0000 &   5.7629 r
  I_PCI_TOP/U9334/Y (NOR2X1_RVT)                     0.0625   1.0000            0.2331 &   5.9960 f
  I_PCI_TOP/n10561 (net)       2   1.3615 
  I_PCI_TOP/U9336/A2 (OAI21X2_RVT)          0.0000   0.0625   1.0000   0.0000   0.0000 &   5.9960 f
  I_PCI_TOP/U9336/Y (OAI21X2_RVT)                    0.1596   1.0000            0.4218 &   6.4178 r
  I_PCI_TOP/n11101 (net)       8   7.9270 
  I_PCI_TOP/U7445/A (NBUFFX2_RVT)           0.0000   0.1596   1.0000   0.0000   0.0004 &   6.4182 r
  I_PCI_TOP/U7445/Y (NBUFFX2_RVT)                    0.1781   1.0000            0.2450 &   6.6632 r
  I_PCI_TOP/n12405 (net)      10   9.8543 
  I_PCI_TOP/ctmTdsLR_1_4133/A (INVX0_RVT)   0.0000   0.1781   1.0000   0.0000   0.0006 &   6.6638 r
  I_PCI_TOP/ctmTdsLR_1_4133/Y (INVX0_RVT)            0.0903   1.0000            0.1084 &   6.7722 f
  I_PCI_TOP/tmp_net578 (net)   1   0.9664 
  I_PCI_TOP/ctmTdsLR_2_4134/A2 (OA21X1_RVT)
                                            0.0066   0.0903   1.0000   0.0046   0.0046 &   6.7768 f
  I_PCI_TOP/ctmTdsLR_2_4134/Y (OA21X1_RVT)           0.0953   1.0000            0.2737 &   7.0506 f
  I_PCI_TOP/n11073 (net)       1   1.2130 
  I_PCI_TOP/U10668/A1 (XOR2X1_RVT)          0.0000   0.0953   1.0000   0.0000   0.0000 &   7.0506 f
  I_PCI_TOP/U10668/Y (XOR2X1_RVT)                    0.1458   1.0000            0.3189 &   7.3694 f
  I_PCI_TOP/I_PCI_CORE_N323 (net)
                               1   1.3922 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__18_/D (SDFFARX1_RVT)
                                            0.0443   0.1458   1.0000   0.0310   0.0311 &   7.4005 f
  data arrival time                                                                        7.4005

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.6162     8.1162
  clock reconvergence pessimism                                                 0.0572     8.1734
  clock uncertainty                                                            -0.1000     8.0734
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__18_/CLK (SDFFARX1_RVT)                            8.0734 r
  library setup time                                          1.0000           -0.6735     7.4000
  data required time                                                                       7.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4000
  data arrival time                                                                       -7.4005
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0005


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0778     1.0778
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__8_/CLK (SDFFARX1_HVT)
                                                     0.0842                     0.0000     1.0778 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__8_/Q (SDFFARX1_HVT)
                                                     0.3253   1.0000            1.3059 &   2.3837 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_26__8_ (net)
                               5   5.4921 
  I_SDRAM_TOP/I_SDRAM_IF/U2138/A3 (MUX41X1_RVT)
                                            0.0426   0.3253   1.0000   0.0293   0.0293 &   2.4130 f
  I_SDRAM_TOP/I_SDRAM_IF/U2138/Y (MUX41X1_RVT)       0.1867   1.0000            0.8316 &   3.2447 f
  I_SDRAM_TOP/I_SDRAM_IF/n575 (net)
                               2   2.1000 
  I_SDRAM_TOP/I_SDRAM_IF/U2140/A2 (AO22X1_RVT)
                                            0.0403   0.1867   1.0000   0.0275   0.0275 &   3.2722 f
  I_SDRAM_TOP/I_SDRAM_IF/U2140/Y (AO22X1_RVT)        0.1005   1.0000            0.4069 &   3.6790 f
  I_SDRAM_TOP/I_SDRAM_IF/N1612 (net)
                               1   2.1478 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__0_/D (SDFFARX1_HVT)
                                            0.0163   0.1005   1.0000   0.0114   0.0114 &   3.6904 f
  data arrival time                                                                        3.6904

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9636     5.0636
  clock reconvergence pessimism                                                 0.0916     5.1552
  clock uncertainty                                                            -0.1000     5.0552
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__0_/CLK (SDFFARX1_HVT)                        5.0552 r
  library setup time                                          1.0000           -1.3652     3.6900
  data required time                                                                       3.6900
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6900
  data arrival time                                                                       -3.6904
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0005


  Startpoint: sd_DQ_in[22]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0000     0.0000
  input external delay                                                          0.6000     0.6000 f
  sd_DQ_in[22] (in)                                  0.0936                     0.0336 &   0.6336 f
  sd_DQ_in[22] (net)           1   3.0689 
  I_SDRAM_TOP/I_SDRAM_IF/U139/A (NBUFFX2_HVT)
                                            0.0089   0.0935   1.0000   0.0062   0.0063 &   0.6399 f
  I_SDRAM_TOP/I_SDRAM_IF/U139/Y (NBUFFX2_HVT)        0.1548   1.0000            0.2794 &   0.9193 f
  I_SDRAM_TOP/I_SDRAM_IF/n4802 (net)
                               1   1.9776 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6909/A (NBUFFX2_HVT)
                                            0.0273   0.1548   1.0000   0.0184   0.0184 &   0.9378 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6909/Y (NBUFFX2_HVT)
                                                     0.1320   1.0000            0.3070 &   1.2447 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1405 (net)
                               1   0.7227 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6908/A (NBUFFX2_HVT)
                                            0.0161   0.1320   1.0000   0.0112   0.0112 &   1.2560 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6908/Y (NBUFFX2_HVT)
                                                     0.1571   1.0000            0.3119 &   1.5678 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1404 (net)
                               1   2.1611 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6907/A (NBUFFX4_HVT)
                                            0.0217   0.1571   1.0000   0.0149   0.0149 &   1.5828 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6907/Y (NBUFFX4_HVT)
                                                     0.2568   1.0000            0.4063 &   1.9891 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1403 (net)
                               2  14.9029 
  I_SDRAM_TOP/I_SDRAM_IF/ropt_h_inst_8545/A (NBUFFX2_HVT)
                                            0.0081   0.2568   1.0000   0.0056   0.0068 &   1.9959 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_h_inst_8545/Y (NBUFFX2_HVT)
                                                     0.1578   1.0000            0.4114 &   2.4074 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_net_1940 (net)
                               1   2.0648 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/D (SDFFNX1_HVT)
                                            0.0000   0.1578   1.0000   0.0000   0.0000 &   2.4074 f
  data arrival time                                                                        2.4074

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.0469     3.0969
  clock reconvergence pessimism                                                 0.0000     3.0969
  clock uncertainty                                                            -0.1000     2.9969
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/CLK (SDFFNX1_HVT)                                 2.9969 f
  library setup time                                          1.0000           -0.5899     2.4069
  data required time                                                                       2.4069
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.4069
  data arrival time                                                                       -2.4074
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0004


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1720     3.2220
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__6_/CLK (SDFFNARX1_HVT)
                                                     0.0714                     0.0000     3.2220 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__6_/Q (SDFFNARX1_HVT)
                                                     0.3265   1.0000            1.2079 &   4.4299 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_871 (net)
                               5   5.0866 
  I_SDRAM_TOP/I_SDRAM_IF/U5937/A3 (MUX41X1_RVT)
                                            0.0328   0.3265   1.0000   0.0221   0.0221 &   4.4520 f
  I_SDRAM_TOP/I_SDRAM_IF/U5937/Y (MUX41X1_RVT)       0.1856   1.0000            0.8296 &   5.2816 f
  I_SDRAM_TOP/I_SDRAM_IF/n3878 (net)
                               2   1.9645 
  I_SDRAM_TOP/I_SDRAM_IF/U6882/A2 (AO22X1_RVT)
                                            0.0305   0.1856   1.0000   0.0218   0.0218 &   5.3034 f
  I_SDRAM_TOP/I_SDRAM_IF/U6882/Y (AO22X1_RVT)        0.1025   1.0000            0.4082 &   5.7116 f
  I_SDRAM_TOP/I_SDRAM_IF/N2687 (net)
                               1   2.3133 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__30_/D (SDFFNARX1_HVT)
                                            0.0329   0.1025   1.0000   0.0230   0.0231 &   5.7346 f
  data arrival time                                                                        5.7346

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0693     7.2193
  clock reconvergence pessimism                                                 0.0660     7.2853
  clock uncertainty                                                            -0.1000     7.1853
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__30_/CLK (SDFFNARX1_HVT)                       7.1853 f
  library setup time                                          1.0000           -1.4511     5.7343
  data required time                                                                       5.7343
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7343
  data arrival time                                                                       -5.7346
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0004


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14149_5610/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1758     3.2258
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__18_/CLK (SDFFNARX1_HVT)
                                                     0.0796                     0.0000     3.2258 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__18_/Q (SDFFNARX1_HVT)
                                                     0.3354   1.0000            1.2200 &   4.4458 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_226 (net)
                               5   5.3383 
  I_SDRAM_TOP/I_SDRAM_IF/U5038/A4 (MUX41X1_RVT)
                                            0.0787   0.3354   1.0000   0.0560   0.0560 &   4.5018 f
  I_SDRAM_TOP/I_SDRAM_IF/U5038/Y (MUX41X1_RVT)       0.1829   1.0000            0.8532 &   5.3550 f
  I_SDRAM_TOP/I_SDRAM_IF/n4099 (net)
                               2   1.5514 
  I_SDRAM_TOP/I_SDRAM_IF/U6997/A2 (AO22X1_RVT)
                                            0.0160   0.1829   1.0000   0.0111   0.0111 &   5.3661 f
  I_SDRAM_TOP/I_SDRAM_IF/U6997/Y (AO22X1_RVT)        0.0915   1.0000            0.3912 &   5.7573 f
  I_SDRAM_TOP/I_SDRAM_IF/N3811 (net)
                               1   1.3996 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__14_/D (SDFFNARX1_HVT)
                                            0.0000   0.0915   1.0000   0.0000   0.0000 &   5.7573 f
  data arrival time                                                                        5.7573

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0765     7.2265
  clock reconvergence pessimism                                                 0.0803     7.3068
  clock uncertainty                                                            -0.1000     7.2068
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__14_/CLK (SDFFNARX1_HVT)                      7.2068 f
  library setup time                                          1.0000           -1.4499     5.7569
  data required time                                                                       5.7569
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7569
  data arrival time                                                                       -5.7573
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0004


1
