

================================================================
== Vivado HLS Report for 'DownsampleUnit1'
================================================================
* Date:           Mon Dec 10 14:57:23 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  10339646|  10339646|  10339646|  10339646|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+---------+---------+---------+
        |                                 |                      |      Latency      |      Interval     | Pipeline|
        |             Instance            |        Module        |   min   |   max   |   min   |   max   |   Type  |
        +---------------------------------+----------------------+---------+---------+---------+---------+---------+
        |grp_subconv_1x1_16p16_fu_335     |subconv_1x1_16p16     |  6612577|  6612577|  6612577|  6612577|   none  |
        |grp_subconv_3x3_16_strid_fu_346  |subconv_3x3_16_strid  |   378721|   378721|   378721|   378721|   none  |
        |grp_subconv_1x1_89_fu_359        |subconv_1x1_89        |  1653601|  1653601|  1653601|  1653601|   none  |
        |grp_shuffle_4811_fu_371          |shuffle_4811          |    14017|    14017|    14017|    14017|   none  |
        +---------------------------------+----------------------+---------+---------+---------+---------+---------+

        * Loop: 
        +---------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                           |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- memset_conv1r_output     |  13103|  13103|       273|          -|          -|    48|    no    |
        | + memset_conv1r_output    |    271|    271|        17|          -|          -|    16|    no    |
        |  ++ memset_conv1r_output  |     15|     15|         1|          -|          -|    16|    no    |
        |- memset_conv2r_ourput     |   3503|   3503|        73|          -|          -|    48|    no    |
        | + memset_conv2r_ourput    |     71|     71|         9|          -|          -|     8|    no    |
        |  ++ memset_conv2r_ourput  |      7|      7|         1|          -|          -|     8|    no    |
        |- memset_conv3r_ourput     |   3503|   3503|        73|          -|          -|    48|    no    |
        | + memset_conv3r_ourput    |     71|     71|         9|          -|          -|     8|    no    |
        |  ++ memset_conv3r_ourput  |      7|      7|         1|          -|          -|     8|    no    |
        |- memset_conv1l_output     |   3503|   3503|        73|          -|          -|    48|    no    |
        | + memset_conv1l_output    |     71|     71|         9|          -|          -|     8|    no    |
        |  ++ memset_conv1l_output  |      7|      7|         1|          -|          -|     8|    no    |
        |- memset_conv2l_output     |   3503|   3503|        73|          -|          -|    48|    no    |
        | + memset_conv2l_output    |     71|     71|         9|          -|          -|     8|    no    |
        |  ++ memset_conv2l_output  |      7|      7|         1|          -|          -|     8|    no    |
        +---------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     261|    174|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     15|    3654|   4039|
|Memory           |       64|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    808|
|Register         |        -|      -|     137|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       64|     15|    4052|   5021|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       22|      6|       3|      9|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+------+------+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------+----------------------+---------+-------+------+------+
    |grp_shuffle_4811_fu_371          |shuffle_4811          |        0|      0|   307|   181|
    |grp_subconv_1x1_16p16_fu_335     |subconv_1x1_16p16     |        0|      5|  1080|  1338|
    |grp_subconv_1x1_89_fu_359        |subconv_1x1_89        |        0|      5|  1047|  1328|
    |grp_subconv_3x3_16_strid_fu_346  |subconv_3x3_16_strid  |        0|      5|  1220|  1192|
    +---------------------------------+----------------------+---------+-------+------+------+
    |Total                            |                      |        0|     15|  3654|  4039|
    +---------------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |conv1r_output_U    |DownsampleUnit1_cocq  |       32|  0|   0|  12288|   32|     1|       393216|
    |conv2r_ourput_0_U  |DownsampleUnit1_cpcA  |        8|  0|   0|   3072|   32|     1|        98304|
    |conv3r_ourput_0_U  |DownsampleUnit1_cpcA  |        8|  0|   0|   3072|   32|     1|        98304|
    |conv1l_output_0_U  |DownsampleUnit1_cpcA  |        8|  0|   0|   3072|   32|     1|        98304|
    |conv2l_output_0_U  |DownsampleUnit1_cpcA  |        8|  0|   0|   3072|   32|     1|        98304|
    +-------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total              |                      |       64|  0|   0|  24576|  160|     5|       786432|
    +-------------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |indvarinc12_fu_391_p2             |     +    |      0|  17|   9|           4|           1|
    |indvarinc19_fu_430_p2             |     +    |      0|  23|  11|           6|           1|
    |indvarinc23_fu_436_p2             |     +    |      0|  14|   9|           3|           1|
    |indvarinc28_fu_442_p2             |     +    |      0|  14|   9|           3|           1|
    |indvarinc35_fu_481_p2             |     +    |      0|  23|  11|           6|           1|
    |indvarinc39_fu_487_p2             |     +    |      0|  14|   9|           3|           1|
    |indvarinc43_fu_532_p2             |     +    |      0|  23|  11|           6|           1|
    |indvarinc44_fu_538_p2             |     +    |      0|  14|   9|           3|           1|
    |indvarinc45_fu_544_p2             |     +    |      0|  14|   9|           3|           1|
    |indvarinc46_fu_583_p2             |     +    |      0|  23|  11|           6|           1|
    |indvarinc47_fu_589_p2             |     +    |      0|  14|   9|           3|           1|
    |indvarinc48_fu_595_p2             |     +    |      0|  14|   9|           3|           1|
    |indvarinc4_fu_379_p2              |     +    |      0|  23|  11|           6|           1|
    |indvarinc8_fu_385_p2              |     +    |      0|  17|   9|           4|           1|
    |indvarinc_fu_493_p2               |     +    |      0|  14|   9|           3|           1|
    |tmp_409_fu_418_p2                 |   icmp   |      0|   0|   2|           4|           2|
    |tmp_410_fu_424_p2                 |   icmp   |      0|   0|   3|           6|           6|
    |tmp_411_fu_463_p2                 |   icmp   |      0|   0|   1|           3|           2|
    |tmp_412_fu_469_p2                 |   icmp   |      0|   0|   1|           3|           2|
    |tmp_413_fu_475_p2                 |   icmp   |      0|   0|   3|           6|           6|
    |tmp_414_fu_514_p2                 |   icmp   |      0|   0|   1|           3|           2|
    |tmp_415_fu_520_p2                 |   icmp   |      0|   0|   1|           3|           2|
    |tmp_416_fu_526_p2                 |   icmp   |      0|   0|   3|           6|           6|
    |tmp_417_fu_565_p2                 |   icmp   |      0|   0|   1|           3|           2|
    |tmp_418_fu_571_p2                 |   icmp   |      0|   0|   1|           3|           2|
    |tmp_419_fu_577_p2                 |   icmp   |      0|   0|   3|           6|           6|
    |tmp_420_fu_616_p2                 |   icmp   |      0|   0|   1|           3|           2|
    |tmp_421_fu_622_p2                 |   icmp   |      0|   0|   1|           3|           2|
    |tmp_422_fu_628_p2                 |   icmp   |      0|   0|   3|           6|           6|
    |tmp_s_fu_412_p2                   |   icmp   |      0|   0|   2|           4|           2|
    |ap_block_state21_on_subcall_done  |    or    |      0|   0|   2|           1|           1|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |Total                             |          |      0| 261| 174|         125|          66|
    +----------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                    | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  121|         26|    1|         26|
    |conv1l_bias_ce0                             |    9|          2|    1|          2|
    |conv1l_output_0_address0                    |   21|          4|   12|         48|
    |conv1l_output_0_ce0                         |   21|          4|    1|          4|
    |conv1l_output_0_d0                          |   15|          3|   32|         96|
    |conv1l_output_0_we0                         |   15|          3|    1|          3|
    |conv1l_weight_ce0                           |    9|          2|    1|          2|
    |conv1r_output_address0                      |   21|          4|   14|         56|
    |conv1r_output_ce0                           |   21|          4|    1|          4|
    |conv1r_output_d0                            |   15|          3|   32|         96|
    |conv1r_output_we0                           |   15|          3|    1|          3|
    |conv2l_bias_ce0                             |    9|          2|    1|          2|
    |conv2l_output_0_address0                    |   21|          4|   12|         48|
    |conv2l_output_0_ce0                         |   21|          4|    1|          4|
    |conv2l_output_0_d0                          |   15|          3|   32|         96|
    |conv2l_output_0_we0                         |   15|          3|    1|          3|
    |conv2l_weight_ce0                           |    9|          2|    1|          2|
    |conv2r_bias_ce0                             |    9|          2|    1|          2|
    |conv2r_ourput_0_address0                    |   21|          4|   12|         48|
    |conv2r_ourput_0_ce0                         |   21|          4|    1|          4|
    |conv2r_ourput_0_d0                          |   15|          3|   32|         96|
    |conv2r_ourput_0_we0                         |   15|          3|    1|          3|
    |conv2r_weight_ce0                           |    9|          2|    1|          2|
    |conv3r_bias_ce0                             |    9|          2|    1|          2|
    |conv3r_ourput_0_address0                    |   21|          4|   12|         48|
    |conv3r_ourput_0_ce0                         |   21|          4|    1|          4|
    |conv3r_ourput_0_d0                          |   15|          3|   32|         96|
    |conv3r_ourput_0_we0                         |   15|          3|    1|          3|
    |conv3r_weight_ce0                           |    9|          2|    1|          2|
    |grp_subconv_1x1_89_fu_359_bias_q0           |   15|          3|   32|         96|
    |grp_subconv_1x1_89_fu_359_input_0_q0        |   15|          3|   32|         96|
    |grp_subconv_1x1_89_fu_359_weight_q0         |   15|          3|   32|         96|
    |grp_subconv_3x3_16_strid_fu_346_bias_q0     |   15|          3|   32|         96|
    |grp_subconv_3x3_16_strid_fu_346_input_r_q0  |   15|          3|   32|         96|
    |grp_subconv_3x3_16_strid_fu_346_weight_q0   |   15|          3|   32|         96|
    |invdar11_reg_184                            |    9|          2|    4|          8|
    |invdar18_reg_195                            |    9|          2|    6|         12|
    |invdar22_reg_207                            |    9|          2|    3|          6|
    |invdar27_reg_219                            |    9|          2|    3|          6|
    |invdar34_reg_230                            |    9|          2|    6|         12|
    |invdar38_reg_242                            |    9|          2|    3|          6|
    |invdar3_reg_160                             |    9|          2|    6|         12|
    |invdar42_reg_265                            |    9|          2|    6|         12|
    |invdar43_reg_277                            |    9|          2|    3|          6|
    |invdar44_reg_289                            |    9|          2|    3|          6|
    |invdar45_reg_300                            |    9|          2|    6|         12|
    |invdar46_reg_312                            |    9|          2|    3|          6|
    |invdar47_reg_324                            |    9|          2|    3|          6|
    |invdar7_reg_172                             |    9|          2|    4|          8|
    |invdar_reg_254                              |    9|          2|    3|          6|
    |shuffleunit0_2_outpu_address0               |   15|          3|   14|         42|
    |shuffleunit0_2_outpu_ce0                    |   15|          3|    1|          3|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |Total                                       |  808|        166|  510|       1550|
    +--------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |  25|   0|   25|          0|
    |ap_reg_grp_shuffle_4811_fu_371_ap_start          |   1|   0|    1|          0|
    |ap_reg_grp_subconv_1x1_16p16_fu_335_ap_start     |   1|   0|    1|          0|
    |ap_reg_grp_subconv_1x1_89_fu_359_ap_start        |   1|   0|    1|          0|
    |ap_reg_grp_subconv_3x3_16_strid_fu_346_ap_start  |   1|   0|    1|          0|
    |indvarinc19_reg_658                              |   6|   0|    6|          0|
    |indvarinc23_reg_663                              |   3|   0|    3|          0|
    |indvarinc35_reg_682                              |   6|   0|    6|          0|
    |indvarinc39_reg_687                              |   3|   0|    3|          0|
    |indvarinc43_reg_706                              |   6|   0|    6|          0|
    |indvarinc44_reg_711                              |   3|   0|    3|          0|
    |indvarinc46_reg_730                              |   6|   0|    6|          0|
    |indvarinc47_reg_735                              |   3|   0|    3|          0|
    |indvarinc4_reg_634                               |   6|   0|    6|          0|
    |indvarinc8_reg_639                               |   4|   0|    4|          0|
    |invdar11_reg_184                                 |   4|   0|    4|          0|
    |invdar18_reg_195                                 |   6|   0|    6|          0|
    |invdar22_reg_207                                 |   3|   0|    3|          0|
    |invdar27_reg_219                                 |   3|   0|    3|          0|
    |invdar34_reg_230                                 |   6|   0|    6|          0|
    |invdar38_reg_242                                 |   3|   0|    3|          0|
    |invdar3_reg_160                                  |   6|   0|    6|          0|
    |invdar42_reg_265                                 |   6|   0|    6|          0|
    |invdar43_reg_277                                 |   3|   0|    3|          0|
    |invdar44_reg_289                                 |   3|   0|    3|          0|
    |invdar45_reg_300                                 |   6|   0|    6|          0|
    |invdar46_reg_312                                 |   3|   0|    3|          0|
    |invdar47_reg_324                                 |   3|   0|    3|          0|
    |invdar7_reg_172                                  |   4|   0|    4|          0|
    |invdar_reg_254                                   |   3|   0|    3|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 137|   0|  137|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |    DownsampleUnit1   | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |    DownsampleUnit1   | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |    DownsampleUnit1   | return value |
|ap_done                        | out |    1| ap_ctrl_hs |    DownsampleUnit1   | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |    DownsampleUnit1   | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |    DownsampleUnit1   | return value |
|conv1r_weight_address0         | out |   12|  ap_memory |     conv1r_weight    |     array    |
|conv1r_weight_ce0              | out |    1|  ap_memory |     conv1r_weight    |     array    |
|conv1r_weight_q0               |  in |   32|  ap_memory |     conv1r_weight    |     array    |
|conv1r_bias_address0           | out |    6|  ap_memory |      conv1r_bias     |     array    |
|conv1r_bias_ce0                | out |    1|  ap_memory |      conv1r_bias     |     array    |
|conv1r_bias_q0                 |  in |   32|  ap_memory |      conv1r_bias     |     array    |
|conv2r_weight_address0         | out |    9|  ap_memory |     conv2r_weight    |     array    |
|conv2r_weight_ce0              | out |    1|  ap_memory |     conv2r_weight    |     array    |
|conv2r_weight_q0               |  in |   32|  ap_memory |     conv2r_weight    |     array    |
|conv2r_bias_address0           | out |    6|  ap_memory |      conv2r_bias     |     array    |
|conv2r_bias_ce0                | out |    1|  ap_memory |      conv2r_bias     |     array    |
|conv2r_bias_q0                 |  in |   32|  ap_memory |      conv2r_bias     |     array    |
|conv3r_weight_address0         | out |   12|  ap_memory |     conv3r_weight    |     array    |
|conv3r_weight_ce0              | out |    1|  ap_memory |     conv3r_weight    |     array    |
|conv3r_weight_q0               |  in |   32|  ap_memory |     conv3r_weight    |     array    |
|conv3r_bias_address0           | out |    6|  ap_memory |      conv3r_bias     |     array    |
|conv3r_bias_ce0                | out |    1|  ap_memory |      conv3r_bias     |     array    |
|conv3r_bias_q0                 |  in |   32|  ap_memory |      conv3r_bias     |     array    |
|conv1l_weight_address0         | out |    9|  ap_memory |     conv1l_weight    |     array    |
|conv1l_weight_ce0              | out |    1|  ap_memory |     conv1l_weight    |     array    |
|conv1l_weight_q0               |  in |   32|  ap_memory |     conv1l_weight    |     array    |
|conv1l_bias_address0           | out |    6|  ap_memory |      conv1l_bias     |     array    |
|conv1l_bias_ce0                | out |    1|  ap_memory |      conv1l_bias     |     array    |
|conv1l_bias_q0                 |  in |   32|  ap_memory |      conv1l_bias     |     array    |
|conv2l_weight_address0         | out |   12|  ap_memory |     conv2l_weight    |     array    |
|conv2l_weight_ce0              | out |    1|  ap_memory |     conv2l_weight    |     array    |
|conv2l_weight_q0               |  in |   32|  ap_memory |     conv2l_weight    |     array    |
|conv2l_bias_address0           | out |    6|  ap_memory |      conv2l_bias     |     array    |
|conv2l_bias_ce0                | out |    1|  ap_memory |      conv2l_bias     |     array    |
|conv2l_bias_q0                 |  in |   32|  ap_memory |      conv2l_bias     |     array    |
|shuffleunit0_2_outpu_address0  | out |   14|  ap_memory | shuffleunit0_2_outpu |     array    |
|shuffleunit0_2_outpu_ce0       | out |    1|  ap_memory | shuffleunit0_2_outpu |     array    |
|shuffleunit0_2_outpu_q0        |  in |   32|  ap_memory | shuffleunit0_2_outpu |     array    |
|downsampleunit1_outp_address0  | out |   13|  ap_memory | downsampleunit1_outp |     array    |
|downsampleunit1_outp_ce0       | out |    1|  ap_memory | downsampleunit1_outp |     array    |
|downsampleunit1_outp_we0       | out |    1|  ap_memory | downsampleunit1_outp |     array    |
|downsampleunit1_outp_d0        | out |   32|  ap_memory | downsampleunit1_outp |     array    |
+-------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 25
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	4  / (!tmp_s)
	3  / (tmp_s & !tmp_409)
	2  / (tmp_s & tmp_409 & !tmp_410)
	5  / (tmp_s & tmp_409 & tmp_410)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	7  / (!tmp_411)
	6  / (tmp_411 & !tmp_412)
	5  / (tmp_411 & tmp_412 & !tmp_413)
	8  / (tmp_411 & tmp_412 & tmp_413)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	10  / (!tmp_414)
	9  / (tmp_414 & !tmp_415)
	8  / (tmp_414 & tmp_415 & !tmp_416)
	11  / (tmp_414 & tmp_415 & tmp_416)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	13  / (!tmp_417)
	12  / (tmp_417 & !tmp_418)
	11  / (tmp_417 & tmp_418 & !tmp_419)
	14  / (tmp_417 & tmp_418 & tmp_419)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	16  / (!tmp_420)
	15  / (tmp_420 & !tmp_421)
	14  / (tmp_420 & tmp_421 & !tmp_422)
	17  / (tmp_420 & tmp_421 & tmp_422)
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: conv1r_output (13)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:317
meminst.0:0  %conv1r_output = alloca [12288 x float], align 4

ST_1: conv2r_ourput_0 (14)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:318
meminst.0:1  %conv2r_ourput_0 = alloca [3072 x float], align 4

ST_1: conv3r_ourput_0 (15)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:319
meminst.0:2  %conv3r_ourput_0 = alloca [3072 x float], align 4

ST_1: conv1l_output_0 (16)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:320
meminst.0:3  %conv1l_output_0 = alloca [3072 x float], align 4

ST_1: conv2l_output_0 (17)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:321
meminst.0:4  %conv2l_output_0 = alloca [3072 x float], align 4

ST_1: StgValue_31 (18)  [1/1] 1.59ns
meminst.0:5  br label %meminst2.0


 <State 2>: 2.31ns
ST_2: invdar3 (20)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:317
meminst2.0:0  %invdar3 = phi i6 [ 0, %meminst.0 ], [ %indvarinc4, %meminst25.0 ]

ST_2: indvarinc4 (21)  [1/1] 2.31ns  loc: accelerator_hls/components.cpp:317
meminst2.0:1  %indvarinc4 = add i6 %invdar3, 1

ST_2: empty_453 (22)  [1/1] 0.00ns
meminst2.0:2  %empty_453 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_2: StgValue_35 (23)  [1/1] 1.59ns
meminst2.0:3  br label %meminst6.0


 <State 3>: 2.35ns
ST_3: invdar7 (25)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:317
meminst6.0:0  %invdar7 = phi i4 [ 0, %meminst2.0 ], [ %indvarinc8, %meminst69.0 ]

ST_3: indvarinc8 (26)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:317
meminst6.0:1  %indvarinc8 = add i4 %invdar7, 1

ST_3: empty_452 (27)  [1/1] 0.00ns
meminst6.0:2  %empty_452 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: StgValue_39 (28)  [1/1] 1.59ns
meminst6.0:3  br label %meminst10.0


 <State 4>: 3.88ns
ST_4: invdar11 (30)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:317
meminst10.0:0  %invdar11 = phi i4 [ 0, %meminst6.0 ], [ %indvarinc12, %meminst10.0 ]

ST_4: indvarinc12 (31)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:317
meminst10.0:1  %indvarinc12 = add i4 %invdar11, 1

ST_4: tmp (32)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:317
meminst10.0:2  %tmp = call i14 @_ssdm_op_BitConcatenate.i14.i6.i4.i4(i6 %invdar3, i4 %invdar7, i4 %invdar11)

ST_4: tmp_659 (33)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:317
meminst10.0:3  %tmp_659 = zext i14 %tmp to i64

ST_4: conv1r_output_addr (34)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:317
meminst10.0:4  %conv1r_output_addr = getelementptr [12288 x float]* %conv1r_output, i64 0, i64 %tmp_659

ST_4: StgValue_45 (35)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:317
meminst10.0:5  store float 0.000000e+00, float* %conv1r_output_addr, align 4

ST_4: tmp_s (36)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:317
meminst10.0:6  %tmp_s = icmp eq i4 %invdar11, -1

ST_4: empty_450 (37)  [1/1] 0.00ns
meminst10.0:7  %empty_450 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv1r_output) nounwind

ST_4: empty_451 (38)  [1/1] 0.00ns
meminst10.0:8  %empty_451 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: StgValue_49 (39)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:317
meminst10.0:9  br i1 %tmp_s, label %meminst69.0, label %meminst10.0

ST_4: tmp_409 (41)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:317
meminst69.0:0  %tmp_409 = icmp eq i4 %invdar7, -1

ST_4: empty_449 (42)  [1/1] 0.00ns
meminst69.0:1  %empty_449 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv1r_output) nounwind

ST_4: StgValue_52 (43)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:317
meminst69.0:2  br i1 %tmp_409, label %meminst25.0, label %meminst6.0

ST_4: tmp_410 (45)  [1/1] 3.88ns  loc: accelerator_hls/components.cpp:317
meminst25.0:0  %tmp_410 = icmp eq i6 %invdar3, -17

ST_4: empty (46)  [1/1] 0.00ns
meminst25.0:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv1r_output) nounwind

ST_4: StgValue_55 (47)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:317
meminst25.0:2  br i1 %tmp_410, label %meminst17.0.preheader, label %meminst2.0

ST_4: StgValue_56 (49)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:318
meminst17.0.preheader:0  br label %meminst17.0


 <State 5>: 2.31ns
ST_5: invdar18 (51)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:318
meminst17.0:0  %invdar18 = phi i6 [ %indvarinc19, %meminst1720.0 ], [ 0, %meminst17.0.preheader ]

ST_5: indvarinc19 (52)  [1/1] 2.31ns  loc: accelerator_hls/components.cpp:318
meminst17.0:1  %indvarinc19 = add i6 %invdar18, 1

ST_5: empty_459 (53)  [1/1] 0.00ns
meminst17.0:2  %empty_459 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_5: StgValue_60 (54)  [1/1] 1.59ns
meminst17.0:3  br label %meminst21.0


 <State 6>: 2.26ns
ST_6: invdar22 (56)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:318
meminst21.0:0  %invdar22 = phi i3 [ 0, %meminst17.0 ], [ %indvarinc23, %meminst2124.0 ]

ST_6: indvarinc23 (57)  [1/1] 2.26ns  loc: accelerator_hls/components.cpp:318
meminst21.0:1  %indvarinc23 = add i3 %invdar22, 1

ST_6: empty_458 (58)  [1/1] 0.00ns
meminst21.0:2  %empty_458 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_6: StgValue_64 (59)  [1/1] 1.59ns
meminst21.0:3  br label %meminst26.0


 <State 7>: 3.88ns
ST_7: invdar27 (61)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:318
meminst26.0:0  %invdar27 = phi i3 [ 0, %meminst21.0 ], [ %indvarinc28, %meminst26.0 ]

ST_7: indvarinc28 (62)  [1/1] 2.26ns  loc: accelerator_hls/components.cpp:318
meminst26.0:1  %indvarinc28 = add i3 %invdar27, 1

ST_7: tmp_151 (63)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:318
meminst26.0:2  %tmp_151 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i3.i3(i6 %invdar18, i3 %invdar22, i3 %invdar27)

ST_7: tmp_660 (64)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:318
meminst26.0:3  %tmp_660 = zext i12 %tmp_151 to i64

ST_7: conv2r_ourput_0_add (65)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:318
meminst26.0:4  %conv2r_ourput_0_add = getelementptr [3072 x float]* %conv2r_ourput_0, i64 0, i64 %tmp_660

ST_7: StgValue_70 (66)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:318
meminst26.0:5  store float 0.000000e+00, float* %conv2r_ourput_0_add, align 4

ST_7: tmp_411 (67)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:318
meminst26.0:6  %tmp_411 = icmp eq i3 %invdar27, -1

ST_7: empty_456 (68)  [1/1] 0.00ns
meminst26.0:7  %empty_456 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv2r_ourput) nounwind

ST_7: empty_457 (69)  [1/1] 0.00ns
meminst26.0:8  %empty_457 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_7: StgValue_74 (70)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:318
meminst26.0:9  br i1 %tmp_411, label %meminst2124.0, label %meminst26.0

ST_7: tmp_412 (72)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:318
meminst2124.0:0  %tmp_412 = icmp eq i3 %invdar22, -1

ST_7: empty_455 (73)  [1/1] 0.00ns
meminst2124.0:1  %empty_455 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv2r_ourput) nounwind

ST_7: StgValue_77 (74)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:318
meminst2124.0:2  br i1 %tmp_412, label %meminst1720.0, label %meminst21.0

ST_7: tmp_413 (76)  [1/1] 3.88ns  loc: accelerator_hls/components.cpp:318
meminst1720.0:0  %tmp_413 = icmp eq i6 %invdar18, -17

ST_7: empty_454 (77)  [1/1] 0.00ns
meminst1720.0:1  %empty_454 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv2r_ourput) nounwind

ST_7: StgValue_80 (78)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:318
meminst1720.0:2  br i1 %tmp_413, label %meminst33.0.preheader, label %meminst17.0

ST_7: StgValue_81 (80)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:319
meminst33.0.preheader:0  br label %meminst33.0


 <State 8>: 2.31ns
ST_8: invdar34 (82)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:319
meminst33.0:0  %invdar34 = phi i6 [ %indvarinc35, %meminst3336.0 ], [ 0, %meminst33.0.preheader ]

ST_8: indvarinc35 (83)  [1/1] 2.31ns  loc: accelerator_hls/components.cpp:319
meminst33.0:1  %indvarinc35 = add i6 %invdar34, 1

ST_8: empty_465 (84)  [1/1] 0.00ns
meminst33.0:2  %empty_465 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_8: StgValue_85 (85)  [1/1] 1.59ns
meminst33.0:3  br label %meminst37.0


 <State 9>: 2.26ns
ST_9: invdar38 (87)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:319
meminst37.0:0  %invdar38 = phi i3 [ 0, %meminst33.0 ], [ %indvarinc39, %meminst3740.0 ]

ST_9: indvarinc39 (88)  [1/1] 2.26ns  loc: accelerator_hls/components.cpp:319
meminst37.0:1  %indvarinc39 = add i3 %invdar38, 1

ST_9: empty_464 (89)  [1/1] 0.00ns
meminst37.0:2  %empty_464 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_9: StgValue_89 (90)  [1/1] 1.59ns
meminst37.0:3  br label %meminst41.0


 <State 10>: 3.88ns
ST_10: invdar (92)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:319
meminst41.0:0  %invdar = phi i3 [ 0, %meminst37.0 ], [ %indvarinc, %meminst41.0 ]

ST_10: indvarinc (93)  [1/1] 2.26ns  loc: accelerator_hls/components.cpp:319
meminst41.0:1  %indvarinc = add i3 %invdar, 1

ST_10: tmp_152 (94)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:319
meminst41.0:2  %tmp_152 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i3.i3(i6 %invdar34, i3 %invdar38, i3 %invdar)

ST_10: tmp_661 (95)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:319
meminst41.0:3  %tmp_661 = zext i12 %tmp_152 to i64

ST_10: conv3r_ourput_0_add (96)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:319
meminst41.0:4  %conv3r_ourput_0_add = getelementptr [3072 x float]* %conv3r_ourput_0, i64 0, i64 %tmp_661

ST_10: StgValue_95 (97)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:319
meminst41.0:5  store float 0.000000e+00, float* %conv3r_ourput_0_add, align 4

ST_10: tmp_414 (98)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:319
meminst41.0:6  %tmp_414 = icmp eq i3 %invdar, -1

ST_10: empty_462 (99)  [1/1] 0.00ns
meminst41.0:7  %empty_462 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv3r_ourput) nounwind

ST_10: empty_463 (100)  [1/1] 0.00ns
meminst41.0:8  %empty_463 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_10: StgValue_99 (101)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:319
meminst41.0:9  br i1 %tmp_414, label %meminst3740.0, label %meminst41.0

ST_10: tmp_415 (103)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:319
meminst3740.0:0  %tmp_415 = icmp eq i3 %invdar38, -1

ST_10: empty_461 (104)  [1/1] 0.00ns
meminst3740.0:1  %empty_461 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv3r_ourput) nounwind

ST_10: StgValue_102 (105)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:319
meminst3740.0:2  br i1 %tmp_415, label %meminst3336.0, label %meminst37.0

ST_10: tmp_416 (107)  [1/1] 3.88ns  loc: accelerator_hls/components.cpp:319
meminst3336.0:0  %tmp_416 = icmp eq i6 %invdar34, -17

ST_10: empty_460 (108)  [1/1] 0.00ns
meminst3336.0:1  %empty_460 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv3r_ourput) nounwind

ST_10: StgValue_105 (109)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:319
meminst3336.0:2  br i1 %tmp_416, label %meminst48.0.preheader, label %meminst33.0

ST_10: StgValue_106 (111)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:320
meminst48.0.preheader:0  br label %meminst48.0


 <State 11>: 2.31ns
ST_11: invdar42 (113)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:320
meminst48.0:0  %invdar42 = phi i6 [ %indvarinc43, %meminst4851.0 ], [ 0, %meminst48.0.preheader ]

ST_11: indvarinc43 (114)  [1/1] 2.31ns  loc: accelerator_hls/components.cpp:320
meminst48.0:1  %indvarinc43 = add i6 %invdar42, 1

ST_11: empty_471 (115)  [1/1] 0.00ns
meminst48.0:2  %empty_471 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_11: StgValue_110 (116)  [1/1] 1.59ns
meminst48.0:3  br label %meminst52.0


 <State 12>: 2.26ns
ST_12: invdar43 (118)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:320
meminst52.0:0  %invdar43 = phi i3 [ 0, %meminst48.0 ], [ %indvarinc44, %meminst5255.0 ]

ST_12: indvarinc44 (119)  [1/1] 2.26ns  loc: accelerator_hls/components.cpp:320
meminst52.0:1  %indvarinc44 = add i3 %invdar43, 1

ST_12: empty_470 (120)  [1/1] 0.00ns
meminst52.0:2  %empty_470 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_12: StgValue_114 (121)  [1/1] 1.59ns
meminst52.0:3  br label %meminst56.0


 <State 13>: 3.88ns
ST_13: invdar44 (123)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:320
meminst56.0:0  %invdar44 = phi i3 [ 0, %meminst52.0 ], [ %indvarinc45, %meminst56.0 ]

ST_13: indvarinc45 (124)  [1/1] 2.26ns  loc: accelerator_hls/components.cpp:320
meminst56.0:1  %indvarinc45 = add i3 %invdar44, 1

ST_13: tmp_153 (125)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:320
meminst56.0:2  %tmp_153 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i3.i3(i6 %invdar42, i3 %invdar43, i3 %invdar44)

ST_13: tmp_662 (126)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:320
meminst56.0:3  %tmp_662 = zext i12 %tmp_153 to i64

ST_13: conv1l_output_0_add (127)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:320
meminst56.0:4  %conv1l_output_0_add = getelementptr [3072 x float]* %conv1l_output_0, i64 0, i64 %tmp_662

ST_13: StgValue_120 (128)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:320
meminst56.0:5  store float 0.000000e+00, float* %conv1l_output_0_add, align 4

ST_13: tmp_417 (129)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:320
meminst56.0:6  %tmp_417 = icmp eq i3 %invdar44, -1

ST_13: empty_468 (130)  [1/1] 0.00ns
meminst56.0:7  %empty_468 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv1l_output) nounwind

ST_13: empty_469 (131)  [1/1] 0.00ns
meminst56.0:8  %empty_469 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_13: StgValue_124 (132)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:320
meminst56.0:9  br i1 %tmp_417, label %meminst5255.0, label %meminst56.0

ST_13: tmp_418 (134)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:320
meminst5255.0:0  %tmp_418 = icmp eq i3 %invdar43, -1

ST_13: empty_467 (135)  [1/1] 0.00ns
meminst5255.0:1  %empty_467 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv1l_output) nounwind

ST_13: StgValue_127 (136)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:320
meminst5255.0:2  br i1 %tmp_418, label %meminst4851.0, label %meminst52.0

ST_13: tmp_419 (138)  [1/1] 3.88ns  loc: accelerator_hls/components.cpp:320
meminst4851.0:0  %tmp_419 = icmp eq i6 %invdar42, -17

ST_13: empty_466 (139)  [1/1] 0.00ns
meminst4851.0:1  %empty_466 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv1l_output) nounwind

ST_13: StgValue_130 (140)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:320
meminst4851.0:2  br i1 %tmp_419, label %meminst63.0.preheader, label %meminst48.0

ST_13: StgValue_131 (142)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:321
meminst63.0.preheader:0  br label %meminst63.0


 <State 14>: 2.31ns
ST_14: invdar45 (144)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:321
meminst63.0:0  %invdar45 = phi i6 [ %indvarinc46, %meminst6366.0 ], [ 0, %meminst63.0.preheader ]

ST_14: indvarinc46 (145)  [1/1] 2.31ns  loc: accelerator_hls/components.cpp:321
meminst63.0:1  %indvarinc46 = add i6 %invdar45, 1

ST_14: empty_477 (146)  [1/1] 0.00ns
meminst63.0:2  %empty_477 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_14: StgValue_135 (147)  [1/1] 1.59ns
meminst63.0:3  br label %meminst67.0


 <State 15>: 2.26ns
ST_15: invdar46 (149)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:321
meminst67.0:0  %invdar46 = phi i3 [ 0, %meminst63.0 ], [ %indvarinc47, %meminst6770.0 ]

ST_15: indvarinc47 (150)  [1/1] 2.26ns  loc: accelerator_hls/components.cpp:321
meminst67.0:1  %indvarinc47 = add i3 %invdar46, 1

ST_15: empty_476 (151)  [1/1] 0.00ns
meminst67.0:2  %empty_476 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_15: StgValue_139 (152)  [1/1] 1.59ns
meminst67.0:3  br label %meminst71.0


 <State 16>: 3.88ns
ST_16: invdar47 (154)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:321
meminst71.0:0  %invdar47 = phi i3 [ 0, %meminst67.0 ], [ %indvarinc48, %meminst71.0 ]

ST_16: indvarinc48 (155)  [1/1] 2.26ns  loc: accelerator_hls/components.cpp:321
meminst71.0:1  %indvarinc48 = add i3 %invdar47, 1

ST_16: tmp_154 (156)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:321
meminst71.0:2  %tmp_154 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i3.i3(i6 %invdar45, i3 %invdar46, i3 %invdar47)

ST_16: tmp_663 (157)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:321
meminst71.0:3  %tmp_663 = zext i12 %tmp_154 to i64

ST_16: conv2l_output_0_add (158)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:321
meminst71.0:4  %conv2l_output_0_add = getelementptr [3072 x float]* %conv2l_output_0, i64 0, i64 %tmp_663

ST_16: StgValue_145 (159)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:321
meminst71.0:5  store float 0.000000e+00, float* %conv2l_output_0_add, align 4

ST_16: tmp_420 (160)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:321
meminst71.0:6  %tmp_420 = icmp eq i3 %invdar47, -1

ST_16: empty_474 (161)  [1/1] 0.00ns
meminst71.0:7  %empty_474 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv2l_output) nounwind

ST_16: empty_475 (162)  [1/1] 0.00ns
meminst71.0:8  %empty_475 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_16: StgValue_149 (163)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:321
meminst71.0:9  br i1 %tmp_420, label %meminst6770.0, label %meminst71.0

ST_16: tmp_421 (165)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:321
meminst6770.0:0  %tmp_421 = icmp eq i3 %invdar46, -1

ST_16: empty_473 (166)  [1/1] 0.00ns
meminst6770.0:1  %empty_473 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv2l_output) nounwind

ST_16: StgValue_152 (167)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:321
meminst6770.0:2  br i1 %tmp_421, label %meminst6366.0, label %meminst67.0

ST_16: tmp_422 (169)  [1/1] 3.88ns  loc: accelerator_hls/components.cpp:321
meminst6366.0:0  %tmp_422 = icmp eq i6 %invdar45, -17

ST_16: empty_472 (170)  [1/1] 0.00ns
meminst6366.0:1  %empty_472 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv2l_output) nounwind

ST_16: StgValue_155 (171)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:321
meminst6366.0:2  br i1 %tmp_422, label %meminst5962.0, label %meminst63.0

ST_16: StgValue_156 (173)  [2/2] 0.00ns  loc: accelerator_hls/components.cpp:325
meminst5962.0:0  call fastcc void @subconv_1x1_16p16([2304 x float]* %conv1r_weight, [48 x float]* %conv1r_bias, [12288 x float]* %conv1r_output)


 <State 17>: 0.00ns
ST_17: StgValue_157 (173)  [1/2] 0.00ns  loc: accelerator_hls/components.cpp:325
meminst5962.0:0  call fastcc void @subconv_1x1_16p16([2304 x float]* %conv1r_weight, [48 x float]* %conv1r_bias, [12288 x float]* %conv1r_output)


 <State 18>: 1.59ns
ST_18: StgValue_158 (174)  [2/2] 1.59ns  loc: accelerator_hls/components.cpp:327
meminst5962.0:1  call fastcc void @subconv_3x3_16_strid([12288 x float]* %conv1r_output, [432 x float]* %conv2r_weight, [48 x float]* %conv2r_bias, [3072 x float]* %conv2r_ourput_0)


 <State 19>: 0.00ns
ST_19: StgValue_159 (174)  [1/2] 0.00ns  loc: accelerator_hls/components.cpp:327
meminst5962.0:1  call fastcc void @subconv_3x3_16_strid([12288 x float]* %conv1r_output, [432 x float]* %conv2r_weight, [48 x float]* %conv2r_bias, [3072 x float]* %conv2r_ourput_0)


 <State 20>: 1.59ns
ST_20: StgValue_160 (175)  [2/2] 1.59ns  loc: accelerator_hls/components.cpp:329
meminst5962.0:2  call fastcc void @subconv_1x1_89([3072 x float]* %conv2r_ourput_0, [2304 x float]* %conv3r_weight, [48 x float]* %conv3r_bias, [3072 x float]* %conv3r_ourput_0)

ST_20: StgValue_161 (176)  [2/2] 1.59ns  loc: accelerator_hls/components.cpp:331
meminst5962.0:3  call fastcc void @subconv_3x3_16_strid([12288 x float]* @shuffleunit0_2_outpu, [432 x float]* %conv1l_weight, [48 x float]* %conv1l_bias, [3072 x float]* %conv1l_output_0)


 <State 21>: 0.00ns
ST_21: StgValue_162 (175)  [1/2] 0.00ns  loc: accelerator_hls/components.cpp:329
meminst5962.0:2  call fastcc void @subconv_1x1_89([3072 x float]* %conv2r_ourput_0, [2304 x float]* %conv3r_weight, [48 x float]* %conv3r_bias, [3072 x float]* %conv3r_ourput_0)

ST_21: StgValue_163 (176)  [1/2] 0.00ns  loc: accelerator_hls/components.cpp:331
meminst5962.0:3  call fastcc void @subconv_3x3_16_strid([12288 x float]* @shuffleunit0_2_outpu, [432 x float]* %conv1l_weight, [48 x float]* %conv1l_bias, [3072 x float]* %conv1l_output_0)


 <State 22>: 1.59ns
ST_22: StgValue_164 (177)  [2/2] 1.59ns  loc: accelerator_hls/components.cpp:333
meminst5962.0:4  call fastcc void @subconv_1x1_89([3072 x float]* %conv1l_output_0, [2304 x float]* %conv2l_weight, [48 x float]* %conv2l_bias, [3072 x float]* %conv2l_output_0)


 <State 23>: 0.00ns
ST_23: StgValue_165 (177)  [1/2] 0.00ns  loc: accelerator_hls/components.cpp:333
meminst5962.0:4  call fastcc void @subconv_1x1_89([3072 x float]* %conv1l_output_0, [2304 x float]* %conv2l_weight, [48 x float]* %conv2l_bias, [3072 x float]* %conv2l_output_0)


 <State 24>: 0.00ns
ST_24: StgValue_166 (178)  [2/2] 0.00ns  loc: accelerator_hls/components.cpp:336
meminst5962.0:5  call fastcc void @shuffle_4811([3072 x float]* %conv3r_ourput_0, [3072 x float]* %conv2l_output_0, [6144 x float]* @downsampleunit1_outp)


 <State 25>: 0.00ns
ST_25: StgValue_167 (178)  [1/2] 0.00ns  loc: accelerator_hls/components.cpp:336
meminst5962.0:5  call fastcc void @shuffle_4811([3072 x float]* %conv3r_ourput_0, [3072 x float]* %conv2l_output_0, [6144 x float]* @downsampleunit1_outp)

ST_25: StgValue_168 (179)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:339
meminst5962.0:6  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv1r_weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1r_bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2r_weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2r_bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3r_weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3r_bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1l_weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1l_bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2l_weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2l_bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ shuffleunit0_2_outpu]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ downsampleunit1_outp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
conv1r_output       (alloca           ) [ 00111111111111111111000000]
conv2r_ourput_0     (alloca           ) [ 00111111111111111111110000]
conv3r_ourput_0     (alloca           ) [ 00111111111111111111111111]
conv1l_output_0     (alloca           ) [ 00111111111111111111111100]
conv2l_output_0     (alloca           ) [ 00111111111111111111111111]
StgValue_31         (br               ) [ 01111000000000000000000000]
invdar3             (phi              ) [ 00111000000000000000000000]
indvarinc4          (add              ) [ 01111000000000000000000000]
empty_453           (speclooptripcount) [ 00000000000000000000000000]
StgValue_35         (br               ) [ 00111000000000000000000000]
invdar7             (phi              ) [ 00011000000000000000000000]
indvarinc8          (add              ) [ 00111000000000000000000000]
empty_452           (speclooptripcount) [ 00000000000000000000000000]
StgValue_39         (br               ) [ 00111000000000000000000000]
invdar11            (phi              ) [ 00001000000000000000000000]
indvarinc12         (add              ) [ 00111000000000000000000000]
tmp                 (bitconcatenate   ) [ 00000000000000000000000000]
tmp_659             (zext             ) [ 00000000000000000000000000]
conv1r_output_addr  (getelementptr    ) [ 00000000000000000000000000]
StgValue_45         (store            ) [ 00000000000000000000000000]
tmp_s               (icmp             ) [ 00111000000000000000000000]
empty_450           (specloopname     ) [ 00000000000000000000000000]
empty_451           (speclooptripcount) [ 00000000000000000000000000]
StgValue_49         (br               ) [ 00111000000000000000000000]
tmp_409             (icmp             ) [ 00111000000000000000000000]
empty_449           (specloopname     ) [ 00000000000000000000000000]
StgValue_52         (br               ) [ 00111000000000000000000000]
tmp_410             (icmp             ) [ 00111000000000000000000000]
empty               (specloopname     ) [ 00000000000000000000000000]
StgValue_55         (br               ) [ 01111000000000000000000000]
StgValue_56         (br               ) [ 00111111000000000000000000]
invdar18            (phi              ) [ 00000111000000000000000000]
indvarinc19         (add              ) [ 00001111000000000000000000]
empty_459           (speclooptripcount) [ 00000000000000000000000000]
StgValue_60         (br               ) [ 00000111000000000000000000]
invdar22            (phi              ) [ 00000011000000000000000000]
indvarinc23         (add              ) [ 00000111000000000000000000]
empty_458           (speclooptripcount) [ 00000000000000000000000000]
StgValue_64         (br               ) [ 00000111000000000000000000]
invdar27            (phi              ) [ 00000001000000000000000000]
indvarinc28         (add              ) [ 00000111000000000000000000]
tmp_151             (bitconcatenate   ) [ 00000000000000000000000000]
tmp_660             (zext             ) [ 00000000000000000000000000]
conv2r_ourput_0_add (getelementptr    ) [ 00000000000000000000000000]
StgValue_70         (store            ) [ 00000000000000000000000000]
tmp_411             (icmp             ) [ 00000111000000000000000000]
empty_456           (specloopname     ) [ 00000000000000000000000000]
empty_457           (speclooptripcount) [ 00000000000000000000000000]
StgValue_74         (br               ) [ 00000111000000000000000000]
tmp_412             (icmp             ) [ 00000111000000000000000000]
empty_455           (specloopname     ) [ 00000000000000000000000000]
StgValue_77         (br               ) [ 00000111000000000000000000]
tmp_413             (icmp             ) [ 00000111000000000000000000]
empty_454           (specloopname     ) [ 00000000000000000000000000]
StgValue_80         (br               ) [ 00001111000000000000000000]
StgValue_81         (br               ) [ 00000111111000000000000000]
invdar34            (phi              ) [ 00000000111000000000000000]
indvarinc35         (add              ) [ 00000001111000000000000000]
empty_465           (speclooptripcount) [ 00000000000000000000000000]
StgValue_85         (br               ) [ 00000000111000000000000000]
invdar38            (phi              ) [ 00000000011000000000000000]
indvarinc39         (add              ) [ 00000000111000000000000000]
empty_464           (speclooptripcount) [ 00000000000000000000000000]
StgValue_89         (br               ) [ 00000000111000000000000000]
invdar              (phi              ) [ 00000000001000000000000000]
indvarinc           (add              ) [ 00000000111000000000000000]
tmp_152             (bitconcatenate   ) [ 00000000000000000000000000]
tmp_661             (zext             ) [ 00000000000000000000000000]
conv3r_ourput_0_add (getelementptr    ) [ 00000000000000000000000000]
StgValue_95         (store            ) [ 00000000000000000000000000]
tmp_414             (icmp             ) [ 00000000111000000000000000]
empty_462           (specloopname     ) [ 00000000000000000000000000]
empty_463           (speclooptripcount) [ 00000000000000000000000000]
StgValue_99         (br               ) [ 00000000111000000000000000]
tmp_415             (icmp             ) [ 00000000111000000000000000]
empty_461           (specloopname     ) [ 00000000000000000000000000]
StgValue_102        (br               ) [ 00000000111000000000000000]
tmp_416             (icmp             ) [ 00000000111000000000000000]
empty_460           (specloopname     ) [ 00000000000000000000000000]
StgValue_105        (br               ) [ 00000001111000000000000000]
StgValue_106        (br               ) [ 00000000111111000000000000]
invdar42            (phi              ) [ 00000000000111000000000000]
indvarinc43         (add              ) [ 00000000001111000000000000]
empty_471           (speclooptripcount) [ 00000000000000000000000000]
StgValue_110        (br               ) [ 00000000000111000000000000]
invdar43            (phi              ) [ 00000000000011000000000000]
indvarinc44         (add              ) [ 00000000000111000000000000]
empty_470           (speclooptripcount) [ 00000000000000000000000000]
StgValue_114        (br               ) [ 00000000000111000000000000]
invdar44            (phi              ) [ 00000000000001000000000000]
indvarinc45         (add              ) [ 00000000000111000000000000]
tmp_153             (bitconcatenate   ) [ 00000000000000000000000000]
tmp_662             (zext             ) [ 00000000000000000000000000]
conv1l_output_0_add (getelementptr    ) [ 00000000000000000000000000]
StgValue_120        (store            ) [ 00000000000000000000000000]
tmp_417             (icmp             ) [ 00000000000111000000000000]
empty_468           (specloopname     ) [ 00000000000000000000000000]
empty_469           (speclooptripcount) [ 00000000000000000000000000]
StgValue_124        (br               ) [ 00000000000111000000000000]
tmp_418             (icmp             ) [ 00000000000111000000000000]
empty_467           (specloopname     ) [ 00000000000000000000000000]
StgValue_127        (br               ) [ 00000000000111000000000000]
tmp_419             (icmp             ) [ 00000000000111000000000000]
empty_466           (specloopname     ) [ 00000000000000000000000000]
StgValue_130        (br               ) [ 00000000001111000000000000]
StgValue_131        (br               ) [ 00000000000111111000000000]
invdar45            (phi              ) [ 00000000000000111000000000]
indvarinc46         (add              ) [ 00000000000001111000000000]
empty_477           (speclooptripcount) [ 00000000000000000000000000]
StgValue_135        (br               ) [ 00000000000000111000000000]
invdar46            (phi              ) [ 00000000000000011000000000]
indvarinc47         (add              ) [ 00000000000000111000000000]
empty_476           (speclooptripcount) [ 00000000000000000000000000]
StgValue_139        (br               ) [ 00000000000000111000000000]
invdar47            (phi              ) [ 00000000000000001000000000]
indvarinc48         (add              ) [ 00000000000000111000000000]
tmp_154             (bitconcatenate   ) [ 00000000000000000000000000]
tmp_663             (zext             ) [ 00000000000000000000000000]
conv2l_output_0_add (getelementptr    ) [ 00000000000000000000000000]
StgValue_145        (store            ) [ 00000000000000000000000000]
tmp_420             (icmp             ) [ 00000000000000111000000000]
empty_474           (specloopname     ) [ 00000000000000000000000000]
empty_475           (speclooptripcount) [ 00000000000000000000000000]
StgValue_149        (br               ) [ 00000000000000111000000000]
tmp_421             (icmp             ) [ 00000000000000111000000000]
empty_473           (specloopname     ) [ 00000000000000000000000000]
StgValue_152        (br               ) [ 00000000000000111000000000]
tmp_422             (icmp             ) [ 00000000000000111000000000]
empty_472           (specloopname     ) [ 00000000000000000000000000]
StgValue_155        (br               ) [ 00000000000001111000000000]
StgValue_157        (call             ) [ 00000000000000000000000000]
StgValue_159        (call             ) [ 00000000000000000000000000]
StgValue_162        (call             ) [ 00000000000000000000000000]
StgValue_163        (call             ) [ 00000000000000000000000000]
StgValue_165        (call             ) [ 00000000000000000000000000]
StgValue_167        (call             ) [ 00000000000000000000000000]
StgValue_168        (ret              ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv1r_weight">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1r_weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv1r_bias">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1r_bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv2r_weight">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2r_weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2r_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2r_bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv3r_weight">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3r_weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv3r_bias">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3r_bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv1l_weight">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1l_weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv1l_bias">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1l_bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv2l_weight">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2l_weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv2l_bias">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2l_bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="shuffleunit0_2_outpu">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shuffleunit0_2_outpu"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="downsampleunit1_outp">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="downsampleunit1_outp"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i6.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_conv1r_output"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_conv2r_ourput"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_conv3r_ourput"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_conv1l_output"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_conv2l_output"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subconv_1x1_16p16"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subconv_3x3_16_strid"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subconv_1x1_89"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shuffle_4811"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="conv1r_output_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1r_output/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="conv2r_ourput_0_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv2r_ourput_0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="conv3r_ourput_0_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3r_ourput_0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="conv1l_output_0_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1l_output_0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="conv2l_output_0_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv2l_output_0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="conv1r_output_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="14" slack="0"/>
<pin id="104" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1r_output_addr/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="StgValue_45_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="14" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_45/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="conv2r_ourput_0_add_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="12" slack="0"/>
<pin id="116" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2r_ourput_0_add/7 "/>
</bind>
</comp>

<comp id="118" class="1004" name="StgValue_70_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="12" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_70/7 "/>
</bind>
</comp>

<comp id="124" class="1004" name="conv3r_ourput_0_add_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="12" slack="0"/>
<pin id="128" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3r_ourput_0_add/10 "/>
</bind>
</comp>

<comp id="130" class="1004" name="StgValue_95_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="12" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_95/10 "/>
</bind>
</comp>

<comp id="136" class="1004" name="conv1l_output_0_add_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="12" slack="0"/>
<pin id="140" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1l_output_0_add/13 "/>
</bind>
</comp>

<comp id="142" class="1004" name="StgValue_120_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="12" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_120/13 "/>
</bind>
</comp>

<comp id="148" class="1004" name="conv2l_output_0_add_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="12" slack="0"/>
<pin id="152" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2l_output_0_add/16 "/>
</bind>
</comp>

<comp id="154" class="1004" name="StgValue_145_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="12" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_145/16 "/>
</bind>
</comp>

<comp id="160" class="1005" name="invdar3_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="1"/>
<pin id="162" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="invdar3 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="invdar3_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="6" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar3/2 "/>
</bind>
</comp>

<comp id="172" class="1005" name="invdar7_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="1"/>
<pin id="174" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="invdar7 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="invdar7_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="4" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar7/3 "/>
</bind>
</comp>

<comp id="184" class="1005" name="invdar11_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="1"/>
<pin id="186" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="invdar11 (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="invdar11_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="4" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar11/4 "/>
</bind>
</comp>

<comp id="195" class="1005" name="invdar18_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="6" slack="1"/>
<pin id="197" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="invdar18 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="invdar18_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="1" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar18/5 "/>
</bind>
</comp>

<comp id="207" class="1005" name="invdar22_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="1"/>
<pin id="209" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="invdar22 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="invdar22_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="3" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar22/6 "/>
</bind>
</comp>

<comp id="219" class="1005" name="invdar27_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="1"/>
<pin id="221" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="invdar27 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="invdar27_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="3" slack="0"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar27/7 "/>
</bind>
</comp>

<comp id="230" class="1005" name="invdar34_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="1"/>
<pin id="232" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="invdar34 (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="invdar34_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="6" slack="0"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="1" slack="1"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar34/8 "/>
</bind>
</comp>

<comp id="242" class="1005" name="invdar38_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="1"/>
<pin id="244" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="invdar38 (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="invdar38_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="3" slack="0"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar38/9 "/>
</bind>
</comp>

<comp id="254" class="1005" name="invdar_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="1"/>
<pin id="256" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="invdar (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="invdar_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="3" slack="0"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar/10 "/>
</bind>
</comp>

<comp id="265" class="1005" name="invdar42_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="1"/>
<pin id="267" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="invdar42 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="invdar42_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="0"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="1" slack="1"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar42/11 "/>
</bind>
</comp>

<comp id="277" class="1005" name="invdar43_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="3" slack="1"/>
<pin id="279" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="invdar43 (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="invdar43_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="3" slack="0"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar43/12 "/>
</bind>
</comp>

<comp id="289" class="1005" name="invdar44_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="1"/>
<pin id="291" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="invdar44 (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="invdar44_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="3" slack="0"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar44/13 "/>
</bind>
</comp>

<comp id="300" class="1005" name="invdar45_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="6" slack="1"/>
<pin id="302" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="invdar45 (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="invdar45_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="6" slack="0"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="1" slack="1"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar45/14 "/>
</bind>
</comp>

<comp id="312" class="1005" name="invdar46_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="1"/>
<pin id="314" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="invdar46 (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="invdar46_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="3" slack="0"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar46/15 "/>
</bind>
</comp>

<comp id="324" class="1005" name="invdar47_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="3" slack="1"/>
<pin id="326" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="invdar47 (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="invdar47_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="3" slack="0"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar47/16 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_subconv_1x1_16p16_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="0" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="0" index="2" bw="32" slack="0"/>
<pin id="339" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="340" dir="0" index="4" bw="32" slack="0"/>
<pin id="341" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_156/16 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_subconv_3x3_16_strid_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="0" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="0" index="2" bw="32" slack="0"/>
<pin id="350" dir="0" index="3" bw="32" slack="0"/>
<pin id="351" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="352" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_158/18 StgValue_161/20 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_subconv_1x1_89_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="0" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="32" slack="0"/>
<pin id="363" dir="0" index="3" bw="32" slack="0"/>
<pin id="364" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="365" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_160/20 StgValue_164/22 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_shuffle_4811_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="0" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="374" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="375" dir="0" index="3" bw="32" slack="0"/>
<pin id="376" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_166/24 "/>
</bind>
</comp>

<comp id="379" class="1004" name="indvarinc4_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="6" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc4/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="indvarinc8_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc8/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="indvarinc12_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc12/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="14" slack="0"/>
<pin id="399" dir="0" index="1" bw="6" slack="2"/>
<pin id="400" dir="0" index="2" bw="4" slack="1"/>
<pin id="401" dir="0" index="3" bw="4" slack="0"/>
<pin id="402" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_659_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="14" slack="0"/>
<pin id="409" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_659/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_s_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="0"/>
<pin id="414" dir="0" index="1" bw="4" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_409_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="1"/>
<pin id="420" dir="0" index="1" bw="4" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_409/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_410_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="6" slack="2"/>
<pin id="426" dir="0" index="1" bw="6" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_410/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="indvarinc19_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="6" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc19/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="indvarinc23_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="3" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc23/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="indvarinc28_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="3" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc28/7 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_151_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="12" slack="0"/>
<pin id="450" dir="0" index="1" bw="6" slack="2"/>
<pin id="451" dir="0" index="2" bw="3" slack="1"/>
<pin id="452" dir="0" index="3" bw="3" slack="0"/>
<pin id="453" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_151/7 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_660_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="12" slack="0"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_660/7 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_411_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="3" slack="0"/>
<pin id="465" dir="0" index="1" bw="3" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_411/7 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_412_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="3" slack="1"/>
<pin id="471" dir="0" index="1" bw="3" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_412/7 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_413_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="6" slack="2"/>
<pin id="477" dir="0" index="1" bw="6" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_413/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="indvarinc35_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="6" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc35/8 "/>
</bind>
</comp>

<comp id="487" class="1004" name="indvarinc39_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="3" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc39/9 "/>
</bind>
</comp>

<comp id="493" class="1004" name="indvarinc_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="3" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc/10 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_152_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="12" slack="0"/>
<pin id="501" dir="0" index="1" bw="6" slack="2"/>
<pin id="502" dir="0" index="2" bw="3" slack="1"/>
<pin id="503" dir="0" index="3" bw="3" slack="0"/>
<pin id="504" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_152/10 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_661_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="12" slack="0"/>
<pin id="511" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_661/10 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_414_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="3" slack="0"/>
<pin id="516" dir="0" index="1" bw="3" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_414/10 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_415_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="3" slack="1"/>
<pin id="522" dir="0" index="1" bw="3" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_415/10 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_416_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="6" slack="2"/>
<pin id="528" dir="0" index="1" bw="6" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_416/10 "/>
</bind>
</comp>

<comp id="532" class="1004" name="indvarinc43_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="6" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc43/11 "/>
</bind>
</comp>

<comp id="538" class="1004" name="indvarinc44_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="3" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc44/12 "/>
</bind>
</comp>

<comp id="544" class="1004" name="indvarinc45_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="3" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc45/13 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_153_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="12" slack="0"/>
<pin id="552" dir="0" index="1" bw="6" slack="2"/>
<pin id="553" dir="0" index="2" bw="3" slack="1"/>
<pin id="554" dir="0" index="3" bw="3" slack="0"/>
<pin id="555" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_153/13 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_662_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="12" slack="0"/>
<pin id="562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_662/13 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_417_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="3" slack="0"/>
<pin id="567" dir="0" index="1" bw="3" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_417/13 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_418_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="3" slack="1"/>
<pin id="573" dir="0" index="1" bw="3" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_418/13 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_419_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="6" slack="2"/>
<pin id="579" dir="0" index="1" bw="6" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_419/13 "/>
</bind>
</comp>

<comp id="583" class="1004" name="indvarinc46_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="6" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc46/14 "/>
</bind>
</comp>

<comp id="589" class="1004" name="indvarinc47_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="3" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc47/15 "/>
</bind>
</comp>

<comp id="595" class="1004" name="indvarinc48_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="3" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc48/16 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_154_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="12" slack="0"/>
<pin id="603" dir="0" index="1" bw="6" slack="2"/>
<pin id="604" dir="0" index="2" bw="3" slack="1"/>
<pin id="605" dir="0" index="3" bw="3" slack="0"/>
<pin id="606" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_154/16 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_663_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="12" slack="0"/>
<pin id="613" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_663/16 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_420_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="3" slack="0"/>
<pin id="618" dir="0" index="1" bw="3" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_420/16 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_421_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="3" slack="1"/>
<pin id="624" dir="0" index="1" bw="3" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_421/16 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_422_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="6" slack="2"/>
<pin id="630" dir="0" index="1" bw="6" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_422/16 "/>
</bind>
</comp>

<comp id="634" class="1005" name="indvarinc4_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="6" slack="0"/>
<pin id="636" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc4 "/>
</bind>
</comp>

<comp id="639" class="1005" name="indvarinc8_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="4" slack="0"/>
<pin id="641" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc8 "/>
</bind>
</comp>

<comp id="644" class="1005" name="indvarinc12_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="4" slack="0"/>
<pin id="646" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc12 "/>
</bind>
</comp>

<comp id="658" class="1005" name="indvarinc19_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="6" slack="0"/>
<pin id="660" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc19 "/>
</bind>
</comp>

<comp id="663" class="1005" name="indvarinc23_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="3" slack="0"/>
<pin id="665" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc23 "/>
</bind>
</comp>

<comp id="668" class="1005" name="indvarinc28_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="3" slack="0"/>
<pin id="670" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc28 "/>
</bind>
</comp>

<comp id="682" class="1005" name="indvarinc35_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="6" slack="0"/>
<pin id="684" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc35 "/>
</bind>
</comp>

<comp id="687" class="1005" name="indvarinc39_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="3" slack="0"/>
<pin id="689" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc39 "/>
</bind>
</comp>

<comp id="692" class="1005" name="indvarinc_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="3" slack="0"/>
<pin id="694" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc "/>
</bind>
</comp>

<comp id="706" class="1005" name="indvarinc43_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="6" slack="0"/>
<pin id="708" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc43 "/>
</bind>
</comp>

<comp id="711" class="1005" name="indvarinc44_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="3" slack="0"/>
<pin id="713" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc44 "/>
</bind>
</comp>

<comp id="716" class="1005" name="indvarinc45_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="3" slack="0"/>
<pin id="718" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc45 "/>
</bind>
</comp>

<comp id="730" class="1005" name="indvarinc46_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="6" slack="0"/>
<pin id="732" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc46 "/>
</bind>
</comp>

<comp id="735" class="1005" name="indvarinc47_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="3" slack="0"/>
<pin id="737" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc47 "/>
</bind>
</comp>

<comp id="740" class="1005" name="indvarinc48_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="3" slack="0"/>
<pin id="742" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc48 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="42" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="44" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="111"><net_src comp="100" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="42" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="44" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="123"><net_src comp="112" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="44" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="135"><net_src comp="124" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="42" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="44" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="147"><net_src comp="136" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="42" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="44" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="159"><net_src comp="148" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="164" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="176" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="187"><net_src comp="34" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="26" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="210"><net_src comp="54" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="211" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="222"><net_src comp="54" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="26" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="241"><net_src comp="234" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="245"><net_src comp="54" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="246" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="257"><net_src comp="54" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="26" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="276"><net_src comp="269" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="280"><net_src comp="54" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="281" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="292"><net_src comp="54" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="26" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="311"><net_src comp="304" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="315"><net_src comp="54" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="316" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="327"><net_src comp="54" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="342"><net_src comp="72" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="0" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="2" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="345"><net_src comp="20" pin="0"/><net_sink comp="335" pin=4"/></net>

<net id="353"><net_src comp="74" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="4" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="355"><net_src comp="6" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="356"><net_src comp="20" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="12" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="358"><net_src comp="14" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="366"><net_src comp="76" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="8" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="368"><net_src comp="10" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="369"><net_src comp="16" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="370"><net_src comp="18" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="377"><net_src comp="78" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="22" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="383"><net_src comp="164" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="28" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="176" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="36" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="188" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="36" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="403"><net_src comp="40" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="160" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="405"><net_src comp="172" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="406"><net_src comp="188" pin="4"/><net_sink comp="397" pin=3"/></net>

<net id="410"><net_src comp="397" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="416"><net_src comp="188" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="46" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="172" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="46" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="160" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="52" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="199" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="28" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="211" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="56" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="223" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="56" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="454"><net_src comp="60" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="195" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="207" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="223" pin="4"/><net_sink comp="448" pin=3"/></net>

<net id="461"><net_src comp="448" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="467"><net_src comp="223" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="62" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="207" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="62" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="195" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="52" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="234" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="28" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="246" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="56" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="258" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="56" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="505"><net_src comp="60" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="230" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="507"><net_src comp="242" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="508"><net_src comp="258" pin="4"/><net_sink comp="499" pin=3"/></net>

<net id="512"><net_src comp="499" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="518"><net_src comp="258" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="62" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="242" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="62" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="230" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="52" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="269" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="28" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="281" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="56" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="293" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="56" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="556"><net_src comp="60" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="265" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="558"><net_src comp="277" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="559"><net_src comp="293" pin="4"/><net_sink comp="550" pin=3"/></net>

<net id="563"><net_src comp="550" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="569"><net_src comp="293" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="62" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="277" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="62" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="265" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="52" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="304" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="28" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="316" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="56" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="328" pin="4"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="56" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="607"><net_src comp="60" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="300" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="609"><net_src comp="312" pin="1"/><net_sink comp="601" pin=2"/></net>

<net id="610"><net_src comp="328" pin="4"/><net_sink comp="601" pin=3"/></net>

<net id="614"><net_src comp="601" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="620"><net_src comp="328" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="62" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="312" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="62" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="300" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="52" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="637"><net_src comp="379" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="642"><net_src comp="385" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="647"><net_src comp="391" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="661"><net_src comp="430" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="666"><net_src comp="436" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="671"><net_src comp="442" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="685"><net_src comp="481" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="690"><net_src comp="487" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="695"><net_src comp="493" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="709"><net_src comp="532" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="714"><net_src comp="538" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="719"><net_src comp="544" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="733"><net_src comp="583" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="738"><net_src comp="589" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="743"><net_src comp="595" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="328" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv1r_weight | {}
	Port: conv1r_bias | {}
	Port: conv2r_weight | {}
	Port: conv2r_bias | {}
	Port: conv3r_weight | {}
	Port: conv3r_bias | {}
	Port: conv1l_weight | {}
	Port: conv1l_bias | {}
	Port: conv2l_weight | {}
	Port: conv2l_bias | {}
	Port: shuffleunit0_2_outpu | {}
	Port: downsampleunit1_outp | {24 25 }
 - Input state : 
	Port: DownsampleUnit1 : conv1r_weight | {16 17 }
	Port: DownsampleUnit1 : conv1r_bias | {16 17 }
	Port: DownsampleUnit1 : conv2r_weight | {18 19 }
	Port: DownsampleUnit1 : conv2r_bias | {18 19 }
	Port: DownsampleUnit1 : conv3r_weight | {20 21 }
	Port: DownsampleUnit1 : conv3r_bias | {20 21 }
	Port: DownsampleUnit1 : conv1l_weight | {20 21 }
	Port: DownsampleUnit1 : conv1l_bias | {20 21 }
	Port: DownsampleUnit1 : conv2l_weight | {22 23 }
	Port: DownsampleUnit1 : conv2l_bias | {22 23 }
	Port: DownsampleUnit1 : shuffleunit0_2_outpu | {16 17 20 21 }
	Port: DownsampleUnit1 : downsampleunit1_outp | {}
  - Chain level:
	State 1
	State 2
		indvarinc4 : 1
	State 3
		indvarinc8 : 1
	State 4
		indvarinc12 : 1
		tmp : 1
		tmp_659 : 2
		conv1r_output_addr : 3
		StgValue_45 : 4
		tmp_s : 1
		StgValue_49 : 2
		StgValue_52 : 1
		StgValue_55 : 1
	State 5
		indvarinc19 : 1
	State 6
		indvarinc23 : 1
	State 7
		indvarinc28 : 1
		tmp_151 : 1
		tmp_660 : 2
		conv2r_ourput_0_add : 3
		StgValue_70 : 4
		tmp_411 : 1
		StgValue_74 : 2
		StgValue_77 : 1
		StgValue_80 : 1
	State 8
		indvarinc35 : 1
	State 9
		indvarinc39 : 1
	State 10
		indvarinc : 1
		tmp_152 : 1
		tmp_661 : 2
		conv3r_ourput_0_add : 3
		StgValue_95 : 4
		tmp_414 : 1
		StgValue_99 : 2
		StgValue_102 : 1
		StgValue_105 : 1
	State 11
		indvarinc43 : 1
	State 12
		indvarinc44 : 1
	State 13
		indvarinc45 : 1
		tmp_153 : 1
		tmp_662 : 2
		conv1l_output_0_add : 3
		StgValue_120 : 4
		tmp_417 : 1
		StgValue_124 : 2
		StgValue_127 : 1
		StgValue_130 : 1
	State 14
		indvarinc46 : 1
	State 15
		indvarinc47 : 1
	State 16
		indvarinc48 : 1
		tmp_154 : 1
		tmp_663 : 2
		conv2l_output_0_add : 3
		StgValue_145 : 4
		tmp_420 : 1
		StgValue_149 : 2
		StgValue_152 : 1
		StgValue_155 : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |   grp_subconv_1x1_16p16_fu_335  |    5    |  6.352  |   1135  |   1196  |
|   call   | grp_subconv_3x3_16_strid_fu_346 |    5    |  9.528  |   1248  |   1032  |
|          |    grp_subconv_1x1_89_fu_359    |    5    |  6.352  |   1097  |   1188  |
|          |     grp_shuffle_4811_fu_371     |    0    |  3.176  |   366   |   122   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        indvarinc4_fu_379        |    0    |    0    |    23   |    11   |
|          |        indvarinc8_fu_385        |    0    |    0    |    17   |    9    |
|          |        indvarinc12_fu_391       |    0    |    0    |    17   |    9    |
|          |        indvarinc19_fu_430       |    0    |    0    |    23   |    11   |
|          |        indvarinc23_fu_436       |    0    |    0    |    14   |    9    |
|          |        indvarinc28_fu_442       |    0    |    0    |    14   |    9    |
|          |        indvarinc35_fu_481       |    0    |    0    |    23   |    11   |
|    add   |        indvarinc39_fu_487       |    0    |    0    |    14   |    9    |
|          |         indvarinc_fu_493        |    0    |    0    |    14   |    9    |
|          |        indvarinc43_fu_532       |    0    |    0    |    23   |    11   |
|          |        indvarinc44_fu_538       |    0    |    0    |    14   |    9    |
|          |        indvarinc45_fu_544       |    0    |    0    |    14   |    9    |
|          |        indvarinc46_fu_583       |    0    |    0    |    23   |    11   |
|          |        indvarinc47_fu_589       |    0    |    0    |    14   |    9    |
|          |        indvarinc48_fu_595       |    0    |    0    |    14   |    9    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |           tmp_s_fu_412          |    0    |    0    |    0    |    2    |
|          |          tmp_409_fu_418         |    0    |    0    |    0    |    2    |
|          |          tmp_410_fu_424         |    0    |    0    |    0    |    3    |
|          |          tmp_411_fu_463         |    0    |    0    |    0    |    1    |
|          |          tmp_412_fu_469         |    0    |    0    |    0    |    1    |
|          |          tmp_413_fu_475         |    0    |    0    |    0    |    3    |
|          |          tmp_414_fu_514         |    0    |    0    |    0    |    1    |
|   icmp   |          tmp_415_fu_520         |    0    |    0    |    0    |    1    |
|          |          tmp_416_fu_526         |    0    |    0    |    0    |    3    |
|          |          tmp_417_fu_565         |    0    |    0    |    0    |    1    |
|          |          tmp_418_fu_571         |    0    |    0    |    0    |    1    |
|          |          tmp_419_fu_577         |    0    |    0    |    0    |    3    |
|          |          tmp_420_fu_616         |    0    |    0    |    0    |    1    |
|          |          tmp_421_fu_622         |    0    |    0    |    0    |    1    |
|          |          tmp_422_fu_628         |    0    |    0    |    0    |    3    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |            tmp_fu_397           |    0    |    0    |    0    |    0    |
|          |          tmp_151_fu_448         |    0    |    0    |    0    |    0    |
|bitconcatenate|          tmp_152_fu_499         |    0    |    0    |    0    |    0    |
|          |          tmp_153_fu_550         |    0    |    0    |    0    |    0    |
|          |          tmp_154_fu_601         |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          tmp_659_fu_407         |    0    |    0    |    0    |    0    |
|          |          tmp_660_fu_458         |    0    |    0    |    0    |    0    |
|   zext   |          tmp_661_fu_509         |    0    |    0    |    0    |    0    |
|          |          tmp_662_fu_560         |    0    |    0    |    0    |    0    |
|          |          tmp_663_fu_611         |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    15   |  25.408 |   4107  |   3710  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|conv1l_output_0|    8   |    0   |    0   |
| conv1r_output |   32   |    0   |    0   |
|conv2l_output_0|    8   |    0   |    0   |
|conv2r_ourput_0|    8   |    0   |    0   |
|conv3r_ourput_0|    8   |    0   |    0   |
+---------------+--------+--------+--------+
|     Total     |   64   |    0   |    0   |
+---------------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|indvarinc12_reg_644|    4   |
|indvarinc19_reg_658|    6   |
|indvarinc23_reg_663|    3   |
|indvarinc28_reg_668|    3   |
|indvarinc35_reg_682|    6   |
|indvarinc39_reg_687|    3   |
|indvarinc43_reg_706|    6   |
|indvarinc44_reg_711|    3   |
|indvarinc45_reg_716|    3   |
|indvarinc46_reg_730|    6   |
|indvarinc47_reg_735|    3   |
|indvarinc48_reg_740|    3   |
| indvarinc4_reg_634|    6   |
| indvarinc8_reg_639|    4   |
| indvarinc_reg_692 |    3   |
|  invdar11_reg_184 |    4   |
|  invdar18_reg_195 |    6   |
|  invdar22_reg_207 |    3   |
|  invdar27_reg_219 |    3   |
|  invdar34_reg_230 |    6   |
|  invdar38_reg_242 |    3   |
|  invdar3_reg_160  |    6   |
|  invdar42_reg_265 |    6   |
|  invdar43_reg_277 |    3   |
|  invdar44_reg_289 |    3   |
|  invdar45_reg_300 |    6   |
|  invdar46_reg_312 |    3   |
|  invdar47_reg_324 |    3   |
|  invdar7_reg_172  |    4   |
|   invdar_reg_254  |    3   |
+-------------------+--------+
|       Total       |   124  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|         invdar3_reg_160         |  p0  |   2  |   6  |   12   ||    9    |
|         invdar7_reg_172         |  p0  |   2  |   4  |    8   ||    9    |
|         invdar18_reg_195        |  p0  |   2  |   6  |   12   ||    9    |
|         invdar22_reg_207        |  p0  |   2  |   3  |    6   ||    9    |
|         invdar34_reg_230        |  p0  |   2  |   6  |   12   ||    9    |
|         invdar38_reg_242        |  p0  |   2  |   3  |    6   ||    9    |
|         invdar42_reg_265        |  p0  |   2  |   6  |   12   ||    9    |
|         invdar43_reg_277        |  p0  |   2  |   3  |    6   ||    9    |
|         invdar45_reg_300        |  p0  |   2  |   6  |   12   ||    9    |
|         invdar46_reg_312        |  p0  |   2  |   3  |    6   ||    9    |
| grp_subconv_3x3_16_strid_fu_346 |  p2  |   2  |  32  |   64   ||    9    |
| grp_subconv_3x3_16_strid_fu_346 |  p3  |   2  |  32  |   64   ||    9    |
|    grp_subconv_1x1_89_fu_359    |  p2  |   2  |  32  |   64   ||    9    |
|    grp_subconv_1x1_89_fu_359    |  p3  |   2  |  32  |   64   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   348  ||  22.232 ||   126   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   15   |   25   |  4107  |  3710  |
|   Memory  |   64   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   22   |    -   |   126  |
|  Register |    -   |    -   |    -   |   124  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   64   |   15   |   47   |  4231  |  3836  |
+-----------+--------+--------+--------+--------+--------+
