# Bug #8: Concatenation Width Inference in SystemVerilog Codegen

## Status: FIXED âœ…

## Summary
Variables assigned concatenation expressions were declared with their type width (e.g., `fp32` = 32 bits) instead of the actual concatenation width (e.g., `{a, b, c}` where each is 32 bits = 96 bits total). This caused SystemVerilog compile errors and incorrect signal width declarations.

## Example
For the ray-sphere intersection code:
```skalp
let var_182 = {var_171, var_172, var_173};  // 3 x fp32 = 96 bits
let var_183 = {var_174, var_175, var_176};  // 3 x fp32 = 96 bits
let var_186 = {var_182, var_182, var_182};  // 3 x 96 = 288 bits
```

**Before Fix:**
```systemverilog
logic [31:0] var_182;  // WRONG: Only 32 bits
logic [31:0] var_183;  // WRONG: Only 32 bits
logic [31:0] var_186;  // WRONG: Only 32 bits

assign var_182 = {var_171, var_172, var_173};  // 96-bit value into 32-bit variable!
assign var_186[95:64] = ...  // OUT OF BOUNDS: var_186 is only [31:0]!
```

**After Fix:**
```systemverilog
logic [95:0] var_182;  // CORRECT: 96 bits
logic [95:0] var_183;  // CORRECT: 96 bits
logic [95:0] var_186;  // CORRECT: 96 bits (or 288 if var_186 holds 3 x var_182)

assign var_182 = {var_171, var_172, var_173};  // 96-bit value into 96-bit variable âœ“
assign var_186[95:64] = ...  // VALID: var_186 is [95:0] âœ“
```

## Root Cause
The SystemVerilog codegen (`systemverilog.rs` line 383) used the variable's declared type to determine width:
```rust
let (element_width, array_dim) = get_type_dimensions(&variable.var_type);
```

For variables like `var_182: fp32`, this would always return 32 bits, regardless of what expression was assigned to it.

## Impact
- **Incorrect SystemVerilog declarations**: Variables too narrow for their assigned values
- **Out-of-bounds bit selects**: Code accessing `var[95:64]` when variable is only `[31:0]`
- **Metal backend 512-bit limit**: Incorrect widths caused Metal backend to inflate intermediate representations to 512 bits while trying to reconcile mismatches
- **Functional errors**: Bit truncation and loss of data

## Solution
Implemented expression width inference in SystemVerilog codegen:

### 1. **Expression Width Computation** (`compute_expression_width()`)
   - Recursively computes the actual width of expressions
   - For `Concat`: sums widths of all elements
   - For `Binary`: uses maximum of operand widths
   - For `Conditional`: uses maximum of branch widths
   - For `Ref`: looks up the LValue width
   - Handles struct types using `get_struct_total_width()`

### 2. **Variable Width Inference** (`infer_variable_widths()`)
   - Scans all continuous assignments to variables
   - Compares expression width vs. declared type width
   - Records overrides when they differ
   - Also scans process assignments recursively

### 3. **Declaration Code Update**
   - Uses inferred widths when available
   - Falls back to type-based width for normal variables
   - Generates correct `[width-1:0]` bit range declarations

## Verification
After fix:
- âœ… var_182: `[31:0]` â†’ `[95:0]` (96 bits)
- âœ… var_183: `[31:0]` â†’ `[95:0]` (96 bits)
- âœ… var_186: `[31:0]` â†’ `[95:0]` (96 bits)
- âœ… Karythra CLE compiles successfully
- âœ… Verilator reports **0 errors** (only shortreal warnings)
- âœ… All bit selects are within valid ranges

## Debug Output Example
```
ðŸ”§ BUG #8: Variable 'var_182' (id=182) type width=32 but expression width=96 - using expression width
ðŸ”§ BUG #8: Variable 'var_183' (id=183) type width=32 but expression width=96 - using expression width
ðŸ”§ BUG #8: Variable 'var_186' (id=186) type width=32 but expression width=96 - using expression width
```

## Files Modified
- `/Users/girivs/src/hw/hls/crates/skalp-codegen/src/systemverilog.rs`:
  - Added `compute_expression_width()` (lines 87-133)
  - Added `safe_get_type_width()` (lines 135-141)
  - Added `compute_lvalue_width()` (lines 143-182)
  - Added `infer_variable_widths()` (lines 184-214)
  - Added `scan_statements_for_variable_widths()` (lines 216-260)
  - Modified `generate_module()` to call `infer_variable_widths()` (line 263)
  - Modified variable declaration loop to use inferred widths (lines 385-400)

## Related Issues
- This also fixes the Metal backend 512-bit limit issue mentioned in discussions
- Prevents out-of-bounds bit select errors
- Improves synthesis quality by using correct wire widths

## Test Cases
Successfully tested on:
- Karythra CLE ray-sphere intersection code
- Ray-triangle intersection code
- vec3 concatenation patterns
- Nested concatenations (`{var_182, var_182, var_182}`)
