
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 6.23

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wr_ptr[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.15    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    19    0.26    0.26    0.21    0.41 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.26    0.00    0.41 ^ wr_ptr[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.41   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ wr_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.25    0.25   library removal time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)


Startpoint: mem[11][7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[11][7]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ mem[11][7]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.07    0.34    0.34 ^ mem[11][7]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         mem[11][7] (net)
                  0.07    0.00    0.34 ^ _381_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.05    0.15    0.49 ^ _381_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _027_ (net)
                  0.05    0.00    0.49 ^ mem[11][7]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem[11][7]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.15    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    19    0.26    0.26    0.21    0.41 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.26    0.00    0.41 ^ rd_ptr[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.41   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  9.66   slack (MET)


Startpoint: wr_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ wr_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.05    0.23    0.52    0.52 ^ wr_ptr[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         wr_ptr[0] (net)
                  0.23    0.00    0.52 ^ _337_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.19    0.16    0.68 v _337_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _002_ (net)
                  0.19    0.00    0.68 v _624_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.03    0.11    0.23    0.92 v _624_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _307_ (net)
                  0.11    0.00    0.92 v _335_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.10    0.08    1.00 ^ _335_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _288_ (net)
                  0.10    0.00    1.00 ^ _615_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     2    0.02    0.11    0.33    1.33 ^ _615_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         _289_ (net)
                  0.11    0.00    1.33 ^ _309_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.10    0.20    1.53 ^ _309_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _150_ (net)
                  0.10    0.00    1.53 ^ _310_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.17    0.12    1.65 v _310_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _151_ (net)
                  0.17    0.00    1.65 v _312_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.07    0.29    0.47    2.12 ^ _312_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _153_ (net)
                  0.29    0.00    2.12 ^ _313_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
     5    0.18    0.21    0.17    2.29 v _313_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         net20 (net)
                  0.21    0.00    2.29 v _324_/C (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     2    0.05    0.29    0.22    2.51 ^ _324_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _161_ (net)
                  0.29    0.00    2.51 ^ _325_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.14    0.15    0.22    2.73 ^ _325_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _162_ (net)
                  0.15    0.00    2.73 ^ _326_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     1    0.12    0.16    0.12    2.85 v _326_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         net15 (net)
                  0.16    0.00    2.85 v output14/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.72    3.57 v output14/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         full (net)
                  0.14    0.00    3.57 v full (out)
                                  3.57   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -3.57   data arrival time
-----------------------------------------------------------------------------
                                  6.23   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.15    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    19    0.26    0.26    0.21    0.41 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.26    0.00    0.41 ^ rd_ptr[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.41   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  9.66   slack (MET)


Startpoint: wr_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ wr_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.05    0.23    0.52    0.52 ^ wr_ptr[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         wr_ptr[0] (net)
                  0.23    0.00    0.52 ^ _337_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.19    0.16    0.68 v _337_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _002_ (net)
                  0.19    0.00    0.68 v _624_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.03    0.11    0.23    0.92 v _624_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _307_ (net)
                  0.11    0.00    0.92 v _335_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.10    0.08    1.00 ^ _335_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _288_ (net)
                  0.10    0.00    1.00 ^ _615_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     2    0.02    0.11    0.33    1.33 ^ _615_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         _289_ (net)
                  0.11    0.00    1.33 ^ _309_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.10    0.20    1.53 ^ _309_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _150_ (net)
                  0.10    0.00    1.53 ^ _310_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.17    0.12    1.65 v _310_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _151_ (net)
                  0.17    0.00    1.65 v _312_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.07    0.29    0.47    2.12 ^ _312_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _153_ (net)
                  0.29    0.00    2.12 ^ _313_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
     5    0.18    0.21    0.17    2.29 v _313_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         net20 (net)
                  0.21    0.00    2.29 v _324_/C (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     2    0.05    0.29    0.22    2.51 ^ _324_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _161_ (net)
                  0.29    0.00    2.51 ^ _325_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.14    0.15    0.22    2.73 ^ _325_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _162_ (net)
                  0.15    0.00    2.73 ^ _326_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     1    0.12    0.16    0.12    2.85 v _326_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         net15 (net)
                  0.16    0.00    2.85 v output14/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.72    3.57 v output14/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         full (net)
                  0.14    0.00    3.57 v full (out)
                                  3.57   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -3.57   data arrival time
-----------------------------------------------------------------------------
                                  6.23   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
2.1261327266693115

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7593

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.2758151590824127

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9449

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[0][2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.70    0.70 ^ rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.21    0.91 v _334_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
   0.41    1.32 v _615_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_4)
   0.21    1.54 v _309_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.23    1.77 ^ _310_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.41    2.18 v _312_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.16    2.34 ^ _313_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
   0.15    2.49 v _324_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
   0.22    2.71 v _325_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.26    2.97 v _344_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.21    3.17 v _345_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.24    3.41 ^ _350_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    3.41 ^ mem[0][2]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           3.41   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ mem[0][2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
  -0.12    9.88   library setup time
           9.88   data required time
---------------------------------------------------------
           9.88   data required time
          -3.41   data arrival time
---------------------------------------------------------
           6.46   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem[11][7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[11][7]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ mem[11][7]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.34    0.34 ^ mem[11][7]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.15    0.49 ^ _381_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.49 ^ mem[11][7]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.49   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ mem[11][7]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.49   data arrival time
---------------------------------------------------------
           0.49   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
3.5663

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
6.2337

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
174.794605

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.62e-02   4.03e-03   8.68e-08   3.02e-02  33.7%
Combinational          4.13e-02   1.83e-02   1.08e-07   5.96e-02  66.3%
Clock                  0.00e+00   0.00e+00   3.54e-07   3.54e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.75e-02   2.23e-02   5.49e-07   8.98e-02 100.0%
                          75.2%      24.8%       0.0%
