ncverilog(64): 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Apr 12, 2022 at 17:07:46 CST
ncverilog
	-sv
	tb.sv
	JAM_syn.v
	-v
	tsmc13_neg.v
	+define+SDF
	+define+P1
file: tb.sv
	module worklib.testfixture:sv
		errors: 0, warnings: 0
file: JAM_syn.v
	module worklib.JAM:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
		Caching library 'tsmc13_neg' ....... Done
	Elaborating the design hierarchy:
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Reading SDF file from location "./JAM_syn.sdf"
	Annotating SDF timing data:
		Compiled SDF file:     JAM_syn.sdf.X
		Log file:              
		Backannotation scope:  testfixture.u_JAM
		Configuration file:    
		MTM control:           
		Scale factors:         
		Scale type:            
	Annotation completed successfully...
	SDF statistics: No. of Pathdelays = 1958  Annotated = 100.00% -- No. of Tchecks = 364  Annotated = 100.00% 
				        Total 	   Annotated	  Percentage
		 Path Delays	        1958	        1958	      100.00
		      $width	         182	         182	      100.00
		  $setuphold	         182	         182	      100.00
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.testfixture:sv <0x16e06733>
			streams:  13, words: 28386
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                    Instances  Unique
		Modules:                  719      75
		UDPs:                      91       1
		Primitives:              1445       8
		Timing outputs:           728      17
		Registers:                119      33
		Scalar wires:             822       -
		Expanded wires:             7       1
		Vectored wires:             1       -
		Always blocks:              4       4
		Initial blocks:             7       7
		Cont. assignments:          1       1
		Pseudo assignments:         1       1
		Timing checks:            546      93
		Interconnect:            1961       -
		Delayed tcheck signals:   182      92
		Simulation timescale:     1ps
	Writing initial simulation snapshot: worklib.testfixture:sv
Loading snapshot worklib.testfixture:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
*******************************
** Simulation Start          **
*******************************
PATTERN:   1
-------------- Cost Table --------------
Jobs       0   1   2   3   4   5   6   7
worker0:  11  25  53  41  59  32  25  59
worker1:   4  11  25  11  59  31  53  11
worker2:  11  59  15  11  15  15  53  53
worker3:   4  59  32  34  53  41  34  59
worker4:  15  32  41  34   4  59  34  32
worker5:  41  59  59   4   4  41  34  34
worker6:  53  31  25  41  59  32  31  53
worker7:  11  31  25  11  34  34  53  32
----------------------------------------------------------------------
Get Valid at cycle:    403204
receive MinCost/MatchCount=  119/ 3 , golden MinCost/MatchCount= 119/ 3
----------------------------------------------------------------------
*************************
**  FUNCTION  CORRECT  **
*************************

Simulation complete via $finish(1) at time 4032035 NS + 0
./tb.sv:187                 $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Apr 12, 2022 at 17:07:54 CST  (total: 00:00:08)
