Report: add
llvm: add "rd" "rs1" "rs2"
sail: add "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: add.uw
llvm: add.uw "rd" "rs1" "rs2"
sail: add.uw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: addi
llvm: addi "rd" "rs1" "imm12"
sail: addi "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)

Report: addiw
llvm: addiw "rd" "rs1" "imm12"
sail: addiw "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)

Report: addw
llvm: addw "rd" "rs1" "rs2"
sail: addw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: aes32dsi
llvm: aes32dsi "rd" "rs1" "rs2" "bs"
sail: aes32dsi "rd" "rs1" "rs2" "bs"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, bs) (2, rs2) (1, rs1)
sail ins: (3, bs) (2, rs2) (1, rs1)

Report: aes32dsmi
llvm: aes32dsmi "rd" "rs1" "rs2" "bs"
sail: aes32dsmi "rd" "rs1" "rs2" "bs"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, bs) (2, rs2) (1, rs1)
sail ins: (3, bs) (2, rs2) (1, rs1)

Report: aes32esi
llvm: aes32esi "rd" "rs1" "rs2" "bs"
sail: aes32esi "rd" "rs1" "rs2" "bs"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, bs) (2, rs2) (1, rs1)
sail ins: (3, bs) (2, rs2) (1, rs1)

Report: aes32esmi
llvm: aes32esmi "rd" "rs1" "rs2" "bs"
sail: aes32esmi "rd" "rs1" "rs2" "bs"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, bs) (2, rs2) (1, rs1)
sail ins: (3, bs) (2, rs2) (1, rs1)

Report: aes64ds
llvm: aes64ds "rd" "rs1" "rs2"
sail: aes64ds "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: aes64dsm
llvm: aes64dsm "rd" "rs1" "rs2"
sail: aes64dsm "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: aes64es
llvm: aes64es "rd" "rs1" "rs2"
sail: aes64es "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: aes64esm
llvm: aes64esm "rd" "rs1" "rs2"
sail: aes64esm "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: aes64im
llvm: aes64im "rd" "rs1"
sail: aes64im "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: aes64ks1i
llvm: aes64ks1i "rd" "rs1" "rnum"
sail: aes64ks1i "rd" "rs1" "rnum"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rnum) (1, rs1)
sail ins: (2, rnum) (1, rs1)

Report: aes64ks2
llvm: aes64ks2 "rd" "rs1" "rs2"
sail: aes64ks2 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: amoadd.b
llvm: amoadd.b "rd" "rs2" "rs1"
sail: amoadd.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.b.aq
llvm: amoadd.b.aq "rd" "rs2" "rs1"
sail: amoadd.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.b.aqrl
llvm: amoadd.b.aqrl "rd" "rs2" "rs1"
sail: amoadd.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.b.rl
llvm: amoadd.b.rl "rd" "rs2" "rs1"
sail: amoadd.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.d
llvm: amoadd.d "rd" "rs2" "rs1"
sail: amoadd.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.d.aq
llvm: amoadd.d.aq "rd" "rs2" "rs1"
sail: amoadd.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.d.aqrl
llvm: amoadd.d.aqrl "rd" "rs2" "rs1"
sail: amoadd.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.d.rl
llvm: amoadd.d.rl "rd" "rs2" "rs1"
sail: amoadd.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.h
llvm: amoadd.h "rd" "rs2" "rs1"
sail: amoadd.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.h.aq
llvm: amoadd.h.aq "rd" "rs2" "rs1"
sail: amoadd.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.h.aqrl
llvm: amoadd.h.aqrl "rd" "rs2" "rs1"
sail: amoadd.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.h.rl
llvm: amoadd.h.rl "rd" "rs2" "rs1"
sail: amoadd.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.w
llvm: amoadd.w "rd" "rs2" "rs1"
sail: amoadd.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.w.aq
llvm: amoadd.w.aq "rd" "rs2" "rs1"
sail: amoadd.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.w.aqrl
llvm: amoadd.w.aqrl "rd" "rs2" "rs1"
sail: amoadd.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.w.rl
llvm: amoadd.w.rl "rd" "rs2" "rs1"
sail: amoadd.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.b
llvm: amoand.b "rd" "rs2" "rs1"
sail: amoand.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.b.aq
llvm: amoand.b.aq "rd" "rs2" "rs1"
sail: amoand.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.b.aqrl
llvm: amoand.b.aqrl "rd" "rs2" "rs1"
sail: amoand.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.b.rl
llvm: amoand.b.rl "rd" "rs2" "rs1"
sail: amoand.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.d
llvm: amoand.d "rd" "rs2" "rs1"
sail: amoand.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.d.aq
llvm: amoand.d.aq "rd" "rs2" "rs1"
sail: amoand.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.d.aqrl
llvm: amoand.d.aqrl "rd" "rs2" "rs1"
sail: amoand.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.d.rl
llvm: amoand.d.rl "rd" "rs2" "rs1"
sail: amoand.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.h
llvm: amoand.h "rd" "rs2" "rs1"
sail: amoand.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.h.aq
llvm: amoand.h.aq "rd" "rs2" "rs1"
sail: amoand.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.h.aqrl
llvm: amoand.h.aqrl "rd" "rs2" "rs1"
sail: amoand.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.h.rl
llvm: amoand.h.rl "rd" "rs2" "rs1"
sail: amoand.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.w
llvm: amoand.w "rd" "rs2" "rs1"
sail: amoand.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.w.aq
llvm: amoand.w.aq "rd" "rs2" "rs1"
sail: amoand.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.w.aqrl
llvm: amoand.w.aqrl "rd" "rs2" "rs1"
sail: amoand.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.w.rl
llvm: amoand.w.rl "rd" "rs2" "rs1"
sail: amoand.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.b
llvm: amomax.b "rd" "rs2" "rs1"
sail: amomax.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.b.aq
llvm: amomax.b.aq "rd" "rs2" "rs1"
sail: amomax.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.b.aqrl
llvm: amomax.b.aqrl "rd" "rs2" "rs1"
sail: amomax.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.b.rl
llvm: amomax.b.rl "rd" "rs2" "rs1"
sail: amomax.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.d
llvm: amomax.d "rd" "rs2" "rs1"
sail: amomax.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.d.aq
llvm: amomax.d.aq "rd" "rs2" "rs1"
sail: amomax.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.d.aqrl
llvm: amomax.d.aqrl "rd" "rs2" "rs1"
sail: amomax.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.d.rl
llvm: amomax.d.rl "rd" "rs2" "rs1"
sail: amomax.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.h
llvm: amomax.h "rd" "rs2" "rs1"
sail: amomax.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.h.aq
llvm: amomax.h.aq "rd" "rs2" "rs1"
sail: amomax.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.h.aqrl
llvm: amomax.h.aqrl "rd" "rs2" "rs1"
sail: amomax.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.h.rl
llvm: amomax.h.rl "rd" "rs2" "rs1"
sail: amomax.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.w
llvm: amomax.w "rd" "rs2" "rs1"
sail: amomax.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.w.aq
llvm: amomax.w.aq "rd" "rs2" "rs1"
sail: amomax.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.w.aqrl
llvm: amomax.w.aqrl "rd" "rs2" "rs1"
sail: amomax.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.w.rl
llvm: amomax.w.rl "rd" "rs2" "rs1"
sail: amomax.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.b
llvm: amomaxu.b "rd" "rs2" "rs1"
sail: amomaxu.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.b.aq
llvm: amomaxu.b.aq "rd" "rs2" "rs1"
sail: amomaxu.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.b.aqrl
llvm: amomaxu.b.aqrl "rd" "rs2" "rs1"
sail: amomaxu.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.b.rl
llvm: amomaxu.b.rl "rd" "rs2" "rs1"
sail: amomaxu.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.d
llvm: amomaxu.d "rd" "rs2" "rs1"
sail: amomaxu.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.d.aq
llvm: amomaxu.d.aq "rd" "rs2" "rs1"
sail: amomaxu.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.d.aqrl
llvm: amomaxu.d.aqrl "rd" "rs2" "rs1"
sail: amomaxu.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.d.rl
llvm: amomaxu.d.rl "rd" "rs2" "rs1"
sail: amomaxu.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.h
llvm: amomaxu.h "rd" "rs2" "rs1"
sail: amomaxu.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.h.aq
llvm: amomaxu.h.aq "rd" "rs2" "rs1"
sail: amomaxu.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.h.aqrl
llvm: amomaxu.h.aqrl "rd" "rs2" "rs1"
sail: amomaxu.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.h.rl
llvm: amomaxu.h.rl "rd" "rs2" "rs1"
sail: amomaxu.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.w
llvm: amomaxu.w "rd" "rs2" "rs1"
sail: amomaxu.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.w.aq
llvm: amomaxu.w.aq "rd" "rs2" "rs1"
sail: amomaxu.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.w.aqrl
llvm: amomaxu.w.aqrl "rd" "rs2" "rs1"
sail: amomaxu.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.w.rl
llvm: amomaxu.w.rl "rd" "rs2" "rs1"
sail: amomaxu.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.b
llvm: amomin.b "rd" "rs2" "rs1"
sail: amomin.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.b.aq
llvm: amomin.b.aq "rd" "rs2" "rs1"
sail: amomin.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.b.aqrl
llvm: amomin.b.aqrl "rd" "rs2" "rs1"
sail: amomin.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.b.rl
llvm: amomin.b.rl "rd" "rs2" "rs1"
sail: amomin.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.d
llvm: amomin.d "rd" "rs2" "rs1"
sail: amomin.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.d.aq
llvm: amomin.d.aq "rd" "rs2" "rs1"
sail: amomin.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.d.aqrl
llvm: amomin.d.aqrl "rd" "rs2" "rs1"
sail: amomin.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.d.rl
llvm: amomin.d.rl "rd" "rs2" "rs1"
sail: amomin.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.h
llvm: amomin.h "rd" "rs2" "rs1"
sail: amomin.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.h.aq
llvm: amomin.h.aq "rd" "rs2" "rs1"
sail: amomin.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.h.aqrl
llvm: amomin.h.aqrl "rd" "rs2" "rs1"
sail: amomin.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.h.rl
llvm: amomin.h.rl "rd" "rs2" "rs1"
sail: amomin.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.w
llvm: amomin.w "rd" "rs2" "rs1"
sail: amomin.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.w.aq
llvm: amomin.w.aq "rd" "rs2" "rs1"
sail: amomin.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.w.aqrl
llvm: amomin.w.aqrl "rd" "rs2" "rs1"
sail: amomin.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.w.rl
llvm: amomin.w.rl "rd" "rs2" "rs1"
sail: amomin.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.b
llvm: amominu.b "rd" "rs2" "rs1"
sail: amominu.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.b.aq
llvm: amominu.b.aq "rd" "rs2" "rs1"
sail: amominu.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.b.aqrl
llvm: amominu.b.aqrl "rd" "rs2" "rs1"
sail: amominu.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.b.rl
llvm: amominu.b.rl "rd" "rs2" "rs1"
sail: amominu.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.d
llvm: amominu.d "rd" "rs2" "rs1"
sail: amominu.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.d.aq
llvm: amominu.d.aq "rd" "rs2" "rs1"
sail: amominu.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.d.aqrl
llvm: amominu.d.aqrl "rd" "rs2" "rs1"
sail: amominu.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.d.rl
llvm: amominu.d.rl "rd" "rs2" "rs1"
sail: amominu.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.h
llvm: amominu.h "rd" "rs2" "rs1"
sail: amominu.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.h.aq
llvm: amominu.h.aq "rd" "rs2" "rs1"
sail: amominu.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.h.aqrl
llvm: amominu.h.aqrl "rd" "rs2" "rs1"
sail: amominu.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.h.rl
llvm: amominu.h.rl "rd" "rs2" "rs1"
sail: amominu.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.w
llvm: amominu.w "rd" "rs2" "rs1"
sail: amominu.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.w.aq
llvm: amominu.w.aq "rd" "rs2" "rs1"
sail: amominu.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.w.aqrl
llvm: amominu.w.aqrl "rd" "rs2" "rs1"
sail: amominu.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.w.rl
llvm: amominu.w.rl "rd" "rs2" "rs1"
sail: amominu.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.b
llvm: amoor.b "rd" "rs2" "rs1"
sail: amoor.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.b.aq
llvm: amoor.b.aq "rd" "rs2" "rs1"
sail: amoor.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.b.aqrl
llvm: amoor.b.aqrl "rd" "rs2" "rs1"
sail: amoor.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.b.rl
llvm: amoor.b.rl "rd" "rs2" "rs1"
sail: amoor.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.d
llvm: amoor.d "rd" "rs2" "rs1"
sail: amoor.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.d.aq
llvm: amoor.d.aq "rd" "rs2" "rs1"
sail: amoor.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.d.aqrl
llvm: amoor.d.aqrl "rd" "rs2" "rs1"
sail: amoor.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.d.rl
llvm: amoor.d.rl "rd" "rs2" "rs1"
sail: amoor.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.h
llvm: amoor.h "rd" "rs2" "rs1"
sail: amoor.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.h.aq
llvm: amoor.h.aq "rd" "rs2" "rs1"
sail: amoor.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.h.aqrl
llvm: amoor.h.aqrl "rd" "rs2" "rs1"
sail: amoor.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.h.rl
llvm: amoor.h.rl "rd" "rs2" "rs1"
sail: amoor.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.w
llvm: amoor.w "rd" "rs2" "rs1"
sail: amoor.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.w.aq
llvm: amoor.w.aq "rd" "rs2" "rs1"
sail: amoor.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.w.aqrl
llvm: amoor.w.aqrl "rd" "rs2" "rs1"
sail: amoor.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.w.rl
llvm: amoor.w.rl "rd" "rs2" "rs1"
sail: amoor.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.b
llvm: amoswap.b "rd" "rs2" "rs1"
sail: amoswap.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.b.aq
llvm: amoswap.b.aq "rd" "rs2" "rs1"
sail: amoswap.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.b.aqrl
llvm: amoswap.b.aqrl "rd" "rs2" "rs1"
sail: amoswap.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.b.rl
llvm: amoswap.b.rl "rd" "rs2" "rs1"
sail: amoswap.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.d
llvm: amoswap.d "rd" "rs2" "rs1"
sail: amoswap.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.d.aq
llvm: amoswap.d.aq "rd" "rs2" "rs1"
sail: amoswap.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.d.aqrl
llvm: amoswap.d.aqrl "rd" "rs2" "rs1"
sail: amoswap.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.d.rl
llvm: amoswap.d.rl "rd" "rs2" "rs1"
sail: amoswap.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.h
llvm: amoswap.h "rd" "rs2" "rs1"
sail: amoswap.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.h.aq
llvm: amoswap.h.aq "rd" "rs2" "rs1"
sail: amoswap.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.h.aqrl
llvm: amoswap.h.aqrl "rd" "rs2" "rs1"
sail: amoswap.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.h.rl
llvm: amoswap.h.rl "rd" "rs2" "rs1"
sail: amoswap.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.w
llvm: amoswap.w "rd" "rs2" "rs1"
sail: amoswap.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.w.aq
llvm: amoswap.w.aq "rd" "rs2" "rs1"
sail: amoswap.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.w.aqrl
llvm: amoswap.w.aqrl "rd" "rs2" "rs1"
sail: amoswap.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.w.rl
llvm: amoswap.w.rl "rd" "rs2" "rs1"
sail: amoswap.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.b
llvm: amoxor.b "rd" "rs2" "rs1"
sail: amoxor.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.b.aq
llvm: amoxor.b.aq "rd" "rs2" "rs1"
sail: amoxor.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.b.aqrl
llvm: amoxor.b.aqrl "rd" "rs2" "rs1"
sail: amoxor.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.b.rl
llvm: amoxor.b.rl "rd" "rs2" "rs1"
sail: amoxor.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.d
llvm: amoxor.d "rd" "rs2" "rs1"
sail: amoxor.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.d.aq
llvm: amoxor.d.aq "rd" "rs2" "rs1"
sail: amoxor.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.d.aqrl
llvm: amoxor.d.aqrl "rd" "rs2" "rs1"
sail: amoxor.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.d.rl
llvm: amoxor.d.rl "rd" "rs2" "rs1"
sail: amoxor.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.h
llvm: amoxor.h "rd" "rs2" "rs1"
sail: amoxor.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.h.aq
llvm: amoxor.h.aq "rd" "rs2" "rs1"
sail: amoxor.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.h.aqrl
llvm: amoxor.h.aqrl "rd" "rs2" "rs1"
sail: amoxor.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.h.rl
llvm: amoxor.h.rl "rd" "rs2" "rs1"
sail: amoxor.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.w
llvm: amoxor.w "rd" "rs2" "rs1"
sail: amoxor.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.w.aq
llvm: amoxor.w.aq "rd" "rs2" "rs1"
sail: amoxor.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.w.aqrl
llvm: amoxor.w.aqrl "rd" "rs2" "rs1"
sail: amoxor.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.w.rl
llvm: amoxor.w.rl "rd" "rs2" "rs1"
sail: amoxor.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: and
llvm: and "rd" "rs1" "rs2"
sail: and "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: andi
llvm: andi "rd" "rs1" "imm12"
sail: andi "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)

Report: andn
llvm: andn "rd" "rs1" "rs2"
sail: andn "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: auipc
llvm: auipc "rd" "imm20"
sail: auipc "rd" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm20)
sail ins: (1, imm)

Report: bclr
llvm: bclr "rd" "rs1" "rs2"
sail: bclr "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: bclri
llvm: bclri "rd" "rs1" "shamt"
sail: bclri "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: beq
llvm: beq "rs1" "rs2" "imm12"
sail: beq "rs1" "rs2" "imm"
llvm outs: 
sail outs: 
llvm ins: (2, imm12) (1, rs2) (0, rs1)
sail ins: (2, imm) (1, rs2) (0, rs1)

Report: bext
llvm: bext "rd" "rs1" "rs2"
sail: bext "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: bexti
llvm: bexti "rd" "rs1" "shamt"
sail: bexti "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: bge
llvm: bge "rs1" "rs2" "imm12"
sail: bge "rs1" "rs2" "imm"
llvm outs: 
sail outs: 
llvm ins: (2, imm12) (1, rs2) (0, rs1)
sail ins: (2, imm) (1, rs2) (0, rs1)

Report: bgeu
llvm: bgeu "rs1" "rs2" "imm12"
sail: bgeu "rs1" "rs2" "imm"
llvm outs: 
sail outs: 
llvm ins: (2, imm12) (1, rs2) (0, rs1)
sail ins: (2, imm) (1, rs2) (0, rs1)

Report: binv
llvm: binv "rd" "rs1" "rs2"
sail: binv "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: binvi
llvm: binvi "rd" "rs1" "shamt"
sail: binvi "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: blt
llvm: blt "rs1" "rs2" "imm12"
sail: blt "rs1" "rs2" "imm"
llvm outs: 
sail outs: 
llvm ins: (2, imm12) (1, rs2) (0, rs1)
sail ins: (2, imm) (1, rs2) (0, rs1)

Report: bltu
llvm: bltu "rs1" "rs2" "imm12"
sail: bltu "rs1" "rs2" "imm"
llvm outs: 
sail outs: 
llvm ins: (2, imm12) (1, rs2) (0, rs1)
sail ins: (2, imm) (1, rs2) (0, rs1)

Report: bne
llvm: bne "rs1" "rs2" "imm12"
sail: bne "rs1" "rs2" "imm"
llvm outs: 
sail outs: 
llvm ins: (2, imm12) (1, rs2) (0, rs1)
sail ins: (2, imm) (1, rs2) (0, rs1)

Report: brev8
llvm: brev8 "rd" "rs1"
sail: brev8 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: bset
llvm: bset "rd" "rs1" "rs2"
sail: bset "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: bseti
llvm: bseti "rd" "rs1" "shamt"
sail: bseti "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: c.add
llvm: c.add "rs1" "rs2"
sail: c.add "rsd" "rs2"
llvm outs: (0, rs1)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rs1)
sail ins: (1, rs2) (0, rsd)

Report: c.addi
llvm: c.addi "rd" "imm"
sail: c.addi "rsd" "nzi"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rd)
sail ins: (1, nzi) (0, rsd)

Report: c.addi16sp
llvm: c.addi16sp "rd" "imm"
sail: c.addi16sp "imm"
sail c.addi16sp: sp - implicit in
sail c.addi16sp: sp - implicit out
c.addi16sp: Different number of operands
llvm outs: (0, rd)
sail outs: (-1, sp)
llvm ins: (1, imm) (0, rd)
sail ins: (0, imm) (-1, sp)

Report: c.addi4spn
llvm: c.addi4spn "rd" "rs1" "imm"
sail: c.addi4spn "rdc" "nzimm"
sail c.addi4spn: sp - implicit in
c.addi4spn: Different number of operands
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, imm) (1, rs1)
sail ins: (1, nzimm) (-1, sp)

Report: c.addiw
llvm: c.addiw "rd" "imm"
sail: c.addiw "rsd" "imm"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rd)
sail ins: (1, imm) (0, rsd)

Report: c.addw
llvm: c.addw "rd" "rs2"
sail: c.addw "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)

Report: c.and
llvm: c.and "rd" "rs2"
sail: c.and "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)

Report: c.andi
llvm: c.andi "rs1" "imm"
sail: c.andi "rsd" "imm"
llvm outs: (0, rs1)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rs1)
sail ins: (1, imm) (0, rsd)

Report: c.beqz
llvm: c.beqz "rs1" "imm"
sail: c.beqz "rs" "imm"
sail c.beqz: zreg - implicit in
c.beqz: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (1, imm) (0, rs1)
sail ins: (1, imm) (0, rs) (-1, zreg)

Report: c.bnez
llvm: c.bnez "rs1" "imm"
sail: c.bnez "rs" "imm"
sail c.bnez: zreg - implicit in
c.bnez: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (1, imm) (0, rs1)
sail ins: (1, imm) (0, rs) (-1, zreg)

Report: c.ebreak
llvm: c.ebreak 
sail: c.ebreak 
llvm outs: 
sail outs: 
llvm ins: 
sail ins: 

Report: c.fld
llvm: c.fld "rd" "imm" "rs1"
sail: c.fld "rdc" "rsc" "uimm"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, uimm) (1, rsc)

Report: c.fldsp
llvm: c.fldsp "rd" "imm" "rs1"
sail: c.fldsp "rd" "uimm"
sail c.fldsp: sp - implicit in
c.fldsp: Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm)
sail ins: (1, uimm) (-1, sp)

Report: c.flw
llvm: c.flw "rd" "imm" "rs1"
sail: c.flw "rdc" "rsc" "uimm"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, uimm) (1, rsc)

Report: c.flwsp
llvm: c.flwsp "rd" "imm" "rs1"
sail: c.flwsp "rd" "imm"
sail c.flwsp: sp - implicit in
c.flwsp: Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm)
sail ins: (1, imm) (-1, sp)

Report: c.fsd
llvm: c.fsd "rs2" "imm" "rs1"
sail: c.fsd "rsc1" "rsc2" "uimm"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (2, uimm) (1, rsc2) (0, rsc1)

Report: c.fsdsp
llvm: c.fsdsp "rs2" "imm" "rs1"
sail: c.fsdsp "rs2" "uimm"
sail c.fsdsp: sp - implicit in
c.fsdsp: Different number of operands
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (1, uimm) (0, rs2) (-1, sp)

Report: c.fsw
llvm: c.fsw "rs2" "imm" "rs1"
sail: c.fsw "rsc1" "rsc2" "uimm"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (2, uimm) (1, rsc2) (0, rsc1)

Report: c.fswsp
llvm: c.fswsp "rs2" "imm" "rs1"
sail: c.fswsp "rs2" "uimm"
sail c.fswsp: sp - implicit in
c.fswsp: Different number of operands
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (1, uimm) (0, rs2) (-1, sp)

Report: c.j
llvm: c.j "offset"
sail: c.j "imm"
sail c.j: zreg - implicit out
c.j: Different number of outs
llvm outs: 
sail outs: (-1, zreg)
llvm ins: (0, offset)
sail ins: (0, imm)

Report: c.jal
llvm: c.jal "offset"
sail: c.jal "imm"
sail c.jal: ra - implicit out
c.jal: Different number of outs
llvm outs: 
sail outs: (-1, ra)
llvm ins: (0, offset)
sail ins: (0, imm)

Report: c.jalr
llvm: c.jalr "rs1"
sail: c.jalr "rs1"
sail c.jalr: ra - implicit out
c.jalr: Different number of outs
llvm outs: 
sail outs: (-1, ra)
llvm ins: (0, rs1)
sail ins: (0, rs1)

Report: c.jr
llvm: c.jr "rs1"
sail: c.jr "rs1"
sail c.jr: zreg - implicit out
c.jr: Different number of outs
llvm outs: 
sail outs: (-1, zreg)
llvm ins: (0, rs1)
sail ins: (0, rs1)

Report: c.lbu
llvm: c.lbu "rd" "imm" "rs1"
sail: c.lbu "rdc" "uimm" "rs1c"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, rs1c) (1, uimm)

Report: c.ld
llvm: c.ld "rd" "imm" "rs1"
sail: c.ld "rdc" "rsc" "uimm"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, uimm) (1, rsc)

Report: c.ldsp
llvm: c.ldsp "rd" "imm" "rs1"
sail: c.ldsp "rd" "uimm"
sail c.ldsp: sp - implicit in
c.ldsp: Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm)
sail ins: (1, uimm) (-1, sp)

Report: c.lh
llvm: c.lh "rd" "imm" "rs1"
sail: c.lh "rdc" "uimm" "rs1c"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, rs1c) (1, uimm)

Report: c.lhu
llvm: c.lhu "rd" "imm" "rs1"
sail: c.lhu "rdc" "uimm" "rs1c"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, rs1c) (1, uimm)

Report: c.li
llvm: c.li "rd" "imm"
sail: c.li "rd" "imm"
sail c.li: zreg - implicit in
c.li: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm)
sail ins: (1, imm) (-1, zreg)

Report: c.lui
llvm: c.lui "rd" "imm"
sail: c.lui "rd" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm)
sail ins: (1, imm)

Report: c.lw
llvm: c.lw "rd" "imm" "rs1"
sail: c.lw "rdc" "rsc" "uimm"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, uimm) (1, rsc)

Report: c.lwsp
llvm: c.lwsp "rd" "imm" "rs1"
sail: c.lwsp "rd" "uimm"
sail c.lwsp: sp - implicit in
c.lwsp: Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm)
sail ins: (1, uimm) (-1, sp)

Report: c.mul
llvm: c.mul "rd" "rs2"
sail: c.mul "rsdc" "rs2c"
llvm outs: (0, rd)
sail outs: (0, rsdc)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2c) (0, rsdc)

Report: c.mv
llvm: c.mv "rs1" "rs2"
sail: c.mv "rd" "rs2"
sail c.mv: zreg - implicit in
c.mv: Different number of inputs
llvm outs: (0, rs1)
sail outs: (0, rd)
llvm ins: (1, rs2)
sail ins: (1, rs2) (-1, zreg)

Report: c.nop
llvm: c.nop "imm"
sail: c.nop 
c.nop: Different number of operands
llvm outs: 
sail outs: 
llvm ins: (0, imm)
sail ins: 

Report: c.not
llvm: c.not "rd"
sail: c.not "rsdc"
llvm outs: (0, rd)
sail outs: (0, rsdc)
llvm ins: (0, rd)
sail ins: (0, rsdc)

Report: c.or
llvm: c.or "rd" "rs2"
sail: c.or "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)

Report: c.sb
llvm: c.sb "rs2" "imm" "rs1"
sail: c.sb "rs2c" "uimm" "rs1c"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (2, rs1c) (1, uimm) (0, rs2c)

Report: c.sd
llvm: c.sd "rs2" "imm" "rs1"
sail: c.sd "rsc1" "rsc2" "uimm"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (2, uimm) (1, rsc2) (0, rsc1)

Report: c.sdsp
llvm: c.sdsp "rs2" "imm" "rs1"
sail: c.sdsp "rs2" "uimm"
sail c.sdsp: sp - implicit in
c.sdsp: Different number of operands
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (1, uimm) (0, rs2) (-1, sp)

Report: c.sext.b
llvm: c.sext.b "rd"
sail: c.sext.b "rsdc"
llvm outs: (0, rd)
sail outs: (0, rsdc)
llvm ins: (0, rd)
sail ins: (0, rsdc)

Report: c.sext.h
llvm: c.sext.h "rd"
sail: c.sext.h "rsdc"
llvm outs: (0, rd)
sail outs: (0, rsdc)
llvm ins: (0, rd)
sail ins: (0, rsdc)

Report: c.sh
llvm: c.sh "rs2" "imm" "rs1"
sail: c.sh "rs1c" "uimm" "rs2c"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (2, rs2c) (1, uimm) (0, rs1c)

Report: c.slli
llvm: c.slli "rd" "imm"
sail: c.slli "rsd" "shamt"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rd)
sail ins: (1, shamt) (0, rsd)

Report: c.srai
llvm: c.srai "rs1" "imm"
sail: c.srai "rsd" "shamt"
llvm outs: (0, rs1)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rs1)
sail ins: (1, shamt) (0, rsd)

Report: c.srli
llvm: c.srli "rs1" "imm"
sail: c.srli "rsd" "shamt"
llvm outs: (0, rs1)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rs1)
sail ins: (1, shamt) (0, rsd)

Report: c.sub
llvm: c.sub "rd" "rs2"
sail: c.sub "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)

Report: c.subw
llvm: c.subw "rd" "rs2"
sail: c.subw "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)

Report: c.sw
llvm: c.sw "rs2" "imm" "rs1"
sail: c.sw "rsc1" "rsc2" "uimm"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (2, uimm) (1, rsc2) (0, rsc1)

Report: c.swsp
llvm: c.swsp "rs2" "imm" "rs1"
sail: c.swsp "rs2" "uimm"
sail c.swsp: sp - implicit in
c.swsp: Different number of operands
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (1, uimm) (0, rs2) (-1, sp)

Report: c.xor
llvm: c.xor "rd" "rs2"
sail: c.xor "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)

Report: c.zext.b
llvm: c.zext.b "rd"
sail: c.zext.b "rsdc"
llvm outs: (0, rd)
sail outs: (0, rsdc)
llvm ins: (0, rd)
sail ins: (0, rsdc)

Report: c.zext.h
llvm: c.zext.h "rd"
sail: c.zext.h "rsdc"
llvm outs: (0, rd)
sail outs: (0, rsdc)
llvm ins: (0, rd)
sail ins: (0, rsdc)

Report: c.zext.w
llvm: c.zext.w "rd"
sail: c.zext.w "rsdc"
sail c.zext.w: v0 - implicit in
c.zext.w: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rsdc)
llvm ins: (0, rd)
sail ins: (0, rsdc) (-1, v0)

Report: clmul
llvm: clmul "rd" "rs1" "rs2"
sail: clmul "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: clmulh
llvm: clmulh "rd" "rs1" "rs2"
sail: clmulh "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: clmulr
llvm: clmulr "rd" "rs1" "rs2"
sail: clmulr "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: clz
llvm: clz "rd" "rs1"
sail: clz "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: clzw
llvm: clzw "rd" "rs1"
sail: clzw "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: cpop
llvm: cpop "rd" "rs1"
sail: cpop "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: cpopw
llvm: cpopw "rd" "rs1"
sail: cpopw "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: csrrc
llvm: csrrc "rd" "imm12" "rs1"
sail: csrrc "rd" "csr" "rs1"
csrrc: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1)

Report: csrrci
llvm: csrrci "rd" "imm12" "rs1"
sail: csrrci "rd" "csr" "rs1"
csrrci: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1)

Report: csrrs
llvm: csrrs "rd" "imm12" "rs1"
sail: csrrs "rd" "csr" "rs1"
csrrs: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1)

Report: csrrsi
llvm: csrrsi "rd" "imm12" "rs1"
sail: csrrsi "rd" "csr" "rs1"
csrrsi: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1)

Report: csrrw
llvm: csrrw "rd" "imm12" "rs1"
sail: csrrw "rd" "csr" "rs1"
csrrw: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1)

Report: csrrwi
llvm: csrrwi "rd" "imm12" "rs1"
sail: csrrwi "rd" "csr" "rs1"
csrrwi: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1)

Report: ctz
llvm: ctz "rd" "rs1"
sail: ctz "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: ctzw
llvm: ctzw "rd" "rs1"
sail: ctzw "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: div
llvm: div "rd" "rs1" "rs2"
sail: div "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: divu
llvm: divu "rd" "rs1" "rs2"
sail: divu "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: divuw
llvm: divuw "rd" "rs1" "rs2"
sail: divuw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: divw
llvm: divw "rd" "rs1" "rs2"
sail: divw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: ebreak
llvm: ebreak 
sail: ebreak 
llvm outs: 
sail outs: 
llvm ins: 
sail ins: 

Report: ecall
llvm: ecall 
sail: ecall 
llvm outs: 
sail outs: 
llvm ins: 
sail ins: 

Report: fadd.d
llvm: fadd.d "rd" "rs1" "rs2" "frm"
sail: fadd.d "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fadd.h
llvm: fadd.h "rd" "rs1" "rs2" "frm"
sail: fadd.h "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fadd.s
llvm: fadd.s "rd" "rs1" "rs2" "frm"
sail: fadd.s "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fclass.d
llvm: fclass.d "rd" "rs1"
sail: fclass.d "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: fclass.h
llvm: fclass.h "rd" "rs1"
sail: fclass.h "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: fclass.s
llvm: fclass.s "rd" "rs1"
sail: fclass.s "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: fcvt.d.h
llvm: fcvt.d.h "rd" "rs1" "frm"
sail: fcvt.d.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.d.l
llvm: fcvt.d.l "rd" "rs1" "frm"
sail: fcvt.d.l "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.d.lu
llvm: fcvt.d.lu "rd" "rs1" "frm"
sail: fcvt.d.lu "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.d.s
llvm: fcvt.d.s "rd" "rs1" "frm"
sail: fcvt.d.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.d.w
llvm: fcvt.d.w "rd" "rs1" "frm"
sail: fcvt.d.w "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.d.wu
llvm: fcvt.d.wu "rd" "rs1" "frm"
sail: fcvt.d.wu "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.h.d
llvm: fcvt.h.d "rd" "rs1" "frm"
sail: fcvt.h.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.h.l
llvm: fcvt.h.l "rd" "rs1" "frm"
sail: fcvt.h.l "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.h.lu
llvm: fcvt.h.lu "rd" "rs1" "frm"
sail: fcvt.h.lu "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.h.s
llvm: fcvt.h.s "rd" "rs1" "frm"
sail: fcvt.h.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.h.w
llvm: fcvt.h.w "rd" "rs1" "frm"
sail: fcvt.h.w "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.h.wu
llvm: fcvt.h.wu "rd" "rs1" "frm"
sail: fcvt.h.wu "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.l.d
llvm: fcvt.l.d "rd" "rs1" "frm"
sail: fcvt.l.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.l.h
llvm: fcvt.l.h "rd" "rs1" "frm"
sail: fcvt.l.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.l.s
llvm: fcvt.l.s "rd" "rs1" "frm"
sail: fcvt.l.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.lu.d
llvm: fcvt.lu.d "rd" "rs1" "frm"
sail: fcvt.lu.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.lu.h
llvm: fcvt.lu.h "rd" "rs1" "frm"
sail: fcvt.lu.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.lu.s
llvm: fcvt.lu.s "rd" "rs1" "frm"
sail: fcvt.lu.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.s.d
llvm: fcvt.s.d "rd" "rs1" "frm"
sail: fcvt.s.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.s.h
llvm: fcvt.s.h "rd" "rs1" "frm"
sail: fcvt.s.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.s.l
llvm: fcvt.s.l "rd" "rs1" "frm"
sail: fcvt.s.l "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.s.lu
llvm: fcvt.s.lu "rd" "rs1" "frm"
sail: fcvt.s.lu "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.s.w
llvm: fcvt.s.w "rd" "rs1" "frm"
sail: fcvt.s.w "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.s.wu
llvm: fcvt.s.wu "rd" "rs1" "frm"
sail: fcvt.s.wu "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.w.d
llvm: fcvt.w.d "rd" "rs1" "frm"
sail: fcvt.w.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.w.h
llvm: fcvt.w.h "rd" "rs1" "frm"
sail: fcvt.w.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.w.s
llvm: fcvt.w.s "rd" "rs1" "frm"
sail: fcvt.w.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.wu.d
llvm: fcvt.wu.d "rd" "rs1" "frm"
sail: fcvt.wu.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.wu.h
llvm: fcvt.wu.h "rd" "rs1" "frm"
sail: fcvt.wu.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.wu.s
llvm: fcvt.wu.s "rd" "rs1" "frm"
sail: fcvt.wu.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvtmod.w.d
llvm: fcvtmod.w.d "rd" "rs1" "frm"
sail: fcvtmod.w.d "rd" "rs1"
fcvtmod.w.d: Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (1, rs1)

Report: fdiv.d
llvm: fdiv.d "rd" "rs1" "rs2" "frm"
sail: fdiv.d "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fdiv.h
llvm: fdiv.h "rd" "rs1" "rs2" "frm"
sail: fdiv.h "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fdiv.s
llvm: fdiv.s "rd" "rs1" "rs2" "frm"
sail: fdiv.s "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fence
llvm: fence "pred" "succ"
sail: fence "pred" "succ"
llvm outs: 
sail outs: 
llvm ins: (1, succ) (0, pred)
sail ins: (1, succ) (0, pred)

Report: fence.i
llvm: fence.i 
sail: fence.i 
llvm outs: 
sail outs: 
llvm ins: 
sail ins: 

Report: fence.tso
llvm: fence.tso 
sail: fence.tso "pred" "succ"
fence.tso: Different number of operands
llvm outs: 
sail outs: 
llvm ins: 
sail ins: (1, succ) (0, pred)

Report: feq.d
llvm: feq.d "rd" "rs1" "rs2"
sail: feq.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: feq.h
llvm: feq.h "rd" "rs1" "rs2"
sail: feq.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: feq.s
llvm: feq.s "rd" "rs1" "rs2"
sail: feq.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fld
llvm: fld "rd" "imm12" "rs1"
sail: fld "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)

Report: fle.d
llvm: fle.d "rd" "rs1" "rs2"
sail: fle.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fle.h
llvm: fle.h "rd" "rs1" "rs2"
sail: fle.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fle.s
llvm: fle.s "rd" "rs1" "rs2"
sail: fle.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fleq.d
llvm: fleq.d "rd" "rs1" "rs2"
sail: fleq.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fleq.h
llvm: fleq.h "rd" "rs1" "rs2"
sail: fleq.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fleq.s
llvm: fleq.s "rd" "rs1" "rs2"
sail: fleq.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: flh
llvm: flh "rd" "imm12" "rs1"
sail: flh "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)

Report: fli.d
llvm: fli.d "rd" "imm"
sail: fli.d "rd" "constantidx"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm)
sail ins: (1, constantidx)

Report: fli.h
llvm: fli.h "rd" "imm"
sail: fli.h "rd" "constantidx"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm)
sail ins: (1, constantidx)

Report: fli.s
llvm: fli.s "rd" "imm"
sail: fli.s "rd" "constantidx"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm)
sail ins: (1, constantidx)

Report: flt.d
llvm: flt.d "rd" "rs1" "rs2"
sail: flt.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: flt.h
llvm: flt.h "rd" "rs1" "rs2"
sail: flt.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: flt.s
llvm: flt.s "rd" "rs1" "rs2"
sail: flt.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fltq.d
llvm: fltq.d "rd" "rs1" "rs2"
sail: fltq.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fltq.h
llvm: fltq.h "rd" "rs1" "rs2"
sail: fltq.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fltq.s
llvm: fltq.s "rd" "rs1" "rs2"
sail: fltq.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: flw
llvm: flw "rd" "imm12" "rs1"
sail: flw "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)

Report: fmadd.d
llvm: fmadd.d "rd" "rs1" "rs2" "rs3" "frm"
sail: fmadd.d "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fmadd.h
llvm: fmadd.h "rd" "rs1" "rs2" "rs3" "frm"
sail: fmadd.h "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fmadd.s
llvm: fmadd.s "rd" "rs1" "rs2" "rs3" "frm"
sail: fmadd.s "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fmax.d
llvm: fmax.d "rd" "rs1" "rs2"
sail: fmax.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fmax.h
llvm: fmax.h "rd" "rs1" "rs2"
sail: fmax.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fmax.s
llvm: fmax.s "rd" "rs1" "rs2"
sail: fmax.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fmaxm.d
llvm: fmaxm.d "rd" "rs1" "rs2"
sail: fmaxm.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fmaxm.h
llvm: fmaxm.h "rd" "rs1" "rs2"
sail: fmaxm.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fmaxm.s
llvm: fmaxm.s "rd" "rs1" "rs2"
sail: fmaxm.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fmin.d
llvm: fmin.d "rd" "rs1" "rs2"
sail: fmin.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fmin.h
llvm: fmin.h "rd" "rs1" "rs2"
sail: fmin.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fmin.s
llvm: fmin.s "rd" "rs1" "rs2"
sail: fmin.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fminm.d
llvm: fminm.d "rd" "rs1" "rs2"
sail: fminm.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fminm.h
llvm: fminm.h "rd" "rs1" "rs2"
sail: fminm.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fminm.s
llvm: fminm.s "rd" "rs1" "rs2"
sail: fminm.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fmsub.d
llvm: fmsub.d "rd" "rs1" "rs2" "rs3" "frm"
sail: fmsub.d "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fmsub.h
llvm: fmsub.h "rd" "rs1" "rs2" "rs3" "frm"
sail: fmsub.h "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fmsub.s
llvm: fmsub.s "rd" "rs1" "rs2" "rs3" "frm"
sail: fmsub.s "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fmul.d
llvm: fmul.d "rd" "rs1" "rs2" "frm"
sail: fmul.d "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fmul.h
llvm: fmul.h "rd" "rs1" "rs2" "frm"
sail: fmul.h "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fmul.s
llvm: fmul.s "rd" "rs1" "rs2" "frm"
sail: fmul.s "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fmv.d.x
llvm: fmv.d.x "rd" "rs1"
sail: fmv.d.x "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: fmv.h.x
llvm: fmv.h.x "rd" "rs1"
sail: fmv.h.x "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: fmv.w.x
llvm: fmv.w.x "rd" "rs1"
sail: fmv.w.x "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: fmv.x.d
llvm: fmv.x.d "rd" "rs1"
sail: fmv.x.d "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: fmv.x.h
llvm: fmv.x.h "rd" "rs1"
sail: fmv.x.h "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: fmv.x.w
llvm: fmv.x.w "rd" "rs1"
sail: fmv.x.w "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: fmvh.x.d
llvm: fmvh.x.d "rd" "rs1"
sail: fmvh.x.d "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: fmvp.d.x
llvm: fmvp.d.x "rd" "rs1" "rs2"
sail: fmvp.d.x "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fnmadd.d
llvm: fnmadd.d "rd" "rs1" "rs2" "rs3" "frm"
sail: fnmadd.d "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fnmadd.h
llvm: fnmadd.h "rd" "rs1" "rs2" "rs3" "frm"
sail: fnmadd.h "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fnmadd.s
llvm: fnmadd.s "rd" "rs1" "rs2" "rs3" "frm"
sail: fnmadd.s "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fnmsub.d
llvm: fnmsub.d "rd" "rs1" "rs2" "rs3" "frm"
sail: fnmsub.d "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fnmsub.h
llvm: fnmsub.h "rd" "rs1" "rs2" "rs3" "frm"
sail: fnmsub.h "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fnmsub.s
llvm: fnmsub.s "rd" "rs1" "rs2" "rs3" "frm"
sail: fnmsub.s "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fround.d
llvm: fround.d "rd" "rs1" "frm"
sail: fround.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fround.h
llvm: fround.h "rd" "rs1" "frm"
sail: fround.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fround.s
llvm: fround.s "rd" "rs1" "frm"
sail: fround.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: froundnx.d
llvm: froundnx.d "rd" "rs1" "frm"
sail: froundnx.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: froundnx.h
llvm: froundnx.h "rd" "rs1" "frm"
sail: froundnx.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: froundnx.s
llvm: froundnx.s "rd" "rs1" "frm"
sail: froundnx.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fsd
llvm: fsd "rs2" "imm12" "rs1"
sail: fsd "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: fsgnj.d
llvm: fsgnj.d "rd" "rs1" "rs2"
sail: fsgnj.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fsgnj.h
llvm: fsgnj.h "rd" "rs1" "rs2"
sail: fsgnj.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fsgnj.s
llvm: fsgnj.s "rd" "rs1" "rs2"
sail: fsgnj.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fsgnjn.d
llvm: fsgnjn.d "rd" "rs1" "rs2"
sail: fsgnjn.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fsgnjn.h
llvm: fsgnjn.h "rd" "rs1" "rs2"
sail: fsgnjn.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fsgnjn.s
llvm: fsgnjn.s "rd" "rs1" "rs2"
sail: fsgnjn.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fsgnjx.d
llvm: fsgnjx.d "rd" "rs1" "rs2"
sail: fsgnjx.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fsgnjx.h
llvm: fsgnjx.h "rd" "rs1" "rs2"
sail: fsgnjx.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fsgnjx.s
llvm: fsgnjx.s "rd" "rs1" "rs2"
sail: fsgnjx.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fsh
llvm: fsh "rs2" "imm12" "rs1"
sail: fsh "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: fsqrt.d
llvm: fsqrt.d "rd" "rs1" "frm"
sail: fsqrt.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fsqrt.h
llvm: fsqrt.h "rd" "rs1" "frm"
sail: fsqrt.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fsqrt.s
llvm: fsqrt.s "rd" "rs1" "frm"
sail: fsqrt.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fsub.d
llvm: fsub.d "rd" "rs1" "rs2" "frm"
sail: fsub.d "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fsub.h
llvm: fsub.h "rd" "rs1" "rs2" "frm"
sail: fsub.h "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fsub.s
llvm: fsub.s "rd" "rs1" "rs2" "frm"
sail: fsub.s "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fsw
llvm: fsw "rs2" "imm12" "rs1"
sail: fsw "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: jal
llvm: jal "rd" "imm20"
sail: jal "rd" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm20)
sail ins: (1, imm)

Report: jalr
llvm: jalr "rd" "imm12" "rs1"
sail: jalr "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)

Report: lb
llvm: lb "rd" "imm12" "rs1"
sail: lb "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)

Report: lb.aq
llvm: lb.aq "rd" "rs1"
sail: lb.aq "rd" "imm" "rs1"
lb.aq: Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)

Report: lb.aqrl
llvm: lb.aqrl "rd" "rs1"
sail: lb.aqrl "rd" "imm" "rs1"
lb.aqrl: Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)

Report: lbu
llvm: lbu "rd" "imm12" "rs1"
sail: lbu "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)

Report: ld
llvm: ld "rd" "imm12" "rs1"
sail: ld "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)

Report: ld.aq
llvm: ld.aq "rd" "rs1"
sail: ld.aq "rd" "imm" "rs1"
ld.aq: Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)

Report: ld.aqrl
llvm: ld.aqrl "rd" "rs1"
sail: ld.aqrl "rd" "imm" "rs1"
ld.aqrl: Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)

Report: lh
llvm: lh "rd" "imm12" "rs1"
sail: lh "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)

Report: lh.aq
llvm: lh.aq "rd" "rs1"
sail: lh.aq "rd" "imm" "rs1"
lh.aq: Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)

Report: lh.aqrl
llvm: lh.aqrl "rd" "rs1"
sail: lh.aqrl "rd" "imm" "rs1"
lh.aqrl: Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)

Report: lhu
llvm: lhu "rd" "imm12" "rs1"
sail: lhu "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)

Report: lr.d
llvm: lr.d "rd" "rs1"
sail: lr.d "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: lr.d.aq
llvm: lr.d.aq "rd" "rs1"
sail: lr.d.aq "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: lr.d.aqrl
llvm: lr.d.aqrl "rd" "rs1"
sail: lr.d.aqrl "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: lr.d.rl
llvm: lr.d.rl "rd" "rs1"
sail: lr.d.rl "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: lr.w
llvm: lr.w "rd" "rs1"
sail: lr.w "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: lr.w.aq
llvm: lr.w.aq "rd" "rs1"
sail: lr.w.aq "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: lr.w.aqrl
llvm: lr.w.aqrl "rd" "rs1"
sail: lr.w.aqrl "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: lr.w.rl
llvm: lr.w.rl "rd" "rs1"
sail: lr.w.rl "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: lui
llvm: lui "rd" "imm20"
sail: lui "rd" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm20)
sail ins: (1, imm)

Report: lw
llvm: lw "rd" "imm12" "rs1"
sail: lw "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)

Report: lw.aq
llvm: lw.aq "rd" "rs1"
sail: lw.aq "rd" "imm" "rs1"
lw.aq: Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)

Report: lw.aqrl
llvm: lw.aqrl "rd" "rs1"
sail: lw.aqrl "rd" "imm" "rs1"
lw.aqrl: Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)

Report: lwu
llvm: lwu "rd" "imm12" "rs1"
sail: lwu "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)

Report: max
llvm: max "rd" "rs1" "rs2"
sail: max "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: maxu
llvm: maxu "rd" "rs1" "rs2"
sail: maxu "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: min
llvm: min "rd" "rs1" "rs2"
sail: min "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: minu
llvm: minu "rd" "rs1" "rs2"
sail: minu "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: mret
llvm: mret 
sail: mret 
llvm mret: rs1 - implicit in
llvm mret: rs2 - implicit in
mret: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (-1, rs2) (-1, rs1)
sail ins: 

Report: mul
llvm: mul "rd" "rs1" "rs2"
sail: mul "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: mulh
llvm: mulh "rd" "rs1" "rs2"
sail: mulh "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: mulhsu
llvm: mulhsu "rd" "rs1" "rs2"
sail: mulhsu "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: mulhu
llvm: mulhu "rd" "rs1" "rs2"
sail: mulhu "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: mulw
llvm: mulw "rd" "rs1" "rs2"
sail: mulw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: or
llvm: or "rd" "rs1" "rs2"
sail: or "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: orc.b
llvm: orc.b "rd" "rs1"
sail: orc.b "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: ori
llvm: ori "rd" "rs1" "imm12"
sail: ori "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)

Report: orn
llvm: orn "rd" "rs1" "rs2"
sail: orn "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: pack
llvm: pack "rd" "rs1" "rs2"
sail: pack "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: packh
llvm: packh "rd" "rs1" "rs2"
sail: packh "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: packw
llvm: packw "rd" "rs1" "rs2"
sail: packw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: rem
llvm: rem "rd" "rs1" "rs2"
sail: rem "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: remu
llvm: remu "rd" "rs1" "rs2"
sail: remu "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: remuw
llvm: remuw "rd" "rs1" "rs2"
sail: remuw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: remw
llvm: remw "rd" "rs1" "rs2"
sail: remw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: rev8
llvm: rev8 "rd" "rs1"
sail: rev8 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: rol
llvm: rol "rd" "rs1" "rs2"
sail: rol "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: rolw
llvm: rolw "rd" "rs1" "rs2"
sail: rolw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: ror
llvm: ror "rd" "rs1" "rs2"
sail: ror "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: rori
llvm: rori "rd" "rs1" "shamt"
sail: rori "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: roriw
llvm: roriw "rd" "rs1" "shamt"
sail: roriw "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: rorw
llvm: rorw "rd" "rs1" "rs2"
sail: rorw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sb
llvm: sb "rs2" "imm12" "rs1"
sail: sb "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: sb.aqrl
llvm: sb.aqrl "rs2" "rs1"
sail: sb.aqrl "rs2" "imm" "rs1"
sb.aqrl: Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: sb.rl
llvm: sb.rl "rs2" "rs1"
sail: sb.rl "rs2" "imm" "rs1"
sb.rl: Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: sc.d
llvm: sc.d "rd" "rs2" "rs1"
sail: sc.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: sc.d.aq
llvm: sc.d.aq "rd" "rs2" "rs1"
sail: sc.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: sc.d.aqrl
llvm: sc.d.aqrl "rd" "rs2" "rs1"
sail: sc.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: sc.d.rl
llvm: sc.d.rl "rd" "rs2" "rs1"
sail: sc.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: sc.w
llvm: sc.w "rd" "rs2" "rs1"
sail: sc.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: sc.w.aq
llvm: sc.w.aq "rd" "rs2" "rs1"
sail: sc.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: sc.w.aqrl
llvm: sc.w.aqrl "rd" "rs2" "rs1"
sail: sc.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: sc.w.rl
llvm: sc.w.rl "rd" "rs2" "rs1"
sail: sc.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: sd
llvm: sd "rs2" "imm12" "rs1"
sail: sd "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: sd.aqrl
llvm: sd.aqrl "rs2" "rs1"
sail: sd.aqrl "rs2" "imm" "rs1"
sd.aqrl: Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: sd.rl
llvm: sd.rl "rs2" "rs1"
sail: sd.rl "rs2" "imm" "rs1"
sd.rl: Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: sext.b
llvm: sext.b "rd" "rs1"
sail: sext.b "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: sext.h
llvm: sext.h "rd" "rs1"
sail: sext.h "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: sfence.inval.ir
llvm: sfence.inval.ir 
sail: sfence.inval.ir 
llvm sfence.inval.ir: rs1 - implicit in
llvm sfence.inval.ir: rs2 - implicit in
sfence.inval.ir: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (-1, rs2) (-1, rs1)
sail ins: 

Report: sfence.vma
llvm: sfence.vma "rs1" "rs2"
sail: sfence.vma "rs1" "rs2"
llvm outs: 
sail outs: 
llvm ins: (1, rs2) (0, rs1)
sail ins: (1, rs2) (0, rs1)

Report: sfence.w.inval
llvm: sfence.w.inval 
sail: sfence.w.inval 
llvm sfence.w.inval: rs1 - implicit in
llvm sfence.w.inval: rs2 - implicit in
sfence.w.inval: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (-1, rs2) (-1, rs1)
sail ins: 

Report: sh
llvm: sh "rs2" "imm12" "rs1"
sail: sh "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: sh.aqrl
llvm: sh.aqrl "rs2" "rs1"
sail: sh.aqrl "rs2" "imm" "rs1"
sh.aqrl: Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: sh.rl
llvm: sh.rl "rs2" "rs1"
sail: sh.rl "rs2" "imm" "rs1"
sh.rl: Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: sh1add
llvm: sh1add "rd" "rs1" "rs2"
sail: sh1add "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sh1add.uw
llvm: sh1add.uw "rd" "rs1" "rs2"
sail: sh1add.uw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sh2add
llvm: sh2add "rd" "rs1" "rs2"
sail: sh2add "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sh2add.uw
llvm: sh2add.uw "rd" "rs1" "rs2"
sail: sh2add.uw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sh3add
llvm: sh3add "rd" "rs1" "rs2"
sail: sh3add "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sh3add.uw
llvm: sh3add.uw "rd" "rs1" "rs2"
sail: sh3add.uw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sha256sig0
llvm: sha256sig0 "rd" "rs1"
sail: sha256sig0 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: sha256sig1
llvm: sha256sig1 "rd" "rs1"
sail: sha256sig1 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: sha256sum0
llvm: sha256sum0 "rd" "rs1"
sail: sha256sum0 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: sha256sum1
llvm: sha256sum1 "rd" "rs1"
sail: sha256sum1 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: sha512sig0
llvm: sha512sig0 "rd" "rs1"
sail: sha512sig0 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: sha512sig0h
llvm: sha512sig0h "rd" "rs1" "rs2"
sail: sha512sig0h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sha512sig0l
llvm: sha512sig0l "rd" "rs1" "rs2"
sail: sha512sig0l "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sha512sig1
llvm: sha512sig1 "rd" "rs1"
sail: sha512sig1 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: sha512sig1h
llvm: sha512sig1h "rd" "rs1" "rs2"
sail: sha512sig1h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sha512sig1l
llvm: sha512sig1l "rd" "rs1" "rs2"
sail: sha512sig1l "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sha512sum0
llvm: sha512sum0 "rd" "rs1"
sail: sha512sum0 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: sha512sum0r
llvm: sha512sum0r "rd" "rs1" "rs2"
sail: sha512sum0r "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sha512sum1
llvm: sha512sum1 "rd" "rs1"
sail: sha512sum1 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: sha512sum1r
llvm: sha512sum1r "rd" "rs1" "rs2"
sail: sha512sum1r "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sinval.vma
llvm: sinval.vma "rs1" "rs2"
sail: sinval.vma "rs1" "rs2"
llvm outs: 
sail outs: 
llvm ins: (1, rs2) (0, rs1)
sail ins: (1, rs2) (0, rs1)

Report: sll
llvm: sll "rd" "rs1" "rs2"
sail: sll "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: slli
llvm: slli "rd" "rs1" "shamt"
sail: slli "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: slli.uw
llvm: slli.uw "rd" "rs1" "shamt"
sail: slli.uw "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: slliw
llvm: slliw "rd" "rs1" "shamt"
sail: slliw "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: sllw
llvm: sllw "rd" "rs1" "rs2"
sail: sllw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: slt
llvm: slt "rd" "rs1" "rs2"
sail: slt "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: slti
llvm: slti "rd" "rs1" "imm12"
sail: slti "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)

Report: sltiu
llvm: sltiu "rd" "rs1" "imm12"
sail: sltiu "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)

Report: sltu
llvm: sltu "rd" "rs1" "rs2"
sail: sltu "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sm3p0
llvm: sm3p0 "rd" "rs1"
sail: sm3p0 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: sm3p1
llvm: sm3p1 "rd" "rs1"
sail: sm3p1 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: sm4ed
llvm: sm4ed "rd" "rs1" "rs2" "bs"
sail: sm4ed "rd" "rs1" "rs2" "bs"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, bs) (2, rs2) (1, rs1)
sail ins: (3, bs) (2, rs2) (1, rs1)

Report: sm4ks
llvm: sm4ks "rd" "rs1" "rs2" "bs"
sail: sm4ks "rd" "rs1" "rs2" "bs"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, bs) (2, rs2) (1, rs1)
sail ins: (3, bs) (2, rs2) (1, rs1)

Report: sra
llvm: sra "rd" "rs1" "rs2"
sail: sra "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: srai
llvm: srai "rd" "rs1" "shamt"
sail: srai "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: sraiw
llvm: sraiw "rd" "rs1" "shamt"
sail: sraiw "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: sraw
llvm: sraw "rd" "rs1" "rs2"
sail: sraw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sret
llvm: sret 
sail: sret 
llvm sret: rs1 - implicit in
llvm sret: rs2 - implicit in
sret: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (-1, rs2) (-1, rs1)
sail ins: 

Report: srl
llvm: srl "rd" "rs1" "rs2"
sail: srl "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: srli
llvm: srli "rd" "rs1" "shamt"
sail: srli "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: srliw
llvm: srliw "rd" "rs1" "shamt"
sail: srliw "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: srlw
llvm: srlw "rd" "rs1" "rs2"
sail: srlw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sub
llvm: sub "rd" "rs1" "rs2"
sail: sub "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: subw
llvm: subw "rd" "rs1" "rs2"
sail: subw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sw
llvm: sw "rs2" "imm12" "rs1"
sail: sw "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: sw.aqrl
llvm: sw.aqrl "rs2" "rs1"
sail: sw.aqrl "rs2" "imm" "rs1"
sw.aqrl: Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: sw.rl
llvm: sw.rl "rs2" "rs1"
sail: sw.rl "rs2" "imm" "rs1"
sw.rl: Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: unzip
llvm: unzip "rd" "rs1"
sail: unzip "rd" "rs1"
unzip: Different number of outs
unzip: Different number of inputs
llvm outs: (0, rd)
sail outs: 
llvm ins: (1, rs1)
sail ins: 

Report: vaadd.vv
llvm: vaadd.vv "vd" "vs2" "vs1" "vm"
sail: vaadd.vv "vd" "vs2" "vs1" "vm"
sail vaadd.vv: v0 - implicit in
vaadd.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vaadd.vx
llvm: vaadd.vx "vd" "vs2" "rs1" "vm"
sail: vaadd.vx "vd" "vs2" "rs1" "vm"
sail vaadd.vx: v0 - implicit in
vaadd.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vaaddu.vv
llvm: vaaddu.vv "vd" "vs2" "vs1" "vm"
sail: vaaddu.vv "vd" "vs2" "vs1" "vm"
sail vaaddu.vv: v0 - implicit in
vaaddu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vaaddu.vx
llvm: vaaddu.vx "vd" "vs2" "rs1" "vm"
sail: vaaddu.vx "vd" "vs2" "rs1" "vm"
sail vaaddu.vx: v0 - implicit in
vaaddu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vadc.vim
llvm: vadc.vim "vd" "vs2" "imm" "v0"
sail: vadc.vim "vd" "vs2" "simm" "v0"
vadc.vim: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, imm) (1, vs2)
sail ins: (3, v0) (2, simm) (1, vs2) (0, vd)

Report: vadc.vvm
llvm: vadc.vvm "vd" "vs2" "vs1" "v0"
sail: vadc.vvm "vd" "vs2" "vs1" "v0"
vadc.vvm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, vs1) (1, vs2)
sail ins: (3, v0) (2, vs1) (1, vs2) (0, vd)

Report: vadc.vxm
llvm: vadc.vxm "vd" "vs2" "rs1" "v0"
sail: vadc.vxm "vd" "vs2" "rs1" "v0"
vadc.vxm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, rs1) (1, vs2)
sail ins: (3, v0) (2, rs1) (1, vs2) (0, vd)

Report: vadd.vi
llvm: vadd.vi "vd" "vs2" "imm" "vm"
sail: vadd.vi "vd" "vs2" "simm" "vm"
sail vadd.vi: v0 - implicit in
vadd.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vadd.vv
llvm: vadd.vv "vd" "vs2" "vs1" "vm"
sail: vadd.vv "vd" "vs2" "vs1" "vm"
sail vadd.vv: v0 - implicit in
vadd.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vadd.vx
llvm: vadd.vx "vd" "vs2" "rs1" "vm"
sail: vadd.vx "vd" "vs2" "rs1" "vm"
sail vadd.vx: v0 - implicit in
vadd.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vand.vi
llvm: vand.vi "vd" "vs2" "imm" "vm"
sail: vand.vi "vd" "vs2" "simm" "vm"
sail vand.vi: v0 - implicit in
vand.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vand.vv
llvm: vand.vv "vd" "vs2" "vs1" "vm"
sail: vand.vv "vd" "vs2" "vs1" "vm"
sail vand.vv: v0 - implicit in
vand.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vand.vx
llvm: vand.vx "vd" "vs2" "rs1" "vm"
sail: vand.vx "vd" "vs2" "rs1" "vm"
sail vand.vx: v0 - implicit in
vand.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vasub.vv
llvm: vasub.vv "vd" "vs2" "vs1" "vm"
sail: vasub.vv "vd" "vs2" "vs1" "vm"
sail vasub.vv: v0 - implicit in
vasub.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vasub.vx
llvm: vasub.vx "vd" "vs2" "rs1" "vm"
sail: vasub.vx "vd" "vs2" "rs1" "vm"
sail vasub.vx: v0 - implicit in
vasub.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vasubu.vv
llvm: vasubu.vv "vd" "vs2" "vs1" "vm"
sail: vasubu.vv "vd" "vs2" "vs1" "vm"
sail vasubu.vv: v0 - implicit in
vasubu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vasubu.vx
llvm: vasubu.vx "vd" "vs2" "rs1" "vm"
sail: vasubu.vx "vd" "vs2" "rs1" "vm"
sail vasubu.vx: v0 - implicit in
vasubu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vcompress.vm
llvm: vcompress.vm "vd" "vs2" "vs1"
sail: vcompress.vm "vd" "vs2" "vs1"
vcompress.vm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)

Report: vdiv.vv
llvm: vdiv.vv "vd" "vs2" "vs1" "vm"
sail: vdiv.vv "vd" "vs2" "vs1" "vm"
sail vdiv.vv: v0 - implicit in
vdiv.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vdiv.vx
llvm: vdiv.vx "vd" "vs2" "rs1" "vm"
sail: vdiv.vx "vd" "vs2" "rs1" "vm"
sail vdiv.vx: v0 - implicit in
vdiv.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vdivu.vv
llvm: vdivu.vv "vd" "vs2" "vs1" "vm"
sail: vdivu.vv "vd" "vs2" "vs1" "vm"
sail vdivu.vv: v0 - implicit in
vdivu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vdivu.vx
llvm: vdivu.vx "vd" "vs2" "rs1" "vm"
sail: vdivu.vx "vd" "vs2" "rs1" "vm"
sail vdivu.vx: v0 - implicit in
vdivu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfadd.vf
llvm: vfadd.vf "vd" "vs2" "rs1" "vm"
sail: vfadd.vf "vd" "vs2" "rs1" "vm"
sail vfadd.vf: v0 - implicit in
vfadd.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfadd.vv
llvm: vfadd.vv "vd" "vs2" "vs1" "vm"
sail: vfadd.vv "vd" "vs2" "vs1" "vm"
sail vfadd.vv: v0 - implicit in
vfadd.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfclass.v
llvm: vfclass.v "vd" "vs2" "vm"
sail: vfclass.v "vd" "vs2" "vm"
sail vfclass.v: v0 - implicit in
vfclass.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfcvt.f.x.v
llvm: vfcvt.f.x.v "vd" "vs2" "vm"
sail: vfcvt.f.x.v "vd" "vs2" "vm"
sail vfcvt.f.x.v: v0 - implicit in
vfcvt.f.x.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfcvt.f.xu.v
llvm: vfcvt.f.xu.v "vd" "vs2" "vm"
sail: vfcvt.f.xu.v "vd" "vs2" "vm"
sail vfcvt.f.xu.v: v0 - implicit in
vfcvt.f.xu.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfcvt.rtz.x.f.v
llvm: vfcvt.rtz.x.f.v "vd" "vs2" "vm"
sail: vfcvt.rtz.x.f.v "vd" "vs2" "vm"
sail vfcvt.rtz.x.f.v: v0 - implicit in
vfcvt.rtz.x.f.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfcvt.rtz.xu.f.v
llvm: vfcvt.rtz.xu.f.v "vd" "vs2" "vm"
sail: vfcvt.rtz.xu.f.v "vd" "vs2" "vm"
sail vfcvt.rtz.xu.f.v: v0 - implicit in
vfcvt.rtz.xu.f.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfcvt.x.f.v
llvm: vfcvt.x.f.v "vd" "vs2" "vm"
sail: vfcvt.x.f.v "vd" "vs2" "vm"
sail vfcvt.x.f.v: v0 - implicit in
vfcvt.x.f.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfcvt.xu.f.v
llvm: vfcvt.xu.f.v "vd" "vs2" "vm"
sail: vfcvt.xu.f.v "vd" "vs2" "vm"
sail vfcvt.xu.f.v: v0 - implicit in
vfcvt.xu.f.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfdiv.vf
llvm: vfdiv.vf "vd" "vs2" "rs1" "vm"
sail: vfdiv.vf "vd" "vs2" "rs1" "vm"
sail vfdiv.vf: v0 - implicit in
vfdiv.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfdiv.vv
llvm: vfdiv.vv "vd" "vs2" "vs1" "vm"
sail: vfdiv.vv "vd" "vs2" "vs1" "vm"
sail vfdiv.vv: v0 - implicit in
vfdiv.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfirst.m
llvm: vfirst.m "vd" "vs2" "vm"
sail: vfirst.m "rd" "vs2" "vm"
sail vfirst.m: v0 - implicit in
vfirst.m: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, rd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (-1, v0)

Report: vfmacc.vf
llvm: vfmacc.vf "vd" "rs1" "vs2" "vm"
sail: vfmacc.vf "vd" "rs1" "vs2" "vm"
sail vfmacc.vf: v0 - implicit in
vfmacc.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfmacc.vv
llvm: vfmacc.vv "vd" "vs1" "vs2" "vm"
sail: vfmacc.vv "vd" "vs1" "vs2" "vm"
sail vfmacc.vv: v0 - implicit in
vfmacc.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfmadd.vf
llvm: vfmadd.vf "vd" "rs1" "vs2" "vm"
sail: vfmadd.vf "vd" "rs1" "vs2" "vm"
sail vfmadd.vf: v0 - implicit in
vfmadd.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfmadd.vv
llvm: vfmadd.vv "vd" "vs1" "vs2" "vm"
sail: vfmadd.vv "vd" "vs1" "vs2" "vm"
sail vfmadd.vv: v0 - implicit in
vfmadd.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfmax.vf
llvm: vfmax.vf "vd" "vs2" "rs1" "vm"
sail: vfmax.vf "vd" "vs2" "rs1" "vm"
sail vfmax.vf: v0 - implicit in
vfmax.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfmax.vv
llvm: vfmax.vv "vd" "vs2" "vs1" "vm"
sail: vfmax.vv "vd" "vs2" "vs1" "vm"
sail vfmax.vv: v0 - implicit in
vfmax.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfmerge.vfm
llvm: vfmerge.vfm "vd" "vs2" "rs1" "v0"
sail: vfmerge.vfm "vd" "vs2" "rs1" "v0"
vfmerge.vfm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, rs1) (1, vs2)
sail ins: (3, v0) (2, rs1) (1, vs2) (0, vd)

Report: vfmin.vf
llvm: vfmin.vf "vd" "vs2" "rs1" "vm"
sail: vfmin.vf "vd" "vs2" "rs1" "vm"
sail vfmin.vf: v0 - implicit in
vfmin.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfmin.vv
llvm: vfmin.vv "vd" "vs2" "vs1" "vm"
sail: vfmin.vv "vd" "vs2" "vs1" "vm"
sail vfmin.vv: v0 - implicit in
vfmin.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfmsac.vf
llvm: vfmsac.vf "vd" "rs1" "vs2" "vm"
sail: vfmsac.vf "vd" "rs1" "vs2" "vm"
sail vfmsac.vf: v0 - implicit in
vfmsac.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfmsac.vv
llvm: vfmsac.vv "vd" "vs1" "vs2" "vm"
sail: vfmsac.vv "vd" "vs1" "vs2" "vm"
sail vfmsac.vv: v0 - implicit in
vfmsac.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfmsub.vf
llvm: vfmsub.vf "vd" "rs1" "vs2" "vm"
sail: vfmsub.vf "vd" "rs1" "vs2" "vm"
sail vfmsub.vf: v0 - implicit in
vfmsub.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfmsub.vv
llvm: vfmsub.vv "vd" "vs1" "vs2" "vm"
sail: vfmsub.vv "vd" "vs1" "vs2" "vm"
sail vfmsub.vv: v0 - implicit in
vfmsub.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfmul.vf
llvm: vfmul.vf "vd" "vs2" "rs1" "vm"
sail: vfmul.vf "vd" "vs2" "rs1" "vm"
sail vfmul.vf: v0 - implicit in
vfmul.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfmul.vv
llvm: vfmul.vv "vd" "vs2" "vs1" "vm"
sail: vfmul.vv "vd" "vs2" "vs1" "vm"
sail vfmul.vv: v0 - implicit in
vfmul.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfmv.f.s
llvm: vfmv.f.s "vd" "vs2"
sail: vfmv.f.s "rd" "vs2"
llvm outs: (0, vd)
sail outs: (0, rd)
llvm ins: (1, vs2)
sail ins: (1, vs2)

Report: vfmv.s.f
llvm: vfmv.s.f "vd" "rs1"
sail: vfmv.s.f "vd" "rs1"
sail vfmv.s.f: v0 - implicit in
vfmv.s.f: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, rs1) (0, vd)
sail ins: (1, rs1) (0, vd) (-1, v0)

Report: vfmv.v.f
llvm: vfmv.v.f "vd" "rs1"
sail: vfmv.v.f "vd" "rs1"
sail vfmv.v.f: v0 - implicit in
vfmv.v.f: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, rs1)
sail ins: (1, rs1) (0, vd) (-1, v0)

Report: vfncvt.f.f.w
llvm: vfncvt.f.f.w "vd" "vs2" "vm"
sail: vfncvt.f.f.w "vd" "vs2" "vm"
sail vfncvt.f.f.w: v0 - implicit in
vfncvt.f.f.w: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfncvt.f.x.w
llvm: vfncvt.f.x.w "vd" "vs2" "vm"
sail: vfncvt.f.x.w "vd" "vs2" "vm"
sail vfncvt.f.x.w: v0 - implicit in
vfncvt.f.x.w: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfncvt.f.xu.w
llvm: vfncvt.f.xu.w "vd" "vs2" "vm"
sail: vfncvt.f.xu.w "vd" "vs2" "vm"
sail vfncvt.f.xu.w: v0 - implicit in
vfncvt.f.xu.w: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfncvt.rod.f.f.w
llvm: vfncvt.rod.f.f.w "vd" "vs2" "vm"
sail: vfncvt.rod.f.f.w "vd" "vs2" "vm"
sail vfncvt.rod.f.f.w: v0 - implicit in
vfncvt.rod.f.f.w: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfncvt.rtz.x.f.w
llvm: vfncvt.rtz.x.f.w "vd" "vs2" "vm"
sail: vfncvt.rtz.x.f.w "vd" "vs2" "vm"
sail vfncvt.rtz.x.f.w: v0 - implicit in
vfncvt.rtz.x.f.w: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfncvt.rtz.xu.f.w
llvm: vfncvt.rtz.xu.f.w "vd" "vs2" "vm"
sail: vfncvt.rtz.xu.f.w "vd" "vs2" "vm"
sail vfncvt.rtz.xu.f.w: v0 - implicit in
vfncvt.rtz.xu.f.w: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfncvt.x.f.w
llvm: vfncvt.x.f.w "vd" "vs2" "vm"
sail: vfncvt.x.f.w "vd" "vs2" "vm"
sail vfncvt.x.f.w: v0 - implicit in
vfncvt.x.f.w: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfncvt.xu.f.w
llvm: vfncvt.xu.f.w "vd" "vs2" "vm"
sail: vfncvt.xu.f.w "vd" "vs2" "vm"
sail vfncvt.xu.f.w: v0 - implicit in
vfncvt.xu.f.w: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfnmacc.vf
llvm: vfnmacc.vf "vd" "rs1" "vs2" "vm"
sail: vfnmacc.vf "vd" "rs1" "vs2" "vm"
sail vfnmacc.vf: v0 - implicit in
vfnmacc.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfnmacc.vv
llvm: vfnmacc.vv "vd" "vs1" "vs2" "vm"
sail: vfnmacc.vv "vd" "vs1" "vs2" "vm"
sail vfnmacc.vv: v0 - implicit in
vfnmacc.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfnmadd.vf
llvm: vfnmadd.vf "vd" "rs1" "vs2" "vm"
sail: vfnmadd.vf "vd" "rs1" "vs2" "vm"
sail vfnmadd.vf: v0 - implicit in
vfnmadd.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfnmadd.vv
llvm: vfnmadd.vv "vd" "vs1" "vs2" "vm"
sail: vfnmadd.vv "vd" "vs1" "vs2" "vm"
sail vfnmadd.vv: v0 - implicit in
vfnmadd.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfnmsac.vf
llvm: vfnmsac.vf "vd" "rs1" "vs2" "vm"
sail: vfnmsac.vf "vd" "rs1" "vs2" "vm"
sail vfnmsac.vf: v0 - implicit in
vfnmsac.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfnmsac.vv
llvm: vfnmsac.vv "vd" "vs1" "vs2" "vm"
sail: vfnmsac.vv "vd" "vs1" "vs2" "vm"
sail vfnmsac.vv: v0 - implicit in
vfnmsac.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfnmsub.vf
llvm: vfnmsub.vf "vd" "rs1" "vs2" "vm"
sail: vfnmsub.vf "vd" "rs1" "vs2" "vm"
sail vfnmsub.vf: v0 - implicit in
vfnmsub.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfnmsub.vv
llvm: vfnmsub.vv "vd" "vs1" "vs2" "vm"
sail: vfnmsub.vv "vd" "vs1" "vs2" "vm"
sail vfnmsub.vv: v0 - implicit in
vfnmsub.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfrdiv.vf
llvm: vfrdiv.vf "vd" "vs2" "rs1" "vm"
sail: vfrdiv.vf "vd" "vs2" "rs1" "vm"
sail vfrdiv.vf: v0 - implicit in
vfrdiv.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfrec7.v
llvm: vfrec7.v "vd" "vs2" "vm"
sail: vfrec7.v "vd" "vs2" "vm"
sail vfrec7.v: v0 - implicit in
vfrec7.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfredmax.vs
llvm: vfredmax.vs "vd" "vs2" "vs1" "vm"
sail: vfredmax.vs "vd" "vs2" "vs1" "vm"
vfredmax.vs: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd)

Report: vfredmin.vs
llvm: vfredmin.vs "vd" "vs2" "vs1" "vm"
sail: vfredmin.vs "vd" "vs2" "vs1" "vm"
vfredmin.vs: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd)

Report: vfredosum.vs
llvm: vfredosum.vs "vd" "vs2" "vs1" "vm"
sail: vfredosum.vs "vd" "vs2" "vs1" "vm"
vfredosum.vs: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd)

Report: vfredusum.vs
llvm: vfredusum.vs "vd" "vs2" "vs1" "vm"
sail: vfredusum.vs "vd" "vs2" "vs1" "vm"
vfredusum.vs: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd)

Report: vfrsqrt7.v
llvm: vfrsqrt7.v "vd" "vs2" "vm"
sail: vfrsqrt7.v "vd" "vs2" "vm"
sail vfrsqrt7.v: v0 - implicit in
vfrsqrt7.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfrsub.vf
llvm: vfrsub.vf "vd" "vs2" "rs1" "vm"
sail: vfrsub.vf "vd" "vs2" "rs1" "vm"
sail vfrsub.vf: v0 - implicit in
vfrsub.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfsgnj.vf
llvm: vfsgnj.vf "vd" "vs2" "rs1" "vm"
sail: vfsgnj.vf "vd" "vs2" "rs1" "vm"
sail vfsgnj.vf: v0 - implicit in
vfsgnj.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfsgnj.vv
llvm: vfsgnj.vv "vd" "vs2" "vs1" "vm"
sail: vfsgnj.vv "vd" "vs2" "vs1" "vm"
sail vfsgnj.vv: v0 - implicit in
vfsgnj.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfsgnjn.vf
llvm: vfsgnjn.vf "vd" "vs2" "rs1" "vm"
sail: vfsgnjn.vf "vd" "vs2" "rs1" "vm"
sail vfsgnjn.vf: v0 - implicit in
vfsgnjn.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfsgnjn.vv
llvm: vfsgnjn.vv "vd" "vs2" "vs1" "vm"
sail: vfsgnjn.vv "vd" "vs2" "vs1" "vm"
sail vfsgnjn.vv: v0 - implicit in
vfsgnjn.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfsgnjx.vf
llvm: vfsgnjx.vf "vd" "vs2" "rs1" "vm"
sail: vfsgnjx.vf "vd" "vs2" "rs1" "vm"
sail vfsgnjx.vf: v0 - implicit in
vfsgnjx.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfsgnjx.vv
llvm: vfsgnjx.vv "vd" "vs2" "vs1" "vm"
sail: vfsgnjx.vv "vd" "vs2" "vs1" "vm"
sail vfsgnjx.vv: v0 - implicit in
vfsgnjx.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfslide1down.vf
llvm: vfslide1down.vf "vd" "vs2" "rs1" "vm"
sail: vfslide1down.vf "vd" "vs2" "rs1" "vm"
sail vfslide1down.vf: v0 - implicit in
vfslide1down.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfslide1up.vf
llvm: vfslide1up.vf "vd" "vs2" "rs1" "vm"
sail: vfslide1up.vf "vd" "vs2" "rs1" "vm"
sail vfslide1up.vf: v0 - implicit in
vfslide1up.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfsqrt.v
llvm: vfsqrt.v "vd" "vs2" "vm"
sail: vfsqrt.v "vd" "vs2" "vm"
sail vfsqrt.v: v0 - implicit in
vfsqrt.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfsub.vf
llvm: vfsub.vf "vd" "vs2" "rs1" "vm"
sail: vfsub.vf "vd" "vs2" "rs1" "vm"
sail vfsub.vf: v0 - implicit in
vfsub.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfsub.vv
llvm: vfsub.vv "vd" "vs2" "vs1" "vm"
sail: vfsub.vv "vd" "vs2" "vs1" "vm"
sail vfsub.vv: v0 - implicit in
vfsub.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwadd.vf
llvm: vfwadd.vf "vd" "vs2" "rs1" "vm"
sail: vfwadd.vf "vd" "vs2" "rs1" "vm"
sail vfwadd.vf: v0 - implicit in
vfwadd.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwadd.vv
llvm: vfwadd.vv "vd" "vs2" "vs1" "vm"
sail: vfwadd.vv "vd" "vs2" "vs1" "vm"
sail vfwadd.vv: v0 - implicit in
vfwadd.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwadd.wf
llvm: vfwadd.wf "vd" "vs2" "rs1" "vm"
sail: vfwadd.wf "vd" "vs2" "rs1" "vm"
sail vfwadd.wf: v0 - implicit in
vfwadd.wf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwadd.wv
llvm: vfwadd.wv "vd" "vs2" "vs1" "vm"
sail: vfwadd.wv "vd" "vs2" "vs1" "vm"
sail vfwadd.wv: v0 - implicit in
vfwadd.wv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwcvt.f.f.v
llvm: vfwcvt.f.f.v "vd" "vs2" "vm"
sail: vfwcvt.f.f.v "vd" "vs2" "vm"
sail vfwcvt.f.f.v: v0 - implicit in
vfwcvt.f.f.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfwcvt.f.x.v
llvm: vfwcvt.f.x.v "vd" "vs2" "vm"
sail: vfwcvt.f.x.v "vd" "vs2" "vm"
sail vfwcvt.f.x.v: v0 - implicit in
vfwcvt.f.x.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfwcvt.f.xu.v
llvm: vfwcvt.f.xu.v "vd" "vs2" "vm"
sail: vfwcvt.f.xu.v "vd" "vs2" "vm"
sail vfwcvt.f.xu.v: v0 - implicit in
vfwcvt.f.xu.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfwcvt.rtz.x.f.v
llvm: vfwcvt.rtz.x.f.v "vd" "vs2" "vm"
sail: vfwcvt.rtz.x.f.v "vd" "vs2" "vm"
sail vfwcvt.rtz.x.f.v: v0 - implicit in
vfwcvt.rtz.x.f.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfwcvt.rtz.xu.f.v
llvm: vfwcvt.rtz.xu.f.v "vd" "vs2" "vm"
sail: vfwcvt.rtz.xu.f.v "vd" "vs2" "vm"
sail vfwcvt.rtz.xu.f.v: v0 - implicit in
vfwcvt.rtz.xu.f.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfwcvt.x.f.v
llvm: vfwcvt.x.f.v "vd" "vs2" "vm"
sail: vfwcvt.x.f.v "vd" "vs2" "vm"
sail vfwcvt.x.f.v: v0 - implicit in
vfwcvt.x.f.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfwcvt.xu.f.v
llvm: vfwcvt.xu.f.v "vd" "vs2" "vm"
sail: vfwcvt.xu.f.v "vd" "vs2" "vm"
sail vfwcvt.xu.f.v: v0 - implicit in
vfwcvt.xu.f.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfwmacc.vf
llvm: vfwmacc.vf "vd" "rs1" "vs2" "vm"
sail: vfwmacc.vf "vd" "rs1" "vs2" "vm"
sail vfwmacc.vf: v0 - implicit in
vfwmacc.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfwmacc.vv
llvm: vfwmacc.vv "vd" "vs1" "vs2" "vm"
sail: vfwmacc.vv "vd" "vs1" "vs2" "vm"
sail vfwmacc.vv: v0 - implicit in
vfwmacc.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfwmsac.vf
llvm: vfwmsac.vf "vd" "rs1" "vs2" "vm"
sail: vfwmsac.vf "vd" "rs1" "vs2" "vm"
sail vfwmsac.vf: v0 - implicit in
vfwmsac.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfwmsac.vv
llvm: vfwmsac.vv "vd" "vs1" "vs2" "vm"
sail: vfwmsac.vv "vd" "vs1" "vs2" "vm"
sail vfwmsac.vv: v0 - implicit in
vfwmsac.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfwmul.vf
llvm: vfwmul.vf "vd" "vs2" "rs1" "vm"
sail: vfwmul.vf "vd" "vs2" "rs1" "vm"
sail vfwmul.vf: v0 - implicit in
vfwmul.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwmul.vv
llvm: vfwmul.vv "vd" "vs2" "vs1" "vm"
sail: vfwmul.vv "vd" "vs2" "vs1" "vm"
sail vfwmul.vv: v0 - implicit in
vfwmul.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwnmacc.vf
llvm: vfwnmacc.vf "vd" "rs1" "vs2" "vm"
sail: vfwnmacc.vf "vd" "rs1" "vs2" "vm"
sail vfwnmacc.vf: v0 - implicit in
vfwnmacc.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfwnmacc.vv
llvm: vfwnmacc.vv "vd" "vs1" "vs2" "vm"
sail: vfwnmacc.vv "vd" "vs1" "vs2" "vm"
sail vfwnmacc.vv: v0 - implicit in
vfwnmacc.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfwnmsac.vf
llvm: vfwnmsac.vf "vd" "rs1" "vs2" "vm"
sail: vfwnmsac.vf "vd" "rs1" "vs2" "vm"
sail vfwnmsac.vf: v0 - implicit in
vfwnmsac.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfwnmsac.vv
llvm: vfwnmsac.vv "vd" "vs1" "vs2" "vm"
sail: vfwnmsac.vv "vd" "vs1" "vs2" "vm"
sail vfwnmsac.vv: v0 - implicit in
vfwnmsac.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfwredosum.vs
llvm: vfwredosum.vs "vd" "vs2" "vs1" "vm"
sail: vfwredosum.vs "vd" "vs2" "vs1" "vm"
vfwredosum.vs: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd)

Report: vfwredusum.vs
llvm: vfwredusum.vs "vd" "vs2" "vs1" "vm"
sail: vfwredusum.vs "vd" "vs2" "vs1" "vm"
vfwredusum.vs: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd)

Report: vfwsub.vf
llvm: vfwsub.vf "vd" "vs2" "rs1" "vm"
sail: vfwsub.vf "vd" "vs2" "rs1" "vm"
sail vfwsub.vf: v0 - implicit in
vfwsub.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwsub.vv
llvm: vfwsub.vv "vd" "vs2" "vs1" "vm"
sail: vfwsub.vv "vd" "vs2" "vs1" "vm"
sail vfwsub.vv: v0 - implicit in
vfwsub.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwsub.wf
llvm: vfwsub.wf "vd" "vs2" "rs1" "vm"
sail: vfwsub.wf "vd" "vs2" "rs1" "vm"
sail vfwsub.wf: v0 - implicit in
vfwsub.wf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwsub.wv
llvm: vfwsub.wv "vd" "vs2" "vs1" "vm"
sail: vfwsub.wv "vd" "vs2" "vs1" "vm"
sail vfwsub.wv: v0 - implicit in
vfwsub.wv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vid.v
llvm: vid.v "vd" "vm"
sail: vid.v "vd" "vm"
sail vid.v: v0 - implicit in
vid.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, vm)
sail ins: (1, vm) (0, vd) (-1, v0)

Report: viota.m
llvm: viota.m "vd" "vs2" "vm"
sail: viota.m "vd" "vs2" "vm"
sail viota.m: v0 - implicit in
viota.m: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vle16.v
llvm: vle16.v "vd" "rs1" "vm"
sail: vle16.v "vd" "rs1" "vm"
vle16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vle16ff.v
llvm: vle16ff.v "vd" "rs1" "vm"
sail: vle16ff.v "vd" "rs1" "vm"
vle16ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vle32.v
llvm: vle32.v "vd" "rs1" "vm"
sail: vle32.v "vd" "rs1" "vm"
vle32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vle32ff.v
llvm: vle32ff.v "vd" "rs1" "vm"
sail: vle32ff.v "vd" "rs1" "vm"
vle32ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vle64.v
llvm: vle64.v "vd" "rs1" "vm"
sail: vle64.v "vd" "rs1" "vm"
vle64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vle64ff.v
llvm: vle64ff.v "vd" "rs1" "vm"
sail: vle64ff.v "vd" "rs1" "vm"
vle64ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vle8.v
llvm: vle8.v "vd" "rs1" "vm"
sail: vle8.v "vd" "rs1" "vm"
vle8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vle8ff.v
llvm: vle8ff.v "vd" "rs1" "vm"
sail: vle8ff.v "vd" "rs1" "vm"
vle8ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlm.v
llvm: vlm.v "vd" "rs1"
sail: vlm.v "vd_or_vs3" "rs1"
vlm.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd_or_vs3)
llvm ins: (1, rs1)
sail ins: (1, rs1) (0, vd_or_vs3)

Report: vloxei16.v
llvm: vloxei16.v "vd" "rs1" "vs2" "vm"
sail: vloxei16.v "vd" "rs1" "vs2" "vm"
vloxei16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vloxei32.v
llvm: vloxei32.v "vd" "rs1" "vs2" "vm"
sail: vloxei32.v "vd" "rs1" "vs2" "vm"
vloxei32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vloxei64.v
llvm: vloxei64.v "vd" "rs1" "vs2" "vm"
sail: vloxei64.v "vd" "rs1" "vs2" "vm"
vloxei64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vloxei8.v
llvm: vloxei8.v "vd" "rs1" "vs2" "vm"
sail: vloxei8.v "vd" "rs1" "vs2" "vm"
vloxei8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vloxseg2ei16.v
llvm: vloxseg2ei16.v "vd" "rs1" "vs2" "vm"
sail: vloxseg2ei16.v "vd" "rs1" "vs2" "vm"
vloxseg2ei16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vloxseg2ei32.v
llvm: vloxseg2ei32.v "vd" "rs1" "vs2" "vm"
sail: vloxseg2ei32.v "vd" "rs1" "vs2" "vm"
vloxseg2ei32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vloxseg2ei64.v
llvm: vloxseg2ei64.v "vd" "rs1" "vs2" "vm"
sail: vloxseg2ei64.v "vd" "rs1" "vs2" "vm"
vloxseg2ei64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vloxseg2ei8.v
llvm: vloxseg2ei8.v "vd" "rs1" "vs2" "vm"
sail: vloxseg2ei8.v "vd" "rs1" "vs2" "vm"
vloxseg2ei8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vloxseg3ei16.v
llvm: vloxseg3ei16.v "vd" "rs1" "vs2" "vm"
sail: vloxseg3ei16.v "vd" "rs1" "vs2" "vm"
vloxseg3ei16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vloxseg3ei32.v
llvm: vloxseg3ei32.v "vd" "rs1" "vs2" "vm"
sail: vloxseg3ei32.v "vd" "rs1" "vs2" "vm"
vloxseg3ei32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vloxseg3ei64.v
llvm: vloxseg3ei64.v "vd" "rs1" "vs2" "vm"
sail: vloxseg3ei64.v "vd" "rs1" "vs2" "vm"
vloxseg3ei64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vloxseg3ei8.v
llvm: vloxseg3ei8.v "vd" "rs1" "vs2" "vm"
sail: vloxseg3ei8.v "vd" "rs1" "vs2" "vm"
vloxseg3ei8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vloxseg4ei16.v
llvm: vloxseg4ei16.v "vd" "rs1" "vs2" "vm"
sail: vloxseg4ei16.v "vd" "rs1" "vs2" "vm"
vloxseg4ei16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vloxseg4ei32.v
llvm: vloxseg4ei32.v "vd" "rs1" "vs2" "vm"
sail: vloxseg4ei32.v "vd" "rs1" "vs2" "vm"
vloxseg4ei32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vloxseg4ei64.v
llvm: vloxseg4ei64.v "vd" "rs1" "vs2" "vm"
sail: vloxseg4ei64.v "vd" "rs1" "vs2" "vm"
vloxseg4ei64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vloxseg4ei8.v
llvm: vloxseg4ei8.v "vd" "rs1" "vs2" "vm"
sail: vloxseg4ei8.v "vd" "rs1" "vs2" "vm"
vloxseg4ei8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vloxseg5ei16.v
llvm: vloxseg5ei16.v "vd" "rs1" "vs2" "vm"
sail: vloxseg5ei16.v "vd" "rs1" "vs2" "vm"
vloxseg5ei16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vloxseg5ei32.v
llvm: vloxseg5ei32.v "vd" "rs1" "vs2" "vm"
sail: vloxseg5ei32.v "vd" "rs1" "vs2" "vm"
vloxseg5ei32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vloxseg5ei64.v
llvm: vloxseg5ei64.v "vd" "rs1" "vs2" "vm"
sail: vloxseg5ei64.v "vd" "rs1" "vs2" "vm"
vloxseg5ei64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vloxseg5ei8.v
llvm: vloxseg5ei8.v "vd" "rs1" "vs2" "vm"
sail: vloxseg5ei8.v "vd" "rs1" "vs2" "vm"
vloxseg5ei8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vloxseg6ei16.v
llvm: vloxseg6ei16.v "vd" "rs1" "vs2" "vm"
sail: vloxseg6ei16.v "vd" "rs1" "vs2" "vm"
vloxseg6ei16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vloxseg6ei32.v
llvm: vloxseg6ei32.v "vd" "rs1" "vs2" "vm"
sail: vloxseg6ei32.v "vd" "rs1" "vs2" "vm"
vloxseg6ei32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vloxseg6ei64.v
llvm: vloxseg6ei64.v "vd" "rs1" "vs2" "vm"
sail: vloxseg6ei64.v "vd" "rs1" "vs2" "vm"
vloxseg6ei64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vloxseg6ei8.v
llvm: vloxseg6ei8.v "vd" "rs1" "vs2" "vm"
sail: vloxseg6ei8.v "vd" "rs1" "vs2" "vm"
vloxseg6ei8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vloxseg7ei16.v
llvm: vloxseg7ei16.v "vd" "rs1" "vs2" "vm"
sail: vloxseg7ei16.v "vd" "rs1" "vs2" "vm"
vloxseg7ei16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vloxseg7ei32.v
llvm: vloxseg7ei32.v "vd" "rs1" "vs2" "vm"
sail: vloxseg7ei32.v "vd" "rs1" "vs2" "vm"
vloxseg7ei32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vloxseg7ei64.v
llvm: vloxseg7ei64.v "vd" "rs1" "vs2" "vm"
sail: vloxseg7ei64.v "vd" "rs1" "vs2" "vm"
vloxseg7ei64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vloxseg7ei8.v
llvm: vloxseg7ei8.v "vd" "rs1" "vs2" "vm"
sail: vloxseg7ei8.v "vd" "rs1" "vs2" "vm"
vloxseg7ei8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vloxseg8ei16.v
llvm: vloxseg8ei16.v "vd" "rs1" "vs2" "vm"
sail: vloxseg8ei16.v "vd" "rs1" "vs2" "vm"
vloxseg8ei16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vloxseg8ei32.v
llvm: vloxseg8ei32.v "vd" "rs1" "vs2" "vm"
sail: vloxseg8ei32.v "vd" "rs1" "vs2" "vm"
vloxseg8ei32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vloxseg8ei64.v
llvm: vloxseg8ei64.v "vd" "rs1" "vs2" "vm"
sail: vloxseg8ei64.v "vd" "rs1" "vs2" "vm"
vloxseg8ei64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vloxseg8ei8.v
llvm: vloxseg8ei8.v "vd" "rs1" "vs2" "vm"
sail: vloxseg8ei8.v "vd" "rs1" "vs2" "vm"
vloxseg8ei8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vlse16.v
llvm: vlse16.v "vd" "rs1" "rs2" "vm"
sail: vlse16.v "vd" "rs1" "rs2" "vm"
vlse16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd)

Report: vlse32.v
llvm: vlse32.v "vd" "rs1" "rs2" "vm"
sail: vlse32.v "vd" "rs1" "rs2" "vm"
vlse32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd)

Report: vlse64.v
llvm: vlse64.v "vd" "rs1" "rs2" "vm"
sail: vlse64.v "vd" "rs1" "rs2" "vm"
vlse64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd)

Report: vlse8.v
llvm: vlse8.v "vd" "rs1" "rs2" "vm"
sail: vlse8.v "vd" "rs1" "rs2" "vm"
vlse8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd)

Report: vlseg2e16.v
llvm: vlseg2e16.v "vd" "rs1" "vm"
sail: vlseg2e16.v "vd" "rs1" "vm"
vlseg2e16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg2e16ff.v
llvm: vlseg2e16ff.v "vd" "rs1" "vm"
sail: vlseg2e16ff.v "vd" "rs1" "vm"
vlseg2e16ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg2e32.v
llvm: vlseg2e32.v "vd" "rs1" "vm"
sail: vlseg2e32.v "vd" "rs1" "vm"
vlseg2e32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg2e32ff.v
llvm: vlseg2e32ff.v "vd" "rs1" "vm"
sail: vlseg2e32ff.v "vd" "rs1" "vm"
vlseg2e32ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg2e64.v
llvm: vlseg2e64.v "vd" "rs1" "vm"
sail: vlseg2e64.v "vd" "rs1" "vm"
vlseg2e64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg2e64ff.v
llvm: vlseg2e64ff.v "vd" "rs1" "vm"
sail: vlseg2e64ff.v "vd" "rs1" "vm"
vlseg2e64ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg2e8.v
llvm: vlseg2e8.v "vd" "rs1" "vm"
sail: vlseg2e8.v "vd" "rs1" "vm"
vlseg2e8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg2e8ff.v
llvm: vlseg2e8ff.v "vd" "rs1" "vm"
sail: vlseg2e8ff.v "vd" "rs1" "vm"
vlseg2e8ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg3e16.v
llvm: vlseg3e16.v "vd" "rs1" "vm"
sail: vlseg3e16.v "vd" "rs1" "vm"
vlseg3e16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg3e16ff.v
llvm: vlseg3e16ff.v "vd" "rs1" "vm"
sail: vlseg3e16ff.v "vd" "rs1" "vm"
vlseg3e16ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg3e32.v
llvm: vlseg3e32.v "vd" "rs1" "vm"
sail: vlseg3e32.v "vd" "rs1" "vm"
vlseg3e32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg3e32ff.v
llvm: vlseg3e32ff.v "vd" "rs1" "vm"
sail: vlseg3e32ff.v "vd" "rs1" "vm"
vlseg3e32ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg3e64.v
llvm: vlseg3e64.v "vd" "rs1" "vm"
sail: vlseg3e64.v "vd" "rs1" "vm"
vlseg3e64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg3e64ff.v
llvm: vlseg3e64ff.v "vd" "rs1" "vm"
sail: vlseg3e64ff.v "vd" "rs1" "vm"
vlseg3e64ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg3e8.v
llvm: vlseg3e8.v "vd" "rs1" "vm"
sail: vlseg3e8.v "vd" "rs1" "vm"
vlseg3e8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg3e8ff.v
llvm: vlseg3e8ff.v "vd" "rs1" "vm"
sail: vlseg3e8ff.v "vd" "rs1" "vm"
vlseg3e8ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg4e16.v
llvm: vlseg4e16.v "vd" "rs1" "vm"
sail: vlseg4e16.v "vd" "rs1" "vm"
vlseg4e16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg4e16ff.v
llvm: vlseg4e16ff.v "vd" "rs1" "vm"
sail: vlseg4e16ff.v "vd" "rs1" "vm"
vlseg4e16ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg4e32.v
llvm: vlseg4e32.v "vd" "rs1" "vm"
sail: vlseg4e32.v "vd" "rs1" "vm"
vlseg4e32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg4e32ff.v
llvm: vlseg4e32ff.v "vd" "rs1" "vm"
sail: vlseg4e32ff.v "vd" "rs1" "vm"
vlseg4e32ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg4e64.v
llvm: vlseg4e64.v "vd" "rs1" "vm"
sail: vlseg4e64.v "vd" "rs1" "vm"
vlseg4e64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg4e64ff.v
llvm: vlseg4e64ff.v "vd" "rs1" "vm"
sail: vlseg4e64ff.v "vd" "rs1" "vm"
vlseg4e64ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg4e8.v
llvm: vlseg4e8.v "vd" "rs1" "vm"
sail: vlseg4e8.v "vd" "rs1" "vm"
vlseg4e8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg4e8ff.v
llvm: vlseg4e8ff.v "vd" "rs1" "vm"
sail: vlseg4e8ff.v "vd" "rs1" "vm"
vlseg4e8ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg5e16.v
llvm: vlseg5e16.v "vd" "rs1" "vm"
sail: vlseg5e16.v "vd" "rs1" "vm"
vlseg5e16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg5e16ff.v
llvm: vlseg5e16ff.v "vd" "rs1" "vm"
sail: vlseg5e16ff.v "vd" "rs1" "vm"
vlseg5e16ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg5e32.v
llvm: vlseg5e32.v "vd" "rs1" "vm"
sail: vlseg5e32.v "vd" "rs1" "vm"
vlseg5e32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg5e32ff.v
llvm: vlseg5e32ff.v "vd" "rs1" "vm"
sail: vlseg5e32ff.v "vd" "rs1" "vm"
vlseg5e32ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg5e64.v
llvm: vlseg5e64.v "vd" "rs1" "vm"
sail: vlseg5e64.v "vd" "rs1" "vm"
vlseg5e64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg5e64ff.v
llvm: vlseg5e64ff.v "vd" "rs1" "vm"
sail: vlseg5e64ff.v "vd" "rs1" "vm"
vlseg5e64ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg5e8.v
llvm: vlseg5e8.v "vd" "rs1" "vm"
sail: vlseg5e8.v "vd" "rs1" "vm"
vlseg5e8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg5e8ff.v
llvm: vlseg5e8ff.v "vd" "rs1" "vm"
sail: vlseg5e8ff.v "vd" "rs1" "vm"
vlseg5e8ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg6e16.v
llvm: vlseg6e16.v "vd" "rs1" "vm"
sail: vlseg6e16.v "vd" "rs1" "vm"
vlseg6e16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg6e16ff.v
llvm: vlseg6e16ff.v "vd" "rs1" "vm"
sail: vlseg6e16ff.v "vd" "rs1" "vm"
vlseg6e16ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg6e32.v
llvm: vlseg6e32.v "vd" "rs1" "vm"
sail: vlseg6e32.v "vd" "rs1" "vm"
vlseg6e32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg6e32ff.v
llvm: vlseg6e32ff.v "vd" "rs1" "vm"
sail: vlseg6e32ff.v "vd" "rs1" "vm"
vlseg6e32ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg6e64.v
llvm: vlseg6e64.v "vd" "rs1" "vm"
sail: vlseg6e64.v "vd" "rs1" "vm"
vlseg6e64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg6e64ff.v
llvm: vlseg6e64ff.v "vd" "rs1" "vm"
sail: vlseg6e64ff.v "vd" "rs1" "vm"
vlseg6e64ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg6e8.v
llvm: vlseg6e8.v "vd" "rs1" "vm"
sail: vlseg6e8.v "vd" "rs1" "vm"
vlseg6e8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg6e8ff.v
llvm: vlseg6e8ff.v "vd" "rs1" "vm"
sail: vlseg6e8ff.v "vd" "rs1" "vm"
vlseg6e8ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg7e16.v
llvm: vlseg7e16.v "vd" "rs1" "vm"
sail: vlseg7e16.v "vd" "rs1" "vm"
vlseg7e16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg7e16ff.v
llvm: vlseg7e16ff.v "vd" "rs1" "vm"
sail: vlseg7e16ff.v "vd" "rs1" "vm"
vlseg7e16ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg7e32.v
llvm: vlseg7e32.v "vd" "rs1" "vm"
sail: vlseg7e32.v "vd" "rs1" "vm"
vlseg7e32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg7e32ff.v
llvm: vlseg7e32ff.v "vd" "rs1" "vm"
sail: vlseg7e32ff.v "vd" "rs1" "vm"
vlseg7e32ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg7e64.v
llvm: vlseg7e64.v "vd" "rs1" "vm"
sail: vlseg7e64.v "vd" "rs1" "vm"
vlseg7e64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg7e64ff.v
llvm: vlseg7e64ff.v "vd" "rs1" "vm"
sail: vlseg7e64ff.v "vd" "rs1" "vm"
vlseg7e64ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg7e8.v
llvm: vlseg7e8.v "vd" "rs1" "vm"
sail: vlseg7e8.v "vd" "rs1" "vm"
vlseg7e8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg7e8ff.v
llvm: vlseg7e8ff.v "vd" "rs1" "vm"
sail: vlseg7e8ff.v "vd" "rs1" "vm"
vlseg7e8ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg8e16.v
llvm: vlseg8e16.v "vd" "rs1" "vm"
sail: vlseg8e16.v "vd" "rs1" "vm"
vlseg8e16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg8e16ff.v
llvm: vlseg8e16ff.v "vd" "rs1" "vm"
sail: vlseg8e16ff.v "vd" "rs1" "vm"
vlseg8e16ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg8e32.v
llvm: vlseg8e32.v "vd" "rs1" "vm"
sail: vlseg8e32.v "vd" "rs1" "vm"
vlseg8e32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg8e32ff.v
llvm: vlseg8e32ff.v "vd" "rs1" "vm"
sail: vlseg8e32ff.v "vd" "rs1" "vm"
vlseg8e32ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg8e64.v
llvm: vlseg8e64.v "vd" "rs1" "vm"
sail: vlseg8e64.v "vd" "rs1" "vm"
vlseg8e64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg8e64ff.v
llvm: vlseg8e64ff.v "vd" "rs1" "vm"
sail: vlseg8e64ff.v "vd" "rs1" "vm"
vlseg8e64ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg8e8.v
llvm: vlseg8e8.v "vd" "rs1" "vm"
sail: vlseg8e8.v "vd" "rs1" "vm"
vlseg8e8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlseg8e8ff.v
llvm: vlseg8e8ff.v "vd" "rs1" "vm"
sail: vlseg8e8ff.v "vd" "rs1" "vm"
vlseg8e8ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd)

Report: vlsseg2e16.v
llvm: vlsseg2e16.v "vd" "rs1" "rs2" "vm"
sail: vlsseg2e16.v "vd" "rs1" "rs2" "vm"
vlsseg2e16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd)

Report: vlsseg2e32.v
llvm: vlsseg2e32.v "vd" "rs1" "rs2" "vm"
sail: vlsseg2e32.v "vd" "rs1" "rs2" "vm"
vlsseg2e32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd)

Report: vlsseg2e64.v
llvm: vlsseg2e64.v "vd" "rs1" "rs2" "vm"
sail: vlsseg2e64.v "vd" "rs1" "rs2" "vm"
vlsseg2e64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd)

Report: vlsseg2e8.v
llvm: vlsseg2e8.v "vd" "rs1" "rs2" "vm"
sail: vlsseg2e8.v "vd" "rs1" "rs2" "vm"
vlsseg2e8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd)

Report: vlsseg3e16.v
llvm: vlsseg3e16.v "vd" "rs1" "rs2" "vm"
sail: vlsseg3e16.v "vd" "rs1" "rs2" "vm"
vlsseg3e16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd)

Report: vlsseg3e32.v
llvm: vlsseg3e32.v "vd" "rs1" "rs2" "vm"
sail: vlsseg3e32.v "vd" "rs1" "rs2" "vm"
vlsseg3e32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd)

Report: vlsseg3e64.v
llvm: vlsseg3e64.v "vd" "rs1" "rs2" "vm"
sail: vlsseg3e64.v "vd" "rs1" "rs2" "vm"
vlsseg3e64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd)

Report: vlsseg3e8.v
llvm: vlsseg3e8.v "vd" "rs1" "rs2" "vm"
sail: vlsseg3e8.v "vd" "rs1" "rs2" "vm"
vlsseg3e8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd)

Report: vlsseg4e16.v
llvm: vlsseg4e16.v "vd" "rs1" "rs2" "vm"
sail: vlsseg4e16.v "vd" "rs1" "rs2" "vm"
vlsseg4e16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd)

Report: vlsseg4e32.v
llvm: vlsseg4e32.v "vd" "rs1" "rs2" "vm"
sail: vlsseg4e32.v "vd" "rs1" "rs2" "vm"
vlsseg4e32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd)

Report: vlsseg4e64.v
llvm: vlsseg4e64.v "vd" "rs1" "rs2" "vm"
sail: vlsseg4e64.v "vd" "rs1" "rs2" "vm"
vlsseg4e64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd)

Report: vlsseg4e8.v
llvm: vlsseg4e8.v "vd" "rs1" "rs2" "vm"
sail: vlsseg4e8.v "vd" "rs1" "rs2" "vm"
vlsseg4e8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd)

Report: vlsseg5e16.v
llvm: vlsseg5e16.v "vd" "rs1" "rs2" "vm"
sail: vlsseg5e16.v "vd" "rs1" "rs2" "vm"
vlsseg5e16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd)

Report: vlsseg5e32.v
llvm: vlsseg5e32.v "vd" "rs1" "rs2" "vm"
sail: vlsseg5e32.v "vd" "rs1" "rs2" "vm"
vlsseg5e32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd)

Report: vlsseg5e64.v
llvm: vlsseg5e64.v "vd" "rs1" "rs2" "vm"
sail: vlsseg5e64.v "vd" "rs1" "rs2" "vm"
vlsseg5e64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd)

Report: vlsseg5e8.v
llvm: vlsseg5e8.v "vd" "rs1" "rs2" "vm"
sail: vlsseg5e8.v "vd" "rs1" "rs2" "vm"
vlsseg5e8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd)

Report: vlsseg6e16.v
llvm: vlsseg6e16.v "vd" "rs1" "rs2" "vm"
sail: vlsseg6e16.v "vd" "rs1" "rs2" "vm"
vlsseg6e16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd)

Report: vlsseg6e32.v
llvm: vlsseg6e32.v "vd" "rs1" "rs2" "vm"
sail: vlsseg6e32.v "vd" "rs1" "rs2" "vm"
vlsseg6e32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd)

Report: vlsseg6e64.v
llvm: vlsseg6e64.v "vd" "rs1" "rs2" "vm"
sail: vlsseg6e64.v "vd" "rs1" "rs2" "vm"
vlsseg6e64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd)

Report: vlsseg6e8.v
llvm: vlsseg6e8.v "vd" "rs1" "rs2" "vm"
sail: vlsseg6e8.v "vd" "rs1" "rs2" "vm"
vlsseg6e8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd)

Report: vlsseg7e16.v
llvm: vlsseg7e16.v "vd" "rs1" "rs2" "vm"
sail: vlsseg7e16.v "vd" "rs1" "rs2" "vm"
vlsseg7e16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd)

Report: vlsseg7e32.v
llvm: vlsseg7e32.v "vd" "rs1" "rs2" "vm"
sail: vlsseg7e32.v "vd" "rs1" "rs2" "vm"
vlsseg7e32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd)

Report: vlsseg7e64.v
llvm: vlsseg7e64.v "vd" "rs1" "rs2" "vm"
sail: vlsseg7e64.v "vd" "rs1" "rs2" "vm"
vlsseg7e64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd)

Report: vlsseg7e8.v
llvm: vlsseg7e8.v "vd" "rs1" "rs2" "vm"
sail: vlsseg7e8.v "vd" "rs1" "rs2" "vm"
vlsseg7e8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd)

Report: vlsseg8e16.v
llvm: vlsseg8e16.v "vd" "rs1" "rs2" "vm"
sail: vlsseg8e16.v "vd" "rs1" "rs2" "vm"
vlsseg8e16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd)

Report: vlsseg8e32.v
llvm: vlsseg8e32.v "vd" "rs1" "rs2" "vm"
sail: vlsseg8e32.v "vd" "rs1" "rs2" "vm"
vlsseg8e32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd)

Report: vlsseg8e64.v
llvm: vlsseg8e64.v "vd" "rs1" "rs2" "vm"
sail: vlsseg8e64.v "vd" "rs1" "rs2" "vm"
vlsseg8e64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd)

Report: vlsseg8e8.v
llvm: vlsseg8e8.v "vd" "rs1" "rs2" "vm"
sail: vlsseg8e8.v "vd" "rs1" "rs2" "vm"
vlsseg8e8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd)

Report: vluxei16.v
llvm: vluxei16.v "vd" "rs1" "vs2" "vm"
sail: vluxei16.v "vd" "rs1" "vs2" "vm"
vluxei16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vluxei32.v
llvm: vluxei32.v "vd" "rs1" "vs2" "vm"
sail: vluxei32.v "vd" "rs1" "vs2" "vm"
vluxei32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vluxei64.v
llvm: vluxei64.v "vd" "rs1" "vs2" "vm"
sail: vluxei64.v "vd" "rs1" "vs2" "vm"
vluxei64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vluxei8.v
llvm: vluxei8.v "vd" "rs1" "vs2" "vm"
sail: vluxei8.v "vd" "rs1" "vs2" "vm"
vluxei8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vluxseg2ei16.v
llvm: vluxseg2ei16.v "vd" "rs1" "vs2" "vm"
sail: vluxseg2ei16.v "vd" "rs1" "vs2" "vm"
vluxseg2ei16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vluxseg2ei32.v
llvm: vluxseg2ei32.v "vd" "rs1" "vs2" "vm"
sail: vluxseg2ei32.v "vd" "rs1" "vs2" "vm"
vluxseg2ei32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vluxseg2ei64.v
llvm: vluxseg2ei64.v "vd" "rs1" "vs2" "vm"
sail: vluxseg2ei64.v "vd" "rs1" "vs2" "vm"
vluxseg2ei64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vluxseg2ei8.v
llvm: vluxseg2ei8.v "vd" "rs1" "vs2" "vm"
sail: vluxseg2ei8.v "vd" "rs1" "vs2" "vm"
vluxseg2ei8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vluxseg3ei16.v
llvm: vluxseg3ei16.v "vd" "rs1" "vs2" "vm"
sail: vluxseg3ei16.v "vd" "rs1" "vs2" "vm"
vluxseg3ei16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vluxseg3ei32.v
llvm: vluxseg3ei32.v "vd" "rs1" "vs2" "vm"
sail: vluxseg3ei32.v "vd" "rs1" "vs2" "vm"
vluxseg3ei32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vluxseg3ei64.v
llvm: vluxseg3ei64.v "vd" "rs1" "vs2" "vm"
sail: vluxseg3ei64.v "vd" "rs1" "vs2" "vm"
vluxseg3ei64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vluxseg3ei8.v
llvm: vluxseg3ei8.v "vd" "rs1" "vs2" "vm"
sail: vluxseg3ei8.v "vd" "rs1" "vs2" "vm"
vluxseg3ei8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vluxseg4ei16.v
llvm: vluxseg4ei16.v "vd" "rs1" "vs2" "vm"
sail: vluxseg4ei16.v "vd" "rs1" "vs2" "vm"
vluxseg4ei16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vluxseg4ei32.v
llvm: vluxseg4ei32.v "vd" "rs1" "vs2" "vm"
sail: vluxseg4ei32.v "vd" "rs1" "vs2" "vm"
vluxseg4ei32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vluxseg4ei64.v
llvm: vluxseg4ei64.v "vd" "rs1" "vs2" "vm"
sail: vluxseg4ei64.v "vd" "rs1" "vs2" "vm"
vluxseg4ei64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vluxseg4ei8.v
llvm: vluxseg4ei8.v "vd" "rs1" "vs2" "vm"
sail: vluxseg4ei8.v "vd" "rs1" "vs2" "vm"
vluxseg4ei8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vluxseg5ei16.v
llvm: vluxseg5ei16.v "vd" "rs1" "vs2" "vm"
sail: vluxseg5ei16.v "vd" "rs1" "vs2" "vm"
vluxseg5ei16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vluxseg5ei32.v
llvm: vluxseg5ei32.v "vd" "rs1" "vs2" "vm"
sail: vluxseg5ei32.v "vd" "rs1" "vs2" "vm"
vluxseg5ei32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vluxseg5ei64.v
llvm: vluxseg5ei64.v "vd" "rs1" "vs2" "vm"
sail: vluxseg5ei64.v "vd" "rs1" "vs2" "vm"
vluxseg5ei64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vluxseg5ei8.v
llvm: vluxseg5ei8.v "vd" "rs1" "vs2" "vm"
sail: vluxseg5ei8.v "vd" "rs1" "vs2" "vm"
vluxseg5ei8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vluxseg6ei16.v
llvm: vluxseg6ei16.v "vd" "rs1" "vs2" "vm"
sail: vluxseg6ei16.v "vd" "rs1" "vs2" "vm"
vluxseg6ei16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vluxseg6ei32.v
llvm: vluxseg6ei32.v "vd" "rs1" "vs2" "vm"
sail: vluxseg6ei32.v "vd" "rs1" "vs2" "vm"
vluxseg6ei32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vluxseg6ei64.v
llvm: vluxseg6ei64.v "vd" "rs1" "vs2" "vm"
sail: vluxseg6ei64.v "vd" "rs1" "vs2" "vm"
vluxseg6ei64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vluxseg6ei8.v
llvm: vluxseg6ei8.v "vd" "rs1" "vs2" "vm"
sail: vluxseg6ei8.v "vd" "rs1" "vs2" "vm"
vluxseg6ei8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vluxseg7ei16.v
llvm: vluxseg7ei16.v "vd" "rs1" "vs2" "vm"
sail: vluxseg7ei16.v "vd" "rs1" "vs2" "vm"
vluxseg7ei16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vluxseg7ei32.v
llvm: vluxseg7ei32.v "vd" "rs1" "vs2" "vm"
sail: vluxseg7ei32.v "vd" "rs1" "vs2" "vm"
vluxseg7ei32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vluxseg7ei64.v
llvm: vluxseg7ei64.v "vd" "rs1" "vs2" "vm"
sail: vluxseg7ei64.v "vd" "rs1" "vs2" "vm"
vluxseg7ei64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vluxseg7ei8.v
llvm: vluxseg7ei8.v "vd" "rs1" "vs2" "vm"
sail: vluxseg7ei8.v "vd" "rs1" "vs2" "vm"
vluxseg7ei8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vluxseg8ei16.v
llvm: vluxseg8ei16.v "vd" "rs1" "vs2" "vm"
sail: vluxseg8ei16.v "vd" "rs1" "vs2" "vm"
vluxseg8ei16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vluxseg8ei32.v
llvm: vluxseg8ei32.v "vd" "rs1" "vs2" "vm"
sail: vluxseg8ei32.v "vd" "rs1" "vs2" "vm"
vluxseg8ei32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vluxseg8ei64.v
llvm: vluxseg8ei64.v "vd" "rs1" "vs2" "vm"
sail: vluxseg8ei64.v "vd" "rs1" "vs2" "vm"
vluxseg8ei64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vluxseg8ei8.v
llvm: vluxseg8ei8.v "vd" "rs1" "vs2" "vm"
sail: vluxseg8ei8.v "vd" "rs1" "vs2" "vm"
vluxseg8ei8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd)

Report: vmacc.vv
llvm: vmacc.vv "vd" "vs1" "vs2" "vm"
sail: vmacc.vv "vd" "vs1" "vs2" "vm"
sail vmacc.vv: v0 - implicit in
vmacc.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vmacc.vx
llvm: vmacc.vx "vd" "rs1" "vs2" "vm"
sail: vmacc.vx "vd" "rs1" "vs2" "vm"
sail vmacc.vx: v0 - implicit in
vmacc.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vmadc.vi
llvm: vmadc.vi "vd" "vs2" "imm"
sail: vmadc.vi "vd" "vs2" "simm"
vmadc.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, imm) (1, vs2)
sail ins: (2, simm) (1, vs2) (0, vd)

Report: vmadc.vim
llvm: vmadc.vim "vd" "vs2" "imm" "v0"
sail: vmadc.vim "vd" "vs2" "simm" "v0"
vmadc.vim: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, imm) (1, vs2)
sail ins: (3, v0) (2, simm) (1, vs2) (0, vd)

Report: vmadc.vv
llvm: vmadc.vv "vd" "vs2" "vs1"
sail: vmadc.vv "vd" "vs2" "vs1"
vmadc.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)

Report: vmadc.vvm
llvm: vmadc.vvm "vd" "vs2" "vs1" "v0"
sail: vmadc.vvm "vd" "vs2" "vs1" "v0"
vmadc.vvm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, vs1) (1, vs2)
sail ins: (3, v0) (2, vs1) (1, vs2) (0, vd)

Report: vmadc.vx
llvm: vmadc.vx "vd" "vs2" "rs1"
sail: vmadc.vx "vd" "vs2" "rs1"
vmadc.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, rs1) (1, vs2)
sail ins: (2, rs1) (1, vs2) (0, vd)

Report: vmadc.vxm
llvm: vmadc.vxm "vd" "vs2" "rs1" "v0"
sail: vmadc.vxm "vd" "vs2" "rs1" "v0"
vmadc.vxm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, rs1) (1, vs2)
sail ins: (3, v0) (2, rs1) (1, vs2) (0, vd)

Report: vmadd.vv
llvm: vmadd.vv "vd" "vs1" "vs2" "vm"
sail: vmadd.vv "vd" "vs1" "vs2" "vm"
sail vmadd.vv: v0 - implicit in
vmadd.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vmadd.vx
llvm: vmadd.vx "vd" "rs1" "vs2" "vm"
sail: vmadd.vx "vd" "rs1" "vs2" "vm"
sail vmadd.vx: v0 - implicit in
vmadd.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vmand.mm
llvm: vmand.mm "vd" "vs2" "vs1"
sail: vmand.mm "vd" "vs2" "vs1"
vmand.mm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)

Report: vmandn.mm
llvm: vmandn.mm "vd" "vs2" "vs1"
sail: vmandn.mm "vd" "vs2" "vs1"
vmandn.mm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)

Report: vmax.vv
llvm: vmax.vv "vd" "vs2" "vs1" "vm"
sail: vmax.vv "vd" "vs2" "vs1" "vm"
sail vmax.vv: v0 - implicit in
vmax.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmax.vx
llvm: vmax.vx "vd" "vs2" "rs1" "vm"
sail: vmax.vx "vd" "vs2" "rs1" "vm"
sail vmax.vx: v0 - implicit in
vmax.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmaxu.vv
llvm: vmaxu.vv "vd" "vs2" "vs1" "vm"
sail: vmaxu.vv "vd" "vs2" "vs1" "vm"
sail vmaxu.vv: v0 - implicit in
vmaxu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmaxu.vx
llvm: vmaxu.vx "vd" "vs2" "rs1" "vm"
sail: vmaxu.vx "vd" "vs2" "rs1" "vm"
sail vmaxu.vx: v0 - implicit in
vmaxu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmerge.vim
llvm: vmerge.vim "vd" "vs2" "imm" "v0"
sail: vmerge.vim "vd" "vs2" "simm" "v0"
vmerge.vim: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, imm) (1, vs2)
sail ins: (3, v0) (2, simm) (1, vs2) (0, vd)

Report: vmerge.vvm
llvm: vmerge.vvm "vd" "vs2" "vs1" "v0"
sail: vmerge.vvm "vd" "vs2" "vs1" "v0"
vmerge.vvm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, vs1) (1, vs2)
sail ins: (3, v0) (2, vs1) (1, vs2) (0, vd)

Report: vmerge.vxm
llvm: vmerge.vxm "vd" "vs2" "rs1" "v0"
sail: vmerge.vxm "vd" "vs2" "rs1" "v0"
vmerge.vxm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, rs1) (1, vs2)
sail ins: (3, v0) (2, rs1) (1, vs2) (0, vd)

Report: vmfeq.vf
llvm: vmfeq.vf "vd" "vs2" "rs1" "vm"
sail: vmfeq.vf "vd" "vs2" "rs1" "vm"
sail vmfeq.vf: v0 - implicit in
vmfeq.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmfeq.vv
llvm: vmfeq.vv "vd" "vs2" "vs1" "vm"
sail: vmfeq.vv "vd" "vs2" "vs1" "vm"
sail vmfeq.vv: v0 - implicit in
vmfeq.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmfge.vf
llvm: vmfge.vf "vd" "vs2" "rs1" "vm"
sail: vmfge.vf "vd" "vs2" "rs1" "vm"
sail vmfge.vf: v0 - implicit in
vmfge.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmfgt.vf
llvm: vmfgt.vf "vd" "vs2" "rs1" "vm"
sail: vmfgt.vf "vd" "vs2" "rs1" "vm"
sail vmfgt.vf: v0 - implicit in
vmfgt.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmfle.vf
llvm: vmfle.vf "vd" "vs2" "rs1" "vm"
sail: vmfle.vf "vd" "vs2" "rs1" "vm"
sail vmfle.vf: v0 - implicit in
vmfle.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmfle.vv
llvm: vmfle.vv "vd" "vs2" "vs1" "vm"
sail: vmfle.vv "vd" "vs2" "vs1" "vm"
sail vmfle.vv: v0 - implicit in
vmfle.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmflt.vf
llvm: vmflt.vf "vd" "vs2" "rs1" "vm"
sail: vmflt.vf "vd" "vs2" "rs1" "vm"
sail vmflt.vf: v0 - implicit in
vmflt.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmflt.vv
llvm: vmflt.vv "vd" "vs2" "vs1" "vm"
sail: vmflt.vv "vd" "vs2" "vs1" "vm"
sail vmflt.vv: v0 - implicit in
vmflt.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmfne.vf
llvm: vmfne.vf "vd" "vs2" "rs1" "vm"
sail: vmfne.vf "vd" "vs2" "rs1" "vm"
sail vmfne.vf: v0 - implicit in
vmfne.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmfne.vv
llvm: vmfne.vv "vd" "vs2" "vs1" "vm"
sail: vmfne.vv "vd" "vs2" "vs1" "vm"
sail vmfne.vv: v0 - implicit in
vmfne.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmin.vv
llvm: vmin.vv "vd" "vs2" "vs1" "vm"
sail: vmin.vv "vd" "vs2" "vs1" "vm"
sail vmin.vv: v0 - implicit in
vmin.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmin.vx
llvm: vmin.vx "vd" "vs2" "rs1" "vm"
sail: vmin.vx "vd" "vs2" "rs1" "vm"
sail vmin.vx: v0 - implicit in
vmin.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vminu.vv
llvm: vminu.vv "vd" "vs2" "vs1" "vm"
sail: vminu.vv "vd" "vs2" "vs1" "vm"
sail vminu.vv: v0 - implicit in
vminu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vminu.vx
llvm: vminu.vx "vd" "vs2" "rs1" "vm"
sail: vminu.vx "vd" "vs2" "rs1" "vm"
sail vminu.vx: v0 - implicit in
vminu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmnand.mm
llvm: vmnand.mm "vd" "vs2" "vs1"
sail: vmnand.mm "vd" "vs2" "vs1"
vmnand.mm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)

Report: vmnor.mm
llvm: vmnor.mm "vd" "vs2" "vs1"
sail: vmnor.mm "vd" "vs2" "vs1"
vmnor.mm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)

Report: vmor.mm
llvm: vmor.mm "vd" "vs2" "vs1"
sail: vmor.mm "vd" "vs2" "vs1"
vmor.mm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)

Report: vmorn.mm
llvm: vmorn.mm "vd" "vs2" "vs1"
sail: vmorn.mm "vd" "vs2" "vs1"
vmorn.mm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)

Report: vmsbc.vv
llvm: vmsbc.vv "vd" "vs2" "vs1"
sail: vmsbc.vv "vd" "vs2" "vs1"
vmsbc.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)

Report: vmsbc.vvm
llvm: vmsbc.vvm "vd" "vs2" "vs1" "v0"
sail: vmsbc.vvm "vd" "vs2" "vs1" "v0"
vmsbc.vvm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, vs1) (1, vs2)
sail ins: (3, v0) (2, vs1) (1, vs2) (0, vd)

Report: vmsbc.vx
llvm: vmsbc.vx "vd" "vs2" "rs1"
sail: vmsbc.vx "vd" "vs2" "rs1"
vmsbc.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, rs1) (1, vs2)
sail ins: (2, rs1) (1, vs2) (0, vd)

Report: vmsbc.vxm
llvm: vmsbc.vxm "vd" "vs2" "rs1" "v0"
sail: vmsbc.vxm "vd" "vs2" "rs1" "v0"
vmsbc.vxm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, rs1) (1, vs2)
sail ins: (3, v0) (2, rs1) (1, vs2) (0, vd)

Report: vmsbf.m
llvm: vmsbf.m "vd" "vs2" "vm"
sail: vmsbf.m "vd" "vs2" "vm"
sail vmsbf.m: v0 - implicit in
vmsbf.m: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vmseq.vi
llvm: vmseq.vi "vd" "vs2" "imm" "vm"
sail: vmseq.vi "vd" "vs2" "simm" "vm"
sail vmseq.vi: v0 - implicit in
vmseq.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vmseq.vv
llvm: vmseq.vv "vd" "vs2" "vs1" "vm"
sail: vmseq.vv "vd" "vs2" "vs1" "vm"
sail vmseq.vv: v0 - implicit in
vmseq.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmseq.vx
llvm: vmseq.vx "vd" "vs2" "rs1" "vm"
sail: vmseq.vx "vd" "vs2" "rs1" "vm"
sail vmseq.vx: v0 - implicit in
vmseq.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmsgt.vi
llvm: vmsgt.vi "vd" "vs2" "imm" "vm"
sail: vmsgt.vi "vd" "vs2" "simm" "vm"
sail vmsgt.vi: v0 - implicit in
vmsgt.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vmsgt.vx
llvm: vmsgt.vx "vd" "vs2" "rs1" "vm"
sail: vmsgt.vx "vd" "vs2" "rs1" "vm"
sail vmsgt.vx: v0 - implicit in
vmsgt.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmsgtu.vi
llvm: vmsgtu.vi "vd" "vs2" "imm" "vm"
sail: vmsgtu.vi "vd" "vs2" "simm" "vm"
sail vmsgtu.vi: v0 - implicit in
vmsgtu.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vmsgtu.vx
llvm: vmsgtu.vx "vd" "vs2" "rs1" "vm"
sail: vmsgtu.vx "vd" "vs2" "rs1" "vm"
sail vmsgtu.vx: v0 - implicit in
vmsgtu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmsif.m
llvm: vmsif.m "vd" "vs2" "vm"
sail: vmsif.m "vd" "vs2" "vm"
sail vmsif.m: v0 - implicit in
vmsif.m: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vmsle.vi
llvm: vmsle.vi "vd" "vs2" "imm" "vm"
sail: vmsle.vi "vd" "vs2" "simm" "vm"
sail vmsle.vi: v0 - implicit in
vmsle.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vmsle.vv
llvm: vmsle.vv "vd" "vs2" "vs1" "vm"
sail: vmsle.vv "vd" "vs2" "vs1" "vm"
sail vmsle.vv: v0 - implicit in
vmsle.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmsle.vx
llvm: vmsle.vx "vd" "vs2" "rs1" "vm"
sail: vmsle.vx "vd" "vs2" "rs1" "vm"
sail vmsle.vx: v0 - implicit in
vmsle.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmsleu.vi
llvm: vmsleu.vi "vd" "vs2" "imm" "vm"
sail: vmsleu.vi "vd" "vs2" "simm" "vm"
sail vmsleu.vi: v0 - implicit in
vmsleu.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vmsleu.vv
llvm: vmsleu.vv "vd" "vs2" "vs1" "vm"
sail: vmsleu.vv "vd" "vs2" "vs1" "vm"
sail vmsleu.vv: v0 - implicit in
vmsleu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmsleu.vx
llvm: vmsleu.vx "vd" "vs2" "rs1" "vm"
sail: vmsleu.vx "vd" "vs2" "rs1" "vm"
sail vmsleu.vx: v0 - implicit in
vmsleu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmslt.vv
llvm: vmslt.vv "vd" "vs2" "vs1" "vm"
sail: vmslt.vv "vd" "vs2" "vs1" "vm"
sail vmslt.vv: v0 - implicit in
vmslt.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmslt.vx
llvm: vmslt.vx "vd" "vs2" "rs1" "vm"
sail: vmslt.vx "vd" "vs2" "rs1" "vm"
sail vmslt.vx: v0 - implicit in
vmslt.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmsltu.vv
llvm: vmsltu.vv "vd" "vs2" "vs1" "vm"
sail: vmsltu.vv "vd" "vs2" "vs1" "vm"
sail vmsltu.vv: v0 - implicit in
vmsltu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmsltu.vx
llvm: vmsltu.vx "vd" "vs2" "rs1" "vm"
sail: vmsltu.vx "vd" "vs2" "rs1" "vm"
sail vmsltu.vx: v0 - implicit in
vmsltu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmsne.vi
llvm: vmsne.vi "vd" "vs2" "imm" "vm"
sail: vmsne.vi "vd" "vs2" "simm" "vm"
sail vmsne.vi: v0 - implicit in
vmsne.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vmsne.vv
llvm: vmsne.vv "vd" "vs2" "vs1" "vm"
sail: vmsne.vv "vd" "vs2" "vs1" "vm"
sail vmsne.vv: v0 - implicit in
vmsne.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmsne.vx
llvm: vmsne.vx "vd" "vs2" "rs1" "vm"
sail: vmsne.vx "vd" "vs2" "rs1" "vm"
sail vmsne.vx: v0 - implicit in
vmsne.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmsof.m
llvm: vmsof.m "vd" "vs2" "vm"
sail: vmsof.m "vd" "vs2" "vm"
sail vmsof.m: v0 - implicit in
vmsof.m: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vmul.vv
llvm: vmul.vv "vd" "vs2" "vs1" "vm"
sail: vmul.vv "vd" "vs2" "vs1" "vm"
sail vmul.vv: v0 - implicit in
vmul.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmul.vx
llvm: vmul.vx "vd" "vs2" "rs1" "vm"
sail: vmul.vx "vd" "vs2" "rs1" "vm"
sail vmul.vx: v0 - implicit in
vmul.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmulh.vv
llvm: vmulh.vv "vd" "vs2" "vs1" "vm"
sail: vmulh.vv "vd" "vs2" "vs1" "vm"
sail vmulh.vv: v0 - implicit in
vmulh.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmulh.vx
llvm: vmulh.vx "vd" "vs2" "rs1" "vm"
sail: vmulh.vx "vd" "vs2" "rs1" "vm"
sail vmulh.vx: v0 - implicit in
vmulh.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmulhsu.vv
llvm: vmulhsu.vv "vd" "vs2" "vs1" "vm"
sail: vmulhsu.vv "vd" "vs2" "vs1" "vm"
sail vmulhsu.vv: v0 - implicit in
vmulhsu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmulhsu.vx
llvm: vmulhsu.vx "vd" "vs2" "rs1" "vm"
sail: vmulhsu.vx "vd" "vs2" "rs1" "vm"
sail vmulhsu.vx: v0 - implicit in
vmulhsu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmulhu.vv
llvm: vmulhu.vv "vd" "vs2" "vs1" "vm"
sail: vmulhu.vv "vd" "vs2" "vs1" "vm"
sail vmulhu.vv: v0 - implicit in
vmulhu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmulhu.vx
llvm: vmulhu.vx "vd" "vs2" "rs1" "vm"
sail: vmulhu.vx "vd" "vs2" "rs1" "vm"
sail vmulhu.vx: v0 - implicit in
vmulhu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmv.s.x
llvm: vmv.s.x "vd" "rs1"
sail: vmv.s.x "vd" "rs1"
sail vmv.s.x: v0 - implicit in
vmv.s.x: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, rs1) (0, vd)
sail ins: (1, rs1) (0, vd) (-1, v0)

Report: vmv.v.i
llvm: vmv.v.i "vd" "imm"
sail: vmv.v.i "vd" "simm"
sail vmv.v.i: v0 - implicit in
vmv.v.i: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, imm)
sail ins: (1, simm) (0, vd) (-1, v0)

Report: vmv.v.v
llvm: vmv.v.v "vd" "vs1"
sail: vmv.v.v "vd" "vs1"
sail vmv.v.v: v0 - implicit in
vmv.v.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, vs1)
sail ins: (1, vs1) (0, vd) (-1, v0)

Report: vmv.v.x
llvm: vmv.v.x "vd" "rs1"
sail: vmv.v.x "vd" "rs1"
sail vmv.v.x: v0 - implicit in
vmv.v.x: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, rs1)
sail ins: (1, rs1) (0, vd) (-1, v0)

Report: vmv.x.s
llvm: vmv.x.s "vd" "vs2"
sail: vmv.x.s "rd" "vs2"
llvm outs: (0, vd)
sail outs: (0, rd)
llvm ins: (1, vs2)
sail ins: (1, vs2)

Report: vmv1r.v
llvm: vmv1r.v "vd" "vs2"
sail: vmv1r.v "vd" "vs2"
sail vmv1r.v: v0 - implicit in
vmv1r.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, vs2)
sail ins: (1, vs2) (0, vd) (-1, v0)

Report: vmv2r.v
llvm: vmv2r.v "vd" "vs2"
sail: vmv2r.v "vd" "vs2"
sail vmv2r.v: v0 - implicit in
vmv2r.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, vs2)
sail ins: (1, vs2) (0, vd) (-1, v0)

Report: vmv4r.v
llvm: vmv4r.v "vd" "vs2"
sail: vmv4r.v "vd" "vs2"
sail vmv4r.v: v0 - implicit in
vmv4r.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, vs2)
sail ins: (1, vs2) (0, vd) (-1, v0)

Report: vmv8r.v
llvm: vmv8r.v "vd" "vs2"
sail: vmv8r.v "vd" "vs2"
sail vmv8r.v: v0 - implicit in
vmv8r.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, vs2)
sail ins: (1, vs2) (0, vd) (-1, v0)

Report: vmxnor.mm
llvm: vmxnor.mm "vd" "vs2" "vs1"
sail: vmxnor.mm "vd" "vs2" "vs1"
vmxnor.mm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)

Report: vmxor.mm
llvm: vmxor.mm "vd" "vs2" "vs1"
sail: vmxor.mm "vd" "vs2" "vs1"
vmxor.mm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)

Report: vnclip.wi
llvm: vnclip.wi "vd" "vs2" "imm" "vm"
sail: vnclip.wi "vd" "vs2" "simm" "vm"
sail vnclip.wi: v0 - implicit in
vnclip.wi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vnclip.wv
llvm: vnclip.wv "vd" "vs2" "vs1" "vm"
sail: vnclip.wv "vd" "vs2" "vs1" "vm"
sail vnclip.wv: v0 - implicit in
vnclip.wv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vnclip.wx
llvm: vnclip.wx "vd" "vs2" "rs1" "vm"
sail: vnclip.wx "vd" "vs2" "rs1" "vm"
sail vnclip.wx: v0 - implicit in
vnclip.wx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vnclipu.wi
llvm: vnclipu.wi "vd" "vs2" "imm" "vm"
sail: vnclipu.wi "vd" "vs2" "simm" "vm"
sail vnclipu.wi: v0 - implicit in
vnclipu.wi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vnclipu.wv
llvm: vnclipu.wv "vd" "vs2" "vs1" "vm"
sail: vnclipu.wv "vd" "vs2" "vs1" "vm"
sail vnclipu.wv: v0 - implicit in
vnclipu.wv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vnclipu.wx
llvm: vnclipu.wx "vd" "vs2" "rs1" "vm"
sail: vnclipu.wx "vd" "vs2" "rs1" "vm"
sail vnclipu.wx: v0 - implicit in
vnclipu.wx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vnmsac.vv
llvm: vnmsac.vv "vd" "vs1" "vs2" "vm"
sail: vnmsac.vv "vd" "vs1" "vs2" "vm"
sail vnmsac.vv: v0 - implicit in
vnmsac.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vnmsac.vx
llvm: vnmsac.vx "vd" "rs1" "vs2" "vm"
sail: vnmsac.vx "vd" "rs1" "vs2" "vm"
sail vnmsac.vx: v0 - implicit in
vnmsac.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vnmsub.vv
llvm: vnmsub.vv "vd" "vs1" "vs2" "vm"
sail: vnmsub.vv "vd" "vs1" "vs2" "vm"
sail vnmsub.vv: v0 - implicit in
vnmsub.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vnmsub.vx
llvm: vnmsub.vx "vd" "rs1" "vs2" "vm"
sail: vnmsub.vx "vd" "rs1" "vs2" "vm"
sail vnmsub.vx: v0 - implicit in
vnmsub.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vnsra.wi
llvm: vnsra.wi "vd" "vs2" "imm" "vm"
sail: vnsra.wi "vd" "vs2" "simm" "vm"
sail vnsra.wi: v0 - implicit in
vnsra.wi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vnsra.wv
llvm: vnsra.wv "vd" "vs2" "vs1" "vm"
sail: vnsra.wv "vd" "vs2" "vs1" "vm"
sail vnsra.wv: v0 - implicit in
vnsra.wv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vnsra.wx
llvm: vnsra.wx "vd" "vs2" "rs1" "vm"
sail: vnsra.wx "vd" "vs2" "rs1" "vm"
sail vnsra.wx: v0 - implicit in
vnsra.wx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vnsrl.wi
llvm: vnsrl.wi "vd" "vs2" "imm" "vm"
sail: vnsrl.wi "vd" "vs2" "simm" "vm"
sail vnsrl.wi: v0 - implicit in
vnsrl.wi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vnsrl.wv
llvm: vnsrl.wv "vd" "vs2" "vs1" "vm"
sail: vnsrl.wv "vd" "vs2" "vs1" "vm"
sail vnsrl.wv: v0 - implicit in
vnsrl.wv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vnsrl.wx
llvm: vnsrl.wx "vd" "vs2" "rs1" "vm"
sail: vnsrl.wx "vd" "vs2" "rs1" "vm"
sail vnsrl.wx: v0 - implicit in
vnsrl.wx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vor.vi
llvm: vor.vi "vd" "vs2" "imm" "vm"
sail: vor.vi "vd" "vs2" "simm" "vm"
sail vor.vi: v0 - implicit in
vor.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vor.vv
llvm: vor.vv "vd" "vs2" "vs1" "vm"
sail: vor.vv "vd" "vs2" "vs1" "vm"
sail vor.vv: v0 - implicit in
vor.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vor.vx
llvm: vor.vx "vd" "vs2" "rs1" "vm"
sail: vor.vx "vd" "vs2" "rs1" "vm"
sail vor.vx: v0 - implicit in
vor.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vredand.vs
llvm: vredand.vs "vd" "vs2" "vs1" "vm"
sail: vredand.vs "vd" "vs2" "vs1" "vm"
sail vredand.vs: v0 - implicit in
vredand.vs: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vredmax.vs
llvm: vredmax.vs "vd" "vs2" "vs1" "vm"
sail: vredmax.vs "vd" "vs2" "vs1" "vm"
sail vredmax.vs: v0 - implicit in
vredmax.vs: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vredmaxu.vs
llvm: vredmaxu.vs "vd" "vs2" "vs1" "vm"
sail: vredmaxu.vs "vd" "vs2" "vs1" "vm"
sail vredmaxu.vs: v0 - implicit in
vredmaxu.vs: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vredmin.vs
llvm: vredmin.vs "vd" "vs2" "vs1" "vm"
sail: vredmin.vs "vd" "vs2" "vs1" "vm"
sail vredmin.vs: v0 - implicit in
vredmin.vs: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vredminu.vs
llvm: vredminu.vs "vd" "vs2" "vs1" "vm"
sail: vredminu.vs "vd" "vs2" "vs1" "vm"
sail vredminu.vs: v0 - implicit in
vredminu.vs: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vredor.vs
llvm: vredor.vs "vd" "vs2" "vs1" "vm"
sail: vredor.vs "vd" "vs2" "vs1" "vm"
sail vredor.vs: v0 - implicit in
vredor.vs: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vredsum.vs
llvm: vredsum.vs "vd" "vs2" "vs1" "vm"
sail: vredsum.vs "vd" "vs2" "vs1" "vm"
sail vredsum.vs: v0 - implicit in
vredsum.vs: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vredxor.vs
llvm: vredxor.vs "vd" "vs2" "vs1" "vm"
sail: vredxor.vs "vd" "vs2" "vs1" "vm"
sail vredxor.vs: v0 - implicit in
vredxor.vs: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vrem.vv
llvm: vrem.vv "vd" "vs2" "vs1" "vm"
sail: vrem.vv "vd" "vs2" "vs1" "vm"
sail vrem.vv: v0 - implicit in
vrem.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vrem.vx
llvm: vrem.vx "vd" "vs2" "rs1" "vm"
sail: vrem.vx "vd" "vs2" "rs1" "vm"
sail vrem.vx: v0 - implicit in
vrem.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vremu.vv
llvm: vremu.vv "vd" "vs2" "vs1" "vm"
sail: vremu.vv "vd" "vs2" "vs1" "vm"
sail vremu.vv: v0 - implicit in
vremu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vremu.vx
llvm: vremu.vx "vd" "vs2" "rs1" "vm"
sail: vremu.vx "vd" "vs2" "rs1" "vm"
sail vremu.vx: v0 - implicit in
vremu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vrgather.vi
llvm: vrgather.vi "vd" "vs2" "imm" "vm"
sail: vrgather.vi "vd" "vs2" "simm" "vm"
sail vrgather.vi: v0 - implicit in
vrgather.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vrgather.vv
llvm: vrgather.vv "vd" "vs2" "vs1" "vm"
sail: vrgather.vv "vd" "vs2" "vs1" "vm"
sail vrgather.vv: v0 - implicit in
vrgather.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vrgather.vx
llvm: vrgather.vx "vd" "vs2" "rs1" "vm"
sail: vrgather.vx "vd" "vs2" "rs1" "vm"
sail vrgather.vx: v0 - implicit in
vrgather.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vrgatherei16.vv
llvm: vrgatherei16.vv "vd" "vs2" "vs1" "vm"
sail: vrgatherei16.vv "vd" "vs2" "vs1" "vm"
sail vrgatherei16.vv: v0 - implicit in
vrgatherei16.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vrsub.vi
llvm: vrsub.vi "vd" "vs2" "imm" "vm"
sail: vrsub.vi "vd" "vs2" "simm" "vm"
sail vrsub.vi: v0 - implicit in
vrsub.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vrsub.vx
llvm: vrsub.vx "vd" "vs2" "rs1" "vm"
sail: vrsub.vx "vd" "vs2" "rs1" "vm"
sail vrsub.vx: v0 - implicit in
vrsub.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vsadd.vi
llvm: vsadd.vi "vd" "vs2" "imm" "vm"
sail: vsadd.vi "vd" "vs2" "simm" "vm"
sail vsadd.vi: v0 - implicit in
vsadd.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vsadd.vv
llvm: vsadd.vv "vd" "vs2" "vs1" "vm"
sail: vsadd.vv "vd" "vs2" "vs1" "vm"
sail vsadd.vv: v0 - implicit in
vsadd.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vsadd.vx
llvm: vsadd.vx "vd" "vs2" "rs1" "vm"
sail: vsadd.vx "vd" "vs2" "rs1" "vm"
sail vsadd.vx: v0 - implicit in
vsadd.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vsaddu.vi
llvm: vsaddu.vi "vd" "vs2" "imm" "vm"
sail: vsaddu.vi "vd" "vs2" "simm" "vm"
sail vsaddu.vi: v0 - implicit in
vsaddu.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vsaddu.vv
llvm: vsaddu.vv "vd" "vs2" "vs1" "vm"
sail: vsaddu.vv "vd" "vs2" "vs1" "vm"
sail vsaddu.vv: v0 - implicit in
vsaddu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vsaddu.vx
llvm: vsaddu.vx "vd" "vs2" "rs1" "vm"
sail: vsaddu.vx "vd" "vs2" "rs1" "vm"
sail vsaddu.vx: v0 - implicit in
vsaddu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vsbc.vvm
llvm: vsbc.vvm "vd" "vs2" "vs1" "v0"
sail: vsbc.vvm "vd" "vs2" "vs1" "v0"
vsbc.vvm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, vs1) (1, vs2)
sail ins: (3, v0) (2, vs1) (1, vs2) (0, vd)

Report: vsbc.vxm
llvm: vsbc.vxm "vd" "vs2" "rs1" "v0"
sail: vsbc.vxm "vd" "vs2" "rs1" "v0"
vsbc.vxm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, rs1) (1, vs2)
sail ins: (3, v0) (2, rs1) (1, vs2) (0, vd)

Report: vse16.v
llvm: vse16.v "vs3" "rs1" "vm"
sail: vse16.v "vs3" "rs1" "vm"
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3)

Report: vse32.v
llvm: vse32.v "vs3" "rs1" "vm"
sail: vse32.v "vs3" "rs1" "vm"
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3)

Report: vse64.v
llvm: vse64.v "vs3" "rs1" "vm"
sail: vse64.v "vs3" "rs1" "vm"
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3)

Report: vse8.v
llvm: vse8.v "vs3" "rs1" "vm"
sail: vse8.v "vs3" "rs1" "vm"
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3)

Report: vsetivli
llvm: vsetivli "rd" "uimm" "vtypei"
sail: vsetivli "rd" "uimm"
vsetivli: Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, vtypei) (1, uimm)
sail ins: (1, uimm)

Report: vsetvl
llvm: vsetvl "rd" "rs1" "rs2"
sail: vsetvl "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: vsetvli
llvm: vsetvli "rd" "rs1" "vtypei"
sail: vsetvli "rd" "rs1"
vsetvli: Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, vtypei) (1, rs1)
sail ins: (1, rs1)

Report: vsext.vf2
llvm: vsext.vf2 "vd" "vs2" "vm"
sail: vsext.vf2 "vd" "vs2" "vm"
sail vsext.vf2: v0 - implicit in
vsext.vf2: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vsext.vf4
llvm: vsext.vf4 "vd" "vs2" "vm"
sail: vsext.vf4 "vd" "vs2" "vm"
sail vsext.vf4: v0 - implicit in
vsext.vf4: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vsext.vf8
llvm: vsext.vf8 "vd" "vs2" "vm"
sail: vsext.vf8 "vd" "vs2" "vm"
sail vsext.vf8: v0 - implicit in
vsext.vf8: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vslide1down.vx
llvm: vslide1down.vx "vd" "vs2" "rs1" "vm"
sail: vslide1down.vx "vd" "vs2" "rs1" "vm"
sail vslide1down.vx: v0 - implicit in
vslide1down.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vslide1up.vx
llvm: vslide1up.vx "vd" "vs2" "rs1" "vm"
sail: vslide1up.vx "vd" "vs2" "rs1" "vm"
sail vslide1up.vx: v0 - implicit in
vslide1up.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vslidedown.vi
llvm: vslidedown.vi "vd" "vs2" "imm" "vm"
sail: vslidedown.vi "vd" "vs2" "simm" "vm"
sail vslidedown.vi: v0 - implicit in
vslidedown.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vslidedown.vx
llvm: vslidedown.vx "vd" "vs2" "rs1" "vm"
sail: vslidedown.vx "vd" "vs2" "rs1" "vm"
sail vslidedown.vx: v0 - implicit in
vslidedown.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vslideup.vi
llvm: vslideup.vi "vd" "vs2" "imm" "vm"
sail: vslideup.vi "vd" "vs2" "simm" "vm"
sail vslideup.vi: v0 - implicit in
vslideup.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vslideup.vx
llvm: vslideup.vx "vd" "vs2" "rs1" "vm"
sail: vslideup.vx "vd" "vs2" "rs1" "vm"
sail vslideup.vx: v0 - implicit in
vslideup.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vsll.vi
llvm: vsll.vi "vd" "vs2" "imm" "vm"
sail: vsll.vi "vd" "vs2" "simm" "vm"
sail vsll.vi: v0 - implicit in
vsll.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vsll.vv
llvm: vsll.vv "vd" "vs2" "vs1" "vm"
sail: vsll.vv "vd" "vs2" "vs1" "vm"
sail vsll.vv: v0 - implicit in
vsll.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vsll.vx
llvm: vsll.vx "vd" "vs2" "rs1" "vm"
sail: vsll.vx "vd" "vs2" "rs1" "vm"
sail vsll.vx: v0 - implicit in
vsll.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vsm.v
llvm: vsm.v "vs3" "rs1"
sail: vsm.v "vd_or_vs3" "rs1"
vsm.v: Different number of outs
llvm outs: 
sail outs: (0, vd_or_vs3)
llvm ins: (1, rs1) (0, vs3)
sail ins: (1, rs1) (0, vd_or_vs3)

Report: vsmul.vv
llvm: vsmul.vv "vd" "vs2" "vs1" "vm"
sail: vsmul.vv "vd" "vs2" "vs1" "vm"
sail vsmul.vv: v0 - implicit in
vsmul.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vsmul.vx
llvm: vsmul.vx "vd" "vs2" "rs1" "vm"
sail: vsmul.vx "vd" "vs2" "rs1" "vm"
sail vsmul.vx: v0 - implicit in
vsmul.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vsoxei16.v
llvm: vsoxei16.v "vs3" "rs1" "vs2" "vm"
sail: vsoxei16.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsoxei32.v
llvm: vsoxei32.v "vs3" "rs1" "vs2" "vm"
sail: vsoxei32.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsoxei64.v
llvm: vsoxei64.v "vs3" "rs1" "vs2" "vm"
sail: vsoxei64.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsoxei8.v
llvm: vsoxei8.v "vs3" "rs1" "vs2" "vm"
sail: vsoxei8.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsoxseg2ei16.v
llvm: vsoxseg2ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg2ei16.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsoxseg2ei32.v
llvm: vsoxseg2ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg2ei32.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsoxseg2ei64.v
llvm: vsoxseg2ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg2ei64.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsoxseg2ei8.v
llvm: vsoxseg2ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg2ei8.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsoxseg3ei16.v
llvm: vsoxseg3ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg3ei16.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsoxseg3ei32.v
llvm: vsoxseg3ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg3ei32.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsoxseg3ei64.v
llvm: vsoxseg3ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg3ei64.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsoxseg3ei8.v
llvm: vsoxseg3ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg3ei8.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsoxseg4ei16.v
llvm: vsoxseg4ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg4ei16.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsoxseg4ei32.v
llvm: vsoxseg4ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg4ei32.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsoxseg4ei64.v
llvm: vsoxseg4ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg4ei64.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsoxseg4ei8.v
llvm: vsoxseg4ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg4ei8.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsoxseg5ei16.v
llvm: vsoxseg5ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg5ei16.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsoxseg5ei32.v
llvm: vsoxseg5ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg5ei32.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsoxseg5ei64.v
llvm: vsoxseg5ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg5ei64.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsoxseg5ei8.v
llvm: vsoxseg5ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg5ei8.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsoxseg6ei16.v
llvm: vsoxseg6ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg6ei16.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsoxseg6ei32.v
llvm: vsoxseg6ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg6ei32.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsoxseg6ei64.v
llvm: vsoxseg6ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg6ei64.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsoxseg6ei8.v
llvm: vsoxseg6ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg6ei8.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsoxseg7ei16.v
llvm: vsoxseg7ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg7ei16.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsoxseg7ei32.v
llvm: vsoxseg7ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg7ei32.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsoxseg7ei64.v
llvm: vsoxseg7ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg7ei64.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsoxseg7ei8.v
llvm: vsoxseg7ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg7ei8.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsoxseg8ei16.v
llvm: vsoxseg8ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg8ei16.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsoxseg8ei32.v
llvm: vsoxseg8ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg8ei32.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsoxseg8ei64.v
llvm: vsoxseg8ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg8ei64.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsoxseg8ei8.v
llvm: vsoxseg8ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg8ei8.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsra.vi
llvm: vsra.vi "vd" "vs2" "imm" "vm"
sail: vsra.vi "vd" "vs2" "simm" "vm"
sail vsra.vi: v0 - implicit in
vsra.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vsra.vv
llvm: vsra.vv "vd" "vs2" "vs1" "vm"
sail: vsra.vv "vd" "vs2" "vs1" "vm"
sail vsra.vv: v0 - implicit in
vsra.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vsra.vx
llvm: vsra.vx "vd" "vs2" "rs1" "vm"
sail: vsra.vx "vd" "vs2" "rs1" "vm"
sail vsra.vx: v0 - implicit in
vsra.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vsrl.vi
llvm: vsrl.vi "vd" "vs2" "imm" "vm"
sail: vsrl.vi "vd" "vs2" "simm" "vm"
sail vsrl.vi: v0 - implicit in
vsrl.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vsrl.vv
llvm: vsrl.vv "vd" "vs2" "vs1" "vm"
sail: vsrl.vv "vd" "vs2" "vs1" "vm"
sail vsrl.vv: v0 - implicit in
vsrl.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vsrl.vx
llvm: vsrl.vx "vd" "vs2" "rs1" "vm"
sail: vsrl.vx "vd" "vs2" "rs1" "vm"
sail vsrl.vx: v0 - implicit in
vsrl.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vsse16.v
llvm: vsse16.v "vs3" "rs1" "rs2" "vm"
sail: vsse16.v "vs3" "rs1" "rs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)

Report: vsse32.v
llvm: vsse32.v "vs3" "rs1" "rs2" "vm"
sail: vsse32.v "vs3" "rs1" "rs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)

Report: vsse64.v
llvm: vsse64.v "vs3" "rs1" "rs2" "vm"
sail: vsse64.v "vs3" "rs1" "rs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)

Report: vsse8.v
llvm: vsse8.v "vs3" "rs1" "rs2" "vm"
sail: vsse8.v "vs3" "rs1" "rs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)

Report: vsseg2e16.v
llvm: vsseg2e16.v "vs3" "rs1" "vm"
sail: vsseg2e16.v "vs3" "rs1" "vm"
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3)

Report: vsseg2e32.v
llvm: vsseg2e32.v "vs3" "rs1" "vm"
sail: vsseg2e32.v "vs3" "rs1" "vm"
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3)

Report: vsseg2e64.v
llvm: vsseg2e64.v "vs3" "rs1" "vm"
sail: vsseg2e64.v "vs3" "rs1" "vm"
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3)

Report: vsseg2e8.v
llvm: vsseg2e8.v "vs3" "rs1" "vm"
sail: vsseg2e8.v "vs3" "rs1" "vm"
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3)

Report: vsseg3e16.v
llvm: vsseg3e16.v "vs3" "rs1" "vm"
sail: vsseg3e16.v "vs3" "rs1" "vm"
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3)

Report: vsseg3e32.v
llvm: vsseg3e32.v "vs3" "rs1" "vm"
sail: vsseg3e32.v "vs3" "rs1" "vm"
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3)

Report: vsseg3e64.v
llvm: vsseg3e64.v "vs3" "rs1" "vm"
sail: vsseg3e64.v "vs3" "rs1" "vm"
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3)

Report: vsseg3e8.v
llvm: vsseg3e8.v "vs3" "rs1" "vm"
sail: vsseg3e8.v "vs3" "rs1" "vm"
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3)

Report: vsseg4e16.v
llvm: vsseg4e16.v "vs3" "rs1" "vm"
sail: vsseg4e16.v "vs3" "rs1" "vm"
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3)

Report: vsseg4e32.v
llvm: vsseg4e32.v "vs3" "rs1" "vm"
sail: vsseg4e32.v "vs3" "rs1" "vm"
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3)

Report: vsseg4e64.v
llvm: vsseg4e64.v "vs3" "rs1" "vm"
sail: vsseg4e64.v "vs3" "rs1" "vm"
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3)

Report: vsseg4e8.v
llvm: vsseg4e8.v "vs3" "rs1" "vm"
sail: vsseg4e8.v "vs3" "rs1" "vm"
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3)

Report: vsseg5e16.v
llvm: vsseg5e16.v "vs3" "rs1" "vm"
sail: vsseg5e16.v "vs3" "rs1" "vm"
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3)

Report: vsseg5e32.v
llvm: vsseg5e32.v "vs3" "rs1" "vm"
sail: vsseg5e32.v "vs3" "rs1" "vm"
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3)

Report: vsseg5e64.v
llvm: vsseg5e64.v "vs3" "rs1" "vm"
sail: vsseg5e64.v "vs3" "rs1" "vm"
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3)

Report: vsseg5e8.v
llvm: vsseg5e8.v "vs3" "rs1" "vm"
sail: vsseg5e8.v "vs3" "rs1" "vm"
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3)

Report: vsseg6e16.v
llvm: vsseg6e16.v "vs3" "rs1" "vm"
sail: vsseg6e16.v "vs3" "rs1" "vm"
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3)

Report: vsseg6e32.v
llvm: vsseg6e32.v "vs3" "rs1" "vm"
sail: vsseg6e32.v "vs3" "rs1" "vm"
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3)

Report: vsseg6e64.v
llvm: vsseg6e64.v "vs3" "rs1" "vm"
sail: vsseg6e64.v "vs3" "rs1" "vm"
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3)

Report: vsseg6e8.v
llvm: vsseg6e8.v "vs3" "rs1" "vm"
sail: vsseg6e8.v "vs3" "rs1" "vm"
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3)

Report: vsseg7e16.v
llvm: vsseg7e16.v "vs3" "rs1" "vm"
sail: vsseg7e16.v "vs3" "rs1" "vm"
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3)

Report: vsseg7e32.v
llvm: vsseg7e32.v "vs3" "rs1" "vm"
sail: vsseg7e32.v "vs3" "rs1" "vm"
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3)

Report: vsseg7e64.v
llvm: vsseg7e64.v "vs3" "rs1" "vm"
sail: vsseg7e64.v "vs3" "rs1" "vm"
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3)

Report: vsseg7e8.v
llvm: vsseg7e8.v "vs3" "rs1" "vm"
sail: vsseg7e8.v "vs3" "rs1" "vm"
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3)

Report: vsseg8e16.v
llvm: vsseg8e16.v "vs3" "rs1" "vm"
sail: vsseg8e16.v "vs3" "rs1" "vm"
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3)

Report: vsseg8e32.v
llvm: vsseg8e32.v "vs3" "rs1" "vm"
sail: vsseg8e32.v "vs3" "rs1" "vm"
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3)

Report: vsseg8e64.v
llvm: vsseg8e64.v "vs3" "rs1" "vm"
sail: vsseg8e64.v "vs3" "rs1" "vm"
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3)

Report: vsseg8e8.v
llvm: vsseg8e8.v "vs3" "rs1" "vm"
sail: vsseg8e8.v "vs3" "rs1" "vm"
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3)

Report: vssra.vi
llvm: vssra.vi "vd" "vs2" "imm" "vm"
sail: vssra.vi "vd" "vs2" "simm" "vm"
sail vssra.vi: v0 - implicit in
vssra.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vssra.vv
llvm: vssra.vv "vd" "vs2" "vs1" "vm"
sail: vssra.vv "vd" "vs2" "vs1" "vm"
sail vssra.vv: v0 - implicit in
vssra.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vssra.vx
llvm: vssra.vx "vd" "vs2" "rs1" "vm"
sail: vssra.vx "vd" "vs2" "rs1" "vm"
sail vssra.vx: v0 - implicit in
vssra.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vssrl.vi
llvm: vssrl.vi "vd" "vs2" "imm" "vm"
sail: vssrl.vi "vd" "vs2" "simm" "vm"
sail vssrl.vi: v0 - implicit in
vssrl.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vssrl.vv
llvm: vssrl.vv "vd" "vs2" "vs1" "vm"
sail: vssrl.vv "vd" "vs2" "vs1" "vm"
sail vssrl.vv: v0 - implicit in
vssrl.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vssrl.vx
llvm: vssrl.vx "vd" "vs2" "rs1" "vm"
sail: vssrl.vx "vd" "vs2" "rs1" "vm"
sail vssrl.vx: v0 - implicit in
vssrl.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vssseg2e16.v
llvm: vssseg2e16.v "vs3" "rs1" "rs2" "vm"
sail: vssseg2e16.v "vs3" "rs1" "rs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)

Report: vssseg2e32.v
llvm: vssseg2e32.v "vs3" "rs1" "rs2" "vm"
sail: vssseg2e32.v "vs3" "rs1" "rs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)

Report: vssseg2e64.v
llvm: vssseg2e64.v "vs3" "rs1" "rs2" "vm"
sail: vssseg2e64.v "vs3" "rs1" "rs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)

Report: vssseg2e8.v
llvm: vssseg2e8.v "vs3" "rs1" "rs2" "vm"
sail: vssseg2e8.v "vs3" "rs1" "rs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)

Report: vssseg3e16.v
llvm: vssseg3e16.v "vs3" "rs1" "rs2" "vm"
sail: vssseg3e16.v "vs3" "rs1" "rs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)

Report: vssseg3e32.v
llvm: vssseg3e32.v "vs3" "rs1" "rs2" "vm"
sail: vssseg3e32.v "vs3" "rs1" "rs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)

Report: vssseg3e64.v
llvm: vssseg3e64.v "vs3" "rs1" "rs2" "vm"
sail: vssseg3e64.v "vs3" "rs1" "rs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)

Report: vssseg3e8.v
llvm: vssseg3e8.v "vs3" "rs1" "rs2" "vm"
sail: vssseg3e8.v "vs3" "rs1" "rs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)

Report: vssseg4e16.v
llvm: vssseg4e16.v "vs3" "rs1" "rs2" "vm"
sail: vssseg4e16.v "vs3" "rs1" "rs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)

Report: vssseg4e32.v
llvm: vssseg4e32.v "vs3" "rs1" "rs2" "vm"
sail: vssseg4e32.v "vs3" "rs1" "rs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)

Report: vssseg4e64.v
llvm: vssseg4e64.v "vs3" "rs1" "rs2" "vm"
sail: vssseg4e64.v "vs3" "rs1" "rs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)

Report: vssseg4e8.v
llvm: vssseg4e8.v "vs3" "rs1" "rs2" "vm"
sail: vssseg4e8.v "vs3" "rs1" "rs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)

Report: vssseg5e16.v
llvm: vssseg5e16.v "vs3" "rs1" "rs2" "vm"
sail: vssseg5e16.v "vs3" "rs1" "rs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)

Report: vssseg5e32.v
llvm: vssseg5e32.v "vs3" "rs1" "rs2" "vm"
sail: vssseg5e32.v "vs3" "rs1" "rs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)

Report: vssseg5e64.v
llvm: vssseg5e64.v "vs3" "rs1" "rs2" "vm"
sail: vssseg5e64.v "vs3" "rs1" "rs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)

Report: vssseg5e8.v
llvm: vssseg5e8.v "vs3" "rs1" "rs2" "vm"
sail: vssseg5e8.v "vs3" "rs1" "rs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)

Report: vssseg6e16.v
llvm: vssseg6e16.v "vs3" "rs1" "rs2" "vm"
sail: vssseg6e16.v "vs3" "rs1" "rs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)

Report: vssseg6e32.v
llvm: vssseg6e32.v "vs3" "rs1" "rs2" "vm"
sail: vssseg6e32.v "vs3" "rs1" "rs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)

Report: vssseg6e64.v
llvm: vssseg6e64.v "vs3" "rs1" "rs2" "vm"
sail: vssseg6e64.v "vs3" "rs1" "rs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)

Report: vssseg6e8.v
llvm: vssseg6e8.v "vs3" "rs1" "rs2" "vm"
sail: vssseg6e8.v "vs3" "rs1" "rs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)

Report: vssseg7e16.v
llvm: vssseg7e16.v "vs3" "rs1" "rs2" "vm"
sail: vssseg7e16.v "vs3" "rs1" "rs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)

Report: vssseg7e32.v
llvm: vssseg7e32.v "vs3" "rs1" "rs2" "vm"
sail: vssseg7e32.v "vs3" "rs1" "rs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)

Report: vssseg7e64.v
llvm: vssseg7e64.v "vs3" "rs1" "rs2" "vm"
sail: vssseg7e64.v "vs3" "rs1" "rs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)

Report: vssseg7e8.v
llvm: vssseg7e8.v "vs3" "rs1" "rs2" "vm"
sail: vssseg7e8.v "vs3" "rs1" "rs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)

Report: vssseg8e16.v
llvm: vssseg8e16.v "vs3" "rs1" "rs2" "vm"
sail: vssseg8e16.v "vs3" "rs1" "rs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)

Report: vssseg8e32.v
llvm: vssseg8e32.v "vs3" "rs1" "rs2" "vm"
sail: vssseg8e32.v "vs3" "rs1" "rs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)

Report: vssseg8e64.v
llvm: vssseg8e64.v "vs3" "rs1" "rs2" "vm"
sail: vssseg8e64.v "vs3" "rs1" "rs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)

Report: vssseg8e8.v
llvm: vssseg8e8.v "vs3" "rs1" "rs2" "vm"
sail: vssseg8e8.v "vs3" "rs1" "rs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)

Report: vssub.vv
llvm: vssub.vv "vd" "vs2" "vs1" "vm"
sail: vssub.vv "vd" "vs2" "vs1" "vm"
sail vssub.vv: v0 - implicit in
vssub.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vssub.vx
llvm: vssub.vx "vd" "vs2" "rs1" "vm"
sail: vssub.vx "vd" "vs2" "rs1" "vm"
sail vssub.vx: v0 - implicit in
vssub.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vssubu.vv
llvm: vssubu.vv "vd" "vs2" "vs1" "vm"
sail: vssubu.vv "vd" "vs2" "vs1" "vm"
sail vssubu.vv: v0 - implicit in
vssubu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vssubu.vx
llvm: vssubu.vx "vd" "vs2" "rs1" "vm"
sail: vssubu.vx "vd" "vs2" "rs1" "vm"
sail vssubu.vx: v0 - implicit in
vssubu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vsub.vv
llvm: vsub.vv "vd" "vs2" "vs1" "vm"
sail: vsub.vv "vd" "vs2" "vs1" "vm"
sail vsub.vv: v0 - implicit in
vsub.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vsub.vx
llvm: vsub.vx "vd" "vs2" "rs1" "vm"
sail: vsub.vx "vd" "vs2" "rs1" "vm"
sail vsub.vx: v0 - implicit in
vsub.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vsuxei16.v
llvm: vsuxei16.v "vs3" "rs1" "vs2" "vm"
sail: vsuxei16.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsuxei32.v
llvm: vsuxei32.v "vs3" "rs1" "vs2" "vm"
sail: vsuxei32.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsuxei64.v
llvm: vsuxei64.v "vs3" "rs1" "vs2" "vm"
sail: vsuxei64.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsuxei8.v
llvm: vsuxei8.v "vs3" "rs1" "vs2" "vm"
sail: vsuxei8.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsuxseg2ei16.v
llvm: vsuxseg2ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg2ei16.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsuxseg2ei32.v
llvm: vsuxseg2ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg2ei32.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsuxseg2ei64.v
llvm: vsuxseg2ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg2ei64.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsuxseg2ei8.v
llvm: vsuxseg2ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg2ei8.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsuxseg3ei16.v
llvm: vsuxseg3ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg3ei16.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsuxseg3ei32.v
llvm: vsuxseg3ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg3ei32.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsuxseg3ei64.v
llvm: vsuxseg3ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg3ei64.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsuxseg3ei8.v
llvm: vsuxseg3ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg3ei8.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsuxseg4ei16.v
llvm: vsuxseg4ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg4ei16.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsuxseg4ei32.v
llvm: vsuxseg4ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg4ei32.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsuxseg4ei64.v
llvm: vsuxseg4ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg4ei64.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsuxseg4ei8.v
llvm: vsuxseg4ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg4ei8.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsuxseg5ei16.v
llvm: vsuxseg5ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg5ei16.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsuxseg5ei32.v
llvm: vsuxseg5ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg5ei32.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsuxseg5ei64.v
llvm: vsuxseg5ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg5ei64.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsuxseg5ei8.v
llvm: vsuxseg5ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg5ei8.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsuxseg6ei16.v
llvm: vsuxseg6ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg6ei16.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsuxseg6ei32.v
llvm: vsuxseg6ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg6ei32.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsuxseg6ei64.v
llvm: vsuxseg6ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg6ei64.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsuxseg6ei8.v
llvm: vsuxseg6ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg6ei8.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsuxseg7ei16.v
llvm: vsuxseg7ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg7ei16.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsuxseg7ei32.v
llvm: vsuxseg7ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg7ei32.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsuxseg7ei64.v
llvm: vsuxseg7ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg7ei64.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsuxseg7ei8.v
llvm: vsuxseg7ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg7ei8.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsuxseg8ei16.v
llvm: vsuxseg8ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg8ei16.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsuxseg8ei32.v
llvm: vsuxseg8ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg8ei32.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsuxseg8ei64.v
llvm: vsuxseg8ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg8ei64.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vsuxseg8ei8.v
llvm: vsuxseg8ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg8ei8.v "vs3" "rs1" "vs2" "vm"
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)

Report: vwadd.vv
llvm: vwadd.vv "vd" "vs2" "vs1" "vm"
sail: vwadd.vv "vd" "vs2" "vs1" "vm"
sail vwadd.vv: v0 - implicit in
vwadd.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwadd.vx
llvm: vwadd.vx "vd" "vs2" "rs1" "vm"
sail: vwadd.vx "vd" "vs2" "rs1" "vm"
sail vwadd.vx: v0 - implicit in
vwadd.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vwadd.wv
llvm: vwadd.wv "vd" "vs2" "vs1" "vm"
sail: vwadd.wv "vd" "vs2" "vs1" "vm"
sail vwadd.wv: v0 - implicit in
vwadd.wv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwadd.wx
llvm: vwadd.wx "vd" "vs2" "rs1" "vm"
sail: vwadd.wx "vd" "vs2" "rs1" "vm"
sail vwadd.wx: v0 - implicit in
vwadd.wx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vwaddu.vv
llvm: vwaddu.vv "vd" "vs2" "vs1" "vm"
sail: vwaddu.vv "vd" "vs2" "vs1" "vm"
sail vwaddu.vv: v0 - implicit in
vwaddu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwaddu.vx
llvm: vwaddu.vx "vd" "vs2" "rs1" "vm"
sail: vwaddu.vx "vd" "vs2" "rs1" "vm"
sail vwaddu.vx: v0 - implicit in
vwaddu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vwaddu.wv
llvm: vwaddu.wv "vd" "vs2" "vs1" "vm"
sail: vwaddu.wv "vd" "vs2" "vs1" "vm"
sail vwaddu.wv: v0 - implicit in
vwaddu.wv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwaddu.wx
llvm: vwaddu.wx "vd" "vs2" "rs1" "vm"
sail: vwaddu.wx "vd" "vs2" "rs1" "vm"
sail vwaddu.wx: v0 - implicit in
vwaddu.wx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vwmacc.vv
llvm: vwmacc.vv "vd" "vs1" "vs2" "vm"
sail: vwmacc.vv "vd" "vs1" "vs2" "vm"
sail vwmacc.vv: v0 - implicit in
vwmacc.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vwmacc.vx
llvm: vwmacc.vx "vd" "rs1" "vs2" "vm"
sail: vwmacc.vx "vd" "rs1" "vs2" "vm"
sail vwmacc.vx: v0 - implicit in
vwmacc.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vwmaccsu.vv
llvm: vwmaccsu.vv "vd" "vs1" "vs2" "vm"
sail: vwmaccsu.vv "vd" "vs1" "vs2" "vm"
sail vwmaccsu.vv: v0 - implicit in
vwmaccsu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vwmaccsu.vx
llvm: vwmaccsu.vx "vd" "rs1" "vs2" "vm"
sail: vwmaccsu.vx "vd" "rs1" "vs2" "vm"
sail vwmaccsu.vx: v0 - implicit in
vwmaccsu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vwmaccu.vv
llvm: vwmaccu.vv "vd" "vs1" "vs2" "vm"
sail: vwmaccu.vv "vd" "vs1" "vs2" "vm"
sail vwmaccu.vv: v0 - implicit in
vwmaccu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vwmaccu.vx
llvm: vwmaccu.vx "vd" "rs1" "vs2" "vm"
sail: vwmaccu.vx "vd" "rs1" "vs2" "vm"
sail vwmaccu.vx: v0 - implicit in
vwmaccu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vwmaccus.vx
llvm: vwmaccus.vx "vd" "rs1" "vs2" "vm"
sail: vwmaccus.vx "vd" "rs1" "vs2" "vm"
sail vwmaccus.vx: v0 - implicit in
vwmaccus.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vwmul.vv
llvm: vwmul.vv "vd" "vs2" "vs1" "vm"
sail: vwmul.vv "vd" "vs2" "vs1" "vm"
sail vwmul.vv: v0 - implicit in
vwmul.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwmul.vx
llvm: vwmul.vx "vd" "vs2" "rs1" "vm"
sail: vwmul.vx "vd" "vs2" "rs1" "vm"
sail vwmul.vx: v0 - implicit in
vwmul.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vwmulsu.vv
llvm: vwmulsu.vv "vd" "vs2" "vs1" "vm"
sail: vwmulsu.vv "vd" "vs2" "vs1" "vm"
sail vwmulsu.vv: v0 - implicit in
vwmulsu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwmulsu.vx
llvm: vwmulsu.vx "vd" "vs2" "rs1" "vm"
sail: vwmulsu.vx "vd" "vs2" "rs1" "vm"
sail vwmulsu.vx: v0 - implicit in
vwmulsu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vwmulu.vv
llvm: vwmulu.vv "vd" "vs2" "vs1" "vm"
sail: vwmulu.vv "vd" "vs2" "vs1" "vm"
sail vwmulu.vv: v0 - implicit in
vwmulu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwmulu.vx
llvm: vwmulu.vx "vd" "vs2" "rs1" "vm"
sail: vwmulu.vx "vd" "vs2" "rs1" "vm"
sail vwmulu.vx: v0 - implicit in
vwmulu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vwredsum.vs
llvm: vwredsum.vs "vd" "vs2" "vs1" "vm"
sail: vwredsum.vs "vd" "vs2" "vs1" "vm"
sail vwredsum.vs: v0 - implicit in
vwredsum.vs: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwredsumu.vs
llvm: vwredsumu.vs "vd" "vs2" "vs1" "vm"
sail: vwredsumu.vs "vd" "vs2" "vs1" "vm"
sail vwredsumu.vs: v0 - implicit in
vwredsumu.vs: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwsub.vv
llvm: vwsub.vv "vd" "vs2" "vs1" "vm"
sail: vwsub.vv "vd" "vs2" "vs1" "vm"
sail vwsub.vv: v0 - implicit in
vwsub.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwsub.vx
llvm: vwsub.vx "vd" "vs2" "rs1" "vm"
sail: vwsub.vx "vd" "vs2" "rs1" "vm"
sail vwsub.vx: v0 - implicit in
vwsub.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vwsub.wv
llvm: vwsub.wv "vd" "vs2" "vs1" "vm"
sail: vwsub.wv "vd" "vs2" "vs1" "vm"
sail vwsub.wv: v0 - implicit in
vwsub.wv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwsub.wx
llvm: vwsub.wx "vd" "vs2" "rs1" "vm"
sail: vwsub.wx "vd" "vs2" "rs1" "vm"
sail vwsub.wx: v0 - implicit in
vwsub.wx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vwsubu.vv
llvm: vwsubu.vv "vd" "vs2" "vs1" "vm"
sail: vwsubu.vv "vd" "vs2" "vs1" "vm"
sail vwsubu.vv: v0 - implicit in
vwsubu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwsubu.vx
llvm: vwsubu.vx "vd" "vs2" "rs1" "vm"
sail: vwsubu.vx "vd" "vs2" "rs1" "vm"
sail vwsubu.vx: v0 - implicit in
vwsubu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vwsubu.wv
llvm: vwsubu.wv "vd" "vs2" "vs1" "vm"
sail: vwsubu.wv "vd" "vs2" "vs1" "vm"
sail vwsubu.wv: v0 - implicit in
vwsubu.wv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwsubu.wx
llvm: vwsubu.wx "vd" "vs2" "rs1" "vm"
sail: vwsubu.wx "vd" "vs2" "rs1" "vm"
sail vwsubu.wx: v0 - implicit in
vwsubu.wx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vxor.vi
llvm: vxor.vi "vd" "vs2" "imm" "vm"
sail: vxor.vi "vd" "vs2" "simm" "vm"
sail vxor.vi: v0 - implicit in
vxor.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vxor.vv
llvm: vxor.vv "vd" "vs2" "vs1" "vm"
sail: vxor.vv "vd" "vs2" "vs1" "vm"
sail vxor.vv: v0 - implicit in
vxor.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vxor.vx
llvm: vxor.vx "vd" "vs2" "rs1" "vm"
sail: vxor.vx "vd" "vs2" "rs1" "vm"
sail vxor.vx: v0 - implicit in
vxor.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vzext.vf2
llvm: vzext.vf2 "vd" "vs2" "vm"
sail: vzext.vf2 "vd" "vs2" "vm"
sail vzext.vf2: v0 - implicit in
vzext.vf2: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vzext.vf4
llvm: vzext.vf4 "vd" "vs2" "vm"
sail: vzext.vf4 "vd" "vs2" "vm"
sail vzext.vf4: v0 - implicit in
vzext.vf4: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vzext.vf8
llvm: vzext.vf8 "vd" "vs2" "vm"
sail: vzext.vf8 "vd" "vs2" "vm"
sail vzext.vf8: v0 - implicit in
vzext.vf8: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: wfi
llvm: wfi 
sail: wfi 
llvm wfi: rs1 - implicit in
llvm wfi: rs2 - implicit in
wfi: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (-1, rs2) (-1, rs1)
sail ins: 

Report: xnor
llvm: xnor "rd" "rs1" "rs2"
sail: xnor "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: xor
llvm: xor "rd" "rs1" "rs2"
sail: xor "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: xori
llvm: xori "rd" "rs1" "imm12"
sail: xori "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)

Report: xperm4
llvm: xperm4 "rd" "rs1" "rs2"
sail: xperm4 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: xperm8
llvm: xperm8 "rd" "rs1" "rs2"
sail: xperm8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: zext.h
llvm: zext.h "rd" "rs1"
sail: zext.h "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: zip
llvm: zip "rd" "rs1"
sail: zip "rd" "rs1"
zip: Different number of outs
zip: Different number of inputs
llvm outs: (0, rd)
sail outs: 
llvm ins: (1, rs1)
sail ins: 

