
*** Running xst
    with args -ifn "system_stub.xst" -ofn "system_stub.srp" -intstyle ise

Reading design: system_stub.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Speedway/Fall_12/Zynq_Intro/LED_Controller/LED_Controller.srcs/sources_1/imports/support_documents/PWM_Controller.v" into library work
Parsing module <PWM_Controller>.
WARNING:HDLCompiler:751 - "C:/Speedway/Fall_12/Zynq_Intro/LED_Controller/LED_Controller.srcs/sources_1/imports/support_documents/PWM_Controller.v" Line 35: Redeclaration of ansi port PWM_out is not allowed
Analyzing Verilog file "C:/Speedway/Fall_12/Zynq_Intro/LED_Controller/LED_Controller.srcs/sources_1/imports/support_documents/debouncer.v" into library work
Parsing module <debouncer>.
Analyzing Verilog file "C:/Speedway/Fall_12/Zynq_Intro/LED_Controller/LED_Controller.srcs/sources_1/edk/system/hdl/system.v" into library work
Parsing module <system>.
Parsing module <system_processing_system7_0_wrapper>.
Parsing module <system_axi_gpio_0_wrapper>.
Parsing module <system_axi_interconnect_1_wrapper>.
Analyzing Verilog file "C:/Speedway/Fall_12/Zynq_Intro/LED_Controller/LED_Controller.srcs/sources_1/edk/system/system_stub.v" into library work
Parsing module <system_stub>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <system_stub>.

Elaborating module <system>.
WARNING:HDLCompiler:1499 - "C:/Speedway/Fall_12/Zynq_Intro/LED_Controller/LED_Controller.srcs/sources_1/edk/system/hdl/system.v" Line 5: Empty module <system> remains a black box.

Elaborating module <PWM_Controller>.
WARNING:HDLCompiler:413 - "C:/Speedway/Fall_12/Zynq_Intro/LED_Controller/LED_Controller.srcs/sources_1/imports/support_documents/PWM_Controller.v" Line 38: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:91 - "C:/Speedway/Fall_12/Zynq_Intro/LED_Controller/LED_Controller.srcs/sources_1/imports/support_documents/PWM_Controller.v" Line 41: Signal <count> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <debouncer>.
WARNING:HDLCompiler:413 - "C:/Speedway/Fall_12/Zynq_Intro/LED_Controller/LED_Controller.srcs/sources_1/imports/support_documents/debouncer.v" Line 42: Result of 5-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_stub>.
    Related source file is "C:/Speedway/Fall_12/Zynq_Intro/LED_Controller/LED_Controller.srcs/sources_1/edk/system/system_stub.v".
    Set property "BOX_TYPE = user_black_box" for instance <system_i>.
    Summary:
	no macro.
Unit <system_stub> synthesized.

Synthesizing Unit <PWM_Controller>.
    Related source file is "C:/Speedway/Fall_12/Zynq_Intro/LED_Controller/LED_Controller.srcs/sources_1/imports/support_documents/PWM_Controller.v".
        period = 20
    Found 20-bit register for signal <count>.
    Found 20-bit adder for signal <count[19]_GND_3_o_add_1_OUT> created at line 38.
    Found 32-bit comparator greater for signal <GND_3_o_DutyCycle[31]_LessThan_4_o> created at line 41
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <PWM_Controller> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "C:/Speedway/Fall_12/Zynq_Intro/LED_Controller/LED_Controller.srcs/sources_1/imports/support_documents/debouncer.v".
        depth_select = 4
        data_width = 5
    Found 1-bit register for signal <button_ff<0><2>>.
    Found 1-bit register for signal <button_ff<0><1>>.
    Found 1-bit register for signal <button_ff<0><0>>.
    Found 1-bit register for signal <Buttons_out<0>>.
    Found 1-bit register for signal <button_ff<1><3>>.
    Found 1-bit register for signal <button_ff<1><2>>.
    Found 1-bit register for signal <button_ff<1><1>>.
    Found 1-bit register for signal <button_ff<1><0>>.
    Found 1-bit register for signal <Buttons_out<1>>.
    Found 1-bit register for signal <button_ff<2><3>>.
    Found 1-bit register for signal <button_ff<2><2>>.
    Found 1-bit register for signal <button_ff<2><1>>.
    Found 1-bit register for signal <button_ff<2><0>>.
    Found 1-bit register for signal <Buttons_out<2>>.
    Found 1-bit register for signal <button_ff<3><3>>.
    Found 1-bit register for signal <button_ff<3><2>>.
    Found 1-bit register for signal <button_ff<3><1>>.
    Found 1-bit register for signal <button_ff<3><0>>.
    Found 1-bit register for signal <Buttons_out<3>>.
    Found 1-bit register for signal <button_ff<4><3>>.
    Found 1-bit register for signal <button_ff<4><2>>.
    Found 1-bit register for signal <button_ff<4><1>>.
    Found 1-bit register for signal <button_ff<4><0>>.
    Found 1-bit register for signal <Buttons_out<4>>.
    Found 4-bit register for signal <valid_state>.
    Found 1-bit register for signal <button_ff<0><3>>.
    Found 4-bit adder for signal <button_ff[0][3]_GND_4_o_add_2_OUT> created at line 42.
    Found 4-bit adder for signal <button_ff[1][3]_GND_4_o_add_8_OUT> created at line 42.
    Found 4-bit adder for signal <button_ff[2][3]_GND_4_o_add_14_OUT> created at line 42.
    Found 4-bit adder for signal <button_ff[3][3]_GND_4_o_add_20_OUT> created at line 42.
    Found 4-bit adder for signal <button_ff[4][3]_GND_4_o_add_26_OUT> created at line 42.
    Found 4-bit comparator greater for signal <button_ff[0][3]_valid_state[3]_LessThan_2_o> created at line 41
    Found 4-bit comparator equal for signal <button_ff[0][3]_valid_state[3]_equal_6_o> created at line 49
    Found 4-bit comparator greater for signal <button_ff[1][3]_valid_state[3]_LessThan_8_o> created at line 41
    Found 4-bit comparator equal for signal <button_ff[1][3]_valid_state[3]_equal_12_o> created at line 49
    Found 4-bit comparator greater for signal <button_ff[2][3]_valid_state[3]_LessThan_14_o> created at line 41
    Found 4-bit comparator equal for signal <button_ff[2][3]_valid_state[3]_equal_18_o> created at line 49
    Found 4-bit comparator greater for signal <button_ff[3][3]_valid_state[3]_LessThan_20_o> created at line 41
    Found 4-bit comparator equal for signal <button_ff[3][3]_valid_state[3]_equal_24_o> created at line 49
    Found 4-bit comparator greater for signal <button_ff[4][3]_valid_state[3]_LessThan_26_o> created at line 41
    Found 4-bit comparator equal for signal <button_ff[4][3]_valid_state[3]_equal_30_o> created at line 49
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred  10 Comparator(s).
Unit <debouncer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 20-bit adder                                          : 1
 4-bit adder                                           : 5
# Registers                                            : 8
 20-bit register                                       : 1
 4-bit register                                        : 6
 5-bit register                                        : 1
# Comparators                                          : 11
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 5
 4-bit comparator greater                              : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <..\..\LED_Controller.srcs\sources_1\edk\system\implementation/system.ngc>.
Reading core <..\..\LED_Controller.srcs\sources_1\edk\system\implementation/system_axi_gpio_0_wrapper.ngc>.
Reading core <..\..\LED_Controller.srcs\sources_1\edk\system\implementation/system_processing_system7_0_wrapper.ngc>.
Reading core <..\..\LED_Controller.srcs\sources_1\edk\system\implementation/system_axi_interconnect_1_wrapper.ngc>.
Loading core <system_axi_gpio_0_wrapper> for timing and area information for instance <axi_gpio_0>.
Loading core <system_processing_system7_0_wrapper> for timing and area information for instance <processing_system7_0>.
Loading core <system_axi_interconnect_1_wrapper> for timing and area information for instance <axi_interconnect_1>.
Loading core <system> for timing and area information for instance <system_i>.

Synthesizing (advanced) Unit <PWM_Controller>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <PWM_Controller> synthesized (advanced).

Synthesizing (advanced) Unit <debouncer>.
The following registers are absorbed into counter <button_ff<1><3:0>>: 1 register on signal <button_ff<1><3:0>>.
The following registers are absorbed into counter <button_ff<0><3:0>>: 1 register on signal <button_ff<0><3:0>>.
The following registers are absorbed into counter <button_ff<2><3:0>>: 1 register on signal <button_ff<2><3:0>>.
The following registers are absorbed into counter <button_ff<3><3:0>>: 1 register on signal <button_ff<3><3:0>>.
The following registers are absorbed into counter <button_ff<4><3:0>>: 1 register on signal <button_ff<4><3:0>>.
Unit <debouncer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 6
 20-bit up counter                                     : 1
 4-bit up counter                                      : 5
# Registers                                            : 9
 Flip-Flops                                            : 9
# Comparators                                          : 11
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 5
 4-bit comparator greater                              : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <_i000035_0> (without init value) has a constant value of 1 in block <debouncer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000035_1> (without init value) has a constant value of 1 in block <debouncer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000035_2> (without init value) has a constant value of 1 in block <debouncer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000035_3> (without init value) has a constant value of 1 in block <debouncer>. This FF/Latch will be trimmed during the optimization process.

WARNING:Xst:528 - Multi-source in Unit <processing_system7_0> on signal <PS_SRSTB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_SRSTB_pin>
   Output port PS7:PSSRSTB of instance <system_i/processing_system7_0/processing_system7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <processing_system7_0> on signal <PS_CLK>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_CLK_pin>
   Output port PS7:PSCLK of instance <system_i/processing_system7_0/processing_system7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <processing_system7_0> on signal <PS_PORB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_PORB_pin>
   Output port PS7:PSPORB of instance <system_i/processing_system7_0/processing_system7_0/PS7_i>

Optimizing unit <system_stub> ...

Optimizing unit <debouncer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_stub, actual ratio is 0.
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi_interconnect_1> is equivalent to the following FF/Latch : <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi_interconnect_1> is equivalent to the following FF/Latch : <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi_interconnect_1> is equivalent to the following FF/Latch : <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi_interconnect_1> is equivalent to the following FF/Latch : <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi_interconnect_1> is equivalent to the following FF/Latch : <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi_interconnect_1> is equivalent to the following FF/Latch : <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 45
 Flip-Flops                                            : 45

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-------------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                             | Clock buffer(FF name)  | Load  |
-------------------------------------------------------------------------+------------------------+-------+
system_i/processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>| BUFG                   | 540   |
-------------------------------------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.868ns (Maximum Frequency: 258.532MHz)
   Minimum input arrival time before clock: 2.180ns
   Maximum output required time after clock: 2.521ns
   Maximum combinational path delay: 0.000ns

=========================================================================
