<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `I2C_INTERRUPT_MASK_REGISTER_0` mod in crate `libtegra`."><meta name="keywords" content="rust, rustlang, rust-lang, I2C_INTERRUPT_MASK_REGISTER_0"><title>libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0 - Rust</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css"><link rel="stylesheet" type="text/css" href="../../../light.css" id="themeStyle"><script src="../../../storage.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="shortcut icon" href="../../../favicon.ico"><style type="text/css">#crate-search{background-image:url("../../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../../libtegra/index.html'><div class='logo-container'><img src='../../../rust-logo.png' alt='logo'></div></a><p class='location'>Module I2C_INTERRUPT_MASK_REGISTER_0</p><div class="sidebar-elems"><div class="block items"><ul><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li><li><a href="#constants">Constants</a></li></ul></div><p class='location'><a href='../../index.html'>libtegra</a>::<wbr><a href='../index.html'>i2c</a></p><script>window.sidebarCurrent = {name: 'I2C_INTERRUPT_MASK_REGISTER_0', ty: 'mod', relpath: '../'};</script><script defer src="../sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!"><img src="../../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices"></div></div><script src="../../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><a id="settings-menu" href="../../../settings.html"><img src="../../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class='fqn'><span class='out-of-band'><span id='render-detail'><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class='inner'>&#x2212;</span>]</a></span><a class='srclink' href='../../../src/libtegra/home/runner/.cargo/registry/src/github.com-1ecc6299db9ec823/tock-registers-0.5.0/src/macros.rs.html#127-140' title='goto source code'>[src]</a></span><span class='in-band'>Module <a href='../../index.html'>libtegra</a>::<wbr><a href='../index.html'>i2c</a>::<wbr><a class="mod" href=''>I2C_INTERRUPT_MASK_REGISTER_0</a></span></h1><div class='docblock'><p>Bitfields of the <code>I2C_INTERRUPT_MASK_REGISTER_0</code> register.</p>
</div><h2 id='modules' class='section-header'><a href="#modules">Modules</a></h2>
<table><tr class='module-item'><td><a class="mod" href="ALL_PACKETS_XFER_COMPLETE_INT_EN/index.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::ALL_PACKETS_XFER_COMPLETE_INT_EN mod'>ALL_PACKETS_XFER_COMPLETE_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="ARB_LOST_INT_EN/index.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::ARB_LOST_INT_EN mod'>ARB_LOST_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="BUS_CLEAR_DONE_INT_EN/index.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::BUS_CLEAR_DONE_INT_EN mod'>BUS_CLEAR_DONE_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="NOACK_INT_EN/index.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::NOACK_INT_EN mod'>NOACK_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="PACKET_XFER_COMPLETE_INT_EN/index.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::PACKET_XFER_COMPLETE_INT_EN mod'>PACKET_XFER_COMPLETE_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="RFIFO_DATA_REQ_INT_EN/index.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::RFIFO_DATA_REQ_INT_EN mod'>RFIFO_DATA_REQ_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="RFIFO_UNF_INT_EN/index.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::RFIFO_UNF_INT_EN mod'>RFIFO_UNF_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="SLV_ACK_WITHHELD_INT_EN/index.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::SLV_ACK_WITHHELD_INT_EN mod'>SLV_ACK_WITHHELD_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="SLV_PACKET_XFER_COMPLETE_INT_EN/index.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::SLV_PACKET_XFER_COMPLETE_INT_EN mod'>SLV_PACKET_XFER_COMPLETE_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="SLV_PKT_XFER_ERR_INT_EN/index.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::SLV_PKT_XFER_ERR_INT_EN mod'>SLV_PKT_XFER_ERR_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="SLV_RD2WR_INT_EN/index.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::SLV_RD2WR_INT_EN mod'>SLV_RD2WR_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="SLV_RFIFO_DATA_REQ_INT_EN/index.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::SLV_RFIFO_DATA_REQ_INT_EN mod'>SLV_RFIFO_DATA_REQ_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="SLV_RFIFO_UNF_REQ_INT_EN/index.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::SLV_RFIFO_UNF_REQ_INT_EN mod'>SLV_RFIFO_UNF_REQ_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="SLV_RX_BUFFER_FILLED_INT_EN/index.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::SLV_RX_BUFFER_FILLED_INT_EN mod'>SLV_RX_BUFFER_FILLED_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="SLV_TFIFO_DATA_REQ_INT_EN/index.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::SLV_TFIFO_DATA_REQ_INT_EN mod'>SLV_TFIFO_DATA_REQ_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="SLV_TFIFO_OVF_REQ_INT_EN/index.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::SLV_TFIFO_OVF_REQ_INT_EN mod'>SLV_TFIFO_OVF_REQ_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="SLV_TX_BUFFER_REQ_INT_EN/index.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::SLV_TX_BUFFER_REQ_INT_EN mod'>SLV_TX_BUFFER_REQ_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="SLV_WR2RD_INT_EN/index.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::SLV_WR2RD_INT_EN mod'>SLV_WR2RD_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="TFIFO_DATA_REQ_INT_EN/index.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::TFIFO_DATA_REQ_INT_EN mod'>TFIFO_DATA_REQ_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="TFIFO_OVF_INT_EN/index.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::TFIFO_OVF_INT_EN mod'>TFIFO_OVF_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="TIMEOUT_INT_EN/index.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::TIMEOUT_INT_EN mod'>TIMEOUT_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="TLOW_MEXT_TIMEOUT_EN/index.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::TLOW_MEXT_TIMEOUT_EN mod'>TLOW_MEXT_TIMEOUT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="TLOW_SEXT_TIMEOUT_EN/index.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::TLOW_SEXT_TIMEOUT_EN mod'>TLOW_SEXT_TIMEOUT_EN</a></td><td class='docblock-short'></td></tr></table><h2 id='structs' class='section-header'><a href="#structs">Structs</a></h2>
<table><tr class='module-item'><td><a class="struct" href="struct.Register.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::Register struct'>Register</a></td><td class='docblock-short'></td></tr></table><h2 id='constants' class='section-header'><a href="#constants">Constants</a></h2>
<table><tr class='module-item'><td><a class="constant" href="constant.ALL_PACKETS_XFER_COMPLETE_INT_EN.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::ALL_PACKETS_XFER_COMPLETE_INT_EN constant'>ALL_PACKETS_XFER_COMPLETE_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.ARB_LOST_INT_EN.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::ARB_LOST_INT_EN constant'>ARB_LOST_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.BUS_CLEAR_DONE_INT_EN.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::BUS_CLEAR_DONE_INT_EN constant'>BUS_CLEAR_DONE_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.NOACK_INT_EN.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::NOACK_INT_EN constant'>NOACK_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.PACKET_XFER_COMPLETE_INT_EN.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::PACKET_XFER_COMPLETE_INT_EN constant'>PACKET_XFER_COMPLETE_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.RFIFO_DATA_REQ_INT_EN.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::RFIFO_DATA_REQ_INT_EN constant'>RFIFO_DATA_REQ_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.RFIFO_UNF_INT_EN.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::RFIFO_UNF_INT_EN constant'>RFIFO_UNF_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.SLV_ACK_WITHHELD_INT_EN.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::SLV_ACK_WITHHELD_INT_EN constant'>SLV_ACK_WITHHELD_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.SLV_PACKET_XFER_COMPLETE_INT_EN.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::SLV_PACKET_XFER_COMPLETE_INT_EN constant'>SLV_PACKET_XFER_COMPLETE_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.SLV_PKT_XFER_ERR_INT_EN.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::SLV_PKT_XFER_ERR_INT_EN constant'>SLV_PKT_XFER_ERR_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.SLV_RD2WR_INT_EN.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::SLV_RD2WR_INT_EN constant'>SLV_RD2WR_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.SLV_RFIFO_DATA_REQ_INT_EN.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::SLV_RFIFO_DATA_REQ_INT_EN constant'>SLV_RFIFO_DATA_REQ_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.SLV_RFIFO_UNF_REQ_INT_EN.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::SLV_RFIFO_UNF_REQ_INT_EN constant'>SLV_RFIFO_UNF_REQ_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.SLV_RX_BUFFER_FILLED_INT_EN.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::SLV_RX_BUFFER_FILLED_INT_EN constant'>SLV_RX_BUFFER_FILLED_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.SLV_TFIFO_DATA_REQ_INT_EN.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::SLV_TFIFO_DATA_REQ_INT_EN constant'>SLV_TFIFO_DATA_REQ_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.SLV_TFIFO_OVF_REQ_INT_EN.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::SLV_TFIFO_OVF_REQ_INT_EN constant'>SLV_TFIFO_OVF_REQ_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.SLV_TX_BUFFER_REQ_INT_EN.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::SLV_TX_BUFFER_REQ_INT_EN constant'>SLV_TX_BUFFER_REQ_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.SLV_WR2RD_INT_EN.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::SLV_WR2RD_INT_EN constant'>SLV_WR2RD_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.TFIFO_DATA_REQ_INT_EN.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::TFIFO_DATA_REQ_INT_EN constant'>TFIFO_DATA_REQ_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.TFIFO_OVF_INT_EN.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::TFIFO_OVF_INT_EN constant'>TFIFO_OVF_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.TIMEOUT_INT_EN.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::TIMEOUT_INT_EN constant'>TIMEOUT_INT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.TLOW_MEXT_TIMEOUT_EN.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::TLOW_MEXT_TIMEOUT_EN constant'>TLOW_MEXT_TIMEOUT_EN</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.TLOW_SEXT_TIMEOUT_EN.html" title='libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::TLOW_SEXT_TIMEOUT_EN constant'>TLOW_SEXT_TIMEOUT_EN</a></td><td class='docblock-short'></td></tr></table></section><section id="search" class="content hidden"></section><section class="footer"></section><script>window.rootPath = "../../../";window.currentCrate = "libtegra";</script><script src="../../../aliases.js"></script><script src="../../../main.js"></script><script defer src="../../../search-index.js"></script></body></html>