Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Dec 17 17:37:15 2021
| Host         : AfteRRaIN-acer running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calculator_timing_summary_routed.rpt -pb calculator_timing_summary_routed.pb -rpx calculator_timing_summary_routed.rpx -warn_on_violation
| Design       : calculator
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                              Violations  
---------  ----------------  -------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                              52          
TIMING-50  Warning           Unrealistic path requirement between same-level latches  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (52)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (84)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (5)

1. checking no_clock (52)
-------------------------
 There are 51 register/latch pins with no clock driven by root clock pin: br_gen/baud_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: c1/pulse/sig_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (84)
-------------------------------------------------
 There are 84 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (5)
----------------------------
 There are 5 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.375       -5.898                      5                   70       -1.097       -1.097                      1                   70        4.500        0.000                       0                    39  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.375       -5.898                      5                   70       -1.097       -1.097                      1                   70        4.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            5  Failing Endpoints,  Worst Slack       -1.375ns,  Total Violation       -5.898ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -1.097ns,  Total Violation       -1.097ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.375ns  (required time - arrival time)
  Source:                 send_counter_reg[3]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_counter_reg[0]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.495ns (41.954%)  route 0.685ns (58.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns
    Source Clock Delay      (SCD):    4.652ns
    Clock Pessimism Removal (CPR):    0.480ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.040ns
    Computed max time borrow:         5.040ns
    Time borrowed from endpoint:      5.040ns
    Time given to startpoint:         5.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.921     3.380    transmitter/clk_IBUF
    SLICE_X64Y36         LUT5 (Prop_lut5_I0_O)        0.124     3.504 r  transmitter/send_counter_reg[4]_i_3/O
                         net (fo=5, routed)           0.485     3.989    transmitter/send_counter_reg[4]_i_3_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.113 r  transmitter/send_counter_reg[4]_i_2/O
                         net (fo=5, routed)           0.539     4.652    transmitter_n_5
    SLICE_X63Y37         LDCE                                         r  send_counter_reg[3]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.042     9.694    
    SLICE_X63Y37                                      0.000     9.694 r  send_counter_reg[3]/D
    SLICE_X63Y37         LDCE (DToQ_ldce_D_Q)         0.371    10.065 r  send_counter_reg[3]/Q
                         net (fo=14, routed)          0.685    10.750    transmitter/Q[3]
    SLICE_X63Y36         LUT6 (Prop_lut6_I4_O)        0.124    10.874 r  transmitter/send_counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.874    transmitter_n_4
    SLICE_X63Y36         LDCE                                         r  send_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.635     3.023    transmitter/clk_IBUF
    SLICE_X64Y36         LUT5 (Prop_lut5_I0_O)        0.100     3.123 r  transmitter/send_counter_reg[4]_i_3/O
                         net (fo=5, routed)           0.409     3.533    transmitter/send_counter_reg[4]_i_3_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.100     3.633 r  transmitter/send_counter_reg[4]_i_2/O
                         net (fo=5, routed)           0.346     3.979    transmitter_n_5
    SLICE_X63Y36         LDCE                                         r  send_counter_reg[0]/G
                         clock pessimism              0.480     4.459    
                         time borrowed                5.040     9.499    
  -------------------------------------------------------------------
                         required time                          9.499    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                 -1.375    

Slack (VIOLATED) :        -1.315ns  (required time - arrival time)
  Source:                 send_counter_reg[0]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_counter_reg[4]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.497ns (35.993%)  route 0.884ns (64.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    0.480ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.042ns
    Computed max time borrow:         5.042ns
    Time borrowed from endpoint:      5.042ns
    Time given to startpoint:         5.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.921     3.380    transmitter/clk_IBUF
    SLICE_X64Y36         LUT5 (Prop_lut5_I0_O)        0.124     3.504 r  transmitter/send_counter_reg[4]_i_3/O
                         net (fo=5, routed)           0.485     3.989    transmitter/send_counter_reg[4]_i_3_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.113 r  transmitter/send_counter_reg[4]_i_2/O
                         net (fo=5, routed)           0.399     4.512    transmitter_n_5
    SLICE_X63Y36         LDCE                                         r  send_counter_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.040     9.552    
    SLICE_X63Y36                                      0.000     9.552 r  send_counter_reg[0]/D
    SLICE_X63Y36         LDCE (DToQ_ldce_D_Q)         0.373     9.925 r  send_counter_reg[0]/Q
                         net (fo=21, routed)          0.884    10.809    send_counter[0]
    SLICE_X63Y37         LUT6 (Prop_lut6_I3_O)        0.124    10.933 r  send_counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.933    send_counter_reg[4]_i_1_n_0
    SLICE_X63Y37         LDCE                                         r  send_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.635     3.023    transmitter/clk_IBUF
    SLICE_X64Y36         LUT5 (Prop_lut5_I0_O)        0.100     3.123 r  transmitter/send_counter_reg[4]_i_3/O
                         net (fo=5, routed)           0.409     3.533    transmitter/send_counter_reg[4]_i_3_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.100     3.633 r  transmitter/send_counter_reg[4]_i_2/O
                         net (fo=5, routed)           0.463     4.096    transmitter_n_5
    SLICE_X63Y37         LDCE                                         r  send_counter_reg[4]/G
                         clock pessimism              0.480     4.576    
                         time borrowed                5.042     9.618    
  -------------------------------------------------------------------
                         required time                          9.618    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                 -1.315    

Slack (VIOLATED) :        -1.080ns  (required time - arrival time)
  Source:                 send_counter_reg[1]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_counter_reg[2]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.495ns (43.333%)  route 0.647ns (56.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    0.480ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.040ns
    Computed max time borrow:         5.040ns
    Time borrowed from endpoint:      5.040ns
    Time given to startpoint:         5.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.921     3.380    transmitter/clk_IBUF
    SLICE_X64Y36         LUT5 (Prop_lut5_I0_O)        0.124     3.504 r  transmitter/send_counter_reg[4]_i_3/O
                         net (fo=5, routed)           0.485     3.989    transmitter/send_counter_reg[4]_i_3_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.113 r  transmitter/send_counter_reg[4]_i_2/O
                         net (fo=5, routed)           0.399     4.512    transmitter_n_5
    SLICE_X63Y36         LDCE                                         r  send_counter_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.042     9.554    
    SLICE_X63Y36                                      0.000     9.554 r  send_counter_reg[1]/D
    SLICE_X63Y36         LDCE (DToQ_ldce_D_Q)         0.371     9.925 r  send_counter_reg[1]/Q
                         net (fo=21, routed)          0.647    10.572    transmitter/Q[1]
    SLICE_X63Y37         LUT4 (Prop_lut4_I1_O)        0.124    10.696 r  transmitter/send_counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    10.696    transmitter_n_2
    SLICE_X63Y37         LDCE                                         r  send_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.635     3.023    transmitter/clk_IBUF
    SLICE_X64Y36         LUT5 (Prop_lut5_I0_O)        0.100     3.123 r  transmitter/send_counter_reg[4]_i_3/O
                         net (fo=5, routed)           0.409     3.533    transmitter/send_counter_reg[4]_i_3_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.100     3.633 r  transmitter/send_counter_reg[4]_i_2/O
                         net (fo=5, routed)           0.463     4.096    transmitter_n_5
    SLICE_X63Y37         LDCE                                         r  send_counter_reg[2]/G
                         clock pessimism              0.480     4.576    
                         time borrowed                5.040     9.616    
  -------------------------------------------------------------------
                         required time                          9.616    
                         arrival time                         -10.696    
  -------------------------------------------------------------------
                         slack                                 -1.080    

Slack (VIOLATED) :        -1.076ns  (required time - arrival time)
  Source:                 send_counter_reg[1]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_counter_reg[3]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.495ns (43.409%)  route 0.645ns (56.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    0.480ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.042ns
    Computed max time borrow:         5.042ns
    Time borrowed from endpoint:      5.042ns
    Time given to startpoint:         5.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.921     3.380    transmitter/clk_IBUF
    SLICE_X64Y36         LUT5 (Prop_lut5_I0_O)        0.124     3.504 r  transmitter/send_counter_reg[4]_i_3/O
                         net (fo=5, routed)           0.485     3.989    transmitter/send_counter_reg[4]_i_3_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.113 r  transmitter/send_counter_reg[4]_i_2/O
                         net (fo=5, routed)           0.399     4.512    transmitter_n_5
    SLICE_X63Y36         LDCE                                         r  send_counter_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.042     9.554    
    SLICE_X63Y36                                      0.000     9.554 r  send_counter_reg[1]/D
    SLICE_X63Y36         LDCE (DToQ_ldce_D_Q)         0.371     9.925 r  send_counter_reg[1]/Q
                         net (fo=21, routed)          0.645    10.570    transmitter/Q[1]
    SLICE_X63Y37         LUT5 (Prop_lut5_I3_O)        0.124    10.694 r  transmitter/send_counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    10.694    transmitter_n_1
    SLICE_X63Y37         LDCE                                         r  send_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.635     3.023    transmitter/clk_IBUF
    SLICE_X64Y36         LUT5 (Prop_lut5_I0_O)        0.100     3.123 r  transmitter/send_counter_reg[4]_i_3/O
                         net (fo=5, routed)           0.409     3.533    transmitter/send_counter_reg[4]_i_3_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.100     3.633 r  transmitter/send_counter_reg[4]_i_2/O
                         net (fo=5, routed)           0.463     4.096    transmitter_n_5
    SLICE_X63Y37         LDCE                                         r  send_counter_reg[3]/G
                         clock pessimism              0.480     4.576    
                         time borrowed                5.042     9.618    
  -------------------------------------------------------------------
                         required time                          9.618    
                         arrival time                         -10.694    
  -------------------------------------------------------------------
                         slack                                 -1.076    

Slack (VIOLATED) :        -1.052ns  (required time - arrival time)
  Source:                 send_counter_reg[0]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_counter_reg[1]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.497ns (47.166%)  route 0.557ns (52.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    0.533ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.042ns
    Computed max time borrow:         5.042ns
    Time borrowed from endpoint:      5.042ns
    Time given to startpoint:         5.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.921     3.380    transmitter/clk_IBUF
    SLICE_X64Y36         LUT5 (Prop_lut5_I0_O)        0.124     3.504 r  transmitter/send_counter_reg[4]_i_3/O
                         net (fo=5, routed)           0.485     3.989    transmitter/send_counter_reg[4]_i_3_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.113 r  transmitter/send_counter_reg[4]_i_2/O
                         net (fo=5, routed)           0.399     4.512    transmitter_n_5
    SLICE_X63Y36         LDCE                                         r  send_counter_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.040     9.552    
    SLICE_X63Y36                                      0.000     9.552 r  send_counter_reg[0]/D
    SLICE_X63Y36         LDCE (DToQ_ldce_D_Q)         0.373     9.925 r  send_counter_reg[0]/Q
                         net (fo=21, routed)          0.557    10.482    transmitter/Q[0]
    SLICE_X63Y36         LUT3 (Prop_lut3_I1_O)        0.124    10.606 r  transmitter/send_counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.606    transmitter_n_3
    SLICE_X63Y36         LDCE                                         r  send_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.635     3.023    transmitter/clk_IBUF
    SLICE_X64Y36         LUT5 (Prop_lut5_I0_O)        0.100     3.123 r  transmitter/send_counter_reg[4]_i_3/O
                         net (fo=5, routed)           0.409     3.533    transmitter/send_counter_reg[4]_i_3_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.100     3.633 r  transmitter/send_counter_reg[4]_i_2/O
                         net (fo=5, routed)           0.346     3.979    transmitter_n_5
    SLICE_X63Y36         LDCE                                         r  send_counter_reg[1]/G
                         clock pessimism              0.533     4.512    
                         time borrowed                5.042     9.554    
  -------------------------------------------------------------------
                         required time                          9.554    
                         arrival time                         -10.606    
  -------------------------------------------------------------------
                         slack                                 -1.052    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 br_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_gen/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.256ns  (logic 2.667ns (42.631%)  route 3.589ns (57.369%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    br_gen/clk
    SLICE_X34Y43         FDRE                                         r  br_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  br_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.646     6.249    br_gen/counter_reg[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.829 r  br_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.829    br_gen/counter_reg[0]_i_15_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.943 r  br_gen/counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.943    br_gen/counter_reg[0]_i_8_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  br_gen/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.057    br_gen/counter_reg[0]_i_9_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  br_gen/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.171    br_gen/counter_reg[0]_i_12_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  br_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.285    br_gen/counter_reg[0]_i_14_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  br_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.399    br_gen/counter_reg[0]_i_10_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  br_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.001     7.514    br_gen/counter_reg[0]_i_16_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.848 f  br_gen/counter_reg[0]_i_19/O[1]
                         net (fo=1, routed)           0.984     8.831    br_gen/counter_reg[0]_i_19_n_6
    SLICE_X32Y47         LUT4 (Prop_lut4_I3_O)        0.303     9.134 f  br_gen/counter[0]_i_13/O
                         net (fo=1, routed)           0.492     9.627    br_gen/counter[0]_i_13_n_0
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.124     9.751 r  br_gen/counter[0]_i_4/O
                         net (fo=2, routed)           0.650    10.400    br_gen/counter[0]_i_4_n_0
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.124    10.524 r  br_gen/counter[0]_i_1/O
                         net (fo=32, routed)          0.817    11.341    br_gen/clear
    SLICE_X34Y49         FDRE                                         r  br_gen/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    br_gen/clk
    SLICE_X34Y49         FDRE                                         r  br_gen/counter_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.524    14.502    br_gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -11.341    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 br_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_gen/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.256ns  (logic 2.667ns (42.631%)  route 3.589ns (57.369%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    br_gen/clk
    SLICE_X34Y43         FDRE                                         r  br_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  br_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.646     6.249    br_gen/counter_reg[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.829 r  br_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.829    br_gen/counter_reg[0]_i_15_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.943 r  br_gen/counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.943    br_gen/counter_reg[0]_i_8_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  br_gen/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.057    br_gen/counter_reg[0]_i_9_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  br_gen/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.171    br_gen/counter_reg[0]_i_12_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  br_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.285    br_gen/counter_reg[0]_i_14_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  br_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.399    br_gen/counter_reg[0]_i_10_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  br_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.001     7.514    br_gen/counter_reg[0]_i_16_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.848 f  br_gen/counter_reg[0]_i_19/O[1]
                         net (fo=1, routed)           0.984     8.831    br_gen/counter_reg[0]_i_19_n_6
    SLICE_X32Y47         LUT4 (Prop_lut4_I3_O)        0.303     9.134 f  br_gen/counter[0]_i_13/O
                         net (fo=1, routed)           0.492     9.627    br_gen/counter[0]_i_13_n_0
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.124     9.751 r  br_gen/counter[0]_i_4/O
                         net (fo=2, routed)           0.650    10.400    br_gen/counter[0]_i_4_n_0
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.124    10.524 r  br_gen/counter[0]_i_1/O
                         net (fo=32, routed)          0.817    11.341    br_gen/clear
    SLICE_X34Y49         FDRE                                         r  br_gen/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    br_gen/clk
    SLICE_X34Y49         FDRE                                         r  br_gen/counter_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.524    14.502    br_gen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -11.341    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 br_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_gen/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.256ns  (logic 2.667ns (42.631%)  route 3.589ns (57.369%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    br_gen/clk
    SLICE_X34Y43         FDRE                                         r  br_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  br_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.646     6.249    br_gen/counter_reg[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.829 r  br_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.829    br_gen/counter_reg[0]_i_15_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.943 r  br_gen/counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.943    br_gen/counter_reg[0]_i_8_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  br_gen/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.057    br_gen/counter_reg[0]_i_9_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  br_gen/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.171    br_gen/counter_reg[0]_i_12_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  br_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.285    br_gen/counter_reg[0]_i_14_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  br_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.399    br_gen/counter_reg[0]_i_10_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  br_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.001     7.514    br_gen/counter_reg[0]_i_16_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.848 f  br_gen/counter_reg[0]_i_19/O[1]
                         net (fo=1, routed)           0.984     8.831    br_gen/counter_reg[0]_i_19_n_6
    SLICE_X32Y47         LUT4 (Prop_lut4_I3_O)        0.303     9.134 f  br_gen/counter[0]_i_13/O
                         net (fo=1, routed)           0.492     9.627    br_gen/counter[0]_i_13_n_0
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.124     9.751 r  br_gen/counter[0]_i_4/O
                         net (fo=2, routed)           0.650    10.400    br_gen/counter[0]_i_4_n_0
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.124    10.524 r  br_gen/counter[0]_i_1/O
                         net (fo=32, routed)          0.817    11.341    br_gen/clear
    SLICE_X34Y49         FDRE                                         r  br_gen/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    br_gen/clk
    SLICE_X34Y49         FDRE                                         r  br_gen/counter_reg[26]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.524    14.502    br_gen/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -11.341    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 br_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_gen/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.256ns  (logic 2.667ns (42.631%)  route 3.589ns (57.369%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    br_gen/clk
    SLICE_X34Y43         FDRE                                         r  br_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  br_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.646     6.249    br_gen/counter_reg[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.829 r  br_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.829    br_gen/counter_reg[0]_i_15_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.943 r  br_gen/counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.943    br_gen/counter_reg[0]_i_8_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  br_gen/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.057    br_gen/counter_reg[0]_i_9_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  br_gen/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.171    br_gen/counter_reg[0]_i_12_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  br_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.285    br_gen/counter_reg[0]_i_14_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  br_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.399    br_gen/counter_reg[0]_i_10_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  br_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.001     7.514    br_gen/counter_reg[0]_i_16_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.848 f  br_gen/counter_reg[0]_i_19/O[1]
                         net (fo=1, routed)           0.984     8.831    br_gen/counter_reg[0]_i_19_n_6
    SLICE_X32Y47         LUT4 (Prop_lut4_I3_O)        0.303     9.134 f  br_gen/counter[0]_i_13/O
                         net (fo=1, routed)           0.492     9.627    br_gen/counter[0]_i_13_n_0
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.124     9.751 r  br_gen/counter[0]_i_4/O
                         net (fo=2, routed)           0.650    10.400    br_gen/counter[0]_i_4_n_0
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.124    10.524 r  br_gen/counter[0]_i_1/O
                         net (fo=32, routed)          0.817    11.341    br_gen/clear
    SLICE_X34Y49         FDRE                                         r  br_gen/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    br_gen/clk
    SLICE_X34Y49         FDRE                                         r  br_gen/counter_reg[27]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.524    14.502    br_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -11.341    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.188ns  (required time - arrival time)
  Source:                 br_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 2.667ns (42.655%)  route 3.585ns (57.345%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    br_gen/clk
    SLICE_X34Y43         FDRE                                         r  br_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  br_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.646     6.249    br_gen/counter_reg[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.829 r  br_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.829    br_gen/counter_reg[0]_i_15_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.943 r  br_gen/counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.943    br_gen/counter_reg[0]_i_8_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  br_gen/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.057    br_gen/counter_reg[0]_i_9_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  br_gen/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.171    br_gen/counter_reg[0]_i_12_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  br_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.285    br_gen/counter_reg[0]_i_14_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  br_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.399    br_gen/counter_reg[0]_i_10_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  br_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.001     7.514    br_gen/counter_reg[0]_i_16_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.848 f  br_gen/counter_reg[0]_i_19/O[1]
                         net (fo=1, routed)           0.984     8.831    br_gen/counter_reg[0]_i_19_n_6
    SLICE_X32Y47         LUT4 (Prop_lut4_I3_O)        0.303     9.134 f  br_gen/counter[0]_i_13/O
                         net (fo=1, routed)           0.492     9.627    br_gen/counter[0]_i_13_n_0
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.124     9.751 r  br_gen/counter[0]_i_4/O
                         net (fo=2, routed)           0.650    10.400    br_gen/counter[0]_i_4_n_0
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.124    10.524 r  br_gen/counter[0]_i_1/O
                         net (fo=32, routed)          0.813    11.338    br_gen/clear
    SLICE_X34Y43         FDRE                                         r  br_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.444    14.785    br_gen/clk
    SLICE_X34Y43         FDRE                                         r  br_gen/counter_reg[0]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X34Y43         FDRE (Setup_fdre_C_R)       -0.524    14.526    br_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  3.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.097ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_counter_reg[4]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.860ns  (logic 1.488ns (38.548%)  route 2.372ns (61.452%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.652ns = ( 9.652 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=3, routed)           2.372     8.760    clk_IBUF
    SLICE_X63Y37         LUT6 (Prop_lut6_I5_O)        0.100     8.860 f  send_counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     8.860    send_counter_reg[4]_i_1_n_0
    SLICE_X63Y37         LDCE                                         f  send_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=3, routed)           1.921     8.380    transmitter/clk_IBUF
    SLICE_X64Y36         LUT5 (Prop_lut5_I0_O)        0.124     8.504 f  transmitter/send_counter_reg[4]_i_3/O
                         net (fo=5, routed)           0.485     8.989    transmitter/send_counter_reg[4]_i_3_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.113 f  transmitter/send_counter_reg[4]_i_2/O
                         net (fo=5, routed)           0.539     9.652    transmitter_n_5
    SLICE_X63Y37         LDCE                                         f  send_counter_reg[4]/G
                         clock pessimism              0.000     9.652    
                         clock uncertainty            0.035     9.687    
    SLICE_X63Y37         LDCE (Hold_ldce_G_D)         0.270     9.957    send_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.957    
                         arrival time                           8.860    
  -------------------------------------------------------------------
                         slack                                 -1.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 br_gen/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_gen/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    br_gen/clk
    SLICE_X34Y49         FDRE                                         r  br_gen/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  br_gen/counter_reg[26]/Q
                         net (fo=2, routed)           0.125     1.736    br_gen/counter_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  br_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    br_gen/counter_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.945 r  br_gen/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.945    br_gen/counter_reg[28]_i_1_n_7
    SLICE_X34Y50         FDRE                                         r  br_gen/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    br_gen/clk
    SLICE_X34Y50         FDRE                                         r  br_gen/counter_reg[28]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    br_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 br_gen/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_gen/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    br_gen/clk
    SLICE_X34Y49         FDRE                                         r  br_gen/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  br_gen/counter_reg[26]/Q
                         net (fo=2, routed)           0.125     1.736    br_gen/counter_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  br_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    br_gen/counter_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.958 r  br_gen/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.958    br_gen/counter_reg[28]_i_1_n_5
    SLICE_X34Y50         FDRE                                         r  br_gen/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    br_gen/clk
    SLICE_X34Y50         FDRE                                         r  br_gen/counter_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    br_gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 br_gen/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_gen/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    br_gen/clk
    SLICE_X34Y49         FDRE                                         r  br_gen/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  br_gen/counter_reg[26]/Q
                         net (fo=2, routed)           0.125     1.736    br_gen/counter_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  br_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    br_gen/counter_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.981 r  br_gen/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.981    br_gen/counter_reg[28]_i_1_n_6
    SLICE_X34Y50         FDRE                                         r  br_gen/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    br_gen/clk
    SLICE_X34Y50         FDRE                                         r  br_gen/counter_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    br_gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 br_gen/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    br_gen/clk
    SLICE_X34Y49         FDRE                                         r  br_gen/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  br_gen/counter_reg[26]/Q
                         net (fo=2, routed)           0.125     1.736    br_gen/counter_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  br_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    br_gen/counter_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.983 r  br_gen/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.983    br_gen/counter_reg[28]_i_1_n_4
    SLICE_X34Y50         FDRE                                         r  br_gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    br_gen/clk
    SLICE_X34Y50         FDRE                                         r  br_gen/counter_reg[31]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    br_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 br_gen/baud_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_gen/baud_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    br_gen/clk
    SLICE_X33Y46         FDRE                                         r  br_gen/baud_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  br_gen/baud_reg/Q
                         net (fo=2, routed)           0.168     1.755    br_gen/baud
    SLICE_X33Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.800 r  br_gen/baud_i_1/O
                         net (fo=1, routed)           0.000     1.800    br_gen/baud_i_1_n_0
    SLICE_X33Y46         FDRE                                         r  br_gen/baud_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    br_gen/clk
    SLICE_X33Y46         FDRE                                         r  br_gen/baud_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    br_gen/baud_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 br_gen/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_gen/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    br_gen/clk
    SLICE_X34Y45         FDRE                                         r  br_gen/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  br_gen/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.735    br_gen/counter_reg[10]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  br_gen/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    br_gen/counter_reg[8]_i_1_n_5
    SLICE_X34Y45         FDRE                                         r  br_gen/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    br_gen/clk
    SLICE_X34Y45         FDRE                                         r  br_gen/counter_reg[10]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    br_gen/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 br_gen/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_gen/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    br_gen/clk
    SLICE_X34Y46         FDRE                                         r  br_gen/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  br_gen/counter_reg[14]/Q
                         net (fo=2, routed)           0.125     1.735    br_gen/counter_reg[14]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  br_gen/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    br_gen/counter_reg[12]_i_1_n_5
    SLICE_X34Y46         FDRE                                         r  br_gen/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    br_gen/clk
    SLICE_X34Y46         FDRE                                         r  br_gen/counter_reg[14]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    br_gen/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 br_gen/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_gen/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    br_gen/clk
    SLICE_X34Y47         FDRE                                         r  br_gen/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  br_gen/counter_reg[18]/Q
                         net (fo=2, routed)           0.125     1.736    br_gen/counter_reg[18]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  br_gen/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    br_gen/counter_reg[16]_i_1_n_5
    SLICE_X34Y47         FDRE                                         r  br_gen/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    br_gen/clk
    SLICE_X34Y47         FDRE                                         r  br_gen/counter_reg[18]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.134     1.580    br_gen/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 br_gen/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_gen/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    br_gen/clk
    SLICE_X34Y48         FDRE                                         r  br_gen/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  br_gen/counter_reg[22]/Q
                         net (fo=2, routed)           0.125     1.736    br_gen/counter_reg[22]
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  br_gen/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    br_gen/counter_reg[20]_i_1_n_5
    SLICE_X34Y48         FDRE                                         r  br_gen/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    br_gen/clk
    SLICE_X34Y48         FDRE                                         r  br_gen/counter_reg[22]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.134     1.580    br_gen/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y46   br_gen/baud_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   br_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   br_gen/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   br_gen/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   br_gen/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   br_gen/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   br_gen/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   br_gen/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   br_gen/counter_reg[16]/C
Low Pulse Width   Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X63Y36   send_counter_reg[0]/G
Low Pulse Width   Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X63Y36   send_counter_reg[0]/G
Low Pulse Width   Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X63Y36   send_counter_reg[1]/G
Low Pulse Width   Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X63Y36   send_counter_reg[1]/G
Low Pulse Width   Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X63Y37   send_counter_reg[2]/G
Low Pulse Width   Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X63Y37   send_counter_reg[2]/G
Low Pulse Width   Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X63Y37   send_counter_reg[3]/G
Low Pulse Width   Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X63Y37   send_counter_reg[3]/G
Low Pulse Width   Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X63Y37   send_counter_reg[4]/G
Low Pulse Width   Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X63Y37   send_counter_reg[4]/G
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   br_gen/baud_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   br_gen/baud_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   br_gen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   br_gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   br_gen/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   br_gen/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   br_gen/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   br_gen/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   br_gen/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   br_gen/counter_reg[12]/C



