Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date             : Mon Mar  1 18:24:05 2021
| Host             : hw-dev running 64-bit Ubuntu 18.04.5 LTS
| Command          : report_power -file tri_mode_ethernet_mac_0_example_design_ddr_power_routed.rpt -pb tri_mode_ethernet_mac_0_example_design_ddr_power_summary_routed.pb -rpx tri_mode_ethernet_mac_0_example_design_ddr_power_routed.rpx
| Design           : tri_mode_ethernet_mac_0_example_design_ddr
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.284        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.186        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.7         |
| Junction Temperature (C) | 26.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.050 |       12 |       --- |             --- |
| Slice Logic              |     0.005 |    18281 |       --- |             --- |
|   LUT as Logic           |     0.003 |     4858 |     63400 |            7.66 |
|   Register               |    <0.001 |     9693 |    126800 |            7.64 |
|   LUT as Shift Register  |    <0.001 |      677 |     19000 |            3.56 |
|   LUT as Distributed RAM |    <0.001 |      309 |     19000 |            1.63 |
|   CARRY4                 |    <0.001 |      240 |     15850 |            1.51 |
|   F7/F8 Muxes            |    <0.001 |      141 |     63400 |            0.22 |
|   Others                 |     0.000 |     1089 |       --- |             --- |
| Signals                  |     0.007 |    13814 |       --- |             --- |
| Block RAM                |     0.011 |       15 |       135 |           11.11 |
| MMCM                     |     0.107 |        1 |         6 |           16.67 |
| DSPs                     |     0.000 |        6 |       240 |            2.50 |
| I/O                      |     0.006 |       11 |       210 |            5.24 |
| Static Power             |     0.098 |          |           |                 |
| Total                    |     0.284 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.089 |       0.073 |      0.016 |
| Vccaux    |       1.800 |     0.077 |       0.059 |      0.018 |
| Vcco33    |       3.300 |     0.006 |       0.002 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                                     | Constraint (ns) |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------------+
| clk_out1_clk_wiz_0                                                                         | clocking_wizard/inst/clk_out1_clk_wiz_0                                                    |             8.0 |
| clk_out2_clk_wiz_0                                                                         | clocking_wizard/inst/clk_out2_clk_wiz_0                                                    |            20.0 |
| clk_out3_clk_wiz_0                                                                         | clocking_wizard/inst/clk_out3_clk_wiz_0                                                    |            20.0 |
| clk_out4_clk_wiz_0                                                                         | clocking_wizard/inst/clk_out4_clk_wiz_0                                                    |             8.0 |
| clkfbout_clk_wiz_0                                                                         | clocking_wizard/inst/clkfbout_clk_wiz_0                                                    |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                       |            33.0 |
| sys_clk_pin                                                                                | sys_clk                                                                                    |            10.0 |
| sys_clk_pin                                                                                | sys_clk_IBUF_BUFG                                                                          |            10.0 |
| trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk                 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |            40.0 |
| trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk                 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |            40.0 |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------+-----------+
| Name                                       | Power (W) |
+--------------------------------------------+-----------+
| tri_mode_ethernet_mac_0_example_design_ddr |     0.186 |
|   axi_lite_controller                      |     0.002 |
|   clocking_wizard                          |     0.108 |
|     inst                                   |     0.108 |
|   dbg_hub                                  |     0.003 |
|     inst                                   |     0.003 |
|       BSCANID.u_xsdbm_id                   |     0.003 |
|   ip_layer_inst                            |     0.003 |
|     rx                                     |     0.003 |
|       eth_hdr_register                     |     0.001 |
|       ip_hdr_register                      |     0.001 |
|   trimac_fifo_block                        |     0.019 |
|     trimac_sup_block                       |     0.015 |
|       tri_mode_ethernet_mac_i              |     0.015 |
|     user_side_FIFO                         |     0.005 |
|       rx_fifo_i                            |     0.003 |
|       tx_fifo_i                            |     0.002 |
|   u_ila_0                                  |     0.035 |
|     inst                                   |     0.035 |
|       ila_core_inst                        |     0.035 |
|   u_ila_1                                  |     0.006 |
|     inst                                   |     0.006 |
|       ila_core_inst                        |     0.006 |
|   vio                                      |     0.001 |
|     inst                                   |     0.001 |
|       U_XSDB_SLAVE                         |     0.001 |
+--------------------------------------------+-----------+


