Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 08673c8a98504271b50fc4339f3b444a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot value_compare_tb_behav xil_defaultlib.value_compare_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [D:/Vivado_tasks/lab_task1_part_2/value_compare_tb.sv:45]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [D:/Vivado_tasks/lab_task1_part_2/value_compare_tb.sv:56]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [D:/Vivado_tasks/lab_task1_part_2/value_compare_tb.sv:67]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [D:/Vivado_tasks/lab_task1_part_2/value_compare_tb.sv:78]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 45, File D:/Vivado_tasks/lab_task1_part_2/value_compare_tb.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 56, File D:/Vivado_tasks/lab_task1_part_2/value_compare_tb.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 67, File D:/Vivado_tasks/lab_task1_part_2/value_compare_tb.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 78, File D:/Vivado_tasks/lab_task1_part_2/value_compare_tb.sv
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Vivado_tasks/lab_task1_part_2/value_compare.sv" Line 1. Module compare doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.value_compare_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot value_compare_tb_behav
