# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do CodTeclado_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/fbarr/OneDrive/Desktop/Quartus\ Project/SistDigitais/CodTeclado {C:/Users/fbarr/OneDrive/Desktop/Quartus Project/SistDigitais/CodTeclado/CodTeclado.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:56 on Nov 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fbarr/OneDrive/Desktop/Quartus Project/SistDigitais/CodTeclado" C:/Users/fbarr/OneDrive/Desktop/Quartus Project/SistDigitais/CodTeclado/CodTeclado.v 
# -- Compiling module CodTeclado
# 
# Top level modules:
# 	CodTeclado
# End time: 17:31:56 on Nov 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/fbarr/OneDrive/Desktop/Quartus\ Project/SistDigitais/CodTeclado {C:/Users/fbarr/OneDrive/Desktop/Quartus Project/SistDigitais/CodTeclado/DriverTeclado.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:56 on Nov 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fbarr/OneDrive/Desktop/Quartus Project/SistDigitais/CodTeclado" C:/Users/fbarr/OneDrive/Desktop/Quartus Project/SistDigitais/CodTeclado/DriverTeclado.v 
# -- Compiling module DriverTeclado
# 
# Top level modules:
# 	DriverTeclado
# End time: 17:31:56 on Nov 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/fbarr/OneDrive/Desktop/Quartus\ Project/SistDigitais/CodTeclado {C:/Users/fbarr/OneDrive/Desktop/Quartus Project/SistDigitais/CodTeclado/CodificadorGray.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:56 on Nov 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fbarr/OneDrive/Desktop/Quartus Project/SistDigitais/CodTeclado" C:/Users/fbarr/OneDrive/Desktop/Quartus Project/SistDigitais/CodTeclado/CodificadorGray.v 
# -- Compiling module CodificadorGray
# 
# Top level modules:
# 	CodificadorGray
# End time: 17:31:56 on Nov 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/fbarr/OneDrive/Desktop/Quartus\ Project/SistDigitais/CodTeclado {C:/Users/fbarr/OneDrive/Desktop/Quartus Project/SistDigitais/CodTeclado/DecodificadorGray.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:56 on Nov 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fbarr/OneDrive/Desktop/Quartus Project/SistDigitais/CodTeclado" C:/Users/fbarr/OneDrive/Desktop/Quartus Project/SistDigitais/CodTeclado/DecodificadorGray.v 
# -- Compiling module DecodificadorGray
# 
# Top level modules:
# 	DecodificadorGray
# End time: 17:31:56 on Nov 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/fbarr/OneDrive/Desktop/Quartus\ Project/SistDigitais/CodTeclado {C:/Users/fbarr/OneDrive/Desktop/Quartus Project/SistDigitais/CodTeclado/CodTecladoTB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:56 on Nov 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fbarr/OneDrive/Desktop/Quartus Project/SistDigitais/CodTeclado" C:/Users/fbarr/OneDrive/Desktop/Quartus Project/SistDigitais/CodTeclado/CodTecladoTB.v 
# -- Compiling module CodTecladoTB
# 
# Top level modules:
# 	CodTecladoTB
# End time: 17:31:56 on Nov 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  CodTecladoTB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" CodTecladoTB 
# Start time: 17:31:56 on Nov 04,2024
# Loading work.CodTecladoTB
# Loading work.CodTeclado
# Loading work.DriverTeclado
# Loading work.CodificadorGray
# Loading work.DecodificadorGray
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 17:33:46 on Nov 04,2024, Elapsed time: 0:01:50
# Errors: 0, Warnings: 0
