<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p52" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_52{left:83px;bottom:1080px;letter-spacing:0.08px;word-spacing:0.05px;}
#t2_52{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t3_52{left:837px;bottom:81px;letter-spacing:-0.16px;}
#t4_52{left:83px;bottom:1014px;letter-spacing:-0.25px;word-spacing:0.01px;}
#t5_52{left:138px;bottom:918px;letter-spacing:0.09px;}
#t6_52{left:138px;bottom:900px;letter-spacing:0.09px;word-spacing:0.04px;}
#t7_52{left:138px;bottom:863px;}
#t8_52{left:165px;bottom:863px;letter-spacing:0.11px;word-spacing:0.03px;}
#t9_52{left:138px;bottom:832px;}
#ta_52{left:165px;bottom:832px;letter-spacing:0.12px;}
#tb_52{left:138px;bottom:802px;}
#tc_52{left:165px;bottom:802px;letter-spacing:0.13px;word-spacing:-0.03px;}
#td_52{left:138px;bottom:771px;}
#te_52{left:165px;bottom:771px;letter-spacing:0.12px;}
#tf_52{left:138px;bottom:741px;}
#tg_52{left:165px;bottom:741px;letter-spacing:0.12px;}
#th_52{left:138px;bottom:704px;letter-spacing:0.11px;word-spacing:-0.02px;}
#ti_52{left:458px;bottom:704px;letter-spacing:0.11px;word-spacing:0.02px;}
#tj_52{left:581px;bottom:704px;letter-spacing:0.1px;}
#tk_52{left:633px;bottom:704px;letter-spacing:0.12px;word-spacing:-0.03px;}
#tl_52{left:763px;bottom:704px;letter-spacing:0.11px;word-spacing:-0.03px;}
#tm_52{left:137px;bottom:686px;letter-spacing:0.11px;}
#tn_52{left:137px;bottom:667px;letter-spacing:0.1px;word-spacing:-0.01px;}
#to_52{left:137px;bottom:649px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tp_52{left:137px;bottom:631px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tq_52{left:137px;bottom:612px;letter-spacing:0.1px;word-spacing:0.02px;}
#tr_52{left:138px;bottom:594px;letter-spacing:0.1px;word-spacing:-0.2px;}
#ts_52{left:138px;bottom:576px;letter-spacing:0.1px;word-spacing:0.03px;}
#tt_52{left:83px;bottom:529px;letter-spacing:0.15px;}
#tu_52{left:123px;bottom:529px;letter-spacing:0.19px;word-spacing:0.02px;}
#tv_52{left:138px;bottom:487px;letter-spacing:0.1px;}
#tw_52{left:137px;bottom:469px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tx_52{left:110px;bottom:429px;letter-spacing:0.14px;}
#ty_52{left:160px;bottom:429px;letter-spacing:0.11px;word-spacing:0.05px;}
#tz_52{left:138px;bottom:389px;letter-spacing:0.09px;word-spacing:0.01px;}
#t10_52{left:138px;bottom:359px;}
#t11_52{left:165px;bottom:359px;letter-spacing:0.08px;word-spacing:0.01px;}
#t12_52{left:138px;bottom:328px;}
#t13_52{left:165px;bottom:328px;letter-spacing:0.1px;word-spacing:0.01px;}
#t14_52{left:138px;bottom:294px;}
#t15_52{left:165px;bottom:294px;letter-spacing:0.08px;word-spacing:0.05px;}
#t16_52{left:497px;bottom:301px;}
#t17_52{left:138px;bottom:263px;}
#t18_52{left:165px;bottom:263px;letter-spacing:0.11px;}
#t19_52{left:138px;bottom:232px;}
#t1a_52{left:165px;bottom:232px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t1b_52{left:138px;bottom:196px;}
#t1c_52{left:165px;bottom:196px;letter-spacing:0.07px;word-spacing:0.05px;}
#t1d_52{left:110px;bottom:143px;letter-spacing:0.11px;}
#t1e_52{left:138px;bottom:143px;letter-spacing:0.08px;}
#t1f_52{left:137px;bottom:125px;letter-spacing:0.11px;word-spacing:0.01px;}

.s1_52{font-size:18px;font-family:Times-Italic_b3;color:#000;}
.s2_52{font-size:14px;font-family:Helvetica_a-;color:#000;}
.s3_52{font-size:28px;font-family:Helvetica-Bold_7hj;color:#000;}
.s4_52{font-size:15px;font-family:Times-Roman_az;color:#000;}
.s5_52{font-size:15px;font-family:Times-Roman_az;color:#00F;}
.s6_52{font-size:21px;font-family:Helvetica-Bold_7hj;color:#000;}
.s7_52{font-size:18px;font-family:Helvetica-Bold_7hj;color:#000;}
.s8_52{font-size:12px;font-family:Times-Roman_az;color:#000;}
.t.v0_52{transform:scaleX(0.905);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts52" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7hj;
	src: url("fonts/Helvetica-Bold_7hj.woff") format("woff");
}

@font-face {
	font-family: Helvetica_a-;
	src: url("fonts/Helvetica_a-.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_b3;
	src: url("fonts/Times-Italic_b3.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_az;
	src: url("fonts/Times-Roman_az.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg52Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg52" style="-webkit-user-select: none;"><object width="935" height="1210" data="52/52.svg" type="image/svg+xml" id="pdf52" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_52" class="t v0_52 s1_52">Chapter 5 </span>
<span id="t2_52" class="t s2_52">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS32® Architecture, Revision 6.01 </span><span id="t3_52" class="t s2_52">52 </span>
<span id="t4_52" class="t s3_52">CPU Instruction Set </span>
<span id="t5_52" class="t s4_52">This chapter provides an overview of the CPU instruction set. The instructions are organized into the following func- </span>
<span id="t6_52" class="t s4_52">tional groups: </span>
<span id="t7_52" class="t s4_52">• </span><span id="t8_52" class="t s4_52">Load and store </span>
<span id="t9_52" class="t s4_52">• </span><span id="ta_52" class="t s4_52">Computational </span>
<span id="tb_52" class="t s4_52">• </span><span id="tc_52" class="t s4_52">Jump and branch </span>
<span id="td_52" class="t s4_52">• </span><span id="te_52" class="t s4_52">Miscellaneous </span>
<span id="tf_52" class="t s4_52">• </span><span id="tg_52" class="t s4_52">Coprocessor </span>
<span id="th_52" class="t s4_52">CPU instructions are listed and described by type in </span><span id="ti_52" class="t s5_52">Table 5.1 Table 5.1 </span><span id="tj_52" class="t s4_52">through </span><span id="tk_52" class="t s5_52">Table 5.28Table 5.28</span><span id="tl_52" class="t s4_52">. The instruc- </span>
<span id="tm_52" class="t s4_52">tion tables specify the MIPS architecture ISA(s) in which the instruction is defined—for example, "MIPS32" indi- </span>
<span id="tn_52" class="t s4_52">cates that the operation is present in all revisions of MIPS32, "MIPS64, MIPS32 Release 2” indicates that the </span>
<span id="to_52" class="t s4_52">operation is present in all versions of MIPS64 and is present in MIPS32 Release 2 and all later versions of MIPS32, </span>
<span id="tp_52" class="t s4_52">unless otherwise noted; "Release 6" indicates that the operation is present in Release 6 and not in previous revisions; </span>
<span id="tq_52" class="t s4_52">"Removed in Release 6” means that implementations of Release 6 are required to signal the Reserved Instruction </span>
<span id="tr_52" class="t s4_52">exception when there is no higher priority exception, and when the instruction encoding has not been reused for a dif- </span>
<span id="ts_52" class="t s4_52">ferent instruction </span>
<span id="tt_52" class="t s6_52">5.1 </span><span id="tu_52" class="t s6_52">CPU Load and Store Instructions </span>
<span id="tv_52" class="t s4_52">MIPS processors use a load/store architecture; all operations are performed on operands held in processor registers </span>
<span id="tw_52" class="t s4_52">and main memory is accessed only through load and store instructions. </span>
<span id="tx_52" class="t s7_52">5.1.1 </span><span id="ty_52" class="t s7_52">Types of Loads and Stores </span>
<span id="tz_52" class="t s4_52">There are several types of load and store instructions, each designed for a different purpose: </span>
<span id="t10_52" class="t s4_52">• </span><span id="t11_52" class="t s4_52">Transferring variously-sized fields (for example, LB, SW) </span>
<span id="t12_52" class="t s4_52">• </span><span id="t13_52" class="t s4_52">Trading transferred data as signed or unsigned integers (for example, LHU) </span>
<span id="t14_52" class="t s4_52">• </span><span id="t15_52" class="t s4_52">Accessing unaligned fields (for example, LWR, SWL) </span>
<span id="t16_52" class="t s8_52">1 </span>
<span id="t17_52" class="t s4_52">• </span><span id="t18_52" class="t s4_52">Selecting the addressing mode (for example, SDXC1, in the FPU) </span>
<span id="t19_52" class="t s4_52">• </span><span id="t1a_52" class="t s4_52">Atomic memory update (read-modify-write: for instance, LL/SC) </span>
<span id="t1b_52" class="t s4_52">• </span><span id="t1c_52" class="t s4_52">PC-relative loads (e.g., LWPC) (Release 6 only) </span>
<span id="t1d_52" class="t s4_52">1. </span><span id="t1e_52" class="t s4_52">Release 6 removes the unaligned memory access instructions (e.g., LWL/LWR), requiring support for mis- </span>
<span id="t1f_52" class="t s4_52">aligned memory accesses for all ordinary memory operations. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
