#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Aug 28 10:31:16 2023
# Process ID: 2148
# Current directory: C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8380 C:\Users\86183\Desktop\Microblaze_xzjddy\Microblaze_xz_1.1\Microblaze_xz.xpr
# Log file: C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/vivado.log
# Journal file: C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.ip_user_files/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 919.570 ; gain = 193.984
update_compile_order -fileset sources_1
open_bd_design {C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.srcs/sources_1/bd/top_xz/top_xz.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- CETC58:user:AXI4_ADI_SPI_15_8BIT:1.0 - Driver_ad9649
Adding cell -- CETC58:user:AXI4_ADI_SPI_15_8BIT:1.0 - Driver_ad9781
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <top_xz> from BD file <C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.srcs/sources_1/bd/top_xz/top_xz.bd>
delete_bd_objs [get_bd_nets reset_rtl_0_0_1]
delete_bd_objs [get_bd_ports reset_rtl_0_0]
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto} rst_polarity {ACTIVE_LOW}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl_0 -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl_0
INFO: [board_rule 100-100] connect_bd_net /reset_rtl_0 /rst_clk_wiz_1_100M/ext_reset_in
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0
delete_bd_objs [get_bd_nets reset_rtl_0_1]
delete_bd_objs [get_bd_ports reset_rtl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {4 1244 -710} [get_bd_cells axi_gpio_0]
set_property -dict [list CONFIG.C_GPIO_WIDTH {2} CONFIG.C_ALL_INPUTS {0} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_0/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_0/GPIO'
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/dcm_clock_0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/dcm_clock_0 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
</axi_gpio_0/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x40000000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl_0
INFO: [board_rule 100-100] connect_bd_intf_net /gpio_rtl_0 /axi_gpio_0/GPIO
endgroup
save_bd_design
Wrote  : <C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.srcs/sources_1/bd/top_xz/top_xz.bd> 
Wrote  : <C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.srcs/sources_1/bd/top_xz/ui/bd_b4380a2c.ui> 
set_property name gpio_0 [get_bd_intf_ports gpio_rtl_0]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_bd_design
Wrote  : <C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.srcs/sources_1/bd/top_xz/top_xz.bd> 
Wrote  : <C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.srcs/sources_1/bd/top_xz/ui/bd_b4380a2c.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 16
WARNING: [xilinx.com:ip:proc_sys_reset:5.0-1] /rst_clk_wiz_1_100M Input reset pins ext_reset_in and aux_reset_in are unconnected. Core will generate resets only on POWER ON.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/rst_clk_wiz_1_100M/ext_reset_in

Wrote  : <C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.srcs/sources_1/bd/top_xz/top_xz.bd> 
VHDL Output written to : C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.srcs/sources_1/bd/top_xz/synth/top_xz.v
VHDL Output written to : C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.srcs/sources_1/bd/top_xz/sim/top_xz.v
VHDL Output written to : C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.srcs/sources_1/bd/top_xz/hdl/top_xz_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Driver_ad9649 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Driver_ad9781 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
Exporting to file C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.srcs/sources_1/bd/top_xz/hw_handoff/top_xz.hwh
Generated Block Design Tcl file C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.srcs/sources_1/bd/top_xz/hw_handoff/top_xz_bd.tcl
Generated Hardware Definition File C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.srcs/sources_1/bd/top_xz/synth/top_xz.hwdef
[Mon Aug 28 10:56:36 2023] Launched top_xz_dlmb_bram_if_cntlr_0_synth_1, top_xz_xbar_0_synth_1, top_xz_axi_gpio_0_0_synth_1...
Run output will be captured here:
top_xz_dlmb_bram_if_cntlr_0_synth_1: C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.runs/top_xz_dlmb_bram_if_cntlr_0_synth_1/runme.log
top_xz_xbar_0_synth_1: C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.runs/top_xz_xbar_0_synth_1/runme.log
top_xz_axi_gpio_0_0_synth_1: C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.runs/top_xz_axi_gpio_0_0_synth_1/runme.log
[Mon Aug 28 10:56:36 2023] Launched synth_1...
Run output will be captured here: C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1277.254 ; gain = 140.875
reset_run top_xz_dlmb_bram_if_cntlr_0_synth_1
reset_run top_xz_xbar_0_synth_1
reset_run top_xz_axi_gpio_0_0_synth_1
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
reset_run synth_1
launch_runs synth_1 -jobs 16
[Mon Aug 28 10:58:05 2023] Launched top_xz_dlmb_bram_if_cntlr_0_synth_1, top_xz_xbar_0_synth_1, top_xz_axi_gpio_0_0_synth_1...
Run output will be captured here:
top_xz_dlmb_bram_if_cntlr_0_synth_1: C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.runs/top_xz_dlmb_bram_if_cntlr_0_synth_1/runme.log
top_xz_xbar_0_synth_1: C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.runs/top_xz_xbar_0_synth_1/runme.log
top_xz_axi_gpio_0_0_synth_1: C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.runs/top_xz_axi_gpio_0_0_synth_1/runme.log
[Mon Aug 28 10:58:05 2023] Launched synth_1...
Run output will be captured here: C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.runs/synth_1/runme.log
open_bd_design {C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.srcs/sources_1/bd/top_xz/top_xz.bd}
set_property name gpio [get_bd_intf_ports gpio_0]
save_bd_design
Wrote  : <C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.srcs/sources_1/bd/top_xz/top_xz.bd> 
Wrote  : <C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.srcs/sources_1/bd/top_xz/ui/bd_b4380a2c.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 16
WARNING: [xilinx.com:ip:proc_sys_reset:5.0-1] /rst_clk_wiz_1_100M Input reset pins ext_reset_in and aux_reset_in are unconnected. Core will generate resets only on POWER ON.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/rst_clk_wiz_1_100M/ext_reset_in

Wrote  : <C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.srcs/sources_1/bd/top_xz/top_xz.bd> 
VHDL Output written to : C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.srcs/sources_1/bd/top_xz/synth/top_xz.v
VHDL Output written to : C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.srcs/sources_1/bd/top_xz/sim/top_xz.v
VHDL Output written to : C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.srcs/sources_1/bd/top_xz/hdl/top_xz_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Driver_ad9649 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Driver_ad9781 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
Exporting to file C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.srcs/sources_1/bd/top_xz/hw_handoff/top_xz.hwh
Generated Block Design Tcl file C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.srcs/sources_1/bd/top_xz/hw_handoff/top_xz_bd.tcl
Generated Hardware Definition File C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.srcs/sources_1/bd/top_xz/synth/top_xz.hwdef
[Mon Aug 28 11:08:06 2023] Launched synth_1...
Run output will be captured here: C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.1/Microblaze_xz.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 28 11:10:02 2023...
