INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vince/Desktop/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/lab4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_diveder
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module onepulse
INFO: [VRFC 10-311] analyzing module lab4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vince/Desktop/Vivado/lab4/lab4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
