<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v</a>
defines: 
time_elapsed: 0.820s
ram usage: 32536 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp_jldesi8/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:1</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:1</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:1</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp_jldesi8/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp_jldesi8/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp_jldesi8/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v</a>, line:1, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:4
       |vpiFullName:work@top
       |vpiStmt:
       \_assignment: , line:5
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (val), line:5
           |vpiName:val
           |vpiFullName:work@top.val
         |vpiRhs:
         \_constant: , line:5
           |vpiConstType:3
           |vpiDecompile:4&#39;b1111
           |vpiSize:4
           |BIN:4&#39;b1111
       |vpiStmt:
       \_if_else: , line:10
         |vpiCondition:
         \_operation: , line:10
           |vpiOpType:14
           |vpiOperand:
           \_operation: , line:10
             |vpiOpType:4
             |vpiOperand:
             \_ref_obj: (val), line:10
               |vpiName:val
               |vpiFullName:work@top.val
           |vpiOperand:
           \_constant: , line:10
             |vpiConstType:3
             |vpiDecompile:&#39;b0
             |vpiSize:1
             |BIN:0
         |vpiStmt:
         \_sys_func_call: ($display), line:10
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:10
             |vpiConstType:6
             |vpiDecompile:&#34;Failed.&#34;
             |vpiSize:9
             |STRING:&#34;Failed.&#34;
         |vpiElseStmt:
         \_sys_func_call: ($display), line:11
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:11
             |vpiConstType:6
             |vpiDecompile:&#34;PASSED&#34;
             |vpiSize:8
             |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (val), line:2
     |vpiName:val
     |vpiFullName:work@top.val
     |vpiNetType:48
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v</a>, line:1
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiNet:
   \_logic_net: (val), line:2, parent:work@top
     |vpiName:val
     |vpiFullName:work@top.val
     |vpiNetType:48
     |vpiRange:
     \_range: , line:2
       |vpiLeftRange:
       \_constant: , line:2
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:2
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \val of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_top of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \val of type 608
Object:  of type 7
Object:  of type 23
Object:  of type 39
Object:  of type 39
Object: \val of type 608
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \val of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_top&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2faf4f0] str=&#39;\work_top&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:2</a>.0-2.0&gt; [0x2fbcdf0] str=&#39;\val&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:2</a>.0-2.0&gt; [0x2fc71e0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:2</a>.0-2.0&gt; [0x2fc7720] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:2</a>.0-2.0&gt; [0x2fc7910] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2fc7ad0]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:4</a>.0-4.0&gt; [0x2fc7bf0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:5</a>.0-5.0&gt; [0x2fc7d70]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:5</a>.0-5.0&gt; [0x2fc8110] str=&#39;\val&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:5</a>.0-5.0&gt; [0x2fc2ea0] bits=&#39;00000000000000000000000000001111&#39;(32) range=[31:0] int=15
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:10</a>.0-10.0&gt; [0x2fc3060]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2fc3180]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:10</a>.0-10.0&gt; [0x2fc32a0]
                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2fc3420]
                  AST_BIT_NOT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:10</a>.0-10.0&gt; [0x2fc36a0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:10</a>.0-10.0&gt; [0x2fc3b50] str=&#39;\val&#39;
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:10</a>.0-10.0&gt; [0x2fc3ff0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2fc3ed0]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2fc41b0] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2fc4410]
                  AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:10</a>.0-10.0&gt; [0x2fc42d0] str=&#39;$display&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:10</a>.0-10.0&gt; [0x2fc45d0] str=&#39;&#34;Failed.&#34;&#39; bits=&#39;001000100100011001100001011010010110110001100101011001000010111000100010&#39;(72) range=[71:0] int=1701064226
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2fc4750]
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2fc4870]
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2fc4af0]
                  AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:11</a>.0-11.0&gt; [0x2fc4990] str=&#39;$display&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:11</a>.0-11.0&gt; [0x2fc4cb0] str=&#39;&#34;PASSED&#34;&#39; bits=&#39;0010001001010000010000010101001101010011010001010100010000100010&#39;(64) range=[63:0] int=1397048354
--- END OF AST DUMP ---
&#34;Failed.&#34;
&#34;PASSED&#34;
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2faf4f0] str=&#39;\work_top&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:2</a>.0-2.0&gt; [0x2fbcdf0] str=&#39;\val&#39; reg basic_prep range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:2</a>.0-2.0&gt; [0x2fc71e0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:2</a>.0-2.0&gt; [0x2fc7720] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:2</a>.0-2.0&gt; [0x2fc7910] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2fc7ad0] basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:4</a>.0-4.0&gt; [0x2fc7bf0] basic_prep
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:5</a>.0-5.0&gt; [0x2fc7d70] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:5</a>.0-5.0&gt; [0x2fc8110 -&gt; 0x2fbcdf0] str=&#39;\val&#39; basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:5</a>.0-5.0&gt; [0x2fc2ea0] bits=&#39;00000000000000000000000000001111&#39;(32) basic_prep range=[31:0] int=15
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:10</a>.0-10.0&gt; [0x2fc3060] basic_prep
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2fc3180] basic_prep
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:10</a>.0-10.0&gt; [0x2fc32a0] basic_prep
                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2fc3420] basic_prep
                  AST_BIT_NOT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:10</a>.0-10.0&gt; [0x2fc36a0] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:10</a>.0-10.0&gt; [0x2fc3b50 -&gt; 0x2fbcdf0] str=&#39;\val&#39; basic_prep
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:10</a>.0-10.0&gt; [0x2fc3ff0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2fc3ed0] basic_prep
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2fc41b0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2fc4410] basic_prep
                  AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:10</a>.0-10.0&gt; [0x2fc42d0] basic_prep
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2fc4750] basic_prep
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2fc4870] basic_prep
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2fc4af0] basic_prep
                  AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:11</a>.0-11.0&gt; [0x2fc4990] basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_top

2.2. Analyzing design hierarchy..
Top module:  \work_top
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\work_top.$proc$slpp_all/surelog.uhdm:0$1&#39;.
Cleaned up 1 empty switch.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_top.$proc$slpp_all/surelog.uhdm:0$1&#39;.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\work_top.\val&#39; from process `\work_top.$proc$slpp_all/surelog.uhdm:0$1&#39;.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `work_top.$proc$slpp_all/surelog.uhdm:0$1&#39;.
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_top..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_top ===

   Number of wires:                  5
   Number of wire bits:             73
   Number of public wires:           1
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $eq                             1
     $not                            1
     $pos                            1

8. Executing CHECK pass (checking for obvious problems).
checking module work_top..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_top&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
        &#34;$eq$slpp_all/surelog.uhdm:0$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 34 ]
          }
        },
        &#34;$extend$<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:10</a>$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$pos&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:10</a>.0-10.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34; ],
            &#34;Y&#34;: [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ]
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:10</a>$3&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:10</a>.0-10.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
            &#34;Y&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0\\val[3:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$4_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 34 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$extend$<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:10</a>$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:10</a>.0-10.0&#34;
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:10</a>$3_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:10</a>.0-10.0&#34;
          }
        },
        &#34;val&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:2</a>.0-2.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_top&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_top();
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire [3:0] _0_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _1_;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:10</a>.0-10.0&#34; *)
  wire [31:0] _2_;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:10</a>.0-10.0&#34; *)
  wire [31:0] _3_;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:2</a>.0-2.0&#34; *)
  wire [3:0] val;
  assign _1_ = _3_ == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d0;
  assign _2_ = + (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:10</a>.0-10.0&#34; *) 4&#39;hf;
  assign _3_ = ~ (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr2991457.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2991457.v:10</a>.0-10.0&#34; *) _2_;
  assign _0_ = 4&#39;hf;
  assign val = 4&#39;hf;
endmodule

End of script. Logfile hash: 62b3659a32, CPU: user 0.01s system 0.00s, MEM: 14.93 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 49% 2x write_verilog (0 sec), 49% 1x hierarchy (0 sec), ...

</pre>
</body>