     Lattice Mapping Report File for Design Module 'es4finalproj_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 3.2.1.217.3
Mapped on: Thu Dec  8 13:35:55 2022

Design Information
------------------

Command line:   map -i es4finalproj_impl_1_syn.udb -pdc C:/Users/gsess/OneDrive/
     Documents/es4_final_proj/es4_final_proj-25530760ecf9d0c68060a0a0cf4b822b962
     aff5f/ES4_Snake/ports.pdc -o es4finalproj_impl_1_map.udb -mp
     es4finalproj_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers: 231 out of  5280 (4%)
   Number of I/O registers:      1 out of   117 (1%)
   Number of LUT4s:           1711 out of  5280 (32%)
      Number of logic LUT4s:             1362
      Number of inserted feedthru LUT4s:  17
      Number of replicated LUT4s:          2
      Number of ripple logic:            165 (330 LUT4s)
   Number of IO sites used:   16 out of 39 (41%)
      Number of IO sites used for general PIO: 16
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 16 out of 36 (44%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 16 out of 39 (41%)
   Number of DSPs:             4 out of 8 (50%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  5
      Net CLK: 147 loads, 147 rising, 0 falling (Driver: Pin HSOSC_inst/CLKHF)
      Net board_inst.snakePos_inst.snakeCLK: 31 loads, 31 rising, 0 falling
     (Driver: Pin board_inst.snakePos_inst.counter_3139_3467__i23/Q)
      Net display_inst.clk: 15 loads, 15 rising, 0 falling (Driver: Pin
     display_inst.pll_init.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net pll_in_clock_c: 1 loads, 1 rising, 0 falling (Driver: Port
     pll_in_clock)
      Net NES_inst.NESclk: 8 loads, 8 rising, 0 falling (Driver: Pin
     NES_inst.count_3138_3468__i8/Q)
   Number of Clock Enables:  10
      Net n11099: 7 loads, 7 SLICEs
      Net VCC_net: 1 loads, 0 SLICEs
      Net board_inst.n10764: 1 loads, 1 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net board_inst.snakePos_inst.n11884: 22 loads, 22 SLICEs
      Net board_inst.snakePos_inst.n10797: 6 loads, 6 SLICEs
      Net board_inst.snakePos_inst.snake_dir_1__N_1516: 2 loads, 2 SLICEs
      Net board_inst.snakePos_inst.n21679: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n22347: 1 loads, 1 SLICEs
      Net display_inst.n10815: 6 loads, 6 SLICEs
      Net NES_inst.output_7__N_34: 8 loads, 7 SLICEs
   Number of LSRs:  115
      Net board_inst.apple_coord_6__N_59: 10 loads, 10 SLICEs
      Net board_inst.n11052: 1 loads, 1 SLICEs
      Net board_inst.snake_head_6__N_1524: 16 loads, 16 SLICEs
      Net board_inst.snakePos_inst.n11059: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25184: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25271: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25270: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25183: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25269: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25268: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25182: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25267: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25266: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25181: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25180: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25265: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25264: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25263: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25262: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25179: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25261: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25260: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25259: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25258: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25257: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25178: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25256: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25255: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25254: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25253: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25252: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25251: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25250: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25249: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25248: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25177: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25247: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25246: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25176: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25245: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25244: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25175: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25243: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25242: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25241: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25240: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25174: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25239: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25238: 1 loads, 1 SLICEs

                                    Page 2





Design Summary (cont)
---------------------
      Net board_inst.snakePos_inst.n25237: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25236: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25235: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25234: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25233: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25173: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25232: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25231: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25230: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25229: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25228: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25227: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25226: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25225: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25224: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25223: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25222: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25221: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25220: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25219: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25218: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25217: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25216: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25215: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25214: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25213: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25212: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25211: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25210: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25209: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25208: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25207: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25206: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n11057: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n20236: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25205: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25204: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25203: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25202: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n11067: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25201: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25200: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25199: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25198: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25197: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25196: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n11065: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25195: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25194: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n11063: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25193: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25192: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n11061: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25191: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25190: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25185: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25186: 1 loads, 1 SLICEs

                                    Page 3





Design Summary (cont)
---------------------
      Net board_inst.snakePos_inst.n25187: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25188: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n25189: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n11054: 1 loads, 1 SLICEs
      Net n10774: 1 loads, 1 SLICEs
      Net display_inst.vga_init.VSYNC_N_1639: 1 loads, 1 SLICEs
      Net display_inst.n10815: 6 loads, 6 SLICEs
      Net display_inst.vga_init.n11072: 6 loads, 6 SLICEs
      Net display_inst.vga_init.HSYNC_N_1636: 1 loads, 1 SLICEs
   Top 10 highest fanout non-clock nets:
      Net board_inst.snakePos_inst.snake_arr_99__N_1467[0]: 95 loads
      Net VCC_net: 95 loads
      Net board_inst.snakePos_inst.snake_arr_99__N_1467[5]: 68 loads
      Net board_inst.snakePos_inst.snake_arr_99__N_1467[6]: 68 loads
      Net snake_head[0]: 49 loads
      Net snake_head[2]: 37 loads
      Net snake_head[1]: 35 loads
      Net game_state[0]: 33 loads
      Net column_cnt[4]: 27 loads
      Net game_state[1]: 27 loads




   Number of warnings:  4
   Number of errors:    0

Design Errors/Warnings
----------------------

WARNING - map: C:/Users/gsess/OneDrive/Documents/es4_final_proj/es4_final_proj-2
     5530760ecf9d0c68060a0a0cf4b822b962aff5f/ES4_Snake/ports.pdc (10) : No port
     matched 'delete_me'.
WARNING - map: No port matched 'delete_me'.
WARNING - map: Can't resolve object 'delete_me' in constraint 'ldc_set_location
     -site {37} [get_ports delete_me]'.
WARNING - map: Remove invalid constraint 'ldc_set_location -site {37} [get_ports
     delete_me]'.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| HSYNC               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| pll_outcore_o       | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| pll_in_clock        | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data                | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[0]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[1]              | OUTPUT    |           |       |       |           |

                                    Page 4





IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[2]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[3]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[4]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[5]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| delete_me[0]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| delete_me[1]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| delete_me[2]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| VSYNC               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| continCLK           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| latch               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1 was optimized away.

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:
       display_inst/pll_init/lscc_pll_inst/u_PLL_B
  Input Reference Clock:               PIN      pll_in_clock_c
  Output Clock(CoreA):                 PIN      pll_outcore_o_c
  Output Clock(GlobalA):               NODE     display_inst.clk
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE
       display_inst.pll_init.lscc_pll_inst.feedback_w
  Internal Feedback output:            NODE
       display_inst.pll_init.lscc_pll_inst.feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            0
  Feedback Divider:                             66
  VCO Divider:                                  5
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE

                                    Page 5





PLL/DLL Summary (cont)
----------------------
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            HSOSC_inst
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     CLK
  DIV Setting:                                  00

ASIC Components
---------------

Instance Name: HSOSC_inst
         Type: HFOSC
Instance Name: display_inst/pll_init/lscc_pll_inst/u_PLL_B
         Type: PLL
Instance Name: display_inst/pattern_gen_initial/mult_14
         Type: DSP
Instance Name: display_inst/pattern_gen_initial/mult_13
         Type: DSP
Instance Name: display_inst/pattern_gen_initial/mult_12
         Type: DSP
Instance Name: display_inst/pattern_gen_initial/mult_11
         Type: DSP
Instance Name: NES_inst/output_i0_i0
         Type: IOLOGIC

Run Time and Memory Usage
-------------------------

   Total CPU Time: 3 secs
   Total REAL Time: 4 secs
   Peak Memory Usage: 82 MB


















                                    Page 6


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor
     Corporation,  All rights reserved.
