# system info amm_master_qsys_with_pcie on 2015.02.23.22:38:10
system_info:
name,value
DEVICE,EP4CGX150DF31C7
DEVICE_FAMILY,Cyclone IV GX
GENERATION_ID,1424749036
#
#
# Files generated for amm_master_qsys_with_pcie on 2015.02.23.22:38:10
files:
filepath,kind,attributes,module,is_top
simulation/amm_master_qsys_with_pcie.v,VERILOG,,amm_master_qsys_with_pcie,true
simulation/submodules/amm_master_qsys_with_pcie_pcie_ip.v,VERILOG,,amm_master_qsys_with_pcie_pcie_ip,false
simulation/submodules/amm_master_qsys_with_pcie_sgdma.v,VERILOG,,amm_master_qsys_with_pcie_sgdma,false
simulation/submodules/amm_master_qsys_with_pcie_sdram.v,VERILOG,,amm_master_qsys_with_pcie_sdram,false
simulation/submodules/amm_master_qsys_with_pcie_altpll_qsys.vo,VERILOG,,amm_master_qsys_with_pcie_altpll_qsys,false
simulation/submodules/user_module.sv,SYSTEM_VERILOG,,user_module,false
simulation/submodules/arit.sv,SYSTEM_VERILOG,,user_module,false
simulation/submodules/controlunit.sv,SYSTEM_VERILOG,,user_module,false
simulation/submodules/flex_counter.sv,SYSTEM_VERILOG,,user_module,false
simulation/submodules/ImageSpecRegs.sv,SYSTEM_VERILOG,,user_module,false
simulation/submodules/memory_cntrl.sv,SYSTEM_VERILOG,,user_module,false
simulation/submodules/outputlogic.sv,SYSTEM_VERILOG,,user_module,false
simulation/submodules/readCounter.sv,SYSTEM_VERILOG,,user_module,false
simulation/submodules/shift_register.sv,SYSTEM_VERILOG,,user_module,false
simulation/submodules/startdecoder.sv,SYSTEM_VERILOG,,user_module,false
simulation/submodules/top_levelu.sv,SYSTEM_VERILOG,,user_module,false
simulation/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v,VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_0,false
simulation/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v,VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_1,false
simulation/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v,VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_2,false
simulation/submodules/amm_master_qsys_with_pcie_irq_mapper.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_a2p_addrtrans.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_a2p_addrtrans.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/cadence/avalon_stif/altpciexpav_stif_a2p_addrtrans.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_a2p_addrtrans.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_a2p_fixtrans.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_a2p_fixtrans.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/cadence/avalon_stif/altpciexpav_stif_a2p_fixtrans.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_a2p_fixtrans.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_a2p_vartrans.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_a2p_vartrans.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/cadence/avalon_stif/altpciexpav_stif_a2p_vartrans.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_a2p_vartrans.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_control_register.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_control_register.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/cadence/avalon_stif/altpciexpav_stif_control_register.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_control_register.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_cfg_status.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_cfg_status.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/cadence/avalon_stif/altpciexpav_stif_cfg_status.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_cfg_status.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_cr_avalon.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_cr_avalon.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/cadence/avalon_stif/altpciexpav_stif_cr_avalon.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_cr_avalon.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_cr_interrupt.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_cr_interrupt.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/cadence/avalon_stif/altpciexpav_stif_cr_interrupt.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_cr_interrupt.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_cr_mailbox.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_cr_mailbox.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/cadence/avalon_stif/altpciexpav_stif_cr_mailbox.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_cr_mailbox.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_p2a_addrtrans.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_p2a_addrtrans.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/cadence/avalon_stif/altpciexpav_stif_p2a_addrtrans.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_p2a_addrtrans.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_reg_fifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_reg_fifo.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/cadence/avalon_stif/altpciexpav_stif_reg_fifo.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_reg_fifo.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_rx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_rx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/cadence/avalon_stif/altpciexpav_stif_rx.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_rx.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_rx_cntrl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_rx_cntrl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/cadence/avalon_stif/altpciexpav_stif_rx_cntrl.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_rx_cntrl.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_rx_resp.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_rx_resp.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/cadence/avalon_stif/altpciexpav_stif_rx_resp.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_rx_resp.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_tx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_tx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/cadence/avalon_stif/altpciexpav_stif_tx.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_tx.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_tx_cntrl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_tx_cntrl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/cadence/avalon_stif/altpciexpav_stif_tx_cntrl.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_tx_cntrl.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_txavl_cntrl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_txavl_cntrl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/cadence/avalon_stif/altpciexpav_stif_txavl_cntrl.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_txavl_cntrl.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_txresp_cntrl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_txresp_cntrl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/cadence/avalon_stif/altpciexpav_stif_txresp_cntrl.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_txresp_cntrl.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_clksync.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_clksync.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/cadence/avalon_stif/altpciexpav_clksync.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/synopsys/avalon_stif/altpciexpav_clksync.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_lite/altpciexpav_lite_app.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_lite/altpciexpav_lite_app.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/cadence/avalon_lite/altpciexpav_lite_app.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/synopsys/avalon_lite/altpciexpav_lite_app.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/altpciexpav_stif_app.v,VERILOG,,altpcie_hip_pipen1b_qsys,false
simulation/submodules/altpcie_hip_pipen1b_qsys.v,VERILOG,,altpcie_hip_pipen1b_qsys,false
simulation/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.vo,VERILOG,,amm_master_qsys_with_pcie_pcie_ip_altgx_internal,false
simulation/submodules/altera_pcie_hard_ip_reset_controller.v,VERILOG,,altera_pcie_hard_ip_reset_controller,false
simulation/submodules/altpcie_rs_serdes.v,VERILOG,,altera_pcie_hard_ip_reset_controller,false
simulation/submodules/altpcie_pll_100_250.v,VERILOG,,altera_pcie_hard_ip_reset_controller,false
simulation/submodules/altpcie_pll_125_250.v,VERILOG,,altera_pcie_hard_ip_reset_controller,false
simulation/submodules/altpcie_pipe_interface.v,VERILOG,,altpcie_pipe_interface,false
simulation/submodules/altpcie_pcie_reconfig_bridge.v,VERILOG,,altpcie_pipe_interface,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_0_router,false
simulation/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_0_router_001,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux,false
simulation/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux,false
simulation/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux,false
simulation/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_1_router,false
simulation/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_002.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_1_router_002,false
simulation/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_004.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_1_router_004,false
simulation/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_005.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_1_router_005,false
simulation/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_006.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_1_router_006,false
simulation/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux,false
simulation/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux_002.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux_002,false
simulation/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux_003.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux_003,false
simulation/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux_004.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux_004,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux,false
simulation/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux_001,false
simulation/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux_001.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux_001,false
simulation/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux,false
simulation/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux_001.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux,false
simulation/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux_002,false
simulation/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux_002.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux_004,false
simulation/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux_004.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux_004,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_2_router,false
simulation/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_2_router_001,false
simulation/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux,false
simulation/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux,false
simulation/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux,false
simulation/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux.sv,SYSTEM_VERILOG,,amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
amm_master_qsys_with_pcie.pcie_ip,amm_master_qsys_with_pcie_pcie_ip
amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip,altpcie_hip_pipen1b_qsys
amm_master_qsys_with_pcie.pcie_ip.altgx_internal,amm_master_qsys_with_pcie_pcie_ip_altgx_internal
amm_master_qsys_with_pcie.pcie_ip.reset_controller_internal,altera_pcie_hard_ip_reset_controller
amm_master_qsys_with_pcie.pcie_ip.pipe_interface_internal,altpcie_pipe_interface
amm_master_qsys_with_pcie.pcie_ip.rst_controller,altera_reset_controller
amm_master_qsys_with_pcie.sgdma,amm_master_qsys_with_pcie_sgdma
amm_master_qsys_with_pcie.sdram,amm_master_qsys_with_pcie_sdram
amm_master_qsys_with_pcie.altpll_qsys,amm_master_qsys_with_pcie_altpll_qsys
amm_master_qsys_with_pcie.user_module_0,user_module
amm_master_qsys_with_pcie.mm_interconnect_0,amm_master_qsys_with_pcie_mm_interconnect_0
amm_master_qsys_with_pcie.mm_interconnect_0.pcie_ip_bar2_translator,altera_merlin_master_translator
amm_master_qsys_with_pcie.mm_interconnect_0.sgdma_csr_translator,altera_merlin_slave_translator
amm_master_qsys_with_pcie.mm_interconnect_0.pcie_ip_cra_translator,altera_merlin_slave_translator
amm_master_qsys_with_pcie.mm_interconnect_0.pcie_ip_bar2_agent,altera_merlin_master_agent
amm_master_qsys_with_pcie.mm_interconnect_0.sgdma_csr_agent,altera_merlin_slave_agent
amm_master_qsys_with_pcie.mm_interconnect_0.pcie_ip_cra_agent,altera_merlin_slave_agent
amm_master_qsys_with_pcie.mm_interconnect_0.sgdma_csr_agent_rsp_fifo,altera_avalon_sc_fifo
amm_master_qsys_with_pcie.mm_interconnect_0.pcie_ip_cra_agent_rsp_fifo,altera_avalon_sc_fifo
amm_master_qsys_with_pcie.mm_interconnect_0.router,amm_master_qsys_with_pcie_mm_interconnect_0_router
amm_master_qsys_with_pcie.mm_interconnect_0.router_001,amm_master_qsys_with_pcie_mm_interconnect_0_router_001
amm_master_qsys_with_pcie.mm_interconnect_0.router_002,amm_master_qsys_with_pcie_mm_interconnect_0_router_001
amm_master_qsys_with_pcie.mm_interconnect_0.pcie_ip_bar2_limiter,altera_merlin_traffic_limiter
amm_master_qsys_with_pcie.mm_interconnect_0.sgdma_csr_burst_adapter,altera_merlin_burst_adapter
amm_master_qsys_with_pcie.mm_interconnect_0.pcie_ip_cra_burst_adapter,altera_merlin_burst_adapter
amm_master_qsys_with_pcie.mm_interconnect_0.cmd_demux,amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux
amm_master_qsys_with_pcie.mm_interconnect_0.cmd_mux,amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux
amm_master_qsys_with_pcie.mm_interconnect_0.cmd_mux_001,amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux
amm_master_qsys_with_pcie.mm_interconnect_0.rsp_demux,amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux
amm_master_qsys_with_pcie.mm_interconnect_0.rsp_demux_001,amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux
amm_master_qsys_with_pcie.mm_interconnect_0.rsp_mux,amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux
amm_master_qsys_with_pcie.mm_interconnect_0.sgdma_csr_rsp_width_adapter,altera_merlin_width_adapter
amm_master_qsys_with_pcie.mm_interconnect_0.pcie_ip_cra_rsp_width_adapter,altera_merlin_width_adapter
amm_master_qsys_with_pcie.mm_interconnect_0.sgdma_csr_cmd_width_adapter,altera_merlin_width_adapter
amm_master_qsys_with_pcie.mm_interconnect_0.pcie_ip_cra_cmd_width_adapter,altera_merlin_width_adapter
amm_master_qsys_with_pcie.mm_interconnect_1,amm_master_qsys_with_pcie_mm_interconnect_1
amm_master_qsys_with_pcie.mm_interconnect_1.sgdma_descriptor_read_translator,altera_merlin_master_translator
amm_master_qsys_with_pcie.mm_interconnect_1.sgdma_descriptor_write_translator,altera_merlin_master_translator
amm_master_qsys_with_pcie.mm_interconnect_1.sgdma_m_read_translator,altera_merlin_master_translator
amm_master_qsys_with_pcie.mm_interconnect_1.sgdma_m_write_translator,altera_merlin_master_translator
amm_master_qsys_with_pcie.mm_interconnect_1.user_module_0_avalon_master_translator,altera_merlin_master_translator
amm_master_qsys_with_pcie.mm_interconnect_1.pcie_ip_txs_translator,altera_merlin_slave_translator
amm_master_qsys_with_pcie.mm_interconnect_1.sdram_s1_translator,altera_merlin_slave_translator
amm_master_qsys_with_pcie.mm_interconnect_1.sgdma_descriptor_read_agent,altera_merlin_master_agent
amm_master_qsys_with_pcie.mm_interconnect_1.sgdma_descriptor_write_agent,altera_merlin_master_agent
amm_master_qsys_with_pcie.mm_interconnect_1.sgdma_m_read_agent,altera_merlin_master_agent
amm_master_qsys_with_pcie.mm_interconnect_1.sgdma_m_write_agent,altera_merlin_master_agent
amm_master_qsys_with_pcie.mm_interconnect_1.user_module_0_avalon_master_agent,altera_merlin_master_agent
amm_master_qsys_with_pcie.mm_interconnect_1.pcie_ip_txs_agent,altera_merlin_slave_agent
amm_master_qsys_with_pcie.mm_interconnect_1.sdram_s1_agent,altera_merlin_slave_agent
amm_master_qsys_with_pcie.mm_interconnect_1.pcie_ip_txs_agent_rsp_fifo,altera_avalon_sc_fifo
amm_master_qsys_with_pcie.mm_interconnect_1.pcie_ip_txs_agent_rdata_fifo,altera_avalon_sc_fifo
amm_master_qsys_with_pcie.mm_interconnect_1.sdram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
amm_master_qsys_with_pcie.mm_interconnect_1.sdram_s1_agent_rdata_fifo,altera_avalon_sc_fifo
amm_master_qsys_with_pcie.mm_interconnect_1.router,amm_master_qsys_with_pcie_mm_interconnect_1_router
amm_master_qsys_with_pcie.mm_interconnect_1.router_001,amm_master_qsys_with_pcie_mm_interconnect_1_router
amm_master_qsys_with_pcie.mm_interconnect_1.router_002,amm_master_qsys_with_pcie_mm_interconnect_1_router_002
amm_master_qsys_with_pcie.mm_interconnect_1.router_003,amm_master_qsys_with_pcie_mm_interconnect_1_router_002
amm_master_qsys_with_pcie.mm_interconnect_1.router_004,amm_master_qsys_with_pcie_mm_interconnect_1_router_004
amm_master_qsys_with_pcie.mm_interconnect_1.router_005,amm_master_qsys_with_pcie_mm_interconnect_1_router_005
amm_master_qsys_with_pcie.mm_interconnect_1.router_006,amm_master_qsys_with_pcie_mm_interconnect_1_router_006
amm_master_qsys_with_pcie.mm_interconnect_1.sgdma_m_read_limiter,altera_merlin_traffic_limiter
amm_master_qsys_with_pcie.mm_interconnect_1.pcie_ip_txs_burst_adapter,altera_merlin_burst_adapter
amm_master_qsys_with_pcie.mm_interconnect_1.sdram_s1_burst_adapter,altera_merlin_burst_adapter
amm_master_qsys_with_pcie.mm_interconnect_1.cmd_demux,amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux
amm_master_qsys_with_pcie.mm_interconnect_1.cmd_demux_001,amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux
amm_master_qsys_with_pcie.mm_interconnect_1.cmd_demux_002,amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux_002
amm_master_qsys_with_pcie.mm_interconnect_1.cmd_demux_003,amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux_003
amm_master_qsys_with_pcie.mm_interconnect_1.cmd_demux_004,amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux_004
amm_master_qsys_with_pcie.mm_interconnect_1.cmd_mux,amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux
amm_master_qsys_with_pcie.mm_interconnect_1.cmd_mux_001,amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux_001
amm_master_qsys_with_pcie.mm_interconnect_1.rsp_demux,amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux
amm_master_qsys_with_pcie.mm_interconnect_1.rsp_demux_001,amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux_001
amm_master_qsys_with_pcie.mm_interconnect_1.rsp_mux,amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux
amm_master_qsys_with_pcie.mm_interconnect_1.rsp_mux_001,amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux
amm_master_qsys_with_pcie.mm_interconnect_1.rsp_mux_002,amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux_002
amm_master_qsys_with_pcie.mm_interconnect_1.rsp_mux_003,amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux_002
amm_master_qsys_with_pcie.mm_interconnect_1.rsp_mux_004,amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux_004
amm_master_qsys_with_pcie.mm_interconnect_1.sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter,altera_merlin_width_adapter
amm_master_qsys_with_pcie.mm_interconnect_1.sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter,altera_merlin_width_adapter
amm_master_qsys_with_pcie.mm_interconnect_1.sgdma_m_read_to_sdram_s1_cmd_width_adapter,altera_merlin_width_adapter
amm_master_qsys_with_pcie.mm_interconnect_1.sgdma_m_write_to_sdram_s1_cmd_width_adapter,altera_merlin_width_adapter
amm_master_qsys_with_pcie.mm_interconnect_1.pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter,altera_merlin_width_adapter
amm_master_qsys_with_pcie.mm_interconnect_1.pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter,altera_merlin_width_adapter
amm_master_qsys_with_pcie.mm_interconnect_1.sdram_s1_to_sgdma_m_read_rsp_width_adapter,altera_merlin_width_adapter
amm_master_qsys_with_pcie.mm_interconnect_1.sdram_s1_to_sgdma_m_write_rsp_width_adapter,altera_merlin_width_adapter
amm_master_qsys_with_pcie.mm_interconnect_1.crosser,altera_avalon_st_handshake_clock_crosser
amm_master_qsys_with_pcie.mm_interconnect_1.crosser_001,altera_avalon_st_handshake_clock_crosser
amm_master_qsys_with_pcie.mm_interconnect_1.crosser_002,altera_avalon_st_handshake_clock_crosser
amm_master_qsys_with_pcie.mm_interconnect_1.crosser_003,altera_avalon_st_handshake_clock_crosser
amm_master_qsys_with_pcie.mm_interconnect_2,amm_master_qsys_with_pcie_mm_interconnect_2
amm_master_qsys_with_pcie.mm_interconnect_2.pcie_ip_bar1_0_translator,altera_merlin_master_translator
amm_master_qsys_with_pcie.mm_interconnect_2.user_module_0_avalon_slave_0_translator,altera_merlin_slave_translator
amm_master_qsys_with_pcie.mm_interconnect_2.pcie_ip_bar1_0_agent,altera_merlin_master_agent
amm_master_qsys_with_pcie.mm_interconnect_2.user_module_0_avalon_slave_0_agent,altera_merlin_slave_agent
amm_master_qsys_with_pcie.mm_interconnect_2.user_module_0_avalon_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
amm_master_qsys_with_pcie.mm_interconnect_2.user_module_0_avalon_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
amm_master_qsys_with_pcie.mm_interconnect_2.router,amm_master_qsys_with_pcie_mm_interconnect_2_router
amm_master_qsys_with_pcie.mm_interconnect_2.router_001,amm_master_qsys_with_pcie_mm_interconnect_2_router_001
amm_master_qsys_with_pcie.mm_interconnect_2.user_module_0_avalon_slave_0_burst_adapter,altera_merlin_burst_adapter
amm_master_qsys_with_pcie.mm_interconnect_2.cmd_demux,amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux
amm_master_qsys_with_pcie.mm_interconnect_2.cmd_mux,amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux
amm_master_qsys_with_pcie.mm_interconnect_2.rsp_demux,amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux
amm_master_qsys_with_pcie.mm_interconnect_2.rsp_mux,amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux
amm_master_qsys_with_pcie.mm_interconnect_2.user_module_0_avalon_slave_0_rsp_width_adapter,altera_merlin_width_adapter
amm_master_qsys_with_pcie.mm_interconnect_2.user_module_0_avalon_slave_0_cmd_width_adapter,altera_merlin_width_adapter
amm_master_qsys_with_pcie.mm_interconnect_2.crosser,altera_avalon_st_handshake_clock_crosser
amm_master_qsys_with_pcie.mm_interconnect_2.crosser_001,altera_avalon_st_handshake_clock_crosser
amm_master_qsys_with_pcie.irq_mapper,amm_master_qsys_with_pcie_irq_mapper
amm_master_qsys_with_pcie.rst_controller,altera_reset_controller
amm_master_qsys_with_pcie.rst_controller_001,altera_reset_controller
amm_master_qsys_with_pcie.rst_controller_002,altera_reset_controller
amm_master_qsys_with_pcie.rst_controller_003,altera_reset_controller
