-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
-- Date        : Fri Apr 15 21:41:42 2016
-- Host        : Dries007-Arch running 64-bit unknown
-- Command     : write_vhdl -mode funcsim -nolib -force -file
--               /home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.sim/sim_1/impl/func/test1_func_impl.vhd
-- Design      : top
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ClockDivider_ClockDivider_clk_wiz is
  port (
    clkIn : in STD_LOGIC;
    clk108M : out STD_LOGIC;
    clk10M : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ClockDivider_ClockDivider_clk_wiz : entity is "ClockDivider_clk_wiz";
end ClockDivider_ClockDivider_clk_wiz;

architecture STRUCTURE of ClockDivider_ClockDivider_clk_wiz is
  signal clk108M_ClockDivider : STD_LOGIC;
  signal clk10M_ClockDivider : STD_LOGIC;
  signal clkfbout_ClockDivider : STD_LOGIC;
  signal clkfbout_buf_ClockDivider : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_LOCKED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_PSDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of clkf_buf : label is "PRIMITIVE";
  attribute BOX_TYPE of clkout1_buf : label is "PRIMITIVE";
  attribute BOX_TYPE of clkout2_buf : label is "PRIMITIVE";
  attribute BOX_TYPE of mmcm_adv_inst : label is "PRIMITIVE";
begin
clkf_buf: unisim.vcomponents.BUFG
     port map (
      I => clkfbout_ClockDivider,
      O => clkfbout_buf_ClockDivider
    );
clkout1_buf: unisim.vcomponents.BUFG
     port map (
      I => clk108M_ClockDivider,
      O => clk108M
    );
clkout2_buf: unisim.vcomponents.BUFG
     port map (
      I => clk10M_ClockDivider,
      O => clk10M
    );
mmcm_adv_inst: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT_F => 54.000000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => false,
      CLKIN1_PERIOD => 10.000000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE_F => 10.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_USE_FINE_PS => false,
      CLKOUT1_DIVIDE => 108,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => false,
      CLKOUT2_DIVIDE => 1,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => false,
      CLKOUT3_DIVIDE => 1,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => false,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => false,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => false,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => false,
      COMPENSATION => "BUF_IN",
      DIVCLK_DIVIDE => 5,
      IS_CLKINSEL_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.010000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => false
    )
        port map (
      CLKFBIN => clkfbout_buf_ClockDivider,
      CLKFBOUT => clkfbout_ClockDivider,
      CLKFBOUTB => NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED,
      CLKFBSTOPPED => NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED,
      CLKIN1 => clkIn,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED,
      CLKOUT0 => clk108M_ClockDivider,
      CLKOUT0B => NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED,
      CLKOUT1 => clk10M_ClockDivider,
      CLKOUT1B => NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED,
      CLKOUT2 => NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED,
      CLKOUT2B => NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED,
      CLKOUT3 => NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED,
      CLKOUT3B => NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED,
      CLKOUT4 => NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED,
      CLKOUT6 => NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => NLW_mmcm_adv_inst_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_mmcm_adv_inst_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => NLW_mmcm_adv_inst_LOCKED_UNCONNECTED,
      PSCLK => '0',
      PSDONE => NLW_mmcm_adv_inst_PSDONE_UNCONNECTED,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => '0',
      RST => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FrameBuffer_blk_mem_gen_mux__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clkb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FrameBuffer_blk_mem_gen_mux__parameterized0\ : entity is "blk_mem_gen_mux";
end \FrameBuffer_blk_mem_gen_mux__parameterized0\;

architecture STRUCTURE of \FrameBuffer_blk_mem_gen_mux__parameterized0\ is
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\doutb[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02FF020F02F00200"
    )
        port map (
      I0 => DOBDO(0),
      I1 => sel_pipe(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      O => doutb(0)
    );
\doutb[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02FF020F02F00200"
    )
        port map (
      I0 => DOBDO(1),
      I1 => sel_pipe(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1),
      O => doutb(1)
    );
\doutb[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02FF020F02F00200"
    )
        port map (
      I0 => DOBDO(2),
      I1 => sel_pipe(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(2),
      O => doutb(2)
    );
\doutb[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02FF020F02F00200"
    )
        port map (
      I0 => DOBDO(3),
      I1 => sel_pipe(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(3),
      O => doutb(3)
    );
\doutb[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02FF020F02F00200"
    )
        port map (
      I0 => DOBDO(4),
      I1 => sel_pipe(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(4),
      O => doutb(4)
    );
\doutb[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02FF020F02F00200"
    )
        port map (
      I0 => DOBDO(5),
      I1 => sel_pipe(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(5),
      O => doutb(5)
    );
\doutb[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02FF020F02F00200"
    )
        port map (
      I0 => DOBDO(6),
      I1 => sel_pipe(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(6),
      O => doutb(6)
    );
\doutb[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02FF020F02F00200"
    )
        port map (
      I0 => DOBDO(7),
      I1 => sel_pipe(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7),
      O => doutb(7)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FrameBuffer_blk_mem_gen_prim_wrapper_init is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FrameBuffer_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end FrameBuffer_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of FrameBuffer_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute PWROPT_WRITE_MODE_CHANGE_A : string;
  attribute PWROPT_WRITE_MODE_CHANGE_A of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "READ_FIRST:NO_CHANGE_2";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_01 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_02 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_03 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_04 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_05 => X"4646464646464646464646464646464646462020202020202020202020202020",
      INIT_06 => X"2020202020202020202020505050505050505050505050505050505046464646",
      INIT_07 => X"2041414120202020202020202020202020202047474747474747474747474747",
      INIT_08 => X"5A20202020202020202020202020202020202020202020202020202020202020",
      INIT_09 => X"20202020202020202020202020205A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0A => X"3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A462020202020202020202020202020",
      INIT_0B => X"47474720202020202020503A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A50463A3A3A",
      INIT_0C => X"413A3A3A412020202020202020202020202020473A3A3A3A3A3A3A3A3A3A3A3A",
      INIT_0D => X"5A20202020202020202020202020202020202020202020202020202020202020",
      INIT_0E => X"20202020202020202020202020205A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A",
      INIT_0F => X"3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A462020202020202020202020202020",
      INIT_10 => X"3A3A3A474720202020503A3A3A3A3A5050505050503A3A3A3A3A3A50463A3A3A",
      INIT_11 => X"3A3A3A3A3A4120202020202020202020202020473A3A3A3A3A3A3A3A3A3A3A3A",
      INIT_12 => X"5A20202020202020202020202020202020202020202020202020202020202041",
      INIT_13 => X"20202020202020202020202020205A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A",
      INIT_14 => X"3A4646464646464646463A3A3A3A3A3A46462020202020202020202020202020",
      INIT_15 => X"3A3A3A3A3A472020503A3A3A3A3A502020202020503A3A3A3A3A5050463A3A3A",
      INIT_16 => X"3A3A3A3A3A3A41202020202020202020202020473A3A3A3A4747474747474747",
      INIT_17 => X"5A2020202020202020202020202020202020202020202020202020202020413A",
      INIT_18 => X"2020202020202020202020202020205A3A3A3A3A3A5A5A5A5A5A5A5A5A3A3A3A",
      INIT_19 => X"464620202020202020463A3A3A3A3A4620202020202020202020202020202020",
      INIT_1A => X"473A3A3A3A3A4720503A3A3A3A3A502020202020503A3A3A3A50202046464646",
      INIT_1B => X"3A3A3A3A3A3A3A41202020202020202020202047474747474720202020202020",
      INIT_1C => X"5A20202020202020202020202020202020202020202020202020202020413A3A",
      INIT_1D => X"202020202020202020202020202020205A3A3A3A3A3A5A20202020205A5A5A5A",
      INIT_1E => X"202020202020202020463A3A3A3A3A4620202020202020202020202020202020",
      INIT_1F => X"20473A3A3A3A3A47503A3A3A3A3A502020202020503A3A3A3A50202020202020",
      INIT_20 => X"3A3A413A3A3A3A3A412020202020202020202020202020202020202020202020",
      INIT_21 => X"20202020202020202020202020202020202020202020202020202020413A3A3A",
      INIT_22 => X"2020202020202020202020202020202020205A3A3A3A3A3A5A20202020202020",
      INIT_23 => X"4646464646464646463A3A3A3A3A3A4620202020202020202020202020202020",
      INIT_24 => X"20473A3A3A3A3A4720503A3A3A3A3A5050505050503A3A3A3A50202020202046",
      INIT_25 => X"3A4120413A3A3A3A3A4120202020202020202020202020202020202020202020",
      INIT_26 => X"202020202020202020202020202020202020202020202020202020413A3A3A3A",
      INIT_27 => X"202020202020202020202020202020202020205A3A3A3A3A3A5A202020202020",
      INIT_28 => X"3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A4620202020202020202020202020202020",
      INIT_29 => X"20473A3A3A3A3A47202050503A3A3A3A3A3A3A3A3A3A3A3A3A50202020202046",
      INIT_2A => X"41202020413A3A3A3A3A41202020202020202047474747474747474747202020",
      INIT_2B => X"20202D2D2D2D2D2D2D2D2D2D2D2D2D2D2D202020202020202020413A3A3A3A3A",
      INIT_2C => X"20202020202020202020202020202020202020205A3A3A3A3A3A5A2020202020",
      INIT_2D => X"3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A4620202020202020202020202020202020",
      INIT_2E => X"20473A3A3A3A3A47202020205050505050505050503A3A3A3A50202020202046",
      INIT_2F => X"2020202020413A3A3A3A3A4120202020202020473A3A3A3A3A3A3A3A47202020",
      INIT_30 => X"20202D3A3A3A3A3A3A3A3A3A3A3A3A3A2D2020202020202020413A3A3A3A3A41",
      INIT_31 => X"2020202020202020202020202020202020202020205A3A3A3A3A3A5A20202020",
      INIT_32 => X"4646464646464646463A3A3A3A3A3A4620202020202020202020202020202020",
      INIT_33 => X"20473A3A3A3A3A47202020202020202020202020503A3A3A3A50202020202046",
      INIT_34 => X"414141414141413A3A3A3A3A41202020202020473A3A3A3A4747474747202020",
      INIT_35 => X"20202D2D2D2D2D2D2D2D2D2D2D2D2D2D2D20202020202020413A3A3A3A3A4141",
      INIT_36 => X"202020202020202020202020202020202020202020205A3A3A3A3A3A5A202020",
      INIT_37 => X"202020202020202020463A3A3A3A3A4620202020202020202020202020202020",
      INIT_38 => X"20473A3A3A3A3A47202020202020202020202020503A3A3A3A50202020202020",
      INIT_39 => X"3A3A3A3A3A3A3A3A3A3A3A3A3A412020202020473A3A3A3A4720202020202020",
      INIT_3A => X"2020202020202020202020202020202020202020202020413A3A3A3A3A3A3A3A",
      INIT_3B => X"20202020202020202020202020202020202020202020205A3A3A3A3A3A5A2020",
      INIT_3C => X"202020202020202020463A3A3A3A3A4620202020202020202020202020202020",
      INIT_3D => X"473A3A3A3A3A4720202020202020202020202020503A3A3A3A50202020202020",
      INIT_3E => X"4141414141414141413A3A3A3A3A4120202020473A3A3A3A4720202020202020",
      INIT_3F => X"5A202020202020202020202020202020202020202020413A3A3A3A3A41414141",
      INIT_40 => X"20202020202020202020202020205A5A5A5A5A20202020205A3A3A3A3A3A5A5A",
      INIT_41 => X"2020202020202046463A3A3A3A3A3A3A46462020202020202020202020202020",
      INIT_42 => X"3A3A3A3A3A4720202020202020202020202050503A3A3A3A3A3A505020202020",
      INIT_43 => X"202020202020202020413A3A3A3A3A41202020473A3A3A3A4747474747474747",
      INIT_44 => X"5A2020202020202020202020202020202020202020413A3A3A3A3A4120202020",
      INIT_45 => X"20202020202020202020202020205A3A3A3A5A5A5A5A5A5A5A5A3A3A3A3A3A3A",
      INIT_46 => X"2020202020202046463A3A3A3A3A3A3A3A462020202020202020202020202020",
      INIT_47 => X"3A3A3A474720202020202020202020202020503A3A3A3A3A3A3A3A5020202020",
      INIT_48 => X"20202020202020202020413A3A3A3A3A412020473A3A3A3A3A3A3A3A3A3A3A3A",
      INIT_49 => X"5A20202020202020202020202020202020202020413A3A3A3A3A412020202020",
      INIT_4A => X"20202020202020202020202020205A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A",
      INIT_4B => X"2020202020202046463A3A3A3A3A3A3A3A462020202020202020202020202020",
      INIT_4C => X"474747202020202020202020202020202020503A3A3A3A3A3A3A3A5020202020",
      INIT_4D => X"2020202020202020202020413A3A3A3A3A4120473A3A3A4747473A3A3A3A3A3A",
      INIT_4E => X"5A202020202020202020202020202020202020413A3A3A3A3A41202020202020",
      INIT_4F => X"20202020202020202020202020205A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A",
      INIT_50 => X"2020202020202046464646464646464646462020202020202020202020202020",
      INIT_51 => X"2020202020202020202020202020202020205050505050505050505020202020",
      INIT_52 => X"2020202020202020202020204141414141414147474747202020474747474747",
      INIT_53 => X"5A20202020202020202020202020202020204141414141414120202020202020",
      INIT_54 => X"20202020202020202020202020205A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_55 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_56 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_57 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_58 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_59 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5B => X"2041475046206E41202020202020202020202020202020202020202020202020",
      INIT_5C => X"6D656C706D692033206E6F697372655620656E696863614D2D5A206465736162",
      INIT_5D => X"20202020202020202020202020202020202020202020202E6E6F697461746E65",
      INIT_5E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_60 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_61 => X"202E7475706E69207478657420726F662064616F6279656B2061206573552020",
      INIT_62 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_63 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_64 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_65 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_66 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_67 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_68 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_69 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6B => X"20202E2E2E65756E69746E6F63206F742079656B20796E612073736572502020",
      INIT_6C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_70 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_71 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_72 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_73 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_74 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_75 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_76 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_77 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_78 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_79 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => wea(0),
      I1 => addra(12),
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FrameBuffer_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FrameBuffer_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \FrameBuffer_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \FrameBuffer_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute PWROPT_WRITE_MODE_CHANGE_A : string;
  attribute PWROPT_WRITE_MODE_CHANGE_A of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "READ_FIRST:NO_CHANGE_2";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_01 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_02 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_03 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_04 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_05 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_06 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_07 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_08 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_09 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_10 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_11 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_12 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_13 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_14 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_15 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_16 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_17 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_18 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_19 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_20 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_21 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_22 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_23 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_24 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_25 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_26 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_27 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_28 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_29 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_30 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_31 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_32 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_33 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_34 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_35 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_36 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_37 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_38 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_39 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_40 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_41 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_42 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_43 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_44 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_45 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_46 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_47 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_48 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_49 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_50 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_51 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_52 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_53 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_54 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_55 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_56 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_57 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_58 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_59 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_60 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_61 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_62 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_63 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_64 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_65 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_66 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_67 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_68 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_69 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_70 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_71 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_72 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_73 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_74 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_75 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_76 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_77 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_78 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_79 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(12),
      I1 => wea(0),
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FrameBuffer_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FrameBuffer_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \FrameBuffer_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \FrameBuffer_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal ram_ena : STD_LOGIC;
  signal ram_enb : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "INDEPENDENT";
  attribute PWROPT_WRITE_MODE_CHANGE_A : string;
  attribute PWROPT_WRITE_MODE_CHANGE_A of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "READ_FIRST:NO_CHANGE_2";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_01 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_02 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_03 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_04 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_05 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_06 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_07 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_08 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_09 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_10 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_11 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_12 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_13 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_14 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_15 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_16 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_17 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_18 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_19 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_20 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_21 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_22 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_23 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_24 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_25 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_26 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_27 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_28 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_29 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_30 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_31 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_32 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_33 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_34 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_35 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_36 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_37 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_38 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_39 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3C => X"6867697279706F43202020202020202020202020202020202020202020202020",
      INIT_3D => X"656972642F2F3A707474683C2037303073656972442036313032202943282074",
      INIT_3E => X"20202020202020202020202020202020202020202020203E74656E2E37303073",
      INIT_3F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 3) => addrb(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ram_ena,
      ENBWREN => ram_enb,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 0) => B"0000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(11),
      I2 => addra(13),
      I3 => wea(0),
      O => ram_ena
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addrb(11),
      I1 => addrb(13),
      I2 => addrb(12),
      O => ram_enb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Vga is
  port (
    addrb : out STD_LOGIC_VECTOR ( 13 downto 0 );
    Hsync_OBUF : out STD_LOGIC;
    Vsync_OBUF : out STD_LOGIC;
    vgaBlue_OBUF : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk108M : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end Vga;

architecture STRUCTURE of Vga is
  signal X : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Y : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal char : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \char[0]_i_1_n_0\ : STD_LOGIC;
  signal \char[1]_i_1_n_0\ : STD_LOGIC;
  signal \char[2]_i_1_n_0\ : STD_LOGIC;
  signal \char[3]_i_1_n_0\ : STD_LOGIC;
  signal \char[4]_i_1_n_0\ : STD_LOGIC;
  signal \char[5]_i_1_n_0\ : STD_LOGIC;
  signal \char[6]_i_1_n_0\ : STD_LOGIC;
  signal \char[7]_i_1_n_0\ : STD_LOGIC;
  signal enable : STD_LOGIC;
  signal enable_i_1_n_0 : STD_LOGIC;
  signal fbOutAddr_reg_i_10_n_0 : STD_LOGIC;
  signal fbOutAddr_reg_i_11_n_0 : STD_LOGIC;
  signal fbOutAddr_reg_i_12_n_0 : STD_LOGIC;
  signal fbOutAddr_reg_i_13_n_0 : STD_LOGIC;
  signal fbOutAddr_reg_i_14_n_0 : STD_LOGIC;
  signal fbOutAddr_reg_i_15_n_0 : STD_LOGIC;
  signal fbOutAddr_reg_i_16_n_0 : STD_LOGIC;
  signal fbOutAddr_reg_i_17_n_0 : STD_LOGIC;
  signal fbOutAddr_reg_i_18_n_0 : STD_LOGIC;
  signal fbOutAddr_reg_i_19_n_0 : STD_LOGIC;
  signal fbOutAddr_reg_i_1_n_0 : STD_LOGIC;
  signal fbOutAddr_reg_i_20_n_0 : STD_LOGIC;
  signal fbOutAddr_reg_i_21_n_0 : STD_LOGIC;
  signal fbOutAddr_reg_i_22_n_0 : STD_LOGIC;
  signal fbOutAddr_reg_i_23_n_0 : STD_LOGIC;
  signal fbOutAddr_reg_i_24_n_0 : STD_LOGIC;
  signal fbOutAddr_reg_i_25_n_0 : STD_LOGIC;
  signal fbOutAddr_reg_i_26_n_0 : STD_LOGIC;
  signal fbOutAddr_reg_i_27_n_0 : STD_LOGIC;
  signal fbOutAddr_reg_i_28_n_0 : STD_LOGIC;
  signal fbOutAddr_reg_i_2_n_0 : STD_LOGIC;
  signal fbOutAddr_reg_i_3_n_0 : STD_LOGIC;
  signal fbOutAddr_reg_i_4_n_0 : STD_LOGIC;
  signal fbOutAddr_reg_i_5_n_0 : STD_LOGIC;
  signal fbOutAddr_reg_i_6_n_0 : STD_LOGIC;
  signal fbOutAddr_reg_i_7_n_0 : STD_LOGIC;
  signal fbOutAddr_reg_i_8_n_0 : STD_LOGIC;
  signal fbOutAddr_reg_i_9_n_0 : STD_LOGIC;
  signal g0_b0_n_0 : STD_LOGIC;
  signal g0_b1_n_0 : STD_LOGIC;
  signal g0_b2_i_1_n_0 : STD_LOGIC;
  signal g0_b2_i_2_n_0 : STD_LOGIC;
  signal g0_b2_n_0 : STD_LOGIC;
  signal g0_b3_n_0 : STD_LOGIC;
  signal g0_b4_n_0 : STD_LOGIC;
  signal g0_b5_n_0 : STD_LOGIC;
  signal g0_b6_n_0 : STD_LOGIC;
  signal g0_b7_n_0 : STD_LOGIC;
  signal g10_b0_n_0 : STD_LOGIC;
  signal g10_b1_n_0 : STD_LOGIC;
  signal g10_b2_n_0 : STD_LOGIC;
  signal g10_b3_n_0 : STD_LOGIC;
  signal g10_b4_n_0 : STD_LOGIC;
  signal g10_b5_n_0 : STD_LOGIC;
  signal g11_b0_n_0 : STD_LOGIC;
  signal g11_b1_n_0 : STD_LOGIC;
  signal g11_b2_n_0 : STD_LOGIC;
  signal g11_b3_n_0 : STD_LOGIC;
  signal g11_b4_n_0 : STD_LOGIC;
  signal g11_b5_n_0 : STD_LOGIC;
  signal g11_b6_n_0 : STD_LOGIC;
  signal g12_b0_n_0 : STD_LOGIC;
  signal g12_b1_n_0 : STD_LOGIC;
  signal g12_b2_n_0 : STD_LOGIC;
  signal g12_b3_n_0 : STD_LOGIC;
  signal g12_b4_n_0 : STD_LOGIC;
  signal g12_b5_n_0 : STD_LOGIC;
  signal g12_b6_n_0 : STD_LOGIC;
  signal g13_b0_n_0 : STD_LOGIC;
  signal g13_b1_n_0 : STD_LOGIC;
  signal g13_b2_n_0 : STD_LOGIC;
  signal g13_b3_n_0 : STD_LOGIC;
  signal g13_b4_n_0 : STD_LOGIC;
  signal g13_b5_n_0 : STD_LOGIC;
  signal g13_b6_n_0 : STD_LOGIC;
  signal g14_b0_n_0 : STD_LOGIC;
  signal g14_b1_n_0 : STD_LOGIC;
  signal g14_b2_n_0 : STD_LOGIC;
  signal g14_b3_n_0 : STD_LOGIC;
  signal g14_b4_n_0 : STD_LOGIC;
  signal g14_b5_n_0 : STD_LOGIC;
  signal g14_b6_n_0 : STD_LOGIC;
  signal g15_b0_n_0 : STD_LOGIC;
  signal g15_b1_n_0 : STD_LOGIC;
  signal g15_b2_n_0 : STD_LOGIC;
  signal g15_b3_n_0 : STD_LOGIC;
  signal g15_b4_n_0 : STD_LOGIC;
  signal g15_b5_n_0 : STD_LOGIC;
  signal g15_b6_n_0 : STD_LOGIC;
  signal g16_b0_n_0 : STD_LOGIC;
  signal g16_b1_n_0 : STD_LOGIC;
  signal g16_b2_n_0 : STD_LOGIC;
  signal g16_b3_n_0 : STD_LOGIC;
  signal g16_b4_n_0 : STD_LOGIC;
  signal g16_b5_n_0 : STD_LOGIC;
  signal g16_b6_n_0 : STD_LOGIC;
  signal g17_b0_n_0 : STD_LOGIC;
  signal g17_b1_n_0 : STD_LOGIC;
  signal g17_b2_n_0 : STD_LOGIC;
  signal g17_b3_n_0 : STD_LOGIC;
  signal g17_b4_n_0 : STD_LOGIC;
  signal g17_b5_n_0 : STD_LOGIC;
  signal g17_b6_n_0 : STD_LOGIC;
  signal g18_b0_n_0 : STD_LOGIC;
  signal g18_b1_n_0 : STD_LOGIC;
  signal g18_b2_n_0 : STD_LOGIC;
  signal g18_b3_n_0 : STD_LOGIC;
  signal g18_b4_n_0 : STD_LOGIC;
  signal g18_b5_n_0 : STD_LOGIC;
  signal g18_b6_n_0 : STD_LOGIC;
  signal g19_b0_n_0 : STD_LOGIC;
  signal g19_b1_n_0 : STD_LOGIC;
  signal g19_b2_n_0 : STD_LOGIC;
  signal g19_b3_n_0 : STD_LOGIC;
  signal g19_b4_n_0 : STD_LOGIC;
  signal g19_b5_n_0 : STD_LOGIC;
  signal g19_b6_n_0 : STD_LOGIC;
  signal g19_b7_n_0 : STD_LOGIC;
  signal g1_b0_n_0 : STD_LOGIC;
  signal g1_b1_n_0 : STD_LOGIC;
  signal g1_b2_n_0 : STD_LOGIC;
  signal g1_b3_n_0 : STD_LOGIC;
  signal g1_b4_n_0 : STD_LOGIC;
  signal g1_b5_n_0 : STD_LOGIC;
  signal g1_b6_n_0 : STD_LOGIC;
  signal g1_b7_n_0 : STD_LOGIC;
  signal g20_b0_n_0 : STD_LOGIC;
  signal g20_b1_n_0 : STD_LOGIC;
  signal g20_b2_n_0 : STD_LOGIC;
  signal g20_b3_n_0 : STD_LOGIC;
  signal g20_b4_n_0 : STD_LOGIC;
  signal g20_b5_n_0 : STD_LOGIC;
  signal g20_b6_n_0 : STD_LOGIC;
  signal g21_b0_n_0 : STD_LOGIC;
  signal g21_b1_n_0 : STD_LOGIC;
  signal g21_b2_n_0 : STD_LOGIC;
  signal g21_b3_n_0 : STD_LOGIC;
  signal g21_b5_n_0 : STD_LOGIC;
  signal g21_b6_n_0 : STD_LOGIC;
  signal g21_b7_n_0 : STD_LOGIC;
  signal g22_b0_n_0 : STD_LOGIC;
  signal g22_b1_n_0 : STD_LOGIC;
  signal g22_b2_n_0 : STD_LOGIC;
  signal g22_b3_n_0 : STD_LOGIC;
  signal g22_b4_n_0 : STD_LOGIC;
  signal g22_b5_n_0 : STD_LOGIC;
  signal g22_b6_n_0 : STD_LOGIC;
  signal g22_b7_n_0 : STD_LOGIC;
  signal g23_b0_n_0 : STD_LOGIC;
  signal g23_b1_n_0 : STD_LOGIC;
  signal g23_b2_n_0 : STD_LOGIC;
  signal g23_b3_n_0 : STD_LOGIC;
  signal g23_b4_n_0 : STD_LOGIC;
  signal g23_b5_n_0 : STD_LOGIC;
  signal g23_b6_n_0 : STD_LOGIC;
  signal g23_b7_n_0 : STD_LOGIC;
  signal g24_b0_n_0 : STD_LOGIC;
  signal g24_b1_n_0 : STD_LOGIC;
  signal g24_b2_n_0 : STD_LOGIC;
  signal g24_b3_n_0 : STD_LOGIC;
  signal g24_b4_n_0 : STD_LOGIC;
  signal g24_b5_n_0 : STD_LOGIC;
  signal g24_b6_n_0 : STD_LOGIC;
  signal g25_b0_n_0 : STD_LOGIC;
  signal g25_b1_n_0 : STD_LOGIC;
  signal g25_b2_n_0 : STD_LOGIC;
  signal g25_b3_n_0 : STD_LOGIC;
  signal g25_b4_n_0 : STD_LOGIC;
  signal g25_b5_n_0 : STD_LOGIC;
  signal g25_b6_n_0 : STD_LOGIC;
  signal g26_b0_n_0 : STD_LOGIC;
  signal g26_b1_n_0 : STD_LOGIC;
  signal g26_b2_n_0 : STD_LOGIC;
  signal g26_b3_n_0 : STD_LOGIC;
  signal g26_b4_n_0 : STD_LOGIC;
  signal g26_b5_n_0 : STD_LOGIC;
  signal g26_b6_n_0 : STD_LOGIC;
  signal g27_b0_n_0 : STD_LOGIC;
  signal g27_b1_n_0 : STD_LOGIC;
  signal g27_b2_n_0 : STD_LOGIC;
  signal g27_b3_n_0 : STD_LOGIC;
  signal g27_b5_n_0 : STD_LOGIC;
  signal g27_b6_n_0 : STD_LOGIC;
  signal g27_b7_n_0 : STD_LOGIC;
  signal g28_b0_n_0 : STD_LOGIC;
  signal g28_b1_n_0 : STD_LOGIC;
  signal g28_b2_n_0 : STD_LOGIC;
  signal g28_b3_n_0 : STD_LOGIC;
  signal g28_b4_n_0 : STD_LOGIC;
  signal g28_b5_n_0 : STD_LOGIC;
  signal g28_b6_n_0 : STD_LOGIC;
  signal g29_b0_n_0 : STD_LOGIC;
  signal g29_b1_n_0 : STD_LOGIC;
  signal g29_b2_n_0 : STD_LOGIC;
  signal g29_b3_n_0 : STD_LOGIC;
  signal g29_b4_n_0 : STD_LOGIC;
  signal g29_b5_n_0 : STD_LOGIC;
  signal g29_b6_n_0 : STD_LOGIC;
  signal g29_b7_n_0 : STD_LOGIC;
  signal g2_b0_n_0 : STD_LOGIC;
  signal g2_b1_n_0 : STD_LOGIC;
  signal g2_b2_n_0 : STD_LOGIC;
  signal g2_b3_n_0 : STD_LOGIC;
  signal g2_b4_n_0 : STD_LOGIC;
  signal g2_b5_n_0 : STD_LOGIC;
  signal g2_b6_n_0 : STD_LOGIC;
  signal g2_b7_n_0 : STD_LOGIC;
  signal g30_b0_n_0 : STD_LOGIC;
  signal g30_b1_n_0 : STD_LOGIC;
  signal g30_b2_n_0 : STD_LOGIC;
  signal g30_b3_n_0 : STD_LOGIC;
  signal g30_b4_n_0 : STD_LOGIC;
  signal g30_b5_n_0 : STD_LOGIC;
  signal g30_b6_n_0 : STD_LOGIC;
  signal g30_b7_n_0 : STD_LOGIC;
  signal g31_b0_n_0 : STD_LOGIC;
  signal g31_b1_n_0 : STD_LOGIC;
  signal g31_b2_n_0 : STD_LOGIC;
  signal g31_b3_n_0 : STD_LOGIC;
  signal g31_b4_n_0 : STD_LOGIC;
  signal g31_b5_n_0 : STD_LOGIC;
  signal g31_b6_n_0 : STD_LOGIC;
  signal g3_b0_n_0 : STD_LOGIC;
  signal g3_b1_n_0 : STD_LOGIC;
  signal g3_b2_n_0 : STD_LOGIC;
  signal g3_b3_n_0 : STD_LOGIC;
  signal g3_b4_n_0 : STD_LOGIC;
  signal g3_b5_n_0 : STD_LOGIC;
  signal g3_b6_n_0 : STD_LOGIC;
  signal g3_b7_n_0 : STD_LOGIC;
  signal g4_b0_n_0 : STD_LOGIC;
  signal g4_b1_n_0 : STD_LOGIC;
  signal g4_b2_n_0 : STD_LOGIC;
  signal g4_b3_n_0 : STD_LOGIC;
  signal g4_b4_n_0 : STD_LOGIC;
  signal g4_b5_n_0 : STD_LOGIC;
  signal g4_b6_n_0 : STD_LOGIC;
  signal g5_b0_n_0 : STD_LOGIC;
  signal g5_b1_n_0 : STD_LOGIC;
  signal g5_b2_n_0 : STD_LOGIC;
  signal g5_b3_n_0 : STD_LOGIC;
  signal g5_b4_n_0 : STD_LOGIC;
  signal g5_b5_n_0 : STD_LOGIC;
  signal g5_b6_n_0 : STD_LOGIC;
  signal g5_b7_n_0 : STD_LOGIC;
  signal g6_b0_n_0 : STD_LOGIC;
  signal g6_b1_n_0 : STD_LOGIC;
  signal g6_b2_n_0 : STD_LOGIC;
  signal g6_b3_n_0 : STD_LOGIC;
  signal g6_b4_n_0 : STD_LOGIC;
  signal g6_b5_n_0 : STD_LOGIC;
  signal g6_b6_n_0 : STD_LOGIC;
  signal g7_b0_n_0 : STD_LOGIC;
  signal g7_b1_n_0 : STD_LOGIC;
  signal g7_b2_n_0 : STD_LOGIC;
  signal g7_b3_n_0 : STD_LOGIC;
  signal g7_b4_n_0 : STD_LOGIC;
  signal g7_b5_n_0 : STD_LOGIC;
  signal g7_b6_n_0 : STD_LOGIC;
  signal g7_b7_n_0 : STD_LOGIC;
  signal g8_b0_n_0 : STD_LOGIC;
  signal g8_b1_n_0 : STD_LOGIC;
  signal g8_b2_n_0 : STD_LOGIC;
  signal g8_b3_n_0 : STD_LOGIC;
  signal g8_b4_n_0 : STD_LOGIC;
  signal g8_b6_n_0 : STD_LOGIC;
  signal g9_b0_n_0 : STD_LOGIC;
  signal g9_b1_n_0 : STD_LOGIC;
  signal g9_b2_n_0 : STD_LOGIC;
  signal g9_b3_n_0 : STD_LOGIC;
  signal g9_b4_n_0 : STD_LOGIC;
  signal g9_b5_n_0 : STD_LOGIC;
  signal g9_b6_n_0 : STD_LOGIC;
  signal hSync_i_1_n_0 : STD_LOGIC;
  signal hSync_i_2_n_0 : STD_LOGIC;
  signal hSync_i_3_n_0 : STD_LOGIC;
  signal \h_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \h_count_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal nextChar : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \nextChar[7]_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal vSync_i_1_n_0 : STD_LOGIC;
  signal vSync_i_2_n_0 : STD_LOGIC;
  signal \v_count[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \v_count[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \v_count[2]_rep_i_1_n_0\ : STD_LOGIC;
  signal \v_count[3]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \v_count[3]_rep_i_1_n_0\ : STD_LOGIC;
  signal \v_count_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \v_count_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \v_count_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \v_count_reg[3]_rep__0_n_0\ : STD_LOGIC;
  signal \v_count_reg[3]_rep_n_0\ : STD_LOGIC;
  signal \v_count_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal \vgaRed[0]_i_10_n_0\ : STD_LOGIC;
  signal \vgaRed[0]_i_11_n_0\ : STD_LOGIC;
  signal \vgaRed[0]_i_13_n_0\ : STD_LOGIC;
  signal \vgaRed[0]_i_14_n_0\ : STD_LOGIC;
  signal \vgaRed[0]_i_15_n_0\ : STD_LOGIC;
  signal \vgaRed[0]_i_16_n_0\ : STD_LOGIC;
  signal \vgaRed[0]_i_17_n_0\ : STD_LOGIC;
  signal \vgaRed[0]_i_18_n_0\ : STD_LOGIC;
  signal \vgaRed[0]_i_19_n_0\ : STD_LOGIC;
  signal \vgaRed[0]_i_1_n_0\ : STD_LOGIC;
  signal \vgaRed[0]_i_20_n_0\ : STD_LOGIC;
  signal \vgaRed[0]_i_21_n_0\ : STD_LOGIC;
  signal \vgaRed[0]_i_22_n_0\ : STD_LOGIC;
  signal \vgaRed[0]_i_23_n_0\ : STD_LOGIC;
  signal \vgaRed[0]_i_29_n_0\ : STD_LOGIC;
  signal \vgaRed[0]_i_33_n_0\ : STD_LOGIC;
  signal \vgaRed[0]_i_34_n_0\ : STD_LOGIC;
  signal \vgaRed[0]_i_40_n_0\ : STD_LOGIC;
  signal \vgaRed[0]_i_41_n_0\ : STD_LOGIC;
  signal \vgaRed[0]_i_42_n_0\ : STD_LOGIC;
  signal \vgaRed[0]_i_48_n_0\ : STD_LOGIC;
  signal \vgaRed[0]_i_4_n_0\ : STD_LOGIC;
  signal \vgaRed[0]_i_56_n_0\ : STD_LOGIC;
  signal \vgaRed[0]_i_5_n_0\ : STD_LOGIC;
  signal \vgaRed[0]_i_64_n_0\ : STD_LOGIC;
  signal \vgaRed[0]_i_68_n_0\ : STD_LOGIC;
  signal \vgaRed[0]_i_69_n_0\ : STD_LOGIC;
  signal \vgaRed[0]_i_6_n_0\ : STD_LOGIC;
  signal \vgaRed[0]_i_7_n_0\ : STD_LOGIC;
  signal \vgaRed[0]_i_80_n_0\ : STD_LOGIC;
  signal \vgaRed[0]_i_8_n_0\ : STD_LOGIC;
  signal \vgaRed[0]_i_9_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_100_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_101_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_102_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_103_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_104_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_105_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_106_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_107_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_108_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_109_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_110_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_111_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_112_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_113_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_114_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_115_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_116_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_117_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_118_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_119_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_120_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_121_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_122_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_123_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_124_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_125_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_126_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_127_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_128_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_129_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_130_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_131_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_132_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_133_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_134_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_135_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_136_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_137_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_138_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_139_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_140_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_141_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_142_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_143_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_144_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_145_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_146_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_147_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_148_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_149_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_150_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_151_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_152_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_153_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_154_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_155_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_156_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_157_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_158_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_159_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_160_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_161_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_162_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_163_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_164_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_165_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_166_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_167_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_168_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_169_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_170_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_171_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_172_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_173_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_174_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_175_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_176_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_177_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_178_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_179_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_180_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_25_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_28_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_30_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_31_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_32_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_35_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_36_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_37_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_38_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_39_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_43_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_44_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_45_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_46_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_47_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_49_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_50_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_51_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_52_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_53_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_54_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_55_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_57_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_58_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_59_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_60_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_61_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_62_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_63_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_65_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_66_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_67_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_70_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_71_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_72_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_73_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_74_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_75_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_76_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_77_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_78_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_79_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_81_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_82_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_83_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_84_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_85_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_86_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_87_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_88_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_89_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_90_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_91_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_92_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_93_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_94_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_95_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_96_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_97_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_98_n_0\ : STD_LOGIC;
  signal \vgaRed_reg[0]_i_99_n_0\ : STD_LOGIC;
  signal NLW_fbOutAddr_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_fbOutAddr_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_fbOutAddr_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_fbOutAddr_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_fbOutAddr_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_fbOutAddr_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_fbOutAddr_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_fbOutAddr_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_fbOutAddr_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fbOutAddr_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_fbOutAddr_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \v_count[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \v_count[0]_rep_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \v_count[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \v_count[1]_rep_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \v_count[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \v_count[3]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \v_count[3]_rep__0_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \v_count[3]_rep_i_1\ : label is "soft_lutpair14";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \v_count_reg[0]\ : label is "v_count_reg[0]";
  attribute ORIG_CELL_NAME of \v_count_reg[0]_rep\ : label is "v_count_reg[0]";
  attribute ORIG_CELL_NAME of \v_count_reg[1]\ : label is "v_count_reg[1]";
  attribute ORIG_CELL_NAME of \v_count_reg[1]_rep\ : label is "v_count_reg[1]";
  attribute ORIG_CELL_NAME of \v_count_reg[2]\ : label is "v_count_reg[2]";
  attribute ORIG_CELL_NAME of \v_count_reg[2]_rep\ : label is "v_count_reg[2]";
  attribute ORIG_CELL_NAME of \v_count_reg[3]\ : label is "v_count_reg[3]";
  attribute ORIG_CELL_NAME of \v_count_reg[3]_rep\ : label is "v_count_reg[3]";
  attribute ORIG_CELL_NAME of \v_count_reg[3]_rep__0\ : label is "v_count_reg[3]";
begin
\char[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => nextChar(0),
      I1 => X(1),
      I2 => X(0),
      I3 => X(2),
      I4 => char(0),
      O => \char[0]_i_1_n_0\
    );
\char[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => nextChar(1),
      I1 => X(1),
      I2 => X(0),
      I3 => X(2),
      I4 => char(1),
      O => \char[1]_i_1_n_0\
    );
\char[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => nextChar(2),
      I1 => X(1),
      I2 => X(0),
      I3 => X(2),
      I4 => char(2),
      O => \char[2]_i_1_n_0\
    );
\char[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => nextChar(3),
      I1 => X(1),
      I2 => X(0),
      I3 => X(2),
      I4 => char(3),
      O => \char[3]_i_1_n_0\
    );
\char[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => nextChar(4),
      I1 => X(1),
      I2 => X(0),
      I3 => X(2),
      I4 => char(4),
      O => \char[4]_i_1_n_0\
    );
\char[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => nextChar(5),
      I1 => X(1),
      I2 => X(0),
      I3 => X(2),
      I4 => char(5),
      O => \char[5]_i_1_n_0\
    );
\char[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => nextChar(6),
      I1 => X(1),
      I2 => X(0),
      I3 => X(2),
      I4 => char(6),
      O => \char[6]_i_1_n_0\
    );
\char[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => nextChar(7),
      I1 => X(1),
      I2 => X(0),
      I3 => X(2),
      I4 => char(7),
      O => \char[7]_i_1_n_0\
    );
\char_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => enable,
      D => \char[0]_i_1_n_0\,
      Q => char(0),
      R => '0'
    );
\char_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => enable,
      D => \char[1]_i_1_n_0\,
      Q => char(1),
      R => '0'
    );
\char_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => enable,
      D => \char[2]_i_1_n_0\,
      Q => char(2),
      R => '0'
    );
\char_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => enable,
      D => \char[3]_i_1_n_0\,
      Q => char(3),
      R => '0'
    );
\char_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => enable,
      D => \char[4]_i_1_n_0\,
      Q => char(4),
      R => '0'
    );
\char_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => enable,
      D => \char[5]_i_1_n_0\,
      Q => char(5),
      R => '0'
    );
\char_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => enable,
      D => \char[6]_i_1_n_0\,
      Q => char(6),
      R => '0'
    );
\char_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => enable,
      D => \char[7]_i_1_n_0\,
      Q => char(7),
      R => '0'
    );
enable_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0057"
    )
        port map (
      I0 => \h_count_reg__0\(10),
      I1 => \h_count_reg__0\(8),
      I2 => \h_count_reg__0\(9),
      I3 => \v_count_reg__0\(10),
      O => enable_i_1_n_0
    );
enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => '1',
      D => enable_i_1_n_0,
      Q => enable,
      R => '0'
    );
fbOutAddr_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 7) => B"00000000000000000000000",
      A(6) => fbOutAddr_reg_i_5_n_0,
      A(5) => fbOutAddr_reg_i_6_n_0,
      A(4) => fbOutAddr_reg_i_7_n_0,
      A(3) => fbOutAddr_reg_i_8_n_0,
      A(2) => fbOutAddr_reg_i_9_n_0,
      A(1) => fbOutAddr_reg_i_10_n_0,
      A(0) => fbOutAddr_reg_i_11_n_0,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_fbOutAddr_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000010100000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_fbOutAddr_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 8) => B"0000000000000000000000000000000000000000",
      C(7) => fbOutAddr_reg_i_12_n_0,
      C(6) => fbOutAddr_reg_i_13_n_0,
      C(5) => fbOutAddr_reg_i_14_n_0,
      C(4) => fbOutAddr_reg_i_15_n_0,
      C(3) => fbOutAddr_reg_i_16_n_0,
      C(2) => fbOutAddr_reg_i_17_n_0,
      C(1) => fbOutAddr_reg_i_18_n_0,
      C(0) => fbOutAddr_reg_i_19_n_0,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_fbOutAddr_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_fbOutAddr_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => fbOutAddr_reg_i_1_n_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '1',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => fbOutAddr_reg_i_2_n_0,
      CLK => clk108M,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_fbOutAddr_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => enable,
      OPMODE(4) => enable,
      OPMODE(3 downto 0) => B"0101",
      OVERFLOW => NLW_fbOutAddr_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_fbOutAddr_reg_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => addrb(13 downto 0),
      PATTERNBDETECT => NLW_fbOutAddr_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_fbOutAddr_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_fbOutAddr_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => fbOutAddr_reg_i_3_n_0,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => fbOutAddr_reg_i_1_n_0,
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => fbOutAddr_reg_i_4_n_0,
      UNDERFLOW => NLW_fbOutAddr_reg_UNDERFLOW_UNCONNECTED
    );
fbOutAddr_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88808888"
    )
        port map (
      I0 => \h_count_reg__0\(9),
      I1 => \h_count_reg__0\(10),
      I2 => \h_count_reg__0\(8),
      I3 => fbOutAddr_reg_i_20_n_0,
      I4 => fbOutAddr_reg_i_21_n_0,
      O => fbOutAddr_reg_i_1_n_0
    );
fbOutAddr_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => Y(3),
      I1 => Y(1),
      I2 => Y(0),
      I3 => Y(2),
      I4 => \v_count_reg__0\(4),
      I5 => \v_count_reg__0\(5),
      O => fbOutAddr_reg_i_10_n_0
    );
fbOutAddr_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \v_count_reg__0\(4),
      I1 => Y(2),
      I2 => Y(0),
      I3 => Y(1),
      I4 => Y(3),
      O => fbOutAddr_reg_i_11_n_0
    );
fbOutAddr_reg_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \h_count_reg__0\(10),
      I1 => \h_count_reg__0\(8),
      I2 => fbOutAddr_reg_i_27_n_0,
      I3 => \h_count_reg__0\(7),
      I4 => \h_count_reg__0\(9),
      O => fbOutAddr_reg_i_12_n_0
    );
fbOutAddr_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \h_count_reg__0\(9),
      I1 => \h_count_reg__0\(7),
      I2 => fbOutAddr_reg_i_27_n_0,
      I3 => \h_count_reg__0\(8),
      O => fbOutAddr_reg_i_13_n_0
    );
fbOutAddr_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => \h_count_reg__0\(8),
      I1 => \h_count_reg__0\(6),
      I2 => \h_count_reg__0\(5),
      I3 => \h_count_reg__0\(4),
      I4 => fbOutAddr_reg_i_28_n_0,
      I5 => \h_count_reg__0\(7),
      O => fbOutAddr_reg_i_14_n_0
    );
fbOutAddr_reg_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => \h_count_reg__0\(7),
      I1 => fbOutAddr_reg_i_28_n_0,
      I2 => \h_count_reg__0\(4),
      I3 => \h_count_reg__0\(5),
      I4 => \h_count_reg__0\(6),
      O => fbOutAddr_reg_i_15_n_0
    );
fbOutAddr_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => fbOutAddr_reg_i_28_n_0,
      I1 => \h_count_reg__0\(4),
      I2 => \h_count_reg__0\(5),
      I3 => \h_count_reg__0\(6),
      O => fbOutAddr_reg_i_16_n_0
    );
fbOutAddr_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \h_count_reg__0\(5),
      I1 => X(2),
      I2 => X(0),
      I3 => X(1),
      I4 => \h_count_reg__0\(3),
      I5 => \h_count_reg__0\(4),
      O => fbOutAddr_reg_i_17_n_0
    );
fbOutAddr_reg_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => X(2),
      I1 => X(0),
      I2 => X(1),
      I3 => \h_count_reg__0\(3),
      I4 => \h_count_reg__0\(4),
      O => fbOutAddr_reg_i_18_n_0
    );
fbOutAddr_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \h_count_reg__0\(3),
      I1 => X(2),
      I2 => X(0),
      I3 => X(1),
      O => fbOutAddr_reg_i_19_n_0
    );
fbOutAddr_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABAAA"
    )
        port map (
      I0 => fbOutAddr_reg_i_22_n_0,
      I1 => X(2),
      I2 => enable,
      I3 => X(1),
      I4 => X(0),
      O => fbOutAddr_reg_i_2_n_0
    );
fbOutAddr_reg_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \h_count_reg__0\(7),
      I1 => \h_count_reg__0\(6),
      I2 => \h_count_reg__0\(5),
      O => fbOutAddr_reg_i_20_n_0
    );
fbOutAddr_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555FFFFFFFFFFFF"
    )
        port map (
      I0 => \h_count_reg__0\(3),
      I1 => X(1),
      I2 => X(0),
      I3 => X(2),
      I4 => \h_count_reg__0\(7),
      I5 => \h_count_reg__0\(4),
      O => fbOutAddr_reg_i_21_n_0
    );
fbOutAddr_reg_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => enable,
      I1 => \h_count_reg__0\(10),
      I2 => \h_count_reg__0\(8),
      I3 => \h_count_reg__0\(9),
      O => fbOutAddr_reg_i_22_n_0
    );
fbOutAddr_reg_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \v_count_reg__0\(6),
      I1 => \v_count_reg__0\(7),
      I2 => \v_count_reg__0\(9),
      I3 => \v_count_reg__0\(8),
      O => fbOutAddr_reg_i_23_n_0
    );
fbOutAddr_reg_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Y(1),
      I1 => Y(0),
      I2 => Y(2),
      O => fbOutAddr_reg_i_24_n_0
    );
fbOutAddr_reg_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Y(3),
      I1 => \v_count_reg__0\(4),
      O => fbOutAddr_reg_i_25_n_0
    );
fbOutAddr_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \v_count_reg__0\(5),
      I1 => \v_count_reg__0\(4),
      I2 => Y(2),
      I3 => Y(0),
      I4 => Y(1),
      I5 => Y(3),
      O => fbOutAddr_reg_i_26_n_0
    );
fbOutAddr_reg_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \h_count_reg__0\(6),
      I1 => \h_count_reg__0\(5),
      I2 => \h_count_reg__0\(4),
      I3 => fbOutAddr_reg_i_28_n_0,
      O => fbOutAddr_reg_i_27_n_0
    );
fbOutAddr_reg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => X(2),
      I1 => X(0),
      I2 => X(1),
      I3 => \h_count_reg__0\(3),
      O => fbOutAddr_reg_i_28_n_0
    );
fbOutAddr_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8A888800000000"
    )
        port map (
      I0 => fbOutAddr_reg_i_1_n_0,
      I1 => fbOutAddr_reg_i_23_n_0,
      I2 => fbOutAddr_reg_i_24_n_0,
      I3 => fbOutAddr_reg_i_25_n_0,
      I4 => \v_count_reg__0\(5),
      I5 => \v_count_reg__0\(10),
      O => fbOutAddr_reg_i_3_n_0
    );
fbOutAddr_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A800"
    )
        port map (
      I0 => \v_count_reg__0\(10),
      I1 => \h_count_reg__0\(9),
      I2 => \h_count_reg__0\(8),
      I3 => \h_count_reg__0\(10),
      I4 => enable,
      O => fbOutAddr_reg_i_4_n_0
    );
fbOutAddr_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \v_count_reg__0\(10),
      I1 => \v_count_reg__0\(8),
      I2 => \v_count_reg__0\(6),
      I3 => fbOutAddr_reg_i_26_n_0,
      I4 => \v_count_reg__0\(7),
      I5 => \v_count_reg__0\(9),
      O => fbOutAddr_reg_i_5_n_0
    );
fbOutAddr_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \v_count_reg__0\(9),
      I1 => \v_count_reg__0\(7),
      I2 => fbOutAddr_reg_i_26_n_0,
      I3 => \v_count_reg__0\(6),
      I4 => \v_count_reg__0\(8),
      O => fbOutAddr_reg_i_6_n_0
    );
fbOutAddr_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \v_count_reg__0\(8),
      I1 => \v_count_reg__0\(6),
      I2 => fbOutAddr_reg_i_26_n_0,
      I3 => \v_count_reg__0\(7),
      O => fbOutAddr_reg_i_7_n_0
    );
fbOutAddr_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \v_count_reg__0\(7),
      I1 => \v_count_reg__0\(5),
      I2 => \v_count_reg__0\(4),
      I3 => fbOutAddr_reg_i_24_n_0,
      I4 => Y(3),
      I5 => \v_count_reg__0\(6),
      O => fbOutAddr_reg_i_8_n_0
    );
fbOutAddr_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \v_count_reg__0\(6),
      I1 => Y(3),
      I2 => fbOutAddr_reg_i_24_n_0,
      I3 => \v_count_reg__0\(4),
      I4 => \v_count_reg__0\(5),
      O => fbOutAddr_reg_i_9_n_0
    );
g0_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007F807F80000"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g0_b0_n_0
    );
g0_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01E00FFC08040000"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g0_b1_n_0
    );
g0_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F00F6C08940000"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g0_b2_n_0
    );
g0_b2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => nextChar(0),
      I1 => X(1),
      I2 => X(0),
      I3 => X(2),
      I4 => char(0),
      O => g0_b2_i_1_n_0
    );
g0_b2_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => nextChar(1),
      I1 => X(1),
      I2 => X(0),
      I3 => X(2),
      I4 => char(1),
      O => g0_b2_i_2_n_0
    );
g0_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F00E7C09840000"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g0_b3_n_0
    );
g0_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE00E7C09840000"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g0_b4_n_0
    );
g0_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F00F6C08940000"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g0_b5_n_0
    );
g0_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F00FFC08040000"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g0_b6_n_0
    );
g0_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01E007F807F80000"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g0_b7_n_0
    );
g10_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g10_b0_n_0
    );
g10_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008002A000000000"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g10_b1_n_0
    );
g10_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008003E0080403F0"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g10_b2_n_0
    );
g10_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03E001C00C0C07F8"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g10_b3_n_0
    );
g10_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03E001C007F80C0C"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g10_b4_n_0
    );
g10_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008003E003F00804"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g10_b5_n_0
    );
g11_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => Y(1),
      I1 => \v_count_reg[2]_rep_n_0\,
      I2 => \v_count_reg[3]_rep_n_0\,
      I3 => \char[0]_i_1_n_0\,
      I4 => \char[1]_i_1_n_0\,
      O => g11_b0_n_0
    );
g11_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000800000"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g11_b1_n_0
    );
g11_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300000000801000"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g11_b2_n_0
    );
g11_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01800C0000801E00"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g11_b3_n_0
    );
g11_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00C0000800E00"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g11_b4_n_0
    );
g11_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060000000800000"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g11_b5_n_0
    );
g11_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030000000800000"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g11_b6_n_0
    );
g12_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04080E08000007F8"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g12_b0_n_0
    );
g12_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0F0C08100FFC"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g12_b1_n_0
    );
g12_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0844098408180984"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g12_b2_n_0
    );
g12_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"084408C40FFC08C4"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g12_b3_n_0
    );
g12_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"084408640FFC0864"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g12_b4_n_0
    );
g12_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC0C3C08000FFC"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g12_b5_n_0
    );
g12_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07B80C18080007F8"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g12_b6_n_0
    );
g13_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C07F0047C00C0"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g13_b0_n_0
    );
g13_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0FF80C7C00E0"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g13_b1_n_0
    );
g13_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F04084C084400B0"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g13_b2_n_0
    );
g13_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F84084408440898"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g13_b3_n_0
    );
g13_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C4084408440FFC"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g13_b4_n_0
    );
g13_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007C0FC00FC40FFC"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g13_b5_n_0
    );
g13_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003C078007840880"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g13_b6_n_0
    );
g14_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000003807B8"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g14_b0_n_0
    );
g14_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000087C0FFC"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g14_b1_n_0
    );
g14_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000008440844"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g14_b2_n_0
    );
g14_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E30063008440844"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g14_b3_n_0
    );
g14_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"063006300C440844"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g14_b4_n_0
    );
g14_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000007FC0FFC"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g14_b5_n_0
    );
g14_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003F807B8"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g14_b6_n_0
    );
g15_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0018000000000000"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g15_b0_n_0
    );
g15_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001C080801200080"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g15_b1_n_0
    );
g15_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00040C18012001C0"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g15_b2_n_0
    );
g15_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DC4063001200360"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g15_b3_n_0
    );
g15_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DE4036001200630"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g15_b4_n_0
    );
g15_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003C01C001200C18"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g15_b5_n_0
    );
g15_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0018008001200808"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g15_b6_n_0
    );
g16_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F008040FE007F8"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g16_b0_n_0
    );
g16_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F80FFC0FF00FFC"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g16_b1_n_0
    );
g16_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0FFC00980804"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g16_b2_n_0
    );
g16_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08040844008C0BC4"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g16_b3_n_0
    );
g16_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804084400980BC4"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g16_b4_n_0
    );
g16_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0FFC0FF00BFC"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g16_b5_n_0
    );
g16_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"061807B80FE001F8"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g16_b6_n_0
    );
g17_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F0080408040804"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g17_b0_n_0
    );
g17_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F80FFC0FFC0FFC"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g17_b1_n_0
    );
g17_b2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"223E3E3E"
    )
        port map (
      I0 => \v_count_reg[1]_rep_n_0\,
      I1 => Y(2),
      I2 => \v_count_reg[3]_rep__0_n_0\,
      I3 => g0_b2_i_1_n_0,
      I4 => g0_b2_i_2_n_0,
      O => g17_b2_n_0
    );
g17_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0884084408440804"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g17_b3_n_0
    );
g17_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088400E408E40C0C"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g17_b4_n_0
    );
g17_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"078C000C0C0C07F8"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g17_b5_n_0
    );
g17_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F98001C0E1C03F0"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g17_b6_n_0
    );
g18_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804070000000FFC"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g18_b0_n_0
    );
g18_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E30003E"
    )
        port map (
      I0 => Y(1),
      I1 => \v_count_reg[2]_rep_n_0\,
      I2 => \v_count_reg[3]_rep_n_0\,
      I3 => \char[0]_i_1_n_0\,
      I4 => \char[1]_i_1_n_0\,
      O => g18_b1_n_0
    );
g18_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC080008040040"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g18_b2_n_0
    );
g18_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C008040FFC0040"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g18_b3_n_0
    );
g18_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01E00FFC0FFC0040"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g18_b4_n_0
    );
g18_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3C07FC08040FFC"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g18_b5_n_0
    );
g18_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E1C000400000FFC"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g18_b6_n_0
    );
g19_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F80FFC0FFC0804"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g19_b0_n_0
    );
g19_b1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => Y(1),
      I1 => \v_count_reg[2]_rep_n_0\,
      I2 => \v_count_reg[3]_rep_n_0\,
      O => g19_b1_n_0
    );
g19_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804003800380FFC"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g19_b2_n_0
    );
g19_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804007000700804"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g19_b3_n_0
    );
g19_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080400E000700800"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g19_b4_n_0
    );
g19_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC0FFC00380C00"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g19_b5_n_0
    );
g19_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F80FFC0FFC0E00"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g19_b6_n_0
    );
g19_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003E00"
    )
        port map (
      I0 => Y(1),
      I1 => \v_count_reg[2]_rep_n_0\,
      I2 => \v_count_reg[3]_rep_n_0\,
      I3 => \char[0]_i_1_n_0\,
      I4 => \char[1]_i_1_n_0\,
      O => g19_b7_n_0
    );
g1_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000C001C00080"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g1_b0_n_0
    );
g1_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001E001C001C0"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g1_b1_n_0
    );
g1_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"018009F009F003E0"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g1_b2_n_0
    );
g1_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03C00FF80E3807F0"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g1_b3_n_0
    );
g1_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03C00FF80E3803E0"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g1_b4_n_0
    );
g1_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"018009F009F001C0"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g1_b5_n_0
    );
g1_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001E001C00080"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g1_b6_n_0
    );
g1_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000C001C00000"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g1_b7_n_0
    );
g20_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0618080407F80804"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g20_b0_n_0
    );
g20_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E3C0FFC0FFC0FFC"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g20_b1_n_0
    );
g20_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08640FFC08040FFC"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g20_b2_n_0
    );
g20_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"084400440E040844"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g20_b3_n_0
    );
g20_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08C400C43C040044"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g20_b4_n_0
    );
g20_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F9C0FFC3FFC007C"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g20_b5_n_0
    );
g20_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07180F3827F80038"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g20_b6_n_0
    );
g21_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FC01FC07FC001C"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g21_b0_n_0
    );
g21_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E1E3E02"
    )
        port map (
      I0 => Y(1),
      I1 => \v_count_reg[2]_rep_n_0\,
      I2 => \v_count_reg[3]_rep_n_0\,
      I3 => \char[0]_i_1_n_0\,
      I4 => \char[1]_i_1_n_0\,
      O => g21_b1_n_0
    );
g21_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E00060008000804"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g21_b2_n_0
    );
g21_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03800C0008000FFC"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g21_b3_n_0
    );
g21_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0006000FFC0804"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g21_b5_n_0
    );
g21_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC03FC07FC000C"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g21_b6_n_0
    );
g21_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FC01FC0000001C"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g21_b7_n_0
    );
g22_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E1C001C0C0C"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g22_b0_n_0
    );
g22_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0C003C0E1C"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g22_b1_n_0
    );
g22_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC098408600330"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g22_b2_n_0
    );
g22_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC08C40FC001E0"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g22_b3_n_0
    );
g22_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080408640FC001E0"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g22_b4_n_0
    );
g22_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804083408600330"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g22_b5_n_0
    );
g22_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C1C003C0E1C"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g22_b6_n_0
    );
g22_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E0C001C0C0C"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g22_b7_n_0
    );
g23_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000800000038"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g23_b0_n_0
    );
g23_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000C00000070"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g23_b1_n_0
    );
g23_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000006080400E0"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g23_b2_n_0
    );
g23_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000003080401C0"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g23_b3_n_0
    );
g23_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"200000060FFC0380"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g23_b4_n_0
    );
g23_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000C0FFC0700"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g23_b5_n_0
    );
g23_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000800000E00"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g23_b6_n_0
    );
g23_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g23_b7_n_0
    );
g24_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C0000407000000"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g24_b0_n_0
    );
g24_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE00FFC0FA00000"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g24_b1_n_0
    );
g24_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08200FFC08A00003"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g24_b2_n_0
    );
g24_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0820082008A00007"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g24_b3_n_0
    );
g24_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0820086007E00004"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g24_b4_n_0
    );
g24_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C600FC00FC00000"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g24_b5_n_0
    );
g24_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440078008000000"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g24_b6_n_0
    );
g25_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27C0084007C00780"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g25_b0_n_0
    );
g25_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FE00FF80FE00FC0"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g25_b1_n_0
    );
g25_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"48200FFC08A00860"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g25_b2_n_0
    );
g25_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4820084408A00824"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g25_b3_n_0
    );
g25_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FC0000C08A007FC"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g25_b4_n_0
    );
g25_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FE000180CE00FFC"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g25_b5_n_0
    );
g25_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000004C00800"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g25_b6_n_0
    );
g26_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804000000000804"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g26_b0_n_0
    );
g26_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E40003E"
    )
        port map (
      I0 => Y(1),
      I1 => \v_count_reg[2]_rep_n_0\,
      I2 => \v_count_reg[3]_rep_n_0\,
      I3 => \char[0]_i_1_n_0\,
      I4 => \char[1]_i_1_n_0\,
      O => g26_b1_n_0
    );
g26_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC700008200FFC"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g26_b2_n_0
    );
g26_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"018040000FEC0040"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g26_b3_n_0
    );
g26_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03C040200FEC0020"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g26_b4_n_0
    );
g26_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E607FEC08000FE0"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g26_b5_n_0
    );
g26_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C203FEC00000FC0"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g26_b6_n_0
    );
g27_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C000200FE00000"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g27_b0_n_0
    );
g27_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE00FE00FE00000"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g27_b1_n_0
    );
g27_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08200FC000600804"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g27_b2_n_0
    );
g27_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"082000200FC00FFC"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g27_b3_n_0
    );
g27_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE00FE000600800"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g27_b5_n_0
    );
g27_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C00FC00FE00000"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g27_b6_n_0
    );
g27_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003800"
    )
        port map (
      I0 => Y(1),
      I1 => \v_count_reg[2]_rep_n_0\,
      I2 => \v_count_reg[3]_rep_n_0\,
      I3 => \char[0]_i_1_n_0\,
      I4 => \char[1]_i_1_n_0\,
      O => g27_b7_n_0
    );
g28_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440082007C04020"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g28_b0_n_0
    );
g28_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CE00FE00FE07FE0"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g28_b1_n_0
    );
g28_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09A00FC008207FC0"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g28_b2_n_0
    );
g28_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0920086048204820"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g28_b3_n_0
    );
g28_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B2000207FC00820"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g28_b4_n_0
    );
g28_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E6000E07FE00FE0"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g28_b5_n_0
    );
g28_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"044000C0402007C0"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g28_b6_n_0
    );
g29_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07E001E007E00020"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g29_b0_n_0
    );
g29_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE003E00FE00020"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g29_b1_n_0
    );
g29_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000600080007F8"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g29_b2_n_0
    );
g29_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07000C0008000FFC"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g29_b3_n_0
    );
g29_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07000C0007E00820"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g29_b4_n_0
    );
g29_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0006000FE00C20"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g29_b5_n_0
    );
g29_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE003E008000400"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g29_b6_n_0
    );
g29_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07E001E000000000"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g29_b7_n_0
    );
g2_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0780FFFF0000FFFF"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g2_b0_n_0
    );
g2_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"38E718FF"
    )
        port map (
      I0 => Y(1),
      I1 => \v_count_reg[2]_rep_n_0\,
      I2 => \v_count_reg[3]_rep_n_0\,
      I3 => \char[0]_i_1_n_0\,
      I4 => \char[1]_i_1_n_0\,
      O => g2_b1_n_0
    );
g2_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0860F99F0660FE7F"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g2_b2_n_0
    );
g2_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0874FBDF0420FC3F"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g2_b3_n_0
    );
g2_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FDCFBDF0420FC3F"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g2_b4_n_0
    );
g2_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"078CF99F0660FE7F"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g2_b5_n_0
    );
g2_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06E718FF"
    )
        port map (
      I0 => Y(1),
      I1 => \v_count_reg[2]_rep_n_0\,
      I2 => \v_count_reg[3]_rep_n_0\,
      I3 => \char[0]_i_1_n_0\,
      I4 => \char[1]_i_1_n_0\,
      O => g2_b6_n_0
    );
g2_b7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \char[0]_i_1_n_0\,
      O => g2_b7_n_0
    );
g30_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C6047E00820"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g30_b0_n_0
    );
g30_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400E604FE00C60"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g30_b1_n_0
    );
g30_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400B20480006C0"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g30_b2_n_0
    );
g30_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F809A048000380"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g30_b3_n_0
    );
g30_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FBC08E068000380"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g30_b4_n_0
    );
g30_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08040C603FE006C0"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g30_b5_n_0
    );
g30_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08040C201FE00C60"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g30_b6_n_0
    );
g30_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000820"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g30_b7_n_0
    );
g31_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0780000800000000"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g31_b0_n_0
    );
g31_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C0000C08040000"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g31_b1_n_0
    );
g31_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0460000408040000"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g31_b2_n_0
    );
g31_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0430000C0FBC0FBC"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g31_b3_n_0
    );
g31_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0460000807F80FBC"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g31_b4_n_0
    );
g31_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C0000C00400000"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g31_b5_n_0
    );
g31_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0780000400400000"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g31_b6_n_0
    );
g3_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A01C000C000000"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g3_b0_n_0
    );
g3_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A01FFC0E000278"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g3_b1_n_0
    );
g3_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01C00FFC0FFC02FC"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g3_b2_n_0
    );
g3_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F78001407FC0F84"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g3_b3_n_0
    );
g3_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F78001400140F84"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g3_b4_n_0
    );
g3_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01C00E14001402FC"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g3_b5_n_0
    );
g3_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A00FFC001C0278"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g3_b6_n_0
    );
g3_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A007FC001C0000"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g3_b7_n_0
    );
g4_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400FFE"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g4_b0_n_0
    );
g4_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFC0110004007FC"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g4_b1_n_0
    );
g4_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFC031800E003F8"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g4_b2_n_0
    );
g4_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007FC01F001F0"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g4_b3_n_0
    );
g4_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007FC03F800E0"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g4_b4_n_0
    );
g4_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFC031807FC0040"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g4_b5_n_0
    );
g4_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFC01100FFE0040"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g4_b6_n_0
    );
g5_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0008C40038"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g5_b0_n_0
    );
g5_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09100F0019EE007C"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g5_b1_n_0
    );
g5_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B180F00133A0044"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g5_b2_n_0
    );
g5_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFC0F0012120FFC"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g5_b3_n_0
    );
g5_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC0F0017320FFC"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g5_b4_n_0
    );
g5_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B180F001DE60004"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g5_b5_n_0
    );
g5_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09100F0008C40FFC"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g5_b6_n_0
    );
g5_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000003E"
    )
        port map (
      I0 => Y(1),
      I1 => \v_count_reg[2]_rep_n_0\,
      I2 => \v_count_reg[3]_rep_n_0\,
      I3 => \char[0]_i_1_n_0\,
      I4 => \char[1]_i_1_n_0\,
      O => g5_b7_n_0
    );
g6_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[1]_i_1_n_0\,
      O => g6_b0_n_0
    );
g6_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01C0008002000010"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g6_b1_n_0
    );
g6_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03E0008006000018"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g6_b2_n_0
    );
g6_b3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A00FFC"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_2_n_0,
      O => g6_b3_n_0
    );
g6_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008003E00FFC0FFC"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g6_b4_n_0
    );
g6_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008001C006000018"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g6_b5_n_0
    );
g6_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080008002000010"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g6_b6_n_0
    );
g7_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00300600008003C0"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g7_b0_n_0
    );
g7_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0078001C003C0"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g7_b1_n_0
    );
g7_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F007E003E00200"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g7_b2_n_0
    );
g7_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F007F000800200"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g7_b3_n_0
    );
g7_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F007E000800200"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g7_b4_n_0
    );
g7_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0078003E00200"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g7_b5_n_0
    );
g7_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030060001C00200"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g7_b6_n_0
    );
g7_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g7_b7_n_0
    );
g8_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220000000000000"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g8_b0_n_0
    );
g8_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF8000E00000000"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g8_b1_n_0
    );
g8_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF8001E00380000"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g8_b2_n_0
    );
g8_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"022000000DFC0000"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g8_b3_n_0
    );
g8_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF800000DFC0000"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g8_b4_n_0
    );
g8_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220000E00000000"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g8_b6_n_0
    );
g9_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007800C300638"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g9_b0_n_0
    );
g9_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00100FD806300C7C"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g9_b1_n_0
    );
g9_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001E087C03000844"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g9_b2_n_0
    );
g9_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E08E401803847"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g9_b3_n_0
    );
g9_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007BC00C03847"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g9_b4_n_0
    );
g9_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000FD80C600FCC"
    )
        port map (
      I0 => Y(0),
      I1 => \v_count_reg[1]_rep_n_0\,
      I2 => Y(2),
      I3 => \v_count_reg[3]_rep__0_n_0\,
      I4 => g0_b2_i_1_n_0,
      I5 => g0_b2_i_2_n_0,
      O => g9_b5_n_0
    );
g9_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000008400C300798"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => \v_count_reg[3]_rep_n_0\,
      I4 => \char[0]_i_1_n_0\,
      I5 => \char[1]_i_1_n_0\,
      O => g9_b6_n_0
    );
hSync_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAFFAFC0"
    )
        port map (
      I0 => hSync_i_2_n_0,
      I1 => \h_count_reg__0\(4),
      I2 => \h_count_reg__0\(5),
      I3 => \h_count_reg__0\(7),
      I4 => \h_count_reg__0\(6),
      I5 => hSync_i_3_n_0,
      O => hSync_i_1_n_0
    );
hSync_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => X(2),
      I1 => X(0),
      I2 => X(1),
      I3 => \h_count_reg__0\(3),
      I4 => \h_count_reg__0\(4),
      I5 => \h_count_reg__0\(6),
      O => hSync_i_2_n_0
    );
hSync_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \h_count_reg__0\(9),
      I1 => \h_count_reg__0\(8),
      I2 => \h_count_reg__0\(10),
      O => hSync_i_3_n_0
    );
hSync_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => '1',
      D => hSync_i_1_n_0,
      Q => Hsync_OBUF,
      R => '0'
    );
\h_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => X(0),
      O => p_0_in(0)
    );
\h_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => X(0),
      I1 => X(1),
      O => p_0_in(1)
    );
\h_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => X(2),
      I1 => X(1),
      I2 => X(0),
      O => \h_count[2]_i_1_n_0\
    );
\h_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => '1',
      D => p_0_in(0),
      Q => X(0),
      R => fbOutAddr_reg_i_1_n_0
    );
\h_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => '1',
      D => fbOutAddr_reg_i_12_n_0,
      Q => \h_count_reg__0\(10),
      R => fbOutAddr_reg_i_1_n_0
    );
\h_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => '1',
      D => p_0_in(1),
      Q => X(1),
      R => fbOutAddr_reg_i_1_n_0
    );
\h_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => '1',
      D => \h_count[2]_i_1_n_0\,
      Q => X(2),
      R => fbOutAddr_reg_i_1_n_0
    );
\h_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => '1',
      D => fbOutAddr_reg_i_19_n_0,
      Q => \h_count_reg__0\(3),
      R => fbOutAddr_reg_i_1_n_0
    );
\h_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => '1',
      D => fbOutAddr_reg_i_18_n_0,
      Q => \h_count_reg__0\(4),
      R => fbOutAddr_reg_i_1_n_0
    );
\h_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => '1',
      D => fbOutAddr_reg_i_17_n_0,
      Q => \h_count_reg__0\(5),
      R => fbOutAddr_reg_i_1_n_0
    );
\h_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => '1',
      D => fbOutAddr_reg_i_16_n_0,
      Q => \h_count_reg__0\(6),
      R => fbOutAddr_reg_i_1_n_0
    );
\h_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => '1',
      D => fbOutAddr_reg_i_15_n_0,
      Q => \h_count_reg__0\(7),
      R => fbOutAddr_reg_i_1_n_0
    );
\h_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => '1',
      D => fbOutAddr_reg_i_14_n_0,
      Q => \h_count_reg__0\(8),
      R => fbOutAddr_reg_i_1_n_0
    );
\h_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => '1',
      D => fbOutAddr_reg_i_13_n_0,
      Q => \h_count_reg__0\(9),
      R => fbOutAddr_reg_i_1_n_0
    );
\nextChar[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => X(1),
      I1 => X(0),
      I2 => enable,
      I3 => X(2),
      O => \nextChar[7]_i_1_n_0\
    );
\nextChar_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => \nextChar[7]_i_1_n_0\,
      D => D(0),
      Q => nextChar(0),
      R => '0'
    );
\nextChar_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => \nextChar[7]_i_1_n_0\,
      D => D(1),
      Q => nextChar(1),
      R => '0'
    );
\nextChar_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => \nextChar[7]_i_1_n_0\,
      D => D(2),
      Q => nextChar(2),
      R => '0'
    );
\nextChar_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => \nextChar[7]_i_1_n_0\,
      D => D(3),
      Q => nextChar(3),
      R => '0'
    );
\nextChar_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => \nextChar[7]_i_1_n_0\,
      D => D(4),
      Q => nextChar(4),
      R => '0'
    );
\nextChar_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => \nextChar[7]_i_1_n_0\,
      D => D(5),
      Q => nextChar(5),
      R => '0'
    );
\nextChar_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => \nextChar[7]_i_1_n_0\,
      D => D(6),
      Q => nextChar(6),
      R => '0'
    );
\nextChar_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => \nextChar[7]_i_1_n_0\,
      D => D(7),
      Q => nextChar(7),
      R => '0'
    );
vSync_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000001E"
    )
        port map (
      I0 => \v_count_reg[0]_rep_n_0\,
      I1 => Y(1),
      I2 => \v_count_reg[2]_rep_n_0\,
      I3 => vSync_i_2_n_0,
      I4 => fbOutAddr_reg_i_23_n_0,
      O => vSync_i_1_n_0
    );
vSync_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \v_count_reg__0\(4),
      I1 => Y(3),
      I2 => \v_count_reg__0\(10),
      I3 => \v_count_reg__0\(5),
      O => vSync_i_2_n_0
    );
vSync_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => '1',
      D => vSync_i_1_n_0,
      Q => Vsync_OBUF,
      R => '0'
    );
\v_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Y(0),
      O => \p_0_in__0\(0)
    );
\v_count[0]_rep_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Y(0),
      O => \v_count[0]_rep_i_1_n_0\
    );
\v_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y(0),
      I1 => Y(1),
      O => \p_0_in__0\(1)
    );
\v_count[1]_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y(0),
      I1 => Y(1),
      O => \v_count[1]_rep_i_1_n_0\
    );
\v_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => Y(2),
      I1 => Y(0),
      I2 => Y(1),
      O => \p_0_in__0\(2)
    );
\v_count[2]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => Y(2),
      I1 => Y(0),
      I2 => Y(1),
      O => \v_count[2]_rep_i_1_n_0\
    );
\v_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => Y(3),
      I1 => Y(1),
      I2 => Y(0),
      I3 => Y(2),
      O => \p_0_in__0\(3)
    );
\v_count[3]_rep__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => Y(3),
      I1 => Y(1),
      I2 => Y(0),
      I3 => Y(2),
      O => \v_count[3]_rep__0_i_1_n_0\
    );
\v_count[3]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => Y(3),
      I1 => Y(1),
      I2 => Y(0),
      I3 => Y(2),
      O => \v_count[3]_rep_i_1_n_0\
    );
\v_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => fbOutAddr_reg_i_1_n_0,
      D => \p_0_in__0\(0),
      Q => Y(0),
      R => fbOutAddr_reg_i_3_n_0
    );
\v_count_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => fbOutAddr_reg_i_1_n_0,
      D => \v_count[0]_rep_i_1_n_0\,
      Q => \v_count_reg[0]_rep_n_0\,
      R => fbOutAddr_reg_i_3_n_0
    );
\v_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => fbOutAddr_reg_i_1_n_0,
      D => fbOutAddr_reg_i_5_n_0,
      Q => \v_count_reg__0\(10),
      R => fbOutAddr_reg_i_3_n_0
    );
\v_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => fbOutAddr_reg_i_1_n_0,
      D => \p_0_in__0\(1),
      Q => Y(1),
      R => fbOutAddr_reg_i_3_n_0
    );
\v_count_reg[1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => fbOutAddr_reg_i_1_n_0,
      D => \v_count[1]_rep_i_1_n_0\,
      Q => \v_count_reg[1]_rep_n_0\,
      R => fbOutAddr_reg_i_3_n_0
    );
\v_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => fbOutAddr_reg_i_1_n_0,
      D => \p_0_in__0\(2),
      Q => Y(2),
      R => fbOutAddr_reg_i_3_n_0
    );
\v_count_reg[2]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => fbOutAddr_reg_i_1_n_0,
      D => \v_count[2]_rep_i_1_n_0\,
      Q => \v_count_reg[2]_rep_n_0\,
      R => fbOutAddr_reg_i_3_n_0
    );
\v_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => fbOutAddr_reg_i_1_n_0,
      D => \p_0_in__0\(3),
      Q => Y(3),
      R => fbOutAddr_reg_i_3_n_0
    );
\v_count_reg[3]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => fbOutAddr_reg_i_1_n_0,
      D => \v_count[3]_rep_i_1_n_0\,
      Q => \v_count_reg[3]_rep_n_0\,
      R => fbOutAddr_reg_i_3_n_0
    );
\v_count_reg[3]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => fbOutAddr_reg_i_1_n_0,
      D => \v_count[3]_rep__0_i_1_n_0\,
      Q => \v_count_reg[3]_rep__0_n_0\,
      R => fbOutAddr_reg_i_3_n_0
    );
\v_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => fbOutAddr_reg_i_1_n_0,
      D => fbOutAddr_reg_i_11_n_0,
      Q => \v_count_reg__0\(4),
      R => fbOutAddr_reg_i_3_n_0
    );
\v_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => fbOutAddr_reg_i_1_n_0,
      D => fbOutAddr_reg_i_10_n_0,
      Q => \v_count_reg__0\(5),
      R => fbOutAddr_reg_i_3_n_0
    );
\v_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => fbOutAddr_reg_i_1_n_0,
      D => fbOutAddr_reg_i_9_n_0,
      Q => \v_count_reg__0\(6),
      R => fbOutAddr_reg_i_3_n_0
    );
\v_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => fbOutAddr_reg_i_1_n_0,
      D => fbOutAddr_reg_i_8_n_0,
      Q => \v_count_reg__0\(7),
      R => fbOutAddr_reg_i_3_n_0
    );
\v_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => fbOutAddr_reg_i_1_n_0,
      D => fbOutAddr_reg_i_7_n_0,
      Q => \v_count_reg__0\(8),
      R => fbOutAddr_reg_i_3_n_0
    );
\v_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => fbOutAddr_reg_i_1_n_0,
      D => fbOutAddr_reg_i_6_n_0,
      Q => \v_count_reg__0\(9),
      R => fbOutAddr_reg_i_3_n_0
    );
\vgaRed[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28222888"
    )
        port map (
      I0 => enable,
      I1 => \char[7]_i_1_n_0\,
      I2 => \vgaRed_reg[0]_i_2_n_0\,
      I3 => X(2),
      I4 => \vgaRed_reg[0]_i_3_n_0\,
      O => \vgaRed[0]_i_1_n_0\
    );
\vgaRed[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vgaRed_reg[0]_i_32_n_0\,
      I1 => \vgaRed[0]_i_33_n_0\,
      I2 => \char[5]_i_1_n_0\,
      I3 => \vgaRed[0]_i_34_n_0\,
      I4 => \char[4]_i_1_n_0\,
      I5 => \vgaRed_reg[0]_i_35_n_0\,
      O => \vgaRed[0]_i_10_n_0\
    );
\vgaRed[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vgaRed_reg[0]_i_36_n_0\,
      I1 => \vgaRed_reg[0]_i_37_n_0\,
      I2 => \char[5]_i_1_n_0\,
      I3 => \vgaRed_reg[0]_i_38_n_0\,
      I4 => \char[4]_i_1_n_0\,
      I5 => \vgaRed_reg[0]_i_39_n_0\,
      O => \vgaRed[0]_i_11_n_0\
    );
\vgaRed[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200000"
    )
        port map (
      I0 => g10_b0_n_0,
      I1 => \char[2]_i_1_n_0\,
      I2 => \char[3]_i_1_n_0\,
      I3 => \char[4]_i_1_n_0\,
      I4 => \char[5]_i_1_n_0\,
      I5 => \vgaRed[0]_i_42_n_0\,
      O => \vgaRed[0]_i_13_n_0\
    );
\vgaRed[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vgaRed_reg[0]_i_43_n_0\,
      I1 => \vgaRed_reg[0]_i_44_n_0\,
      I2 => \char[5]_i_1_n_0\,
      I3 => \vgaRed_reg[0]_i_45_n_0\,
      I4 => \char[4]_i_1_n_0\,
      I5 => \vgaRed_reg[0]_i_46_n_0\,
      O => \vgaRed[0]_i_14_n_0\
    );
\vgaRed[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vgaRed_reg[0]_i_47_n_0\,
      I1 => \vgaRed[0]_i_48_n_0\,
      I2 => \char[5]_i_1_n_0\,
      I3 => \vgaRed_reg[0]_i_49_n_0\,
      I4 => \char[4]_i_1_n_0\,
      I5 => \vgaRed_reg[0]_i_50_n_0\,
      O => \vgaRed[0]_i_15_n_0\
    );
\vgaRed[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vgaRed_reg[0]_i_51_n_0\,
      I1 => \vgaRed_reg[0]_i_52_n_0\,
      I2 => \char[5]_i_1_n_0\,
      I3 => \vgaRed_reg[0]_i_53_n_0\,
      I4 => \char[4]_i_1_n_0\,
      I5 => \vgaRed_reg[0]_i_54_n_0\,
      O => \vgaRed[0]_i_16_n_0\
    );
\vgaRed[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vgaRed_reg[0]_i_55_n_0\,
      I1 => \vgaRed[0]_i_56_n_0\,
      I2 => \char[5]_i_1_n_0\,
      I3 => \vgaRed_reg[0]_i_57_n_0\,
      I4 => \char[4]_i_1_n_0\,
      I5 => \vgaRed_reg[0]_i_58_n_0\,
      O => \vgaRed[0]_i_17_n_0\
    );
\vgaRed[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vgaRed_reg[0]_i_59_n_0\,
      I1 => \vgaRed_reg[0]_i_60_n_0\,
      I2 => \char[5]_i_1_n_0\,
      I3 => \vgaRed_reg[0]_i_61_n_0\,
      I4 => \char[4]_i_1_n_0\,
      I5 => \vgaRed_reg[0]_i_62_n_0\,
      O => \vgaRed[0]_i_18_n_0\
    );
\vgaRed[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vgaRed_reg[0]_i_63_n_0\,
      I1 => \vgaRed[0]_i_64_n_0\,
      I2 => \char[5]_i_1_n_0\,
      I3 => \vgaRed_reg[0]_i_65_n_0\,
      I4 => \char[4]_i_1_n_0\,
      I5 => \vgaRed_reg[0]_i_66_n_0\,
      O => \vgaRed[0]_i_19_n_0\
    );
\vgaRed[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vgaRed_reg[0]_i_67_n_0\,
      I1 => \vgaRed[0]_i_68_n_0\,
      I2 => \char[5]_i_1_n_0\,
      I3 => \vgaRed[0]_i_69_n_0\,
      I4 => \char[4]_i_1_n_0\,
      I5 => \vgaRed_reg[0]_i_70_n_0\,
      O => \vgaRed[0]_i_20_n_0\
    );
\vgaRed[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vgaRed_reg[0]_i_71_n_0\,
      I1 => \vgaRed_reg[0]_i_72_n_0\,
      I2 => \char[5]_i_1_n_0\,
      I3 => \vgaRed_reg[0]_i_73_n_0\,
      I4 => \char[4]_i_1_n_0\,
      I5 => \vgaRed_reg[0]_i_74_n_0\,
      O => \vgaRed[0]_i_21_n_0\
    );
\vgaRed[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vgaRed_reg[0]_i_75_n_0\,
      I1 => \vgaRed_reg[0]_i_76_n_0\,
      I2 => \char[5]_i_1_n_0\,
      I3 => \vgaRed_reg[0]_i_77_n_0\,
      I4 => \char[4]_i_1_n_0\,
      I5 => \vgaRed_reg[0]_i_78_n_0\,
      O => \vgaRed[0]_i_22_n_0\
    );
\vgaRed[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vgaRed_reg[0]_i_79_n_0\,
      I1 => \vgaRed[0]_i_80_n_0\,
      I2 => \char[5]_i_1_n_0\,
      I3 => \vgaRed_reg[0]_i_81_n_0\,
      I4 => \char[4]_i_1_n_0\,
      I5 => \vgaRed_reg[0]_i_82_n_0\,
      O => \vgaRed[0]_i_23_n_0\
    );
\vgaRed[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g11_b5_n_0,
      I1 => g10_b5_n_0,
      I2 => \char[3]_i_1_n_0\,
      I3 => g9_b5_n_0,
      I4 => \char[2]_i_1_n_0\,
      I5 => g8_b2_n_0,
      O => \vgaRed[0]_i_29_n_0\
    );
\vgaRed[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g27_b3_n_0,
      I1 => g26_b4_n_0,
      I2 => \char[3]_i_1_n_0\,
      I3 => g25_b4_n_0,
      I4 => \char[2]_i_1_n_0\,
      I5 => g24_b4_n_0,
      O => \vgaRed[0]_i_33_n_0\
    );
\vgaRed[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g23_b4_n_0,
      I1 => g22_b4_n_0,
      I2 => \char[3]_i_1_n_0\,
      I3 => g21_b3_n_0,
      I4 => \char[2]_i_1_n_0\,
      I5 => g20_b4_n_0,
      O => \vgaRed[0]_i_34_n_0\
    );
\vgaRed[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vgaRed[0]_i_8_n_0\,
      I1 => \vgaRed[0]_i_9_n_0\,
      I2 => X(0),
      I3 => \vgaRed[0]_i_10_n_0\,
      I4 => \char[6]_i_1_n_0\,
      I5 => \vgaRed[0]_i_11_n_0\,
      O => \vgaRed[0]_i_4_n_0\
    );
\vgaRed[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C0A000A000"
    )
        port map (
      I0 => \vgaRed_reg[0]_i_109_n_0\,
      I1 => g21_b7_n_0,
      I2 => \char[4]_i_1_n_0\,
      I3 => \char[3]_i_1_n_0\,
      I4 => g19_b7_n_0,
      I5 => \char[2]_i_1_n_0\,
      O => \vgaRed[0]_i_40_n_0\
    );
\vgaRed[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC000C0A000A000"
    )
        port map (
      I0 => g30_b7_n_0,
      I1 => g29_b7_n_0,
      I2 => \char[4]_i_1_n_0\,
      I3 => \char[3]_i_1_n_0\,
      I4 => g27_b7_n_0,
      I5 => \char[2]_i_1_n_0\,
      O => \vgaRed[0]_i_41_n_0\
    );
\vgaRed[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => g7_b7_n_0,
      I1 => \char[3]_i_1_n_0\,
      I2 => \char[2]_i_1_n_0\,
      I3 => g5_b7_n_0,
      I4 => \char[4]_i_1_n_0\,
      I5 => \vgaRed_reg[0]_i_110_n_0\,
      O => \vgaRed[0]_i_42_n_0\
    );
\vgaRed[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g11_b6_n_0,
      I1 => g10_b1_n_0,
      I2 => \char[3]_i_1_n_0\,
      I3 => g9_b6_n_0,
      I4 => \char[2]_i_1_n_0\,
      I5 => g8_b6_n_0,
      O => \vgaRed[0]_i_48_n_0\
    );
\vgaRed[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vgaRed_reg[0]_i_12_n_0\,
      I1 => \vgaRed[0]_i_13_n_0\,
      I2 => X(0),
      I3 => \vgaRed[0]_i_14_n_0\,
      I4 => \char[6]_i_1_n_0\,
      I5 => \vgaRed[0]_i_15_n_0\,
      O => \vgaRed[0]_i_5_n_0\
    );
\vgaRed[0]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g11_b1_n_0,
      I1 => g10_b1_n_0,
      I2 => \char[3]_i_1_n_0\,
      I3 => g9_b1_n_0,
      I4 => \char[2]_i_1_n_0\,
      I5 => g8_b1_n_0,
      O => \vgaRed[0]_i_56_n_0\
    );
\vgaRed[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vgaRed[0]_i_16_n_0\,
      I1 => \vgaRed[0]_i_17_n_0\,
      I2 => X(0),
      I3 => \vgaRed[0]_i_18_n_0\,
      I4 => \char[6]_i_1_n_0\,
      I5 => \vgaRed[0]_i_19_n_0\,
      O => \vgaRed[0]_i_6_n_0\
    );
\vgaRed[0]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g11_b0_n_0,
      I1 => g10_b0_n_0,
      I2 => \char[3]_i_1_n_0\,
      I3 => g9_b0_n_0,
      I4 => \char[2]_i_1_n_0\,
      I5 => g8_b0_n_0,
      O => \vgaRed[0]_i_64_n_0\
    );
\vgaRed[0]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g27_b3_n_0,
      I1 => g26_b3_n_0,
      I2 => \char[3]_i_1_n_0\,
      I3 => g25_b3_n_0,
      I4 => \char[2]_i_1_n_0\,
      I5 => g24_b3_n_0,
      O => \vgaRed[0]_i_68_n_0\
    );
\vgaRed[0]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g23_b3_n_0,
      I1 => g22_b3_n_0,
      I2 => \char[3]_i_1_n_0\,
      I3 => g21_b3_n_0,
      I4 => \char[2]_i_1_n_0\,
      I5 => g20_b3_n_0,
      O => \vgaRed[0]_i_69_n_0\
    );
\vgaRed[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vgaRed[0]_i_20_n_0\,
      I1 => \vgaRed[0]_i_21_n_0\,
      I2 => X(0),
      I3 => \vgaRed[0]_i_22_n_0\,
      I4 => \char[6]_i_1_n_0\,
      I5 => \vgaRed[0]_i_23_n_0\,
      O => \vgaRed[0]_i_7_n_0\
    );
\vgaRed[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vgaRed_reg[0]_i_24_n_0\,
      I1 => \vgaRed_reg[0]_i_25_n_0\,
      I2 => \char[5]_i_1_n_0\,
      I3 => \vgaRed_reg[0]_i_26_n_0\,
      I4 => \char[4]_i_1_n_0\,
      I5 => \vgaRed_reg[0]_i_27_n_0\,
      O => \vgaRed[0]_i_8_n_0\
    );
\vgaRed[0]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g11_b2_n_0,
      I1 => g10_b2_n_0,
      I2 => \char[3]_i_1_n_0\,
      I3 => g9_b2_n_0,
      I4 => \char[2]_i_1_n_0\,
      I5 => g8_b2_n_0,
      O => \vgaRed[0]_i_80_n_0\
    );
\vgaRed[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vgaRed_reg[0]_i_28_n_0\,
      I1 => \vgaRed[0]_i_29_n_0\,
      I2 => \char[5]_i_1_n_0\,
      I3 => \vgaRed_reg[0]_i_30_n_0\,
      I4 => \char[4]_i_1_n_0\,
      I5 => \vgaRed_reg[0]_i_31_n_0\,
      O => \vgaRed[0]_i_9_n_0\
    );
\vgaRed_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk108M,
      CE => '1',
      D => \vgaRed[0]_i_1_n_0\,
      Q => vgaBlue_OBUF(0),
      R => '0'
    );
\vgaRed_reg[0]_i_100\: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b4_n_0,
      I1 => g19_b4_n_0,
      O => \vgaRed_reg[0]_i_100_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_101\: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b4_n_0,
      I1 => g13_b4_n_0,
      O => \vgaRed_reg[0]_i_101_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_102\: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b4_n_0,
      I1 => g15_b4_n_0,
      O => \vgaRed_reg[0]_i_102_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b4_n_0,
      I1 => g9_b4_n_0,
      O => \vgaRed_reg[0]_i_103_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => g10_b4_n_0,
      I1 => g11_b4_n_0,
      O => \vgaRed_reg[0]_i_104_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_105\: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b4_n_0,
      I1 => g5_b4_n_0,
      O => \vgaRed_reg[0]_i_105_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_106\: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b4_n_0,
      I1 => g7_b4_n_0,
      O => \vgaRed_reg[0]_i_106_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_107\: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b4_n_0,
      I1 => g1_b4_n_0,
      O => \vgaRed_reg[0]_i_107_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_108\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b4_n_0,
      I1 => g3_b4_n_0,
      O => \vgaRed_reg[0]_i_108_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_109\: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b7_n_0,
      I1 => g23_b7_n_0,
      O => \vgaRed_reg[0]_i_109_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_110\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_179_n_0\,
      I1 => \vgaRed_reg[0]_i_180_n_0\,
      O => \vgaRed_reg[0]_i_110_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_111\: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b6_n_0,
      I1 => g29_b6_n_0,
      O => \vgaRed_reg[0]_i_111_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_112\: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b6_n_0,
      I1 => g31_b6_n_0,
      O => \vgaRed_reg[0]_i_112_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_113\: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b6_n_0,
      I1 => g25_b6_n_0,
      O => \vgaRed_reg[0]_i_113_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_114\: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b6_n_0,
      I1 => g27_b6_n_0,
      O => \vgaRed_reg[0]_i_114_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_115\: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b6_n_0,
      I1 => g21_b6_n_0,
      O => \vgaRed_reg[0]_i_115_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_116\: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b6_n_0,
      I1 => g23_b6_n_0,
      O => \vgaRed_reg[0]_i_116_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_117\: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b6_n_0,
      I1 => g17_b6_n_0,
      O => \vgaRed_reg[0]_i_117_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_118\: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b6_n_0,
      I1 => g19_b6_n_0,
      O => \vgaRed_reg[0]_i_118_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_119\: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b6_n_0,
      I1 => g13_b6_n_0,
      O => \vgaRed_reg[0]_i_119_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \vgaRed[0]_i_40_n_0\,
      I1 => \vgaRed[0]_i_41_n_0\,
      O => \vgaRed_reg[0]_i_12_n_0\,
      S => \char[5]_i_1_n_0\
    );
\vgaRed_reg[0]_i_120\: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b6_n_0,
      I1 => g15_b6_n_0,
      O => \vgaRed_reg[0]_i_120_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_121\: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b6_n_0,
      I1 => g5_b6_n_0,
      O => \vgaRed_reg[0]_i_121_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_122\: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b6_n_0,
      I1 => g7_b6_n_0,
      O => \vgaRed_reg[0]_i_122_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_123\: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b6_n_0,
      I1 => g1_b6_n_0,
      O => \vgaRed_reg[0]_i_123_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_124\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b6_n_0,
      I1 => g3_b6_n_0,
      O => \vgaRed_reg[0]_i_124_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_125\: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b1_n_0,
      I1 => g29_b1_n_0,
      O => \vgaRed_reg[0]_i_125_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_126\: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b1_n_0,
      I1 => g31_b1_n_0,
      O => \vgaRed_reg[0]_i_126_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_127\: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b1_n_0,
      I1 => g25_b1_n_0,
      O => \vgaRed_reg[0]_i_127_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_128\: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b1_n_0,
      I1 => g27_b1_n_0,
      O => \vgaRed_reg[0]_i_128_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_129\: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b1_n_0,
      I1 => g21_b1_n_0,
      O => \vgaRed_reg[0]_i_129_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_130\: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b1_n_0,
      I1 => g23_b1_n_0,
      O => \vgaRed_reg[0]_i_130_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_131\: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b1_n_0,
      I1 => g17_b1_n_0,
      O => \vgaRed_reg[0]_i_131_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_132\: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b1_n_0,
      I1 => g19_b1_n_0,
      O => \vgaRed_reg[0]_i_132_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_133\: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b1_n_0,
      I1 => g13_b1_n_0,
      O => \vgaRed_reg[0]_i_133_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_134\: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b1_n_0,
      I1 => g15_b1_n_0,
      O => \vgaRed_reg[0]_i_134_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_135\: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b1_n_0,
      I1 => g5_b1_n_0,
      O => \vgaRed_reg[0]_i_135_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_136\: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b1_n_0,
      I1 => g7_b1_n_0,
      O => \vgaRed_reg[0]_i_136_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_137\: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b1_n_0,
      I1 => g1_b1_n_0,
      O => \vgaRed_reg[0]_i_137_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_138\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b1_n_0,
      I1 => g3_b1_n_0,
      O => \vgaRed_reg[0]_i_138_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_139\: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b0_n_0,
      I1 => g29_b0_n_0,
      O => \vgaRed_reg[0]_i_139_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_140\: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b0_n_0,
      I1 => g31_b0_n_0,
      O => \vgaRed_reg[0]_i_140_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_141\: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b0_n_0,
      I1 => g25_b0_n_0,
      O => \vgaRed_reg[0]_i_141_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_142\: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b0_n_0,
      I1 => g27_b0_n_0,
      O => \vgaRed_reg[0]_i_142_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_143\: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b0_n_0,
      I1 => g21_b0_n_0,
      O => \vgaRed_reg[0]_i_143_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_144\: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b0_n_0,
      I1 => g23_b0_n_0,
      O => \vgaRed_reg[0]_i_144_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_145\: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b0_n_0,
      I1 => g17_b0_n_0,
      O => \vgaRed_reg[0]_i_145_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_146\: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b0_n_0,
      I1 => g19_b0_n_0,
      O => \vgaRed_reg[0]_i_146_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_147\: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b0_n_0,
      I1 => g13_b0_n_0,
      O => \vgaRed_reg[0]_i_147_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_148\: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b0_n_0,
      I1 => g15_b0_n_0,
      O => \vgaRed_reg[0]_i_148_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_149\: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b0_n_0,
      I1 => g5_b0_n_0,
      O => \vgaRed_reg[0]_i_149_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_150\: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b0_n_0,
      I1 => g7_b0_n_0,
      O => \vgaRed_reg[0]_i_150_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_151\: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b0_n_0,
      I1 => g1_b0_n_0,
      O => \vgaRed_reg[0]_i_151_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_152\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b0_n_0,
      I1 => g3_b0_n_0,
      O => \vgaRed_reg[0]_i_152_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_153\: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b3_n_0,
      I1 => g29_b3_n_0,
      O => \vgaRed_reg[0]_i_153_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_154\: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b3_n_0,
      I1 => g31_b3_n_0,
      O => \vgaRed_reg[0]_i_154_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_155\: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b3_n_0,
      I1 => g17_b3_n_0,
      O => \vgaRed_reg[0]_i_155_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_156\: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b3_n_0,
      I1 => g19_b3_n_0,
      O => \vgaRed_reg[0]_i_156_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_157\: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b3_n_0,
      I1 => g13_b3_n_0,
      O => \vgaRed_reg[0]_i_157_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_158\: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b3_n_0,
      I1 => g15_b3_n_0,
      O => \vgaRed_reg[0]_i_158_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_159\: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b3_n_0,
      I1 => g9_b3_n_0,
      O => \vgaRed_reg[0]_i_159_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_160\: unisim.vcomponents.MUXF7
     port map (
      I0 => g10_b3_n_0,
      I1 => g11_b3_n_0,
      O => \vgaRed_reg[0]_i_160_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_161\: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b3_n_0,
      I1 => g5_b3_n_0,
      O => \vgaRed_reg[0]_i_161_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_162\: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b3_n_0,
      I1 => g7_b3_n_0,
      O => \vgaRed_reg[0]_i_162_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_163\: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b3_n_0,
      I1 => g1_b3_n_0,
      O => \vgaRed_reg[0]_i_163_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_164\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b3_n_0,
      I1 => g3_b3_n_0,
      O => \vgaRed_reg[0]_i_164_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_165\: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b2_n_0,
      I1 => g29_b2_n_0,
      O => \vgaRed_reg[0]_i_165_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_166\: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b2_n_0,
      I1 => g31_b2_n_0,
      O => \vgaRed_reg[0]_i_166_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_167\: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b2_n_0,
      I1 => g25_b2_n_0,
      O => \vgaRed_reg[0]_i_167_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_168\: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b2_n_0,
      I1 => g27_b2_n_0,
      O => \vgaRed_reg[0]_i_168_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_169\: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b2_n_0,
      I1 => g21_b2_n_0,
      O => \vgaRed_reg[0]_i_169_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_170\: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b2_n_0,
      I1 => g23_b2_n_0,
      O => \vgaRed_reg[0]_i_170_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_171\: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b2_n_0,
      I1 => g17_b2_n_0,
      O => \vgaRed_reg[0]_i_171_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_172\: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b2_n_0,
      I1 => g19_b2_n_0,
      O => \vgaRed_reg[0]_i_172_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_173\: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b2_n_0,
      I1 => g13_b2_n_0,
      O => \vgaRed_reg[0]_i_173_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_174\: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b2_n_0,
      I1 => g15_b2_n_0,
      O => \vgaRed_reg[0]_i_174_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_175\: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b2_n_0,
      I1 => g5_b2_n_0,
      O => \vgaRed_reg[0]_i_175_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_176\: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b2_n_0,
      I1 => g7_b2_n_0,
      O => \vgaRed_reg[0]_i_176_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_177\: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b2_n_0,
      I1 => g1_b2_n_0,
      O => \vgaRed_reg[0]_i_177_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_178\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b2_n_0,
      I1 => g3_b2_n_0,
      O => \vgaRed_reg[0]_i_178_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_179\: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b7_n_0,
      I1 => g1_b7_n_0,
      O => \vgaRed_reg[0]_i_179_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_180\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b7_n_0,
      I1 => g3_b7_n_0,
      O => \vgaRed_reg[0]_i_180_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \vgaRed[0]_i_4_n_0\,
      I1 => \vgaRed[0]_i_5_n_0\,
      O => \vgaRed_reg[0]_i_2_n_0\,
      S => X(1)
    );
\vgaRed_reg[0]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_83_n_0\,
      I1 => \vgaRed_reg[0]_i_84_n_0\,
      O => \vgaRed_reg[0]_i_24_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_85_n_0\,
      I1 => \vgaRed_reg[0]_i_86_n_0\,
      O => \vgaRed_reg[0]_i_25_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_87_n_0\,
      I1 => \vgaRed_reg[0]_i_88_n_0\,
      O => \vgaRed_reg[0]_i_26_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_89_n_0\,
      I1 => \vgaRed_reg[0]_i_90_n_0\,
      O => \vgaRed_reg[0]_i_27_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_91_n_0\,
      I1 => \vgaRed_reg[0]_i_92_n_0\,
      O => \vgaRed_reg[0]_i_28_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \vgaRed[0]_i_6_n_0\,
      I1 => \vgaRed[0]_i_7_n_0\,
      O => \vgaRed_reg[0]_i_3_n_0\,
      S => X(1)
    );
\vgaRed_reg[0]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_93_n_0\,
      I1 => \vgaRed_reg[0]_i_94_n_0\,
      O => \vgaRed_reg[0]_i_30_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_95_n_0\,
      I1 => \vgaRed_reg[0]_i_96_n_0\,
      O => \vgaRed_reg[0]_i_31_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_97_n_0\,
      I1 => \vgaRed_reg[0]_i_98_n_0\,
      O => \vgaRed_reg[0]_i_32_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_99_n_0\,
      I1 => \vgaRed_reg[0]_i_100_n_0\,
      O => \vgaRed_reg[0]_i_35_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_101_n_0\,
      I1 => \vgaRed_reg[0]_i_102_n_0\,
      O => \vgaRed_reg[0]_i_36_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_103_n_0\,
      I1 => \vgaRed_reg[0]_i_104_n_0\,
      O => \vgaRed_reg[0]_i_37_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_38\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_105_n_0\,
      I1 => \vgaRed_reg[0]_i_106_n_0\,
      O => \vgaRed_reg[0]_i_38_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_39\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_107_n_0\,
      I1 => \vgaRed_reg[0]_i_108_n_0\,
      O => \vgaRed_reg[0]_i_39_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_43\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_111_n_0\,
      I1 => \vgaRed_reg[0]_i_112_n_0\,
      O => \vgaRed_reg[0]_i_43_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_44\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_113_n_0\,
      I1 => \vgaRed_reg[0]_i_114_n_0\,
      O => \vgaRed_reg[0]_i_44_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_45\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_115_n_0\,
      I1 => \vgaRed_reg[0]_i_116_n_0\,
      O => \vgaRed_reg[0]_i_45_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_46\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_117_n_0\,
      I1 => \vgaRed_reg[0]_i_118_n_0\,
      O => \vgaRed_reg[0]_i_46_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_47\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_119_n_0\,
      I1 => \vgaRed_reg[0]_i_120_n_0\,
      O => \vgaRed_reg[0]_i_47_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_49\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_121_n_0\,
      I1 => \vgaRed_reg[0]_i_122_n_0\,
      O => \vgaRed_reg[0]_i_49_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_50\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_123_n_0\,
      I1 => \vgaRed_reg[0]_i_124_n_0\,
      O => \vgaRed_reg[0]_i_50_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_51\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_125_n_0\,
      I1 => \vgaRed_reg[0]_i_126_n_0\,
      O => \vgaRed_reg[0]_i_51_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_52\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_127_n_0\,
      I1 => \vgaRed_reg[0]_i_128_n_0\,
      O => \vgaRed_reg[0]_i_52_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_53\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_129_n_0\,
      I1 => \vgaRed_reg[0]_i_130_n_0\,
      O => \vgaRed_reg[0]_i_53_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_54\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_131_n_0\,
      I1 => \vgaRed_reg[0]_i_132_n_0\,
      O => \vgaRed_reg[0]_i_54_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_55\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_133_n_0\,
      I1 => \vgaRed_reg[0]_i_134_n_0\,
      O => \vgaRed_reg[0]_i_55_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_57\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_135_n_0\,
      I1 => \vgaRed_reg[0]_i_136_n_0\,
      O => \vgaRed_reg[0]_i_57_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_58\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_137_n_0\,
      I1 => \vgaRed_reg[0]_i_138_n_0\,
      O => \vgaRed_reg[0]_i_58_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_59\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_139_n_0\,
      I1 => \vgaRed_reg[0]_i_140_n_0\,
      O => \vgaRed_reg[0]_i_59_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_60\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_141_n_0\,
      I1 => \vgaRed_reg[0]_i_142_n_0\,
      O => \vgaRed_reg[0]_i_60_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_61\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_143_n_0\,
      I1 => \vgaRed_reg[0]_i_144_n_0\,
      O => \vgaRed_reg[0]_i_61_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_62\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_145_n_0\,
      I1 => \vgaRed_reg[0]_i_146_n_0\,
      O => \vgaRed_reg[0]_i_62_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_63\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_147_n_0\,
      I1 => \vgaRed_reg[0]_i_148_n_0\,
      O => \vgaRed_reg[0]_i_63_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_65\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_149_n_0\,
      I1 => \vgaRed_reg[0]_i_150_n_0\,
      O => \vgaRed_reg[0]_i_65_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_66\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_151_n_0\,
      I1 => \vgaRed_reg[0]_i_152_n_0\,
      O => \vgaRed_reg[0]_i_66_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_67\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_153_n_0\,
      I1 => \vgaRed_reg[0]_i_154_n_0\,
      O => \vgaRed_reg[0]_i_67_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_70\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_155_n_0\,
      I1 => \vgaRed_reg[0]_i_156_n_0\,
      O => \vgaRed_reg[0]_i_70_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_71\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_157_n_0\,
      I1 => \vgaRed_reg[0]_i_158_n_0\,
      O => \vgaRed_reg[0]_i_71_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_72\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_159_n_0\,
      I1 => \vgaRed_reg[0]_i_160_n_0\,
      O => \vgaRed_reg[0]_i_72_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_73\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_161_n_0\,
      I1 => \vgaRed_reg[0]_i_162_n_0\,
      O => \vgaRed_reg[0]_i_73_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_74\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_163_n_0\,
      I1 => \vgaRed_reg[0]_i_164_n_0\,
      O => \vgaRed_reg[0]_i_74_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_75\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_165_n_0\,
      I1 => \vgaRed_reg[0]_i_166_n_0\,
      O => \vgaRed_reg[0]_i_75_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_76\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_167_n_0\,
      I1 => \vgaRed_reg[0]_i_168_n_0\,
      O => \vgaRed_reg[0]_i_76_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_77\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_169_n_0\,
      I1 => \vgaRed_reg[0]_i_170_n_0\,
      O => \vgaRed_reg[0]_i_77_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_78\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_171_n_0\,
      I1 => \vgaRed_reg[0]_i_172_n_0\,
      O => \vgaRed_reg[0]_i_78_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_79\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_173_n_0\,
      I1 => \vgaRed_reg[0]_i_174_n_0\,
      O => \vgaRed_reg[0]_i_79_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_81\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_175_n_0\,
      I1 => \vgaRed_reg[0]_i_176_n_0\,
      O => \vgaRed_reg[0]_i_81_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_82\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vgaRed_reg[0]_i_177_n_0\,
      I1 => \vgaRed_reg[0]_i_178_n_0\,
      O => \vgaRed_reg[0]_i_82_n_0\,
      S => \char[3]_i_1_n_0\
    );
\vgaRed_reg[0]_i_83\: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b5_n_0,
      I1 => g29_b5_n_0,
      O => \vgaRed_reg[0]_i_83_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_84\: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b5_n_0,
      I1 => g31_b5_n_0,
      O => \vgaRed_reg[0]_i_84_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_85\: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b5_n_0,
      I1 => g25_b5_n_0,
      O => \vgaRed_reg[0]_i_85_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_86\: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b5_n_0,
      I1 => g27_b5_n_0,
      O => \vgaRed_reg[0]_i_86_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_87\: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b5_n_0,
      I1 => g21_b5_n_0,
      O => \vgaRed_reg[0]_i_87_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_88\: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b5_n_0,
      I1 => g23_b5_n_0,
      O => \vgaRed_reg[0]_i_88_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b5_n_0,
      I1 => g17_b5_n_0,
      O => \vgaRed_reg[0]_i_89_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_90\: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b5_n_0,
      I1 => g19_b5_n_0,
      O => \vgaRed_reg[0]_i_90_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_91\: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b5_n_0,
      I1 => g13_b5_n_0,
      O => \vgaRed_reg[0]_i_91_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_92\: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b5_n_0,
      I1 => g15_b5_n_0,
      O => \vgaRed_reg[0]_i_92_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_93\: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b5_n_0,
      I1 => g5_b5_n_0,
      O => \vgaRed_reg[0]_i_93_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_94\: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b5_n_0,
      I1 => g7_b5_n_0,
      O => \vgaRed_reg[0]_i_94_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_95\: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b5_n_0,
      I1 => g1_b5_n_0,
      O => \vgaRed_reg[0]_i_95_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_96\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b5_n_0,
      I1 => g3_b5_n_0,
      O => \vgaRed_reg[0]_i_96_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_97\: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b4_n_0,
      I1 => g29_b4_n_0,
      O => \vgaRed_reg[0]_i_97_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_98\: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b4_n_0,
      I1 => g31_b4_n_0,
      O => \vgaRed_reg[0]_i_98_n_0\,
      S => \char[2]_i_1_n_0\
    );
\vgaRed_reg[0]_i_99\: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b4_n_0,
      I1 => g17_b4_n_0,
      O => \vgaRed_reg[0]_i_99_n_0\,
      S => \char[2]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps2_keyboard is
  port (
    ps2_code_new : out STD_LOGIC;
    break_reg : out STD_LOGIC;
    shift_l_reg : out STD_LOGIC;
    shift_r_reg : out STD_LOGIC;
    e0_code_reg : out STD_LOGIC;
    control_r_reg : out STD_LOGIC;
    control_l_reg : out STD_LOGIC;
    caps_lock_reg : out STD_LOGIC;
    \ascii_reg[7]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ascii_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    PS2Clk_IBUF : in STD_LOGIC;
    clk_BUFG : in STD_LOGIC;
    PS2Data_IBUF : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    break : in STD_LOGIC;
    shift_l : in STD_LOGIC;
    shift_r : in STD_LOGIC;
    e0_code : in STD_LOGIC;
    control_r_reg_0 : in STD_LOGIC;
    control_l_reg_0 : in STD_LOGIC;
    caps_lock_reg_0 : in STD_LOGIC;
    \ascii_reg[7]_0\ : in STD_LOGIC;
    prev_ps2_code_new : in STD_LOGIC
  );
end ps2_keyboard;

architecture STRUCTURE of ps2_keyboard is
  signal \ascii[0]_i_10_n_0\ : STD_LOGIC;
  signal \ascii[0]_i_11_n_0\ : STD_LOGIC;
  signal \ascii[0]_i_2_n_0\ : STD_LOGIC;
  signal \ascii[0]_i_3_n_0\ : STD_LOGIC;
  signal \ascii[0]_i_4_n_0\ : STD_LOGIC;
  signal \ascii[0]_i_5_n_0\ : STD_LOGIC;
  signal \ascii[0]_i_6_n_0\ : STD_LOGIC;
  signal \ascii[0]_i_8_n_0\ : STD_LOGIC;
  signal \ascii[0]_i_9_n_0\ : STD_LOGIC;
  signal \ascii[1]_i_2_n_0\ : STD_LOGIC;
  signal \ascii[1]_i_3_n_0\ : STD_LOGIC;
  signal \ascii[1]_i_4_n_0\ : STD_LOGIC;
  signal \ascii[1]_i_5_n_0\ : STD_LOGIC;
  signal \ascii[1]_i_6_n_0\ : STD_LOGIC;
  signal \ascii[1]_i_7_n_0\ : STD_LOGIC;
  signal \ascii[1]_i_8_n_0\ : STD_LOGIC;
  signal \ascii[1]_i_9_n_0\ : STD_LOGIC;
  signal \ascii[2]_i_10_n_0\ : STD_LOGIC;
  signal \ascii[2]_i_11_n_0\ : STD_LOGIC;
  signal \ascii[2]_i_12_n_0\ : STD_LOGIC;
  signal \ascii[2]_i_3_n_0\ : STD_LOGIC;
  signal \ascii[2]_i_4_n_0\ : STD_LOGIC;
  signal \ascii[2]_i_5_n_0\ : STD_LOGIC;
  signal \ascii[2]_i_6_n_0\ : STD_LOGIC;
  signal \ascii[2]_i_7_n_0\ : STD_LOGIC;
  signal \ascii[2]_i_9_n_0\ : STD_LOGIC;
  signal \ascii[3]_i_10_n_0\ : STD_LOGIC;
  signal \ascii[3]_i_3_n_0\ : STD_LOGIC;
  signal \ascii[3]_i_4_n_0\ : STD_LOGIC;
  signal \ascii[3]_i_5_n_0\ : STD_LOGIC;
  signal \ascii[3]_i_6_n_0\ : STD_LOGIC;
  signal \ascii[3]_i_7_n_0\ : STD_LOGIC;
  signal \ascii[3]_i_8_n_0\ : STD_LOGIC;
  signal \ascii[3]_i_9_n_0\ : STD_LOGIC;
  signal \ascii[4]_i_10_n_0\ : STD_LOGIC;
  signal \ascii[4]_i_2_n_0\ : STD_LOGIC;
  signal \ascii[4]_i_3_n_0\ : STD_LOGIC;
  signal \ascii[4]_i_4_n_0\ : STD_LOGIC;
  signal \ascii[4]_i_5_n_0\ : STD_LOGIC;
  signal \ascii[4]_i_7_n_0\ : STD_LOGIC;
  signal \ascii[4]_i_8_n_0\ : STD_LOGIC;
  signal \ascii[4]_i_9_n_0\ : STD_LOGIC;
  signal \ascii[5]_i_10_n_0\ : STD_LOGIC;
  signal \ascii[5]_i_11_n_0\ : STD_LOGIC;
  signal \ascii[5]_i_12_n_0\ : STD_LOGIC;
  signal \ascii[5]_i_13_n_0\ : STD_LOGIC;
  signal \ascii[5]_i_14_n_0\ : STD_LOGIC;
  signal \ascii[5]_i_15_n_0\ : STD_LOGIC;
  signal \ascii[5]_i_16_n_0\ : STD_LOGIC;
  signal \ascii[5]_i_17_n_0\ : STD_LOGIC;
  signal \ascii[5]_i_2_n_0\ : STD_LOGIC;
  signal \ascii[5]_i_3_n_0\ : STD_LOGIC;
  signal \ascii[5]_i_4_n_0\ : STD_LOGIC;
  signal \ascii[6]_i_10_n_0\ : STD_LOGIC;
  signal \ascii[6]_i_11_n_0\ : STD_LOGIC;
  signal \ascii[6]_i_12_n_0\ : STD_LOGIC;
  signal \ascii[6]_i_13_n_0\ : STD_LOGIC;
  signal \ascii[6]_i_14_n_0\ : STD_LOGIC;
  signal \ascii[6]_i_15_n_0\ : STD_LOGIC;
  signal \ascii[6]_i_16_n_0\ : STD_LOGIC;
  signal \ascii[6]_i_17_n_0\ : STD_LOGIC;
  signal \ascii[6]_i_3_n_0\ : STD_LOGIC;
  signal \ascii[6]_i_4_n_0\ : STD_LOGIC;
  signal \ascii[6]_i_5_n_0\ : STD_LOGIC;
  signal \ascii[6]_i_6_n_0\ : STD_LOGIC;
  signal \ascii[6]_i_7_n_0\ : STD_LOGIC;
  signal \ascii[6]_i_8_n_0\ : STD_LOGIC;
  signal \ascii[6]_i_9_n_0\ : STD_LOGIC;
  signal \ascii_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \ascii_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \ascii_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \ascii_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \ascii_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \ascii_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \ascii_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \ascii_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \ascii_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \ascii_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal break_i_2_n_0 : STD_LOGIC;
  signal caps_lock_i_2_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal control_l_i_2_n_0 : STD_LOGIC;
  signal control_r_i_2_n_0 : STD_LOGIC;
  signal control_r_i_3_n_0 : STD_LOGIC;
  signal \count_idle[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_idle[0]_i_4_n_0\ : STD_LOGIC;
  signal \count_idle[0]_i_8_n_0\ : STD_LOGIC;
  signal \count_idle[0]_i_9_n_0\ : STD_LOGIC;
  signal count_idle_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \count_idle_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \count_idle_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \count_idle_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \count_idle_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \count_idle_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \count_idle_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_idle_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_idle_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_idle_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_idle_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_idle_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_idle_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_idle_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_idle_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_idle_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_idle_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal e0_code_i_2_n_0 : STD_LOGIC;
  signal ps2_clk_int : STD_LOGIC;
  signal ps2_code : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ps2_code_new\ : STD_LOGIC;
  signal ps2_code_new0 : STD_LOGIC;
  signal ps2_code_new_i_2_n_0 : STD_LOGIC;
  signal ps2_code_new_i_3_n_0 : STD_LOGIC;
  signal ps2_code_new_i_4_n_0 : STD_LOGIC;
  signal ps2_code_new_i_5_n_0 : STD_LOGIC;
  signal ps2_code_new_i_6_n_0 : STD_LOGIC;
  signal ps2_code_new_i_7_n_0 : STD_LOGIC;
  signal ps2_data_int : STD_LOGIC;
  signal ps2_word : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal shift_l_i_2_n_0 : STD_LOGIC;
  signal shift_r_i_2_n_0 : STD_LOGIC;
  signal shift_r_i_3_n_0 : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \NLW_count_idle_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count_idle_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_idle_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_count_idle_reg[4]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count_idle_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ascii[5]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ascii[6]_i_2\ : label is "soft_lutpair1";
begin
  ps2_code_new <= \^ps2_code_new\;
\ascii[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => control_r_reg_0,
      I1 => \ascii[0]_i_2_n_0\,
      I2 => control_l_reg_0,
      I3 => \ascii[0]_i_3_n_0\,
      O => \ascii_reg[6]\(0)
    );
\ascii[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCFDFFDF01000888"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(6),
      I2 => ps2_code(3),
      I3 => ps2_code(0),
      I4 => ps2_code(5),
      I5 => ps2_code(4),
      O => \ascii[0]_i_10_n_0\
    );
\ascii[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDBDFDFFEEBD030C"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(6),
      I2 => ps2_code(0),
      I3 => ps2_code(5),
      I4 => ps2_code(3),
      I5 => ps2_code(4),
      O => \ascii[0]_i_11_n_0\
    );
\ascii[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CFC0C0CACACFCF"
    )
        port map (
      I0 => ps2_code(2),
      I1 => \ascii[0]_i_4_n_0\,
      I2 => ps2_code(1),
      I3 => ps2_code(6),
      I4 => ps2_code(4),
      I5 => ps2_code(3),
      O => \ascii[0]_i_2_n_0\
    );
\ascii[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => shift_l,
      I1 => \ascii[0]_i_5_n_0\,
      I2 => shift_r,
      I3 => \ascii[0]_i_6_n_0\,
      I4 => ps2_code(7),
      I5 => \ascii_reg[0]_i_7_n_0\,
      O => \ascii[0]_i_3_n_0\
    );
\ascii[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6515"
    )
        port map (
      I0 => ps2_code(5),
      I1 => ps2_code(0),
      I2 => ps2_code(3),
      I3 => ps2_code(4),
      O => \ascii[0]_i_4_n_0\
    );
\ascii[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0CFCFEFE0C0C0"
    )
        port map (
      I0 => ps2_code(3),
      I1 => ps2_code(4),
      I2 => ps2_code(7),
      I3 => \ascii[0]_i_8_n_0\,
      I4 => ps2_code(2),
      I5 => \ascii[0]_i_9_n_0\,
      O => \ascii[0]_i_5_n_0\
    );
\ascii[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ps2_code(3),
      I1 => ps2_code(2),
      I2 => ps2_code(4),
      O => \ascii[0]_i_6_n_0\
    );
\ascii[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EDBDFDFFEEB90344"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(6),
      I2 => ps2_code(0),
      I3 => ps2_code(5),
      I4 => ps2_code(3),
      I5 => ps2_code(4),
      O => \ascii[0]_i_8_n_0\
    );
\ascii[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCFDFFD701000888"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(6),
      I2 => ps2_code(3),
      I3 => ps2_code(0),
      I4 => ps2_code(5),
      I5 => ps2_code(4),
      O => \ascii[0]_i_9_n_0\
    );
\ascii[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => control_r_reg_0,
      I1 => \ascii[1]_i_2_n_0\,
      I2 => control_l_reg_0,
      I3 => \ascii[1]_i_3_n_0\,
      O => \ascii_reg[6]\(1)
    );
\ascii[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6632FFFF66320000"
    )
        port map (
      I0 => ps2_code(6),
      I1 => ps2_code(0),
      I2 => ps2_code(4),
      I3 => ps2_code(3),
      I4 => ps2_code(2),
      I5 => \ascii[1]_i_4_n_0\,
      O => \ascii[1]_i_2_n_0\
    );
\ascii[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => shift_l,
      I1 => \ascii[1]_i_5_n_0\,
      I2 => shift_r,
      I3 => \ascii[1]_i_6_n_0\,
      O => \ascii[1]_i_3_n_0\
    );
\ascii[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55559DCDFFFFFFFF"
    )
        port map (
      I0 => ps2_code(0),
      I1 => ps2_code(3),
      I2 => ps2_code(5),
      I3 => ps2_code(4),
      I4 => ps2_code(6),
      I5 => ps2_code(1),
      O => \ascii[1]_i_4_n_0\
    );
\ascii[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => ps2_code(4),
      I1 => ps2_code(3),
      I2 => ps2_code(7),
      I3 => \ascii[1]_i_7_n_0\,
      I4 => ps2_code(2),
      I5 => \ascii[1]_i_8_n_0\,
      O => \ascii[1]_i_5_n_0\
    );
\ascii[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => ps2_code(4),
      I1 => ps2_code(3),
      I2 => ps2_code(7),
      I3 => \ascii[1]_i_9_n_0\,
      I4 => ps2_code(2),
      I5 => \ascii[1]_i_8_n_0\,
      O => \ascii[1]_i_6_n_0\
    );
\ascii[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1120100EEEFD0024"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(6),
      I2 => ps2_code(5),
      I3 => ps2_code(0),
      I4 => ps2_code(4),
      I5 => ps2_code(3),
      O => \ascii[1]_i_7_n_0\
    );
\ascii[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20222248DFFF1008"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(6),
      I2 => ps2_code(0),
      I3 => ps2_code(5),
      I4 => ps2_code(4),
      I5 => ps2_code(3),
      O => \ascii[1]_i_8_n_0\
    );
\ascii[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11021004EAFD0024"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(6),
      I2 => ps2_code(5),
      I3 => ps2_code(0),
      I4 => ps2_code(4),
      I5 => ps2_code(3),
      O => \ascii[1]_i_9_n_0\
    );
\ascii[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => control_r_reg_0,
      I1 => \ascii_reg[2]_i_2_n_0\,
      I2 => control_l_reg_0,
      I3 => \ascii[2]_i_3_n_0\,
      O => \ascii_reg[6]\(2)
    );
\ascii[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAA8E8ADEDDF777"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(6),
      I2 => ps2_code(4),
      I3 => ps2_code(0),
      I4 => ps2_code(5),
      I5 => ps2_code(3),
      O => \ascii[2]_i_10_n_0\
    );
\ascii[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAA8E8ADEDDF7F7"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(6),
      I2 => ps2_code(4),
      I3 => ps2_code(0),
      I4 => ps2_code(5),
      I5 => ps2_code(3),
      O => \ascii[2]_i_11_n_0\
    );
\ascii[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1504001010303814"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(6),
      I2 => ps2_code(5),
      I3 => ps2_code(3),
      I4 => ps2_code(4),
      I5 => ps2_code(0),
      O => \ascii[2]_i_12_n_0\
    );
\ascii[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => shift_l,
      I1 => \ascii[2]_i_6_n_0\,
      I2 => shift_r,
      I3 => \ascii[2]_i_7_n_0\,
      I4 => ps2_code(7),
      I5 => \ascii_reg[2]_i_8_n_0\,
      O => \ascii[2]_i_3_n_0\
    );
\ascii[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FAFF0C0EF00CFC0"
    )
        port map (
      I0 => ps2_code(6),
      I1 => ps2_code(3),
      I2 => ps2_code(1),
      I3 => ps2_code(5),
      I4 => ps2_code(4),
      I5 => ps2_code(0),
      O => \ascii[2]_i_4_n_0\
    );
\ascii[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FF0AAFA4EF0FFFF"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(6),
      I2 => ps2_code(5),
      I3 => ps2_code(0),
      I4 => ps2_code(4),
      I5 => ps2_code(3),
      O => \ascii[2]_i_5_n_0\
    );
\ascii[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00DFDF0F00D0D0"
    )
        port map (
      I0 => ps2_code(3),
      I1 => ps2_code(1),
      I2 => ps2_code(7),
      I3 => \ascii[2]_i_9_n_0\,
      I4 => ps2_code(2),
      I5 => \ascii[2]_i_10_n_0\,
      O => \ascii[2]_i_6_n_0\
    );
\ascii[2]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => ps2_code(3),
      I1 => ps2_code(1),
      I2 => ps2_code(2),
      O => \ascii[2]_i_7_n_0\
    );
\ascii[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1500001010303A14"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(6),
      I2 => ps2_code(5),
      I3 => ps2_code(3),
      I4 => ps2_code(4),
      I5 => ps2_code(0),
      O => \ascii[2]_i_9_n_0\
    );
\ascii[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => control_r_reg_0,
      I1 => \ascii_reg[3]_i_2_n_0\,
      I2 => control_l_reg_0,
      I3 => \ascii[3]_i_3_n_0\,
      O => \ascii_reg[6]\(3)
    );
\ascii[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEECFECDEBCDEBCF"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(6),
      I2 => ps2_code(5),
      I3 => ps2_code(0),
      I4 => ps2_code(3),
      I5 => ps2_code(4),
      O => \ascii[3]_i_10_n_0\
    );
\ascii[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => shift_l,
      I1 => \ascii[3]_i_6_n_0\,
      I2 => shift_r,
      I3 => \ascii[3]_i_7_n_0\,
      O => \ascii[3]_i_3_n_0\
    );
\ascii[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE2333F"
    )
        port map (
      I0 => ps2_code(6),
      I1 => ps2_code(5),
      I2 => ps2_code(0),
      I3 => ps2_code(3),
      I4 => ps2_code(4),
      O => \ascii[3]_i_4_n_0\
    );
\ascii[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF444444F4F444F4"
    )
        port map (
      I0 => ps2_code(3),
      I1 => ps2_code(1),
      I2 => ps2_code(6),
      I3 => ps2_code(0),
      I4 => ps2_code(4),
      I5 => ps2_code(5),
      O => \ascii[3]_i_5_n_0\
    );
\ascii[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0DFDFFFF0D0D0"
    )
        port map (
      I0 => ps2_code(0),
      I1 => ps2_code(6),
      I2 => ps2_code(7),
      I3 => \ascii[3]_i_8_n_0\,
      I4 => ps2_code(2),
      I5 => \ascii[3]_i_9_n_0\,
      O => \ascii[3]_i_6_n_0\
    );
\ascii[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0DFDFFFF0D0D0"
    )
        port map (
      I0 => ps2_code(0),
      I1 => ps2_code(6),
      I2 => ps2_code(7),
      I3 => \ascii[3]_i_10_n_0\,
      I4 => ps2_code(2),
      I5 => \ascii[3]_i_9_n_0\,
      O => \ascii[3]_i_7_n_0\
    );
\ascii[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEECFEEDEBCFEFCF"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(6),
      I2 => ps2_code(5),
      I3 => ps2_code(0),
      I4 => ps2_code(3),
      I5 => ps2_code(4),
      O => \ascii[3]_i_8_n_0\
    );
\ascii[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFB313D333"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(0),
      I2 => ps2_code(5),
      I3 => ps2_code(4),
      I4 => ps2_code(3),
      I5 => ps2_code(6),
      O => \ascii[3]_i_9_n_0\
    );
\ascii[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => control_r_reg_0,
      I1 => \ascii[4]_i_2_n_0\,
      I2 => control_l_reg_0,
      I3 => \ascii[4]_i_3_n_0\,
      O => \ascii_reg[6]\(4)
    );
\ascii[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15321434FFEF1428"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(6),
      I2 => ps2_code(5),
      I3 => ps2_code(0),
      I4 => ps2_code(4),
      I5 => ps2_code(3),
      O => \ascii[4]_i_10_n_0\
    );
\ascii[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCCC3FFCCCC8CB8"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(2),
      I2 => ps2_code(5),
      I3 => ps2_code(4),
      I4 => ps2_code(0),
      I5 => ps2_code(3),
      O => \ascii[4]_i_2_n_0\
    );
\ascii[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => shift_l,
      I1 => \ascii[4]_i_4_n_0\,
      I2 => shift_r,
      I3 => \ascii[4]_i_5_n_0\,
      I4 => ps2_code(7),
      I5 => \ascii_reg[4]_i_6_n_0\,
      O => \ascii[4]_i_3_n_0\
    );
\ascii[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => ps2_code(4),
      I1 => ps2_code(3),
      I2 => ps2_code(7),
      I3 => \ascii[4]_i_7_n_0\,
      I4 => ps2_code(2),
      I5 => \ascii[4]_i_8_n_0\,
      O => \ascii[4]_i_4_n_0\
    );
\ascii[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ps2_code(4),
      I1 => ps2_code(3),
      O => \ascii[4]_i_5_n_0\
    );
\ascii[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0510141EFBED0000"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(6),
      I2 => ps2_code(5),
      I3 => ps2_code(0),
      I4 => ps2_code(4),
      I5 => ps2_code(3),
      O => \ascii[4]_i_7_n_0\
    );
\ascii[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A20248CDF70240"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(6),
      I2 => ps2_code(0),
      I3 => ps2_code(5),
      I4 => ps2_code(4),
      I5 => ps2_code(3),
      O => \ascii[4]_i_8_n_0\
    );
\ascii[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A20200CDF70200"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(6),
      I2 => ps2_code(0),
      I3 => ps2_code(5),
      I4 => ps2_code(4),
      I5 => ps2_code(3),
      O => \ascii[4]_i_9_n_0\
    );
\ascii[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => control_r_reg_0,
      I1 => \ascii[6]_i_4_n_0\,
      I2 => control_l_reg_0,
      I3 => \ascii[5]_i_2_n_0\,
      O => \ascii_reg[6]\(5)
    );
\ascii[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F4C8080"
    )
        port map (
      I0 => ps2_code(3),
      I1 => ps2_code(1),
      I2 => ps2_code(4),
      I3 => ps2_code(0),
      I4 => ps2_code(6),
      I5 => ps2_code(5),
      O => \ascii[5]_i_10_n_0\
    );
\ascii[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111131335544166C"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(6),
      I2 => ps2_code(3),
      I3 => ps2_code(4),
      I4 => ps2_code(0),
      I5 => ps2_code(5),
      O => \ascii[5]_i_11_n_0\
    );
\ascii[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F0F590201080"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(4),
      I2 => ps2_code(6),
      I3 => ps2_code(0),
      I4 => ps2_code(3),
      I5 => ps2_code(5),
      O => \ascii[5]_i_12_n_0\
    );
\ascii[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1202001240064648"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(6),
      I2 => ps2_code(0),
      I3 => ps2_code(4),
      I4 => ps2_code(3),
      I5 => ps2_code(5),
      O => \ascii[5]_i_13_n_0\
    );
\ascii[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0F4C8080"
    )
        port map (
      I0 => ps2_code(3),
      I1 => ps2_code(1),
      I2 => ps2_code(4),
      I3 => ps2_code(0),
      I4 => ps2_code(6),
      I5 => ps2_code(5),
      O => \ascii[5]_i_14_n_0\
    );
\ascii[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11113333154432EC"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(6),
      I2 => ps2_code(3),
      I3 => ps2_code(4),
      I4 => ps2_code(0),
      I5 => ps2_code(5),
      O => \ascii[5]_i_15_n_0\
    );
\ascii[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F0F510201080"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(4),
      I2 => ps2_code(6),
      I3 => ps2_code(0),
      I4 => ps2_code(3),
      I5 => ps2_code(5),
      O => \ascii[5]_i_16_n_0\
    );
\ascii[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12020212020E4248"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(6),
      I2 => ps2_code(0),
      I3 => ps2_code(4),
      I4 => ps2_code(3),
      I5 => ps2_code(5),
      O => \ascii[5]_i_17_n_0\
    );
\ascii[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => shift_l,
      I1 => \ascii[5]_i_3_n_0\,
      I2 => shift_r,
      I3 => \ascii[5]_i_4_n_0\,
      I4 => ps2_code(7),
      I5 => \ascii_reg[5]_i_5_n_0\,
      O => \ascii[5]_i_2_n_0\
    );
\ascii[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => ps2_code(5),
      I1 => ps2_code(2),
      I2 => ps2_code(7),
      I3 => \ascii_reg[5]_i_6_n_0\,
      I4 => caps_lock_reg_0,
      I5 => \ascii_reg[5]_i_7_n_0\,
      O => \ascii[5]_i_3_n_0\
    );
\ascii[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ps2_code(5),
      I1 => ps2_code(2),
      O => \ascii[5]_i_4_n_0\
    );
\ascii[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ascii[6]_i_3_n_0\,
      I1 => Q(0),
      O => E(0)
    );
\ascii[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B030300000C0C0"
    )
        port map (
      I0 => e0_code,
      I1 => ps2_code(6),
      I2 => ps2_code(0),
      I3 => ps2_code(3),
      I4 => ps2_code(4),
      I5 => ps2_code(5),
      O => \ascii[6]_i_10_n_0\
    );
\ascii[6]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3333F4CC"
    )
        port map (
      I0 => ps2_code(0),
      I1 => ps2_code(6),
      I2 => ps2_code(3),
      I3 => ps2_code(4),
      I4 => ps2_code(5),
      O => \ascii[6]_i_11_n_0\
    );
\ascii[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11113B3B555436EC"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(6),
      I2 => ps2_code(3),
      I3 => ps2_code(4),
      I4 => ps2_code(0),
      I5 => ps2_code(5),
      O => \ascii[6]_i_12_n_0\
    );
\ascii[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C040404C8C8F0C0"
    )
        port map (
      I0 => ps2_code(4),
      I1 => ps2_code(1),
      I2 => ps2_code(5),
      I3 => ps2_code(0),
      I4 => ps2_code(3),
      I5 => ps2_code(6),
      O => \ascii[6]_i_13_n_0\
    );
\ascii[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0513141811340014"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(6),
      I2 => ps2_code(5),
      I3 => ps2_code(0),
      I4 => ps2_code(4),
      I5 => ps2_code(3),
      O => \ascii[6]_i_14_n_0\
    );
\ascii[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0513141A11340014"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(6),
      I2 => ps2_code(5),
      I3 => ps2_code(0),
      I4 => ps2_code(4),
      I5 => ps2_code(3),
      O => \ascii[6]_i_15_n_0\
    );
\ascii[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCFCC8400840"
    )
        port map (
      I0 => ps2_code(4),
      I1 => ps2_code(1),
      I2 => ps2_code(6),
      I3 => ps2_code(3),
      I4 => ps2_code(0),
      I5 => ps2_code(5),
      O => \ascii[6]_i_16_n_0\
    );
\ascii[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0511141211140014"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(6),
      I2 => ps2_code(5),
      I3 => ps2_code(0),
      I4 => ps2_code(4),
      I5 => ps2_code(3),
      O => \ascii[6]_i_17_n_0\
    );
\ascii[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => control_r_reg_0,
      I1 => \ascii[6]_i_4_n_0\,
      I2 => control_l_reg_0,
      I3 => \ascii[6]_i_5_n_0\,
      O => \ascii_reg[6]\(6)
    );
\ascii[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E20000"
    )
        port map (
      I0 => \ascii[6]_i_6_n_0\,
      I1 => control_l_reg_0,
      I2 => \ascii[6]_i_7_n_0\,
      I3 => control_r_reg_0,
      I4 => Q(1),
      O => \ascii[6]_i_3_n_0\
    );
\ascii[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => ps2_code(6),
      I1 => ps2_code(3),
      I2 => ps2_code(0),
      I3 => ps2_code(2),
      O => \ascii[6]_i_4_n_0\
    );
\ascii[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => shift_l,
      I1 => \ascii[6]_i_8_n_0\,
      I2 => shift_r,
      I3 => \ascii[6]_i_9_n_0\,
      O => \ascii[6]_i_5_n_0\
    );
\ascii[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ascii[6]_i_10_n_0\,
      I1 => ps2_code(1),
      I2 => \ascii[6]_i_11_n_0\,
      I3 => ps2_code(2),
      I4 => \ascii[6]_i_12_n_0\,
      I5 => ps2_code(7),
      O => \ascii[6]_i_6_n_0\
    );
\ascii[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \ascii[6]_i_13_n_0\,
      I1 => ps2_code(2),
      I2 => \ascii[6]_i_14_n_0\,
      I3 => ps2_code(7),
      O => \ascii[6]_i_7_n_0\
    );
\ascii[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F008F8F0F008080"
    )
        port map (
      I0 => ps2_code(6),
      I1 => ps2_code(5),
      I2 => ps2_code(7),
      I3 => \ascii[6]_i_15_n_0\,
      I4 => ps2_code(2),
      I5 => \ascii[6]_i_16_n_0\,
      O => \ascii[6]_i_8_n_0\
    );
\ascii[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F008F8F0F008080"
    )
        port map (
      I0 => ps2_code(6),
      I1 => ps2_code(5),
      I2 => ps2_code(7),
      I3 => \ascii[6]_i_17_n_0\,
      I4 => ps2_code(2),
      I5 => \ascii[6]_i_16_n_0\,
      O => \ascii[6]_i_9_n_0\
    );
\ascii[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF0D0F0D00"
    )
        port map (
      I0 => ps2_code(7),
      I1 => \state[1]_i_2_n_0\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => \ascii[6]_i_3_n_0\,
      I5 => \ascii_reg[7]_0\,
      O => \ascii_reg[7]\
    );
\ascii_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ascii[0]_i_10_n_0\,
      I1 => \ascii[0]_i_11_n_0\,
      O => \ascii_reg[0]_i_7_n_0\,
      S => ps2_code(2)
    );
\ascii_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ascii[2]_i_4_n_0\,
      I1 => \ascii[2]_i_5_n_0\,
      O => \ascii_reg[2]_i_2_n_0\,
      S => ps2_code(2)
    );
\ascii_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ascii[2]_i_11_n_0\,
      I1 => \ascii[2]_i_12_n_0\,
      O => \ascii_reg[2]_i_8_n_0\,
      S => ps2_code(2)
    );
\ascii_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ascii[3]_i_4_n_0\,
      I1 => \ascii[3]_i_5_n_0\,
      O => \ascii_reg[3]_i_2_n_0\,
      S => ps2_code(2)
    );
\ascii_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ascii[4]_i_9_n_0\,
      I1 => \ascii[4]_i_10_n_0\,
      O => \ascii_reg[4]_i_6_n_0\,
      S => ps2_code(2)
    );
\ascii_reg[5]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ascii_reg[5]_i_8_n_0\,
      I1 => \ascii_reg[5]_i_9_n_0\,
      O => \ascii_reg[5]_i_5_n_0\,
      S => caps_lock_reg_0
    );
\ascii_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ascii[5]_i_10_n_0\,
      I1 => \ascii[5]_i_11_n_0\,
      O => \ascii_reg[5]_i_6_n_0\,
      S => ps2_code(2)
    );
\ascii_reg[5]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ascii[5]_i_12_n_0\,
      I1 => \ascii[5]_i_13_n_0\,
      O => \ascii_reg[5]_i_7_n_0\,
      S => ps2_code(2)
    );
\ascii_reg[5]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ascii[5]_i_14_n_0\,
      I1 => \ascii[5]_i_15_n_0\,
      O => \ascii_reg[5]_i_8_n_0\,
      S => ps2_code(2)
    );
\ascii_reg[5]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ascii[5]_i_16_n_0\,
      I1 => \ascii[5]_i_17_n_0\,
      O => \ascii_reg[5]_i_9_n_0\,
      S => ps2_code(2)
    );
break_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFF00000800"
    )
        port map (
      I0 => ps2_code(7),
      I1 => break_i_2_n_0,
      I2 => ps2_code(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => break,
      O => break_reg
    );
break_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => ps2_code(6),
      I1 => ps2_code(0),
      I2 => ps2_code(4),
      I3 => ps2_code(3),
      I4 => ps2_code(5),
      I5 => ps2_code(1),
      O => break_i_2_n_0
    );
caps_lock_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00100000"
    )
        port map (
      I0 => Q(0),
      I1 => break,
      I2 => caps_lock_i_2_n_0,
      I3 => ps2_code(7),
      I4 => Q(1),
      I5 => caps_lock_reg_0,
      O => caps_lock_reg
    );
caps_lock_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(5),
      I2 => shift_r_i_3_n_0,
      I3 => ps2_code(0),
      I4 => ps2_code(6),
      I5 => ps2_code(2),
      O => caps_lock_i_2_n_0
    );
control_l_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F00000040"
    )
        port map (
      I0 => break,
      I1 => Q(1),
      I2 => control_l_i_2_n_0,
      I3 => ps2_code(7),
      I4 => Q(0),
      I5 => control_l_reg_0,
      O => control_l_reg
    );
control_l_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => ps2_code(1),
      I1 => e0_code,
      I2 => control_r_i_3_n_0,
      I3 => ps2_code(5),
      I4 => ps2_code(6),
      I5 => ps2_code(2),
      O => control_l_i_2_n_0
    );
control_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F00000040"
    )
        port map (
      I0 => break,
      I1 => Q(1),
      I2 => control_r_i_2_n_0,
      I3 => ps2_code(7),
      I4 => Q(0),
      I5 => control_r_reg_0,
      O => control_r_reg
    );
control_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => ps2_code(1),
      I1 => e0_code,
      I2 => control_r_i_3_n_0,
      I3 => ps2_code(5),
      I4 => ps2_code(6),
      I5 => ps2_code(2),
      O => control_r_i_2_n_0
    );
control_r_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ps2_code(3),
      I1 => ps2_code(4),
      I2 => ps2_code(0),
      O => control_r_i_3_n_0
    );
\count_idle[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ps2_clk_int,
      O => clear
    );
\count_idle[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => count_idle_reg(10),
      I1 => \count_idle[0]_i_4_n_0\,
      I2 => count_idle_reg(12),
      O => \count_idle[0]_i_2_n_0\
    );
\count_idle[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => count_idle_reg(7),
      I1 => count_idle_reg(5),
      I2 => \count_idle[0]_i_9_n_0\,
      I3 => count_idle_reg(4),
      I4 => count_idle_reg(9),
      I5 => count_idle_reg(8),
      O => \count_idle[0]_i_4_n_0\
    );
\count_idle[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_idle_reg(0),
      O => \count_idle[0]_i_8_n_0\
    );
\count_idle[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => count_idle_reg(0),
      I1 => count_idle_reg(2),
      I2 => count_idle_reg(6),
      I3 => count_idle_reg(11),
      I4 => count_idle_reg(3),
      I5 => count_idle_reg(1),
      O => \count_idle[0]_i_9_n_0\
    );
\count_idle_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \count_idle[0]_i_2_n_0\,
      D => \count_idle_reg[0]_i_3_n_7\,
      Q => count_idle_reg(0),
      R => clear
    );
\count_idle_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_idle_reg[0]_i_3_n_0\,
      CO(2 downto 0) => \NLW_count_idle_reg[0]_i_3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_idle_reg[0]_i_3_n_4\,
      O(2) => \count_idle_reg[0]_i_3_n_5\,
      O(1) => \count_idle_reg[0]_i_3_n_6\,
      O(0) => \count_idle_reg[0]_i_3_n_7\,
      S(3 downto 1) => count_idle_reg(3 downto 1),
      S(0) => \count_idle[0]_i_8_n_0\
    );
\count_idle_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \count_idle[0]_i_2_n_0\,
      D => \count_idle_reg[8]_i_1_n_5\,
      Q => count_idle_reg(10),
      R => clear
    );
\count_idle_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \count_idle[0]_i_2_n_0\,
      D => \count_idle_reg[8]_i_1_n_4\,
      Q => count_idle_reg(11),
      R => clear
    );
\count_idle_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \count_idle[0]_i_2_n_0\,
      D => \count_idle_reg[12]_i_1_n_7\,
      Q => count_idle_reg(12),
      R => clear
    );
\count_idle_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_idle_reg[8]_i_1_n_0\,
      CO(3 downto 0) => \NLW_count_idle_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_count_idle_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \count_idle_reg[12]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => count_idle_reg(12)
    );
\count_idle_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \count_idle[0]_i_2_n_0\,
      D => \count_idle_reg[0]_i_3_n_6\,
      Q => count_idle_reg(1),
      R => clear
    );
\count_idle_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \count_idle[0]_i_2_n_0\,
      D => \count_idle_reg[0]_i_3_n_5\,
      Q => count_idle_reg(2),
      R => clear
    );
\count_idle_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \count_idle[0]_i_2_n_0\,
      D => \count_idle_reg[0]_i_3_n_4\,
      Q => count_idle_reg(3),
      R => clear
    );
\count_idle_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \count_idle[0]_i_2_n_0\,
      D => \count_idle_reg[4]_i_1_n_7\,
      Q => count_idle_reg(4),
      R => clear
    );
\count_idle_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_idle_reg[0]_i_3_n_0\,
      CO(3) => \count_idle_reg[4]_i_1_n_0\,
      CO(2 downto 0) => \NLW_count_idle_reg[4]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_idle_reg[4]_i_1_n_4\,
      O(2) => \count_idle_reg[4]_i_1_n_5\,
      O(1) => \count_idle_reg[4]_i_1_n_6\,
      O(0) => \count_idle_reg[4]_i_1_n_7\,
      S(3 downto 0) => count_idle_reg(7 downto 4)
    );
\count_idle_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \count_idle[0]_i_2_n_0\,
      D => \count_idle_reg[4]_i_1_n_6\,
      Q => count_idle_reg(5),
      R => clear
    );
\count_idle_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \count_idle[0]_i_2_n_0\,
      D => \count_idle_reg[4]_i_1_n_5\,
      Q => count_idle_reg(6),
      R => clear
    );
\count_idle_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \count_idle[0]_i_2_n_0\,
      D => \count_idle_reg[4]_i_1_n_4\,
      Q => count_idle_reg(7),
      R => clear
    );
\count_idle_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \count_idle[0]_i_2_n_0\,
      D => \count_idle_reg[8]_i_1_n_7\,
      Q => count_idle_reg(8),
      R => clear
    );
\count_idle_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_idle_reg[4]_i_1_n_0\,
      CO(3) => \count_idle_reg[8]_i_1_n_0\,
      CO(2 downto 0) => \NLW_count_idle_reg[8]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_idle_reg[8]_i_1_n_4\,
      O(2) => \count_idle_reg[8]_i_1_n_5\,
      O(1) => \count_idle_reg[8]_i_1_n_6\,
      O(0) => \count_idle_reg[8]_i_1_n_7\,
      S(3 downto 0) => count_idle_reg(11 downto 8)
    );
\count_idle_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \count_idle[0]_i_2_n_0\,
      D => \count_idle_reg[8]_i_1_n_6\,
      Q => count_idle_reg(9),
      R => clear
    );
e0_code_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFF00000800"
    )
        port map (
      I0 => ps2_code(7),
      I1 => e0_code_i_2_n_0,
      I2 => ps2_code(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => e0_code,
      O => e0_code_reg
    );
e0_code_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => ps2_code(6),
      I1 => ps2_code(0),
      I2 => ps2_code(4),
      I3 => ps2_code(3),
      I4 => ps2_code(5),
      I5 => ps2_code(1),
      O => e0_code_i_2_n_0
    );
ps2_clk_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => '1',
      D => PS2Clk_IBUF,
      Q => ps2_clk_int,
      R => '0'
    );
ps2_code_new_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => count_idle_reg(10),
      I1 => ps2_code_new_i_2_n_0,
      I2 => count_idle_reg(8),
      I3 => count_idle_reg(12),
      O => ps2_code_new0
    );
ps2_code_new_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => count_idle_reg(9),
      I1 => count_idle_reg(4),
      I2 => ps2_code_new_i_3_n_0,
      I3 => count_idle_reg(1),
      I4 => count_idle_reg(5),
      I5 => count_idle_reg(7),
      O => ps2_code_new_i_2_n_0
    );
ps2_code_new_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => count_idle_reg(3),
      I1 => count_idle_reg(11),
      I2 => ps2_code_new_i_4_n_0,
      I3 => count_idle_reg(6),
      I4 => count_idle_reg(2),
      I5 => count_idle_reg(0),
      O => ps2_code_new_i_3_n_0
    );
ps2_code_new_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96FF6969009600"
    )
        port map (
      I0 => ps2_word(9),
      I1 => ps2_word(7),
      I2 => ps2_word(8),
      I3 => ps2_code_new_i_5_n_0,
      I4 => ps2_word(5),
      I5 => ps2_code_new_i_6_n_0,
      O => ps2_code_new_i_4_n_0
    );
ps2_code_new_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996000096690000"
    )
        port map (
      I0 => ps2_word(6),
      I1 => ps2_word(3),
      I2 => ps2_word(4),
      I3 => ps2_word(1),
      I4 => ps2_code_new_i_7_n_0,
      I5 => ps2_word(2),
      O => ps2_code_new_i_5_n_0
    );
ps2_code_new_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669000069960000"
    )
        port map (
      I0 => ps2_word(6),
      I1 => ps2_word(3),
      I2 => ps2_word(4),
      I3 => ps2_word(1),
      I4 => ps2_code_new_i_7_n_0,
      I5 => ps2_word(2),
      O => ps2_code_new_i_6_n_0
    );
ps2_code_new_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ps2_word(10),
      I1 => ps2_word(0),
      O => ps2_code_new_i_7_n_0
    );
ps2_code_new_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => '1',
      D => ps2_code_new0,
      Q => \^ps2_code_new\,
      R => '0'
    );
\ps2_code_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => ps2_code_new0,
      D => ps2_word(1),
      Q => ps2_code(0),
      R => '0'
    );
\ps2_code_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => ps2_code_new0,
      D => ps2_word(2),
      Q => ps2_code(1),
      R => '0'
    );
\ps2_code_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => ps2_code_new0,
      D => ps2_word(3),
      Q => ps2_code(2),
      R => '0'
    );
\ps2_code_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => ps2_code_new0,
      D => ps2_word(4),
      Q => ps2_code(3),
      R => '0'
    );
\ps2_code_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => ps2_code_new0,
      D => ps2_word(5),
      Q => ps2_code(4),
      R => '0'
    );
\ps2_code_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => ps2_code_new0,
      D => ps2_word(6),
      Q => ps2_code(5),
      R => '0'
    );
\ps2_code_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => ps2_code_new0,
      D => ps2_word(7),
      Q => ps2_code(6),
      R => '0'
    );
\ps2_code_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => ps2_code_new0,
      D => ps2_word(8),
      Q => ps2_code(7),
      R => '0'
    );
ps2_data_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => '1',
      D => PS2Data_IBUF,
      Q => ps2_data_int,
      R => '0'
    );
\ps2_word_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => ps2_clk_int,
      CE => '1',
      D => ps2_word(1),
      Q => ps2_word(0),
      R => '0'
    );
\ps2_word_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => ps2_clk_int,
      CE => '1',
      D => ps2_data_int,
      Q => ps2_word(10),
      R => '0'
    );
\ps2_word_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => ps2_clk_int,
      CE => '1',
      D => ps2_word(2),
      Q => ps2_word(1),
      R => '0'
    );
\ps2_word_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => ps2_clk_int,
      CE => '1',
      D => ps2_word(3),
      Q => ps2_word(2),
      R => '0'
    );
\ps2_word_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => ps2_clk_int,
      CE => '1',
      D => ps2_word(4),
      Q => ps2_word(3),
      R => '0'
    );
\ps2_word_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => ps2_clk_int,
      CE => '1',
      D => ps2_word(5),
      Q => ps2_word(4),
      R => '0'
    );
\ps2_word_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => ps2_clk_int,
      CE => '1',
      D => ps2_word(6),
      Q => ps2_word(5),
      R => '0'
    );
\ps2_word_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => ps2_clk_int,
      CE => '1',
      D => ps2_word(7),
      Q => ps2_word(6),
      R => '0'
    );
\ps2_word_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => ps2_clk_int,
      CE => '1',
      D => ps2_word(8),
      Q => ps2_word(7),
      R => '0'
    );
\ps2_word_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => ps2_clk_int,
      CE => '1',
      D => ps2_word(9),
      Q => ps2_word(8),
      R => '0'
    );
\ps2_word_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => ps2_clk_int,
      CE => '1',
      D => ps2_word(10),
      Q => ps2_word(9),
      R => '0'
    );
shift_l_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F00000040"
    )
        port map (
      I0 => break,
      I1 => Q(1),
      I2 => shift_l_i_2_n_0,
      I3 => ps2_code(7),
      I4 => Q(0),
      I5 => shift_l,
      O => shift_l_reg
    );
shift_l_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(5),
      I2 => \ascii[4]_i_5_n_0\,
      I3 => ps2_code(0),
      I4 => ps2_code(6),
      I5 => ps2_code(2),
      O => shift_l_i_2_n_0
    );
shift_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F00000040"
    )
        port map (
      I0 => break,
      I1 => Q(1),
      I2 => shift_r_i_2_n_0,
      I3 => ps2_code(7),
      I4 => Q(0),
      I5 => shift_r,
      O => shift_r_reg
    );
shift_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(5),
      I2 => shift_r_i_3_n_0,
      I3 => ps2_code(0),
      I4 => ps2_code(6),
      I5 => ps2_code(2),
      O => shift_r_i_2_n_0
    );
shift_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ps2_code(3),
      I1 => ps2_code(4),
      O => shift_r_i_3_n_0
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000004F4"
    )
        port map (
      I0 => prev_ps2_code_new,
      I1 => \^ps2_code_new\,
      I2 => Q(1),
      I3 => break,
      I4 => Q(0),
      O => D(0)
    );
\state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00D00FD0"
    )
        port map (
      I0 => ps2_code(7),
      I1 => \state[1]_i_2_n_0\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => break,
      O => D(1)
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => ps2_code(1),
      I1 => ps2_code(5),
      I2 => ps2_code(3),
      I3 => ps2_code(0),
      I4 => ps2_code(6),
      I5 => ps2_code(2),
      O => \state[1]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ClockDivider is
  port (
    clkIn : in STD_LOGIC;
    clk108M : out STD_LOGIC;
    clk10M : out STD_LOGIC
  );
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of ClockDivider : entity is "ClockDivider,clk_wiz_v5_2_1,{component_name=ClockDivider,use_phase_alignment=true,use_min_o_jitter=false,use_max_i_jitter=false,use_dyn_phase_shift=false,use_inclk_switchover=false,use_dyn_reconfig=false,enable_axi=0,feedback_source=FDBK_AUTO,PRIMITIVE=MMCM,num_out_clk=2,clkin1_period=10.0,clkin2_period=10.0,use_power_down=false,use_reset=false,use_locked=false,use_inclk_stopped=false,feedback_type=SINGLE,CLOCK_MGR_TYPE=NA,manual_override=false}";
end ClockDivider;

architecture STRUCTURE of ClockDivider is
begin
inst: entity work.ClockDivider_ClockDivider_clk_wiz
     port map (
      clk108M => clk108M,
      clk10M => clk10M,
      clkIn => clkIn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FrameBuffer_blk_mem_gen_prim_width is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FrameBuffer_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end FrameBuffer_blk_mem_gen_prim_width;

architecture STRUCTURE of FrameBuffer_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.FrameBuffer_blk_mem_gen_prim_wrapper_init
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FrameBuffer_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FrameBuffer_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \FrameBuffer_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \FrameBuffer_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\FrameBuffer_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FrameBuffer_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FrameBuffer_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \FrameBuffer_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \FrameBuffer_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\FrameBuffer_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps2_keyboard_to_ascii is
  port (
    \next_s_reg[1]\ : out STD_LOGIC;
    \next_s_reg[0]\ : out STD_LOGIC;
    \counter_reg[0]\ : out STD_LOGIC;
    \fb_in_dat_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \counter_reg[12]\ : out STD_LOGIC;
    PS2Clk_IBUF : in STD_LOGIC;
    clk_BUFG : in STD_LOGIC;
    PS2Data_IBUF : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \current_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_reg[0]_0\ : in STD_LOGIC;
    \counter_reg[0]_1\ : in STD_LOGIC;
    \counter_reg[0]_2\ : in STD_LOGIC;
    \counter_reg[0]_3\ : in STD_LOGIC;
    \counter_reg[0]_4\ : in STD_LOGIC;
    \counter_reg[0]_5\ : in STD_LOGIC;
    \counter_reg[0]_6\ : in STD_LOGIC;
    \counter_reg[4]\ : in STD_LOGIC;
    \counter_reg[4]_0\ : in STD_LOGIC
  );
end ps2_keyboard_to_ascii;

architecture STRUCTURE of ps2_keyboard_to_ascii is
  signal ascii_code : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ascii_new : STD_LOGIC;
  signal ascii_new_i_1_n_0 : STD_LOGIC;
  signal ascii_new_i_2_n_0 : STD_LOGIC;
  signal ascii_new_i_3_n_0 : STD_LOGIC;
  signal ascii_new_i_4_n_0 : STD_LOGIC;
  signal ascii_new_i_5_n_0 : STD_LOGIC;
  signal ascii_new_i_6_n_0 : STD_LOGIC;
  signal ascii_new_i_7_n_0 : STD_LOGIC;
  signal ascii_new_i_8_n_0 : STD_LOGIC;
  signal ascii_new_i_9_n_0 : STD_LOGIC;
  signal \ascii_reg_n_0_[0]\ : STD_LOGIC;
  signal \ascii_reg_n_0_[1]\ : STD_LOGIC;
  signal \ascii_reg_n_0_[2]\ : STD_LOGIC;
  signal \ascii_reg_n_0_[3]\ : STD_LOGIC;
  signal \ascii_reg_n_0_[4]\ : STD_LOGIC;
  signal \ascii_reg_n_0_[5]\ : STD_LOGIC;
  signal \ascii_reg_n_0_[6]\ : STD_LOGIC;
  signal \ascii_reg_n_0_[7]\ : STD_LOGIC;
  signal break : STD_LOGIC;
  signal caps_lock_reg_n_0 : STD_LOGIC;
  signal control_l_reg_n_0 : STD_LOGIC;
  signal control_r_reg_n_0 : STD_LOGIC;
  signal e0_code : STD_LOGIC;
  signal prev_ps2_code_new : STD_LOGIC;
  signal ps2_code_new : STD_LOGIC;
  signal ps2_keyboard_0_n_1 : STD_LOGIC;
  signal ps2_keyboard_0_n_10 : STD_LOGIC;
  signal ps2_keyboard_0_n_11 : STD_LOGIC;
  signal ps2_keyboard_0_n_12 : STD_LOGIC;
  signal ps2_keyboard_0_n_13 : STD_LOGIC;
  signal ps2_keyboard_0_n_14 : STD_LOGIC;
  signal ps2_keyboard_0_n_15 : STD_LOGIC;
  signal ps2_keyboard_0_n_16 : STD_LOGIC;
  signal ps2_keyboard_0_n_17 : STD_LOGIC;
  signal ps2_keyboard_0_n_18 : STD_LOGIC;
  signal ps2_keyboard_0_n_2 : STD_LOGIC;
  signal ps2_keyboard_0_n_3 : STD_LOGIC;
  signal ps2_keyboard_0_n_4 : STD_LOGIC;
  signal ps2_keyboard_0_n_5 : STD_LOGIC;
  signal ps2_keyboard_0_n_6 : STD_LOGIC;
  signal ps2_keyboard_0_n_7 : STD_LOGIC;
  signal ps2_keyboard_0_n_8 : STD_LOGIC;
  signal ps2_keyboard_0_n_9 : STD_LOGIC;
  signal \repeat_counter[0]_i_10_n_0\ : STD_LOGIC;
  signal \repeat_counter[0]_i_11_n_0\ : STD_LOGIC;
  signal \repeat_counter[0]_i_12_n_0\ : STD_LOGIC;
  signal \repeat_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal \repeat_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \repeat_counter[0]_i_5_n_0\ : STD_LOGIC;
  signal \repeat_counter[0]_i_6_n_0\ : STD_LOGIC;
  signal \repeat_counter[0]_i_7_n_0\ : STD_LOGIC;
  signal \repeat_counter[0]_i_8_n_0\ : STD_LOGIC;
  signal \repeat_counter[0]_i_9_n_0\ : STD_LOGIC;
  signal \repeat_counter[12]_i_2_n_0\ : STD_LOGIC;
  signal \repeat_counter[12]_i_3_n_0\ : STD_LOGIC;
  signal \repeat_counter[12]_i_4_n_0\ : STD_LOGIC;
  signal \repeat_counter[12]_i_5_n_0\ : STD_LOGIC;
  signal \repeat_counter[16]_i_2_n_0\ : STD_LOGIC;
  signal \repeat_counter[16]_i_3_n_0\ : STD_LOGIC;
  signal \repeat_counter[16]_i_4_n_0\ : STD_LOGIC;
  signal \repeat_counter[16]_i_5_n_0\ : STD_LOGIC;
  signal \repeat_counter[20]_i_2_n_0\ : STD_LOGIC;
  signal \repeat_counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \repeat_counter[4]_i_3_n_0\ : STD_LOGIC;
  signal \repeat_counter[4]_i_4_n_0\ : STD_LOGIC;
  signal \repeat_counter[4]_i_5_n_0\ : STD_LOGIC;
  signal \repeat_counter[8]_i_2_n_0\ : STD_LOGIC;
  signal \repeat_counter[8]_i_3_n_0\ : STD_LOGIC;
  signal \repeat_counter[8]_i_4_n_0\ : STD_LOGIC;
  signal \repeat_counter[8]_i_5_n_0\ : STD_LOGIC;
  signal repeat_counter_reg : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \repeat_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \repeat_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \repeat_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \repeat_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \repeat_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \repeat_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \repeat_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \repeat_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \repeat_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \repeat_counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \repeat_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \repeat_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \repeat_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \repeat_counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \repeat_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \repeat_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \repeat_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \repeat_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \repeat_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \repeat_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \repeat_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \repeat_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal shift_l : STD_LOGIC;
  signal shift_r : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_repeat_counter_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_repeat_counter_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_repeat_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_repeat_counter_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_repeat_counter_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_repeat_counter_reg[4]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_repeat_counter_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\ascii_code_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => ascii_new_i_1_n_0,
      D => \ascii_reg_n_0_[0]\,
      Q => ascii_code(0),
      R => '0'
    );
\ascii_code_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => ascii_new_i_1_n_0,
      D => \ascii_reg_n_0_[1]\,
      Q => ascii_code(1),
      R => '0'
    );
\ascii_code_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => ascii_new_i_1_n_0,
      D => \ascii_reg_n_0_[2]\,
      Q => ascii_code(2),
      R => '0'
    );
\ascii_code_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => ascii_new_i_1_n_0,
      D => \ascii_reg_n_0_[3]\,
      Q => ascii_code(3),
      R => '0'
    );
\ascii_code_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => ascii_new_i_1_n_0,
      D => \ascii_reg_n_0_[4]\,
      Q => ascii_code(4),
      R => '0'
    );
\ascii_code_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => ascii_new_i_1_n_0,
      D => \ascii_reg_n_0_[5]\,
      Q => ascii_code(5),
      R => '0'
    );
\ascii_code_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => ascii_new_i_1_n_0,
      D => \ascii_reg_n_0_[6]\,
      Q => ascii_code(6),
      R => '0'
    );
ascii_new_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A80800000000"
    )
        port map (
      I0 => state(1),
      I1 => ascii_new_i_2_n_0,
      I2 => repeat_counter_reg(16),
      I3 => ascii_new_i_3_n_0,
      I4 => \ascii_reg_n_0_[7]\,
      I5 => state(0),
      O => ascii_new_i_1_n_0
    );
ascii_new_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF01FF00FE00"
    )
        port map (
      I0 => repeat_counter_reg(19),
      I1 => repeat_counter_reg(12),
      I2 => repeat_counter_reg(11),
      I3 => ascii_new_i_3_n_0,
      I4 => repeat_counter_reg(10),
      I5 => ascii_new_i_4_n_0,
      O => ascii_new_i_2_n_0
    );
ascii_new_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ascii_reg_n_0_[3]\,
      I1 => \ascii_reg_n_0_[5]\,
      I2 => ascii_new_i_5_n_0,
      I3 => \ascii_reg_n_0_[0]\,
      I4 => \ascii_reg_n_0_[4]\,
      I5 => \ascii_reg_n_0_[6]\,
      O => ascii_new_i_3_n_0
    );
ascii_new_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF40000000"
    )
        port map (
      I0 => repeat_counter_reg(7),
      I1 => ascii_new_i_6_n_0,
      I2 => repeat_counter_reg(2),
      I3 => repeat_counter_reg(0),
      I4 => repeat_counter_reg(18),
      I5 => ascii_new_i_3_n_0,
      O => ascii_new_i_4_n_0
    );
ascii_new_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ascii_reg_n_0_[2]\,
      I1 => \ascii_reg_n_0_[1]\,
      O => ascii_new_i_5_n_0
    );
ascii_new_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF40000000"
    )
        port map (
      I0 => repeat_counter_reg(5),
      I1 => ascii_new_i_7_n_0,
      I2 => repeat_counter_reg(6),
      I3 => repeat_counter_reg(17),
      I4 => repeat_counter_reg(1),
      I5 => ascii_new_i_3_n_0,
      O => ascii_new_i_6_n_0
    );
ascii_new_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => ascii_new_i_8_n_0,
      I1 => repeat_counter_reg(9),
      I2 => repeat_counter_reg(4),
      I3 => repeat_counter_reg(14),
      I4 => repeat_counter_reg(15),
      I5 => ascii_new_i_3_n_0,
      O => ascii_new_i_7_n_0
    );
ascii_new_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => repeat_counter_reg(13),
      I1 => repeat_counter_reg(20),
      I2 => repeat_counter_reg(3),
      I3 => repeat_counter_reg(8),
      I4 => ascii_new_i_9_n_0,
      I5 => \ascii_reg_n_0_[6]\,
      O => ascii_new_i_8_n_0
    );
ascii_new_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ascii_reg_n_0_[4]\,
      I1 => \ascii_reg_n_0_[0]\,
      I2 => \ascii_reg_n_0_[2]\,
      I3 => \ascii_reg_n_0_[1]\,
      I4 => \ascii_reg_n_0_[5]\,
      I5 => \ascii_reg_n_0_[3]\,
      O => ascii_new_i_9_n_0
    );
ascii_new_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => '1',
      D => ascii_new_i_1_n_0,
      Q => ascii_new,
      R => '0'
    );
\ascii_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_BUFG,
      CE => ps2_keyboard_0_n_18,
      D => ps2_keyboard_0_n_17,
      Q => \ascii_reg_n_0_[0]\,
      R => '0'
    );
\ascii_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_BUFG,
      CE => ps2_keyboard_0_n_18,
      D => ps2_keyboard_0_n_16,
      Q => \ascii_reg_n_0_[1]\,
      R => '0'
    );
\ascii_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_BUFG,
      CE => ps2_keyboard_0_n_18,
      D => ps2_keyboard_0_n_15,
      Q => \ascii_reg_n_0_[2]\,
      R => '0'
    );
\ascii_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_BUFG,
      CE => ps2_keyboard_0_n_18,
      D => ps2_keyboard_0_n_14,
      Q => \ascii_reg_n_0_[3]\,
      R => '0'
    );
\ascii_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_BUFG,
      CE => ps2_keyboard_0_n_18,
      D => ps2_keyboard_0_n_13,
      Q => \ascii_reg_n_0_[4]\,
      R => '0'
    );
\ascii_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_BUFG,
      CE => ps2_keyboard_0_n_18,
      D => ps2_keyboard_0_n_12,
      Q => \ascii_reg_n_0_[5]\,
      R => '0'
    );
\ascii_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_BUFG,
      CE => ps2_keyboard_0_n_18,
      D => ps2_keyboard_0_n_11,
      Q => \ascii_reg_n_0_[6]\,
      R => '0'
    );
\ascii_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_BUFG,
      CE => '1',
      D => ps2_keyboard_0_n_8,
      Q => \ascii_reg_n_0_[7]\,
      R => '0'
    );
break_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => '1',
      D => ps2_keyboard_0_n_1,
      Q => break,
      R => '0'
    );
caps_lock_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => '1',
      D => ps2_keyboard_0_n_7,
      Q => caps_lock_reg_n_0,
      R => '0'
    );
control_l_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => '1',
      D => ps2_keyboard_0_n_6,
      Q => control_l_reg_n_0,
      R => '0'
    );
control_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => '1',
      D => ps2_keyboard_0_n_5,
      Q => control_r_reg_n_0,
      R => '0'
    );
\counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0003A0F3"
    )
        port map (
      I0 => ascii_new,
      I1 => \counter_reg[4]\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => \counter_reg[4]_0\,
      O => \counter_reg[12]\
    );
\counter[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => Q(1),
      I1 => ascii_new,
      I2 => Q(0),
      O => \counter_reg[0]\
    );
e0_code_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => '1',
      D => ps2_keyboard_0_n_4,
      Q => e0_code,
      R => '0'
    );
\fb_in_dat[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8380"
    )
        port map (
      I0 => ascii_code(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \counter_reg[0]_0\,
      O => \fb_in_dat_reg[6]\(0)
    );
\fb_in_dat[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8380"
    )
        port map (
      I0 => ascii_code(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \counter_reg[0]_1\,
      O => \fb_in_dat_reg[6]\(1)
    );
\fb_in_dat[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8380"
    )
        port map (
      I0 => ascii_code(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \counter_reg[0]_2\,
      O => \fb_in_dat_reg[6]\(2)
    );
\fb_in_dat[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8380"
    )
        port map (
      I0 => ascii_code(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \counter_reg[0]_3\,
      O => \fb_in_dat_reg[6]\(3)
    );
\fb_in_dat[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8380"
    )
        port map (
      I0 => ascii_code(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \counter_reg[0]_4\,
      O => \fb_in_dat_reg[6]\(4)
    );
\fb_in_dat[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8380"
    )
        port map (
      I0 => ascii_code(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \counter_reg[0]_5\,
      O => \fb_in_dat_reg[6]\(5)
    );
\fb_in_dat[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8380"
    )
        port map (
      I0 => ascii_code(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \counter_reg[0]_6\,
      O => \fb_in_dat_reg[6]\(6)
    );
\next_s[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0EEEE"
    )
        port map (
      I0 => D(0),
      I1 => \current_s_reg[0]\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => ascii_new,
      O => \next_s_reg[0]\
    );
\next_s[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEFE"
    )
        port map (
      I0 => D(1),
      I1 => \current_s_reg[0]\,
      I2 => ascii_new,
      I3 => Q(1),
      I4 => Q(0),
      O => \next_s_reg[1]\
    );
prev_ps2_code_new_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_BUFG,
      CE => '1',
      D => ps2_code_new,
      Q => prev_ps2_code_new,
      R => '0'
    );
ps2_keyboard_0: entity work.ps2_keyboard
     port map (
      D(1) => ps2_keyboard_0_n_9,
      D(0) => ps2_keyboard_0_n_10,
      E(0) => ps2_keyboard_0_n_18,
      PS2Clk_IBUF => PS2Clk_IBUF,
      PS2Data_IBUF => PS2Data_IBUF,
      Q(1 downto 0) => state(1 downto 0),
      \ascii_reg[6]\(6) => ps2_keyboard_0_n_11,
      \ascii_reg[6]\(5) => ps2_keyboard_0_n_12,
      \ascii_reg[6]\(4) => ps2_keyboard_0_n_13,
      \ascii_reg[6]\(3) => ps2_keyboard_0_n_14,
      \ascii_reg[6]\(2) => ps2_keyboard_0_n_15,
      \ascii_reg[6]\(1) => ps2_keyboard_0_n_16,
      \ascii_reg[6]\(0) => ps2_keyboard_0_n_17,
      \ascii_reg[7]\ => ps2_keyboard_0_n_8,
      \ascii_reg[7]_0\ => \ascii_reg_n_0_[7]\,
      break => break,
      break_reg => ps2_keyboard_0_n_1,
      caps_lock_reg => ps2_keyboard_0_n_7,
      caps_lock_reg_0 => caps_lock_reg_n_0,
      clk_BUFG => clk_BUFG,
      control_l_reg => ps2_keyboard_0_n_6,
      control_l_reg_0 => control_l_reg_n_0,
      control_r_reg => ps2_keyboard_0_n_5,
      control_r_reg_0 => control_r_reg_n_0,
      e0_code => e0_code,
      e0_code_reg => ps2_keyboard_0_n_4,
      prev_ps2_code_new => prev_ps2_code_new,
      ps2_code_new => ps2_code_new,
      shift_l => shift_l,
      shift_l_reg => ps2_keyboard_0_n_2,
      shift_r => shift_r,
      shift_r_reg => ps2_keyboard_0_n_3
    );
\repeat_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A80000"
    )
        port map (
      I0 => state(1),
      I1 => repeat_counter_reg(16),
      I2 => \repeat_counter[0]_i_3_n_0\,
      I3 => \ascii_reg_n_0_[7]\,
      I4 => state(0),
      O => \repeat_counter[0]_i_1_n_0\
    );
\repeat_counter[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ascii_reg_n_0_[3]\,
      I1 => \ascii_reg_n_0_[5]\,
      I2 => ascii_new_i_5_n_0,
      I3 => \ascii_reg_n_0_[0]\,
      I4 => \ascii_reg_n_0_[4]\,
      I5 => \ascii_reg_n_0_[6]\,
      O => \repeat_counter[0]_i_10_n_0\
    );
\repeat_counter[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => repeat_counter_reg(6),
      I1 => repeat_counter_reg(14),
      I2 => \repeat_counter[0]_i_12_n_0\,
      I3 => repeat_counter_reg(4),
      I4 => repeat_counter_reg(15),
      I5 => repeat_counter_reg(17),
      O => \repeat_counter[0]_i_11_n_0\
    );
\repeat_counter[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => repeat_counter_reg(8),
      I1 => repeat_counter_reg(20),
      I2 => ascii_new_i_3_n_0,
      I3 => repeat_counter_reg(13),
      I4 => repeat_counter_reg(3),
      I5 => repeat_counter_reg(9),
      O => \repeat_counter[0]_i_12_n_0\
    );
\repeat_counter[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => repeat_counter_reg(12),
      I1 => repeat_counter_reg(10),
      I2 => \repeat_counter[0]_i_9_n_0\,
      I3 => repeat_counter_reg(7),
      I4 => repeat_counter_reg(11),
      I5 => repeat_counter_reg(19),
      O => \repeat_counter[0]_i_3_n_0\
    );
\repeat_counter[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \repeat_counter[0]_i_10_n_0\,
      I1 => repeat_counter_reg(0),
      O => \repeat_counter[0]_i_4_n_0\
    );
\repeat_counter[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \repeat_counter[0]_i_10_n_0\,
      I1 => repeat_counter_reg(3),
      O => \repeat_counter[0]_i_5_n_0\
    );
\repeat_counter[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \repeat_counter[0]_i_10_n_0\,
      I1 => repeat_counter_reg(2),
      O => \repeat_counter[0]_i_6_n_0\
    );
\repeat_counter[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \repeat_counter[0]_i_10_n_0\,
      I1 => repeat_counter_reg(1),
      O => \repeat_counter[0]_i_7_n_0\
    );
\repeat_counter[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => repeat_counter_reg(0),
      I1 => \repeat_counter[0]_i_10_n_0\,
      O => \repeat_counter[0]_i_8_n_0\
    );
\repeat_counter[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => repeat_counter_reg(0),
      I1 => repeat_counter_reg(1),
      I2 => \repeat_counter[0]_i_11_n_0\,
      I3 => repeat_counter_reg(5),
      I4 => repeat_counter_reg(2),
      I5 => repeat_counter_reg(18),
      O => \repeat_counter[0]_i_9_n_0\
    );
\repeat_counter[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \repeat_counter[0]_i_10_n_0\,
      I1 => repeat_counter_reg(15),
      O => \repeat_counter[12]_i_2_n_0\
    );
\repeat_counter[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \repeat_counter[0]_i_10_n_0\,
      I1 => repeat_counter_reg(14),
      O => \repeat_counter[12]_i_3_n_0\
    );
\repeat_counter[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \repeat_counter[0]_i_10_n_0\,
      I1 => repeat_counter_reg(13),
      O => \repeat_counter[12]_i_4_n_0\
    );
\repeat_counter[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \repeat_counter[0]_i_10_n_0\,
      I1 => repeat_counter_reg(12),
      O => \repeat_counter[12]_i_5_n_0\
    );
\repeat_counter[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \repeat_counter[0]_i_10_n_0\,
      I1 => repeat_counter_reg(19),
      O => \repeat_counter[16]_i_2_n_0\
    );
\repeat_counter[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \repeat_counter[0]_i_10_n_0\,
      I1 => repeat_counter_reg(18),
      O => \repeat_counter[16]_i_3_n_0\
    );
\repeat_counter[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \repeat_counter[0]_i_10_n_0\,
      I1 => repeat_counter_reg(17),
      O => \repeat_counter[16]_i_4_n_0\
    );
\repeat_counter[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \repeat_counter[0]_i_10_n_0\,
      I1 => repeat_counter_reg(16),
      O => \repeat_counter[16]_i_5_n_0\
    );
\repeat_counter[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \repeat_counter[0]_i_10_n_0\,
      I1 => repeat_counter_reg(20),
      O => \repeat_counter[20]_i_2_n_0\
    );
\repeat_counter[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \repeat_counter[0]_i_10_n_0\,
      I1 => repeat_counter_reg(7),
      O => \repeat_counter[4]_i_2_n_0\
    );
\repeat_counter[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \repeat_counter[0]_i_10_n_0\,
      I1 => repeat_counter_reg(6),
      O => \repeat_counter[4]_i_3_n_0\
    );
\repeat_counter[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \repeat_counter[0]_i_10_n_0\,
      I1 => repeat_counter_reg(5),
      O => \repeat_counter[4]_i_4_n_0\
    );
\repeat_counter[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \repeat_counter[0]_i_10_n_0\,
      I1 => repeat_counter_reg(4),
      O => \repeat_counter[4]_i_5_n_0\
    );
\repeat_counter[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \repeat_counter[0]_i_10_n_0\,
      I1 => repeat_counter_reg(11),
      O => \repeat_counter[8]_i_2_n_0\
    );
\repeat_counter[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \repeat_counter[0]_i_10_n_0\,
      I1 => repeat_counter_reg(10),
      O => \repeat_counter[8]_i_3_n_0\
    );
\repeat_counter[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \repeat_counter[0]_i_10_n_0\,
      I1 => repeat_counter_reg(9),
      O => \repeat_counter[8]_i_4_n_0\
    );
\repeat_counter[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \repeat_counter[0]_i_10_n_0\,
      I1 => repeat_counter_reg(8),
      O => \repeat_counter[8]_i_5_n_0\
    );
\repeat_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \repeat_counter[0]_i_1_n_0\,
      D => \repeat_counter_reg[0]_i_2_n_7\,
      Q => repeat_counter_reg(0),
      R => '0'
    );
\repeat_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \repeat_counter_reg[0]_i_2_n_0\,
      CO(2 downto 0) => \NLW_repeat_counter_reg[0]_i_2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \repeat_counter[0]_i_4_n_0\,
      O(3) => \repeat_counter_reg[0]_i_2_n_4\,
      O(2) => \repeat_counter_reg[0]_i_2_n_5\,
      O(1) => \repeat_counter_reg[0]_i_2_n_6\,
      O(0) => \repeat_counter_reg[0]_i_2_n_7\,
      S(3) => \repeat_counter[0]_i_5_n_0\,
      S(2) => \repeat_counter[0]_i_6_n_0\,
      S(1) => \repeat_counter[0]_i_7_n_0\,
      S(0) => \repeat_counter[0]_i_8_n_0\
    );
\repeat_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \repeat_counter[0]_i_1_n_0\,
      D => \repeat_counter_reg[8]_i_1_n_5\,
      Q => repeat_counter_reg(10),
      R => '0'
    );
\repeat_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \repeat_counter[0]_i_1_n_0\,
      D => \repeat_counter_reg[8]_i_1_n_4\,
      Q => repeat_counter_reg(11),
      R => '0'
    );
\repeat_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \repeat_counter[0]_i_1_n_0\,
      D => \repeat_counter_reg[12]_i_1_n_7\,
      Q => repeat_counter_reg(12),
      R => '0'
    );
\repeat_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \repeat_counter_reg[8]_i_1_n_0\,
      CO(3) => \repeat_counter_reg[12]_i_1_n_0\,
      CO(2 downto 0) => \NLW_repeat_counter_reg[12]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \repeat_counter_reg[12]_i_1_n_4\,
      O(2) => \repeat_counter_reg[12]_i_1_n_5\,
      O(1) => \repeat_counter_reg[12]_i_1_n_6\,
      O(0) => \repeat_counter_reg[12]_i_1_n_7\,
      S(3) => \repeat_counter[12]_i_2_n_0\,
      S(2) => \repeat_counter[12]_i_3_n_0\,
      S(1) => \repeat_counter[12]_i_4_n_0\,
      S(0) => \repeat_counter[12]_i_5_n_0\
    );
\repeat_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \repeat_counter[0]_i_1_n_0\,
      D => \repeat_counter_reg[12]_i_1_n_6\,
      Q => repeat_counter_reg(13),
      R => '0'
    );
\repeat_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \repeat_counter[0]_i_1_n_0\,
      D => \repeat_counter_reg[12]_i_1_n_5\,
      Q => repeat_counter_reg(14),
      R => '0'
    );
\repeat_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \repeat_counter[0]_i_1_n_0\,
      D => \repeat_counter_reg[12]_i_1_n_4\,
      Q => repeat_counter_reg(15),
      R => '0'
    );
\repeat_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \repeat_counter[0]_i_1_n_0\,
      D => \repeat_counter_reg[16]_i_1_n_7\,
      Q => repeat_counter_reg(16),
      R => '0'
    );
\repeat_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \repeat_counter_reg[12]_i_1_n_0\,
      CO(3) => \repeat_counter_reg[16]_i_1_n_0\,
      CO(2 downto 0) => \NLW_repeat_counter_reg[16]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \repeat_counter_reg[16]_i_1_n_4\,
      O(2) => \repeat_counter_reg[16]_i_1_n_5\,
      O(1) => \repeat_counter_reg[16]_i_1_n_6\,
      O(0) => \repeat_counter_reg[16]_i_1_n_7\,
      S(3) => \repeat_counter[16]_i_2_n_0\,
      S(2) => \repeat_counter[16]_i_3_n_0\,
      S(1) => \repeat_counter[16]_i_4_n_0\,
      S(0) => \repeat_counter[16]_i_5_n_0\
    );
\repeat_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \repeat_counter[0]_i_1_n_0\,
      D => \repeat_counter_reg[16]_i_1_n_6\,
      Q => repeat_counter_reg(17),
      R => '0'
    );
\repeat_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \repeat_counter[0]_i_1_n_0\,
      D => \repeat_counter_reg[16]_i_1_n_5\,
      Q => repeat_counter_reg(18),
      R => '0'
    );
\repeat_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \repeat_counter[0]_i_1_n_0\,
      D => \repeat_counter_reg[16]_i_1_n_4\,
      Q => repeat_counter_reg(19),
      R => '0'
    );
\repeat_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \repeat_counter[0]_i_1_n_0\,
      D => \repeat_counter_reg[0]_i_2_n_6\,
      Q => repeat_counter_reg(1),
      R => '0'
    );
\repeat_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \repeat_counter[0]_i_1_n_0\,
      D => \repeat_counter_reg[20]_i_1_n_7\,
      Q => repeat_counter_reg(20),
      R => '0'
    );
\repeat_counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \repeat_counter_reg[16]_i_1_n_0\,
      CO(3 downto 0) => \NLW_repeat_counter_reg[20]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_repeat_counter_reg[20]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \repeat_counter_reg[20]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \repeat_counter[20]_i_2_n_0\
    );
\repeat_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \repeat_counter[0]_i_1_n_0\,
      D => \repeat_counter_reg[0]_i_2_n_5\,
      Q => repeat_counter_reg(2),
      R => '0'
    );
\repeat_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \repeat_counter[0]_i_1_n_0\,
      D => \repeat_counter_reg[0]_i_2_n_4\,
      Q => repeat_counter_reg(3),
      R => '0'
    );
\repeat_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \repeat_counter[0]_i_1_n_0\,
      D => \repeat_counter_reg[4]_i_1_n_7\,
      Q => repeat_counter_reg(4),
      R => '0'
    );
\repeat_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \repeat_counter_reg[0]_i_2_n_0\,
      CO(3) => \repeat_counter_reg[4]_i_1_n_0\,
      CO(2 downto 0) => \NLW_repeat_counter_reg[4]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \repeat_counter_reg[4]_i_1_n_4\,
      O(2) => \repeat_counter_reg[4]_i_1_n_5\,
      O(1) => \repeat_counter_reg[4]_i_1_n_6\,
      O(0) => \repeat_counter_reg[4]_i_1_n_7\,
      S(3) => \repeat_counter[4]_i_2_n_0\,
      S(2) => \repeat_counter[4]_i_3_n_0\,
      S(1) => \repeat_counter[4]_i_4_n_0\,
      S(0) => \repeat_counter[4]_i_5_n_0\
    );
\repeat_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \repeat_counter[0]_i_1_n_0\,
      D => \repeat_counter_reg[4]_i_1_n_6\,
      Q => repeat_counter_reg(5),
      R => '0'
    );
\repeat_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \repeat_counter[0]_i_1_n_0\,
      D => \repeat_counter_reg[4]_i_1_n_5\,
      Q => repeat_counter_reg(6),
      R => '0'
    );
\repeat_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \repeat_counter[0]_i_1_n_0\,
      D => \repeat_counter_reg[4]_i_1_n_4\,
      Q => repeat_counter_reg(7),
      R => '0'
    );
\repeat_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \repeat_counter[0]_i_1_n_0\,
      D => \repeat_counter_reg[8]_i_1_n_7\,
      Q => repeat_counter_reg(8),
      R => '0'
    );
\repeat_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \repeat_counter_reg[4]_i_1_n_0\,
      CO(3) => \repeat_counter_reg[8]_i_1_n_0\,
      CO(2 downto 0) => \NLW_repeat_counter_reg[8]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \repeat_counter_reg[8]_i_1_n_4\,
      O(2) => \repeat_counter_reg[8]_i_1_n_5\,
      O(1) => \repeat_counter_reg[8]_i_1_n_6\,
      O(0) => \repeat_counter_reg[8]_i_1_n_7\,
      S(3) => \repeat_counter[8]_i_2_n_0\,
      S(2) => \repeat_counter[8]_i_3_n_0\,
      S(1) => \repeat_counter[8]_i_4_n_0\,
      S(0) => \repeat_counter[8]_i_5_n_0\
    );
\repeat_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => \repeat_counter[0]_i_1_n_0\,
      D => \repeat_counter_reg[8]_i_1_n_6\,
      Q => repeat_counter_reg(9),
      R => '0'
    );
shift_l_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => '1',
      D => ps2_keyboard_0_n_2,
      Q => shift_l,
      R => '0'
    );
shift_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => '1',
      D => ps2_keyboard_0_n_3,
      Q => shift_r,
      R => '0'
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => '1',
      D => ps2_keyboard_0_n_10,
      Q => state(0),
      R => '0'
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => '1',
      D => ps2_keyboard_0_n_9,
      Q => state(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FrameBuffer_blk_mem_gen_generic_cstr is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FrameBuffer_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end FrameBuffer_blk_mem_gen_generic_cstr;

architecture STRUCTURE of FrameBuffer_blk_mem_gen_generic_cstr is
  signal ram_doutb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
begin
\has_mux_b.B\: entity work.\FrameBuffer_blk_mem_gen_mux__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => ram_doutb(7 downto 0),
      DOBDO(7) => \ramloop[2].ram.r_n_0\,
      DOBDO(6) => \ramloop[2].ram.r_n_1\,
      DOBDO(5) => \ramloop[2].ram.r_n_2\,
      DOBDO(4) => \ramloop[2].ram.r_n_3\,
      DOBDO(3) => \ramloop[2].ram.r_n_4\,
      DOBDO(2) => \ramloop[2].ram.r_n_5\,
      DOBDO(1) => \ramloop[2].ram.r_n_6\,
      DOBDO(0) => \ramloop[2].ram.r_n_7\,
      addrb(2 downto 0) => addrb(13 downto 11),
      clkb => clkb,
      doutb(7 downto 0) => doutb(7 downto 0)
    );
\ramloop[0].ram.r\: entity work.FrameBuffer_blk_mem_gen_prim_width
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => ram_doutb(7 downto 0),
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\FrameBuffer_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[1].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[1].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[1].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[1].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[1].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[1].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[1].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[1].ram.r_n_7\,
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\FrameBuffer_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOBDO(7) => \ramloop[2].ram.r_n_0\,
      DOBDO(6) => \ramloop[2].ram.r_n_1\,
      DOBDO(5) => \ramloop[2].ram.r_n_2\,
      DOBDO(4) => \ramloop[2].ram.r_n_3\,
      DOBDO(3) => \ramloop[2].ram.r_n_4\,
      DOBDO(2) => \ramloop[2].ram.r_n_5\,
      DOBDO(1) => \ramloop[2].ram.r_n_6\,
      DOBDO(0) => \ramloop[2].ram.r_n_7\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FrameBuffer_blk_mem_gen_top is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FrameBuffer_blk_mem_gen_top : entity is "blk_mem_gen_top";
end FrameBuffer_blk_mem_gen_top;

architecture STRUCTURE of FrameBuffer_blk_mem_gen_top is
begin
\valid.cstr\: entity work.FrameBuffer_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FrameBuffer_blk_mem_gen_v8_3_1_synth is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FrameBuffer_blk_mem_gen_v8_3_1_synth : entity is "blk_mem_gen_v8_3_1_synth";
end FrameBuffer_blk_mem_gen_v8_3_1_synth;

architecture STRUCTURE of FrameBuffer_blk_mem_gen_v8_3_1_synth is
begin
\gnativebmg.native_blk_mem_gen\: entity work.FrameBuffer_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FrameBuffer_blk_mem_gen_v8_3_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 8;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of FrameBuffer_blk_mem_gen_v8_3_1 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of FrameBuffer_blk_mem_gen_v8_3_1 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of FrameBuffer_blk_mem_gen_v8_3_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of FrameBuffer_blk_mem_gen_v8_3_1 : entity is "20";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of FrameBuffer_blk_mem_gen_v8_3_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of FrameBuffer_blk_mem_gen_v8_3_1 : entity is "Estimated Power for IP     :     4.58651 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of FrameBuffer_blk_mem_gen_v8_3_1 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of FrameBuffer_blk_mem_gen_v8_3_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of FrameBuffer_blk_mem_gen_v8_3_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of FrameBuffer_blk_mem_gen_v8_3_1 : entity is "FrameBuffer.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of FrameBuffer_blk_mem_gen_v8_3_1 : entity is "FrameBuffer.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 10240;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 10240;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of FrameBuffer_blk_mem_gen_v8_3_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of FrameBuffer_blk_mem_gen_v8_3_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of FrameBuffer_blk_mem_gen_v8_3_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 1;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 1;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 10240;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 10240;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of FrameBuffer_blk_mem_gen_v8_3_1 : entity is "READ_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of FrameBuffer_blk_mem_gen_v8_3_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of FrameBuffer_blk_mem_gen_v8_3_1 : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of FrameBuffer_blk_mem_gen_v8_3_1 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FrameBuffer_blk_mem_gen_v8_3_1 : entity is "blk_mem_gen_v8_3_1";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of FrameBuffer_blk_mem_gen_v8_3_1 : entity is "yes";
end FrameBuffer_blk_mem_gen_v8_3_1;

architecture STRUCTURE of FrameBuffer_blk_mem_gen_v8_3_1 is
begin
  dbiterr <= 'Z';
  rsta_busy <= 'Z';
  rstb_busy <= 'Z';
  s_axi_arready <= 'Z';
  s_axi_awready <= 'Z';
  s_axi_bvalid <= 'Z';
  s_axi_dbiterr <= 'Z';
  s_axi_rlast <= 'Z';
  s_axi_rvalid <= 'Z';
  s_axi_sbiterr <= 'Z';
  s_axi_wready <= 'Z';
  sbiterr <= 'Z';
  douta(0) <= 'Z';
  douta(1) <= 'Z';
  douta(2) <= 'Z';
  douta(3) <= 'Z';
  douta(4) <= 'Z';
  douta(5) <= 'Z';
  douta(6) <= 'Z';
  douta(7) <= 'Z';
  rdaddrecc(0) <= 'Z';
  rdaddrecc(1) <= 'Z';
  rdaddrecc(2) <= 'Z';
  rdaddrecc(3) <= 'Z';
  rdaddrecc(4) <= 'Z';
  rdaddrecc(5) <= 'Z';
  rdaddrecc(6) <= 'Z';
  rdaddrecc(7) <= 'Z';
  rdaddrecc(8) <= 'Z';
  rdaddrecc(9) <= 'Z';
  rdaddrecc(10) <= 'Z';
  rdaddrecc(11) <= 'Z';
  rdaddrecc(12) <= 'Z';
  rdaddrecc(13) <= 'Z';
  s_axi_bid(0) <= 'Z';
  s_axi_bid(1) <= 'Z';
  s_axi_bid(2) <= 'Z';
  s_axi_bid(3) <= 'Z';
  s_axi_bresp(0) <= 'Z';
  s_axi_bresp(1) <= 'Z';
  s_axi_rdaddrecc(0) <= 'Z';
  s_axi_rdaddrecc(1) <= 'Z';
  s_axi_rdaddrecc(2) <= 'Z';
  s_axi_rdaddrecc(3) <= 'Z';
  s_axi_rdaddrecc(4) <= 'Z';
  s_axi_rdaddrecc(5) <= 'Z';
  s_axi_rdaddrecc(6) <= 'Z';
  s_axi_rdaddrecc(7) <= 'Z';
  s_axi_rdaddrecc(8) <= 'Z';
  s_axi_rdaddrecc(9) <= 'Z';
  s_axi_rdaddrecc(10) <= 'Z';
  s_axi_rdaddrecc(11) <= 'Z';
  s_axi_rdaddrecc(12) <= 'Z';
  s_axi_rdaddrecc(13) <= 'Z';
  s_axi_rdata(0) <= 'Z';
  s_axi_rdata(1) <= 'Z';
  s_axi_rdata(2) <= 'Z';
  s_axi_rdata(3) <= 'Z';
  s_axi_rdata(4) <= 'Z';
  s_axi_rdata(5) <= 'Z';
  s_axi_rdata(6) <= 'Z';
  s_axi_rdata(7) <= 'Z';
  s_axi_rid(0) <= 'Z';
  s_axi_rid(1) <= 'Z';
  s_axi_rid(2) <= 'Z';
  s_axi_rid(3) <= 'Z';
  s_axi_rresp(0) <= 'Z';
  s_axi_rresp(1) <= 'Z';
inst_blk_mem_gen: entity work.FrameBuffer_blk_mem_gen_v8_3_1_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FrameBuffer is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of FrameBuffer : entity is "FrameBuffer,blk_mem_gen_v8_3_1,{}";
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of FrameBuffer : entity is "FrameBuffer,blk_mem_gen_v8_3_1,{x_ipProduct=Vivado 2015.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=blk_mem_gen,x_ipVersion=8.3,x_ipCoreRevision=1,x_ipLanguage=VHDL,x_ipSimLanguage=MIXED,C_FAMILY=artix7,C_XDEVICEFAMILY=artix7,C_ELABORATION_DIR=./,C_INTERFACE_TYPE=0,C_AXI_TYPE=1,C_AXI_SLAVE_TYPE=0,C_USE_BRAM_BLOCK=0,C_ENABLE_32BIT_ADDRESS=0,C_CTRL_ECC_ALGO=NONE,C_HAS_AXI_ID=0,C_AXI_ID_WIDTH=4,C_MEM_TYPE=1,C_BYTE_SIZE=8,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME=FrameBuffer.mif,C_INIT_FILE=FrameBuffer.mem,C_USE_DEFAULT_DATA=1,C_DEFAULT_DATA=20,C_HAS_RSTA=0,C_RST_PRIORITY_A=CE,C_RSTRAM_A=0,C_INITA_VAL=0,C_HAS_ENA=0,C_HAS_REGCEA=0,C_USE_BYTE_WEA=1,C_WEA_WIDTH=1,C_WRITE_MODE_A=READ_FIRST,C_WRITE_WIDTH_A=8,C_READ_WIDTH_A=8,C_WRITE_DEPTH_A=10240,C_READ_DEPTH_A=10240,C_ADDRA_WIDTH=14,C_HAS_RSTB=0,C_RST_PRIORITY_B=CE,C_RSTRAM_B=0,C_INITB_VAL=0,C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=1,C_WEB_WIDTH=1,C_WRITE_MODE_B=WRITE_FIRST,C_WRITE_WIDTH_B=8,C_READ_WIDTH_B=8,C_WRITE_DEPTH_B=10240,C_READ_DEPTH_B=10240,C_ADDRB_WIDTH=14,C_HAS_MEM_OUTPUT_REGS_A=0,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_EN_ECC_PIPE=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK=ALL,C_COMMON_CLK=0,C_DISABLE_WARN_BHV_COLL=0,C_EN_SLEEP_PIN=0,C_USE_URAM=0,C_EN_RDADDRA_CHG=0,C_EN_RDADDRB_CHG=0,C_EN_DEEPSLEEP_PIN=0,C_EN_SHUTDOWN_PIN=0,C_EN_SAFETY_CKT=0,C_DISABLE_WARN_BHV_RANGE=0,C_COUNT_36K_BRAM=2,C_COUNT_18K_BRAM=1,C_EST_POWER_SUMMARY=Estimated Power for IP     _     4.58651 mW}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of FrameBuffer : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of FrameBuffer : entity is "blk_mem_gen_v8_3_1,Vivado 2015.4";
end FrameBuffer;

architecture STRUCTURE of FrameBuffer is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_deepsleep_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_eccpipece_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ena_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_enb_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_injectdbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_injectsbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_regcea_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_regceb_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_aclk_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_aresetn_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_injectdbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_injectsbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_shutdown_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sleep_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dinb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_s_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_web_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 8;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "20";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.58651 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "FrameBuffer.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "FrameBuffer.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 10240;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 10240;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 1;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 1;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 10240;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 10240;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "READ_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of U0 : label is std.standard.true;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.FrameBuffer_blk_mem_gen_v8_3_1
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => NLW_U0_deepsleep_UNCONNECTED,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => NLW_U0_dinb_UNCONNECTED(7 downto 0),
      douta(7 downto 0) => NLW_U0_douta_UNCONNECTED(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      eccpipece => NLW_U0_eccpipece_UNCONNECTED,
      ena => NLW_U0_ena_UNCONNECTED,
      enb => NLW_U0_enb_UNCONNECTED,
      injectdbiterr => NLW_U0_injectdbiterr_UNCONNECTED,
      injectsbiterr => NLW_U0_injectsbiterr_UNCONNECTED,
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => NLW_U0_regcea_UNCONNECTED,
      regceb => NLW_U0_regceb_UNCONNECTED,
      rsta => NLW_U0_rsta_UNCONNECTED,
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => NLW_U0_rstb_UNCONNECTED,
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => NLW_U0_s_aclk_UNCONNECTED,
      s_aresetn => NLW_U0_s_aresetn_UNCONNECTED,
      s_axi_araddr(31 downto 0) => NLW_U0_s_axi_araddr_UNCONNECTED(31 downto 0),
      s_axi_arburst(1 downto 0) => NLW_U0_s_axi_arburst_UNCONNECTED(1 downto 0),
      s_axi_arid(3 downto 0) => NLW_U0_s_axi_arid_UNCONNECTED(3 downto 0),
      s_axi_arlen(7 downto 0) => NLW_U0_s_axi_arlen_UNCONNECTED(7 downto 0),
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => NLW_U0_s_axi_arsize_UNCONNECTED(2 downto 0),
      s_axi_arvalid => NLW_U0_s_axi_arvalid_UNCONNECTED,
      s_axi_awaddr(31 downto 0) => NLW_U0_s_axi_awaddr_UNCONNECTED(31 downto 0),
      s_axi_awburst(1 downto 0) => NLW_U0_s_axi_awburst_UNCONNECTED(1 downto 0),
      s_axi_awid(3 downto 0) => NLW_U0_s_axi_awid_UNCONNECTED(3 downto 0),
      s_axi_awlen(7 downto 0) => NLW_U0_s_axi_awlen_UNCONNECTED(7 downto 0),
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => NLW_U0_s_axi_awsize_UNCONNECTED(2 downto 0),
      s_axi_awvalid => NLW_U0_s_axi_awvalid_UNCONNECTED,
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => NLW_U0_s_axi_bready_UNCONNECTED,
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => NLW_U0_s_axi_injectdbiterr_UNCONNECTED,
      s_axi_injectsbiterr => NLW_U0_s_axi_injectsbiterr_UNCONNECTED,
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => NLW_U0_s_axi_rready_UNCONNECTED,
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => NLW_U0_s_axi_wdata_UNCONNECTED(7 downto 0),
      s_axi_wlast => NLW_U0_s_axi_wlast_UNCONNECTED,
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => NLW_U0_s_axi_wstrb_UNCONNECTED(0),
      s_axi_wvalid => NLW_U0_s_axi_wvalid_UNCONNECTED,
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => NLW_U0_shutdown_UNCONNECTED,
      sleep => NLW_U0_sleep_UNCONNECTED,
      wea(0) => wea(0),
      web(0) => NLW_U0_web_UNCONNECTED(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top is
  port (
    vgaRed : out STD_LOGIC_VECTOR ( 3 downto 0 );
    vgaGreen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    vgaBlue : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Hsync : out STD_LOGIC;
    Vsync : out STD_LOGIC;
    led : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sw : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    btnC : in STD_LOGIC;
    btnU : in STD_LOGIC;
    btnL : in STD_LOGIC;
    btnR : in STD_LOGIC;
    btnD : in STD_LOGIC;
    PS2Clk : in STD_LOGIC;
    PS2Data : in STD_LOGIC;
    RsRx : inout STD_LOGIC;
    RsTx : inout STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of top : entity is true;
  attribute ECO_CHECKSUM : string;
  attribute ECO_CHECKSUM of top : entity is "d678d57b";
  attribute POWER_OPT_BRAM_CDC : integer;
  attribute POWER_OPT_BRAM_CDC of top : entity is 0;
  attribute POWER_OPT_BRAM_SR_ADDR : integer;
  attribute POWER_OPT_BRAM_SR_ADDR of top : entity is 0;
  attribute POWER_OPT_LOOPED_NET_PERCENTAGE : integer;
  attribute POWER_OPT_LOOPED_NET_PERCENTAGE of top : entity is 0;
end top;

architecture STRUCTURE of top is
  signal Hsync_OBUF : STD_LOGIC;
  signal PS2Clk_IBUF : STD_LOGIC;
  signal PS2Data_IBUF : STD_LOGIC;
  signal Vsync_OBUF : STD_LOGIC;
  signal addra : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal btnC_IBUF : STD_LOGIC;
  signal btnD_IBUF : STD_LOGIC;
  signal btnL_IBUF : STD_LOGIC;
  signal btnR_IBUF : STD_LOGIC;
  signal btnU_IBUF : STD_LOGIC;
  signal clk108M : STD_LOGIC;
  signal clk10M : STD_LOGIC;
  signal clk_1_i_1_n_0 : STD_LOGIC;
  signal clk_1_i_2_n_0 : STD_LOGIC;
  signal clk_1_i_3_n_0 : STD_LOGIC;
  signal clk_1_i_4_n_0 : STD_LOGIC;
  signal clk_1_i_5_n_0 : STD_LOGIC;
  signal clk_1_reg_n_0 : STD_LOGIC;
  signal clk_BUFG : STD_LOGIC;
  signal clk_IBUF : STD_LOGIC;
  signal \counter[0]__0_i_1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter[10]_i_1_n_0\ : STD_LOGIC;
  signal \counter[13]_i_2_n_0\ : STD_LOGIC;
  signal \counter[13]_i_3_n_0\ : STD_LOGIC;
  signal \counter[13]_i_4_n_0\ : STD_LOGIC;
  signal \counter[13]_i_6_n_0\ : STD_LOGIC;
  signal \counter[13]_i_7_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \counter[22]_i_10_n_0\ : STD_LOGIC;
  signal \counter[22]_i_11_n_0\ : STD_LOGIC;
  signal \counter[22]_i_12_n_0\ : STD_LOGIC;
  signal \counter[22]_i_13_n_0\ : STD_LOGIC;
  signal \counter[22]_i_14_n_0\ : STD_LOGIC;
  signal \counter[22]_i_15_n_0\ : STD_LOGIC;
  signal \counter[22]_i_16_n_0\ : STD_LOGIC;
  signal \counter[22]_i_17_n_0\ : STD_LOGIC;
  signal \counter[22]_i_18_n_0\ : STD_LOGIC;
  signal \counter[22]_i_19_n_0\ : STD_LOGIC;
  signal \counter[22]_i_1_n_0\ : STD_LOGIC;
  signal \counter[22]_i_20_n_0\ : STD_LOGIC;
  signal \counter[22]_i_21_n_0\ : STD_LOGIC;
  signal \counter[22]_i_22_n_0\ : STD_LOGIC;
  signal \counter[22]_i_7_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1_n_0\ : STD_LOGIC;
  signal \counter[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter[9]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[0]__0_n_0\ : STD_LOGIC;
  signal \counter_reg[10]__0_n_0\ : STD_LOGIC;
  signal \counter_reg[11]__0_n_0\ : STD_LOGIC;
  signal \counter_reg[12]__0_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[12]__0_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[12]__0_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[12]__0_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[12]__0_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[12]__0_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \counter_reg[13]__0_n_0\ : STD_LOGIC;
  signal \counter_reg[13]_i_5_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[1]__0_n_0\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[22]_i_2_n_6\ : STD_LOGIC;
  signal \counter_reg[22]_i_2_n_7\ : STD_LOGIC;
  signal \counter_reg[22]_i_3_n_3\ : STD_LOGIC;
  signal \counter_reg[22]_i_6_n_0\ : STD_LOGIC;
  signal \counter_reg[22]_i_9_n_0\ : STD_LOGIC;
  signal \counter_reg[2]__0_n_0\ : STD_LOGIC;
  signal \counter_reg[3]__0_n_0\ : STD_LOGIC;
  signal \counter_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[4]__0_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[4]__0_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[4]__0_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[4]__0_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[4]__0_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[4]__0_n_0\ : STD_LOGIC;
  signal \counter_reg[5]__0_n_0\ : STD_LOGIC;
  signal \counter_reg[6]__0_n_0\ : STD_LOGIC;
  signal \counter_reg[7]__0_n_0\ : STD_LOGIC;
  signal \counter_reg[8]__0_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[8]__0_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[8]__0_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[8]__0_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[8]__0_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[8]__0_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \counter_reg[9]__0_n_0\ : STD_LOGIC;
  signal \counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \counter_reg_n_0_[9]\ : STD_LOGIC;
  signal current_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dina : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal doutb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fbOutAddr : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal fb_in_addr0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \fb_in_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \fb_in_addr[10]_i_1_n_0\ : STD_LOGIC;
  signal \fb_in_addr[11]_i_1_n_0\ : STD_LOGIC;
  signal \fb_in_addr[11]_i_3_n_0\ : STD_LOGIC;
  signal \fb_in_addr[11]_i_4_n_0\ : STD_LOGIC;
  signal \fb_in_addr[11]_i_5_n_0\ : STD_LOGIC;
  signal \fb_in_addr[11]_i_6_n_0\ : STD_LOGIC;
  signal \fb_in_addr[11]_i_7_n_0\ : STD_LOGIC;
  signal \fb_in_addr[11]_i_8_n_0\ : STD_LOGIC;
  signal \fb_in_addr[11]_i_9_n_0\ : STD_LOGIC;
  signal \fb_in_addr[12]_i_1_n_0\ : STD_LOGIC;
  signal \fb_in_addr[13]_i_1_n_0\ : STD_LOGIC;
  signal \fb_in_addr[13]_i_3_n_0\ : STD_LOGIC;
  signal \fb_in_addr[13]_i_4_n_0\ : STD_LOGIC;
  signal \fb_in_addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \fb_in_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \fb_in_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \fb_in_addr[3]_i_3_n_0\ : STD_LOGIC;
  signal \fb_in_addr[3]_i_4_n_0\ : STD_LOGIC;
  signal \fb_in_addr[3]_i_5_n_0\ : STD_LOGIC;
  signal \fb_in_addr[3]_i_6_n_0\ : STD_LOGIC;
  signal \fb_in_addr[3]_i_7_n_0\ : STD_LOGIC;
  signal \fb_in_addr[4]_i_1_n_0\ : STD_LOGIC;
  signal \fb_in_addr[5]_i_1_n_0\ : STD_LOGIC;
  signal \fb_in_addr[6]_i_1_n_0\ : STD_LOGIC;
  signal \fb_in_addr[7]_i_1_n_0\ : STD_LOGIC;
  signal \fb_in_addr[7]_i_3_n_0\ : STD_LOGIC;
  signal \fb_in_addr[7]_i_4_n_0\ : STD_LOGIC;
  signal \fb_in_addr[7]_i_5_n_0\ : STD_LOGIC;
  signal \fb_in_addr[7]_i_6_n_0\ : STD_LOGIC;
  signal \fb_in_addr[7]_i_7_n_0\ : STD_LOGIC;
  signal \fb_in_addr[7]_i_8_n_0\ : STD_LOGIC;
  signal \fb_in_addr[8]_i_1_n_0\ : STD_LOGIC;
  signal \fb_in_addr[9]_i_1_n_0\ : STD_LOGIC;
  signal \fb_in_addr_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \fb_in_addr_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \fb_in_addr_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal fb_in_dat : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \g0_b0__0_n_0\ : STD_LOGIC;
  signal \g0_b1__0_n_0\ : STD_LOGIC;
  signal \g0_b2__0_n_0\ : STD_LOGIC;
  signal \g0_b3__0_n_0\ : STD_LOGIC;
  signal \g0_b4__0_n_0\ : STD_LOGIC;
  signal \g0_b5__0_n_0\ : STD_LOGIC;
  signal \g0_b6__0_i_1_n_0\ : STD_LOGIC;
  signal \g0_b6__0_i_2_n_0\ : STD_LOGIC;
  signal \g0_b6__0_i_3_n_0\ : STD_LOGIC;
  signal \g0_b6__0_i_4_n_0\ : STD_LOGIC;
  signal \g0_b6__0_i_5_n_0\ : STD_LOGIC;
  signal \g0_b6__0_i_6_n_0\ : STD_LOGIC;
  signal \g0_b6__0_i_7_n_0\ : STD_LOGIC;
  signal \g0_b6__0_n_0\ : STD_LOGIC;
  signal keyboard0_n_0 : STD_LOGIC;
  signal keyboard0_n_1 : STD_LOGIC;
  signal keyboard0_n_10 : STD_LOGIC;
  signal keyboard0_n_2 : STD_LOGIC;
  signal next_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_s[1]_i_2_n_0\ : STD_LOGIC;
  signal \sw[0]\ : STD_LOGIC;
  signal \sw[0]_IBUF\ : STD_LOGIC;
  signal \sw[10]\ : STD_LOGIC;
  signal \sw[10]_IBUF\ : STD_LOGIC;
  signal \sw[11]\ : STD_LOGIC;
  signal \sw[11]_IBUF\ : STD_LOGIC;
  signal \sw[12]\ : STD_LOGIC;
  signal \sw[12]_IBUF\ : STD_LOGIC;
  signal \sw[13]\ : STD_LOGIC;
  signal \sw[13]_IBUF\ : STD_LOGIC;
  signal \sw[14]\ : STD_LOGIC;
  signal \sw[14]_IBUF\ : STD_LOGIC;
  signal \sw[15]\ : STD_LOGIC;
  signal \sw[15]_IBUF\ : STD_LOGIC;
  signal \sw[1]\ : STD_LOGIC;
  signal \sw[1]_IBUF\ : STD_LOGIC;
  signal \sw[2]\ : STD_LOGIC;
  signal \sw[2]_IBUF\ : STD_LOGIC;
  signal \sw[3]\ : STD_LOGIC;
  signal \sw[3]_IBUF\ : STD_LOGIC;
  signal \sw[4]\ : STD_LOGIC;
  signal \sw[4]_IBUF\ : STD_LOGIC;
  signal \sw[5]\ : STD_LOGIC;
  signal \sw[5]_IBUF\ : STD_LOGIC;
  signal \sw[6]\ : STD_LOGIC;
  signal \sw[6]_IBUF\ : STD_LOGIC;
  signal \sw[7]\ : STD_LOGIC;
  signal \sw[7]_IBUF\ : STD_LOGIC;
  signal \sw[8]\ : STD_LOGIC;
  signal \sw[8]_IBUF\ : STD_LOGIC;
  signal \sw[9]\ : STD_LOGIC;
  signal \sw[9]_IBUF\ : STD_LOGIC;
  signal vgaBlue_OBUF : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \PS2Clk^Mid\ : STD_LOGIC;
  signal \PS2Data^Mid\ : STD_LOGIC;
  signal \NLW_counter_reg[12]__0_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_counter_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_counter_reg[13]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[13]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_counter_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_counter_reg[22]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[22]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_reg[22]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_counter_reg[22]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[22]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_counter_reg[22]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[22]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_counter_reg[22]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[3]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_counter_reg[4]__0_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_counter_reg[8]__0_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_counter_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_fb_in_addr_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_fb_in_addr_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_fb_in_addr_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_fb_in_addr_reg[3]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_fb_in_addr_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute OPT_INSERTED : boolean;
  attribute OPT_INSERTED of btnC_IBUF_inst : label is std.standard.true;
  attribute OPT_INSERTED of btnD_IBUF_inst : label is std.standard.true;
  attribute OPT_INSERTED of btnL_IBUF_inst : label is std.standard.true;
  attribute OPT_INSERTED of btnR_IBUF_inst : label is std.standard.true;
  attribute OPT_INSERTED of btnU_IBUF_inst : label is std.standard.true;
  attribute OPT_INSERTED of clk_IBUF_inst : label is std.standard.true;
  attribute syn_black_box : string;
  attribute syn_black_box of clock0 : label is "TRUE";
  attribute syn_black_box of frameBuffer0 : label is "TRUE";
  attribute x_core_info : string;
  attribute x_core_info of frameBuffer0 : label is "blk_mem_gen_v8_3_1,Vivado 2015.4";
  attribute OPT_INSERTED of \sw[0]_IBUF_inst\ : label is std.standard.true;
  attribute OPT_INSERTED of \sw[10]_IBUF_inst\ : label is std.standard.true;
  attribute OPT_INSERTED of \sw[11]_IBUF_inst\ : label is std.standard.true;
  attribute OPT_INSERTED of \sw[12]_IBUF_inst\ : label is std.standard.true;
  attribute OPT_INSERTED of \sw[13]_IBUF_inst\ : label is std.standard.true;
  attribute OPT_INSERTED of \sw[14]_IBUF_inst\ : label is std.standard.true;
  attribute OPT_INSERTED of \sw[15]_IBUF_inst\ : label is std.standard.true;
  attribute OPT_INSERTED of \sw[1]_IBUF_inst\ : label is std.standard.true;
  attribute OPT_INSERTED of \sw[2]_IBUF_inst\ : label is std.standard.true;
  attribute OPT_INSERTED of \sw[3]_IBUF_inst\ : label is std.standard.true;
  attribute OPT_INSERTED of \sw[4]_IBUF_inst\ : label is std.standard.true;
  attribute OPT_INSERTED of \sw[5]_IBUF_inst\ : label is std.standard.true;
  attribute OPT_INSERTED of \sw[6]_IBUF_inst\ : label is std.standard.true;
  attribute OPT_INSERTED of \sw[7]_IBUF_inst\ : label is std.standard.true;
  attribute OPT_INSERTED of \sw[8]_IBUF_inst\ : label is std.standard.true;
  attribute OPT_INSERTED of \sw[9]_IBUF_inst\ : label is std.standard.true;
begin
  \PS2Clk^Mid\ <= PS2Clk;
  \PS2Data^Mid\ <= PS2Data;
  \sw[0]\ <= sw(0);
  \sw[10]\ <= sw(10);
  \sw[11]\ <= sw(11);
  \sw[12]\ <= sw(12);
  \sw[13]\ <= sw(13);
  \sw[14]\ <= sw(14);
  \sw[15]\ <= sw(15);
  \sw[1]\ <= sw(1);
  \sw[2]\ <= sw(2);
  \sw[3]\ <= sw(3);
  \sw[4]\ <= sw(4);
  \sw[5]\ <= sw(5);
  \sw[6]\ <= sw(6);
  \sw[7]\ <= sw(7);
  \sw[8]\ <= sw(8);
  \sw[9]\ <= sw(9);
\pullup_PS2Clk^Midinst\: unisim.vcomponents.PULLUP
    port map (
      O => \PS2Clk^Mid\
    );
\pullup_PS2Data^Midinst\: unisim.vcomponents.PULLUP
    port map (
      O => \PS2Data^Mid\
    );
  led(0) <= 'Z';
  led(1) <= 'Z';
  led(2) <= 'Z';
  led(3) <= 'Z';
  led(4) <= 'Z';
  led(5) <= 'Z';
  led(6) <= 'Z';
  led(7) <= 'Z';
  led(8) <= 'Z';
  led(9) <= 'Z';
  led(10) <= 'Z';
  led(11) <= 'Z';
  led(12) <= 'Z';
  led(13) <= 'Z';
  led(14) <= 'Z';
  led(15) <= 'Z';
Hsync_OBUF_inst: unisim.vcomponents.OBUF
     port map (
      I => Hsync_OBUF,
      O => Hsync
    );
PS2Clk_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => \PS2Clk^Mid\,
      O => PS2Clk_IBUF
    );
PS2Data_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => \PS2Data^Mid\,
      O => PS2Data_IBUF
    );
Vsync_OBUF_inst: unisim.vcomponents.OBUF
     port map (
      I => Vsync_OBUF,
      O => Vsync
    );
btnC_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => btnC,
      O => btnC_IBUF
    );
btnD_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => btnD,
      O => btnD_IBUF
    );
btnL_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => btnL,
      O => btnL_IBUF
    );
btnR_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => btnR,
      O => btnR_IBUF
    );
btnU_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => btnU,
      O => btnU_IBUF
    );
clk_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAD5555555"
    )
        port map (
      I0 => \counter_reg[22]_i_3_n_3\,
      I1 => clk_1_i_2_n_0,
      I2 => clk_1_i_3_n_0,
      I3 => clk_1_i_4_n_0,
      I4 => clk_1_i_5_n_0,
      I5 => clk_1_reg_n_0,
      O => clk_1_i_1_n_0
    );
clk_1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \counter_reg[16]_i_1_n_6\,
      I1 => \counter_reg[16]_i_1_n_5\,
      I2 => \counter_reg[12]__0_i_1_n_4\,
      I3 => \counter_reg[16]_i_1_n_7\,
      I4 => \counter_reg[20]_i_1_n_7\,
      I5 => \counter_reg[16]_i_1_n_4\,
      O => clk_1_i_2_n_0
    );
clk_1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \counter_reg[20]_i_1_n_4\,
      I1 => \counter_reg[22]_i_2_n_7\,
      I2 => \counter_reg[20]_i_1_n_6\,
      I3 => \counter_reg[20]_i_1_n_5\,
      I4 => \counter_reg[22]_i_2_n_6\,
      I5 => \counter_reg[0]__0_n_0\,
      O => clk_1_i_3_n_0
    );
clk_1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \counter_reg[8]__0_i_1_n_4\,
      I1 => \counter_reg[12]__0_i_1_n_7\,
      I2 => \counter_reg[8]__0_i_1_n_6\,
      I3 => \counter_reg[8]__0_i_1_n_5\,
      I4 => \counter_reg[12]__0_i_1_n_5\,
      I5 => \counter_reg[12]__0_i_1_n_6\,
      O => clk_1_i_4_n_0
    );
clk_1_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \counter_reg[4]__0_i_1_n_7\,
      I1 => \counter_reg[4]__0_i_1_n_6\,
      I2 => \counter_reg[4]__0_i_1_n_5\,
      I3 => \counter_reg[8]__0_i_1_n_7\,
      I4 => \counter_reg[4]__0_i_1_n_4\,
      O => clk_1_i_5_n_0
    );
clk_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk10M,
      CE => '1',
      D => clk_1_i_1_n_0,
      Q => clk_1_reg_n_0,
      R => '0'
    );
clk_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => clk_IBUF,
      O => clk_BUFG
    );
clk_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => clk,
      O => clk_IBUF
    );
clock0: entity work.ClockDivider
     port map (
      clk108M => clk108M,
      clk10M => clk10M,
      clkIn => clk_BUFG
    );
\counter[0]__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg[0]__0_n_0\,
      O => \counter[0]__0_i_1_n_0\
    );
\counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      O => \counter[0]_i_1_n_0\
    );
\counter[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF01FF0FFF01"
    )
        port map (
      I0 => \counter[13]_i_3_n_0\,
      I1 => current_s(1),
      I2 => \counter[13]_i_4_n_0\,
      I3 => \next_s[1]_i_2_n_0\,
      I4 => \counter_reg[12]_i_2_n_6\,
      I5 => \counter[13]_i_6_n_0\,
      O => \counter[10]_i_1_n_0\
    );
\counter[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF01FF0FFF01"
    )
        port map (
      I0 => \counter[13]_i_3_n_0\,
      I1 => current_s(1),
      I2 => \counter[13]_i_4_n_0\,
      I3 => \next_s[1]_i_2_n_0\,
      I4 => \counter_reg[13]_i_5_n_7\,
      I5 => \counter[13]_i_6_n_0\,
      O => \counter[13]_i_2_n_0\
    );
\counter[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[1]\,
      I3 => \counter[13]_i_7_n_0\,
      I4 => \g0_b6__0_i_6_n_0\,
      O => \counter[13]_i_3_n_0\
    );
\counter[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \counter[13]_i_3_n_0\,
      I1 => current_s(1),
      I2 => current_s(0),
      O => \counter[13]_i_4_n_0\
    );
\counter[13]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \g0_b6__0_i_1_n_0\,
      I1 => current_s(0),
      I2 => current_s(1),
      O => \counter[13]_i_6_n_0\
    );
\counter[13]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      I1 => \counter_reg_n_0_[0]\,
      I2 => \counter_reg_n_0_[11]\,
      I3 => \counter_reg_n_0_[3]\,
      O => \counter[13]_i_7_n_0\
    );
\counter[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF01FF0FFF01"
    )
        port map (
      I0 => \counter[13]_i_3_n_0\,
      I1 => current_s(1),
      I2 => \counter[13]_i_4_n_0\,
      I3 => \next_s[1]_i_2_n_0\,
      I4 => \counter_reg[3]_i_1_n_7\,
      I5 => \counter[13]_i_6_n_0\,
      O => \counter[1]_i_1_n_0\
    );
\counter[22]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg[22]_i_3_n_3\,
      O => \counter[22]_i_1_n_0\
    );
\counter[22]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \counter_reg_n_0_[18]\,
      I1 => \counter_reg_n_0_[19]\,
      O => \counter[22]_i_10_n_0\
    );
\counter[22]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[14]\,
      I1 => \counter_reg_n_0_[15]\,
      O => \counter[22]_i_11_n_0\
    );
\counter[22]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[20]\,
      I1 => \counter_reg_n_0_[21]\,
      O => \counter[22]_i_12_n_0\
    );
\counter[22]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_reg_n_0_[18]\,
      I1 => \counter_reg_n_0_[19]\,
      O => \counter[22]_i_13_n_0\
    );
\counter[22]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[16]\,
      I1 => \counter_reg_n_0_[17]\,
      O => \counter[22]_i_14_n_0\
    );
\counter[22]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[14]\,
      I1 => \counter_reg_n_0_[15]\,
      O => \counter[22]_i_15_n_0\
    );
\counter[22]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg[11]__0_n_0\,
      O => \counter[22]_i_16_n_0\
    );
\counter[22]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \counter_reg[8]__0_n_0\,
      I1 => \counter_reg[9]__0_n_0\,
      O => \counter[22]_i_17_n_0\
    );
\counter[22]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg[6]__0_n_0\,
      I1 => \counter_reg[7]__0_n_0\,
      O => \counter[22]_i_18_n_0\
    );
\counter[22]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg[12]__0_n_0\,
      I1 => \counter_reg[13]__0_n_0\,
      O => \counter[22]_i_19_n_0\
    );
\counter[22]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg[11]__0_n_0\,
      I1 => \counter_reg[10]__0_n_0\,
      O => \counter[22]_i_20_n_0\
    );
\counter[22]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_reg[8]__0_n_0\,
      I1 => \counter_reg[9]__0_n_0\,
      O => \counter[22]_i_21_n_0\
    );
\counter[22]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg[6]__0_n_0\,
      I1 => \counter_reg[7]__0_n_0\,
      O => \counter[22]_i_22_n_0\
    );
\counter[22]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[22]\,
      O => \counter[22]_i_7_n_0\
    );
\counter[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF01FF0FFF01"
    )
        port map (
      I0 => \counter[13]_i_3_n_0\,
      I1 => current_s(1),
      I2 => \counter[13]_i_4_n_0\,
      I3 => \next_s[1]_i_2_n_0\,
      I4 => \counter_reg[3]_i_1_n_6\,
      I5 => \counter[13]_i_6_n_0\,
      O => \counter[2]_i_1_n_0\
    );
\counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF01FF0FFF01"
    )
        port map (
      I0 => \counter[13]_i_3_n_0\,
      I1 => current_s(1),
      I2 => \counter[13]_i_4_n_0\,
      I3 => \next_s[1]_i_2_n_0\,
      I4 => \counter_reg[3]_i_1_n_4\,
      I5 => \counter[13]_i_6_n_0\,
      O => \counter[4]_i_1_n_0\
    );
\counter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF01FF0FFF01"
    )
        port map (
      I0 => \counter[13]_i_3_n_0\,
      I1 => current_s(1),
      I2 => \counter[13]_i_4_n_0\,
      I3 => \next_s[1]_i_2_n_0\,
      I4 => \counter_reg[8]_i_2_n_7\,
      I5 => \counter[13]_i_6_n_0\,
      O => \counter[5]_i_1_n_0\
    );
\counter[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF01FF0FFF01"
    )
        port map (
      I0 => \counter[13]_i_3_n_0\,
      I1 => current_s(1),
      I2 => \counter[13]_i_4_n_0\,
      I3 => \next_s[1]_i_2_n_0\,
      I4 => \counter_reg[8]_i_2_n_6\,
      I5 => \counter[13]_i_6_n_0\,
      O => \counter[6]_i_1_n_0\
    );
\counter[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF01FF0FFF01"
    )
        port map (
      I0 => \counter[13]_i_3_n_0\,
      I1 => current_s(1),
      I2 => \counter[13]_i_4_n_0\,
      I3 => \next_s[1]_i_2_n_0\,
      I4 => \counter_reg[8]_i_2_n_5\,
      I5 => \counter[13]_i_6_n_0\,
      O => \counter[7]_i_1_n_0\
    );
\counter[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF01FF0FFF01"
    )
        port map (
      I0 => \counter[13]_i_3_n_0\,
      I1 => current_s(1),
      I2 => \counter[13]_i_4_n_0\,
      I3 => \next_s[1]_i_2_n_0\,
      I4 => \counter_reg[8]_i_2_n_4\,
      I5 => \counter[13]_i_6_n_0\,
      O => \counter[8]_i_1_n_0\
    );
\counter[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF01FF0FFF01"
    )
        port map (
      I0 => \counter[13]_i_3_n_0\,
      I1 => current_s(1),
      I2 => \counter[13]_i_4_n_0\,
      I3 => \next_s[1]_i_2_n_0\,
      I4 => \counter_reg[12]_i_2_n_7\,
      I5 => \counter[13]_i_6_n_0\,
      O => \counter[9]_i_1_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => \counter[0]_i_1_n_0\,
      Q => \counter_reg_n_0_[0]\,
      R => keyboard0_n_10
    );
\counter_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk10M,
      CE => '1',
      D => \counter[0]__0_i_1_n_0\,
      Q => \counter_reg[0]__0_n_0\,
      R => \counter[22]_i_1_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => \counter[10]_i_1_n_0\,
      Q => \counter_reg_n_0_[10]\,
      R => '0'
    );
\counter_reg[10]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk10M,
      CE => '1',
      D => \counter_reg[12]__0_i_1_n_6\,
      Q => \counter_reg[10]__0_n_0\,
      R => \counter[22]_i_1_n_0\
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => \counter_reg[12]_i_2_n_5\,
      Q => \counter_reg_n_0_[11]\,
      R => keyboard0_n_10
    );
\counter_reg[11]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk10M,
      CE => '1',
      D => \counter_reg[12]__0_i_1_n_5\,
      Q => \counter_reg[11]__0_n_0\,
      R => \counter[22]_i_1_n_0\
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => \counter_reg[12]_i_2_n_4\,
      Q => \counter_reg_n_0_[12]\,
      R => keyboard0_n_10
    );
\counter_reg[12]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk10M,
      CE => '1',
      D => \counter_reg[12]__0_i_1_n_4\,
      Q => \counter_reg[12]__0_n_0\,
      R => \counter[22]_i_1_n_0\
    );
\counter_reg[12]__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]__0_i_1_n_0\,
      CO(3) => \counter_reg[12]__0_i_1_n_0\,
      CO(2 downto 0) => \NLW_counter_reg[12]__0_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]__0_i_1_n_4\,
      O(2) => \counter_reg[12]__0_i_1_n_5\,
      O(1) => \counter_reg[12]__0_i_1_n_6\,
      O(0) => \counter_reg[12]__0_i_1_n_7\,
      S(3) => \counter_reg[12]__0_n_0\,
      S(2) => \counter_reg[11]__0_n_0\,
      S(1) => \counter_reg[10]__0_n_0\,
      S(0) => \counter_reg[9]__0_n_0\
    );
\counter_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_2_n_0\,
      CO(3) => \counter_reg[12]_i_2_n_0\,
      CO(2 downto 0) => \NLW_counter_reg[12]_i_2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_2_n_4\,
      O(2) => \counter_reg[12]_i_2_n_5\,
      O(1) => \counter_reg[12]_i_2_n_6\,
      O(0) => \counter_reg[12]_i_2_n_7\,
      S(3) => \counter_reg_n_0_[12]\,
      S(2) => \counter_reg_n_0_[11]\,
      S(1) => \counter_reg_n_0_[10]\,
      S(0) => \counter_reg_n_0_[9]\
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => \counter[13]_i_2_n_0\,
      Q => \counter_reg_n_0_[13]\,
      R => '0'
    );
\counter_reg[13]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk10M,
      CE => '1',
      D => \counter_reg[16]_i_1_n_7\,
      Q => \counter_reg[13]__0_n_0\,
      R => \counter[22]_i_1_n_0\
    );
\counter_reg[13]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_2_n_0\,
      CO(3 downto 0) => \NLW_counter_reg[13]_i_5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_counter_reg[13]_i_5_O_UNCONNECTED\(3 downto 1),
      O(0) => \counter_reg[13]_i_5_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \counter_reg_n_0_[13]\
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk10M,
      CE => '1',
      D => \counter_reg[16]_i_1_n_6\,
      Q => \counter_reg_n_0_[14]\,
      R => \counter[22]_i_1_n_0\
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk10M,
      CE => '1',
      D => \counter_reg[16]_i_1_n_5\,
      Q => \counter_reg_n_0_[15]\,
      R => \counter[22]_i_1_n_0\
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk10M,
      CE => '1',
      D => \counter_reg[16]_i_1_n_4\,
      Q => \counter_reg_n_0_[16]\,
      R => \counter[22]_i_1_n_0\
    );
\counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]__0_i_1_n_0\,
      CO(3) => \counter_reg[16]_i_1_n_0\,
      CO(2 downto 0) => \NLW_counter_reg[16]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_1_n_4\,
      O(2) => \counter_reg[16]_i_1_n_5\,
      O(1) => \counter_reg[16]_i_1_n_6\,
      O(0) => \counter_reg[16]_i_1_n_7\,
      S(3) => \counter_reg_n_0_[16]\,
      S(2) => \counter_reg_n_0_[15]\,
      S(1) => \counter_reg_n_0_[14]\,
      S(0) => \counter_reg[13]__0_n_0\
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk10M,
      CE => '1',
      D => \counter_reg[20]_i_1_n_7\,
      Q => \counter_reg_n_0_[17]\,
      R => \counter[22]_i_1_n_0\
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk10M,
      CE => '1',
      D => \counter_reg[20]_i_1_n_6\,
      Q => \counter_reg_n_0_[18]\,
      R => \counter[22]_i_1_n_0\
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk10M,
      CE => '1',
      D => \counter_reg[20]_i_1_n_5\,
      Q => \counter_reg_n_0_[19]\,
      R => \counter[22]_i_1_n_0\
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => \counter[1]_i_1_n_0\,
      Q => \counter_reg_n_0_[1]\,
      R => '0'
    );
\counter_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk10M,
      CE => '1',
      D => \counter_reg[4]__0_i_1_n_7\,
      Q => \counter_reg[1]__0_n_0\,
      R => \counter[22]_i_1_n_0\
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk10M,
      CE => '1',
      D => \counter_reg[20]_i_1_n_4\,
      Q => \counter_reg_n_0_[20]\,
      R => \counter[22]_i_1_n_0\
    );
\counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1_n_0\,
      CO(3) => \counter_reg[20]_i_1_n_0\,
      CO(2 downto 0) => \NLW_counter_reg[20]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_1_n_4\,
      O(2) => \counter_reg[20]_i_1_n_5\,
      O(1) => \counter_reg[20]_i_1_n_6\,
      O(0) => \counter_reg[20]_i_1_n_7\,
      S(3) => \counter_reg_n_0_[20]\,
      S(2) => \counter_reg_n_0_[19]\,
      S(1) => \counter_reg_n_0_[18]\,
      S(0) => \counter_reg_n_0_[17]\
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk10M,
      CE => '1',
      D => \counter_reg[22]_i_2_n_7\,
      Q => \counter_reg_n_0_[21]\,
      R => \counter[22]_i_1_n_0\
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk10M,
      CE => '1',
      D => \counter_reg[22]_i_2_n_6\,
      Q => \counter_reg_n_0_[22]\,
      R => \counter[22]_i_1_n_0\
    );
\counter_reg[22]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[20]_i_1_n_0\,
      CO(3 downto 0) => \NLW_counter_reg[22]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_counter_reg[22]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \counter_reg[22]_i_2_n_6\,
      O(0) => \counter_reg[22]_i_2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \counter_reg_n_0_[22]\,
      S(0) => \counter_reg_n_0_[21]\
    );
\counter_reg[22]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[22]_i_6_n_0\,
      CO(3 downto 1) => \NLW_counter_reg[22]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \counter_reg[22]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \counter[22]_i_7_n_0\,
      O(3 downto 0) => \NLW_counter_reg[22]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \counter_reg_n_0_[22]\
    );
\counter_reg[22]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[22]_i_9_n_0\,
      CO(3) => \counter_reg[22]_i_6_n_0\,
      CO(2 downto 0) => \NLW_counter_reg[22]_i_6_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \counter[22]_i_10_n_0\,
      DI(1) => '0',
      DI(0) => \counter[22]_i_11_n_0\,
      O(3 downto 0) => \NLW_counter_reg[22]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[22]_i_12_n_0\,
      S(2) => \counter[22]_i_13_n_0\,
      S(1) => \counter[22]_i_14_n_0\,
      S(0) => \counter[22]_i_15_n_0\
    );
\counter_reg[22]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[22]_i_9_n_0\,
      CO(2 downto 0) => \NLW_counter_reg[22]_i_9_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \counter[22]_i_16_n_0\,
      DI(1) => \counter[22]_i_17_n_0\,
      DI(0) => \counter[22]_i_18_n_0\,
      O(3 downto 0) => \NLW_counter_reg[22]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[22]_i_19_n_0\,
      S(2) => \counter[22]_i_20_n_0\,
      S(1) => \counter[22]_i_21_n_0\,
      S(0) => \counter[22]_i_22_n_0\
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => \counter[2]_i_1_n_0\,
      Q => \counter_reg_n_0_[2]\,
      R => '0'
    );
\counter_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk10M,
      CE => '1',
      D => \counter_reg[4]__0_i_1_n_6\,
      Q => \counter_reg[2]__0_n_0\,
      R => \counter[22]_i_1_n_0\
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => \counter_reg[3]_i_1_n_5\,
      Q => \counter_reg_n_0_[3]\,
      R => keyboard0_n_10
    );
\counter_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk10M,
      CE => '1',
      D => \counter_reg[4]__0_i_1_n_5\,
      Q => \counter_reg[3]__0_n_0\,
      R => \counter[22]_i_1_n_0\
    );
\counter_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[3]_i_1_n_0\,
      CO(2 downto 0) => \NLW_counter_reg[3]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[3]_i_1_n_4\,
      O(2) => \counter_reg[3]_i_1_n_5\,
      O(1) => \counter_reg[3]_i_1_n_6\,
      O(0) => \counter_reg[3]_i_1_n_7\,
      S(3) => \counter_reg_n_0_[4]\,
      S(2) => \counter_reg_n_0_[3]\,
      S(1) => \counter_reg_n_0_[2]\,
      S(0) => \counter_reg_n_0_[1]\
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => \counter[4]_i_1_n_0\,
      Q => \counter_reg_n_0_[4]\,
      R => '0'
    );
\counter_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk10M,
      CE => '1',
      D => \counter_reg[4]__0_i_1_n_4\,
      Q => \counter_reg[4]__0_n_0\,
      R => \counter[22]_i_1_n_0\
    );
\counter_reg[4]__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[4]__0_i_1_n_0\,
      CO(2 downto 0) => \NLW_counter_reg[4]__0_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \counter_reg[0]__0_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]__0_i_1_n_4\,
      O(2) => \counter_reg[4]__0_i_1_n_5\,
      O(1) => \counter_reg[4]__0_i_1_n_6\,
      O(0) => \counter_reg[4]__0_i_1_n_7\,
      S(3) => \counter_reg[4]__0_n_0\,
      S(2) => \counter_reg[3]__0_n_0\,
      S(1) => \counter_reg[2]__0_n_0\,
      S(0) => \counter_reg[1]__0_n_0\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => \counter[5]_i_1_n_0\,
      Q => \counter_reg_n_0_[5]\,
      R => '0'
    );
\counter_reg[5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk10M,
      CE => '1',
      D => \counter_reg[8]__0_i_1_n_7\,
      Q => \counter_reg[5]__0_n_0\,
      R => \counter[22]_i_1_n_0\
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => \counter[6]_i_1_n_0\,
      Q => \counter_reg_n_0_[6]\,
      R => '0'
    );
\counter_reg[6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk10M,
      CE => '1',
      D => \counter_reg[8]__0_i_1_n_6\,
      Q => \counter_reg[6]__0_n_0\,
      R => \counter[22]_i_1_n_0\
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => \counter[7]_i_1_n_0\,
      Q => \counter_reg_n_0_[7]\,
      R => '0'
    );
\counter_reg[7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk10M,
      CE => '1',
      D => \counter_reg[8]__0_i_1_n_5\,
      Q => \counter_reg[7]__0_n_0\,
      R => \counter[22]_i_1_n_0\
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => \counter[8]_i_1_n_0\,
      Q => \counter_reg_n_0_[8]\,
      R => '0'
    );
\counter_reg[8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk10M,
      CE => '1',
      D => \counter_reg[8]__0_i_1_n_4\,
      Q => \counter_reg[8]__0_n_0\,
      R => \counter[22]_i_1_n_0\
    );
\counter_reg[8]__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]__0_i_1_n_0\,
      CO(3) => \counter_reg[8]__0_i_1_n_0\,
      CO(2 downto 0) => \NLW_counter_reg[8]__0_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]__0_i_1_n_4\,
      O(2) => \counter_reg[8]__0_i_1_n_5\,
      O(1) => \counter_reg[8]__0_i_1_n_6\,
      O(0) => \counter_reg[8]__0_i_1_n_7\,
      S(3) => \counter_reg[8]__0_n_0\,
      S(2) => \counter_reg[7]__0_n_0\,
      S(1) => \counter_reg[6]__0_n_0\,
      S(0) => \counter_reg[5]__0_n_0\
    );
\counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[3]_i_1_n_0\,
      CO(3) => \counter_reg[8]_i_2_n_0\,
      CO(2 downto 0) => \NLW_counter_reg[8]_i_2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_2_n_4\,
      O(2) => \counter_reg[8]_i_2_n_5\,
      O(1) => \counter_reg[8]_i_2_n_6\,
      O(0) => \counter_reg[8]_i_2_n_7\,
      S(3) => \counter_reg_n_0_[8]\,
      S(2) => \counter_reg_n_0_[7]\,
      S(1) => \counter_reg_n_0_[6]\,
      S(0) => \counter_reg_n_0_[5]\
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => \counter[9]_i_1_n_0\,
      Q => \counter_reg_n_0_[9]\,
      R => '0'
    );
\counter_reg[9]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk10M,
      CE => '1',
      D => \counter_reg[12]__0_i_1_n_7\,
      Q => \counter_reg[9]__0_n_0\,
      R => \counter[22]_i_1_n_0\
    );
\current_s_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => '1',
      D => next_s(0),
      Q => current_s(0),
      R => '0'
    );
\current_s_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => '1',
      D => next_s(1),
      Q => current_s(1),
      R => '0'
    );
\fb_in_addr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11F100E0"
    )
        port map (
      I0 => current_s(1),
      I1 => current_s(0),
      I2 => \counter[13]_i_3_n_0\,
      I3 => \counter_reg_n_0_[0]\,
      I4 => fb_in_addr0(0),
      O => \fb_in_addr[0]_i_1_n_0\
    );
\fb_in_addr[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCA0FFA"
    )
        port map (
      I0 => fb_in_addr0(10),
      I1 => \counter_reg[12]_i_2_n_6\,
      I2 => current_s(0),
      I3 => current_s(1),
      I4 => \counter[13]_i_3_n_0\,
      O => \fb_in_addr[10]_i_1_n_0\
    );
\fb_in_addr[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F111E000"
    )
        port map (
      I0 => current_s(1),
      I1 => current_s(0),
      I2 => \counter[13]_i_3_n_0\,
      I3 => \counter_reg[12]_i_2_n_5\,
      I4 => fb_in_addr0(11),
      O => \fb_in_addr[11]_i_1_n_0\
    );
\fb_in_addr[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_reg[12]_i_2_n_5\,
      I1 => \g0_b6__0_i_1_n_0\,
      O => \fb_in_addr[11]_i_3_n_0\
    );
\fb_in_addr[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_reg[12]_i_2_n_6\,
      I1 => \g0_b6__0_i_1_n_0\,
      O => \fb_in_addr[11]_i_4_n_0\
    );
\fb_in_addr[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_reg[8]_i_2_n_4\,
      I1 => \g0_b6__0_i_1_n_0\,
      O => \fb_in_addr[11]_i_5_n_0\
    );
\fb_in_addr[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \g0_b6__0_i_1_n_0\,
      I1 => \counter_reg[12]_i_2_n_5\,
      O => \fb_in_addr[11]_i_6_n_0\
    );
\fb_in_addr[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \g0_b6__0_i_1_n_0\,
      I1 => \counter_reg[12]_i_2_n_6\,
      O => \fb_in_addr[11]_i_7_n_0\
    );
\fb_in_addr[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_reg[12]_i_2_n_7\,
      I1 => \g0_b6__0_i_1_n_0\,
      O => \fb_in_addr[11]_i_8_n_0\
    );
\fb_in_addr[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \g0_b6__0_i_1_n_0\,
      I1 => \counter_reg[8]_i_2_n_4\,
      O => \fb_in_addr[11]_i_9_n_0\
    );
\fb_in_addr[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F111E000"
    )
        port map (
      I0 => current_s(1),
      I1 => current_s(0),
      I2 => \counter[13]_i_3_n_0\,
      I3 => \counter_reg[12]_i_2_n_4\,
      I4 => fb_in_addr0(12),
      O => \fb_in_addr[12]_i_1_n_0\
    );
\fb_in_addr[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCA0FFA"
    )
        port map (
      I0 => fb_in_addr0(13),
      I1 => \counter_reg[13]_i_5_n_7\,
      I2 => current_s(0),
      I3 => current_s(1),
      I4 => \counter[13]_i_3_n_0\,
      O => \fb_in_addr[13]_i_1_n_0\
    );
\fb_in_addr[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_reg[13]_i_5_n_7\,
      I1 => \g0_b6__0_i_1_n_0\,
      O => \fb_in_addr[13]_i_3_n_0\
    );
\fb_in_addr[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_reg[12]_i_2_n_4\,
      I1 => \g0_b6__0_i_1_n_0\,
      O => \fb_in_addr[13]_i_4_n_0\
    );
\fb_in_addr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCA0FFA"
    )
        port map (
      I0 => fb_in_addr0(1),
      I1 => \counter_reg[3]_i_1_n_7\,
      I2 => current_s(0),
      I3 => current_s(1),
      I4 => \counter[13]_i_3_n_0\,
      O => \fb_in_addr[1]_i_1_n_0\
    );
\fb_in_addr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCA0FFA"
    )
        port map (
      I0 => fb_in_addr0(2),
      I1 => \counter_reg[3]_i_1_n_6\,
      I2 => current_s(0),
      I3 => current_s(1),
      I4 => \counter[13]_i_3_n_0\,
      O => \fb_in_addr[2]_i_1_n_0\
    );
\fb_in_addr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F111E000"
    )
        port map (
      I0 => current_s(1),
      I1 => current_s(0),
      I2 => \counter[13]_i_3_n_0\,
      I3 => \counter_reg[3]_i_1_n_5\,
      I4 => fb_in_addr0(3),
      O => \fb_in_addr[3]_i_1_n_0\
    );
\fb_in_addr[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_reg[3]_i_1_n_7\,
      I1 => \g0_b6__0_i_1_n_0\,
      O => \fb_in_addr[3]_i_3_n_0\
    );
\fb_in_addr[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \g0_b6__0_i_1_n_0\,
      I1 => \counter_reg[3]_i_1_n_5\,
      O => \fb_in_addr[3]_i_4_n_0\
    );
\fb_in_addr[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \g0_b6__0_i_1_n_0\,
      I1 => \counter_reg[3]_i_1_n_6\,
      O => \fb_in_addr[3]_i_5_n_0\
    );
\fb_in_addr[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \g0_b6__0_i_1_n_0\,
      I1 => \counter_reg[3]_i_1_n_7\,
      O => \fb_in_addr[3]_i_6_n_0\
    );
\fb_in_addr[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \g0_b6__0_i_1_n_0\,
      I1 => \counter_reg_n_0_[0]\,
      O => \fb_in_addr[3]_i_7_n_0\
    );
\fb_in_addr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCA0FFA"
    )
        port map (
      I0 => fb_in_addr0(4),
      I1 => \counter_reg[3]_i_1_n_4\,
      I2 => current_s(0),
      I3 => current_s(1),
      I4 => \counter[13]_i_3_n_0\,
      O => \fb_in_addr[4]_i_1_n_0\
    );
\fb_in_addr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCA0FFA"
    )
        port map (
      I0 => fb_in_addr0(5),
      I1 => \counter_reg[8]_i_2_n_7\,
      I2 => current_s(0),
      I3 => current_s(1),
      I4 => \counter[13]_i_3_n_0\,
      O => \fb_in_addr[5]_i_1_n_0\
    );
\fb_in_addr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCA0FFA"
    )
        port map (
      I0 => fb_in_addr0(6),
      I1 => \counter_reg[8]_i_2_n_6\,
      I2 => current_s(0),
      I3 => current_s(1),
      I4 => \counter[13]_i_3_n_0\,
      O => \fb_in_addr[6]_i_1_n_0\
    );
\fb_in_addr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCA0FFA"
    )
        port map (
      I0 => fb_in_addr0(7),
      I1 => \counter_reg[8]_i_2_n_5\,
      I2 => current_s(0),
      I3 => current_s(1),
      I4 => \counter[13]_i_3_n_0\,
      O => \fb_in_addr[7]_i_1_n_0\
    );
\fb_in_addr[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_reg[8]_i_2_n_6\,
      I1 => \g0_b6__0_i_1_n_0\,
      O => \fb_in_addr[7]_i_3_n_0\
    );
\fb_in_addr[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_reg[8]_i_2_n_7\,
      I1 => \g0_b6__0_i_1_n_0\,
      O => \fb_in_addr[7]_i_4_n_0\
    );
\fb_in_addr[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_reg[8]_i_2_n_5\,
      I1 => \g0_b6__0_i_1_n_0\,
      O => \fb_in_addr[7]_i_5_n_0\
    );
\fb_in_addr[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \g0_b6__0_i_1_n_0\,
      I1 => \counter_reg[8]_i_2_n_6\,
      O => \fb_in_addr[7]_i_6_n_0\
    );
\fb_in_addr[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \g0_b6__0_i_1_n_0\,
      I1 => \counter_reg[8]_i_2_n_7\,
      O => \fb_in_addr[7]_i_7_n_0\
    );
\fb_in_addr[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_reg[3]_i_1_n_4\,
      I1 => \g0_b6__0_i_1_n_0\,
      O => \fb_in_addr[7]_i_8_n_0\
    );
\fb_in_addr[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCA0FFA"
    )
        port map (
      I0 => fb_in_addr0(8),
      I1 => \counter_reg[8]_i_2_n_4\,
      I2 => current_s(0),
      I3 => current_s(1),
      I4 => \counter[13]_i_3_n_0\,
      O => \fb_in_addr[8]_i_1_n_0\
    );
\fb_in_addr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCA0FFA"
    )
        port map (
      I0 => fb_in_addr0(9),
      I1 => \counter_reg[12]_i_2_n_7\,
      I2 => current_s(0),
      I3 => current_s(1),
      I4 => \counter[13]_i_3_n_0\,
      O => \fb_in_addr[9]_i_1_n_0\
    );
\fb_in_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => \fb_in_addr[0]_i_1_n_0\,
      Q => addra(0),
      R => '0'
    );
\fb_in_addr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => \fb_in_addr[10]_i_1_n_0\,
      Q => addra(10),
      R => '0'
    );
\fb_in_addr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => \fb_in_addr[11]_i_1_n_0\,
      Q => addra(11),
      R => '0'
    );
\fb_in_addr_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \fb_in_addr_reg[7]_i_2_n_0\,
      CO(3) => \fb_in_addr_reg[11]_i_2_n_0\,
      CO(2 downto 0) => \NLW_fb_in_addr_reg[11]_i_2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \fb_in_addr[11]_i_3_n_0\,
      DI(2) => \fb_in_addr[11]_i_4_n_0\,
      DI(1) => '0',
      DI(0) => \fb_in_addr[11]_i_5_n_0\,
      O(3 downto 0) => fb_in_addr0(11 downto 8),
      S(3) => \fb_in_addr[11]_i_6_n_0\,
      S(2) => \fb_in_addr[11]_i_7_n_0\,
      S(1) => \fb_in_addr[11]_i_8_n_0\,
      S(0) => \fb_in_addr[11]_i_9_n_0\
    );
\fb_in_addr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => \fb_in_addr[12]_i_1_n_0\,
      Q => addra(12),
      R => '0'
    );
\fb_in_addr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => \fb_in_addr[13]_i_1_n_0\,
      Q => addra(13),
      R => '0'
    );
\fb_in_addr_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \fb_in_addr_reg[11]_i_2_n_0\,
      CO(3 downto 0) => \NLW_fb_in_addr_reg[13]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_fb_in_addr_reg[13]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => fb_in_addr0(13 downto 12),
      S(3 downto 2) => B"00",
      S(1) => \fb_in_addr[13]_i_3_n_0\,
      S(0) => \fb_in_addr[13]_i_4_n_0\
    );
\fb_in_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => \fb_in_addr[1]_i_1_n_0\,
      Q => addra(1),
      R => '0'
    );
\fb_in_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => \fb_in_addr[2]_i_1_n_0\,
      Q => addra(2),
      R => '0'
    );
\fb_in_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => \fb_in_addr[3]_i_1_n_0\,
      Q => addra(3),
      R => '0'
    );
\fb_in_addr_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \fb_in_addr_reg[3]_i_2_n_0\,
      CO(2 downto 0) => \NLW_fb_in_addr_reg[3]_i_2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \fb_in_addr[3]_i_3_n_0\,
      DI(0) => '0',
      O(3 downto 0) => fb_in_addr0(3 downto 0),
      S(3) => \fb_in_addr[3]_i_4_n_0\,
      S(2) => \fb_in_addr[3]_i_5_n_0\,
      S(1) => \fb_in_addr[3]_i_6_n_0\,
      S(0) => \fb_in_addr[3]_i_7_n_0\
    );
\fb_in_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => \fb_in_addr[4]_i_1_n_0\,
      Q => addra(4),
      R => '0'
    );
\fb_in_addr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => \fb_in_addr[5]_i_1_n_0\,
      Q => addra(5),
      R => '0'
    );
\fb_in_addr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => \fb_in_addr[6]_i_1_n_0\,
      Q => addra(6),
      R => '0'
    );
\fb_in_addr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => \fb_in_addr[7]_i_1_n_0\,
      Q => addra(7),
      R => '0'
    );
\fb_in_addr_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \fb_in_addr_reg[3]_i_2_n_0\,
      CO(3) => \fb_in_addr_reg[7]_i_2_n_0\,
      CO(2 downto 0) => \NLW_fb_in_addr_reg[7]_i_2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \fb_in_addr[7]_i_3_n_0\,
      DI(1) => \fb_in_addr[7]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => fb_in_addr0(7 downto 4),
      S(3) => \fb_in_addr[7]_i_5_n_0\,
      S(2) => \fb_in_addr[7]_i_6_n_0\,
      S(1) => \fb_in_addr[7]_i_7_n_0\,
      S(0) => \fb_in_addr[7]_i_8_n_0\
    );
\fb_in_addr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => \fb_in_addr[8]_i_1_n_0\,
      Q => addra(8),
      R => '0'
    );
\fb_in_addr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => \fb_in_addr[9]_i_1_n_0\,
      Q => addra(9),
      R => '0'
    );
\fb_in_dat[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => clk_1_reg_n_0,
      I1 => current_s(1),
      I2 => current_s(0),
      O => fb_in_dat(7)
    );
\fb_in_dat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => fb_in_dat(0),
      Q => dina(0),
      R => '0'
    );
\fb_in_dat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => fb_in_dat(1),
      Q => dina(1),
      R => '0'
    );
\fb_in_dat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => fb_in_dat(2),
      Q => dina(2),
      R => '0'
    );
\fb_in_dat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => fb_in_dat(3),
      Q => dina(3),
      R => '0'
    );
\fb_in_dat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => fb_in_dat(4),
      Q => dina(4),
      R => '0'
    );
\fb_in_dat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => fb_in_dat(5),
      Q => dina(5),
      R => '0'
    );
\fb_in_dat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => fb_in_dat(6),
      Q => dina(6),
      R => '0'
    );
\fb_in_dat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => keyboard0_n_2,
      D => fb_in_dat(7),
      Q => dina(7),
      R => '0'
    );
frameBuffer0: entity work.FrameBuffer
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => fbOutAddr(13 downto 0),
      clka => clk_BUFG,
      clkb => clk108M,
      dina(7 downto 0) => dina(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      wea(0) => '1'
    );
\g0_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F40F40FBBBFB0"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \g0_b6__0_i_1_n_0\,
      I2 => \g0_b6__0_i_2_n_0\,
      I3 => \g0_b6__0_i_3_n_0\,
      I4 => \g0_b6__0_i_4_n_0\,
      I5 => \g0_b6__0_i_5_n_0\,
      O => \g0_b0__0_n_0\
    );
\g0_b1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F0B4F400B40F40"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \g0_b6__0_i_1_n_0\,
      I2 => \g0_b6__0_i_2_n_0\,
      I3 => \g0_b6__0_i_3_n_0\,
      I4 => \g0_b6__0_i_4_n_0\,
      I5 => \g0_b6__0_i_5_n_0\,
      O => \g0_b1__0_n_0\
    );
\g0_b2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FFBFB4B40400B0"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \g0_b6__0_i_1_n_0\,
      I2 => \g0_b6__0_i_2_n_0\,
      I3 => \g0_b6__0_i_3_n_0\,
      I4 => \g0_b6__0_i_4_n_0\,
      I5 => \g0_b6__0_i_5_n_0\,
      O => \g0_b2__0_n_0\
    );
\g0_b3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F0F4B40BBF0000"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \g0_b6__0_i_1_n_0\,
      I2 => \g0_b6__0_i_2_n_0\,
      I3 => \g0_b6__0_i_3_n_0\,
      I4 => \g0_b6__0_i_4_n_0\,
      I5 => \g0_b6__0_i_5_n_0\,
      O => \g0_b3__0_n_0\
    );
\g0_b4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00040B00BB0B0F4B"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \g0_b6__0_i_1_n_0\,
      I2 => \g0_b6__0_i_2_n_0\,
      I3 => \g0_b6__0_i_3_n_0\,
      I4 => \g0_b6__0_i_4_n_0\,
      I5 => \g0_b6__0_i_5_n_0\,
      O => \g0_b4__0_n_0\
    );
\g0_b5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FFFFFFFFFFFFF0"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \g0_b6__0_i_1_n_0\,
      I2 => \g0_b6__0_i_2_n_0\,
      I3 => \g0_b6__0_i_3_n_0\,
      I4 => \g0_b6__0_i_4_n_0\,
      I5 => \g0_b6__0_i_5_n_0\,
      O => \g0_b5__0_n_0\
    );
\g0_b6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FFFF4BFBFBFFB"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \g0_b6__0_i_1_n_0\,
      I2 => \g0_b6__0_i_2_n_0\,
      I3 => \g0_b6__0_i_3_n_0\,
      I4 => \g0_b6__0_i_4_n_0\,
      I5 => \g0_b6__0_i_5_n_0\,
      O => \g0_b6__0_n_0\
    );
\g0_b6__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000007F"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[3]\,
      I3 => \counter_reg_n_0_[11]\,
      I4 => \counter_reg_n_0_[13]\,
      I5 => \g0_b6__0_i_6_n_0\,
      O => \g0_b6__0_i_1_n_0\
    );
\g0_b6__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \g0_b6__0_i_1_n_0\,
      I2 => \counter_reg[3]_i_1_n_7\,
      O => \g0_b6__0_i_2_n_0\
    );
\g0_b6__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D020"
    )
        port map (
      I0 => \counter_reg[3]_i_1_n_7\,
      I1 => \counter_reg_n_0_[0]\,
      I2 => \g0_b6__0_i_1_n_0\,
      I3 => \counter_reg[3]_i_1_n_6\,
      O => \g0_b6__0_i_3_n_0\
    );
\g0_b6__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A060A0A0"
    )
        port map (
      I0 => \counter_reg[3]_i_1_n_5\,
      I1 => \counter_reg[3]_i_1_n_6\,
      I2 => \g0_b6__0_i_1_n_0\,
      I3 => \counter_reg_n_0_[0]\,
      I4 => \counter_reg[3]_i_1_n_7\,
      O => \g0_b6__0_i_4_n_0\
    );
\g0_b6__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0F0F0F020000000"
    )
        port map (
      I0 => \counter_reg[3]_i_1_n_7\,
      I1 => \counter_reg_n_0_[0]\,
      I2 => \g0_b6__0_i_1_n_0\,
      I3 => \counter_reg[3]_i_1_n_6\,
      I4 => \counter_reg[3]_i_1_n_5\,
      I5 => \counter_reg[3]_i_1_n_4\,
      O => \g0_b6__0_i_5_n_0\
    );
\g0_b6__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \g0_b6__0_i_7_n_0\,
      I1 => \counter_reg_n_0_[7]\,
      I2 => \counter_reg_n_0_[9]\,
      I3 => \counter_reg_n_0_[8]\,
      O => \g0_b6__0_i_6_n_0\
    );
\g0_b6__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \counter_reg_n_0_[5]\,
      I2 => \counter_reg_n_0_[10]\,
      I3 => \counter_reg_n_0_[12]\,
      O => \g0_b6__0_i_7_n_0\
    );
keyboard0: entity work.ps2_keyboard_to_ascii
     port map (
      D(1 downto 0) => next_s(1 downto 0),
      PS2Clk_IBUF => PS2Clk_IBUF,
      PS2Data_IBUF => PS2Data_IBUF,
      Q(1 downto 0) => current_s(1 downto 0),
      clk_BUFG => clk_BUFG,
      \counter_reg[0]\ => keyboard0_n_2,
      \counter_reg[0]_0\ => \g0_b0__0_n_0\,
      \counter_reg[0]_1\ => \g0_b1__0_n_0\,
      \counter_reg[0]_2\ => \g0_b2__0_n_0\,
      \counter_reg[0]_3\ => \g0_b3__0_n_0\,
      \counter_reg[0]_4\ => \g0_b4__0_n_0\,
      \counter_reg[0]_5\ => \g0_b5__0_n_0\,
      \counter_reg[0]_6\ => \g0_b6__0_n_0\,
      \counter_reg[12]\ => keyboard0_n_10,
      \counter_reg[4]\ => \g0_b6__0_i_1_n_0\,
      \counter_reg[4]_0\ => \counter[13]_i_3_n_0\,
      \current_s_reg[0]\ => \next_s[1]_i_2_n_0\,
      \fb_in_dat_reg[6]\(6 downto 0) => fb_in_dat(6 downto 0),
      \next_s_reg[0]\ => keyboard0_n_1,
      \next_s_reg[1]\ => keyboard0_n_0
    );
\next_s[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => current_s(0),
      I1 => current_s(1),
      I2 => \counter[13]_i_3_n_0\,
      O => \next_s[1]_i_2_n_0\
    );
\next_s_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => '1',
      D => keyboard0_n_1,
      Q => next_s(0),
      R => '0'
    );
\next_s_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_BUFG,
      CE => '1',
      D => keyboard0_n_0,
      Q => next_s(1),
      R => '0'
    );
\sw[0]_IBUF_inst\: unisim.vcomponents.IBUF
     port map (
      I => \sw[0]\,
      O => \sw[0]_IBUF\
    );
\sw[10]_IBUF_inst\: unisim.vcomponents.IBUF
     port map (
      I => \sw[10]\,
      O => \sw[10]_IBUF\
    );
\sw[11]_IBUF_inst\: unisim.vcomponents.IBUF
     port map (
      I => \sw[11]\,
      O => \sw[11]_IBUF\
    );
\sw[12]_IBUF_inst\: unisim.vcomponents.IBUF
     port map (
      I => \sw[12]\,
      O => \sw[12]_IBUF\
    );
\sw[13]_IBUF_inst\: unisim.vcomponents.IBUF
     port map (
      I => \sw[13]\,
      O => \sw[13]_IBUF\
    );
\sw[14]_IBUF_inst\: unisim.vcomponents.IBUF
     port map (
      I => \sw[14]\,
      O => \sw[14]_IBUF\
    );
\sw[15]_IBUF_inst\: unisim.vcomponents.IBUF
     port map (
      I => \sw[15]\,
      O => \sw[15]_IBUF\
    );
\sw[1]_IBUF_inst\: unisim.vcomponents.IBUF
     port map (
      I => \sw[1]\,
      O => \sw[1]_IBUF\
    );
\sw[2]_IBUF_inst\: unisim.vcomponents.IBUF
     port map (
      I => \sw[2]\,
      O => \sw[2]_IBUF\
    );
\sw[3]_IBUF_inst\: unisim.vcomponents.IBUF
     port map (
      I => \sw[3]\,
      O => \sw[3]_IBUF\
    );
\sw[4]_IBUF_inst\: unisim.vcomponents.IBUF
     port map (
      I => \sw[4]\,
      O => \sw[4]_IBUF\
    );
\sw[5]_IBUF_inst\: unisim.vcomponents.IBUF
     port map (
      I => \sw[5]\,
      O => \sw[5]_IBUF\
    );
\sw[6]_IBUF_inst\: unisim.vcomponents.IBUF
     port map (
      I => \sw[6]\,
      O => \sw[6]_IBUF\
    );
\sw[7]_IBUF_inst\: unisim.vcomponents.IBUF
     port map (
      I => \sw[7]\,
      O => \sw[7]_IBUF\
    );
\sw[8]_IBUF_inst\: unisim.vcomponents.IBUF
     port map (
      I => \sw[8]\,
      O => \sw[8]_IBUF\
    );
\sw[9]_IBUF_inst\: unisim.vcomponents.IBUF
     port map (
      I => \sw[9]\,
      O => \sw[9]_IBUF\
    );
vga0: entity work.Vga
     port map (
      D(7 downto 0) => doutb(7 downto 0),
      Hsync_OBUF => Hsync_OBUF,
      Vsync_OBUF => Vsync_OBUF,
      addrb(13 downto 0) => fbOutAddr(13 downto 0),
      clk108M => clk108M,
      vgaBlue_OBUF(0) => vgaBlue_OBUF(0)
    );
\vgaBlue_OBUF[0]_inst\: unisim.vcomponents.OBUF
     port map (
      I => vgaBlue_OBUF(0),
      O => vgaBlue(0)
    );
\vgaBlue_OBUF[1]_inst\: unisim.vcomponents.OBUF
     port map (
      I => vgaBlue_OBUF(0),
      O => vgaBlue(1)
    );
\vgaBlue_OBUF[2]_inst\: unisim.vcomponents.OBUF
     port map (
      I => vgaBlue_OBUF(0),
      O => vgaBlue(2)
    );
\vgaBlue_OBUF[3]_inst\: unisim.vcomponents.OBUF
     port map (
      I => vgaBlue_OBUF(0),
      O => vgaBlue(3)
    );
\vgaGreen_OBUF[0]_inst\: unisim.vcomponents.OBUF
     port map (
      I => vgaBlue_OBUF(0),
      O => vgaGreen(0)
    );
\vgaGreen_OBUF[1]_inst\: unisim.vcomponents.OBUF
     port map (
      I => vgaBlue_OBUF(0),
      O => vgaGreen(1)
    );
\vgaGreen_OBUF[2]_inst\: unisim.vcomponents.OBUF
     port map (
      I => vgaBlue_OBUF(0),
      O => vgaGreen(2)
    );
\vgaGreen_OBUF[3]_inst\: unisim.vcomponents.OBUF
     port map (
      I => vgaBlue_OBUF(0),
      O => vgaGreen(3)
    );
\vgaRed_OBUF[0]_inst\: unisim.vcomponents.OBUF
     port map (
      I => vgaBlue_OBUF(0),
      O => vgaRed(0)
    );
\vgaRed_OBUF[1]_inst\: unisim.vcomponents.OBUF
     port map (
      I => vgaBlue_OBUF(0),
      O => vgaRed(1)
    );
\vgaRed_OBUF[2]_inst\: unisim.vcomponents.OBUF
     port map (
      I => vgaBlue_OBUF(0),
      O => vgaRed(2)
    );
\vgaRed_OBUF[3]_inst\: unisim.vcomponents.OBUF
     port map (
      I => vgaBlue_OBUF(0),
      O => vgaRed(3)
    );
end STRUCTURE;
