INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/OneDrive/Documents/School/Reconfigurable Hardware/Pynq Software/Multiplier/Multiplier/Multiplier.srcs/sources_1/new/FlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/OneDrive/Documents/School/Reconfigurable Hardware/Pynq Software/Multiplier/Multiplier/Multiplier.srcs/sources_1/new/Parrallel Buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ParallelBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/OneDrive/Documents/School/Reconfigurable Hardware/Pynq Software/Multiplier/Multiplier/Multiplier.srcs/sources_1/new/dataSplit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataSplit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/OneDrive/Documents/School/Reconfigurable Hardware/Pynq Software/Multiplier/Multiplier/Multiplier.srcs/sources_1/new/fixedcomputeBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixedcomputeBlock
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/monke/OneDrive/Documents/School/Reconfigurable Hardware/Pynq Software/Multiplier/Multiplier/Multiplier.srcs/sources_1/new/fixedcomputeBlock.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/OneDrive/Documents/School/Reconfigurable Hardware/Pynq Software/Multiplier/Multiplier/Multiplier.srcs/sources_1/new/fixedmultiplyCompute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixedmultiplyCompute
INFO: [VRFC 10-2458] undeclared symbol multiplicand_sign, assumed default net type wire [C:/Users/monke/OneDrive/Documents/School/Reconfigurable Hardware/Pynq Software/Multiplier/Multiplier/Multiplier.srcs/sources_1/new/fixedmultiplyCompute.v:24]
INFO: [VRFC 10-2458] undeclared symbol multiplier_sign, assumed default net type wire [C:/Users/monke/OneDrive/Documents/School/Reconfigurable Hardware/Pynq Software/Multiplier/Multiplier/Multiplier.srcs/sources_1/new/fixedmultiplyCompute.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/OneDrive/Documents/School/Reconfigurable Hardware/Pynq Software/Multiplier/Multiplier/Multiplier.srcs/sim_1/new/fixedcomputeBlock_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixedcomputeBlock_tb
