{
  "creator": "Yosys 0.9 (git sha1 1979e0b1, i686-w64-mingw32.static-g++ 5.5.0 -Os)",
  "modules": {
    "ICESTORM_LC": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:671"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CEN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CEN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:672"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:672"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:672"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:673"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:672"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:672"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:672"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:672"
          }
        },
        "LO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:673"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:673"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:672"
          }
        }
      }
    },
    "SB_CARRY": {
      "attributes": {
        "blackbox": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:138"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:138"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:138"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:138"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:138"
          }
        }
      }
    },
    "SB_DFF": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:144"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:144"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:144"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:144"
          }
        }
      }
    },
    "SB_DFFE": {
      "attributes": {
        "blackbox": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:149"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:149"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:149"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:149"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:149"
          }
        }
      }
    },
    "SB_DFFER": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:197"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:197"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:197"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:197"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:197"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:197"
          }
        }
      }
    },
    "SB_DFFES": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:215"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:215"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:215"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:215"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:215"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:215"
          }
        }
      }
    },
    "SB_DFFESR": {
      "attributes": {
        "blackbox": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:187"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:187"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:187"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:187"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:187"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:187"
          }
        }
      }
    },
    "SB_DFFESS": {
      "attributes": {
        "blackbox": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:205"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:205"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:205"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:205"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:205"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:205"
          }
        }
      }
    },
    "SB_DFFN": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:225"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:225"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:225"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:225"
          }
        }
      }
    },
    "SB_DFFNE": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:230"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:230"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:230"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:230"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:230"
          }
        }
      }
    },
    "SB_DFFNER": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:278"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:278"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:278"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:278"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:278"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:278"
          }
        }
      }
    },
    "SB_DFFNES": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:296"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:296"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:296"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:296"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:296"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:296"
          }
        }
      }
    },
    "SB_DFFNESR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:268"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:268"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:268"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:268"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:268"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:268"
          }
        }
      }
    },
    "SB_DFFNESS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:286"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:286"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:286"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:286"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:286"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:286"
          }
        }
      }
    },
    "SB_DFFNR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:244"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:244"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:244"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:244"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:244"
          }
        }
      }
    },
    "SB_DFFNS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:260"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:260"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:260"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:260"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:260"
          }
        }
      }
    },
    "SB_DFFNSR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:236"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:236"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:236"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:236"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:236"
          }
        }
      }
    },
    "SB_DFFNSS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:252"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:252"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:252"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:252"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:252"
          }
        }
      }
    },
    "SB_DFFR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:163"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:163"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:163"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:163"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:163"
          }
        }
      }
    },
    "SB_DFFS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:179"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:179"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:179"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:179"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:179"
          }
        }
      }
    },
    "SB_DFFSR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:155"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:155"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:155"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:155"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:155"
          }
        }
      }
    },
    "SB_DFFSS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:171"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:171"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:171"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:171"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:171"
          }
        }
      }
    },
    "SB_FILTER_50NS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1124"
      },
      "ports": {
        "FILTERIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "FILTEROUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FILTERIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1125"
          }
        },
        "FILTEROUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1126"
          }
        }
      }
    },
    "SB_GB": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:121"
      },
      "ports": {
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:123"
          }
        },
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:122"
          }
        }
      }
    },
    "SB_GB_IO": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:82"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:86"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:92"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:93"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:90"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:91"
          }
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:84"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:87"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:85"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:88"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:89"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:83"
          }
        }
      }
    },
    "SB_HFOSC": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:932"
      },
      "ports": {
        "TRIM0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TRIM1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TRIM2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TRIM3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TRIM4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TRIM5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "TRIM6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "TRIM7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TRIM8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TRIM9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:945"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:944"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:943"
          }
        },
        "TRIM0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:933"
          }
        },
        "TRIM1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:934"
          }
        },
        "TRIM2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:935"
          }
        },
        "TRIM3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:936"
          }
        },
        "TRIM4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:937"
          }
        },
        "TRIM5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:938"
          }
        },
        "TRIM6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:939"
          }
        },
        "TRIM7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:940"
          }
        },
        "TRIM8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:941"
          }
        },
        "TRIM9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:942"
          }
        }
      }
    },
    "SB_I2C": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1001"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "I2CIRQ": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "I2CWKUP": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SCLOE": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SDAOE": {
          "direction": "output",
          "bits": [ 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I2CIRQ": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1032"
          }
        },
        "I2CWKUP": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1033"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1031"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1012"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1011"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1010"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1009"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1008"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1007"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1006"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1005"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1002"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1020"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1019"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1018"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1017"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1016"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1015"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1014"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1013"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1030"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1029"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1028"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1027"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1026"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1025"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1024"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1023"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1003"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1004"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1021"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1034"
          }
        },
        "SCLOE": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1035"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1022"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1036"
          }
        },
        "SDAOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1037"
          }
        }
      }
    },
    "SB_IO": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:7"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:10"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:16"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:17"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:14"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:15"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:11"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:9"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:12"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:13"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:8"
          }
        }
      }
    },
    "SB_IO_I3C": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1130"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PU_ENB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WEAK_PU_ENB": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1133"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1139"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1140"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1137"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1138"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1134"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1132"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1135"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1136"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1131"
          }
        },
        "PU_ENB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1141"
          }
        },
        "WEAK_PU_ENB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1142"
          }
        }
      }
    },
    "SB_IO_OD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1199"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCKENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUTCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUTCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUTENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DOUT1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DOUT0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIN1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DIN0": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCKENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1202"
          }
        },
        "DIN0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1209"
          }
        },
        "DIN1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1208"
          }
        },
        "DOUT0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1207"
          }
        },
        "DOUT1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1206"
          }
        },
        "INPUTCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1203"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1201"
          }
        },
        "OUTPUTCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1204"
          }
        },
        "OUTPUTENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1205"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1200"
          }
        }
      }
    },
    "SB_LEDDA_IP": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1098"
      },
      "ports": {
        "LEDDCS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDDCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDDDAT7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "LEDDDAT6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LEDDDAT5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "LEDDDAT4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LEDDDAT3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LEDDDAT2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LEDDDAT1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "LEDDDAT0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LEDDADDR3": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "LEDDADDR2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "LEDDADDR1": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "LEDDADDR0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LEDDDEN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LEDDEXE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "LEDDRST": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PWMOUT0": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "PWMOUT1": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "PWMOUT2": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "LEDDON": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "LEDDADDR0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1112"
          }
        },
        "LEDDADDR1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1111"
          }
        },
        "LEDDADDR2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1110"
          }
        },
        "LEDDADDR3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1109"
          }
        },
        "LEDDCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1100"
          }
        },
        "LEDDCS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1099"
          }
        },
        "LEDDDAT0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1108"
          }
        },
        "LEDDDAT1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1107"
          }
        },
        "LEDDDAT2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1106"
          }
        },
        "LEDDDAT3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1105"
          }
        },
        "LEDDDAT4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1104"
          }
        },
        "LEDDDAT5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1103"
          }
        },
        "LEDDDAT6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1102"
          }
        },
        "LEDDDAT7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1101"
          }
        },
        "LEDDDEN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1113"
          }
        },
        "LEDDEXE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1114"
          }
        },
        "LEDDON": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1119"
          }
        },
        "LEDDRST": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1115"
          }
        },
        "PWMOUT0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1116"
          }
        },
        "PWMOUT1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1117"
          }
        },
        "PWMOUT2": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1118"
          }
        }
      }
    },
    "SB_LED_DRV_CUR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:977"
      },
      "ports": {
        "EN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDPU": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "EN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:978"
          }
        },
        "LEDPU": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:979"
          }
        }
      }
    },
    "SB_LFOSC": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:952"
      },
      "ports": {
        "CLKLFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKLFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKLF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKLF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:955"
          }
        },
        "CLKLFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:954"
          }
        },
        "CLKLFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:953"
          }
        }
      }
    },
    "SB_LUT4": {
      "attributes": {
        "blackbox": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:130"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:130"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:130"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:130"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:130"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:130"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1263"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1265"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1272"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1274"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1270"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1270"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1266"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1265"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1266"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1265"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1264"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1266"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1272"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1264"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1274"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1265"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1266"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1267"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1267"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1273"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1271"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1271"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1269"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1269"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1268"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1268"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1272"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1274"
          }
        }
      }
    },
    "SB_PLL40_2F_CORE": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:814"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:823"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:821"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:820"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:825"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:822"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:816"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:818"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:817"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:819"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:815"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:824"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:828"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:827"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:826"
          }
        }
      }
    },
    "SB_PLL40_2F_PAD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:849"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:858"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:856"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:855"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:860"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:857"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:850"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:851"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:853"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:852"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:854"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:859"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:863"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:862"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:861"
          }
        }
      }
    },
    "SB_PLL40_2_PAD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:780"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:789"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:787"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:786"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:791"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:788"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:781"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:782"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:784"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:783"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:785"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:790"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:794"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:793"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:792"
          }
        }
      }
    },
    "SB_PLL40_CORE": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:718"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:725"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:723"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:722"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:727"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:724"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:720"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:721"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:719"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:726"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:730"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:729"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:728"
          }
        }
      }
    },
    "SB_PLL40_PAD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:749"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:756"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:754"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:753"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:758"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:755"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:750"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:751"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:752"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:757"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:761"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:760"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:759"
          }
        }
      }
    },
    "SB_RAM40_4K": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:306"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:312"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:309"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:308"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:308"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:307"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:308"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:311"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:310"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:310"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:312"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:310"
          }
        }
      }
    },
    "SB_RAM40_4KNR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:474"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:480"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:477"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:476"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:476"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:475"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:476"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:479"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:478"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:478"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:480"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:478"
          }
        }
      }
    },
    "SB_RAM40_4KNRNW": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:604"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:610"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:607"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:606"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:606"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:605"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:606"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:609"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:608"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:608"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:610"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:608"
          }
        }
      }
    },
    "SB_RAM40_4KNW": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:539"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:545"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:542"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:541"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:541"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:540"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:541"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:544"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:543"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:543"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:545"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:543"
          }
        }
      }
    },
    "SB_RGBA_DRV": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:960"
      },
      "ports": {
        "CURREN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CURREN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:961"
          }
        },
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:966"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:963"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:967"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:964"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:968"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:965"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:962"
          }
        }
      }
    },
    "SB_RGB_DRV": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:984"
      },
      "ports": {
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGBPU": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:990"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:986"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:991"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:987"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:992"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:988"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:985"
          }
        },
        "RGBPU": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:989"
          }
        }
      }
    },
    "SB_SPI": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1044"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "MI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SCKI": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SCSNI": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SPIIRQ": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SPIWKUP": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SOE": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "MO": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "MOE": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "SCKO": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "SCKOE": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "MCSNO3": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "MCSNO2": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "MCSNO1": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "MCSNO0": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "MCSNOE3": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "MCSNOE2": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "MCSNOE1": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "MCSNOE0": {
          "direction": "output",
          "bits": [ 49 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MCSNO0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1088"
          }
        },
        "MCSNO1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1087"
          }
        },
        "MCSNO2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1086"
          }
        },
        "MCSNO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1085"
          }
        },
        "MCSNOE0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1092"
          }
        },
        "MCSNOE1": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1091"
          }
        },
        "MCSNOE2": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1090"
          }
        },
        "MCSNOE3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1089"
          }
        },
        "MI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1064"
          }
        },
        "MO": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1081"
          }
        },
        "MOE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1082"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1076"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1055"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1054"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1053"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1052"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1051"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1050"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1049"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1048"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1045"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1063"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1062"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1061"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1060"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1059"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1058"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1057"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1056"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1075"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1074"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1073"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1072"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1071"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1070"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1069"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1068"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1046"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1047"
          }
        },
        "SCKI": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1066"
          }
        },
        "SCKO": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1083"
          }
        },
        "SCKOE": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1084"
          }
        },
        "SCSNI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1067"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1065"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1079"
          }
        },
        "SOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1080"
          }
        },
        "SPIIRQ": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1077"
          }
        },
        "SPIWKUP": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1078"
          }
        }
      }
    },
    "SB_SPRAM256KA": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:893"
      },
      "ports": {
        "ADDRESS": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "DATAIN": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "MASKWREN": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "WREN": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CHIPSELECT": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CLOCK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "STANDBY": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "POWEROFF": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRESS": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:894"
          }
        },
        "CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:897"
          }
        },
        "CLOCK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:897"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:895"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:898"
          }
        },
        "MASKWREN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:896"
          }
        },
        "POWEROFF": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:897"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:897"
          }
        },
        "STANDBY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:897"
          }
        },
        "WREN": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:897"
          }
        }
      }
    },
    "SB_WARMBOOT": {
      "attributes": {
        "keep": 1,
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:886"
      },
      "ports": {
        "BOOT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BOOT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:887"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:889"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:888"
          }
        }
      }
    },
    "min_transmit_fsm": {
      "attributes": {
        "dynports": 1,
        "top": 1,
        "src": "min_transmit_fsm.v:28"
      },
      "ports": {
        "i_clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "i_rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "i_en": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "i_id": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12 ]
        },
        "i_data": {
          "direction": "input",
          "bits": [ 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44 ]
        },
        "o_istx": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "o_data": {
          "direction": "output",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53 ]
        },
        "o_state": {
          "direction": "output",
          "bits": [ 54, 55, 56, "0", "0", "0", "0", "0" ]
        },
        "cnt_rst": {
          "direction": "output",
          "bits": [ 57 ]
        },
        "cnt_en": {
          "direction": "output",
          "bits": [ 58 ]
        }
      },
      "cells": {
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6314": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16384
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 59 ],
            "I1": [ 60 ],
            "I2": [ 61 ],
            "I3": [ 62 ],
            "O": [ 63 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6315": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 64 ],
            "I1": [ 65 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 59 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6316": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 256
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 66 ],
            "I1": [ 67 ],
            "I2": [ 68 ],
            "I3": [ 69 ],
            "O": [ 64 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6317": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 70 ],
            "I1": [ 71 ],
            "I2": [ 72 ],
            "I3": [ 73 ],
            "O": [ 60 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6318": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4096
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 66 ],
            "I1": [ 67 ],
            "I2": [ 69 ],
            "I3": [ 68 ],
            "O": [ 72 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6319": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4096
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 66 ],
            "I1": [ 68 ],
            "I2": [ 67 ],
            "I3": [ 69 ],
            "O": [ 70 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6320": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 74 ],
            "I1": [ 75 ],
            "I2": [ 76 ],
            "I3": [ 77 ],
            "O": [ 61 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6321": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 256
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 69 ],
            "I1": [ 66 ],
            "I2": [ 68 ],
            "I3": [ 67 ],
            "O": [ 76 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6322": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4096
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 69 ],
            "I1": [ 66 ],
            "I2": [ 67 ],
            "I3": [ 68 ],
            "O": [ 74 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6323": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 773
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 78 ],
            "I1": [ 79 ],
            "I2": [ 80 ],
            "I3": [ 81 ],
            "O": [ 62 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6324": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 69 ],
            "I1": [ 68 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 81 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6325": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61441
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 69 ],
            "I1": [ 68 ],
            "I2": [ 67 ],
            "I3": [ 66 ],
            "O": [ 80 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6326": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 67 ],
            "I1": [ 66 ],
            "I2": [ 82 ],
            "I3": [ "0" ],
            "O": [ 78 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6327": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 66 ],
            "I1": [ 67 ],
            "I2": [ 82 ],
            "I3": [ "0" ],
            "O": [ 79 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6328": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16384
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 83 ],
            "I1": [ 62 ],
            "I2": [ 84 ],
            "I3": [ 85 ],
            "O": [ 86 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6329": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 64 ],
            "I1": [ 87 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 83 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6330": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 88 ],
            "I1": [ 70 ],
            "I2": [ 72 ],
            "I3": [ 89 ],
            "O": [ 84 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6331": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 90 ],
            "I1": [ 74 ],
            "I2": [ 76 ],
            "I3": [ 91 ],
            "O": [ 85 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6332": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 58 ],
            "I1": [ 45 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 92 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6333": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 127
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 54 ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ "0" ],
            "O": [ 58 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6334": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 254
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 54 ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ "0" ],
            "O": [ 45 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6337": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 92 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 47 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6338": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 86 ],
            "I1": [ 92 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 53 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6340": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 93 ],
            "I1": [ 94 ],
            "I2": [ 58 ],
            "I3": [ "0" ],
            "O": [ 95 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6341": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 7
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 79 ],
            "I1": [ 81 ],
            "I2": [ 78 ],
            "I3": [ "0" ],
            "O": [ 94 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6342": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 67 ],
            "I1": [ 66 ],
            "I2": [ 81 ],
            "I3": [ "0" ],
            "O": [ 93 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6343": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 74 ],
            "I1": [ 96 ],
            "I2": [ 76 ],
            "I3": [ 97 ],
            "O": [ 98 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6344": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 70 ],
            "I1": [ 99 ],
            "I2": [ 72 ],
            "I3": [ 100 ],
            "O": [ 101 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6347": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 112
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 102 ],
            "I1": [ 95 ],
            "I2": [ 45 ],
            "I3": [ "0" ],
            "O": [ 48 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6349": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16384
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 103 ],
            "I1": [ 62 ],
            "I2": [ 104 ],
            "I3": [ 105 ],
            "O": [ 106 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6350": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 64 ],
            "I1": [ 107 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 103 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6351": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 70 ],
            "I1": [ 108 ],
            "I2": [ 72 ],
            "I3": [ 109 ],
            "O": [ 104 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6352": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 74 ],
            "I1": [ 110 ],
            "I2": [ 76 ],
            "I3": [ 111 ],
            "O": [ 105 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6355": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 106 ],
            "I1": [ 92 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 49 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6356": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32512
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 95 ],
            "I1": [ 112 ],
            "I2": [ 113 ],
            "I3": [ 45 ],
            "O": [ 50 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6357": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 112
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 114 ],
            "I1": [ 74 ],
            "I2": [ 115 ],
            "I3": [ "0" ],
            "O": [ 112 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6358": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 70 ],
            "I1": [ 116 ],
            "I2": [ 64 ],
            "I3": [ 117 ],
            "O": [ 115 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6359": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 76 ],
            "I1": [ 118 ],
            "I2": [ 72 ],
            "I3": [ 119 ],
            "O": [ 113 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6364": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 112
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 62 ],
            "I1": [ 120 ],
            "I2": [ 92 ],
            "I3": [ "0" ],
            "O": [ 51 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6365": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 28672
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 121 ],
            "I1": [ 70 ],
            "I2": [ 122 ],
            "I3": [ 123 ],
            "O": [ 120 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6366": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 124 ],
            "I1": [ 64 ],
            "I2": [ 72 ],
            "I3": [ 125 ],
            "O": [ 122 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6367": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 126 ],
            "I1": [ 74 ],
            "I2": [ 76 ],
            "I3": [ 127 ],
            "O": [ 123 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6370": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 95 ],
            "I1": [ 128 ],
            "I2": [ 129 ],
            "I3": [ "0" ],
            "O": [ 130 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6371": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 112
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 131 ],
            "I1": [ 74 ],
            "I2": [ 132 ],
            "I3": [ "0" ],
            "O": [ 128 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6372": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 70 ],
            "I1": [ 133 ],
            "I2": [ 64 ],
            "I3": [ 134 ],
            "O": [ 132 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6373": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 76 ],
            "I1": [ 135 ],
            "I2": [ 72 ],
            "I3": [ 136 ],
            "O": [ 129 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6392": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 130 ],
            "I1": [ 45 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 52 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6405": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 11
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 82 ],
            "I1": [ 45 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 82 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6406": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 56 ],
            "I1": [ 55 ],
            "I2": [ 54 ],
            "I3": [ "0" ],
            "O": [ 57 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6407": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 254
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 45 ],
            "I1": [ 3 ],
            "I2": [ 4 ],
            "I3": [ "0" ],
            "O": [ 137 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6408": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 45 ],
            "I1": [ 3 ],
            "I2": [ 4 ],
            "I3": [ "0" ],
            "O": [ 138 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6411": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 224
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 69 ],
            "I1": [ 57 ],
            "I2": [ 58 ],
            "I3": [ "0" ],
            "O": [ 139 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6412": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 93 ],
            "I1": [ 140 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 141 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6413": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 93 ],
            "I1": [ 142 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 143 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6414": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 93 ],
            "I1": [ 144 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 145 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6415": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 143
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 146 ],
            "I1": [ 55 ],
            "I2": [ 147 ],
            "I3": [ 54 ],
            "O": [ 148 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6416": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 57344
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 149 ],
            "I1": [ 150 ],
            "I2": [ 151 ],
            "I3": [ 152 ],
            "O": [ 146 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6417": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 153 ],
            "I1": [ 154 ],
            "I2": [ 155 ],
            "I3": [ 120 ],
            "O": [ 150 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6418": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 59 ],
            "I1": [ 60 ],
            "I2": [ 61 ],
            "I3": [ "0" ],
            "O": [ 153 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6419": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 83 ],
            "I1": [ 84 ],
            "I2": [ 85 ],
            "I3": [ "0" ],
            "O": [ 154 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6420": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 103 ],
            "I1": [ 104 ],
            "I2": [ 105 ],
            "I3": [ "0" ],
            "O": [ 155 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6421": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 128 ],
            "I2": [ 129 ],
            "I3": [ "0" ],
            "O": [ 152 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6422": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 102 ],
            "I1": [ 156 ],
            "I2": [ 157 ],
            "I3": [ "0" ],
            "O": [ 151 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6423": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1792
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 158 ],
            "I1": [ 76 ],
            "I2": [ 93 ],
            "I3": [ 159 ],
            "O": [ 156 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6424": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 160 ],
            "I1": [ 74 ],
            "I2": [ 70 ],
            "I3": [ 161 ],
            "O": [ 159 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6425": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 162 ],
            "I1": [ 113 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 157 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6426": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 163 ],
            "I1": [ 64 ],
            "I2": [ 72 ],
            "I3": [ 164 ],
            "O": [ 162 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6427": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 47617
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 67 ],
            "I1": [ 69 ],
            "I2": [ 68 ],
            "I3": [ 66 ],
            "O": [ 149 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6428": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4096
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 69 ],
            "I1": [ 67 ],
            "I2": [ 66 ],
            "I3": [ 68 ],
            "O": [ 165 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6429": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 248
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 147 ],
            "I1": [ 146 ],
            "I2": [ 166 ],
            "I3": [ "0" ],
            "O": [ 167 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6430": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 165 ],
            "I1": [ 54 ],
            "I2": [ 56 ],
            "I3": [ "0" ],
            "O": [ 147 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6431": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 20
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 56 ],
            "I1": [ 54 ],
            "I2": [ 55 ],
            "I3": [ "0" ],
            "O": [ 166 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6432": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 79
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 168 ],
            "I1": [ 45 ],
            "I2": [ 58 ],
            "I3": [ "0" ],
            "O": [ 46 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6433": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 156 ],
            "I1": [ 94 ],
            "I2": [ 162 ],
            "I3": [ "0" ],
            "O": [ 168 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6435": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 68 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 169 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6436": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 57 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 170 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6437": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 560
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 171 ],
            "I1": [ 67 ],
            "I2": [ 68 ],
            "I3": [ 69 ],
            "O": [ 172 ]
          }
        },
        "$abc$6310$auto$blifparse.cc:492:parse_blif$6438": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 45056
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 66 ],
            "I1": [ 172 ],
            "I2": [ 98 ],
            "I3": [ 101 ],
            "O": [ 102 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$2109.slice[0].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:61|../counter_modn/counter_modn.v:40|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 69 ],
            "I3": [ "0" ],
            "O": [ 140 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$2109.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:61|../counter_modn/counter_modn.v:40|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 69 ],
            "CO": [ 173 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$2109.slice[2].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:61|../counter_modn/counter_modn.v:40|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 67 ],
            "I3": [ 173 ],
            "O": [ 142 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$2109.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:61|../counter_modn/counter_modn.v:40|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 173 ],
            "CO": [ 174 ],
            "I0": [ "0" ],
            "I1": [ 67 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$2109.slice[3].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:61|../counter_modn/counter_modn.v:40|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 66 ],
            "I3": [ 174 ],
            "O": [ 144 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2955": {
          "hide_name": 1,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 148 ],
            "E": [ 137 ],
            "Q": [ 54 ],
            "S": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2956": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 167 ],
            "E": [ 137 ],
            "Q": [ 55 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2957": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 170 ],
            "E": [ 137 ],
            "Q": [ 56 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2958": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 13 ],
            "E": [ 138 ],
            "Q": [ 160 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2959": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 14 ],
            "E": [ 138 ],
            "Q": [ 75 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2960": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 15 ],
            "E": [ 138 ],
            "Q": [ 96 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2961": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 16 ],
            "E": [ 138 ],
            "Q": [ 110 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2962": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 17 ],
            "E": [ 138 ],
            "Q": [ 114 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2963": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 18 ],
            "E": [ 138 ],
            "Q": [ 126 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2964": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 19 ],
            "E": [ 138 ],
            "Q": [ 131 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2965": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 20 ],
            "E": [ 138 ],
            "Q": [ 90 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2966": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 21 ],
            "E": [ 138 ],
            "Q": [ 161 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2967": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 22 ],
            "E": [ 138 ],
            "Q": [ 71 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2968": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 23 ],
            "E": [ 138 ],
            "Q": [ 99 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2969": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 24 ],
            "E": [ 138 ],
            "Q": [ 108 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2970": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 25 ],
            "E": [ 138 ],
            "Q": [ 116 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2971": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 26 ],
            "E": [ 138 ],
            "Q": [ 121 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2972": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 27 ],
            "E": [ 138 ],
            "Q": [ 133 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2973": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 28 ],
            "E": [ 138 ],
            "Q": [ 88 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2974": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 29 ],
            "E": [ 138 ],
            "Q": [ 158 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2975": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 30 ],
            "E": [ 138 ],
            "Q": [ 77 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2976": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 31 ],
            "E": [ 138 ],
            "Q": [ 97 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2977": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 32 ],
            "E": [ 138 ],
            "Q": [ 111 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2978": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 33 ],
            "E": [ 138 ],
            "Q": [ 118 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2979": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 34 ],
            "E": [ 138 ],
            "Q": [ 127 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2980": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 35 ],
            "E": [ 138 ],
            "Q": [ 135 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2981": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 36 ],
            "E": [ 138 ],
            "Q": [ 91 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2982": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 37 ],
            "E": [ 138 ],
            "Q": [ 164 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2983": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 38 ],
            "E": [ 138 ],
            "Q": [ 73 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2984": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 39 ],
            "E": [ 138 ],
            "Q": [ 100 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2985": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 40 ],
            "E": [ 138 ],
            "Q": [ 109 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2986": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 41 ],
            "E": [ 138 ],
            "Q": [ 119 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2987": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 42 ],
            "E": [ 138 ],
            "Q": [ 125 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2988": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 43 ],
            "E": [ 138 ],
            "Q": [ 136 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2989": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 44 ],
            "E": [ 138 ],
            "Q": [ 89 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2990": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 5 ],
            "E": [ 138 ],
            "Q": [ 163 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2991": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 6 ],
            "E": [ 138 ],
            "Q": [ 65 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2992": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 7 ],
            "E": [ 138 ],
            "Q": [ 171 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2993": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 8 ],
            "E": [ 138 ],
            "Q": [ 107 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2994": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 9 ],
            "E": [ 138 ],
            "Q": [ 117 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2995": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 10 ],
            "E": [ 138 ],
            "Q": [ 124 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2996": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 11 ],
            "E": [ 138 ],
            "Q": [ 134 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$2997": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:113|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 12 ],
            "E": [ 138 ],
            "Q": [ 87 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$3030": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:61|../counter_modn/counter_modn.v:30|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 141 ],
            "E": [ 58 ],
            "Q": [ 69 ],
            "R": [ 57 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$3031": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:61|../counter_modn/counter_modn.v:30|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 169 ],
            "E": [ 139 ],
            "Q": [ 68 ],
            "R": [ 57 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$3032": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:61|../counter_modn/counter_modn.v:30|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 143 ],
            "E": [ 58 ],
            "Q": [ 67 ],
            "R": [ 57 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$3033": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "min_transmit_fsm.v:61|../counter_modn/counter_modn.v:30|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 145 ],
            "E": [ 58 ],
            "Q": [ 66 ],
            "R": [ 57 ]
          }
        }
      },
      "netnames": {
        "$abc$6310$0$mem2reg_rd$\\i_array$min_transmit_fsm.v:137$740_DATA[7:0]$746[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 168 ],
          "attributes": {
            "src": "min_transmit_fsm.v:130"
          }
        },
        "$abc$6310$0$mem2reg_rd$\\i_array$min_transmit_fsm.v:137$740_DATA[7:0]$746[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 63 ],
          "attributes": {
            "src": "min_transmit_fsm.v:130"
          }
        },
        "$abc$6310$0$mem2reg_rd$\\i_array$min_transmit_fsm.v:137$740_DATA[7:0]$746[3]_new_inv_": {
          "hide_name": 1,
          "bits": [ 106 ],
          "attributes": {
            "src": "min_transmit_fsm.v:130"
          }
        },
        "$abc$6310$0$mem2reg_rd$\\i_array$min_transmit_fsm.v:137$740_DATA[7:0]$746[7]_new_inv_": {
          "hide_name": 1,
          "bits": [ 86 ],
          "attributes": {
            "src": "min_transmit_fsm.v:130"
          }
        },
        "$abc$6310$3\\state_next[2:0][0]_new_": {
          "hide_name": 1,
          "bits": [ 165 ],
          "attributes": {
            "src": "min_transmit_fsm.v:130"
          }
        },
        "$abc$6310$5\\state_next[2:0][0]_new_": {
          "hide_name": 1,
          "bits": [ 146 ],
          "attributes": {
          }
        },
        "$abc$6310$auto$dff2dffe.cc:158:make_patterns_logic$5005": {
          "hide_name": 1,
          "bits": [ 137 ],
          "attributes": {
          }
        },
        "$abc$6310$auto$dff2dffe.cc:175:make_patterns_logic$5056": {
          "hide_name": 1,
          "bits": [ 138 ],
          "attributes": {
          }
        },
        "$abc$6310$auto$dff2dffe.cc:175:make_patterns_logic$6088": {
          "hide_name": 1,
          "bits": [ 139 ],
          "attributes": {
          }
        },
        "$abc$6310$auto$opt_reduce.cc:132:opt_mux$2057_new_": {
          "hide_name": 1,
          "bits": [ 92 ],
          "attributes": {
          }
        },
        "$abc$6310$auto$simplemap.cc:127:simplemap_reduce$2341[0]_new_": {
          "hide_name": 1,
          "bits": [ 166 ],
          "attributes": {
          }
        },
        "$abc$6310$auto$simplemap.cc:127:simplemap_reduce$4542[2]_new_inv_": {
          "hide_name": 1,
          "bits": [ 162 ],
          "attributes": {
          }
        },
        "$abc$6310$auto$simplemap.cc:127:simplemap_reduce$4666[2]_new_inv_": {
          "hide_name": 1,
          "bits": [ 122 ],
          "attributes": {
          }
        },
        "$abc$6310$auto$simplemap.cc:127:simplemap_reduce$4775[2]_new_inv_": {
          "hide_name": 1,
          "bits": [ 159 ],
          "attributes": {
          }
        },
        "$abc$6310$auto$simplemap.cc:127:simplemap_reduce$4788[4]_new_": {
          "hide_name": 1,
          "bits": [ 59 ],
          "attributes": {
          }
        },
        "$abc$6310$auto$simplemap.cc:127:simplemap_reduce$4814[4]_new_": {
          "hide_name": 1,
          "bits": [ 103 ],
          "attributes": {
          }
        },
        "$abc$6310$auto$simplemap.cc:127:simplemap_reduce$4827[3]_new_inv_": {
          "hide_name": 1,
          "bits": [ 113 ],
          "attributes": {
          }
        },
        "$abc$6310$auto$simplemap.cc:127:simplemap_reduce$4853[3]_new_inv_": {
          "hide_name": 1,
          "bits": [ 129 ],
          "attributes": {
          }
        },
        "$abc$6310$auto$simplemap.cc:127:simplemap_reduce$4866[4]_new_": {
          "hide_name": 1,
          "bits": [ 83 ],
          "attributes": {
          }
        },
        "$abc$6310$auto$simplemap.cc:250:simplemap_eqne$6076[3]_new_": {
          "hide_name": 1,
          "bits": [ 93 ],
          "attributes": {
          }
        },
        "$abc$6310$auto$simplemap.cc:309:simplemap_lut$2358[2]_new_": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
          }
        },
        "$abc$6310$auto$simplemap.cc:309:simplemap_lut$2456_new_": {
          "hide_name": 1,
          "bits": [ 74 ],
          "attributes": {
          }
        },
        "$abc$6310$auto$simplemap.cc:309:simplemap_lut$2526_new_": {
          "hide_name": 1,
          "bits": [ 76 ],
          "attributes": {
          }
        },
        "$abc$6310$auto$simplemap.cc:309:simplemap_lut$2565_new_": {
          "hide_name": 1,
          "bits": [ 72 ],
          "attributes": {
          }
        },
        "$abc$6310$auto$simplemap.cc:309:simplemap_lut$2614_new_": {
          "hide_name": 1,
          "bits": [ 64 ],
          "attributes": {
          }
        },
        "$abc$6310$auto$simplemap.cc:309:simplemap_lut$2634_new_": {
          "hide_name": 1,
          "bits": [ 70 ],
          "attributes": {
          }
        },
        "$abc$6310$new_n141_": {
          "hide_name": 1,
          "bits": [ 60 ],
          "attributes": {
          }
        },
        "$abc$6310$new_n144_": {
          "hide_name": 1,
          "bits": [ 61 ],
          "attributes": {
          }
        },
        "$abc$6310$new_n147_": {
          "hide_name": 1,
          "bits": [ 62 ],
          "attributes": {
          }
        },
        "$abc$6310$new_n150_": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
          }
        },
        "$abc$6310$new_n151_": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
          }
        },
        "$abc$6310$new_n154_": {
          "hide_name": 1,
          "bits": [ 84 ],
          "attributes": {
          }
        },
        "$abc$6310$new_n155_": {
          "hide_name": 1,
          "bits": [ 85 ],
          "attributes": {
          }
        },
        "$abc$6310$new_n164_": {
          "hide_name": 1,
          "bits": [ 95 ],
          "attributes": {
          }
        },
        "$abc$6310$new_n165_": {
          "hide_name": 1,
          "bits": [ 94 ],
          "attributes": {
          }
        },
        "$abc$6310$new_n168_": {
          "hide_name": 1,
          "bits": [ 98 ],
          "attributes": {
          }
        },
        "$abc$6310$new_n169_": {
          "hide_name": 1,
          "bits": [ 101 ],
          "attributes": {
          }
        },
        "$abc$6310$new_n178_": {
          "hide_name": 1,
          "bits": [ 104 ],
          "attributes": {
          }
        },
        "$abc$6310$new_n179_": {
          "hide_name": 1,
          "bits": [ 105 ],
          "attributes": {
          }
        },
        "$abc$6310$new_n184_": {
          "hide_name": 1,
          "bits": [ 112 ],
          "attributes": {
          }
        },
        "$abc$6310$new_n185_": {
          "hide_name": 1,
          "bits": [ 115 ],
          "attributes": {
          }
        },
        "$abc$6310$new_n192_": {
          "hide_name": 1,
          "bits": [ 120 ],
          "attributes": {
          }
        },
        "$abc$6310$new_n194_": {
          "hide_name": 1,
          "bits": [ 123 ],
          "attributes": {
          }
        },
        "$abc$6310$new_n197_": {
          "hide_name": 1,
          "bits": [ 130 ],
          "attributes": {
          }
        },
        "$abc$6310$new_n198_": {
          "hide_name": 1,
          "bits": [ 128 ],
          "attributes": {
          }
        },
        "$abc$6310$new_n199_": {
          "hide_name": 1,
          "bits": [ 132 ],
          "attributes": {
          }
        },
        "$abc$6310$new_n244_": {
          "hide_name": 1,
          "bits": [ 150 ],
          "attributes": {
          }
        },
        "$abc$6310$new_n245_": {
          "hide_name": 1,
          "bits": [ 153 ],
          "attributes": {
          }
        },
        "$abc$6310$new_n246_": {
          "hide_name": 1,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "$abc$6310$new_n247_": {
          "hide_name": 1,
          "bits": [ 155 ],
          "attributes": {
          }
        },
        "$abc$6310$new_n248_": {
          "hide_name": 1,
          "bits": [ 152 ],
          "attributes": {
          }
        },
        "$abc$6310$new_n249_": {
          "hide_name": 1,
          "bits": [ 151 ],
          "attributes": {
          }
        },
        "$abc$6310$new_n250_": {
          "hide_name": 1,
          "bits": [ 156 ],
          "attributes": {
          }
        },
        "$abc$6310$new_n252_": {
          "hide_name": 1,
          "bits": [ 157 ],
          "attributes": {
          }
        },
        "$abc$6310$new_n260_": {
          "hide_name": 1,
          "bits": [ 147 ],
          "attributes": {
          }
        },
        "$abc$6310$new_n267_": {
          "hide_name": 1,
          "bits": [ 172 ],
          "attributes": {
          }
        },
        "$abc$6310$new_n268_": {
          "hide_name": 1,
          "bits": [ 102 ],
          "attributes": {
          }
        },
        "$abc$6310$techmap$procmux$1795.$reduce_or$C:\\Users\\brett\\fpga\\yosys\\share\\techmap.v:445$2691_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 149 ],
          "attributes": {
            "src": "min_transmit_fsm.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\techmap.v:445"
          }
        },
        "$abc$6310$techmap$procmux$1970.$reduce_or$C:\\Users\\brett\\fpga\\yosys\\share\\techmap.v:445$2368_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "min_transmit_fsm.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\techmap.v:445"
          }
        },
        "$abc$6310$techmap\\counter.$add$../counter_modn/counter_modn.v:40$1711_Y[0]": {
          "hide_name": 1,
          "bits": [ 140 ],
          "attributes": {
            "src": "min_transmit_fsm.v:61|../counter_modn/counter_modn.v:40"
          }
        },
        "$abc$6310$techmap\\counter.$add$../counter_modn/counter_modn.v:40$1711_Y[2]": {
          "hide_name": 1,
          "bits": [ 142 ],
          "attributes": {
            "src": "min_transmit_fsm.v:61|../counter_modn/counter_modn.v:40"
          }
        },
        "$abc$6310$techmap\\counter.$add$../counter_modn/counter_modn.v:40$1711_Y[3]": {
          "hide_name": 1,
          "bits": [ 144 ],
          "attributes": {
            "src": "min_transmit_fsm.v:61|../counter_modn/counter_modn.v:40"
          }
        },
        "$abc$6310$techmap\\counter.$procmux$2002_Y[0]": {
          "hide_name": 1,
          "bits": [ 141 ],
          "attributes": {
          }
        },
        "$abc$6310$techmap\\counter.$procmux$2002_Y[1]": {
          "hide_name": 1,
          "bits": [ 169 ],
          "attributes": {
          }
        },
        "$abc$6310$techmap\\counter.$procmux$2002_Y[2]": {
          "hide_name": 1,
          "bits": [ 143 ],
          "attributes": {
          }
        },
        "$abc$6310$techmap\\counter.$procmux$2002_Y[3]": {
          "hide_name": 1,
          "bits": [ 145 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:474:replace_alu$2109.C": {
          "hide_name": 1,
          "bits": [ "0", 69, 173, 174 ],
          "attributes": {
            "src": "min_transmit_fsm.v:61|../counter_modn/counter_modn.v:40|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:43"
          }
        },
        "body_cnt": {
          "hide_name": 0,
          "bits": [ 69, 68, 67, 66 ],
          "attributes": {
            "src": "min_transmit_fsm.v:59"
          }
        },
        "body_counter_en": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "init": 0,
            "src": "min_transmit_fsm.v:58"
          }
        },
        "body_counter_rst": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "init": 1,
            "src": "min_transmit_fsm.v:58"
          }
        },
        "cnt_en": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "min_transmit_fsm.v:55"
          }
        },
        "cnt_rst": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "min_transmit_fsm.v:55"
          }
        },
        "counter.i_clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "min_transmit_fsm.v:61|../counter_modn/counter_modn.v:20"
          }
        },
        "counter.i_data": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x" ],
          "attributes": {
            "src": "min_transmit_fsm.v:61|../counter_modn/counter_modn.v:21"
          }
        },
        "counter.i_en": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "min_transmit_fsm.v:61|../counter_modn/counter_modn.v:20"
          }
        },
        "counter.i_ld": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "min_transmit_fsm.v:61|../counter_modn/counter_modn.v:20"
          }
        },
        "counter.i_rst": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "min_transmit_fsm.v:61|../counter_modn/counter_modn.v:20"
          }
        },
        "counter.next": {
          "hide_name": 0,
          "bits": [ 69, 68, 67, 66 ],
          "attributes": {
            "src": "min_transmit_fsm.v:61|../counter_modn/counter_modn.v:23"
          }
        },
        "counter.o_data": {
          "hide_name": 0,
          "bits": [ 69, 68, 67, 66 ],
          "attributes": {
            "src": "min_transmit_fsm.v:61|../counter_modn/counter_modn.v:22"
          }
        },
        "crc": {
          "hide_name": 0,
          "bits": [ "0", 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 182, 183, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 193 ],
          "attributes": {
            "src": "min_transmit_fsm.v:51",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "crc32.data_in": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53 ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:54"
          }
        },
        "crc32.data_val": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:209"
          }
        },
        "crc32.i": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:211"
          }
        },
        "crc32.j": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:211"
          }
        },
        "crc32.lfsr_mask_data[0]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_data[10]": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "1", "0", "1", "1", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_data[11]": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "1", "1", "0", "1", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_data[12]": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0", "1", "1", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_data[13]": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "1", "0", "1", "1", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_data[14]": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "1", "1", "0", "1", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_data[15]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "1", "1", "0", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_data[16]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "1", "1", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_data[17]": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "0", "1", "1", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_data[18]": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "0", "0", "1", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_data[19]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "0", "0", "0", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_data[1]": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "0", "0", "0", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_data[20]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "0", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_data[21]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "1", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_data[22]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "1", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_data[23]": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_data[24]": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0", "0", "0", "0", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_data[25]": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "1", "0", "0", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_data[26]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "1", "0", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_data[27]": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "1", "1", "0", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_data[28]": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "0", "1", "1", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_data[29]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "0", "0", "1", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_data[2]": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0", "0", "0", "0", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_data[30]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "0", "0", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_data[31]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "1", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_data[3]": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "1", "0", "0", "0", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_data[4]": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "1", "1", "0", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_data[5]": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "1", "1", "1", "0", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_data[6]": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0", "1", "1", "1", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_data[7]": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "1", "0", "1", "1", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_data[8]": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "1", "1", "0", "1", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_data[9]": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0", "1", "1", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_state[0]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_state[10]": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "1", "1", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_state[11]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "1", "0", "1", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_state[12]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "1", "1", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_state[13]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "1", "0", "1", "1", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_state[14]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "1", "0", "1", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_state[15]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "1", "0", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_state[16]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "1", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_state[17]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "1", "1", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_state[18]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "1", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_state[19]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_state[1]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_state[20]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_state[21]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_state[22]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_state[23]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_state[24]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "0", "0", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_state[25]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_state[26]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_state[27]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "1", "0", "0", "1", "1", "0", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_state[28]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "1", "0", "0", "1", "1", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_state[29]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "1", "0", "0", "1", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_state[2]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "0", "0", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_state[30]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "1", "0", "0", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_state[31]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "1", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_state[3]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "1", "0", "0", "0", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_state[4]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "1", "0", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_state[5]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "1", "1", "0", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_state[6]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "1", "1", "1", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_state[7]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "1", "1", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_state[8]": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "1", "0", "1", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.lfsr_mask_state[9]": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "1", "1", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.output_mask_data[0]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.output_mask_data[1]": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "0", "0", "0", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.output_mask_data[2]": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.output_mask_data[3]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "0", "0", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.output_mask_data[4]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "0", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.output_mask_data[5]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "1", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.output_mask_data[6]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "1", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.output_mask_data[7]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.output_mask_state[0]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.output_mask_state[1]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.output_mask_state[2]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.output_mask_state[3]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.output_mask_state[4]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.output_mask_state[5]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.output_mask_state[6]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.output_mask_state[7]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:36"
          }
        },
        "crc32.state_in": {
          "hide_name": 0,
          "bits": [ 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82 ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:55"
          }
        },
        "crc32.state_out": {
          "hide_name": 0,
          "bits": [ "0", 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 182, 183, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 193 ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:57",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "crc32.state_val": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:73|../verilog-lfsr/rtl/lfsr.v:208"
          }
        },
        "crc_state_reg": {
          "hide_name": 0,
          "bits": [ 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82, 82 ],
          "attributes": {
            "src": "min_transmit_fsm.v:71"
          }
        },
        "data": {
          "hide_name": 0,
          "bits": [ 160, 75, 96, 110, 114, 126, 131, 90, 161, 71, 99, 108, 116, 121, 133, 88, 158, 77, 97, 111, 118, 127, 135, 91, 164, 73, 100, 109, 119, 125, 136, 89 ],
          "attributes": {
            "src": "min_transmit_fsm.v:50"
          }
        },
        "i_array[0]": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "1", "0", "1", "0", "1" ],
          "attributes": {
            "src": "min_transmit_fsm.v:28"
          }
        },
        "i_array[10]": {
          "hide_name": 0,
          "bits": [ 82, 82, 82, 82, 82, 82, 82, 82 ],
          "attributes": {
            "src": "min_transmit_fsm.v:28"
          }
        },
        "i_array[11]": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "0", "1", "0", "1", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:28"
          }
        },
        "i_array[1]": {
          "hide_name": 0,
          "bits": [ 163, 65, 171, 107, 117, 124, 134, 87 ],
          "attributes": {
            "src": "min_transmit_fsm.v:28"
          }
        },
        "i_array[2]": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:28"
          }
        },
        "i_array[3]": {
          "hide_name": 0,
          "bits": [ 164, 73, 100, 109, 119, 125, 136, 89 ],
          "attributes": {
            "src": "min_transmit_fsm.v:28"
          }
        },
        "i_array[4]": {
          "hide_name": 0,
          "bits": [ 158, 77, 97, 111, 118, 127, 135, 91 ],
          "attributes": {
            "src": "min_transmit_fsm.v:28"
          }
        },
        "i_array[5]": {
          "hide_name": 0,
          "bits": [ 161, 71, 99, 108, 116, 121, 133, 88 ],
          "attributes": {
            "src": "min_transmit_fsm.v:28"
          }
        },
        "i_array[6]": {
          "hide_name": 0,
          "bits": [ 160, 75, 96, 110, 114, 126, 131, 90 ],
          "attributes": {
            "src": "min_transmit_fsm.v:28"
          }
        },
        "i_array[7]": {
          "hide_name": 0,
          "bits": [ 82, 82, 82, 82, 82, 82, 82, 82 ],
          "attributes": {
            "src": "min_transmit_fsm.v:28"
          }
        },
        "i_array[8]": {
          "hide_name": 0,
          "bits": [ 82, 82, 82, 82, 82, 82, 82, 82 ],
          "attributes": {
            "src": "min_transmit_fsm.v:28"
          }
        },
        "i_array[9]": {
          "hide_name": 0,
          "bits": [ 82, 82, 82, 82, 82, 82, 82, 82 ],
          "attributes": {
            "src": "min_transmit_fsm.v:28"
          }
        },
        "i_clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "min_transmit_fsm.v:46"
          }
        },
        "i_data": {
          "hide_name": 0,
          "bits": [ 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44 ],
          "attributes": {
            "src": "min_transmit_fsm.v:49"
          }
        },
        "i_en": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "min_transmit_fsm.v:46"
          }
        },
        "i_id": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12 ],
          "attributes": {
            "src": "min_transmit_fsm.v:47"
          }
        },
        "i_rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "min_transmit_fsm.v:46"
          }
        },
        "id": {
          "hide_name": 0,
          "bits": [ 163, 65, 171, 107, 117, 124, 134, 87 ],
          "attributes": {
            "src": "min_transmit_fsm.v:48"
          }
        },
        "latch_inputs": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "init": 0,
            "src": "min_transmit_fsm.v:58",
            "unused_bits": "0"
          }
        },
        "o_data": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53 ],
          "attributes": {
            "src": "min_transmit_fsm.v:53"
          }
        },
        "o_istx": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "init": 0,
            "src": "min_transmit_fsm.v:52"
          }
        },
        "o_state": {
          "hide_name": 0,
          "bits": [ 54, 55, 56, "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "min_transmit_fsm.v:54"
          }
        },
        "shift_crc": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "init": 0,
            "src": "min_transmit_fsm.v:58",
            "unused_bits": "0"
          }
        },
        "state_next": {
          "hide_name": 0,
          "bits": [ 148, 167, 170 ],
          "attributes": {
            "init": 0,
            "src": "min_transmit_fsm.v:57"
          }
        },
        "state_reg": {
          "hide_name": 0,
          "bits": [ 54, 55, 56 ],
          "attributes": {
            "src": "min_transmit_fsm.v:57"
          }
        }
      }
    }
  }
}
