# RISC-V_Single_Cycle_Core

This project implements a **single-cycle RISC-V processor core** using a classic single-cycle datapath design.  
It executes basic **RISC-V RV32I** instructions and demonstrates the core structure of a CPU.

---

## ğŸ“Œ Overview

The processor runs each instruction in a single clock cycle, integrating:

- **Instruction Fetch**
- **Instruction Decode**
- **Execution**
- **Memory Access**
- **Write Back**

The **Control Unit** manages all control signals required for execution.

---

## ğŸ–¼ Datapath Diagram

![Datapath Diagram](risc-v-single_cycle_core_image.png)

**Main Components:**
1. **Program Counter (PC)** â€“ Tracks the current instruction address.
2. **Instruction Memory** â€“ Stores instructions.
3. **Register File** â€“ Stores and provides CPU register values.
4. **ALU** â€“ Performs arithmetic and logical operations.
5. **Data Memory** â€“ Used for load/store instructions.
6. **Control Unit** â€“ Generates control signals such as `PCSrc`, `ResultSrc`, `MemWrite`, `ALUControl`, `ALUSrc`, `ImmSrc`, and `RegWrite`.
7. **Immediate Generator (Extend)** â€“ Sign-extends immediate values.
8. **Multiplexers (MUX)** â€“ Select data inputs for ALU, write-back stage, and PC updates.

---

## ğŸ”§ Control Signals

| Signal        | Function |
|---------------|----------|
| **PCSrc**     | Selects the next PC value (sequential or branch target) |
| **ResultSrc** | Chooses ALU result or memory data for write-back |
| **MemWrite**  | Enables writing to Data Memory |
| **ALUControl**| Defines ALU operation type |
| **ALUSrc**    | Selects between register data or immediate for ALU operand B |
| **ImmSrc**    | Decodes immediate type (I, S, B, etc.) |
| **RegWrite**  | Enables register write-back |

---

## âš™ï¸ Instruction Flow

1. **Fetch** â€“ PC fetches an instruction from Instruction Memory.
2. **Decode** â€“ Control Unit decodes instruction and generates control signals.
3. **Execute** â€“ ALU performs computation or address calculation.
4. **Memory Access** â€“ Reads or writes data as required.
5. **Write Back** â€“ Stores result back to the Register File.

---

## ğŸš€ Supported Instructions

- **R-type**: `ADD`, `SUB`, `AND`, `OR`, `SLT`, etc.
- **I-type**: `ADDI`, `ANDI`, `ORI`, `LW`, etc.
- **S-type**: `SW`
- **B-type**: `BEQ`, `BNE`
- **J-type**: `JAL`
- **U-type**: `LUI`

---

## ğŸ“‚ Project Structure

```
â”œâ”€â”€ images/
â”‚   â””â”€â”€ datapath.png          # Datapath diagram
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ control_unit.v        # Control unit
â”‚   â”œâ”€â”€ alu.v                 # Arithmetic Logic Unit
â”‚   â”œâ”€â”€ register_file.v       # CPU registers
â”‚   â”œâ”€â”€ instruction_memory.v  # Instruction storage
â”‚   â”œâ”€â”€ data_memory.v         # Data memory
â”‚   â””â”€â”€ top_module.v          # Integration
â””â”€â”€ README.md
```
