// Seed: 421136227
`default_nettype wire
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    input logic id_3,
    output logic id_4,
    input id_5,
    output id_6,
    output logic id_7,
    output logic id_8,
    input logic id_9,
    input id_10,
    output id_11
);
  assign id_8 = 1'b0;
endmodule
module module_1 (
    input id_0,
    input id_1,
    input logic id_2,
    output enum {id_12} id_3,
    output logic id_4
    , id_13,
    output id_5
    , id_14 = 1,
    input logic id_6,
    input logic id_7,
    input logic id_8,
    input id_9
);
  reg id_15;
  reg id_16, id_17;
  always id_17 <= 1'h0;
  assign id_3 = 1;
  initial id_15 <= !id_15;
  assign id_16.id_17 = 1 + 1;
  assign id_4 = id_6;
  type_26(
      id_2, id_2, 1'h0
  );
  logic id_18;
endmodule
