{"vcs1":{"timestamp_begin":1741874352.797211361, "rt":6.37, "ut":6.03, "st":0.27}}
{"vcselab":{"timestamp_begin":1741874359.252103634, "rt":0.28, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1741874359.598437187, "rt":0.29, "ut":0.13, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741874352.477689420}
{"VCS_COMP_START_TIME": 1741874352.477689420}
{"VCS_COMP_END_TIME": 1741874359.961090278}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 381556}}
{"vcselab": {"peak_mem": 174724}}
