<stg><name>rdc_mont.3</name>


<trans_list>

<trans id="143" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="3" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="7" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="8" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="13" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %i_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="32">
<![CDATA[
entry:1 %u = alloca i32 1

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="32">
<![CDATA[
entry:2 %v = alloca i32 1

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="32">
<![CDATA[
entry:3 %t_15_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="t_15_loc"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="32">
<![CDATA[
entry:4 %u_30_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_30_loc"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="32">
<![CDATA[
entry:5 %v_33_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="v_33_loc"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="32">
<![CDATA[
entry:6 %t_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="t_loc"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="32">
<![CDATA[
entry:7 %u_26_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_26_loc"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="32">
<![CDATA[
entry:8 %v_29_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="v_29_loc"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:9 %call_ln0 = call void @rdc_mont.3_Pipeline_VITIS_LOOP_180_1, i64 %R_Z

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %store_ln178 = store i64 0, i64 %v

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:11 %store_ln178 = store i64 0, i64 %u

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:12 %store_ln177 = store i4 0, i4 %i_5

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:9 %call_ln0 = call void @rdc_mont.3_Pipeline_VITIS_LOOP_180_1, i64 %R_Z

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
entry:13 %br_ln184 = br void %VITIS_LOOP_185_3

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_185_3:0 %i = load i4 %i_5

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_185_3:1 %u_27 = load i64 %u

]]></Node>
<StgValue><ssdm name="u_27"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_185_3:2 %v_30 = load i64 %v

]]></Node>
<StgValue><ssdm name="v_30"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_185_3:3 %icmp_ln184 = icmp_eq  i4 %i, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln184"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_185_3:4 %add_ln184 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln184"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_185_3:5 %br_ln184 = br i1 %icmp_ln184, void %VITIS_LOOP_185_3.split, void %for.body56.preheader

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="4">
<![CDATA[
VITIS_LOOP_185_3.split:0 %trunc_ln184 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln184"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="3">
<![CDATA[
VITIS_LOOP_185_3.split:4 %zext_ln185_3 = zext i3 %trunc_ln184

]]></Node>
<StgValue><ssdm name="zext_ln185_3"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_185_3.split:5 %add_ln185 = add i4 %zext_ln185_3, i4 14

]]></Node>
<StgValue><ssdm name="add_ln185"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="4" op_5_bw="64" op_6_bw="3" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:6 %call_ln184 = call void @rdc_mont.3_Pipeline_VITIS_LOOP_185_3, i64 %v_30, i64 %u_27, i3 %trunc_ln184, i4 %add_ln185, i64 %R_Z, i3 %trunc_ln184, i64 %v_29_loc, i64 %u_26_loc, i64 %t_loc, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln184"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:32 %store_ln177 = store i4 %add_ln184, i4 %i_5

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
for.body56.preheader:0 %count = alloca i32 1

]]></Node>
<StgValue><ssdm name="count"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="32">
<![CDATA[
for.body56.preheader:1 %u_23 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_23"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="32">
<![CDATA[
for.body56.preheader:2 %v_26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v_26"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="32">
<![CDATA[
for.body56.preheader:3 %indvars_iv = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="32">
<![CDATA[
for.body56.preheader:4 %i_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body56.preheader:5 %store_ln177 = store i4 8, i4 %i_6

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body56.preheader:6 %store_ln0 = store i4 1, i4 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.preheader:7 %store_ln178 = store i64 %v_30, i64 %v_26

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.preheader:8 %store_ln178 = store i64 %u_27, i64 %u_23

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body56.preheader:9 %store_ln177 = store i32 3, i32 %count

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
for.body56.preheader:10 %br_ln202 = br void %for.body56

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="3">
<![CDATA[
VITIS_LOOP_185_3.split:3 %zext_ln185 = zext i3 %trunc_ln184

]]></Node>
<StgValue><ssdm name="zext_ln185"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="4" op_5_bw="64" op_6_bw="3" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:6 %call_ln184 = call void @rdc_mont.3_Pipeline_VITIS_LOOP_185_3, i64 %v_30, i64 %u_27, i3 %trunc_ln184, i4 %add_ln185, i64 %R_Z, i3 %trunc_ln184, i64 %v_29_loc, i64 %u_26_loc, i64 %t_loc, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln184"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_185_3.split:10 %ma_addr_5 = getelementptr i64 %ma, i32 0, i32 %zext_ln185

]]></Node>
<StgValue><ssdm name="ma_addr_5"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_185_3.split:11 %ma_load_5 = load i4 %ma_addr_5

]]></Node>
<StgValue><ssdm name="ma_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:7 %v_29_loc_load = load i64 %v_29_loc

]]></Node>
<StgValue><ssdm name="v_29_loc_load"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_185_3.split:11 %ma_load_5 = load i4 %ma_addr_5

]]></Node>
<StgValue><ssdm name="ma_load_5"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:12 %v_32 = add i64 %ma_load_5, i64 %v_29_loc_load

]]></Node>
<StgValue><ssdm name="v_32"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:8 %u_26_loc_load = load i64 %u_26_loc

]]></Node>
<StgValue><ssdm name="u_26_loc_load"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:9 %t_loc_load = load i64 %t_loc

]]></Node>
<StgValue><ssdm name="t_loc_load"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:13 %xor_ln105 = xor i64 %v_29_loc_load, i64 %v_32

]]></Node>
<StgValue><ssdm name="xor_ln105"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:14 %xor_ln105_43 = xor i64 %ma_load_5, i64 %v_29_loc_load

]]></Node>
<StgValue><ssdm name="xor_ln105_43"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:15 %or_ln105 = or i64 %xor_ln105_43, i64 %xor_ln105

]]></Node>
<StgValue><ssdm name="or_ln105"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:16 %xor_ln105_44 = xor i64 %or_ln105, i64 %v_32

]]></Node>
<StgValue><ssdm name="xor_ln105_44"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_185_3.split:17 %carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_44, i32 63

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="1">
<![CDATA[
VITIS_LOOP_185_3.split:18 %zext_ln105 = zext i1 %carry

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:19 %v_37 = add i64 %u_26_loc_load, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="v_37"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:20 %bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %v_37, i64 63

]]></Node>
<StgValue><ssdm name="bit_sel1"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_185_3.split:21 %xor_ln105_48 = xor i1 %bit_sel1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln105_48"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="63" op_0_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:22 %trunc_ln105 = trunc i64 %v_37

]]></Node>
<StgValue><ssdm name="trunc_ln105"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
VITIS_LOOP_185_3.split:23 %xor_ln105_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln105_48, i63 %trunc_ln105

]]></Node>
<StgValue><ssdm name="xor_ln105_s"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:24 %and_ln105 = and i64 %u_26_loc_load, i64 %xor_ln105_s

]]></Node>
<StgValue><ssdm name="and_ln105"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_185_3.split:25 %carry_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %and_ln105, i32 63

]]></Node>
<StgValue><ssdm name="carry_15"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="1">
<![CDATA[
VITIS_LOOP_185_3.split:26 %zext_ln105_16 = zext i1 %carry_15

]]></Node>
<StgValue><ssdm name="zext_ln105_16"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:27 %u_32 = add i64 %t_loc_load, i64 %zext_ln105_16

]]></Node>
<StgValue><ssdm name="u_32"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_185_3.split:28 %R_Z_addr = getelementptr i64 %R_Z, i32 0, i32 %zext_ln185

]]></Node>
<StgValue><ssdm name="R_Z_addr"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:29 %store_ln196 = store i64 %v_32, i4 %R_Z_addr

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:30 %store_ln178 = store i64 %v_37, i64 %v

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:1 %speclooptripcount_ln177 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln177"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:2 %specloopname_ln184 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln184"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:31 %store_ln178 = store i64 %u_32, i64 %u

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:33 %br_ln184 = br void %VITIS_LOOP_185_3

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body56:0 %i_7 = load i4 %i_6

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body56:1 %icmp_ln202 = icmp_eq  i4 %i_7, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln202"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body56:2 %br_ln202 = br i1 %icmp_ln202, void %for.body56.split, void %for.end120

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body56.split:0 %count_load = load i32 %count

]]></Node>
<StgValue><ssdm name="count_load"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body56.split:8 %icmp_ln203 = icmp_ne  i32 %count_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln203"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body56.split:9 %add_ln204 = add i32 %count_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln204"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body56.split:10 %count_3 = select i1 %icmp_ln203, i32 %add_ln204, i32 0

]]></Node>
<StgValue><ssdm name="count_3"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body56.split:11 %sub66 = sub i32 8, i32 %count_3

]]></Node>
<StgValue><ssdm name="sub66"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body56.split:38 %add_ln202 = add i4 %i_7, i4 1

]]></Node>
<StgValue><ssdm name="add_ln202"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body56.split:40 %store_ln177 = store i4 %add_ln202, i4 %i_6

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body56.split:44 %store_ln177 = store i32 %count_3, i32 %count

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end120:1 %ma_addr = getelementptr i64 %ma, i32 0, i32 15

]]></Node>
<StgValue><ssdm name="ma_addr"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="4">
<![CDATA[
for.end120:2 %ma_load = load i4 %ma_addr

]]></Node>
<StgValue><ssdm name="ma_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body56.split:1 %u_23_load = load i64 %u_23

]]></Node>
<StgValue><ssdm name="u_23_load"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body56.split:2 %v_26_load_1 = load i64 %v_26

]]></Node>
<StgValue><ssdm name="v_26_load_1"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body56.split:3 %indvars_iv_load = load i4 %indvars_iv

]]></Node>
<StgValue><ssdm name="indvars_iv_load"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="4">
<![CDATA[
for.body56.split:4 %trunc_ln202 = trunc i4 %indvars_iv_load

]]></Node>
<StgValue><ssdm name="trunc_ln202"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="4">
<![CDATA[
for.body56.split:5 %trunc_ln202_4 = trunc i4 %i_7

]]></Node>
<StgValue><ssdm name="trunc_ln202_4"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="32" op_5_bw="64" op_6_bw="3" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="0">
<![CDATA[
for.body56.split:12 %call_ln202 = call void @rdc_mont.3_Pipeline_VITIS_LOOP_206_5, i3 %trunc_ln202, i64 %v_26_load_1, i64 %u_23_load, i32 %sub66, i64 %R_Z, i3 %trunc_ln202_4, i64 %v_33_loc, i64 %u_30_loc, i64 %t_15_loc, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln202"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body56.split:39 %add_ln202_3 = add i4 %indvars_iv_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln202_3"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body56.split:41 %store_ln202 = store i4 %add_ln202_3, i4 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="105" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="32" op_5_bw="64" op_6_bw="3" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="0">
<![CDATA[
for.body56.split:12 %call_ln202 = call void @rdc_mont.3_Pipeline_VITIS_LOOP_206_5, i3 %trunc_ln202, i64 %v_26_load_1, i64 %u_23_load, i32 %sub66, i64 %R_Z, i3 %trunc_ln202_4, i64 %v_33_loc, i64 %u_30_loc, i64 %t_15_loc, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln202"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="4">
<![CDATA[
for.body56.split:16 %zext_ln214 = zext i4 %i_7

]]></Node>
<StgValue><ssdm name="zext_ln214"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body56.split:17 %ma_addr_6 = getelementptr i64 %ma, i32 0, i32 %zext_ln214

]]></Node>
<StgValue><ssdm name="ma_addr_6"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="4">
<![CDATA[
for.body56.split:18 %ma_load_6 = load i4 %ma_addr_6

]]></Node>
<StgValue><ssdm name="ma_load_6"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body56.split:13 %v_33_loc_load = load i64 %v_33_loc

]]></Node>
<StgValue><ssdm name="v_33_loc_load"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="4">
<![CDATA[
for.body56.split:18 %ma_load_6 = load i4 %ma_addr_6

]]></Node>
<StgValue><ssdm name="ma_load_6"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.split:19 %v_35 = add i64 %ma_load_6, i64 %v_33_loc_load

]]></Node>
<StgValue><ssdm name="v_35"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body56.split:14 %u_30_loc_load = load i64 %u_30_loc

]]></Node>
<StgValue><ssdm name="u_30_loc_load"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body56.split:15 %t_15_loc_load = load i64 %t_15_loc

]]></Node>
<StgValue><ssdm name="t_15_loc_load"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.split:20 %xor_ln105_49 = xor i64 %v_33_loc_load, i64 %v_35

]]></Node>
<StgValue><ssdm name="xor_ln105_49"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.split:21 %xor_ln105_50 = xor i64 %ma_load_6, i64 %v_33_loc_load

]]></Node>
<StgValue><ssdm name="xor_ln105_50"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.split:22 %or_ln105_9 = or i64 %xor_ln105_50, i64 %xor_ln105_49

]]></Node>
<StgValue><ssdm name="or_ln105_9"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.split:23 %xor_ln105_51 = xor i64 %or_ln105_9, i64 %v_35

]]></Node>
<StgValue><ssdm name="xor_ln105_51"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body56.split:24 %carry_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_51, i32 63

]]></Node>
<StgValue><ssdm name="carry_16"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="1">
<![CDATA[
for.body56.split:25 %zext_ln105_17 = zext i1 %carry_16

]]></Node>
<StgValue><ssdm name="zext_ln105_17"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.split:26 %tempReg = add i64 %u_30_loc_load, i64 %zext_ln105_17

]]></Node>
<StgValue><ssdm name="tempReg"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body56.split:27 %bit_sel7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63

]]></Node>
<StgValue><ssdm name="bit_sel7"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body56.split:28 %xor_ln105_52 = xor i1 %bit_sel7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln105_52"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="63" op_0_bw="64">
<![CDATA[
for.body56.split:29 %trunc_ln105_11 = trunc i64 %tempReg

]]></Node>
<StgValue><ssdm name="trunc_ln105_11"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
for.body56.split:30 %xor_ln105_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln105_52, i63 %trunc_ln105_11

]]></Node>
<StgValue><ssdm name="xor_ln105_2"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.split:31 %and_ln105_3 = and i64 %u_30_loc_load, i64 %xor_ln105_2

]]></Node>
<StgValue><ssdm name="and_ln105_3"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body56.split:32 %carry_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %and_ln105_3, i32 63

]]></Node>
<StgValue><ssdm name="carry_17"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="1">
<![CDATA[
for.body56.split:33 %zext_ln105_18 = zext i1 %carry_17

]]></Node>
<StgValue><ssdm name="zext_ln105_18"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.split:34 %t = add i64 %t_15_loc_load, i64 %zext_ln105_18

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="3">
<![CDATA[
for.body56.split:35 %zext_ln217 = zext i3 %trunc_ln202_4

]]></Node>
<StgValue><ssdm name="zext_ln217"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body56.split:36 %R_Z_addr_4 = getelementptr i64 %R_Z, i32 0, i32 %zext_ln217

]]></Node>
<StgValue><ssdm name="R_Z_addr_4"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.body56.split:37 %store_ln217 = store i64 %v_35, i4 %R_Z_addr_4

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body56.split:42 %store_ln178 = store i64 %tempReg, i64 %v_26

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="133" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body56.split:6 %speclooptripcount_ln177 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln177"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body56.split:7 %specloopname_ln202 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38

]]></Node>
<StgValue><ssdm name="specloopname_ln202"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body56.split:43 %store_ln178 = store i64 %t, i64 %u_23

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
for.body56.split:45 %br_ln202 = br void %for.body56

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="137" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="4">
<![CDATA[
for.end120:2 %ma_load = load i4 %ma_addr

]]></Node>
<StgValue><ssdm name="ma_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="138" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end120:0 %v_26_load = load i64 %v_26

]]></Node>
<StgValue><ssdm name="v_26_load"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end120:3 %v_34 = add i64 %ma_load, i64 %v_26_load

]]></Node>
<StgValue><ssdm name="v_34"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end120:4 %R_Z_addr_3 = getelementptr i64 %R_Z, i32 0, i32 7

]]></Node>
<StgValue><ssdm name="R_Z_addr_3"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
for.end120:5 %store_ln223 = store i64 %v_34, i4 %R_Z_addr_3

]]></Node>
<StgValue><ssdm name="store_ln223"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0">
<![CDATA[
for.end120:6 %ret_ln224 = ret

]]></Node>
<StgValue><ssdm name="ret_ln224"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="162" name="ma" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="ma"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="163" name="R_Z" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="R_Z"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="164" name="p503p1_1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="p503p1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="166" from="StgValue_165" to="i_5" fromId="165" toId="16">
</dataflow>
<dataflow id="167" from="StgValue_165" to="u" fromId="165" toId="17">
</dataflow>
<dataflow id="168" from="StgValue_165" to="v" fromId="165" toId="18">
</dataflow>
<dataflow id="169" from="StgValue_165" to="t_15_loc" fromId="165" toId="19">
</dataflow>
<dataflow id="170" from="StgValue_165" to="u_30_loc" fromId="165" toId="20">
</dataflow>
<dataflow id="171" from="StgValue_165" to="v_33_loc" fromId="165" toId="21">
</dataflow>
<dataflow id="172" from="StgValue_165" to="t_loc" fromId="165" toId="22">
</dataflow>
<dataflow id="173" from="StgValue_165" to="u_26_loc" fromId="165" toId="23">
</dataflow>
<dataflow id="174" from="StgValue_165" to="v_29_loc" fromId="165" toId="24">
</dataflow>
<dataflow id="176" from="rdc_mont.3_Pipeline_VITIS_LOOP_180_1" to="call_ln0" fromId="175" toId="25">
</dataflow>
<dataflow id="177" from="R_Z" to="call_ln0" fromId="163" toId="25">
</dataflow>
<dataflow id="179" from="StgValue_178" to="store_ln178" fromId="178" toId="26">
</dataflow>
<dataflow id="180" from="v" to="store_ln178" fromId="18" toId="26">
</dataflow>
<dataflow id="181" from="StgValue_178" to="store_ln178" fromId="178" toId="27">
</dataflow>
<dataflow id="182" from="u" to="store_ln178" fromId="17" toId="27">
</dataflow>
<dataflow id="184" from="StgValue_183" to="store_ln177" fromId="183" toId="28">
</dataflow>
<dataflow id="185" from="i_5" to="store_ln177" fromId="16" toId="28">
</dataflow>
<dataflow id="186" from="rdc_mont.3_Pipeline_VITIS_LOOP_180_1" to="call_ln0" fromId="175" toId="29">
</dataflow>
<dataflow id="187" from="R_Z" to="call_ln0" fromId="163" toId="29">
</dataflow>
<dataflow id="188" from="i_5" to="i" fromId="16" toId="31">
</dataflow>
<dataflow id="189" from="u" to="u_27" fromId="17" toId="32">
</dataflow>
<dataflow id="190" from="v" to="v_30" fromId="18" toId="33">
</dataflow>
<dataflow id="191" from="i" to="icmp_ln184" fromId="31" toId="34">
</dataflow>
<dataflow id="193" from="StgValue_192" to="icmp_ln184" fromId="192" toId="34">
</dataflow>
<dataflow id="194" from="i" to="add_ln184" fromId="31" toId="35">
</dataflow>
<dataflow id="196" from="StgValue_195" to="add_ln184" fromId="195" toId="35">
</dataflow>
<dataflow id="197" from="icmp_ln184" to="br_ln184" fromId="34" toId="36">
</dataflow>
<dataflow id="198" from="i" to="trunc_ln184" fromId="31" toId="37">
</dataflow>
<dataflow id="199" from="trunc_ln184" to="zext_ln185_3" fromId="37" toId="38">
</dataflow>
<dataflow id="200" from="zext_ln185_3" to="add_ln185" fromId="38" toId="39">
</dataflow>
<dataflow id="202" from="StgValue_201" to="add_ln185" fromId="201" toId="39">
</dataflow>
<dataflow id="204" from="rdc_mont.3_Pipeline_VITIS_LOOP_185_3" to="call_ln184" fromId="203" toId="40">
</dataflow>
<dataflow id="205" from="v_30" to="call_ln184" fromId="33" toId="40">
</dataflow>
<dataflow id="206" from="u_27" to="call_ln184" fromId="32" toId="40">
</dataflow>
<dataflow id="207" from="trunc_ln184" to="call_ln184" fromId="37" toId="40">
</dataflow>
<dataflow id="208" from="add_ln185" to="call_ln184" fromId="39" toId="40">
</dataflow>
<dataflow id="209" from="R_Z" to="call_ln184" fromId="163" toId="40">
</dataflow>
<dataflow id="210" from="trunc_ln184" to="call_ln184" fromId="37" toId="40">
</dataflow>
<dataflow id="211" from="v_29_loc" to="call_ln184" fromId="24" toId="40">
</dataflow>
<dataflow id="212" from="u_26_loc" to="call_ln184" fromId="23" toId="40">
</dataflow>
<dataflow id="213" from="t_loc" to="call_ln184" fromId="22" toId="40">
</dataflow>
<dataflow id="214" from="p503p1_1" to="call_ln184" fromId="164" toId="40">
</dataflow>
<dataflow id="215" from="add_ln184" to="store_ln177" fromId="35" toId="41">
</dataflow>
<dataflow id="216" from="i_5" to="store_ln177" fromId="16" toId="41">
</dataflow>
<dataflow id="217" from="StgValue_165" to="count" fromId="165" toId="42">
</dataflow>
<dataflow id="218" from="StgValue_165" to="u_23" fromId="165" toId="43">
</dataflow>
<dataflow id="219" from="StgValue_165" to="v_26" fromId="165" toId="44">
</dataflow>
<dataflow id="220" from="StgValue_165" to="indvars_iv" fromId="165" toId="45">
</dataflow>
<dataflow id="221" from="StgValue_165" to="i_6" fromId="165" toId="46">
</dataflow>
<dataflow id="222" from="StgValue_192" to="store_ln177" fromId="192" toId="47">
</dataflow>
<dataflow id="223" from="i_6" to="store_ln177" fromId="46" toId="47">
</dataflow>
<dataflow id="224" from="StgValue_195" to="store_ln0" fromId="195" toId="48">
</dataflow>
<dataflow id="225" from="indvars_iv" to="store_ln0" fromId="45" toId="48">
</dataflow>
<dataflow id="226" from="v_30" to="store_ln178" fromId="33" toId="49">
</dataflow>
<dataflow id="227" from="v_26" to="store_ln178" fromId="44" toId="49">
</dataflow>
<dataflow id="228" from="u_27" to="store_ln178" fromId="32" toId="50">
</dataflow>
<dataflow id="229" from="u_23" to="store_ln178" fromId="43" toId="50">
</dataflow>
<dataflow id="231" from="StgValue_230" to="store_ln177" fromId="230" toId="51">
</dataflow>
<dataflow id="232" from="count" to="store_ln177" fromId="42" toId="51">
</dataflow>
<dataflow id="233" from="trunc_ln184" to="zext_ln185" fromId="37" toId="53">
</dataflow>
<dataflow id="234" from="rdc_mont.3_Pipeline_VITIS_LOOP_185_3" to="call_ln184" fromId="203" toId="54">
</dataflow>
<dataflow id="235" from="v_30" to="call_ln184" fromId="33" toId="54">
</dataflow>
<dataflow id="236" from="u_27" to="call_ln184" fromId="32" toId="54">
</dataflow>
<dataflow id="237" from="trunc_ln184" to="call_ln184" fromId="37" toId="54">
</dataflow>
<dataflow id="238" from="add_ln185" to="call_ln184" fromId="39" toId="54">
</dataflow>
<dataflow id="239" from="R_Z" to="call_ln184" fromId="163" toId="54">
</dataflow>
<dataflow id="240" from="trunc_ln184" to="call_ln184" fromId="37" toId="54">
</dataflow>
<dataflow id="241" from="v_29_loc" to="call_ln184" fromId="24" toId="54">
</dataflow>
<dataflow id="242" from="u_26_loc" to="call_ln184" fromId="23" toId="54">
</dataflow>
<dataflow id="243" from="t_loc" to="call_ln184" fromId="22" toId="54">
</dataflow>
<dataflow id="244" from="p503p1_1" to="call_ln184" fromId="164" toId="54">
</dataflow>
<dataflow id="245" from="ma" to="ma_addr_5" fromId="162" toId="55">
</dataflow>
<dataflow id="247" from="StgValue_246" to="ma_addr_5" fromId="246" toId="55">
</dataflow>
<dataflow id="248" from="zext_ln185" to="ma_addr_5" fromId="53" toId="55">
</dataflow>
<dataflow id="249" from="ma_addr_5" to="ma_load_5" fromId="55" toId="56">
</dataflow>
<dataflow id="250" from="v_29_loc" to="v_29_loc_load" fromId="24" toId="57">
</dataflow>
<dataflow id="251" from="ma_addr_5" to="ma_load_5" fromId="55" toId="58">
</dataflow>
<dataflow id="252" from="ma_load_5" to="v_32" fromId="58" toId="59">
</dataflow>
<dataflow id="253" from="v_29_loc_load" to="v_32" fromId="57" toId="59">
</dataflow>
<dataflow id="254" from="u_26_loc" to="u_26_loc_load" fromId="23" toId="60">
</dataflow>
<dataflow id="255" from="t_loc" to="t_loc_load" fromId="22" toId="61">
</dataflow>
<dataflow id="256" from="v_29_loc_load" to="xor_ln105" fromId="57" toId="62">
</dataflow>
<dataflow id="257" from="v_32" to="xor_ln105" fromId="59" toId="62">
</dataflow>
<dataflow id="258" from="ma_load_5" to="xor_ln105_43" fromId="58" toId="63">
</dataflow>
<dataflow id="259" from="v_29_loc_load" to="xor_ln105_43" fromId="57" toId="63">
</dataflow>
<dataflow id="260" from="xor_ln105_43" to="or_ln105" fromId="63" toId="64">
</dataflow>
<dataflow id="261" from="xor_ln105" to="or_ln105" fromId="62" toId="64">
</dataflow>
<dataflow id="262" from="or_ln105" to="xor_ln105_44" fromId="64" toId="65">
</dataflow>
<dataflow id="263" from="v_32" to="xor_ln105_44" fromId="59" toId="65">
</dataflow>
<dataflow id="265" from="_ssdm_op_BitSelect.i1.i64.i32" to="carry" fromId="264" toId="66">
</dataflow>
<dataflow id="266" from="xor_ln105_44" to="carry" fromId="65" toId="66">
</dataflow>
<dataflow id="268" from="StgValue_267" to="carry" fromId="267" toId="66">
</dataflow>
<dataflow id="269" from="carry" to="zext_ln105" fromId="66" toId="67">
</dataflow>
<dataflow id="270" from="u_26_loc_load" to="v_37" fromId="60" toId="68">
</dataflow>
<dataflow id="271" from="zext_ln105" to="v_37" fromId="67" toId="68">
</dataflow>
<dataflow id="273" from="_ssdm_op_BitSelect.i1.i64.i64" to="bit_sel1" fromId="272" toId="69">
</dataflow>
<dataflow id="274" from="v_37" to="bit_sel1" fromId="68" toId="69">
</dataflow>
<dataflow id="276" from="StgValue_275" to="bit_sel1" fromId="275" toId="69">
</dataflow>
<dataflow id="277" from="bit_sel1" to="xor_ln105_48" fromId="69" toId="70">
</dataflow>
<dataflow id="279" from="StgValue_278" to="xor_ln105_48" fromId="278" toId="70">
</dataflow>
<dataflow id="280" from="v_37" to="trunc_ln105" fromId="68" toId="71">
</dataflow>
<dataflow id="282" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="xor_ln105_s" fromId="281" toId="72">
</dataflow>
<dataflow id="283" from="xor_ln105_48" to="xor_ln105_s" fromId="70" toId="72">
</dataflow>
<dataflow id="284" from="trunc_ln105" to="xor_ln105_s" fromId="71" toId="72">
</dataflow>
<dataflow id="285" from="u_26_loc_load" to="and_ln105" fromId="60" toId="73">
</dataflow>
<dataflow id="286" from="xor_ln105_s" to="and_ln105" fromId="72" toId="73">
</dataflow>
<dataflow id="287" from="_ssdm_op_BitSelect.i1.i64.i32" to="carry_15" fromId="264" toId="74">
</dataflow>
<dataflow id="288" from="and_ln105" to="carry_15" fromId="73" toId="74">
</dataflow>
<dataflow id="289" from="StgValue_267" to="carry_15" fromId="267" toId="74">
</dataflow>
<dataflow id="290" from="carry_15" to="zext_ln105_16" fromId="74" toId="75">
</dataflow>
<dataflow id="291" from="t_loc_load" to="u_32" fromId="61" toId="76">
</dataflow>
<dataflow id="292" from="zext_ln105_16" to="u_32" fromId="75" toId="76">
</dataflow>
<dataflow id="293" from="R_Z" to="R_Z_addr" fromId="163" toId="77">
</dataflow>
<dataflow id="294" from="StgValue_246" to="R_Z_addr" fromId="246" toId="77">
</dataflow>
<dataflow id="295" from="zext_ln185" to="R_Z_addr" fromId="53" toId="77">
</dataflow>
<dataflow id="296" from="v_32" to="store_ln196" fromId="59" toId="78">
</dataflow>
<dataflow id="297" from="R_Z_addr" to="store_ln196" fromId="77" toId="78">
</dataflow>
<dataflow id="298" from="v_37" to="store_ln178" fromId="68" toId="79">
</dataflow>
<dataflow id="299" from="v" to="store_ln178" fromId="18" toId="79">
</dataflow>
<dataflow id="301" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln177" fromId="300" toId="80">
</dataflow>
<dataflow id="303" from="StgValue_302" to="speclooptripcount_ln177" fromId="302" toId="80">
</dataflow>
<dataflow id="304" from="StgValue_302" to="speclooptripcount_ln177" fromId="302" toId="80">
</dataflow>
<dataflow id="305" from="StgValue_302" to="speclooptripcount_ln177" fromId="302" toId="80">
</dataflow>
<dataflow id="307" from="_ssdm_op_SpecLoopName" to="specloopname_ln184" fromId="306" toId="81">
</dataflow>
<dataflow id="309" from="empty_19" to="specloopname_ln184" fromId="308" toId="81">
</dataflow>
<dataflow id="310" from="u_32" to="store_ln178" fromId="76" toId="82">
</dataflow>
<dataflow id="311" from="u" to="store_ln178" fromId="17" toId="82">
</dataflow>
<dataflow id="312" from="i_6" to="i_7" fromId="46" toId="84">
</dataflow>
<dataflow id="313" from="i_7" to="icmp_ln202" fromId="84" toId="85">
</dataflow>
<dataflow id="315" from="StgValue_314" to="icmp_ln202" fromId="314" toId="85">
</dataflow>
<dataflow id="316" from="icmp_ln202" to="br_ln202" fromId="85" toId="86">
</dataflow>
<dataflow id="317" from="count" to="count_load" fromId="42" toId="87">
</dataflow>
<dataflow id="318" from="count_load" to="icmp_ln203" fromId="87" toId="88">
</dataflow>
<dataflow id="319" from="StgValue_246" to="icmp_ln203" fromId="246" toId="88">
</dataflow>
<dataflow id="320" from="count_load" to="add_ln204" fromId="87" toId="89">
</dataflow>
<dataflow id="322" from="StgValue_321" to="add_ln204" fromId="321" toId="89">
</dataflow>
<dataflow id="323" from="icmp_ln203" to="count_3" fromId="88" toId="90">
</dataflow>
<dataflow id="324" from="add_ln204" to="count_3" fromId="89" toId="90">
</dataflow>
<dataflow id="325" from="StgValue_246" to="count_3" fromId="246" toId="90">
</dataflow>
<dataflow id="327" from="StgValue_326" to="sub66" fromId="326" toId="91">
</dataflow>
<dataflow id="328" from="count_3" to="sub66" fromId="90" toId="91">
</dataflow>
<dataflow id="329" from="i_7" to="add_ln202" fromId="84" toId="92">
</dataflow>
<dataflow id="330" from="StgValue_195" to="add_ln202" fromId="195" toId="92">
</dataflow>
<dataflow id="331" from="add_ln202" to="store_ln177" fromId="92" toId="93">
</dataflow>
<dataflow id="332" from="i_6" to="store_ln177" fromId="46" toId="93">
</dataflow>
<dataflow id="333" from="count_3" to="store_ln177" fromId="90" toId="94">
</dataflow>
<dataflow id="334" from="count" to="store_ln177" fromId="42" toId="94">
</dataflow>
<dataflow id="335" from="ma" to="ma_addr" fromId="162" toId="95">
</dataflow>
<dataflow id="336" from="StgValue_246" to="ma_addr" fromId="246" toId="95">
</dataflow>
<dataflow id="338" from="StgValue_337" to="ma_addr" fromId="337" toId="95">
</dataflow>
<dataflow id="339" from="ma_addr" to="ma_load" fromId="95" toId="96">
</dataflow>
<dataflow id="340" from="u_23" to="u_23_load" fromId="43" toId="97">
</dataflow>
<dataflow id="341" from="v_26" to="v_26_load_1" fromId="44" toId="98">
</dataflow>
<dataflow id="342" from="indvars_iv" to="indvars_iv_load" fromId="45" toId="99">
</dataflow>
<dataflow id="343" from="indvars_iv_load" to="trunc_ln202" fromId="99" toId="100">
</dataflow>
<dataflow id="344" from="i_7" to="trunc_ln202_4" fromId="84" toId="101">
</dataflow>
<dataflow id="346" from="rdc_mont.3_Pipeline_VITIS_LOOP_206_5" to="call_ln202" fromId="345" toId="102">
</dataflow>
<dataflow id="347" from="trunc_ln202" to="call_ln202" fromId="100" toId="102">
</dataflow>
<dataflow id="348" from="v_26_load_1" to="call_ln202" fromId="98" toId="102">
</dataflow>
<dataflow id="349" from="u_23_load" to="call_ln202" fromId="97" toId="102">
</dataflow>
<dataflow id="350" from="sub66" to="call_ln202" fromId="91" toId="102">
</dataflow>
<dataflow id="351" from="R_Z" to="call_ln202" fromId="163" toId="102">
</dataflow>
<dataflow id="352" from="trunc_ln202_4" to="call_ln202" fromId="101" toId="102">
</dataflow>
<dataflow id="353" from="v_33_loc" to="call_ln202" fromId="21" toId="102">
</dataflow>
<dataflow id="354" from="u_30_loc" to="call_ln202" fromId="20" toId="102">
</dataflow>
<dataflow id="355" from="t_15_loc" to="call_ln202" fromId="19" toId="102">
</dataflow>
<dataflow id="356" from="p503p1_1" to="call_ln202" fromId="164" toId="102">
</dataflow>
<dataflow id="357" from="indvars_iv_load" to="add_ln202_3" fromId="99" toId="103">
</dataflow>
<dataflow id="358" from="StgValue_195" to="add_ln202_3" fromId="195" toId="103">
</dataflow>
<dataflow id="359" from="add_ln202_3" to="store_ln202" fromId="103" toId="104">
</dataflow>
<dataflow id="360" from="indvars_iv" to="store_ln202" fromId="45" toId="104">
</dataflow>
<dataflow id="361" from="rdc_mont.3_Pipeline_VITIS_LOOP_206_5" to="call_ln202" fromId="345" toId="105">
</dataflow>
<dataflow id="362" from="trunc_ln202" to="call_ln202" fromId="100" toId="105">
</dataflow>
<dataflow id="363" from="v_26_load_1" to="call_ln202" fromId="98" toId="105">
</dataflow>
<dataflow id="364" from="u_23_load" to="call_ln202" fromId="97" toId="105">
</dataflow>
<dataflow id="365" from="sub66" to="call_ln202" fromId="91" toId="105">
</dataflow>
<dataflow id="366" from="R_Z" to="call_ln202" fromId="163" toId="105">
</dataflow>
<dataflow id="367" from="trunc_ln202_4" to="call_ln202" fromId="101" toId="105">
</dataflow>
<dataflow id="368" from="v_33_loc" to="call_ln202" fromId="21" toId="105">
</dataflow>
<dataflow id="369" from="u_30_loc" to="call_ln202" fromId="20" toId="105">
</dataflow>
<dataflow id="370" from="t_15_loc" to="call_ln202" fromId="19" toId="105">
</dataflow>
<dataflow id="371" from="p503p1_1" to="call_ln202" fromId="164" toId="105">
</dataflow>
<dataflow id="372" from="i_7" to="zext_ln214" fromId="84" toId="106">
</dataflow>
<dataflow id="373" from="ma" to="ma_addr_6" fromId="162" toId="107">
</dataflow>
<dataflow id="374" from="StgValue_246" to="ma_addr_6" fromId="246" toId="107">
</dataflow>
<dataflow id="375" from="zext_ln214" to="ma_addr_6" fromId="106" toId="107">
</dataflow>
<dataflow id="376" from="ma_addr_6" to="ma_load_6" fromId="107" toId="108">
</dataflow>
<dataflow id="377" from="v_33_loc" to="v_33_loc_load" fromId="21" toId="109">
</dataflow>
<dataflow id="378" from="ma_addr_6" to="ma_load_6" fromId="107" toId="110">
</dataflow>
<dataflow id="379" from="ma_load_6" to="v_35" fromId="110" toId="111">
</dataflow>
<dataflow id="380" from="v_33_loc_load" to="v_35" fromId="109" toId="111">
</dataflow>
<dataflow id="381" from="u_30_loc" to="u_30_loc_load" fromId="20" toId="112">
</dataflow>
<dataflow id="382" from="t_15_loc" to="t_15_loc_load" fromId="19" toId="113">
</dataflow>
<dataflow id="383" from="v_33_loc_load" to="xor_ln105_49" fromId="109" toId="114">
</dataflow>
<dataflow id="384" from="v_35" to="xor_ln105_49" fromId="111" toId="114">
</dataflow>
<dataflow id="385" from="ma_load_6" to="xor_ln105_50" fromId="110" toId="115">
</dataflow>
<dataflow id="386" from="v_33_loc_load" to="xor_ln105_50" fromId="109" toId="115">
</dataflow>
<dataflow id="387" from="xor_ln105_50" to="or_ln105_9" fromId="115" toId="116">
</dataflow>
<dataflow id="388" from="xor_ln105_49" to="or_ln105_9" fromId="114" toId="116">
</dataflow>
<dataflow id="389" from="or_ln105_9" to="xor_ln105_51" fromId="116" toId="117">
</dataflow>
<dataflow id="390" from="v_35" to="xor_ln105_51" fromId="111" toId="117">
</dataflow>
<dataflow id="391" from="_ssdm_op_BitSelect.i1.i64.i32" to="carry_16" fromId="264" toId="118">
</dataflow>
<dataflow id="392" from="xor_ln105_51" to="carry_16" fromId="117" toId="118">
</dataflow>
<dataflow id="393" from="StgValue_267" to="carry_16" fromId="267" toId="118">
</dataflow>
<dataflow id="394" from="carry_16" to="zext_ln105_17" fromId="118" toId="119">
</dataflow>
<dataflow id="395" from="u_30_loc_load" to="tempReg" fromId="112" toId="120">
</dataflow>
<dataflow id="396" from="zext_ln105_17" to="tempReg" fromId="119" toId="120">
</dataflow>
<dataflow id="397" from="_ssdm_op_BitSelect.i1.i64.i64" to="bit_sel7" fromId="272" toId="121">
</dataflow>
<dataflow id="398" from="tempReg" to="bit_sel7" fromId="120" toId="121">
</dataflow>
<dataflow id="399" from="StgValue_275" to="bit_sel7" fromId="275" toId="121">
</dataflow>
<dataflow id="400" from="bit_sel7" to="xor_ln105_52" fromId="121" toId="122">
</dataflow>
<dataflow id="401" from="StgValue_278" to="xor_ln105_52" fromId="278" toId="122">
</dataflow>
<dataflow id="402" from="tempReg" to="trunc_ln105_11" fromId="120" toId="123">
</dataflow>
<dataflow id="403" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="xor_ln105_2" fromId="281" toId="124">
</dataflow>
<dataflow id="404" from="xor_ln105_52" to="xor_ln105_2" fromId="122" toId="124">
</dataflow>
<dataflow id="405" from="trunc_ln105_11" to="xor_ln105_2" fromId="123" toId="124">
</dataflow>
<dataflow id="406" from="u_30_loc_load" to="and_ln105_3" fromId="112" toId="125">
</dataflow>
<dataflow id="407" from="xor_ln105_2" to="and_ln105_3" fromId="124" toId="125">
</dataflow>
<dataflow id="408" from="_ssdm_op_BitSelect.i1.i64.i32" to="carry_17" fromId="264" toId="126">
</dataflow>
<dataflow id="409" from="and_ln105_3" to="carry_17" fromId="125" toId="126">
</dataflow>
<dataflow id="410" from="StgValue_267" to="carry_17" fromId="267" toId="126">
</dataflow>
<dataflow id="411" from="carry_17" to="zext_ln105_18" fromId="126" toId="127">
</dataflow>
<dataflow id="412" from="t_15_loc_load" to="t" fromId="113" toId="128">
</dataflow>
<dataflow id="413" from="zext_ln105_18" to="t" fromId="127" toId="128">
</dataflow>
<dataflow id="414" from="trunc_ln202_4" to="zext_ln217" fromId="101" toId="129">
</dataflow>
<dataflow id="415" from="R_Z" to="R_Z_addr_4" fromId="163" toId="130">
</dataflow>
<dataflow id="416" from="StgValue_246" to="R_Z_addr_4" fromId="246" toId="130">
</dataflow>
<dataflow id="417" from="zext_ln217" to="R_Z_addr_4" fromId="129" toId="130">
</dataflow>
<dataflow id="418" from="v_35" to="store_ln217" fromId="111" toId="131">
</dataflow>
<dataflow id="419" from="R_Z_addr_4" to="store_ln217" fromId="130" toId="131">
</dataflow>
<dataflow id="420" from="tempReg" to="store_ln178" fromId="120" toId="132">
</dataflow>
<dataflow id="421" from="v_26" to="store_ln178" fromId="44" toId="132">
</dataflow>
<dataflow id="422" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln177" fromId="300" toId="133">
</dataflow>
<dataflow id="424" from="StgValue_423" to="speclooptripcount_ln177" fromId="423" toId="133">
</dataflow>
<dataflow id="425" from="StgValue_423" to="speclooptripcount_ln177" fromId="423" toId="133">
</dataflow>
<dataflow id="426" from="StgValue_423" to="speclooptripcount_ln177" fromId="423" toId="133">
</dataflow>
<dataflow id="427" from="_ssdm_op_SpecLoopName" to="specloopname_ln202" fromId="306" toId="134">
</dataflow>
<dataflow id="429" from="empty_38" to="specloopname_ln202" fromId="428" toId="134">
</dataflow>
<dataflow id="430" from="t" to="store_ln178" fromId="128" toId="135">
</dataflow>
<dataflow id="431" from="u_23" to="store_ln178" fromId="43" toId="135">
</dataflow>
<dataflow id="432" from="ma_addr" to="ma_load" fromId="95" toId="137">
</dataflow>
<dataflow id="433" from="v_26" to="v_26_load" fromId="44" toId="138">
</dataflow>
<dataflow id="434" from="ma_load" to="v_34" fromId="137" toId="139">
</dataflow>
<dataflow id="435" from="v_26_load" to="v_34" fromId="138" toId="139">
</dataflow>
<dataflow id="436" from="R_Z" to="R_Z_addr_3" fromId="163" toId="140">
</dataflow>
<dataflow id="437" from="StgValue_246" to="R_Z_addr_3" fromId="246" toId="140">
</dataflow>
<dataflow id="439" from="StgValue_438" to="R_Z_addr_3" fromId="438" toId="140">
</dataflow>
<dataflow id="440" from="v_34" to="store_ln223" fromId="139" toId="141">
</dataflow>
<dataflow id="441" from="R_Z_addr_3" to="store_ln223" fromId="140" toId="141">
</dataflow>
<dataflow id="442" from="icmp_ln184" to="StgValue_3" fromId="34" toId="3">
</dataflow>
<dataflow id="443" from="icmp_ln202" to="StgValue_8" fromId="85" toId="8">
</dataflow>
</dataflows>


</stg>
