Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr  3 11:32:26 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_methodology -file VGA_Sync_Pulses_methodology_drc_routed.rpt -pb VGA_Sync_Pulses_methodology_drc_routed.pb -rpx VGA_Sync_Pulses_methodology_drc_routed.rpx
| Design       : VGA_Sync_Pulses
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 22
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 22         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on o_Col_Count[0] relative to clock(s) i_Clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on o_Col_Count[1] relative to clock(s) i_Clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on o_Col_Count[2] relative to clock(s) i_Clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on o_Col_Count[3] relative to clock(s) i_Clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on o_Col_Count[4] relative to clock(s) i_Clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on o_Col_Count[5] relative to clock(s) i_Clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on o_Col_Count[6] relative to clock(s) i_Clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on o_Col_Count[7] relative to clock(s) i_Clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on o_Col_Count[8] relative to clock(s) i_Clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on o_Col_Count[9] relative to clock(s) i_Clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on o_HSync relative to clock(s) i_Clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on o_Row_Count[0] relative to clock(s) i_Clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on o_Row_Count[1] relative to clock(s) i_Clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on o_Row_Count[2] relative to clock(s) i_Clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on o_Row_Count[3] relative to clock(s) i_Clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on o_Row_Count[4] relative to clock(s) i_Clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on o_Row_Count[5] relative to clock(s) i_Clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on o_Row_Count[6] relative to clock(s) i_Clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on o_Row_Count[7] relative to clock(s) i_Clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on o_Row_Count[8] relative to clock(s) i_Clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on o_Row_Count[9] relative to clock(s) i_Clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on o_VSync relative to clock(s) i_Clk
Related violations: <none>


