# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do programCounter_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/marinaSD/PROCESSADOR/PC {C:/marinaSD/PROCESSADOR/PC/pc.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# 
# vlog -vlog01compat -work work +incdir+C:/marinaSD/PROCESSADOR/PC {C:/marinaSD/PROCESSADOR/PC/test_pc.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module test_pc
# 
# Top level modules:
# 	test_pc
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  test_pc
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps test_pc 
# Loading work.test_pc
# Loading work.programCounter
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Program Counter
#  label = 00000000 pc_in = 1 pc_out = xxxxxxxx  
#  label = 00000001 pc_in = 1 pc_out = 00000000  
#  label = 00000010 pc_in = 1 pc_out = 00000001  
#  label = 00000011 pc_in = 1 pc_out = 00000010  
#  label = 00000100 pc_in = 1 pc_out = 00000011  
#  label = 00000101 pc_in = 1 pc_out = 00000100  
#  label = 00000110 pc_in = 1 pc_out = 00000101  
#  label = 00000111 pc_in = 1 pc_out = 00000110  
#  label = 00001000 pc_in = 1 pc_out = 00000111  
#  label = 00001001 pc_in = 1 pc_out = 00001000  
#  label = 00001010 pc_in = 1 pc_out = 00001001  
# Break in NamedBeginStat stop_at at C:/marinaSD/PROCESSADOR/PC/test_pc.v line 12
# Simulation Breakpoint: Break in NamedBeginStat stop_at at C:/marinaSD/PROCESSADOR/PC/test_pc.v line 12
# MACRO ./programCounter_run_msim_rtl_verilog.do PAUSED at line 17
