
LEDsequenceV1.0.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000017d4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000008  00800060  000017d4  00001868  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000006  00800068  00800068  00001870  2**0
                  ALLOC
  3 .stab         00001a7c  00000000  00000000  00001870  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000169c  00000000  00000000  000032ec  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00004988  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00004ac8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00004c38  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00006881  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  0000776c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000851c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000867c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00008909  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  000090d7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 62 07 	jmp	0xec4	; 0xec4 <__vector_1>
       8:	0c 94 95 07 	jmp	0xf2a	; 0xf2a <__vector_2>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 c8 07 	jmp	0xf90	; 0xf90 <__vector_18>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a8 e6       	ldi	r26, 0x68	; 104
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
      68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
      6a:	ae 36       	cpi	r26, 0x6E	; 110
      6c:	b1 07       	cpc	r27, r17
      6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>

00000070 <__do_copy_data>:
      70:	10 e0       	ldi	r17, 0x00	; 0
      72:	a0 e6       	ldi	r26, 0x60	; 96
      74:	b0 e0       	ldi	r27, 0x00	; 0
      76:	e4 ed       	ldi	r30, 0xD4	; 212
      78:	f7 e1       	ldi	r31, 0x17	; 23
      7a:	02 c0       	rjmp	.+4      	; 0x80 <.do_copy_data_start>

0000007c <.do_copy_data_loop>:
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0

00000080 <.do_copy_data_start>:
      80:	a8 36       	cpi	r26, 0x68	; 104
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <.do_copy_data_loop>
      86:	0e 94 99 0a 	call	0x1532	; 0x1532 <main>
      8a:	0c 94 e8 0b 	jmp	0x17d0	; 0x17d0 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 b1 0b 	jmp	0x1762	; 0x1762 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 cd 0b 	jmp	0x179a	; 0x179a <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 bd 0b 	jmp	0x177a	; 0x177a <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 d9 0b 	jmp	0x17b2	; 0x17b2 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 bd 0b 	jmp	0x177a	; 0x177a <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 d9 0b 	jmp	0x17b2	; 0x17b2 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 b1 0b 	jmp	0x1762	; 0x1762 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 cd 0b 	jmp	0x179a	; 0x179a <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 bd 0b 	jmp	0x177a	; 0x177a <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 d9 0b 	jmp	0x17b2	; 0x17b2 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 bd 0b 	jmp	0x177a	; 0x177a <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 d9 0b 	jmp	0x17b2	; 0x17b2 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 bd 0b 	jmp	0x177a	; 0x177a <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 d9 0b 	jmp	0x17b2	; 0x17b2 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 c1 0b 	jmp	0x1782	; 0x1782 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 dd 0b 	jmp	0x17ba	; 0x17ba <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__pack_f+0x178>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__pack_f+0x172>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__pack_f+0x17c>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__pack_f+0x114>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__pack_f+0x76>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__pack_f+0xca>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__pack_f+0x86>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__pack_f+0x7e>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__pack_f+0x9c>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__pack_f+0x94>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__pack_f+0xbe>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__pack_f+0xee>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__pack_f+0xf6>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__pack_f+0xf6>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__pack_f+0x10e>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__pack_f+0x162>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__pack_f+0x172>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__pack_f+0x144>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__pack_f+0x154>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__pack_f+0x14c>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__pack_f+0x162>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__pack_f+0x164>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__pack_f+0x17c>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <INT_init>:
static volatile void (*g_callBackPtr_2)(void) = NULL_PTR;


/*============= FUNCTION DEFINITION =============*/
void INT_init(ST_INT_Config* Int_config)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
     b4e:	2a 97       	sbiw	r28, 0x0a	; 10
     b50:	0f b6       	in	r0, 0x3f	; 63
     b52:	f8 94       	cli
     b54:	de bf       	out	0x3e, r29	; 62
     b56:	0f be       	out	0x3f, r0	; 63
     b58:	cd bf       	out	0x3d, r28	; 61
     b5a:	9a 83       	std	Y+2, r25	; 0x02
     b5c:	89 83       	std	Y+1, r24	; 0x01
	SREG  &= ~(1<<7);				// Disable interrupts by clearing I-bit
     b5e:	af e5       	ldi	r26, 0x5F	; 95
     b60:	b0 e0       	ldi	r27, 0x00	; 0
     b62:	ef e5       	ldi	r30, 0x5F	; 95
     b64:	f0 e0       	ldi	r31, 0x00	; 0
     b66:	80 81       	ld	r24, Z
     b68:	8f 77       	andi	r24, 0x7F	; 127
     b6a:	8c 93       	st	X, r24
	switch (Int_config->source)
     b6c:	e9 81       	ldd	r30, Y+1	; 0x01
     b6e:	fa 81       	ldd	r31, Y+2	; 0x02
     b70:	80 81       	ld	r24, Z
     b72:	28 2f       	mov	r18, r24
     b74:	30 e0       	ldi	r19, 0x00	; 0
     b76:	3a 87       	std	Y+10, r19	; 0x0a
     b78:	29 87       	std	Y+9, r18	; 0x09
     b7a:	89 85       	ldd	r24, Y+9	; 0x09
     b7c:	9a 85       	ldd	r25, Y+10	; 0x0a
     b7e:	81 30       	cpi	r24, 0x01	; 1
     b80:	91 05       	cpc	r25, r1
     b82:	09 f4       	brne	.+2      	; 0xb86 <INT_init+0x40>
     b84:	76 c0       	rjmp	.+236    	; 0xc72 <INT_init+0x12c>
     b86:	29 85       	ldd	r18, Y+9	; 0x09
     b88:	3a 85       	ldd	r19, Y+10	; 0x0a
     b8a:	22 30       	cpi	r18, 0x02	; 2
     b8c:	31 05       	cpc	r19, r1
     b8e:	09 f4       	brne	.+2      	; 0xb92 <INT_init+0x4c>
     b90:	db c0       	rjmp	.+438    	; 0xd48 <INT_init+0x202>
     b92:	89 85       	ldd	r24, Y+9	; 0x09
     b94:	9a 85       	ldd	r25, Y+10	; 0x0a
     b96:	00 97       	sbiw	r24, 0x00	; 0
     b98:	09 f0       	breq	.+2      	; 0xb9c <INT_init+0x56>
     b9a:	05 c1       	rjmp	.+522    	; 0xda6 <INT_init+0x260>
	{
	case EN_INT0:
	{
		//pinMode(16, PIN_INPUT);		// Configure INT0/PD2/pin16 as input pin
		CLEAR_BIT(DDRD,INT0_pin);
     b9c:	a1 e3       	ldi	r26, 0x31	; 49
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	e1 e3       	ldi	r30, 0x31	; 49
     ba2:	f0 e0       	ldi	r31, 0x00	; 0
     ba4:	80 81       	ld	r24, Z
     ba6:	8b 7f       	andi	r24, 0xFB	; 251
     ba8:	8c 93       	st	X, r24
		SET_BIT(GICR,INT0);			// Enable external interrupt pin INT0
     baa:	ab e5       	ldi	r26, 0x5B	; 91
     bac:	b0 e0       	ldi	r27, 0x00	; 0
     bae:	eb e5       	ldi	r30, 0x5B	; 91
     bb0:	f0 e0       	ldi	r31, 0x00	; 0
     bb2:	80 81       	ld	r24, Z
     bb4:	80 64       	ori	r24, 0x40	; 64
     bb6:	8c 93       	st	X, r24
		switch (Int_config->trigger)
     bb8:	e9 81       	ldd	r30, Y+1	; 0x01
     bba:	fa 81       	ldd	r31, Y+2	; 0x02
     bbc:	81 81       	ldd	r24, Z+1	; 0x01
     bbe:	28 2f       	mov	r18, r24
     bc0:	30 e0       	ldi	r19, 0x00	; 0
     bc2:	38 87       	std	Y+8, r19	; 0x08
     bc4:	2f 83       	std	Y+7, r18	; 0x07
     bc6:	8f 81       	ldd	r24, Y+7	; 0x07
     bc8:	98 85       	ldd	r25, Y+8	; 0x08
     bca:	81 30       	cpi	r24, 0x01	; 1
     bcc:	91 05       	cpc	r25, r1
     bce:	21 f1       	breq	.+72     	; 0xc18 <INT_init+0xd2>
     bd0:	2f 81       	ldd	r18, Y+7	; 0x07
     bd2:	38 85       	ldd	r19, Y+8	; 0x08
     bd4:	22 30       	cpi	r18, 0x02	; 2
     bd6:	31 05       	cpc	r19, r1
     bd8:	2c f4       	brge	.+10     	; 0xbe4 <INT_init+0x9e>
     bda:	8f 81       	ldd	r24, Y+7	; 0x07
     bdc:	98 85       	ldd	r25, Y+8	; 0x08
     bde:	00 97       	sbiw	r24, 0x00	; 0
     be0:	61 f0       	breq	.+24     	; 0xbfa <INT_init+0xb4>
     be2:	e1 c0       	rjmp	.+450    	; 0xda6 <INT_init+0x260>
     be4:	2f 81       	ldd	r18, Y+7	; 0x07
     be6:	38 85       	ldd	r19, Y+8	; 0x08
     be8:	22 30       	cpi	r18, 0x02	; 2
     bea:	31 05       	cpc	r19, r1
     bec:	21 f1       	breq	.+72     	; 0xc36 <INT_init+0xf0>
     bee:	8f 81       	ldd	r24, Y+7	; 0x07
     bf0:	98 85       	ldd	r25, Y+8	; 0x08
     bf2:	83 30       	cpi	r24, 0x03	; 3
     bf4:	91 05       	cpc	r25, r1
     bf6:	71 f1       	breq	.+92     	; 0xc54 <INT_init+0x10e>
     bf8:	d6 c0       	rjmp	.+428    	; 0xda6 <INT_init+0x260>
		{
		case LOW_LEVEL:
			CLEAR_BIT(MCUCR,ISC00);
     bfa:	a5 e5       	ldi	r26, 0x55	; 85
     bfc:	b0 e0       	ldi	r27, 0x00	; 0
     bfe:	e5 e5       	ldi	r30, 0x55	; 85
     c00:	f0 e0       	ldi	r31, 0x00	; 0
     c02:	80 81       	ld	r24, Z
     c04:	8e 7f       	andi	r24, 0xFE	; 254
     c06:	8c 93       	st	X, r24
			CLEAR_BIT(MCUCR,ISC01);
     c08:	a5 e5       	ldi	r26, 0x55	; 85
     c0a:	b0 e0       	ldi	r27, 0x00	; 0
     c0c:	e5 e5       	ldi	r30, 0x55	; 85
     c0e:	f0 e0       	ldi	r31, 0x00	; 0
     c10:	80 81       	ld	r24, Z
     c12:	8d 7f       	andi	r24, 0xFD	; 253
     c14:	8c 93       	st	X, r24
     c16:	c7 c0       	rjmp	.+398    	; 0xda6 <INT_init+0x260>
			break;
		case ANY_CHANGE:
			SET_BIT(MCUCR,ISC00);
     c18:	a5 e5       	ldi	r26, 0x55	; 85
     c1a:	b0 e0       	ldi	r27, 0x00	; 0
     c1c:	e5 e5       	ldi	r30, 0x55	; 85
     c1e:	f0 e0       	ldi	r31, 0x00	; 0
     c20:	80 81       	ld	r24, Z
     c22:	81 60       	ori	r24, 0x01	; 1
     c24:	8c 93       	st	X, r24
			CLEAR_BIT(MCUCR,ISC01);
     c26:	a5 e5       	ldi	r26, 0x55	; 85
     c28:	b0 e0       	ldi	r27, 0x00	; 0
     c2a:	e5 e5       	ldi	r30, 0x55	; 85
     c2c:	f0 e0       	ldi	r31, 0x00	; 0
     c2e:	80 81       	ld	r24, Z
     c30:	8d 7f       	andi	r24, 0xFD	; 253
     c32:	8c 93       	st	X, r24
     c34:	b8 c0       	rjmp	.+368    	; 0xda6 <INT_init+0x260>
			break;
		case FALLING:
			CLEAR_BIT(MCUCR,ISC00);
     c36:	a5 e5       	ldi	r26, 0x55	; 85
     c38:	b0 e0       	ldi	r27, 0x00	; 0
     c3a:	e5 e5       	ldi	r30, 0x55	; 85
     c3c:	f0 e0       	ldi	r31, 0x00	; 0
     c3e:	80 81       	ld	r24, Z
     c40:	8e 7f       	andi	r24, 0xFE	; 254
     c42:	8c 93       	st	X, r24
			SET_BIT(MCUCR,ISC01);
     c44:	a5 e5       	ldi	r26, 0x55	; 85
     c46:	b0 e0       	ldi	r27, 0x00	; 0
     c48:	e5 e5       	ldi	r30, 0x55	; 85
     c4a:	f0 e0       	ldi	r31, 0x00	; 0
     c4c:	80 81       	ld	r24, Z
     c4e:	82 60       	ori	r24, 0x02	; 2
     c50:	8c 93       	st	X, r24
     c52:	a9 c0       	rjmp	.+338    	; 0xda6 <INT_init+0x260>
			break;
		case RISING:
			SET_BIT(MCUCR,ISC00);
     c54:	a5 e5       	ldi	r26, 0x55	; 85
     c56:	b0 e0       	ldi	r27, 0x00	; 0
     c58:	e5 e5       	ldi	r30, 0x55	; 85
     c5a:	f0 e0       	ldi	r31, 0x00	; 0
     c5c:	80 81       	ld	r24, Z
     c5e:	81 60       	ori	r24, 0x01	; 1
     c60:	8c 93       	st	X, r24
			SET_BIT(MCUCR,ISC01);
     c62:	a5 e5       	ldi	r26, 0x55	; 85
     c64:	b0 e0       	ldi	r27, 0x00	; 0
     c66:	e5 e5       	ldi	r30, 0x55	; 85
     c68:	f0 e0       	ldi	r31, 0x00	; 0
     c6a:	80 81       	ld	r24, Z
     c6c:	82 60       	ori	r24, 0x02	; 2
     c6e:	8c 93       	st	X, r24
     c70:	9a c0       	rjmp	.+308    	; 0xda6 <INT_init+0x260>
		}
	}
	break;
	case EN_INT1:
	{
		CLEAR_BIT(DDRD,INT1_pin);	// Configure INT1/PD3/pin17 as input pin
     c72:	a1 e3       	ldi	r26, 0x31	; 49
     c74:	b0 e0       	ldi	r27, 0x00	; 0
     c76:	e1 e3       	ldi	r30, 0x31	; 49
     c78:	f0 e0       	ldi	r31, 0x00	; 0
     c7a:	80 81       	ld	r24, Z
     c7c:	87 7f       	andi	r24, 0xF7	; 247
     c7e:	8c 93       	st	X, r24
		SET_BIT(GICR,INT1);			// Enable external interrupt pin INT1
     c80:	ab e5       	ldi	r26, 0x5B	; 91
     c82:	b0 e0       	ldi	r27, 0x00	; 0
     c84:	eb e5       	ldi	r30, 0x5B	; 91
     c86:	f0 e0       	ldi	r31, 0x00	; 0
     c88:	80 81       	ld	r24, Z
     c8a:	80 68       	ori	r24, 0x80	; 128
     c8c:	8c 93       	st	X, r24
		switch (Int_config->trigger)
     c8e:	e9 81       	ldd	r30, Y+1	; 0x01
     c90:	fa 81       	ldd	r31, Y+2	; 0x02
     c92:	81 81       	ldd	r24, Z+1	; 0x01
     c94:	28 2f       	mov	r18, r24
     c96:	30 e0       	ldi	r19, 0x00	; 0
     c98:	3e 83       	std	Y+6, r19	; 0x06
     c9a:	2d 83       	std	Y+5, r18	; 0x05
     c9c:	8d 81       	ldd	r24, Y+5	; 0x05
     c9e:	9e 81       	ldd	r25, Y+6	; 0x06
     ca0:	81 30       	cpi	r24, 0x01	; 1
     ca2:	91 05       	cpc	r25, r1
     ca4:	21 f1       	breq	.+72     	; 0xcee <INT_init+0x1a8>
     ca6:	2d 81       	ldd	r18, Y+5	; 0x05
     ca8:	3e 81       	ldd	r19, Y+6	; 0x06
     caa:	22 30       	cpi	r18, 0x02	; 2
     cac:	31 05       	cpc	r19, r1
     cae:	2c f4       	brge	.+10     	; 0xcba <INT_init+0x174>
     cb0:	8d 81       	ldd	r24, Y+5	; 0x05
     cb2:	9e 81       	ldd	r25, Y+6	; 0x06
     cb4:	00 97       	sbiw	r24, 0x00	; 0
     cb6:	61 f0       	breq	.+24     	; 0xcd0 <INT_init+0x18a>
     cb8:	76 c0       	rjmp	.+236    	; 0xda6 <INT_init+0x260>
     cba:	2d 81       	ldd	r18, Y+5	; 0x05
     cbc:	3e 81       	ldd	r19, Y+6	; 0x06
     cbe:	22 30       	cpi	r18, 0x02	; 2
     cc0:	31 05       	cpc	r19, r1
     cc2:	21 f1       	breq	.+72     	; 0xd0c <INT_init+0x1c6>
     cc4:	8d 81       	ldd	r24, Y+5	; 0x05
     cc6:	9e 81       	ldd	r25, Y+6	; 0x06
     cc8:	83 30       	cpi	r24, 0x03	; 3
     cca:	91 05       	cpc	r25, r1
     ccc:	71 f1       	breq	.+92     	; 0xd2a <INT_init+0x1e4>
     cce:	6b c0       	rjmp	.+214    	; 0xda6 <INT_init+0x260>
		{
		case LOW_LEVEL:
			CLEAR_BIT(MCUCR,ISC10);
     cd0:	a5 e5       	ldi	r26, 0x55	; 85
     cd2:	b0 e0       	ldi	r27, 0x00	; 0
     cd4:	e5 e5       	ldi	r30, 0x55	; 85
     cd6:	f0 e0       	ldi	r31, 0x00	; 0
     cd8:	80 81       	ld	r24, Z
     cda:	8b 7f       	andi	r24, 0xFB	; 251
     cdc:	8c 93       	st	X, r24
			CLEAR_BIT(MCUCR,ISC11);
     cde:	a5 e5       	ldi	r26, 0x55	; 85
     ce0:	b0 e0       	ldi	r27, 0x00	; 0
     ce2:	e5 e5       	ldi	r30, 0x55	; 85
     ce4:	f0 e0       	ldi	r31, 0x00	; 0
     ce6:	80 81       	ld	r24, Z
     ce8:	87 7f       	andi	r24, 0xF7	; 247
     cea:	8c 93       	st	X, r24
     cec:	5c c0       	rjmp	.+184    	; 0xda6 <INT_init+0x260>
			break;
		case ANY_CHANGE:
			SET_BIT(MCUCR,ISC10);
     cee:	a5 e5       	ldi	r26, 0x55	; 85
     cf0:	b0 e0       	ldi	r27, 0x00	; 0
     cf2:	e5 e5       	ldi	r30, 0x55	; 85
     cf4:	f0 e0       	ldi	r31, 0x00	; 0
     cf6:	80 81       	ld	r24, Z
     cf8:	84 60       	ori	r24, 0x04	; 4
     cfa:	8c 93       	st	X, r24
			CLEAR_BIT(MCUCR,ISC11);
     cfc:	a5 e5       	ldi	r26, 0x55	; 85
     cfe:	b0 e0       	ldi	r27, 0x00	; 0
     d00:	e5 e5       	ldi	r30, 0x55	; 85
     d02:	f0 e0       	ldi	r31, 0x00	; 0
     d04:	80 81       	ld	r24, Z
     d06:	87 7f       	andi	r24, 0xF7	; 247
     d08:	8c 93       	st	X, r24
     d0a:	4d c0       	rjmp	.+154    	; 0xda6 <INT_init+0x260>
			break;
		case FALLING:
			CLEAR_BIT(MCUCR,ISC10);
     d0c:	a5 e5       	ldi	r26, 0x55	; 85
     d0e:	b0 e0       	ldi	r27, 0x00	; 0
     d10:	e5 e5       	ldi	r30, 0x55	; 85
     d12:	f0 e0       	ldi	r31, 0x00	; 0
     d14:	80 81       	ld	r24, Z
     d16:	8b 7f       	andi	r24, 0xFB	; 251
     d18:	8c 93       	st	X, r24
			SET_BIT(MCUCR,ISC11);
     d1a:	a5 e5       	ldi	r26, 0x55	; 85
     d1c:	b0 e0       	ldi	r27, 0x00	; 0
     d1e:	e5 e5       	ldi	r30, 0x55	; 85
     d20:	f0 e0       	ldi	r31, 0x00	; 0
     d22:	80 81       	ld	r24, Z
     d24:	88 60       	ori	r24, 0x08	; 8
     d26:	8c 93       	st	X, r24
     d28:	3e c0       	rjmp	.+124    	; 0xda6 <INT_init+0x260>
			break;
		case RISING:
			SET_BIT(MCUCR,ISC10);
     d2a:	a5 e5       	ldi	r26, 0x55	; 85
     d2c:	b0 e0       	ldi	r27, 0x00	; 0
     d2e:	e5 e5       	ldi	r30, 0x55	; 85
     d30:	f0 e0       	ldi	r31, 0x00	; 0
     d32:	80 81       	ld	r24, Z
     d34:	84 60       	ori	r24, 0x04	; 4
     d36:	8c 93       	st	X, r24
			SET_BIT(MCUCR,ISC11);
     d38:	a5 e5       	ldi	r26, 0x55	; 85
     d3a:	b0 e0       	ldi	r27, 0x00	; 0
     d3c:	e5 e5       	ldi	r30, 0x55	; 85
     d3e:	f0 e0       	ldi	r31, 0x00	; 0
     d40:	80 81       	ld	r24, Z
     d42:	88 60       	ori	r24, 0x08	; 8
     d44:	8c 93       	st	X, r24
     d46:	2f c0       	rjmp	.+94     	; 0xda6 <INT_init+0x260>
		}
	}
	break;
	case EN_INT2:
	{
		CLEAR_BIT(DDRB,INT2_pin);	// Configure INT2/PB2/pin3 as input pin
     d48:	a7 e3       	ldi	r26, 0x37	; 55
     d4a:	b0 e0       	ldi	r27, 0x00	; 0
     d4c:	e7 e3       	ldi	r30, 0x37	; 55
     d4e:	f0 e0       	ldi	r31, 0x00	; 0
     d50:	80 81       	ld	r24, Z
     d52:	87 7f       	andi	r24, 0xF7	; 247
     d54:	8c 93       	st	X, r24
		SET_BIT(GICR,INT2);			// Enable external interrupt pin INT2
     d56:	ab e5       	ldi	r26, 0x5B	; 91
     d58:	b0 e0       	ldi	r27, 0x00	; 0
     d5a:	eb e5       	ldi	r30, 0x5B	; 91
     d5c:	f0 e0       	ldi	r31, 0x00	; 0
     d5e:	80 81       	ld	r24, Z
     d60:	80 62       	ori	r24, 0x20	; 32
     d62:	8c 93       	st	X, r24
		switch (Int_config->trigger)
     d64:	e9 81       	ldd	r30, Y+1	; 0x01
     d66:	fa 81       	ldd	r31, Y+2	; 0x02
     d68:	81 81       	ldd	r24, Z+1	; 0x01
     d6a:	28 2f       	mov	r18, r24
     d6c:	30 e0       	ldi	r19, 0x00	; 0
     d6e:	3c 83       	std	Y+4, r19	; 0x04
     d70:	2b 83       	std	Y+3, r18	; 0x03
     d72:	8b 81       	ldd	r24, Y+3	; 0x03
     d74:	9c 81       	ldd	r25, Y+4	; 0x04
     d76:	82 30       	cpi	r24, 0x02	; 2
     d78:	91 05       	cpc	r25, r1
     d7a:	31 f0       	breq	.+12     	; 0xd88 <INT_init+0x242>
     d7c:	2b 81       	ldd	r18, Y+3	; 0x03
     d7e:	3c 81       	ldd	r19, Y+4	; 0x04
     d80:	23 30       	cpi	r18, 0x03	; 3
     d82:	31 05       	cpc	r19, r1
     d84:	49 f0       	breq	.+18     	; 0xd98 <INT_init+0x252>
     d86:	0f c0       	rjmp	.+30     	; 0xda6 <INT_init+0x260>
		{
		case FALLING:
			CLEAR_BIT(MCUCSR,ISC2);
     d88:	a4 e5       	ldi	r26, 0x54	; 84
     d8a:	b0 e0       	ldi	r27, 0x00	; 0
     d8c:	e4 e5       	ldi	r30, 0x54	; 84
     d8e:	f0 e0       	ldi	r31, 0x00	; 0
     d90:	80 81       	ld	r24, Z
     d92:	8f 7b       	andi	r24, 0xBF	; 191
     d94:	8c 93       	st	X, r24
     d96:	07 c0       	rjmp	.+14     	; 0xda6 <INT_init+0x260>
			break;
		case RISING:
			SET_BIT(MCUCSR,ISC2);
     d98:	a4 e5       	ldi	r26, 0x54	; 84
     d9a:	b0 e0       	ldi	r27, 0x00	; 0
     d9c:	e4 e5       	ldi	r30, 0x54	; 84
     d9e:	f0 e0       	ldi	r31, 0x00	; 0
     da0:	80 81       	ld	r24, Z
     da2:	80 64       	ori	r24, 0x40	; 64
     da4:	8c 93       	st	X, r24
			break;
		}
	}
	break;
	}
	SREG  |= (1<<7);                // Enable interrupts by setting I-bit
     da6:	af e5       	ldi	r26, 0x5F	; 95
     da8:	b0 e0       	ldi	r27, 0x00	; 0
     daa:	ef e5       	ldi	r30, 0x5F	; 95
     dac:	f0 e0       	ldi	r31, 0x00	; 0
     dae:	80 81       	ld	r24, Z
     db0:	80 68       	ori	r24, 0x80	; 128
     db2:	8c 93       	st	X, r24
}
     db4:	2a 96       	adiw	r28, 0x0a	; 10
     db6:	0f b6       	in	r0, 0x3f	; 63
     db8:	f8 94       	cli
     dba:	de bf       	out	0x3e, r29	; 62
     dbc:	0f be       	out	0x3f, r0	; 63
     dbe:	cd bf       	out	0x3d, r28	; 61
     dc0:	cf 91       	pop	r28
     dc2:	df 91       	pop	r29
     dc4:	08 95       	ret

00000dc6 <INT0_setCallBack>:


void INT0_setCallBack(void(*a_ptr)(void))
{
     dc6:	df 93       	push	r29
     dc8:	cf 93       	push	r28
     dca:	00 d0       	rcall	.+0      	; 0xdcc <INT0_setCallBack+0x6>
     dcc:	cd b7       	in	r28, 0x3d	; 61
     dce:	de b7       	in	r29, 0x3e	; 62
     dd0:	9a 83       	std	Y+2, r25	; 0x02
     dd2:	89 83       	std	Y+1, r24	; 0x01
	g_callBackPtr_0=a_ptr;
     dd4:	89 81       	ldd	r24, Y+1	; 0x01
     dd6:	9a 81       	ldd	r25, Y+2	; 0x02
     dd8:	90 93 69 00 	sts	0x0069, r25
     ddc:	80 93 68 00 	sts	0x0068, r24
}
     de0:	0f 90       	pop	r0
     de2:	0f 90       	pop	r0
     de4:	cf 91       	pop	r28
     de6:	df 91       	pop	r29
     de8:	08 95       	ret

00000dea <INT1_setCallBack>:

void INT1_setCallBack(void(*a_ptr)(void))
{
     dea:	df 93       	push	r29
     dec:	cf 93       	push	r28
     dee:	00 d0       	rcall	.+0      	; 0xdf0 <INT1_setCallBack+0x6>
     df0:	cd b7       	in	r28, 0x3d	; 61
     df2:	de b7       	in	r29, 0x3e	; 62
     df4:	9a 83       	std	Y+2, r25	; 0x02
     df6:	89 83       	std	Y+1, r24	; 0x01
	g_callBackPtr_1=a_ptr;
     df8:	89 81       	ldd	r24, Y+1	; 0x01
     dfa:	9a 81       	ldd	r25, Y+2	; 0x02
     dfc:	90 93 6b 00 	sts	0x006B, r25
     e00:	80 93 6a 00 	sts	0x006A, r24
}
     e04:	0f 90       	pop	r0
     e06:	0f 90       	pop	r0
     e08:	cf 91       	pop	r28
     e0a:	df 91       	pop	r29
     e0c:	08 95       	ret

00000e0e <INT2_setCallBack>:

void INT2_setCallBack(void(*a_ptr)(void))
{
     e0e:	df 93       	push	r29
     e10:	cf 93       	push	r28
     e12:	00 d0       	rcall	.+0      	; 0xe14 <INT2_setCallBack+0x6>
     e14:	cd b7       	in	r28, 0x3d	; 61
     e16:	de b7       	in	r29, 0x3e	; 62
     e18:	9a 83       	std	Y+2, r25	; 0x02
     e1a:	89 83       	std	Y+1, r24	; 0x01
	g_callBackPtr_2=a_ptr;
     e1c:	89 81       	ldd	r24, Y+1	; 0x01
     e1e:	9a 81       	ldd	r25, Y+2	; 0x02
     e20:	90 93 6d 00 	sts	0x006D, r25
     e24:	80 93 6c 00 	sts	0x006C, r24
}
     e28:	0f 90       	pop	r0
     e2a:	0f 90       	pop	r0
     e2c:	cf 91       	pop	r28
     e2e:	df 91       	pop	r29
     e30:	08 95       	ret

00000e32 <INT_Deinit>:

void INT_Deinit(ST_INT_Config* Int_config)
{
     e32:	df 93       	push	r29
     e34:	cf 93       	push	r28
     e36:	00 d0       	rcall	.+0      	; 0xe38 <INT_Deinit+0x6>
     e38:	00 d0       	rcall	.+0      	; 0xe3a <INT_Deinit+0x8>
     e3a:	cd b7       	in	r28, 0x3d	; 61
     e3c:	de b7       	in	r29, 0x3e	; 62
     e3e:	9a 83       	std	Y+2, r25	; 0x02
     e40:	89 83       	std	Y+1, r24	; 0x01
	CLEAR_BIT(SREG,PIN7);				// Disable interrupts by clearing I-bit
     e42:	af e5       	ldi	r26, 0x5F	; 95
     e44:	b0 e0       	ldi	r27, 0x00	; 0
     e46:	ef e5       	ldi	r30, 0x5F	; 95
     e48:	f0 e0       	ldi	r31, 0x00	; 0
     e4a:	80 81       	ld	r24, Z
     e4c:	8f 77       	andi	r24, 0x7F	; 127
     e4e:	8c 93       	st	X, r24
	switch (Int_config->source)
     e50:	e9 81       	ldd	r30, Y+1	; 0x01
     e52:	fa 81       	ldd	r31, Y+2	; 0x02
     e54:	80 81       	ld	r24, Z
     e56:	28 2f       	mov	r18, r24
     e58:	30 e0       	ldi	r19, 0x00	; 0
     e5a:	3c 83       	std	Y+4, r19	; 0x04
     e5c:	2b 83       	std	Y+3, r18	; 0x03
     e5e:	8b 81       	ldd	r24, Y+3	; 0x03
     e60:	9c 81       	ldd	r25, Y+4	; 0x04
     e62:	81 30       	cpi	r24, 0x01	; 1
     e64:	91 05       	cpc	r25, r1
     e66:	89 f0       	breq	.+34     	; 0xe8a <INT_Deinit+0x58>
     e68:	2b 81       	ldd	r18, Y+3	; 0x03
     e6a:	3c 81       	ldd	r19, Y+4	; 0x04
     e6c:	22 30       	cpi	r18, 0x02	; 2
     e6e:	31 05       	cpc	r19, r1
     e70:	a1 f0       	breq	.+40     	; 0xe9a <INT_Deinit+0x68>
     e72:	8b 81       	ldd	r24, Y+3	; 0x03
     e74:	9c 81       	ldd	r25, Y+4	; 0x04
     e76:	00 97       	sbiw	r24, 0x00	; 0
     e78:	b9 f4       	brne	.+46     	; 0xea8 <INT_Deinit+0x76>
	{
	case EN_INT0:
		CLEAR_BIT(GICR,INT0);			// Disable external interrupt pin INT0
     e7a:	ab e5       	ldi	r26, 0x5B	; 91
     e7c:	b0 e0       	ldi	r27, 0x00	; 0
     e7e:	eb e5       	ldi	r30, 0x5B	; 91
     e80:	f0 e0       	ldi	r31, 0x00	; 0
     e82:	80 81       	ld	r24, Z
     e84:	8f 7b       	andi	r24, 0xBF	; 191
     e86:	8c 93       	st	X, r24
     e88:	0f c0       	rjmp	.+30     	; 0xea8 <INT_Deinit+0x76>
		break;
	case EN_INT1:
		CLEAR_BIT(GICR,INT1);			// Disable external interrupt pin INT1
     e8a:	ab e5       	ldi	r26, 0x5B	; 91
     e8c:	b0 e0       	ldi	r27, 0x00	; 0
     e8e:	eb e5       	ldi	r30, 0x5B	; 91
     e90:	f0 e0       	ldi	r31, 0x00	; 0
     e92:	80 81       	ld	r24, Z
     e94:	8f 77       	andi	r24, 0x7F	; 127
     e96:	8c 93       	st	X, r24
     e98:	07 c0       	rjmp	.+14     	; 0xea8 <INT_Deinit+0x76>
		break;
	case EN_INT2:
		CLEAR_BIT(GICR,INT2);			// Disable external interrupt pin INT2
     e9a:	ab e5       	ldi	r26, 0x5B	; 91
     e9c:	b0 e0       	ldi	r27, 0x00	; 0
     e9e:	eb e5       	ldi	r30, 0x5B	; 91
     ea0:	f0 e0       	ldi	r31, 0x00	; 0
     ea2:	80 81       	ld	r24, Z
     ea4:	8f 7d       	andi	r24, 0xDF	; 223
     ea6:	8c 93       	st	X, r24
		break;
	}
	SET_BIT(SREG,PIN7);       			// Enable interrupts by setting I-bit
     ea8:	af e5       	ldi	r26, 0x5F	; 95
     eaa:	b0 e0       	ldi	r27, 0x00	; 0
     eac:	ef e5       	ldi	r30, 0x5F	; 95
     eae:	f0 e0       	ldi	r31, 0x00	; 0
     eb0:	80 81       	ld	r24, Z
     eb2:	80 68       	ori	r24, 0x80	; 128
     eb4:	8c 93       	st	X, r24
}
     eb6:	0f 90       	pop	r0
     eb8:	0f 90       	pop	r0
     eba:	0f 90       	pop	r0
     ebc:	0f 90       	pop	r0
     ebe:	cf 91       	pop	r28
     ec0:	df 91       	pop	r29
     ec2:	08 95       	ret

00000ec4 <__vector_1>:

ISR(INT0_vect)
{
     ec4:	1f 92       	push	r1
     ec6:	0f 92       	push	r0
     ec8:	0f b6       	in	r0, 0x3f	; 63
     eca:	0f 92       	push	r0
     ecc:	11 24       	eor	r1, r1
     ece:	2f 93       	push	r18
     ed0:	3f 93       	push	r19
     ed2:	4f 93       	push	r20
     ed4:	5f 93       	push	r21
     ed6:	6f 93       	push	r22
     ed8:	7f 93       	push	r23
     eda:	8f 93       	push	r24
     edc:	9f 93       	push	r25
     ede:	af 93       	push	r26
     ee0:	bf 93       	push	r27
     ee2:	ef 93       	push	r30
     ee4:	ff 93       	push	r31
     ee6:	df 93       	push	r29
     ee8:	cf 93       	push	r28
     eea:	cd b7       	in	r28, 0x3d	; 61
     eec:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr_0 != NULL_PTR)
     eee:	80 91 68 00 	lds	r24, 0x0068
     ef2:	90 91 69 00 	lds	r25, 0x0069
     ef6:	00 97       	sbiw	r24, 0x00	; 0
     ef8:	29 f0       	breq	.+10     	; 0xf04 <__vector_1+0x40>
		{
			g_callBackPtr_0();
     efa:	e0 91 68 00 	lds	r30, 0x0068
     efe:	f0 91 69 00 	lds	r31, 0x0069
     f02:	09 95       	icall
		}
}
     f04:	cf 91       	pop	r28
     f06:	df 91       	pop	r29
     f08:	ff 91       	pop	r31
     f0a:	ef 91       	pop	r30
     f0c:	bf 91       	pop	r27
     f0e:	af 91       	pop	r26
     f10:	9f 91       	pop	r25
     f12:	8f 91       	pop	r24
     f14:	7f 91       	pop	r23
     f16:	6f 91       	pop	r22
     f18:	5f 91       	pop	r21
     f1a:	4f 91       	pop	r20
     f1c:	3f 91       	pop	r19
     f1e:	2f 91       	pop	r18
     f20:	0f 90       	pop	r0
     f22:	0f be       	out	0x3f, r0	; 63
     f24:	0f 90       	pop	r0
     f26:	1f 90       	pop	r1
     f28:	18 95       	reti

00000f2a <__vector_2>:


ISR(INT1_vect)
{
     f2a:	1f 92       	push	r1
     f2c:	0f 92       	push	r0
     f2e:	0f b6       	in	r0, 0x3f	; 63
     f30:	0f 92       	push	r0
     f32:	11 24       	eor	r1, r1
     f34:	2f 93       	push	r18
     f36:	3f 93       	push	r19
     f38:	4f 93       	push	r20
     f3a:	5f 93       	push	r21
     f3c:	6f 93       	push	r22
     f3e:	7f 93       	push	r23
     f40:	8f 93       	push	r24
     f42:	9f 93       	push	r25
     f44:	af 93       	push	r26
     f46:	bf 93       	push	r27
     f48:	ef 93       	push	r30
     f4a:	ff 93       	push	r31
     f4c:	df 93       	push	r29
     f4e:	cf 93       	push	r28
     f50:	cd b7       	in	r28, 0x3d	; 61
     f52:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr_1 != NULL_PTR)
     f54:	80 91 6a 00 	lds	r24, 0x006A
     f58:	90 91 6b 00 	lds	r25, 0x006B
     f5c:	00 97       	sbiw	r24, 0x00	; 0
     f5e:	29 f0       	breq	.+10     	; 0xf6a <__vector_2+0x40>
		{
			g_callBackPtr_1();
     f60:	e0 91 6a 00 	lds	r30, 0x006A
     f64:	f0 91 6b 00 	lds	r31, 0x006B
     f68:	09 95       	icall
		}
}
     f6a:	cf 91       	pop	r28
     f6c:	df 91       	pop	r29
     f6e:	ff 91       	pop	r31
     f70:	ef 91       	pop	r30
     f72:	bf 91       	pop	r27
     f74:	af 91       	pop	r26
     f76:	9f 91       	pop	r25
     f78:	8f 91       	pop	r24
     f7a:	7f 91       	pop	r23
     f7c:	6f 91       	pop	r22
     f7e:	5f 91       	pop	r21
     f80:	4f 91       	pop	r20
     f82:	3f 91       	pop	r19
     f84:	2f 91       	pop	r18
     f86:	0f 90       	pop	r0
     f88:	0f be       	out	0x3f, r0	; 63
     f8a:	0f 90       	pop	r0
     f8c:	1f 90       	pop	r1
     f8e:	18 95       	reti

00000f90 <__vector_18>:

ISR(INT2_vect)
{
     f90:	1f 92       	push	r1
     f92:	0f 92       	push	r0
     f94:	0f b6       	in	r0, 0x3f	; 63
     f96:	0f 92       	push	r0
     f98:	11 24       	eor	r1, r1
     f9a:	2f 93       	push	r18
     f9c:	3f 93       	push	r19
     f9e:	4f 93       	push	r20
     fa0:	5f 93       	push	r21
     fa2:	6f 93       	push	r22
     fa4:	7f 93       	push	r23
     fa6:	8f 93       	push	r24
     fa8:	9f 93       	push	r25
     faa:	af 93       	push	r26
     fac:	bf 93       	push	r27
     fae:	ef 93       	push	r30
     fb0:	ff 93       	push	r31
     fb2:	df 93       	push	r29
     fb4:	cf 93       	push	r28
     fb6:	cd b7       	in	r28, 0x3d	; 61
     fb8:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr_2 != NULL_PTR)
     fba:	80 91 6c 00 	lds	r24, 0x006C
     fbe:	90 91 6d 00 	lds	r25, 0x006D
     fc2:	00 97       	sbiw	r24, 0x00	; 0
     fc4:	29 f0       	breq	.+10     	; 0xfd0 <__vector_18+0x40>
		{
			g_callBackPtr_2();
     fc6:	e0 91 6c 00 	lds	r30, 0x006C
     fca:	f0 91 6d 00 	lds	r31, 0x006D
     fce:	09 95       	icall
		}
}
     fd0:	cf 91       	pop	r28
     fd2:	df 91       	pop	r29
     fd4:	ff 91       	pop	r31
     fd6:	ef 91       	pop	r30
     fd8:	bf 91       	pop	r27
     fda:	af 91       	pop	r26
     fdc:	9f 91       	pop	r25
     fde:	8f 91       	pop	r24
     fe0:	7f 91       	pop	r23
     fe2:	6f 91       	pop	r22
     fe4:	5f 91       	pop	r21
     fe6:	4f 91       	pop	r20
     fe8:	3f 91       	pop	r19
     fea:	2f 91       	pop	r18
     fec:	0f 90       	pop	r0
     fee:	0f be       	out	0x3f, r0	; 63
     ff0:	0f 90       	pop	r0
     ff2:	1f 90       	pop	r1
     ff4:	18 95       	reti

00000ff6 <pinMode>:
 * function parameters
 * pin_no:pin number to set
 * pin_direction:direction of the pin
 */
EN_STATE pinMode(uint8 pin_no,EN_PIN_DIRECTION pin_direction)
{
     ff6:	df 93       	push	r29
     ff8:	cf 93       	push	r28
     ffa:	00 d0       	rcall	.+0      	; 0xffc <pinMode+0x6>
     ffc:	00 d0       	rcall	.+0      	; 0xffe <pinMode+0x8>
     ffe:	0f 92       	push	r0
    1000:	cd b7       	in	r28, 0x3d	; 61
    1002:	de b7       	in	r29, 0x3e	; 62
    1004:	8b 83       	std	Y+3, r24	; 0x03
    1006:	6c 83       	std	Y+4, r22	; 0x04
	REG_NAME port = NULL_PTR;
    1008:	1a 82       	std	Y+2, r1	; 0x02
    100a:	19 82       	std	Y+1, r1	; 0x01
	if(pin_no < 0 || pin_no >= (4*MAX_PIN))
    100c:	8b 81       	ldd	r24, Y+3	; 0x03
    100e:	80 32       	cpi	r24, 0x20	; 32
    1010:	10 f0       	brcs	.+4      	; 0x1016 <pinMode+0x20>
		return FAILED;
    1012:	1d 82       	std	Y+5, r1	; 0x05
    1014:	3f c0       	rjmp	.+126    	; 0x1094 <pinMode+0x9e>

	check_pin(&pin_no, &port);
    1016:	ce 01       	movw	r24, r28
    1018:	03 96       	adiw	r24, 0x03	; 3
    101a:	9e 01       	movw	r18, r28
    101c:	2f 5f       	subi	r18, 0xFF	; 255
    101e:	3f 4f       	sbci	r19, 0xFF	; 255
    1020:	b9 01       	movw	r22, r18
    1022:	0e 94 ac 09 	call	0x1358	; 0x1358 <check_pin>
	if(pin_direction==PIN_INPUT)
    1026:	8c 81       	ldd	r24, Y+4	; 0x04
    1028:	88 23       	and	r24, r24
    102a:	b9 f4       	brne	.+46     	; 0x105a <pinMode+0x64>
	{
		CLEAR_BIT(port->ddrx,pin_no);
    102c:	a9 81       	ldd	r26, Y+1	; 0x01
    102e:	ba 81       	ldd	r27, Y+2	; 0x02
    1030:	e9 81       	ldd	r30, Y+1	; 0x01
    1032:	fa 81       	ldd	r31, Y+2	; 0x02
    1034:	81 81       	ldd	r24, Z+1	; 0x01
    1036:	48 2f       	mov	r20, r24
    1038:	8b 81       	ldd	r24, Y+3	; 0x03
    103a:	28 2f       	mov	r18, r24
    103c:	30 e0       	ldi	r19, 0x00	; 0
    103e:	81 e0       	ldi	r24, 0x01	; 1
    1040:	90 e0       	ldi	r25, 0x00	; 0
    1042:	02 2e       	mov	r0, r18
    1044:	02 c0       	rjmp	.+4      	; 0x104a <pinMode+0x54>
    1046:	88 0f       	add	r24, r24
    1048:	99 1f       	adc	r25, r25
    104a:	0a 94       	dec	r0
    104c:	e2 f7       	brpl	.-8      	; 0x1046 <pinMode+0x50>
    104e:	80 95       	com	r24
    1050:	84 23       	and	r24, r20
    1052:	11 96       	adiw	r26, 0x01	; 1
    1054:	8c 93       	st	X, r24
    1056:	11 97       	sbiw	r26, 0x01	; 1
    1058:	1b c0       	rjmp	.+54     	; 0x1090 <pinMode+0x9a>
	}
	else if(pin_direction==PIN_OUTPUT)
    105a:	8c 81       	ldd	r24, Y+4	; 0x04
    105c:	81 30       	cpi	r24, 0x01	; 1
    105e:	b1 f4       	brne	.+44     	; 0x108c <pinMode+0x96>
	{
		SET_BIT(port->ddrx,pin_no);
    1060:	a9 81       	ldd	r26, Y+1	; 0x01
    1062:	ba 81       	ldd	r27, Y+2	; 0x02
    1064:	e9 81       	ldd	r30, Y+1	; 0x01
    1066:	fa 81       	ldd	r31, Y+2	; 0x02
    1068:	81 81       	ldd	r24, Z+1	; 0x01
    106a:	48 2f       	mov	r20, r24
    106c:	8b 81       	ldd	r24, Y+3	; 0x03
    106e:	28 2f       	mov	r18, r24
    1070:	30 e0       	ldi	r19, 0x00	; 0
    1072:	81 e0       	ldi	r24, 0x01	; 1
    1074:	90 e0       	ldi	r25, 0x00	; 0
    1076:	02 2e       	mov	r0, r18
    1078:	02 c0       	rjmp	.+4      	; 0x107e <pinMode+0x88>
    107a:	88 0f       	add	r24, r24
    107c:	99 1f       	adc	r25, r25
    107e:	0a 94       	dec	r0
    1080:	e2 f7       	brpl	.-8      	; 0x107a <pinMode+0x84>
    1082:	84 2b       	or	r24, r20
    1084:	11 96       	adiw	r26, 0x01	; 1
    1086:	8c 93       	st	X, r24
    1088:	11 97       	sbiw	r26, 0x01	; 1
    108a:	02 c0       	rjmp	.+4      	; 0x1090 <pinMode+0x9a>
	}
	else
	{
		return FAILED;
    108c:	1d 82       	std	Y+5, r1	; 0x05
    108e:	02 c0       	rjmp	.+4      	; 0x1094 <pinMode+0x9e>
	}
	return SUCCESS;
    1090:	81 e0       	ldi	r24, 0x01	; 1
    1092:	8d 83       	std	Y+5, r24	; 0x05
    1094:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1096:	0f 90       	pop	r0
    1098:	0f 90       	pop	r0
    109a:	0f 90       	pop	r0
    109c:	0f 90       	pop	r0
    109e:	0f 90       	pop	r0
    10a0:	cf 91       	pop	r28
    10a2:	df 91       	pop	r29
    10a4:	08 95       	ret

000010a6 <digitalWrite>:
 * function parameters
 * pin_no:pin number to write
 * pin_val:output value high / low
 */
EN_STATE digitalWrite(uint8 pin_no,EN_PIN_VALUE pin_val)
{
    10a6:	df 93       	push	r29
    10a8:	cf 93       	push	r28
    10aa:	00 d0       	rcall	.+0      	; 0x10ac <digitalWrite+0x6>
    10ac:	00 d0       	rcall	.+0      	; 0x10ae <digitalWrite+0x8>
    10ae:	0f 92       	push	r0
    10b0:	cd b7       	in	r28, 0x3d	; 61
    10b2:	de b7       	in	r29, 0x3e	; 62
    10b4:	8b 83       	std	Y+3, r24	; 0x03
    10b6:	6c 83       	std	Y+4, r22	; 0x04
	REG_NAME port = NULL_PTR;
    10b8:	1a 82       	std	Y+2, r1	; 0x02
    10ba:	19 82       	std	Y+1, r1	; 0x01
	if(pin_no < 0 || pin_no >= (4*MAX_PIN))
    10bc:	8b 81       	ldd	r24, Y+3	; 0x03
    10be:	80 32       	cpi	r24, 0x20	; 32
    10c0:	10 f0       	brcs	.+4      	; 0x10c6 <digitalWrite+0x20>
		return FAILED;
    10c2:	1d 82       	std	Y+5, r1	; 0x05
    10c4:	3f c0       	rjmp	.+126    	; 0x1144 <digitalWrite+0x9e>

	check_pin(&pin_no, &port);
    10c6:	ce 01       	movw	r24, r28
    10c8:	03 96       	adiw	r24, 0x03	; 3
    10ca:	9e 01       	movw	r18, r28
    10cc:	2f 5f       	subi	r18, 0xFF	; 255
    10ce:	3f 4f       	sbci	r19, 0xFF	; 255
    10d0:	b9 01       	movw	r22, r18
    10d2:	0e 94 ac 09 	call	0x1358	; 0x1358 <check_pin>
	if(pin_val==Low)
    10d6:	8c 81       	ldd	r24, Y+4	; 0x04
    10d8:	88 23       	and	r24, r24
    10da:	b9 f4       	brne	.+46     	; 0x110a <digitalWrite+0x64>
	{
		CLEAR_BIT(port->portx,pin_no);
    10dc:	a9 81       	ldd	r26, Y+1	; 0x01
    10de:	ba 81       	ldd	r27, Y+2	; 0x02
    10e0:	e9 81       	ldd	r30, Y+1	; 0x01
    10e2:	fa 81       	ldd	r31, Y+2	; 0x02
    10e4:	82 81       	ldd	r24, Z+2	; 0x02
    10e6:	48 2f       	mov	r20, r24
    10e8:	8b 81       	ldd	r24, Y+3	; 0x03
    10ea:	28 2f       	mov	r18, r24
    10ec:	30 e0       	ldi	r19, 0x00	; 0
    10ee:	81 e0       	ldi	r24, 0x01	; 1
    10f0:	90 e0       	ldi	r25, 0x00	; 0
    10f2:	02 2e       	mov	r0, r18
    10f4:	02 c0       	rjmp	.+4      	; 0x10fa <digitalWrite+0x54>
    10f6:	88 0f       	add	r24, r24
    10f8:	99 1f       	adc	r25, r25
    10fa:	0a 94       	dec	r0
    10fc:	e2 f7       	brpl	.-8      	; 0x10f6 <digitalWrite+0x50>
    10fe:	80 95       	com	r24
    1100:	84 23       	and	r24, r20
    1102:	12 96       	adiw	r26, 0x02	; 2
    1104:	8c 93       	st	X, r24
    1106:	12 97       	sbiw	r26, 0x02	; 2
    1108:	1b c0       	rjmp	.+54     	; 0x1140 <digitalWrite+0x9a>
	}
	else if(pin_val==High)
    110a:	8c 81       	ldd	r24, Y+4	; 0x04
    110c:	81 30       	cpi	r24, 0x01	; 1
    110e:	b1 f4       	brne	.+44     	; 0x113c <digitalWrite+0x96>
	{
		SET_BIT(port->portx,pin_no);
    1110:	a9 81       	ldd	r26, Y+1	; 0x01
    1112:	ba 81       	ldd	r27, Y+2	; 0x02
    1114:	e9 81       	ldd	r30, Y+1	; 0x01
    1116:	fa 81       	ldd	r31, Y+2	; 0x02
    1118:	82 81       	ldd	r24, Z+2	; 0x02
    111a:	48 2f       	mov	r20, r24
    111c:	8b 81       	ldd	r24, Y+3	; 0x03
    111e:	28 2f       	mov	r18, r24
    1120:	30 e0       	ldi	r19, 0x00	; 0
    1122:	81 e0       	ldi	r24, 0x01	; 1
    1124:	90 e0       	ldi	r25, 0x00	; 0
    1126:	02 2e       	mov	r0, r18
    1128:	02 c0       	rjmp	.+4      	; 0x112e <digitalWrite+0x88>
    112a:	88 0f       	add	r24, r24
    112c:	99 1f       	adc	r25, r25
    112e:	0a 94       	dec	r0
    1130:	e2 f7       	brpl	.-8      	; 0x112a <digitalWrite+0x84>
    1132:	84 2b       	or	r24, r20
    1134:	12 96       	adiw	r26, 0x02	; 2
    1136:	8c 93       	st	X, r24
    1138:	12 97       	sbiw	r26, 0x02	; 2
    113a:	02 c0       	rjmp	.+4      	; 0x1140 <digitalWrite+0x9a>
	}
	else
	{
		return FAILED;
    113c:	1d 82       	std	Y+5, r1	; 0x05
    113e:	02 c0       	rjmp	.+4      	; 0x1144 <digitalWrite+0x9e>
	}
	return SUCCESS;
    1140:	81 e0       	ldi	r24, 0x01	; 1
    1142:	8d 83       	std	Y+5, r24	; 0x05
    1144:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1146:	0f 90       	pop	r0
    1148:	0f 90       	pop	r0
    114a:	0f 90       	pop	r0
    114c:	0f 90       	pop	r0
    114e:	0f 90       	pop	r0
    1150:	cf 91       	pop	r28
    1152:	df 91       	pop	r29
    1154:	08 95       	ret

00001156 <digitalRead>:
 * function parameters
 * pin_no:pin number to read
 * pin_val:address to variable of the return reading
 */
EN_STATE digitalRead(uint8 pin_no,uint8 *pin_val)
{
    1156:	df 93       	push	r29
    1158:	cf 93       	push	r28
    115a:	00 d0       	rcall	.+0      	; 0x115c <digitalRead+0x6>
    115c:	00 d0       	rcall	.+0      	; 0x115e <digitalRead+0x8>
    115e:	00 d0       	rcall	.+0      	; 0x1160 <digitalRead+0xa>
    1160:	cd b7       	in	r28, 0x3d	; 61
    1162:	de b7       	in	r29, 0x3e	; 62
    1164:	8b 83       	std	Y+3, r24	; 0x03
    1166:	7d 83       	std	Y+5, r23	; 0x05
    1168:	6c 83       	std	Y+4, r22	; 0x04
	REG_NAME port = NULL_PTR;
    116a:	1a 82       	std	Y+2, r1	; 0x02
    116c:	19 82       	std	Y+1, r1	; 0x01
	if(pin_no < 0 || pin_no >= (4*MAX_PIN))
    116e:	8b 81       	ldd	r24, Y+3	; 0x03
    1170:	80 32       	cpi	r24, 0x20	; 32
    1172:	10 f0       	brcs	.+4      	; 0x1178 <digitalRead+0x22>
		return FAILED;
    1174:	1e 82       	std	Y+6, r1	; 0x06
    1176:	25 c0       	rjmp	.+74     	; 0x11c2 <digitalRead+0x6c>

	check_pin(&pin_no, &port);
    1178:	ce 01       	movw	r24, r28
    117a:	03 96       	adiw	r24, 0x03	; 3
    117c:	9e 01       	movw	r18, r28
    117e:	2f 5f       	subi	r18, 0xFF	; 255
    1180:	3f 4f       	sbci	r19, 0xFF	; 255
    1182:	b9 01       	movw	r22, r18
    1184:	0e 94 ac 09 	call	0x1358	; 0x1358 <check_pin>
	if(BIT_IS_SET(port->pinx,pin_no))
    1188:	e9 81       	ldd	r30, Y+1	; 0x01
    118a:	fa 81       	ldd	r31, Y+2	; 0x02
    118c:	80 81       	ld	r24, Z
    118e:	28 2f       	mov	r18, r24
    1190:	30 e0       	ldi	r19, 0x00	; 0
    1192:	8b 81       	ldd	r24, Y+3	; 0x03
    1194:	88 2f       	mov	r24, r24
    1196:	90 e0       	ldi	r25, 0x00	; 0
    1198:	a9 01       	movw	r20, r18
    119a:	02 c0       	rjmp	.+4      	; 0x11a0 <digitalRead+0x4a>
    119c:	55 95       	asr	r21
    119e:	47 95       	ror	r20
    11a0:	8a 95       	dec	r24
    11a2:	e2 f7       	brpl	.-8      	; 0x119c <digitalRead+0x46>
    11a4:	ca 01       	movw	r24, r20
    11a6:	81 70       	andi	r24, 0x01	; 1
    11a8:	90 70       	andi	r25, 0x00	; 0
    11aa:	88 23       	and	r24, r24
    11ac:	29 f0       	breq	.+10     	; 0x11b8 <digitalRead+0x62>
		*pin_val = High;
    11ae:	ec 81       	ldd	r30, Y+4	; 0x04
    11b0:	fd 81       	ldd	r31, Y+5	; 0x05
    11b2:	81 e0       	ldi	r24, 0x01	; 1
    11b4:	80 83       	st	Z, r24
    11b6:	03 c0       	rjmp	.+6      	; 0x11be <digitalRead+0x68>
	else
		*pin_val = Low;
    11b8:	ec 81       	ldd	r30, Y+4	; 0x04
    11ba:	fd 81       	ldd	r31, Y+5	; 0x05
    11bc:	10 82       	st	Z, r1

	return SUCCESS;
    11be:	51 e0       	ldi	r21, 0x01	; 1
    11c0:	5e 83       	std	Y+6, r21	; 0x06
    11c2:	8e 81       	ldd	r24, Y+6	; 0x06
}
    11c4:	26 96       	adiw	r28, 0x06	; 6
    11c6:	0f b6       	in	r0, 0x3f	; 63
    11c8:	f8 94       	cli
    11ca:	de bf       	out	0x3e, r29	; 62
    11cc:	0f be       	out	0x3f, r0	; 63
    11ce:	cd bf       	out	0x3d, r28	; 61
    11d0:	cf 91       	pop	r28
    11d2:	df 91       	pop	r29
    11d4:	08 95       	ret

000011d6 <portMode>:
 * function parameters
 * port:port name (PORTA-PORTB-PORTC-PORTD)
 * port_direction:direction of the port
 */
EN_STATE portMode(REG_NAME port,EN_PORT_DIRECTION port_direction)
{
    11d6:	df 93       	push	r29
    11d8:	cf 93       	push	r28
    11da:	00 d0       	rcall	.+0      	; 0x11dc <portMode+0x6>
    11dc:	00 d0       	rcall	.+0      	; 0x11de <portMode+0x8>
    11de:	cd b7       	in	r28, 0x3d	; 61
    11e0:	de b7       	in	r29, 0x3e	; 62
    11e2:	9a 83       	std	Y+2, r25	; 0x02
    11e4:	89 83       	std	Y+1, r24	; 0x01
    11e6:	6b 83       	std	Y+3, r22	; 0x03
	if(port == PORTA || port == PORTB || port == PORTC || port == PORTD)
    11e8:	89 81       	ldd	r24, Y+1	; 0x01
    11ea:	9a 81       	ldd	r25, Y+2	; 0x02
    11ec:	89 33       	cpi	r24, 0x39	; 57
    11ee:	91 05       	cpc	r25, r1
    11f0:	79 f0       	breq	.+30     	; 0x1210 <portMode+0x3a>
    11f2:	89 81       	ldd	r24, Y+1	; 0x01
    11f4:	9a 81       	ldd	r25, Y+2	; 0x02
    11f6:	86 33       	cpi	r24, 0x36	; 54
    11f8:	91 05       	cpc	r25, r1
    11fa:	51 f0       	breq	.+20     	; 0x1210 <portMode+0x3a>
    11fc:	89 81       	ldd	r24, Y+1	; 0x01
    11fe:	9a 81       	ldd	r25, Y+2	; 0x02
    1200:	83 33       	cpi	r24, 0x33	; 51
    1202:	91 05       	cpc	r25, r1
    1204:	29 f0       	breq	.+10     	; 0x1210 <portMode+0x3a>
    1206:	89 81       	ldd	r24, Y+1	; 0x01
    1208:	9a 81       	ldd	r25, Y+2	; 0x02
    120a:	80 33       	cpi	r24, 0x30	; 48
    120c:	91 05       	cpc	r25, r1
    120e:	39 f4       	brne	.+14     	; 0x121e <portMode+0x48>
	{
		port->ddrx=port_direction;
    1210:	e9 81       	ldd	r30, Y+1	; 0x01
    1212:	fa 81       	ldd	r31, Y+2	; 0x02
    1214:	8b 81       	ldd	r24, Y+3	; 0x03
    1216:	81 83       	std	Z+1, r24	; 0x01
		return SUCCESS;
    1218:	81 e0       	ldi	r24, 0x01	; 1
    121a:	8c 83       	std	Y+4, r24	; 0x04
    121c:	01 c0       	rjmp	.+2      	; 0x1220 <portMode+0x4a>
	}
	return FAILED;
    121e:	1c 82       	std	Y+4, r1	; 0x04
    1220:	8c 81       	ldd	r24, Y+4	; 0x04
}
    1222:	0f 90       	pop	r0
    1224:	0f 90       	pop	r0
    1226:	0f 90       	pop	r0
    1228:	0f 90       	pop	r0
    122a:	cf 91       	pop	r28
    122c:	df 91       	pop	r29
    122e:	08 95       	ret

00001230 <digitalWrite_Port>:
 * function parameters
 * port:port name (PORTA-PORTB-PORTC-PORTD)
 * port_val:output value HIGH / LOW
 */
EN_STATE digitalWrite_Port(REG_NAME port,EN_PORT_VALUE port_val)
{
    1230:	df 93       	push	r29
    1232:	cf 93       	push	r28
    1234:	00 d0       	rcall	.+0      	; 0x1236 <digitalWrite_Port+0x6>
    1236:	00 d0       	rcall	.+0      	; 0x1238 <digitalWrite_Port+0x8>
    1238:	cd b7       	in	r28, 0x3d	; 61
    123a:	de b7       	in	r29, 0x3e	; 62
    123c:	9a 83       	std	Y+2, r25	; 0x02
    123e:	89 83       	std	Y+1, r24	; 0x01
    1240:	6b 83       	std	Y+3, r22	; 0x03
	if(port == PORTA || port == PORTB || port == PORTC || port == PORTD)
    1242:	89 81       	ldd	r24, Y+1	; 0x01
    1244:	9a 81       	ldd	r25, Y+2	; 0x02
    1246:	89 33       	cpi	r24, 0x39	; 57
    1248:	91 05       	cpc	r25, r1
    124a:	79 f0       	breq	.+30     	; 0x126a <digitalWrite_Port+0x3a>
    124c:	89 81       	ldd	r24, Y+1	; 0x01
    124e:	9a 81       	ldd	r25, Y+2	; 0x02
    1250:	86 33       	cpi	r24, 0x36	; 54
    1252:	91 05       	cpc	r25, r1
    1254:	51 f0       	breq	.+20     	; 0x126a <digitalWrite_Port+0x3a>
    1256:	89 81       	ldd	r24, Y+1	; 0x01
    1258:	9a 81       	ldd	r25, Y+2	; 0x02
    125a:	83 33       	cpi	r24, 0x33	; 51
    125c:	91 05       	cpc	r25, r1
    125e:	29 f0       	breq	.+10     	; 0x126a <digitalWrite_Port+0x3a>
    1260:	89 81       	ldd	r24, Y+1	; 0x01
    1262:	9a 81       	ldd	r25, Y+2	; 0x02
    1264:	80 33       	cpi	r24, 0x30	; 48
    1266:	91 05       	cpc	r25, r1
    1268:	39 f4       	brne	.+14     	; 0x1278 <digitalWrite_Port+0x48>
	{
		port->portx=port_val;
    126a:	e9 81       	ldd	r30, Y+1	; 0x01
    126c:	fa 81       	ldd	r31, Y+2	; 0x02
    126e:	8b 81       	ldd	r24, Y+3	; 0x03
    1270:	82 83       	std	Z+2, r24	; 0x02
		return SUCCESS;
    1272:	81 e0       	ldi	r24, 0x01	; 1
    1274:	8c 83       	std	Y+4, r24	; 0x04
    1276:	01 c0       	rjmp	.+2      	; 0x127a <digitalWrite_Port+0x4a>
	}
	return FAILED;
    1278:	1c 82       	std	Y+4, r1	; 0x04
    127a:	8c 81       	ldd	r24, Y+4	; 0x04
}
    127c:	0f 90       	pop	r0
    127e:	0f 90       	pop	r0
    1280:	0f 90       	pop	r0
    1282:	0f 90       	pop	r0
    1284:	cf 91       	pop	r28
    1286:	df 91       	pop	r29
    1288:	08 95       	ret

0000128a <digitalRead_Port>:
 * function parameters
 * port:port name (PORTA-PORTB-PORTC-PORTD)
 * port_val:address to variable of the return reading
 */
EN_STATE digitalRead_Port(REG_NAME port,uint8 *port_val)
{
    128a:	df 93       	push	r29
    128c:	cf 93       	push	r28
    128e:	00 d0       	rcall	.+0      	; 0x1290 <digitalRead_Port+0x6>
    1290:	00 d0       	rcall	.+0      	; 0x1292 <digitalRead_Port+0x8>
    1292:	0f 92       	push	r0
    1294:	cd b7       	in	r28, 0x3d	; 61
    1296:	de b7       	in	r29, 0x3e	; 62
    1298:	9a 83       	std	Y+2, r25	; 0x02
    129a:	89 83       	std	Y+1, r24	; 0x01
    129c:	7c 83       	std	Y+4, r23	; 0x04
    129e:	6b 83       	std	Y+3, r22	; 0x03
	if(port == PORTA || port == PORTB || port == PORTC || port == PORTD)
    12a0:	89 81       	ldd	r24, Y+1	; 0x01
    12a2:	9a 81       	ldd	r25, Y+2	; 0x02
    12a4:	89 33       	cpi	r24, 0x39	; 57
    12a6:	91 05       	cpc	r25, r1
    12a8:	79 f0       	breq	.+30     	; 0x12c8 <digitalRead_Port+0x3e>
    12aa:	89 81       	ldd	r24, Y+1	; 0x01
    12ac:	9a 81       	ldd	r25, Y+2	; 0x02
    12ae:	86 33       	cpi	r24, 0x36	; 54
    12b0:	91 05       	cpc	r25, r1
    12b2:	51 f0       	breq	.+20     	; 0x12c8 <digitalRead_Port+0x3e>
    12b4:	89 81       	ldd	r24, Y+1	; 0x01
    12b6:	9a 81       	ldd	r25, Y+2	; 0x02
    12b8:	83 33       	cpi	r24, 0x33	; 51
    12ba:	91 05       	cpc	r25, r1
    12bc:	29 f0       	breq	.+10     	; 0x12c8 <digitalRead_Port+0x3e>
    12be:	89 81       	ldd	r24, Y+1	; 0x01
    12c0:	9a 81       	ldd	r25, Y+2	; 0x02
    12c2:	80 33       	cpi	r24, 0x30	; 48
    12c4:	91 05       	cpc	r25, r1
    12c6:	49 f4       	brne	.+18     	; 0x12da <digitalRead_Port+0x50>
	{
		*port_val= port->pinx;
    12c8:	e9 81       	ldd	r30, Y+1	; 0x01
    12ca:	fa 81       	ldd	r31, Y+2	; 0x02
    12cc:	80 81       	ld	r24, Z
    12ce:	eb 81       	ldd	r30, Y+3	; 0x03
    12d0:	fc 81       	ldd	r31, Y+4	; 0x04
    12d2:	80 83       	st	Z, r24
		return SUCCESS;
    12d4:	81 e0       	ldi	r24, 0x01	; 1
    12d6:	8d 83       	std	Y+5, r24	; 0x05
    12d8:	01 c0       	rjmp	.+2      	; 0x12dc <digitalRead_Port+0x52>
	}
	return FAILED;
    12da:	1d 82       	std	Y+5, r1	; 0x05
    12dc:	8d 81       	ldd	r24, Y+5	; 0x05
}
    12de:	0f 90       	pop	r0
    12e0:	0f 90       	pop	r0
    12e2:	0f 90       	pop	r0
    12e4:	0f 90       	pop	r0
    12e6:	0f 90       	pop	r0
    12e8:	cf 91       	pop	r28
    12ea:	df 91       	pop	r29
    12ec:	08 95       	ret

000012ee <Enable_PULLUP>:

/*
 * active internal pull up resistor for specific pin
 */
EN_STATE Enable_PULLUP (uint8 pin_no)
{
    12ee:	df 93       	push	r29
    12f0:	cf 93       	push	r28
    12f2:	00 d0       	rcall	.+0      	; 0x12f4 <Enable_PULLUP+0x6>
    12f4:	00 d0       	rcall	.+0      	; 0x12f6 <Enable_PULLUP+0x8>
    12f6:	cd b7       	in	r28, 0x3d	; 61
    12f8:	de b7       	in	r29, 0x3e	; 62
    12fa:	8b 83       	std	Y+3, r24	; 0x03
	REG_NAME port = NULL_PTR;
    12fc:	1a 82       	std	Y+2, r1	; 0x02
    12fe:	19 82       	std	Y+1, r1	; 0x01
	if(pin_no < 0 || pin_no >= (4*MAX_PIN))
    1300:	8b 81       	ldd	r24, Y+3	; 0x03
    1302:	80 32       	cpi	r24, 0x20	; 32
    1304:	10 f0       	brcs	.+4      	; 0x130a <Enable_PULLUP+0x1c>
		return FAILED;
    1306:	1c 82       	std	Y+4, r1	; 0x04
    1308:	1f c0       	rjmp	.+62     	; 0x1348 <Enable_PULLUP+0x5a>

	check_pin(&pin_no, &port);
    130a:	ce 01       	movw	r24, r28
    130c:	03 96       	adiw	r24, 0x03	; 3
    130e:	9e 01       	movw	r18, r28
    1310:	2f 5f       	subi	r18, 0xFF	; 255
    1312:	3f 4f       	sbci	r19, 0xFF	; 255
    1314:	b9 01       	movw	r22, r18
    1316:	0e 94 ac 09 	call	0x1358	; 0x1358 <check_pin>
	SET_BIT(port->portx,pin_no);
    131a:	a9 81       	ldd	r26, Y+1	; 0x01
    131c:	ba 81       	ldd	r27, Y+2	; 0x02
    131e:	e9 81       	ldd	r30, Y+1	; 0x01
    1320:	fa 81       	ldd	r31, Y+2	; 0x02
    1322:	82 81       	ldd	r24, Z+2	; 0x02
    1324:	48 2f       	mov	r20, r24
    1326:	8b 81       	ldd	r24, Y+3	; 0x03
    1328:	28 2f       	mov	r18, r24
    132a:	30 e0       	ldi	r19, 0x00	; 0
    132c:	81 e0       	ldi	r24, 0x01	; 1
    132e:	90 e0       	ldi	r25, 0x00	; 0
    1330:	02 2e       	mov	r0, r18
    1332:	02 c0       	rjmp	.+4      	; 0x1338 <Enable_PULLUP+0x4a>
    1334:	88 0f       	add	r24, r24
    1336:	99 1f       	adc	r25, r25
    1338:	0a 94       	dec	r0
    133a:	e2 f7       	brpl	.-8      	; 0x1334 <Enable_PULLUP+0x46>
    133c:	84 2b       	or	r24, r20
    133e:	12 96       	adiw	r26, 0x02	; 2
    1340:	8c 93       	st	X, r24
    1342:	12 97       	sbiw	r26, 0x02	; 2
	return SUCCESS;
    1344:	81 e0       	ldi	r24, 0x01	; 1
    1346:	8c 83       	std	Y+4, r24	; 0x04
    1348:	8c 81       	ldd	r24, Y+4	; 0x04
}
    134a:	0f 90       	pop	r0
    134c:	0f 90       	pop	r0
    134e:	0f 90       	pop	r0
    1350:	0f 90       	pop	r0
    1352:	cf 91       	pop	r28
    1354:	df 91       	pop	r29
    1356:	08 95       	ret

00001358 <check_pin>:

/*
 * used to identify port id for a given pin number
 */
void check_pin(uint8* pin_no,REG_NAME* port)
{
    1358:	df 93       	push	r29
    135a:	cf 93       	push	r28
    135c:	00 d0       	rcall	.+0      	; 0x135e <check_pin+0x6>
    135e:	00 d0       	rcall	.+0      	; 0x1360 <check_pin+0x8>
    1360:	cd b7       	in	r28, 0x3d	; 61
    1362:	de b7       	in	r29, 0x3e	; 62
    1364:	9a 83       	std	Y+2, r25	; 0x02
    1366:	89 83       	std	Y+1, r24	; 0x01
    1368:	7c 83       	std	Y+4, r23	; 0x04
    136a:	6b 83       	std	Y+3, r22	; 0x03
	if((*pin_no >=0) && (*pin_no <=7))
    136c:	e9 81       	ldd	r30, Y+1	; 0x01
    136e:	fa 81       	ldd	r31, Y+2	; 0x02
    1370:	80 81       	ld	r24, Z
    1372:	88 30       	cpi	r24, 0x08	; 8
    1374:	38 f4       	brcc	.+14     	; 0x1384 <check_pin+0x2c>
	{
		*port= PORTA;
    1376:	eb 81       	ldd	r30, Y+3	; 0x03
    1378:	fc 81       	ldd	r31, Y+4	; 0x04
    137a:	89 e3       	ldi	r24, 0x39	; 57
    137c:	90 e0       	ldi	r25, 0x00	; 0
    137e:	91 83       	std	Z+1, r25	; 0x01
    1380:	80 83       	st	Z, r24
    1382:	4b c0       	rjmp	.+150    	; 0x141a <check_pin+0xc2>
	}
	else if((*pin_no >=8) && (*pin_no<=15))
    1384:	e9 81       	ldd	r30, Y+1	; 0x01
    1386:	fa 81       	ldd	r31, Y+2	; 0x02
    1388:	80 81       	ld	r24, Z
    138a:	88 30       	cpi	r24, 0x08	; 8
    138c:	98 f0       	brcs	.+38     	; 0x13b4 <check_pin+0x5c>
    138e:	e9 81       	ldd	r30, Y+1	; 0x01
    1390:	fa 81       	ldd	r31, Y+2	; 0x02
    1392:	80 81       	ld	r24, Z
    1394:	80 31       	cpi	r24, 0x10	; 16
    1396:	70 f4       	brcc	.+28     	; 0x13b4 <check_pin+0x5c>
	{
		*pin_no -= 8;
    1398:	e9 81       	ldd	r30, Y+1	; 0x01
    139a:	fa 81       	ldd	r31, Y+2	; 0x02
    139c:	80 81       	ld	r24, Z
    139e:	88 50       	subi	r24, 0x08	; 8
    13a0:	e9 81       	ldd	r30, Y+1	; 0x01
    13a2:	fa 81       	ldd	r31, Y+2	; 0x02
    13a4:	80 83       	st	Z, r24
		*port= PORTB;
    13a6:	eb 81       	ldd	r30, Y+3	; 0x03
    13a8:	fc 81       	ldd	r31, Y+4	; 0x04
    13aa:	86 e3       	ldi	r24, 0x36	; 54
    13ac:	90 e0       	ldi	r25, 0x00	; 0
    13ae:	91 83       	std	Z+1, r25	; 0x01
    13b0:	80 83       	st	Z, r24
    13b2:	33 c0       	rjmp	.+102    	; 0x141a <check_pin+0xc2>
	}
	else if((*pin_no >=16) && (*pin_no <=23))
    13b4:	e9 81       	ldd	r30, Y+1	; 0x01
    13b6:	fa 81       	ldd	r31, Y+2	; 0x02
    13b8:	80 81       	ld	r24, Z
    13ba:	80 31       	cpi	r24, 0x10	; 16
    13bc:	98 f0       	brcs	.+38     	; 0x13e4 <check_pin+0x8c>
    13be:	e9 81       	ldd	r30, Y+1	; 0x01
    13c0:	fa 81       	ldd	r31, Y+2	; 0x02
    13c2:	80 81       	ld	r24, Z
    13c4:	88 31       	cpi	r24, 0x18	; 24
    13c6:	70 f4       	brcc	.+28     	; 0x13e4 <check_pin+0x8c>
	{
		*pin_no -= 16;
    13c8:	e9 81       	ldd	r30, Y+1	; 0x01
    13ca:	fa 81       	ldd	r31, Y+2	; 0x02
    13cc:	80 81       	ld	r24, Z
    13ce:	80 51       	subi	r24, 0x10	; 16
    13d0:	e9 81       	ldd	r30, Y+1	; 0x01
    13d2:	fa 81       	ldd	r31, Y+2	; 0x02
    13d4:	80 83       	st	Z, r24
		*port= PORTC;
    13d6:	eb 81       	ldd	r30, Y+3	; 0x03
    13d8:	fc 81       	ldd	r31, Y+4	; 0x04
    13da:	83 e3       	ldi	r24, 0x33	; 51
    13dc:	90 e0       	ldi	r25, 0x00	; 0
    13de:	91 83       	std	Z+1, r25	; 0x01
    13e0:	80 83       	st	Z, r24
    13e2:	1b c0       	rjmp	.+54     	; 0x141a <check_pin+0xc2>
	}
	else if((*pin_no =24) && (*pin_no <=31))
    13e4:	e9 81       	ldd	r30, Y+1	; 0x01
    13e6:	fa 81       	ldd	r31, Y+2	; 0x02
    13e8:	88 e1       	ldi	r24, 0x18	; 24
    13ea:	80 83       	st	Z, r24
    13ec:	e9 81       	ldd	r30, Y+1	; 0x01
    13ee:	fa 81       	ldd	r31, Y+2	; 0x02
    13f0:	80 81       	ld	r24, Z
    13f2:	80 32       	cpi	r24, 0x20	; 32
    13f4:	70 f4       	brcc	.+28     	; 0x1412 <check_pin+0xba>
	{
		*pin_no -= 24;
    13f6:	e9 81       	ldd	r30, Y+1	; 0x01
    13f8:	fa 81       	ldd	r31, Y+2	; 0x02
    13fa:	80 81       	ld	r24, Z
    13fc:	88 51       	subi	r24, 0x18	; 24
    13fe:	e9 81       	ldd	r30, Y+1	; 0x01
    1400:	fa 81       	ldd	r31, Y+2	; 0x02
    1402:	80 83       	st	Z, r24
		*port= PORTD;
    1404:	eb 81       	ldd	r30, Y+3	; 0x03
    1406:	fc 81       	ldd	r31, Y+4	; 0x04
    1408:	80 e3       	ldi	r24, 0x30	; 48
    140a:	90 e0       	ldi	r25, 0x00	; 0
    140c:	91 83       	std	Z+1, r25	; 0x01
    140e:	80 83       	st	Z, r24
    1410:	04 c0       	rjmp	.+8      	; 0x141a <check_pin+0xc2>
	}
	else
	{
		*port= NULL_PTR;
    1412:	eb 81       	ldd	r30, Y+3	; 0x03
    1414:	fc 81       	ldd	r31, Y+4	; 0x04
    1416:	11 82       	std	Z+1, r1	; 0x01
    1418:	10 82       	st	Z, r1
	}
}
    141a:	0f 90       	pop	r0
    141c:	0f 90       	pop	r0
    141e:	0f 90       	pop	r0
    1420:	0f 90       	pop	r0
    1422:	cf 91       	pop	r28
    1424:	df 91       	pop	r29
    1426:	08 95       	ret

00001428 <LED_init>:
#include "LED.h"

/*============= FUNCTION DEFINITION =============*/

EN_STATE LED_init(uint8 pin)
{
    1428:	df 93       	push	r29
    142a:	cf 93       	push	r28
    142c:	00 d0       	rcall	.+0      	; 0x142e <LED_init+0x6>
    142e:	00 d0       	rcall	.+0      	; 0x1430 <LED_init+0x8>
    1430:	cd b7       	in	r28, 0x3d	; 61
    1432:	de b7       	in	r29, 0x3e	; 62
    1434:	8b 83       	std	Y+3, r24	; 0x03
	EN_STATE state_1,state_2;
	state_1=pinMode(pin, PIN_OUTPUT);
    1436:	8b 81       	ldd	r24, Y+3	; 0x03
    1438:	61 e0       	ldi	r22, 0x01	; 1
    143a:	0e 94 fb 07 	call	0xff6	; 0xff6 <pinMode>
    143e:	8a 83       	std	Y+2, r24	; 0x02
#if (LED_logic ==1)
	state_2=digitalWrite(pin, Low);
    1440:	8b 81       	ldd	r24, Y+3	; 0x03
    1442:	60 e0       	ldi	r22, 0x00	; 0
    1444:	0e 94 53 08 	call	0x10a6	; 0x10a6 <digitalWrite>
    1448:	89 83       	std	Y+1, r24	; 0x01
#elif (LED_logic ==2)
	state_2=digitalWrite(pin, High);
#endif
	if(state_1 == SUCCESS && state_2 == SUCCESS)
    144a:	8a 81       	ldd	r24, Y+2	; 0x02
    144c:	81 30       	cpi	r24, 0x01	; 1
    144e:	31 f4       	brne	.+12     	; 0x145c <LED_init+0x34>
    1450:	89 81       	ldd	r24, Y+1	; 0x01
    1452:	81 30       	cpi	r24, 0x01	; 1
    1454:	19 f4       	brne	.+6      	; 0x145c <LED_init+0x34>
		return SUCCESS;
    1456:	81 e0       	ldi	r24, 0x01	; 1
    1458:	8c 83       	std	Y+4, r24	; 0x04
    145a:	01 c0       	rjmp	.+2      	; 0x145e <LED_init+0x36>
	return FAILED;
    145c:	1c 82       	std	Y+4, r1	; 0x04
    145e:	8c 81       	ldd	r24, Y+4	; 0x04
}
    1460:	0f 90       	pop	r0
    1462:	0f 90       	pop	r0
    1464:	0f 90       	pop	r0
    1466:	0f 90       	pop	r0
    1468:	cf 91       	pop	r28
    146a:	df 91       	pop	r29
    146c:	08 95       	ret

0000146e <LED_digitalwrite>:

EN_STATE LED_digitalwrite(uint8 pin,EN_PIN_VALUE value)
{
    146e:	df 93       	push	r29
    1470:	cf 93       	push	r28
    1472:	00 d0       	rcall	.+0      	; 0x1474 <LED_digitalwrite+0x6>
    1474:	0f 92       	push	r0
    1476:	cd b7       	in	r28, 0x3d	; 61
    1478:	de b7       	in	r29, 0x3e	; 62
    147a:	8a 83       	std	Y+2, r24	; 0x02
    147c:	6b 83       	std	Y+3, r22	; 0x03
	EN_STATE state;
#if (LED_logic ==1)
	if(value==High)
    147e:	8b 81       	ldd	r24, Y+3	; 0x03
    1480:	81 30       	cpi	r24, 0x01	; 1
    1482:	31 f4       	brne	.+12     	; 0x1490 <LED_digitalwrite+0x22>
		state=digitalWrite(pin, High);
    1484:	8a 81       	ldd	r24, Y+2	; 0x02
    1486:	61 e0       	ldi	r22, 0x01	; 1
    1488:	0e 94 53 08 	call	0x10a6	; 0x10a6 <digitalWrite>
    148c:	89 83       	std	Y+1, r24	; 0x01
    148e:	05 c0       	rjmp	.+10     	; 0x149a <LED_digitalwrite+0x2c>
	else
		state=digitalWrite(pin, Low);
    1490:	8a 81       	ldd	r24, Y+2	; 0x02
    1492:	60 e0       	ldi	r22, 0x00	; 0
    1494:	0e 94 53 08 	call	0x10a6	; 0x10a6 <digitalWrite>
    1498:	89 83       	std	Y+1, r24	; 0x01
	if(value==High)
		state=digitalWrite(pin, Low);
	else
		state=digitalWrite(pin, High);
#endif
		return state;
    149a:	89 81       	ldd	r24, Y+1	; 0x01
}
    149c:	0f 90       	pop	r0
    149e:	0f 90       	pop	r0
    14a0:	0f 90       	pop	r0
    14a2:	cf 91       	pop	r28
    14a4:	df 91       	pop	r29
    14a6:	08 95       	ret

000014a8 <Button_init>:
#include "BUTTON.h"

/*============= FUNCTION DEFINITION =============*/

EN_STATE Button_init(uint8 pin,EN_internal_pullup state)
{
    14a8:	df 93       	push	r29
    14aa:	cf 93       	push	r28
    14ac:	00 d0       	rcall	.+0      	; 0x14ae <Button_init+0x6>
    14ae:	00 d0       	rcall	.+0      	; 0x14b0 <Button_init+0x8>
    14b0:	0f 92       	push	r0
    14b2:	cd b7       	in	r28, 0x3d	; 61
    14b4:	de b7       	in	r29, 0x3e	; 62
    14b6:	8b 83       	std	Y+3, r24	; 0x03
    14b8:	6c 83       	std	Y+4, r22	; 0x04
	EN_STATE state_1,state_2;
	state_1=pinMode(pin, PIN_INPUT);
    14ba:	8b 81       	ldd	r24, Y+3	; 0x03
    14bc:	60 e0       	ldi	r22, 0x00	; 0
    14be:	0e 94 fb 07 	call	0xff6	; 0xff6 <pinMode>
    14c2:	8a 83       	std	Y+2, r24	; 0x02
	if(state_1==SUCCESS)
    14c4:	8a 81       	ldd	r24, Y+2	; 0x02
    14c6:	81 30       	cpi	r24, 0x01	; 1
    14c8:	b9 f4       	brne	.+46     	; 0x14f8 <Button_init+0x50>
	{
		if(state==enable)
    14ca:	8c 81       	ldd	r24, Y+4	; 0x04
    14cc:	81 30       	cpi	r24, 0x01	; 1
    14ce:	31 f4       	brne	.+12     	; 0x14dc <Button_init+0x34>
			state_2=digitalWrite(pin, High);
    14d0:	8b 81       	ldd	r24, Y+3	; 0x03
    14d2:	61 e0       	ldi	r22, 0x01	; 1
    14d4:	0e 94 53 08 	call	0x10a6	; 0x10a6 <digitalWrite>
    14d8:	89 83       	std	Y+1, r24	; 0x01
    14da:	05 c0       	rjmp	.+10     	; 0x14e6 <Button_init+0x3e>
		else
			state_2=digitalWrite(pin, Low);
    14dc:	8b 81       	ldd	r24, Y+3	; 0x03
    14de:	60 e0       	ldi	r22, 0x00	; 0
    14e0:	0e 94 53 08 	call	0x10a6	; 0x10a6 <digitalWrite>
    14e4:	89 83       	std	Y+1, r24	; 0x01
		if(state_1 == SUCCESS && state_2 == SUCCESS)
    14e6:	8a 81       	ldd	r24, Y+2	; 0x02
    14e8:	81 30       	cpi	r24, 0x01	; 1
    14ea:	31 f4       	brne	.+12     	; 0x14f8 <Button_init+0x50>
    14ec:	89 81       	ldd	r24, Y+1	; 0x01
    14ee:	81 30       	cpi	r24, 0x01	; 1
    14f0:	19 f4       	brne	.+6      	; 0x14f8 <Button_init+0x50>
			return SUCCESS;
    14f2:	81 e0       	ldi	r24, 0x01	; 1
    14f4:	8d 83       	std	Y+5, r24	; 0x05
    14f6:	01 c0       	rjmp	.+2      	; 0x14fa <Button_init+0x52>
	}
	return FAILED;
    14f8:	1d 82       	std	Y+5, r1	; 0x05
    14fa:	8d 81       	ldd	r24, Y+5	; 0x05
}
    14fc:	0f 90       	pop	r0
    14fe:	0f 90       	pop	r0
    1500:	0f 90       	pop	r0
    1502:	0f 90       	pop	r0
    1504:	0f 90       	pop	r0
    1506:	cf 91       	pop	r28
    1508:	df 91       	pop	r29
    150a:	08 95       	ret

0000150c <Button_Read>:


uint8 Button_Read(uint8 pin)
{
    150c:	df 93       	push	r29
    150e:	cf 93       	push	r28
    1510:	00 d0       	rcall	.+0      	; 0x1512 <Button_Read+0x6>
    1512:	cd b7       	in	r28, 0x3d	; 61
    1514:	de b7       	in	r29, 0x3e	; 62
    1516:	8a 83       	std	Y+2, r24	; 0x02
	uint8 pin_val;
	digitalRead(pin,&pin_val);
    1518:	8a 81       	ldd	r24, Y+2	; 0x02
    151a:	9e 01       	movw	r18, r28
    151c:	2f 5f       	subi	r18, 0xFF	; 255
    151e:	3f 4f       	sbci	r19, 0xFF	; 255
    1520:	b9 01       	movw	r22, r18
    1522:	0e 94 ab 08 	call	0x1156	; 0x1156 <digitalRead>
	return pin_val;
    1526:	89 81       	ldd	r24, Y+1	; 0x01
}
    1528:	0f 90       	pop	r0
    152a:	0f 90       	pop	r0
    152c:	cf 91       	pop	r28
    152e:	df 91       	pop	r29
    1530:	08 95       	ret

00001532 <main>:
#include "./HAL/BUTTON/BUTTON.h"
#include "./HAL/LED/LED.h"
#include <util/delay.h>

int main()
{
    1532:	df 93       	push	r29
    1534:	cf 93       	push	r28
    1536:	cd b7       	in	r28, 0x3d	; 61
    1538:	de b7       	in	r29, 0x3e	; 62
    153a:	67 97       	sbiw	r28, 0x17	; 23
    153c:	0f b6       	in	r0, 0x3f	; 63
    153e:	f8 94       	cli
    1540:	de bf       	out	0x3e, r29	; 62
    1542:	0f be       	out	0x3f, r0	; 63
    1544:	cd bf       	out	0x3d, r28	; 61
	uint8 count=0,flag=1;
    1546:	1d 8a       	std	Y+21, r1	; 0x15
    1548:	81 e0       	ldi	r24, 0x01	; 1
    154a:	8c 8b       	std	Y+20, r24	; 0x14
	uint8 button=0;
    154c:	1b 8a       	std	Y+19, r1	; 0x13
	uint8 LED1=1,LED2=2,LED3=3,LED4=4;
    154e:	81 e0       	ldi	r24, 0x01	; 1
    1550:	8a 8b       	std	Y+18, r24	; 0x12
    1552:	82 e0       	ldi	r24, 0x02	; 2
    1554:	89 8b       	std	Y+17, r24	; 0x11
    1556:	83 e0       	ldi	r24, 0x03	; 3
    1558:	88 8b       	std	Y+16, r24	; 0x10
    155a:	84 e0       	ldi	r24, 0x04	; 4
    155c:	8f 87       	std	Y+15, r24	; 0x0f
	Button_init(button, enable);
    155e:	8b 89       	ldd	r24, Y+19	; 0x13
    1560:	61 e0       	ldi	r22, 0x01	; 1
    1562:	0e 94 54 0a 	call	0x14a8	; 0x14a8 <Button_init>
	LED_init(LED1);
    1566:	8a 89       	ldd	r24, Y+18	; 0x12
    1568:	0e 94 14 0a 	call	0x1428	; 0x1428 <LED_init>
	LED_init(LED2);
    156c:	89 89       	ldd	r24, Y+17	; 0x11
    156e:	0e 94 14 0a 	call	0x1428	; 0x1428 <LED_init>
	LED_init(LED3);
    1572:	88 89       	ldd	r24, Y+16	; 0x10
    1574:	0e 94 14 0a 	call	0x1428	; 0x1428 <LED_init>
	LED_init(LED4);
    1578:	8f 85       	ldd	r24, Y+15	; 0x0f
    157a:	0e 94 14 0a 	call	0x1428	; 0x1428 <LED_init>

	while(1)
	{
		if(Button_Read(button))
    157e:	8b 89       	ldd	r24, Y+19	; 0x13
    1580:	0e 94 86 0a 	call	0x150c	; 0x150c <Button_Read>
    1584:	88 23       	and	r24, r24
    1586:	09 f4       	brne	.+2      	; 0x158a <main+0x58>
    1588:	ea c0       	rjmp	.+468    	; 0x175e <main+0x22c>
    158a:	80 e0       	ldi	r24, 0x00	; 0
    158c:	90 e0       	ldi	r25, 0x00	; 0
    158e:	a8 e4       	ldi	r26, 0x48	; 72
    1590:	b2 e4       	ldi	r27, 0x42	; 66
    1592:	8b 87       	std	Y+11, r24	; 0x0b
    1594:	9c 87       	std	Y+12, r25	; 0x0c
    1596:	ad 87       	std	Y+13, r26	; 0x0d
    1598:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    159a:	6b 85       	ldd	r22, Y+11	; 0x0b
    159c:	7c 85       	ldd	r23, Y+12	; 0x0c
    159e:	8d 85       	ldd	r24, Y+13	; 0x0d
    15a0:	9e 85       	ldd	r25, Y+14	; 0x0e
    15a2:	20 e0       	ldi	r18, 0x00	; 0
    15a4:	30 e0       	ldi	r19, 0x00	; 0
    15a6:	4a e7       	ldi	r20, 0x7A	; 122
    15a8:	53 e4       	ldi	r21, 0x43	; 67
    15aa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    15ae:	dc 01       	movw	r26, r24
    15b0:	cb 01       	movw	r24, r22
    15b2:	8f 83       	std	Y+7, r24	; 0x07
    15b4:	98 87       	std	Y+8, r25	; 0x08
    15b6:	a9 87       	std	Y+9, r26	; 0x09
    15b8:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    15ba:	6f 81       	ldd	r22, Y+7	; 0x07
    15bc:	78 85       	ldd	r23, Y+8	; 0x08
    15be:	89 85       	ldd	r24, Y+9	; 0x09
    15c0:	9a 85       	ldd	r25, Y+10	; 0x0a
    15c2:	20 e0       	ldi	r18, 0x00	; 0
    15c4:	30 e0       	ldi	r19, 0x00	; 0
    15c6:	40 e8       	ldi	r20, 0x80	; 128
    15c8:	5f e3       	ldi	r21, 0x3F	; 63
    15ca:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    15ce:	88 23       	and	r24, r24
    15d0:	2c f4       	brge	.+10     	; 0x15dc <main+0xaa>
		__ticks = 1;
    15d2:	81 e0       	ldi	r24, 0x01	; 1
    15d4:	90 e0       	ldi	r25, 0x00	; 0
    15d6:	9e 83       	std	Y+6, r25	; 0x06
    15d8:	8d 83       	std	Y+5, r24	; 0x05
    15da:	3f c0       	rjmp	.+126    	; 0x165a <main+0x128>
	else if (__tmp > 65535)
    15dc:	6f 81       	ldd	r22, Y+7	; 0x07
    15de:	78 85       	ldd	r23, Y+8	; 0x08
    15e0:	89 85       	ldd	r24, Y+9	; 0x09
    15e2:	9a 85       	ldd	r25, Y+10	; 0x0a
    15e4:	20 e0       	ldi	r18, 0x00	; 0
    15e6:	3f ef       	ldi	r19, 0xFF	; 255
    15e8:	4f e7       	ldi	r20, 0x7F	; 127
    15ea:	57 e4       	ldi	r21, 0x47	; 71
    15ec:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    15f0:	18 16       	cp	r1, r24
    15f2:	4c f5       	brge	.+82     	; 0x1646 <main+0x114>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    15f4:	6b 85       	ldd	r22, Y+11	; 0x0b
    15f6:	7c 85       	ldd	r23, Y+12	; 0x0c
    15f8:	8d 85       	ldd	r24, Y+13	; 0x0d
    15fa:	9e 85       	ldd	r25, Y+14	; 0x0e
    15fc:	20 e0       	ldi	r18, 0x00	; 0
    15fe:	30 e0       	ldi	r19, 0x00	; 0
    1600:	40 e2       	ldi	r20, 0x20	; 32
    1602:	51 e4       	ldi	r21, 0x41	; 65
    1604:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1608:	dc 01       	movw	r26, r24
    160a:	cb 01       	movw	r24, r22
    160c:	bc 01       	movw	r22, r24
    160e:	cd 01       	movw	r24, r26
    1610:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1614:	dc 01       	movw	r26, r24
    1616:	cb 01       	movw	r24, r22
    1618:	9e 83       	std	Y+6, r25	; 0x06
    161a:	8d 83       	std	Y+5, r24	; 0x05
    161c:	0f c0       	rjmp	.+30     	; 0x163c <main+0x10a>
    161e:	89 e1       	ldi	r24, 0x19	; 25
    1620:	90 e0       	ldi	r25, 0x00	; 0
    1622:	9c 83       	std	Y+4, r25	; 0x04
    1624:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1626:	8b 81       	ldd	r24, Y+3	; 0x03
    1628:	9c 81       	ldd	r25, Y+4	; 0x04
    162a:	01 97       	sbiw	r24, 0x01	; 1
    162c:	f1 f7       	brne	.-4      	; 0x162a <main+0xf8>
    162e:	9c 83       	std	Y+4, r25	; 0x04
    1630:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1632:	8d 81       	ldd	r24, Y+5	; 0x05
    1634:	9e 81       	ldd	r25, Y+6	; 0x06
    1636:	01 97       	sbiw	r24, 0x01	; 1
    1638:	9e 83       	std	Y+6, r25	; 0x06
    163a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    163c:	8d 81       	ldd	r24, Y+5	; 0x05
    163e:	9e 81       	ldd	r25, Y+6	; 0x06
    1640:	00 97       	sbiw	r24, 0x00	; 0
    1642:	69 f7       	brne	.-38     	; 0x161e <main+0xec>
    1644:	14 c0       	rjmp	.+40     	; 0x166e <main+0x13c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1646:	6f 81       	ldd	r22, Y+7	; 0x07
    1648:	78 85       	ldd	r23, Y+8	; 0x08
    164a:	89 85       	ldd	r24, Y+9	; 0x09
    164c:	9a 85       	ldd	r25, Y+10	; 0x0a
    164e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1652:	dc 01       	movw	r26, r24
    1654:	cb 01       	movw	r24, r22
    1656:	9e 83       	std	Y+6, r25	; 0x06
    1658:	8d 83       	std	Y+5, r24	; 0x05
    165a:	8d 81       	ldd	r24, Y+5	; 0x05
    165c:	9e 81       	ldd	r25, Y+6	; 0x06
    165e:	9a 83       	std	Y+2, r25	; 0x02
    1660:	89 83       	std	Y+1, r24	; 0x01
    1662:	89 81       	ldd	r24, Y+1	; 0x01
    1664:	9a 81       	ldd	r25, Y+2	; 0x02
    1666:	01 97       	sbiw	r24, 0x01	; 1
    1668:	f1 f7       	brne	.-4      	; 0x1666 <main+0x134>
    166a:	9a 83       	std	Y+2, r25	; 0x02
    166c:	89 83       	std	Y+1, r24	; 0x01
		{
			_delay_ms(50);
			if(Button_Read(button))
    166e:	8b 89       	ldd	r24, Y+19	; 0x13
    1670:	0e 94 86 0a 	call	0x150c	; 0x150c <Button_Read>
    1674:	88 23       	and	r24, r24
    1676:	09 f4       	brne	.+2      	; 0x167a <main+0x148>
    1678:	82 cf       	rjmp	.-252    	; 0x157e <main+0x4c>
			{
				if(flag==0)
    167a:	8c 89       	ldd	r24, Y+20	; 0x14
    167c:	88 23       	and	r24, r24
    167e:	09 f0       	breq	.+2      	; 0x1682 <main+0x150>
    1680:	7e cf       	rjmp	.-260    	; 0x157e <main+0x4c>
				{
					count++;
    1682:	8d 89       	ldd	r24, Y+21	; 0x15
    1684:	8f 5f       	subi	r24, 0xFF	; 255
    1686:	8d 8b       	std	Y+21, r24	; 0x15
					switch (count)
    1688:	8d 89       	ldd	r24, Y+21	; 0x15
    168a:	28 2f       	mov	r18, r24
    168c:	30 e0       	ldi	r19, 0x00	; 0
    168e:	3f 8b       	std	Y+23, r19	; 0x17
    1690:	2e 8b       	std	Y+22, r18	; 0x16
    1692:	8e 89       	ldd	r24, Y+22	; 0x16
    1694:	9f 89       	ldd	r25, Y+23	; 0x17
    1696:	84 30       	cpi	r24, 0x04	; 4
    1698:	91 05       	cpc	r25, r1
    169a:	a1 f1       	breq	.+104    	; 0x1704 <main+0x1d2>
    169c:	2e 89       	ldd	r18, Y+22	; 0x16
    169e:	3f 89       	ldd	r19, Y+23	; 0x17
    16a0:	25 30       	cpi	r18, 0x05	; 5
    16a2:	31 05       	cpc	r19, r1
    16a4:	84 f4       	brge	.+32     	; 0x16c6 <main+0x194>
    16a6:	8e 89       	ldd	r24, Y+22	; 0x16
    16a8:	9f 89       	ldd	r25, Y+23	; 0x17
    16aa:	82 30       	cpi	r24, 0x02	; 2
    16ac:	91 05       	cpc	r25, r1
    16ae:	01 f1       	breq	.+64     	; 0x16f0 <main+0x1be>
    16b0:	2e 89       	ldd	r18, Y+22	; 0x16
    16b2:	3f 89       	ldd	r19, Y+23	; 0x17
    16b4:	23 30       	cpi	r18, 0x03	; 3
    16b6:	31 05       	cpc	r19, r1
    16b8:	04 f5       	brge	.+64     	; 0x16fa <main+0x1c8>
    16ba:	8e 89       	ldd	r24, Y+22	; 0x16
    16bc:	9f 89       	ldd	r25, Y+23	; 0x17
    16be:	81 30       	cpi	r24, 0x01	; 1
    16c0:	91 05       	cpc	r25, r1
    16c2:	89 f0       	breq	.+34     	; 0x16e6 <main+0x1b4>
    16c4:	33 c0       	rjmp	.+102    	; 0x172c <main+0x1fa>
    16c6:	2e 89       	ldd	r18, Y+22	; 0x16
    16c8:	3f 89       	ldd	r19, Y+23	; 0x17
    16ca:	26 30       	cpi	r18, 0x06	; 6
    16cc:	31 05       	cpc	r19, r1
    16ce:	21 f1       	breq	.+72     	; 0x1718 <main+0x1e6>
    16d0:	8e 89       	ldd	r24, Y+22	; 0x16
    16d2:	9f 89       	ldd	r25, Y+23	; 0x17
    16d4:	86 30       	cpi	r24, 0x06	; 6
    16d6:	91 05       	cpc	r25, r1
    16d8:	d4 f0       	brlt	.+52     	; 0x170e <main+0x1dc>
    16da:	2e 89       	ldd	r18, Y+22	; 0x16
    16dc:	3f 89       	ldd	r19, Y+23	; 0x17
    16de:	27 30       	cpi	r18, 0x07	; 7
    16e0:	31 05       	cpc	r19, r1
    16e2:	f9 f0       	breq	.+62     	; 0x1722 <main+0x1f0>
    16e4:	23 c0       	rjmp	.+70     	; 0x172c <main+0x1fa>
					{
					case 1:
						LED_digitalwrite(LED1, High);
    16e6:	8a 89       	ldd	r24, Y+18	; 0x12
    16e8:	61 e0       	ldi	r22, 0x01	; 1
    16ea:	0e 94 37 0a 	call	0x146e	; 0x146e <LED_digitalwrite>
    16ee:	2f c0       	rjmp	.+94     	; 0x174e <main+0x21c>
						break;
					case 2:
						LED_digitalwrite(LED2, High);
    16f0:	89 89       	ldd	r24, Y+17	; 0x11
    16f2:	61 e0       	ldi	r22, 0x01	; 1
    16f4:	0e 94 37 0a 	call	0x146e	; 0x146e <LED_digitalwrite>
    16f8:	2a c0       	rjmp	.+84     	; 0x174e <main+0x21c>
						break;
					case 3:
						LED_digitalwrite(LED3, High);
    16fa:	88 89       	ldd	r24, Y+16	; 0x10
    16fc:	61 e0       	ldi	r22, 0x01	; 1
    16fe:	0e 94 37 0a 	call	0x146e	; 0x146e <LED_digitalwrite>
    1702:	25 c0       	rjmp	.+74     	; 0x174e <main+0x21c>
						break;
					case 4:
						LED_digitalwrite(LED4, High);
    1704:	8f 85       	ldd	r24, Y+15	; 0x0f
    1706:	61 e0       	ldi	r22, 0x01	; 1
    1708:	0e 94 37 0a 	call	0x146e	; 0x146e <LED_digitalwrite>
    170c:	20 c0       	rjmp	.+64     	; 0x174e <main+0x21c>
						break;
					case 5:
						LED_digitalwrite(LED1, Low);
    170e:	8a 89       	ldd	r24, Y+18	; 0x12
    1710:	60 e0       	ldi	r22, 0x00	; 0
    1712:	0e 94 37 0a 	call	0x146e	; 0x146e <LED_digitalwrite>
    1716:	1b c0       	rjmp	.+54     	; 0x174e <main+0x21c>
						break;
					case 6:
						LED_digitalwrite(LED2, Low);
    1718:	89 89       	ldd	r24, Y+17	; 0x11
    171a:	60 e0       	ldi	r22, 0x00	; 0
    171c:	0e 94 37 0a 	call	0x146e	; 0x146e <LED_digitalwrite>
    1720:	16 c0       	rjmp	.+44     	; 0x174e <main+0x21c>
						break;
					case 7:
						LED_digitalwrite(LED3, Low);
    1722:	88 89       	ldd	r24, Y+16	; 0x10
    1724:	60 e0       	ldi	r22, 0x00	; 0
    1726:	0e 94 37 0a 	call	0x146e	; 0x146e <LED_digitalwrite>
    172a:	11 c0       	rjmp	.+34     	; 0x174e <main+0x21c>
						break;
					default:
						LED_digitalwrite(LED1, Low);
    172c:	8a 89       	ldd	r24, Y+18	; 0x12
    172e:	60 e0       	ldi	r22, 0x00	; 0
    1730:	0e 94 37 0a 	call	0x146e	; 0x146e <LED_digitalwrite>
						LED_digitalwrite(LED2, Low);
    1734:	89 89       	ldd	r24, Y+17	; 0x11
    1736:	60 e0       	ldi	r22, 0x00	; 0
    1738:	0e 94 37 0a 	call	0x146e	; 0x146e <LED_digitalwrite>
						LED_digitalwrite(LED3, Low);
    173c:	88 89       	ldd	r24, Y+16	; 0x10
    173e:	60 e0       	ldi	r22, 0x00	; 0
    1740:	0e 94 37 0a 	call	0x146e	; 0x146e <LED_digitalwrite>
						LED_digitalwrite(LED4, Low);
    1744:	8f 85       	ldd	r24, Y+15	; 0x0f
    1746:	60 e0       	ldi	r22, 0x00	; 0
    1748:	0e 94 37 0a 	call	0x146e	; 0x146e <LED_digitalwrite>
						count=0;
    174c:	1d 8a       	std	Y+21, r1	; 0x15
						break;
					}
					flag=1;
    174e:	81 e0       	ldi	r24, 0x01	; 1
    1750:	8c 8b       	std	Y+20, r24	; 0x14
					if(count==9)
    1752:	8d 89       	ldd	r24, Y+21	; 0x15
    1754:	89 30       	cpi	r24, 0x09	; 9
    1756:	09 f0       	breq	.+2      	; 0x175a <main+0x228>
    1758:	12 cf       	rjmp	.-476    	; 0x157e <main+0x4c>
						count=0;
    175a:	1d 8a       	std	Y+21, r1	; 0x15
    175c:	10 cf       	rjmp	.-480    	; 0x157e <main+0x4c>
				}
			}
		}
		else
			flag=0;
    175e:	1c 8a       	std	Y+20, r1	; 0x14
    1760:	0e cf       	rjmp	.-484    	; 0x157e <main+0x4c>

00001762 <__prologue_saves__>:
    1762:	2f 92       	push	r2
    1764:	3f 92       	push	r3
    1766:	4f 92       	push	r4
    1768:	5f 92       	push	r5
    176a:	6f 92       	push	r6
    176c:	7f 92       	push	r7
    176e:	8f 92       	push	r8
    1770:	9f 92       	push	r9
    1772:	af 92       	push	r10
    1774:	bf 92       	push	r11
    1776:	cf 92       	push	r12
    1778:	df 92       	push	r13
    177a:	ef 92       	push	r14
    177c:	ff 92       	push	r15
    177e:	0f 93       	push	r16
    1780:	1f 93       	push	r17
    1782:	cf 93       	push	r28
    1784:	df 93       	push	r29
    1786:	cd b7       	in	r28, 0x3d	; 61
    1788:	de b7       	in	r29, 0x3e	; 62
    178a:	ca 1b       	sub	r28, r26
    178c:	db 0b       	sbc	r29, r27
    178e:	0f b6       	in	r0, 0x3f	; 63
    1790:	f8 94       	cli
    1792:	de bf       	out	0x3e, r29	; 62
    1794:	0f be       	out	0x3f, r0	; 63
    1796:	cd bf       	out	0x3d, r28	; 61
    1798:	09 94       	ijmp

0000179a <__epilogue_restores__>:
    179a:	2a 88       	ldd	r2, Y+18	; 0x12
    179c:	39 88       	ldd	r3, Y+17	; 0x11
    179e:	48 88       	ldd	r4, Y+16	; 0x10
    17a0:	5f 84       	ldd	r5, Y+15	; 0x0f
    17a2:	6e 84       	ldd	r6, Y+14	; 0x0e
    17a4:	7d 84       	ldd	r7, Y+13	; 0x0d
    17a6:	8c 84       	ldd	r8, Y+12	; 0x0c
    17a8:	9b 84       	ldd	r9, Y+11	; 0x0b
    17aa:	aa 84       	ldd	r10, Y+10	; 0x0a
    17ac:	b9 84       	ldd	r11, Y+9	; 0x09
    17ae:	c8 84       	ldd	r12, Y+8	; 0x08
    17b0:	df 80       	ldd	r13, Y+7	; 0x07
    17b2:	ee 80       	ldd	r14, Y+6	; 0x06
    17b4:	fd 80       	ldd	r15, Y+5	; 0x05
    17b6:	0c 81       	ldd	r16, Y+4	; 0x04
    17b8:	1b 81       	ldd	r17, Y+3	; 0x03
    17ba:	aa 81       	ldd	r26, Y+2	; 0x02
    17bc:	b9 81       	ldd	r27, Y+1	; 0x01
    17be:	ce 0f       	add	r28, r30
    17c0:	d1 1d       	adc	r29, r1
    17c2:	0f b6       	in	r0, 0x3f	; 63
    17c4:	f8 94       	cli
    17c6:	de bf       	out	0x3e, r29	; 62
    17c8:	0f be       	out	0x3f, r0	; 63
    17ca:	cd bf       	out	0x3d, r28	; 61
    17cc:	ed 01       	movw	r28, r26
    17ce:	08 95       	ret

000017d0 <_exit>:
    17d0:	f8 94       	cli

000017d2 <__stop_program>:
    17d2:	ff cf       	rjmp	.-2      	; 0x17d2 <__stop_program>
