# Reading C:/modeltech64_10.5c/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do compile_and_launch.tcl
# vsim y0 -t 1ns -voptargs="+acc" -foreign "matlabsysobjserver {C:/Program Files/MATLAB/R2017b/toolbox/edalink/extensions/modelsim/windows64/liblfmhdls_gcc450vc12.dll}  ; -socket 64228 " 
# Start time: 10:12:43 on Mar 21,2018
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.numeric_std(body)
# Loading work.y0(y0_arch)#1
# Loading work.lzc(behavioral)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading C:/Program Files/MATLAB/R2017b/toolbox/edalink/extensions/modelsim/windows64/liblfmhdls_gcc450vc12.dll
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /y0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /y0
# ** Warning: (vsim-7) Failed to open VHDL file "./rsqrt_table.mif" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /y0/ROM_inst_0/altsyncram_component
# ** Fatal: (vsim-7) Failed to open VHDL file "./rsqrt_table.mif" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Process: /y0/ROM_inst_0/altsyncram_component/MEMORY File: c:/intelfpga_lite/17.0/quartus/eda/sim_lib/altera_mf.vhd
# Fatal error in Process MEMORY at c:/intelfpga_lite/17.0/quartus/eda/sim_lib/altera_mf.vhd line 40292
# 
# HDL call sequence:
# Stopped at c:/intelfpga_lite/17.0/quartus/eda/sim_lib/altera_mf.vhd 40292 Subprogram read_my_memory
# called from  c:/intelfpga_lite/17.0/quartus/eda/sim_lib/altera_mf.vhd 41911 Process MEMORY
# 
