# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do spi_master_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Semi/Desktop/DE0Nano_VHDL-master/src/ADC_LEDMatrix/spi_master.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:59 on May 11,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Semi/Desktop/DE0Nano_VHDL-master/src/ADC_LEDMatrix/spi_master.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity spi_master
# -- Compiling architecture logic of spi_master
# End time: 14:33:59 on May 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.spi_master
# vsim -gui -l msim_transcript work.spi_master 
# Start time: 14:34:39 on May 11,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.spi_master(logic)
add wave -position end sim:/spi_master/*
run
add wave -position insertpoint sim:/spi_master/*
run
run
run
run
# End time: 14:43:41 on May 11,2021, Elapsed time: 0:09:02
# Errors: 0, Warnings: 0
