--------------------------------------------------------------------------------
Release 10.1 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
D:/Designs/DCSE/FPGA Prototyping/LCD/LCD.ise -intstyle ise -e 3 -s 4 -xml
Prueba_LCD Prueba_LCD.ncd -o Prueba_LCD.twr Prueba_LCD.pcf -ucf Prueba_LCD.ucf

Design file:              Prueba_LCD.ncd
Physical constraint file: Prueba_LCD.pcf
Device,package,speed:     xc3s700a,fg484,-4 (PRODUCTION 1.39 2008-01-09)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
lcd_db<4>   |   41.137(R)|clk_BUFGP         |   0.000|
lcd_db<5>   |   40.163(R)|clk_BUFGP         |   0.000|
lcd_db<6>   |   39.307(R)|clk_BUFGP         |   0.000|
lcd_db<7>   |   40.057(R)|clk_BUFGP         |   0.000|
lcd_e       |   38.803(R)|clk_BUFGP         |   0.000|
lcd_rs      |   38.387(R)|clk_BUFGP         |   0.000|
leds<0>     |   34.984(R)|clk_BUFGP         |   0.000|
leds<1>     |   35.903(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.747|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Aug 20 22:03:42 2009 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 120 MB



