OUT[0][0][0]=7.000000
OUT[0][1][0]=10.000000
OUT[1][0][0]=25.000000
OUT[1][1][0]=28.000000

E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls\pool_core\solution1\sim\verilog>call D:/ProgramData/Xilinx/SDx/2016.4/Vivado/bin/xelab xil_defaultlib.apatb_Pool_top -prj Pool.prj --initfile "D:/ProgramData/Xilinx/SDx/2016.4/Vivado/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s Pool -debug wave 

INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/ProgramData/Xilinx/SDx/2016.4/Vivado/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/ProgramData/Xilinx/SDx/2016.4/Vivado/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_Pool_top -prj Pool.prj --initfile D:/ProgramData/Xilinx/SDx/2016.4/Vivado/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s Pool -debug wave 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/Pool.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_Pool_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/Pool.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pool
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/Pool_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pool_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/Pool_fadd_32ns_32bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pool_fadd_32ns_32bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/Pool_fcmp_32ns_32eOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pool_fcmp_32ns_32eOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/Pool_fdiv_32ns_32cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pool_fdiv_32ns_32cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/Pool_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pool_gmem_m_axi
INFO: [VRFC 10-311] analyzing module Pool_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module Pool_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module Pool_gmem_m_axi_buffer
INFO: [VRFC 10-311] analyzing module Pool_gmem_m_axi_decoder
INFO: [VRFC 10-311] analyzing module Pool_gmem_m_axi_throttl
INFO: [VRFC 10-311] analyzing module Pool_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module Pool_gmem_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/Pool_gmem_m_axi.v:2003]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/Pool_mac_muladd_1jbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pool_mac_muladd_1jbC_DSP48_1
INFO: [VRFC 10-311] analyzing module Pool_mac_muladd_1jbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/Pool_mul_32s_16nshbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pool_mul_32s_16nshbi_Mul3S_1
INFO: [VRFC 10-311] analyzing module Pool_mul_32s_16nshbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/Pool_mul_32s_16s_g8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pool_mul_32s_16s_g8j_Mul3S_0
INFO: [VRFC 10-311] analyzing module Pool_mul_32s_16s_g8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/Pool_mul_mul_16nsibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pool_mul_mul_16nsibs_DSP48_0
INFO: [VRFC 10-311] analyzing module Pool_mul_mul_16nsibs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/Pool_sitofp_32ns_dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pool_sitofp_32ns_dEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/Pool_udiv_16ns_8nfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pool_udiv_16ns_8nfYi_div_u
INFO: [VRFC 10-311] analyzing module Pool_udiv_16ns_8nfYi_div
INFO: [VRFC 10-311] analyzing module Pool_udiv_16ns_8nfYi
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/ip/xil_defaultlib/Pool_ap_fadd_3_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Pool_ap_fadd_3_full_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/ip/xil_defaultlib/Pool_ap_fcmp_0_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Pool_ap_fcmp_0_no_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/ip/xil_defaultlib/Pool_ap_fdiv_14_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Pool_ap_fdiv_14_no_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/ip/xil_defaultlib/Pool_ap_sitofp_4_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Pool_ap_sitofp_4_no_dsp_32
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/Pool_ap_fadd_3_full_dsp_32.vhd:189]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/Pool_ap_fdiv_14_no_dsp_32.vhd:189]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/Pool_ap_sitofp_4_no_dsp_32.vhd:185]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/Pool_ap_fcmp_0_no_dsp_32.vhd:189]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_3.floating_point_v7_1_3_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_3.floating_point_v7_1_3_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_3.floating_point_v7_1_3_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_3.floating_point_v7_1_3_pkg
Compiling package floating_point_v7_1_3.flt_utils
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_3.vt2mutils
Compiling package floating_point_v7_1_3.vt2mcomps
Compiling module xil_defaultlib.Pool_AXILiteS_s_axi(C_S_AXI_ADDR...
Compiling module xil_defaultlib.Pool_gmem_m_axi_throttl_default
Compiling module xil_defaultlib.Pool_gmem_m_axi_fifo(DATA_BITS=6...
Compiling module xil_defaultlib.Pool_gmem_m_axi_buffer(DATA_WIDT...
Compiling module xil_defaultlib.Pool_gmem_m_axi_fifo(DEPTH=5,DEP...
Compiling module xil_defaultlib.Pool_gmem_m_axi_fifo(DATA_BITS=2...
Compiling module xil_defaultlib.Pool_gmem_m_axi_fifo(DATA_BITS=2...
Compiling module xil_defaultlib.Pool_gmem_m_axi_write(NUM_WRITE_...
Compiling module xil_defaultlib.Pool_gmem_m_axi_buffer(DATA_WIDT...
Compiling module xil_defaultlib.Pool_gmem_m_axi_reg_slice(N=34)
Compiling module xil_defaultlib.Pool_gmem_m_axi_read(NUM_READ_OU...
Compiling module xil_defaultlib.Pool_gmem_m_axi(NUM_READ_OUTSTAN...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_3.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_3.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_3.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_3.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_3.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_3.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]
Compiling architecture pool_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.Pool_ap_fadd_3_full_dsp_32 [pool_ap_fadd_3_full_dsp_32_defau...]
Compiling module xil_defaultlib.Pool_fadd_32ns_32bkb(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_3.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_3.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_3.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=10,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=13,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=12,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=12,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=12,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_3.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_3.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_3.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_3.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]
Compiling architecture pool_ap_fdiv_14_no_dsp_32_arch of entity xil_defaultlib.Pool_ap_fdiv_14_no_dsp_32 [pool_ap_fdiv_14_no_dsp_32_defaul...]
Compiling module xil_defaultlib.Pool_fdiv_32ns_32cud
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_3.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_3.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture rtl of entity floating_point_v7_1_3.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_3.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_3.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_3.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=3)\]
Compiling architecture synth of entity floating_point_v7_1_3.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_3.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]
Compiling architecture pool_ap_sitofp_4_no_dsp_32_arch of entity xil_defaultlib.Pool_ap_sitofp_4_no_dsp_32 [pool_ap_sitofp_4_no_dsp_32_defau...]
Compiling module xil_defaultlib.Pool_sitofp_32ns_dEe(ID=1)
Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_3.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_3.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_3.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_3.fp_cmp [\fp_cmp(c_xdevicefamily="zynq",c...]
Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]
Compiling architecture pool_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.Pool_ap_fcmp_0_no_dsp_32 [pool_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.Pool_fcmp_32ns_32eOg(ID=1)
Compiling module xil_defaultlib.Pool_udiv_16ns_8nfYi_div_u(in0_W...
Compiling module xil_defaultlib.Pool_udiv_16ns_8nfYi_div(in0_WID...
Compiling module xil_defaultlib.Pool_udiv_16ns_8nfYi(ID=1,NUM_ST...
Compiling module xil_defaultlib.Pool_mul_32s_16s_g8j_Mul3S_0
Compiling module xil_defaultlib.Pool_mul_32s_16s_g8j(ID=1,NUM_ST...
Compiling module xil_defaultlib.Pool_mul_32s_16nshbi_Mul3S_1
Compiling module xil_defaultlib.Pool_mul_32s_16nshbi(ID=1,NUM_ST...
Compiling module xil_defaultlib.Pool_mul_mul_16nsibs_DSP48_0
Compiling module xil_defaultlib.Pool_mul_mul_16nsibs(ID=1,NUM_ST...
Compiling module xil_defaultlib.Pool_mac_muladd_1jbC_DSP48_1
Compiling module xil_defaultlib.Pool_mac_muladd_1jbC(ID=1,NUM_ST...
Compiling module xil_defaultlib.Pool
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_Pool_top
Built simulation snapshot Pool


****** Webtalk v2016.4_sdx (64-bit)
  **** SW Build 1806307 on Thu Mar  9 15:24:31 MST 2017
  **** IP Build 1759159 on Thu Jan 26 07:31:30 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'D:/ProgramData/Xilinx/SDx/2016.4/Vivado/scripts/init.tcl'
Loaded SDSoC Platform Tcl Library
source E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/xsim.dir/Pool/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Aug 20 20:17:28 2020...


****** xsim v2016.4_sdx (64-bit)
  **** SW Build 1806307 on Thu Mar  9 15:24:31 MST 2017
  **** IP Build 1759159 on Thu Jan 26 07:31:30 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'D:/ProgramData/Xilinx/SDx/2016.4/Vivado/scripts/init.tcl'
Loaded SDSoC Platform Tcl Library
source xsim.dir/Pool/xsim_script.tcl
# xsim {Pool} -autoloadwcfg -tclbatch {Pool.tcl}
Vivado Simulator 2016.4
Time resolution is 1 ps
source Pool.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_Pool_top/AESL_inst_Pool/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set feature_in__feature_out_group [add_wave_group feature_in__feature_out(axi_master) -into $cinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $feature_in__feature_out_group]
## set wdata_group [add_wave_group "Write Channel" -into $feature_in__feature_out_group]
## set ctrl_group [add_wave_group "Handshakes" -into $feature_in__feature_out_group]
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set CHin__Hin__Win__Kx__Ky__mode__feature_in__feature_out__return_group [add_wave_group CHin__Hin__Win__Kx__Ky__mode__feature_in__feature_out__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_Pool_top/AESL_inst_Pool/interrupt -into $CHin__Hin__Win__Kx__Ky__mode__feature_in__feature_out__return_group -color #ffff00 -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/s_axi_AXILiteS_BRESP -into $CHin__Hin__Win__Kx__Ky__mode__feature_in__feature_out__return_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/s_axi_AXILiteS_BREADY -into $CHin__Hin__Win__Kx__Ky__mode__feature_in__feature_out__return_group -color #ffff00 -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/s_axi_AXILiteS_BVALID -into $CHin__Hin__Win__Kx__Ky__mode__feature_in__feature_out__return_group -color #ffff00 -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/s_axi_AXILiteS_RRESP -into $CHin__Hin__Win__Kx__Ky__mode__feature_in__feature_out__return_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/s_axi_AXILiteS_RDATA -into $CHin__Hin__Win__Kx__Ky__mode__feature_in__feature_out__return_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/s_axi_AXILiteS_RREADY -into $CHin__Hin__Win__Kx__Ky__mode__feature_in__feature_out__return_group -color #ffff00 -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/s_axi_AXILiteS_RVALID -into $CHin__Hin__Win__Kx__Ky__mode__feature_in__feature_out__return_group -color #ffff00 -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/s_axi_AXILiteS_ARREADY -into $CHin__Hin__Win__Kx__Ky__mode__feature_in__feature_out__return_group -color #ffff00 -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/s_axi_AXILiteS_ARVALID -into $CHin__Hin__Win__Kx__Ky__mode__feature_in__feature_out__return_group -color #ffff00 -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/s_axi_AXILiteS_ARADDR -into $CHin__Hin__Win__Kx__Ky__mode__feature_in__feature_out__return_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/s_axi_AXILiteS_WSTRB -into $CHin__Hin__Win__Kx__Ky__mode__feature_in__feature_out__return_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/s_axi_AXILiteS_WDATA -into $CHin__Hin__Win__Kx__Ky__mode__feature_in__feature_out__return_group -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/s_axi_AXILiteS_WREADY -into $CHin__Hin__Win__Kx__Ky__mode__feature_in__feature_out__return_group -color #ffff00 -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/s_axi_AXILiteS_WVALID -into $CHin__Hin__Win__Kx__Ky__mode__feature_in__feature_out__return_group -color #ffff00 -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/s_axi_AXILiteS_AWREADY -into $CHin__Hin__Win__Kx__Ky__mode__feature_in__feature_out__return_group -color #ffff00 -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/s_axi_AXILiteS_AWVALID -into $CHin__Hin__Win__Kx__Ky__mode__feature_in__feature_out__return_group -color #ffff00 -radix hex
## add_wave /apatb_Pool_top/AESL_inst_Pool/s_axi_AXILiteS_AWADDR -into $CHin__Hin__Win__Kx__Ky__mode__feature_in__feature_out__return_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_Pool_top/AESL_inst_Pool/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_Pool_top/AESL_inst_Pool/ap_clk -into $clockgroup
## save_wave_config Pool.wcfg
## run all
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_Pool_top/AESL_inst_Pool/Pool_fadd_32ns_32bkb_U0/Pool_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: D:\ProgramData\Xilinx\SDx\2016.4\Vivado\data/vhdl/src/unisims/primitive/DSP48E1.vhd
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/AESL_axi_master_gmem.v: Read request address          6 exceed AXI master gmem array depth:          2
$finish called at time : 1885 ns : File "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/AESL_axi_master_gmem.v" Line 690
## quit
INFO: [Common 17-206] Exiting xsim at Thu Aug 20 20:17:35 2020...
