/*
 * ADF4360 PLL with Integrated Synthesizer and VCO
 *
 * Copyright 2014-2018 Analog Devices Inc.
 *
 * Licensed under the GPL-2.
 */

#include <linux/bitfield.h>
#include <linux/clk.h>
#include <linux/clk-provider.h>
#include <linux/delay.h>
#include <linux/device.h>
#include <linux/err.h>
#include <linux/gpio/consumer.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/spi/spi.h>

#include <linux/iio/iio.h>

/* Register address macro */
#define ADF4360_REG(x)			(x)

/* ADF4360_CTRL */
#define ADF4360_ADDR_CPL_MSK		GENMASK(3, 2)
#define ADF4360_CPL(x)			FIELD_PREP(ADF4360_ADDR_CPL_MSK, x)
#define ADF4360_ADDR_MUXOUT_MSK		GENMASK(7, 5)
#define ADF4360_MUXOUT(x)		FIELD_PREP(ADF4360_ADDR_MUXOUT_MSK, x)
#define ADF4360_ADDR_PDP_MSK		BIT(8)
#define ADF4360_PDP(x)			FIELD_PREP(ADF4360_ADDR_PDP_MSK, x)
#define ADF4360_ADDR_MTLD_MSK		BIT(11)
#define ADF4360_MTLD(x)			FIELD_PREP(ADF4360_ADDR_MTLD_MSK, x)
#define ADF4360_ADDR_OPL_MSK		GENMASK(13, 12)
#define ADF4360_OPL(x)			FIELD_PREP(ADF4360_ADDR_OPL_MSK, x)
#define ADF4360_ADDR_CPI1_MSK		GENMASK(16, 14)
#define ADF4360_CPI1(x)			FIELD_PREP(ADF4360_ADDR_CPI1_MSK, x)
#define ADF4360_ADDR_CPI2_MSK		GENMASK(19, 17)
#define ADF4360_CPI2(x)			FIELD_PREP(ADF4360_ADDR_CPI2_MSK, x)
#define ADF4360_ADDR_PRESCALER_MSK	GENMASK(23, 22)
#define ADF4360_PRESCALER(x)		FIELD_PREP(ADF4360_ADDR_PRESCALER_MSK, x)

/* ADF4360_NDIV */
#define ADF4360_ADDR_A_CNTR_MSK		GENMASK(6, 2)
#define ADF4360_A_COUNTER(x)		FIELD_PREP(ADF4360_ADDR_A_CNTR_MSK, x)
#define ADF4360_ADDR_B_CNTR_MSK		GENMASK(20, 8)
#define ADF4360_B_COUNTER(x)		FIELD_PREP(ADF4360_ADDR_B_CNTR_MSK, x)
#define ADF4360_ADDR_OUT_DIV2_MSK	BIT(22)
#define ADF4360_OUT_DIV2(x)		FIELD_PREP(ADF4360_ADDR_OUT_DIV2_MSK, x)
#define ADF4360_ADDR_DIV2_SEL_MSK	BIT(23)
#define ADF4360_PRESCALER_DIV2(x)	FIELD_PREP(ADF4360_ADDR_DIV2_SEL_MSK, x)

/* ADF4360_RDIV */
#define ADF4360_ADDR_R_CNTR_MSK		GENMASK(15, 2)
#define ADF4360_R_COUNTER(x)		FIELD_PREP(ADF4360_ADDR_R_CNTR_MSK, x)
#define ADF4360_ADDR_ABP_MSK		GENMASK(17, 16)
#define ADF4360_ABP(x)			FIELD_PREP(ADF4360_ADDR_ABP_MSK, x)
#define ADF4360_ADDR_BSC_MSK		GENMASK(21, 20)
#define ADF4360_BSC(x)			FIELD_PREP(ADF4360_ADDR_BSC_MSK, x)

/* Specifications */
#define ADF4360_MAX_PFD_RATE		8000000 /* 8 MHz */
#define ADF4360_MAX_COUNTER_RATE	300000000 /* 300 MHz */
#define ADF4360_MAX_REFIN_RATE		250000000 /* 250 MHz */

enum {
	ADF4360_CTRL,
	ADF4360_RDIV,
	ADF4360_NDIV,
	ADF5355_REG_NUM,
};

enum {
	ADF4360_GEN1_PC_5,
	ADF4360_GEN1_PC_10,
	ADF4360_GEN1_PC_15,
	ADF4360_GEN1_PC_20,
};

enum {
	ADF4360_GEN2_PC_2_5,
	ADF4360_GEN2_PC_5,
	ADF4360_GEN2_PC_7_5,
	ADF4360_GEN2_PC_10,
};

enum {
	ADF4360_MUXOUT_THREE_STATE,
	ADF4360_MUXOUT_LOCK_DETECT,
	ADF4360_MUXOUT_NDIV,
	ADF4360_MUXOUT_DVDD,
	ADF4360_MUXOUT_RDIV,
	ADF4360_MUXOUT_OD_LD,
	ADF4360_MUXOUT_SDO,
	ADF4360_MUXOUT_GND,
};

enum {
	ADF4360_PL_3_5,
	ADF4360_PL_5,
	ADF4360_PL_7_5,
	ADF4360_PL_11,
};

enum {
	ADF4360_CPI_0_31,
	ADF4360_CPI_0_62,
	ADF4360_CPI_0_93,
	ADF4360_CPI_1_25,
	ADF4360_CPI_1_56,
	ADF4360_CPI_1_87,
	ADF4360_CPI_2_18,
	ADF4360_CPI_2_50,
};

enum {
	ADF4360_PRESCALER_8,
	ADF4360_PRESCALER_16,
	ADF4360_PRESCALER_32,
};

enum {
	ADF4360_ABP_3_0NS,
	ADF4360_ABP_1_3NS,
	ADF4360_ABP_6_0NS,
};

enum {
	ADF4360_BSC_1,
	ADF4360_BSC_2,
	ADF4360_BSC_4,
	ADF4360_BSC_8,
};

enum {
	ID_ADF4360_0,
	ID_ADF4360_1,
	ID_ADF4360_2,
	ID_ADF4360_3,
	ID_ADF4360_4,
	ID_ADF4360_5,
	ID_ADF4360_6,
	ID_ADF4360_7,
	ID_ADF4360_8,
	ID_ADF4360_9,
};

#define ADF4360_FREQ_REFIN		0

struct adf4360_output {
	struct clk_hw hw;
	struct iio_dev *indio_dev;
};

#define to_output(_hw) container_of(_hw, struct adf4360_output, hw)

struct adf4360_chip_info {
	unsigned int vco_min;
	unsigned int vco_max;
	unsigned int default_cpl;
};

struct adf4360_state {
	struct spi_device *spi;
	const struct adf4360_chip_info *info;
	struct adf4360_output output;
	struct clk *clkin;
	struct gpio_desc *muxout_gpio;
	struct mutex lock; /* Protect PLL state. */
	unsigned int part_id;
	unsigned long clkin_freq;
	unsigned long power_up_frequency;
	unsigned long freq_req;
	unsigned long r;
	unsigned long n;
	unsigned int vco_min;
	unsigned int vco_max;
	unsigned int pfd_freq;
	unsigned int cpi;
	bool pdp;
	unsigned int mux_out_ctrl;
	bool power_up;
	const char *clk_out_name;
	unsigned int regs[ADF5355_REG_NUM];
	unsigned int regs_hw[ADF5355_REG_NUM];
	u8 spi_data[3] ____cacheline_aligned;
};

static const struct adf4360_chip_info adf4360_chip_info_tbl[] = {
	{	/* ADF4360-0 */
		.vco_min = 2400000000U,
		.vco_max = 2725000000U,
		.default_cpl = ADF4360_GEN1_PC_10,
	}, {	/* ADF4360-1 */
		.vco_min = 2050000000U,
		.vco_max = 2450000000U,
		.default_cpl = ADF4360_GEN1_PC_15,
	}, {	/* ADF4360-2 */
		.vco_min = 1850000000U,
		.vco_max = 2170000000U,
		.default_cpl = ADF4360_GEN1_PC_15,
	}, {	/* ADF4360-3 */
		.vco_min = 1600000000U,
		.vco_max = 1950000000U,
		.default_cpl = ADF4360_GEN1_PC_15,
	}, {	/* ADF4360-4 */
		.vco_min = 1450000000U,
		.vco_max = 1750000000U,
		.default_cpl = ADF4360_GEN1_PC_15,
	}, {	/* ADF4360-5 */
		.vco_min = 1200000000U,
		.vco_max = 1400000000U,
		.default_cpl = ADF4360_GEN1_PC_10,
	}, {	/* ADF4360-6 */
		.vco_min = 1050000000U,
		.vco_max = 1250000000U,
		.default_cpl = ADF4360_GEN1_PC_10,
	}, {	/* ADF4360-7 */
		.vco_min = 350000000U,
		.vco_max = 1800000000U,
		.default_cpl = ADF4360_GEN1_PC_5,
	}, {	/* ADF4360-8 */
		.vco_min = 65000000U,
		.vco_max = 400000000U,
		.default_cpl = ADF4360_GEN2_PC_5,
	}, {	/* ADF4360-9 */
		.vco_min = 65000000U,
		.vco_max = 400000000U,
		.default_cpl = ADF4360_GEN2_PC_5,
	}
};

static int adf4360_write_reg(struct adf4360_state *st, unsigned int reg,
			     unsigned int val)
{
	val |= reg;

	st->spi_data[0] = (val >> 16) & 0xff;
	st->spi_data[1] = (val >> 8) & 0xff;
	st->spi_data[2] = val & 0xff;

	return spi_write(st->spi, st->spi_data, ARRAY_SIZE(st->spi_data));
}

static int adf4360_sync_config(struct adf4360_state *st, bool sync_all)
{
	int reg[] = { ADF4360_RDIV, ADF4360_CTRL, ADF4360_NDIV };
	bool sync;
	int ret, i = 0;

	for (i = 0; i < ARRAY_SIZE(st->regs); ++i) {
		sync = st->regs_hw[reg[i]] != st->regs[reg[i]];
		if (sync || sync_all || st->power_up) {
			if ((reg[i] == ADF4360_NDIV) && st->power_up) {
				st->power_up = false;
				usleep_range(15000, 20000);
			}

			ret = adf4360_write_reg(st, reg[i], st->regs[reg[i]]);
			if (ret)
				return ret;

			st->regs_hw[reg[i]] = st->regs[reg[i]];
		}
	}

	return 0;
}

/* fVCO = B * fREFIN / R */

static unsigned long adf4360_clk_recalc_rate(struct clk_hw *hw,
					     unsigned long parent_rate)
{
	struct iio_dev *indio_dev = to_output(hw)->indio_dev;
	struct adf4360_state *st = iio_priv(indio_dev);

	if (st->r == 0)
		return 0;

	/*
	 * The result is guaranteed to fit in 32-bit, but the intermediate
	 * result might require 64-bit.
	 */
	return DIV_ROUND_CLOSEST_ULL((uint64_t)parent_rate * st->n, st->r);
}

static unsigned int adf4360_calc_prescaler(unsigned int pfd_freq,
					   unsigned int n,
					   unsigned int *out_p,
					   unsigned int *out_a,
					   unsigned int *out_b)
{
	unsigned int rate = pfd_freq * n;
	unsigned int p, a, b;

	/* Make sure divider counter input frequency is low enough */
	p = 8;
	while (p < 32 && rate / p > ADF4360_MAX_COUNTER_RATE)
		p *= 2;

	/*
	 * The range of dividers that can be produced using the dual-modulus
	 * pre-scaler is not continuous for values of n < p*(p-1). If we end up
	 * with a non supported divider value, pick the next closest one.
	 */
	a = n % p;
	b = n / p;

	if (b < 3) {
		b = 3;
		a = 0;
	} else if (a > b) {
		if (a - b < p - a) {
			a = b;
		} else {
			a = 0;
			b++;
		}
	}

	if (out_p)
		*out_p = p;
	if (out_a)
		*out_a = a;
	if (out_b)
		*out_b = b;

	return p * b + a;
}

static long adf4360_clk_round_rate(struct clk_hw *hw,
				   unsigned long rate,
				   unsigned long *parent_rate)
{
	struct iio_dev *indio_dev = to_output(hw)->indio_dev;
	struct adf4360_state *st = iio_priv(indio_dev);
	unsigned int r, n;
	unsigned int pfd_freq;

	if (*parent_rate == 0)
		return 0;

	if (st->part_id == ID_ADF4360_9)
		return *parent_rate * st->n / st->r;

	if (rate > st->vco_max)
		return st->vco_max;

	/* ADF4360-0 to AD4370-7 have an optional by two divider */
	if (st->part_id <= ID_ADF4360_7) {
		if (rate < st->vco_min / 2)
			return st->vco_min / 2;
		if (rate < st->vco_min && rate > st->vco_max / 2) {
			if (st->vco_min - rate < rate - st->vco_max / 2)
				return st->vco_min;
			else
				return st->vco_max / 2;
		}
	} else {
		if (rate < st->vco_min)
			return st->vco_min;
	}

	r = DIV_ROUND_CLOSEST(*parent_rate, st->pfd_freq);
	pfd_freq = *parent_rate / r;
	n = DIV_ROUND_CLOSEST(rate, pfd_freq);

	if (st->part_id <= ID_ADF4360_7)
		n = adf4360_calc_prescaler(pfd_freq, n, NULL, NULL, NULL);

	return pfd_freq * n;
}

static int adf4360_set_freq(struct adf4360_state *st, unsigned long rate)
{
	unsigned int val_r, val_n, val_ctrl;
	unsigned int pfd_freq;
	unsigned long r, n;
	int ret;

	if (!st->clkin_freq || (st->clkin_freq > ADF4360_MAX_REFIN_RATE) ||
		(rate < st->vco_min) || (rate > st->vco_max))
		return -EINVAL;

	r = DIV_ROUND_CLOSEST(st->clkin_freq, st->pfd_freq);
	pfd_freq = st->clkin_freq / r;
	n = DIV_ROUND_CLOSEST(rate, pfd_freq);

	val_ctrl = ADF4360_CPL(st->info->default_cpl) |
		   ADF4360_MUXOUT(st->mux_out_ctrl) |
		   ADF4360_PDP(!st->pdp) |
		   ADF4360_MTLD(true) |
		   ADF4360_OPL(ADF4360_PL_11) |
		   ADF4360_CPI1(st->cpi) |
		   ADF4360_CPI2(st->cpi);

	/* ADF4360-0 to ADF4360-7 have a dual-modulous prescaler */
	if (st->part_id <= ID_ADF4360_7) {
		unsigned int p, a, b;

		n = adf4360_calc_prescaler(pfd_freq, n, &p, &a, &b);

		switch (p) {
		case 8:
			val_ctrl |= ADF4360_PRESCALER(ADF4360_PRESCALER_8);
			break;
		case 16:
			val_ctrl |= ADF4360_PRESCALER(ADF4360_PRESCALER_16);
			break;
		default:
			val_ctrl |= ADF4360_PRESCALER(ADF4360_PRESCALER_32);
			break;
		}

		val_n = ADF4360_A_COUNTER(a) |
			ADF4360_B_COUNTER(b);

		if (rate < st->vco_min)
			val_n |= ADF4360_OUT_DIV2(true) |
				 ADF4360_PRESCALER_DIV2(true);
	} else {
		val_n = ADF4360_B_COUNTER(n);
	}

	/*
	 * Always use BSC divider of 8, see Analog Devices AN-1347.
	 * http://www.analog.com/media/en/technical-documentation/application-notes/AN-1347.pdf
	 */
	val_r = ADF4360_R_COUNTER(r) |
		ADF4360_ABP(ADF4360_ABP_3_0NS) |
		ADF4360_BSC(ADF4360_BSC_8);

	st->regs[ADF4360_REG(ADF4360_RDIV)] = val_r;
	st->regs[ADF4360_REG(ADF4360_CTRL)] = val_ctrl;
	st->regs[ADF4360_REG(ADF4360_NDIV)] = val_n;

	ret = adf4360_sync_config(st, false);
	if (ret)
		return ret;

	st->freq_req = rate;
	st->n = n;
	st->r = r;

	return 0;
}

static int adf4360_clk_set_rate(struct clk_hw *hw,
				unsigned long rate,
				unsigned long parent_rate)
{
	struct iio_dev *indio_dev = to_output(hw)->indio_dev;
	struct adf4360_state *st = iio_priv(indio_dev);
	int ret;

	if ((parent_rate == 0) || (parent_rate > ADF4360_MAX_REFIN_RATE))
		return -EINVAL;

	mutex_lock(&st->lock);
	if (st->clkin_freq != parent_rate)
		st->clkin_freq = parent_rate;

	ret = adf4360_set_freq(st, rate);
	mutex_unlock(&st->lock);

	return ret;
}

static const struct clk_ops adf4360_clk_ops = {
	.recalc_rate = adf4360_clk_recalc_rate,
	.round_rate = adf4360_clk_round_rate,
	.set_rate = adf4360_clk_set_rate,
};

static void adf4360_m2k_setup(struct adf4360_state *st)
{
	unsigned int val_r, val_ctrl, val_b;

	st->n = 20;
	st->r = 4;

	val_ctrl = ADF4360_CPL(ADF4360_GEN2_PC_5) |
		   ADF4360_OPL(ADF4360_PL_5) |
		   ADF4360_CPI1(ADF4360_CPI_2_50) |
		   ADF4360_CPI1(ADF4360_CPI_2_50);
	val_ctrl |= 5 << 5;
	val_ctrl |= 1 << 8;
//	val_ctrl |= BIT(11);
//	val_ctrl |= BIT(20);

	val_r = ADF4360_R_COUNTER(st->r) | ADF4360_BSC(ADF4360_BSC_8);
	val_b = ADF4360_A_COUNTER(2) | ADF4360_B_COUNTER(st->n);

	st->regs[ADF4360_REG(ADF4360_RDIV)] = val_r;
	st->regs[ADF4360_REG(ADF4360_CTRL)] = val_ctrl;
	st->regs[ADF4360_REG(ADF4360_NDIV)] = val_b;

	adf4360_sync_config(st, false);
}

static int adf4360_read(struct iio_dev *indio_dev,
			uintptr_t private,
			const struct iio_chan_spec *chan,
			char *buf)
{
	struct adf4360_state *st = iio_priv(indio_dev);
	unsigned long val;
	int ret = 0;

	switch ((u32)private) {
	case ADF4360_FREQ_REFIN:
		val = st->clkin_freq;
		break;
	default:
		ret = -EINVAL;
		val = 0;
	}

	return ret < 0 ? ret : sprintf(buf, "%lu\n", val);
}

static int adf4360_write(struct iio_dev *indio_dev,
			 uintptr_t private,
			 const struct iio_chan_spec *chan,
			 const char *buf, size_t len)
{
	struct adf4360_state *st = iio_priv(indio_dev);
	unsigned long readin, tmp;
	int ret = 0;

	ret = kstrtoul(buf, 10, &readin);
	if (ret)
		return ret;

	mutex_lock(&st->lock);
	switch ((u32)private) {
	case ADF4360_FREQ_REFIN:
		if ((readin > ADF4360_MAX_REFIN_RATE) || (readin == 0)) {
			ret = -EINVAL;
			break;
		}

		if (st->clkin) {
			tmp = clk_round_rate(st->clkin, readin);
			if (tmp != readin) {
				ret = -EINVAL;
				break;
			}

			ret = clk_set_rate(st->clkin, tmp);
			if (ret)
				break;
		}

		st->clkin_freq = readin;
		ret = adf4360_set_freq(st, st->freq_req);
		break;
	default:
		ret = -EINVAL;
	}
	mutex_unlock(&st->lock);

	return ret ? ret : len;
}

#define _ADF4360_EXT_INFO(_name, _ident) { \
	.name = _name, \
	.read = adf4360_read, \
	.write = adf4360_write, \
	.private = _ident, \
	.shared = IIO_SEPARATE, \
}

static const struct iio_chan_spec_ext_info adf4360_ext_info[] = {
	_ADF4360_EXT_INFO("refin_frequency", ADF4360_FREQ_REFIN),
	{ },
};

static const struct iio_chan_spec adf4360_chan = {
	.type = IIO_ALTVOLTAGE,
	.indexed = 1,
	.output = 1,
	.info_mask_separate = BIT(IIO_CHAN_INFO_FREQUENCY),
	.ext_info = adf4360_ext_info,
};

static int adf4360_read_raw(struct iio_dev *indio_dev,
			    struct iio_chan_spec const *chan,
			    int *val,
			    int *val2,
			    long mask)
{
	struct adf4360_state *st = iio_priv(indio_dev);
	bool lock_detect;

	switch (mask) {
	case IIO_CHAN_INFO_FREQUENCY:
		lock_detect = (st->mux_out_ctrl == ADF4360_MUXOUT_LOCK_DETECT) |
			(st->mux_out_ctrl == ADF4360_MUXOUT_OD_LD);

		if (st->muxout_gpio && lock_detect) {
			if (!gpiod_get_value(st->muxout_gpio)) {
				dev_dbg(&st->spi->dev, "PLL un-locked\n");
				return -EBUSY;
			}
		}

		*val = st->freq_req;
		return IIO_VAL_INT;
	default:
		return -EINVAL;
	}
};

static int adf4360_write_raw(struct iio_dev *indio_dev,
			     struct iio_chan_spec const *chan,
			     int val,
			     int val2,
			     long mask)
{
	struct adf4360_state *st = iio_priv(indio_dev);
	int ret;

	mutex_lock(&st->lock);
	switch (mask) {
	case IIO_CHAN_INFO_FREQUENCY:
		ret = adf4360_set_freq(st, val);
		break;
	default:
		ret = -EINVAL;
	}
	mutex_unlock(&st->lock);

	return ret;
}

static int adf4360_reg_access(struct iio_dev *indio_dev,
			      unsigned int reg,
			      unsigned int writeval,
			      unsigned int *readval)
{
	struct adf4360_state *st = iio_priv(indio_dev);
	int ret = 0;

	if (readval) {
		*readval = st->regs_hw[reg];
	} else {
		mutex_lock(&st->lock);
		st->regs[reg] = writeval & 0xFFFFFC;
		ret = adf4360_sync_config(st, false);
		mutex_unlock(&st->lock);
	}

	return ret;
}

static const struct iio_info adf4360_iio_info = {
	.read_raw = &adf4360_read_raw,
	.write_raw = &adf4360_write_raw,
	.debugfs_reg_access = &adf4360_reg_access,
	.driver_module = THIS_MODULE,
};

static void adf4360_clkin_disable(void *data)
{
	struct adf4360_state *st = data;

	clk_disable_unprepare(st->clkin);
}

static int adf4360_gpio_probe(struct adf4360_state *st)
{
	struct device *dev = &st->spi->dev;
	int ret, i;

	st->muxout_gpio = devm_gpiod_get_optional(dev, "adi,muxout", GPIOD_IN);
	if (IS_ERR(st->muxout_gpio)) {
		ret = PTR_ERR(st->muxout_gpio);
		dev_err(dev, "Lock detect GPIO error: %d\n", ret);
		return ret;
	}

	if (!st->muxout_gpio)
		return 0;

	/* ADF4360 PLLs are write only devices, try to probe using gpio */
	for (i = 0; i < 4; i++) {
		st->regs[ADF4360_REG(ADF4360_CTRL)] = ADF4360_MUXOUT((i & 1) ?
			ADF4360_MUXOUT_DVDD : ADF4360_MUXOUT_GND);
		adf4360_sync_config(st, false);
		ret = gpiod_get_value(st->muxout_gpio);
		if (ret != ((i & 1) ? 1 : 0)) {
			ret = -ENODEV;
			dev_err(dev, "Probe failed (muxout)");
			return ret;
		}
	}

	return 0;
}

static int adf4360_get_clkin(struct adf4360_state *st)
{
	struct device *dev = &st->spi->dev;
	struct clk *clk;
	int ret;

	clk = devm_clk_get(dev, "clkin");
	if (IS_ERR(clk))
		return PTR_ERR(clk);

	ret = clk_prepare_enable(clk);
	if (ret)
		return ret;

	ret = devm_add_action_or_reset(dev, adf4360_clkin_disable, st);
	if (ret)
		return ret;

	st->clkin = clk;
	st->clkin_freq = clk_get_rate(clk);

	return 0;
}

static void adf4360_clk_del_provider(void *data)
{
	struct adf4360_state *st = data;

	of_clk_del_provider(st->spi->dev.of_node);
}

static int adf4360_clk_register(struct adf4360_state *st)
{
	struct spi_device *spi = st->spi;
	struct clk_init_data init;
	struct clk *clk;
	const char *parent_name;
	int ret;

	parent_name = of_clk_get_parent_name(spi->dev.of_node, 0);
	if (!parent_name)
		return -EINVAL;

	init.name = st->clk_out_name;
	init.ops = &adf4360_clk_ops;
	init.flags = CLK_SET_RATE_GATE;
	init.parent_names = &parent_name;
	init.num_parents = 1;

	st->output.hw.init = &init;

	clk = devm_clk_register(&spi->dev, &st->output.hw);
	if (IS_ERR(clk))
		return PTR_ERR(clk);

	ret = of_clk_add_provider(spi->dev.of_node, of_clk_src_simple_get, clk);
	if (ret)
		return ret;

	return devm_add_action_or_reset(&spi->dev, adf4360_clk_del_provider, st);
}

static int adf4360_parse_dt(struct adf4360_state *st)
{
	struct device *dev = &st->spi->dev;
	u32 tmp;
	int ret;

	ret = device_property_read_string(dev, "clock-output-names",
					  &st->clk_out_name);
	if ((ret < 0) && dev->of_node)
		st->clk_out_name = dev->of_node->name;

	if (st->part_id >= ID_ADF4360_7) {
		/*
		 * ADF4360-7 to ADF4360-9 have a VCO that is tuned to a specific
		 * range using an external inductor. These properties describe
		 * the range selected by the external inductor.
		 */
		ret = device_property_read_u32(dev,
					       "adi,vco-minimum-frequency-hz",
					       &tmp);
		if (ret == 0)
			st->vco_min = max(st->info->vco_min, tmp);
		else
			st->vco_min = st->info->vco_min;

		ret = device_property_read_u32(dev,
					       "adi,vco-maximum-frequency-hz",
					       &tmp);
		if (ret == 0)
			st->vco_max = min(st->info->vco_max, tmp);
		else
			st->vco_max = st->info->vco_max;
	} else {
		st->vco_min = st->info->vco_min;
		st->vco_max = st->info->vco_max;
	}

	st->pdp = device_property_read_bool(dev, "adi,loop-filter-inverting");

	ret = device_property_read_u32(dev,
				       "adi,loop-filter-pfd-frequency-hz",
				       &tmp);
	if (ret == 0) {
		st->pfd_freq = tmp;
	} else {
		dev_err(dev, "PFD frequency property missing\n");
		return ret;
	}

	ret = device_property_read_u32(dev,
				       "adi,loop-filter-charge-pump-current",
				       &tmp);
	if (ret == 0) {
		st->cpi = tmp;
	} else {
		dev_err(dev, "CPI property missing\n");
		return ret;
	}

	ret = device_property_read_u32(dev, "adi,power-up-frequency-hz", &tmp);
	if (ret == 0)
		st->power_up_frequency = tmp;

	ret = device_property_read_u32(dev, "adi,muxout-control", &tmp);
	st->mux_out_ctrl = (ret == 0) ? tmp : ADF4360_MUXOUT_LOCK_DETECT;

	return 0;
}

static int adf4360_probe(struct spi_device *spi)
{
	struct iio_dev *indio_dev;
	const struct spi_device_id *id = spi_get_device_id(spi);
	struct adf4360_state *st;
	int ret;

	indio_dev = devm_iio_device_alloc(&spi->dev, sizeof(*st));
	if (!indio_dev)
		return -ENOMEM;

	st = iio_priv(indio_dev);

	mutex_init(&st->lock);

	spi_set_drvdata(spi, indio_dev);

	st->spi = spi;
	st->info = &adf4360_chip_info_tbl[id->driver_data];
	st->part_id = id->driver_data;
	st->power_up = true;

	ret = adf4360_parse_dt(st);
	if (ret) {
		dev_err(&spi->dev, "Parsing properties failed (%d)\n", ret);
		return -ENODEV;
	}

	indio_dev->dev.parent = &spi->dev;

	if (spi->dev.of_node)
		indio_dev->name = spi->dev.of_node->name;
	else
		indio_dev->name = spi_get_device_id(spi)->name;

	indio_dev->info = &adf4360_iio_info;
	indio_dev->modes = INDIO_DIRECT_MODE;
	indio_dev->channels = &adf4360_chan;
	indio_dev->num_channels = 1;
	st->output.indio_dev = indio_dev;

	ret = adf4360_gpio_probe(st);
	if (ret)
		return ret;

	ret = adf4360_get_clkin(st);
	if (ret)
		return ret;

	/*
	 * Backwards compatibility for old M2K devicetrees, remove this
	 * eventually.
	 */
	if (id->driver_data == ID_ADF4360_9)
		adf4360_m2k_setup(st);

	if (st->power_up_frequency) {
		ret = adf4360_set_freq(st, st->power_up_frequency);
		if (ret)
			return ret;
	}

	ret = adf4360_clk_register(st);
	if (ret)
		return ret;

	return devm_iio_device_register(&spi->dev, indio_dev);
}

static const struct spi_device_id adf4360_id[] = {
	{"adf4360-0", ID_ADF4360_0},
	{"adf4360-1", ID_ADF4360_1},
	{"adf4360-2", ID_ADF4360_2},
	{"adf4360-3", ID_ADF4360_3},
	{"adf4360-4", ID_ADF4360_4},
	{"adf4360-5", ID_ADF4360_5},
	{"adf4360-6", ID_ADF4360_6},
	{"adf4360-7", ID_ADF4360_7},
	{"adf4360-8", ID_ADF4360_8},
	{"adf4360-9", ID_ADF4360_9},
	{}
};

static struct spi_driver adf4360_driver = {
	.driver = {
		.name	= "adf4360",
		.owner	= THIS_MODULE,
	},
	.probe		= adf4360_probe,
	.id_table	= adf4360_id,
};
module_spi_driver(adf4360_driver);

MODULE_LICENSE("GPL v2");
MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>");
MODULE_DESCRIPTION("Driver for the Analog Devices ADF4360 PLL");
