Fitter report for top
Fri Apr 07 15:02:40 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. I/O Assignment Warnings
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Fitter RAM Summary
 27. |top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ALTSYNCRAM
 28. |top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ALTSYNCRAM
 29. Routing Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Estimated Delay Added for Hold Timing Summary
 41. Estimated Delay Added for Hold Timing Details
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri Apr 07 15:02:40 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 361 / 10,320 ( 3 % )                        ;
;     Total combinational functions  ; 319 / 10,320 ( 3 % )                        ;
;     Dedicated logic registers      ; 205 / 10,320 ( 2 % )                        ;
; Total registers                    ; 205                                         ;
; Total pins                         ; 45 / 180 ( 25 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 268,336 / 423,936 ( 63 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE10F17C8                          ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.17        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.4%      ;
;     Processor 3            ;   1.8%      ;
;     Processor 4            ;   1.8%      ;
;     Processor 5            ;   1.8%      ;
;     Processor 6            ;   1.8%      ;
;     Processor 7            ;   1.8%      ;
;     Processor 8            ;   1.8%      ;
;     Processors 9-10        ;   1.8%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                         ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                            ; Destination Port ; Destination Port Name ;
+--------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------+------------------+-----------------------+
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|reg_addr_r[0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a8  ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|reg_addr_r[1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a9  ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|reg_addr_r[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a10 ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|reg_addr_r[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a11 ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|reg_addr_r[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a12 ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|reg_addr_r[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a13 ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|reg_addr_r[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a14 ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|reg_addr_r[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a15 ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|reg_addr_r[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a16 ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|reg_addr_r[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a17 ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|reg_addr_r[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a18 ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|reg_addr_r[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a19 ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|reg_addr_r[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a20 ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|reg_addr_r[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a21 ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|reg_addr_r[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a22 ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|reg_addr_r[15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a23 ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|send_data_r[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a0  ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|send_data_r[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a1  ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|send_data_r[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a2  ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|send_data_r[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a3  ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|send_data_r[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a4  ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|send_data_r[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a5  ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|send_data_r[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a6  ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|send_data_r[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a7  ; PORTADATAOUT     ;                       ;
+--------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------+------------------+-----------------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 711 ) ; 0.00 % ( 0 / 711 )         ; 0.00 % ( 0 / 711 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 711 ) ; 0.00 % ( 0 / 711 )         ; 0.00 % ( 0 / 711 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 699 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/Users/HUIP/Desktop/fifo_ov5640_lcd800/output_files/top.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 361 / 10,320 ( 3 % )       ;
;     -- Combinational with no register       ; 156                        ;
;     -- Register only                        ; 42                         ;
;     -- Combinational with a register        ; 163                        ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 141                        ;
;     -- 3 input functions                    ; 47                         ;
;     -- <=2 input functions                  ; 131                        ;
;     -- Register only                        ; 42                         ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 242                        ;
;     -- arithmetic mode                      ; 77                         ;
;                                             ;                            ;
; Total registers*                            ; 205 / 11,172 ( 2 % )       ;
;     -- Dedicated logic registers            ; 205 / 10,320 ( 2 % )       ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 44 / 645 ( 7 % )           ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 45 / 180 ( 25 % )          ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )             ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )              ;
;                                             ;                            ;
; M9Ks                                        ; 35 / 46 ( 76 % )           ;
; Total block memory bits                     ; 268,336 / 423,936 ( 63 % ) ;
; Total block memory implementation bits      ; 322,560 / 423,936 ( 76 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )             ;
; PLLs                                        ; 1 / 2 ( 50 % )             ;
; Global signals                              ; 3                          ;
;     -- Global clocks                        ; 3 / 10 ( 30 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 3.3% / 3.1% / 3.5%         ;
; Peak interconnect usage (total/H/V)         ; 5.7% / 5.6% / 5.8%         ;
; Maximum fan-out                             ; 93                         ;
; Highest non-global fan-out                  ; 93                         ;
; Total fan-out                               ; 2738                       ;
; Average fan-out                             ; 3.95                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 361 / 10320 ( 3 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 156                 ; 0                              ;
;     -- Register only                        ; 42                  ; 0                              ;
;     -- Combinational with a register        ; 163                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 141                 ; 0                              ;
;     -- 3 input functions                    ; 47                  ; 0                              ;
;     -- <=2 input functions                  ; 131                 ; 0                              ;
;     -- Register only                        ; 42                  ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 242                 ; 0                              ;
;     -- arithmetic mode                      ; 77                  ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 205                 ; 0                              ;
;     -- Dedicated logic registers            ; 205 / 10320 ( 2 % ) ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 44 / 645 ( 7 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 45                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )      ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 268336              ; 0                              ;
; Total RAM block bits                        ; 322560              ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )       ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 35 / 46 ( 76 % )    ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 2 / 12 ( 16 % )     ; 1 / 12 ( 8 % )                 ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 94                  ; 1                              ;
;     -- Registered Input Connections         ; 91                  ; 0                              ;
;     -- Output Connections                   ; 3                   ; 92                             ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 2813                ; 100                            ;
;     -- Registered Connections               ; 1709                ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 4                   ; 93                             ;
;     -- hard_block:auto_generated_inst       ; 93                  ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 13                  ; 1                              ;
;     -- Output Ports                         ; 30                  ; 1                              ;
;     -- Bidir Ports                          ; 2                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk        ; E1    ; 1        ; 0            ; 11           ; 7            ; 68                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_db[0] ; G2    ; 1        ; 0            ; 18           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_db[1] ; J2    ; 2        ; 0            ; 10           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_db[2] ; J1    ; 2        ; 0            ; 10           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_db[3] ; K2    ; 2        ; 0            ; 8            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_db[4] ; K1    ; 2        ; 0            ; 8            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_db[5] ; L2    ; 2        ; 0            ; 8            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_db[6] ; L1    ; 2        ; 0            ; 8            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_db[7] ; N5    ; 3        ; 7            ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_href  ; G1    ; 1        ; 0            ; 18           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_pclk  ; M6    ; 3        ; 7            ; 0            ; 7            ; 93                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_vsync ; F1    ; 1        ; 0            ; 19           ; 21           ; 39                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; rst_n      ; N13   ; 5        ; 34           ; 2            ; 21           ; 35                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; cmos_pwdn ; M7    ; 3        ; 9            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_b[0]  ; B9    ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_b[1]  ; A8    ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_b[2]  ; B8    ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_b[3]  ; A7    ; 8        ; 11           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_b[4]  ; B7    ; 8        ; 11           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_b[5]  ; A6    ; 8        ; 9            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_b[6]  ; B6    ; 8        ; 9            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_b[7]  ; A5    ; 8        ; 7            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_dclk  ; B5    ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_de    ; A4    ; 8        ; 5            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_g[0]  ; B13   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_g[1]  ; A12   ; 7        ; 25           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_g[2]  ; B12   ; 7        ; 25           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_g[3]  ; A11   ; 7        ; 25           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_g[4]  ; B11   ; 7        ; 25           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_g[5]  ; A10   ; 7        ; 21           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_g[6]  ; B10   ; 7        ; 21           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_g[7]  ; A9    ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_hs    ; B4    ; 8        ; 5            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_pwm   ; C2    ; 1        ; 0            ; 22           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_r[0]  ; D8    ; 8        ; 13           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_r[1]  ; C8    ; 8        ; 13           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_r[2]  ; F8    ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_r[3]  ; E7    ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_r[4]  ; C6    ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_r[5]  ; D6    ; 8        ; 3            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_r[6]  ; D5    ; 8        ; 3            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_r[7]  ; A13   ; 7        ; 30           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_vs    ; A3    ; 8        ; 3            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                           ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cmos_scl ; F3    ; 1        ; 0            ; 21           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; cmos_sda ; F2    ; 1        ; 0            ; 19           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0|shift_taps_c6m:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a1 (inverted) ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; lcd_r[2]                ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4           ; Use as regular IO        ; lcd_b[4]                ; Dual Purpose Pin          ;
; E7       ; DATA5                       ; Use as regular IO        ; lcd_r[3]                ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T6n, DATA7           ; Use as regular IO        ; lcd_b[7]                ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 11 / 17 ( 65 % ) ; 2.5V          ; --           ;
; 2        ; 6 / 19 ( 32 % )  ; 2.5V          ; --           ;
; 3        ; 3 / 26 ( 12 % )  ; 2.5V          ; --           ;
; 4        ; 0 / 27 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 1 / 25 ( 4 % )   ; 2.5V          ; --           ;
; 6        ; 1 / 14 ( 7 % )   ; 2.5V          ; --           ;
; 7        ; 10 / 26 ( 38 % ) ; 2.5V          ; --           ;
; 8        ; 18 / 26 ( 69 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; lcd_vs                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 196        ; 8        ; lcd_de                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 192        ; 8        ; lcd_b[7]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 188        ; 8        ; lcd_b[5]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 183        ; 8        ; lcd_b[3]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 177        ; 8        ; lcd_b[1]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 175        ; 7        ; lcd_g[7]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 168        ; 7        ; lcd_g[5]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 161        ; 7        ; lcd_g[3]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 159        ; 7        ; lcd_g[1]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 153        ; 7        ; lcd_r[7]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; lcd_hs                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 195        ; 8        ; lcd_dclk                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 189        ; 8        ; lcd_b[6]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 184        ; 8        ; lcd_b[4]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 178        ; 8        ; lcd_b[2]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 176        ; 7        ; lcd_b[0]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 169        ; 7        ; lcd_g[6]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 162        ; 7        ; lcd_g[4]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 160        ; 7        ; lcd_g[2]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 154        ; 7        ; lcd_g[0]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; lcd_pwm                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; lcd_r[4]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; lcd_r[1]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; lcd_r[6]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 199        ; 8        ; lcd_r[5]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; lcd_r[0]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; lcd_r[3]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; cmos_vsync                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 11         ; 1        ; cmos_sda                                                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 6          ; 1        ; cmos_scl                                                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; lcd_r[2]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; cmos_href                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 13         ; 1        ; cmos_db[0]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; cmos_db[2]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 27         ; 2        ; cmos_db[1]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; cmos_db[4]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 32         ; 2        ; cmos_db[3]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; cmos_db[6]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 34         ; 2        ; cmos_db[5]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; cmos_pclk                                                 ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 59         ; 3        ; cmos_pwdn                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; cmos_db[7]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; rst_n                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                   ;
+-------------------------------+-------------------------------------------------------------------------------+
; Name                          ; sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1 ;
+-------------------------------+-------------------------------------------------------------------------------+
; SDC pin name                  ; sys_pll_m0|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                        ;
; Compensate clock              ; clock0                                                                        ;
; Compensated input/output pins ; --                                                                            ;
; Switchover type               ; --                                                                            ;
; Input frequency 0             ; 50.0 MHz                                                                      ;
; Input frequency 1             ; --                                                                            ;
; Nominal PFD frequency         ; 10.0 MHz                                                                      ;
; Nominal VCO frequency         ; 320.0 MHz                                                                     ;
; VCO post scale K counter      ; 2                                                                             ;
; VCO frequency control         ; Auto                                                                          ;
; VCO phase shift step          ; 390 ps                                                                        ;
; VCO multiply                  ; --                                                                            ;
; VCO divide                    ; --                                                                            ;
; Freq min lock                 ; 49.0 MHz                                                                      ;
; Freq max lock                 ; 101.6 MHz                                                                     ;
; M VCO Tap                     ; 0                                                                             ;
; M Initial                     ; 1                                                                             ;
; M value                       ; 32                                                                            ;
; N value                       ; 5                                                                             ;
; Charge pump current           ; setting 1                                                                     ;
; Loop filter resistance        ; setting 24                                                                    ;
; Loop filter capacitance       ; setting 0                                                                     ;
; Bandwidth                     ; 450 kHz to 980 kHz                                                            ;
; Bandwidth type                ; Medium                                                                        ;
; Real time reconfigurable      ; Off                                                                           ;
; Scan chain MIF file           ; --                                                                            ;
; Preserve PLL counter order    ; Off                                                                           ;
; PLL location                  ; PLL_1                                                                         ;
; Inclk0 signal                 ; clk                                                                           ;
; Inclk1 signal                 ; --                                                                            ;
; Inclk0 signal type            ; Dedicated Pin                                                                 ;
; Inclk1 signal type            ; --                                                                            ;
+-------------------------------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------+
; Name                                                                                      ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                           ;
+-------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------+
; sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 16   ; 25  ; 32.0 MHz         ; 0 (0 ps)    ; 4.50 (390 ps)    ; 50/50      ; C0      ; 10            ; 5/5 Even   ; --            ; 1       ; 0       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
+-------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------+


+--------------------------------------------+
; I/O Assignment Warnings                    ;
+------------+-------------------------------+
; Pin Name   ; Reason                        ;
+------------+-------------------------------+
; cmos_pwdn  ; Incomplete set of assignments ;
; lcd_dclk   ; Incomplete set of assignments ;
; lcd_pwm    ; Incomplete set of assignments ;
; lcd_hs     ; Incomplete set of assignments ;
; lcd_vs     ; Incomplete set of assignments ;
; lcd_de     ; Incomplete set of assignments ;
; lcd_r[0]   ; Incomplete set of assignments ;
; lcd_r[1]   ; Incomplete set of assignments ;
; lcd_r[2]   ; Incomplete set of assignments ;
; lcd_r[3]   ; Incomplete set of assignments ;
; lcd_r[4]   ; Incomplete set of assignments ;
; lcd_r[5]   ; Incomplete set of assignments ;
; lcd_r[6]   ; Incomplete set of assignments ;
; lcd_r[7]   ; Incomplete set of assignments ;
; lcd_g[0]   ; Incomplete set of assignments ;
; lcd_g[1]   ; Incomplete set of assignments ;
; lcd_g[2]   ; Incomplete set of assignments ;
; lcd_g[3]   ; Incomplete set of assignments ;
; lcd_g[4]   ; Incomplete set of assignments ;
; lcd_g[5]   ; Incomplete set of assignments ;
; lcd_g[6]   ; Incomplete set of assignments ;
; lcd_g[7]   ; Incomplete set of assignments ;
; lcd_b[0]   ; Incomplete set of assignments ;
; lcd_b[1]   ; Incomplete set of assignments ;
; lcd_b[2]   ; Incomplete set of assignments ;
; lcd_b[3]   ; Incomplete set of assignments ;
; lcd_b[4]   ; Incomplete set of assignments ;
; lcd_b[5]   ; Incomplete set of assignments ;
; lcd_b[6]   ; Incomplete set of assignments ;
; lcd_b[7]   ; Incomplete set of assignments ;
; cmos_scl   ; Incomplete set of assignments ;
; cmos_sda   ; Incomplete set of assignments ;
; clk        ; Incomplete set of assignments ;
; cmos_pclk  ; Incomplete set of assignments ;
; cmos_href  ; Incomplete set of assignments ;
; rst_n      ; Incomplete set of assignments ;
; cmos_vsync ; Incomplete set of assignments ;
; cmos_db[0] ; Incomplete set of assignments ;
; cmos_db[1] ; Incomplete set of assignments ;
; cmos_db[2] ; Incomplete set of assignments ;
; cmos_db[3] ; Incomplete set of assignments ;
; cmos_db[4] ; Incomplete set of assignments ;
; cmos_db[5] ; Incomplete set of assignments ;
; cmos_db[6] ; Incomplete set of assignments ;
; cmos_db[7] ; Incomplete set of assignments ;
+------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                   ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                       ; Entity Name       ; Library Name ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |top                                         ; 361 (0)     ; 205 (0)                   ; 0 (0)         ; 268336      ; 35   ; 0            ; 0       ; 0         ; 45   ; 0            ; 156 (0)      ; 42 (0)            ; 163 (0)          ; |top                                                                                                                                                                      ; top               ; work         ;
;    |cmos_8_16bit:cmos_8_16bit_m0|            ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 2 (2)            ; |top|cmos_8_16bit:cmos_8_16bit_m0                                                                                                                                         ; cmos_8_16bit      ; work         ;
;    |iic_ctrl:iic_ctrl_m0|                    ; 180 (82)    ; 85 (48)                   ; 0 (0)         ; 6192        ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 95 (34)      ; 0 (0)             ; 85 (48)          ; |top|iic_ctrl:iic_ctrl_m0                                                                                                                                                 ; iic_ctrl          ; work         ;
;       |altsyncram:init_cmd_rtl_0|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0                                                                                                                       ; altsyncram        ; work         ;
;          |altsyncram_mf71:auto_generated|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated                                                                                        ; altsyncram_mf71   ; work         ;
;       |altsyncram:init_cmd_rtl_1|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1                                                                                                                       ; altsyncram        ; work         ;
;          |altsyncram_mf71:auto_generated|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated                                                                                        ; altsyncram_mf71   ; work         ;
;       |iic_master:iic_master_m0|             ; 98 (86)     ; 37 (32)                   ; 0 (0)         ; 48          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (54)      ; 0 (0)             ; 37 (32)          ; |top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0                                                                                                                        ; iic_master        ; work         ;
;          |altshift_taps:sda_out_r_rtl_0|     ; 12 (0)      ; 5 (0)                     ; 0 (0)         ; 48          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 5 (0)            ; |top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0                                                                                          ; altshift_taps     ; work         ;
;             |shift_taps_c6m:auto_generated|  ; 12 (0)      ; 5 (0)                     ; 0 (0)         ; 48          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 5 (0)            ; |top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0|shift_taps_c6m:auto_generated                                                            ; shift_taps_c6m    ; work         ;
;                |altsyncram_4e81:altsyncram2| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 48          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0|shift_taps_c6m:auto_generated|altsyncram_4e81:altsyncram2                                ; altsyncram_4e81   ; work         ;
;                |cntr_sqf:cntr1|              ; 12 (11)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (6)        ; 0 (0)             ; 5 (5)            ; |top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0|shift_taps_c6m:auto_generated|cntr_sqf:cntr1                                             ; cntr_sqf          ; work         ;
;                   |cmpr_rgc:cmpr4|           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0|shift_taps_c6m:auto_generated|cntr_sqf:cntr1|cmpr_rgc:cmpr4                              ; cmpr_rgc          ; work         ;
;    |sys_pll:sys_pll_m0|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|sys_pll:sys_pll_m0                                                                                                                                                   ; sys_pll           ; work         ;
;       |altpll:altpll_component|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|sys_pll:sys_pll_m0|altpll:altpll_component                                                                                                                           ; altpll            ; work         ;
;          |sys_pll_altpll:auto_generated|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated                                                                                             ; sys_pll_altpll    ; work         ;
;    |video_timing_data:video_timing_data_m0|  ; 155 (6)     ; 94 (6)                    ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (0)       ; 18 (4)            ; 76 (1)           ; |top|video_timing_data:video_timing_data_m0                                                                                                                               ; video_timing_data ; work         ;
;       |rgb_timing:rgb_timing_m0|             ; 54 (54)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 29 (29)          ; |top|video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0                                                                                                      ; rgb_timing        ; work         ;
;       |video_fifo:video_fifo_m0|             ; 96 (0)      ; 60 (0)                    ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (0)       ; 14 (0)            ; 46 (0)           ; |top|video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0                                                                                                      ; video_fifo        ; work         ;
;          |dcfifo:dcfifo_component|           ; 96 (0)      ; 60 (0)                    ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (0)       ; 14 (0)            ; 46 (0)           ; |top|video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component                                                                              ; dcfifo            ; work         ;
;             |dcfifo_9fo1:auto_generated|     ; 96 (15)     ; 60 (15)                   ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (0)       ; 14 (12)           ; 46 (1)           ; |top|video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated                                                   ; dcfifo_9fo1       ; work         ;
;                |a_graycounter_6lc:wrptr_g1p| ; 29 (29)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 20 (20)          ; |top|video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p                       ; a_graycounter_6lc ; work         ;
;                |a_graycounter_a77:rdptr_g1p| ; 32 (32)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 21 (21)          ; |top|video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_a77:rdptr_g1p                       ; a_graycounter_a77 ; work         ;
;                |altsyncram_du81:fifo_ram|    ; 21 (3)      ; 3 (3)                     ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 1 (1)             ; 4 (2)            ; |top|video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram                          ; altsyncram_du81   ; work         ;
;                   |decode_a87:wren_decode_a| ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|decode_a87:wren_decode_a ; decode_a87        ; work         ;
;                   |mux_948:mux5|             ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; |top|video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|mux_948:mux5             ; mux_948           ; work         ;
;                |dffpipe_3dc:rdaclr|          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |top|video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|dffpipe_3dc:rdaclr                                ; dffpipe_3dc       ; work         ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                        ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; Name       ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; cmos_pwdn  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_dclk   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_pwm    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_hs     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_vs     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_de     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_r[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_r[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_r[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_r[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_r[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_r[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_r[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_r[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_g[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_g[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_g[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_g[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_g[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_g[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_g[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_g[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_b[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_b[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_b[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_b[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_b[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_b[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_b[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_b[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cmos_scl   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; cmos_sda   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; clk        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; cmos_pclk  ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; cmos_href  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; rst_n      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cmos_vsync ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cmos_db[0] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_db[1] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_db[2] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_db[3] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_db[4] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_db[5] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cmos_db[6] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_db[7] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
+------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                   ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; cmos_scl                                                                                                                                                              ;                   ;         ;
; cmos_sda                                                                                                                                                              ;                   ;         ;
; clk                                                                                                                                                                   ;                   ;         ;
; cmos_pclk                                                                                                                                                             ;                   ;         ;
;      - cmos_8_16bit:cmos_8_16bit_m0|de_o                                                                                                                              ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|wrptr_g[14]                                 ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|wrptr_g[13]                                 ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a0       ; 0                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a1       ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a2       ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a3       ; 0                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a4       ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a5       ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a6       ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a7       ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a8       ; 0                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a9       ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a10      ; 0                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a11      ; 0                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a12      ; 0                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a13      ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a14      ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a15      ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a16      ; 0                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a17      ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a18      ; 0                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a19      ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a20      ; 0                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a21      ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a22      ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a23      ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a24      ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a25      ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a26      ; 0                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a27      ; 0                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a28      ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a29      ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a30      ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a31      ; 1                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[0]                                                                                                                        ; 0                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|wrptr_g[0]                                  ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|wrptr_g[1]                                  ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|wrptr_g[2]                                  ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|wrptr_g[3]                                  ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|wrptr_g[4]                                  ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|wrptr_g[5]                                  ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|wrptr_g[6]                                  ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|wrptr_g[7]                                  ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|wrptr_g[8]                                  ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|wrptr_g[9]                                  ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|wrptr_g[10]                                 ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|wrptr_g[11]                                 ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|wrptr_g[12]                                 ; 1                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[1]                                                                                                                        ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[2]                                                                                                                        ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[3]                                                                                                                        ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[4]                                                                                                                        ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[5]                                                                                                                        ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[6]                                                                                                                        ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[7]                                                                                                                        ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[8]                                                                                                                        ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[9]                                                                                                                        ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[10]                                                                                                                       ; 1                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[11]                                                                                                                       ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[12]                                                                                                                       ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[13]                                                                                                                       ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[14]                                                                                                                       ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[15]                                                                                                                       ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|x_cnt                                                                                                                             ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter6a14     ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter6a13     ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter6a0      ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter6a1      ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter6a2      ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter6a3      ; 0                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter6a4      ; 0                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter6a5      ; 0                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter6a6      ; 0                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter6a7      ; 0                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter6a8      ; 0                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter6a9      ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter6a10     ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter6a11     ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter6a12     ; 1                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[0]                                                                                                                     ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[1]                                                                                                                     ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[2]                                                                                                                     ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[3]                                                                                                                     ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[4]                                                                                                                     ; 1                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[5]                                                                                                                     ; 1                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[6]                                                                                                                     ; 1                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[7]                                                                                                                     ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|parity7         ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|sub_parity8a[3] ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|sub_parity8a[2] ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|sub_parity8a[1] ; 1                 ; 0       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|sub_parity8a[0] ; 1                 ; 0       ;
; cmos_href                                                                                                                                                             ;                   ;         ;
;      - cmos_8_16bit:cmos_8_16bit_m0|always4~0                                                                                                                         ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|x_cnt~0                                                                                                                           ; 1                 ; 6       ;
; rst_n                                                                                                                                                                 ;                   ;         ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[0]                                                                                                                        ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[1]                                                                                                                        ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[2]                                                                                                                        ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[3]                                                                                                                        ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[4]                                                                                                                        ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[5]                                                                                                                        ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[6]                                                                                                                        ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[7]                                                                                                                        ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[8]                                                                                                                        ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[9]                                                                                                                        ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[10]                                                                                                                       ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[11]                                                                                                                       ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[12]                                                                                                                       ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[13]                                                                                                                       ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[14]                                                                                                                       ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[15]                                                                                                                       ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|de_o                                                                                                                              ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|x_cnt                                                                                                                             ; 1                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|send_en                                                                                                                                   ; 1                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|send_cnt[8]                                                                                                                               ; 1                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|send_cnt[10]                                                                                                                              ; 1                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|send_cnt[9]                                                                                                                               ; 1                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|send_cnt[7]                                                                                                                               ; 1                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|send_cnt[6]                                                                                                                               ; 1                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|send_cnt[5]                                                                                                                               ; 1                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|send_cnt[4]                                                                                                                               ; 1                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|send_cnt[3]                                                                                                                               ; 1                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|send_cnt[2]                                                                                                                               ; 1                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|send_cnt[1]                                                                                                                               ; 1                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|send_cnt[0]                                                                                                                               ; 1                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|state_main[0]                                                                                                                             ; 1                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|state_main[2]                                                                                                                             ; 1                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|state_main[1]                                                                                                                             ; 1                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|clk_delay[0]~1                                                                                                                            ; 1                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|send_addr[0]~0                                                                                                                            ; 1                 ; 6       ;
; cmos_vsync                                                                                                                                                            ;                   ;         ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|wrptr_g[14]                                 ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|wrptr_g[13]                                 ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|wrptr_g[12]                                 ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|wrptr_g[11]                                 ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|wrptr_g[10]                                 ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|wrptr_g[9]                                  ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|wrptr_g[8]                                  ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|wrptr_g[7]                                  ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|wrptr_g[6]                                  ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|wrptr_g[5]                                  ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|wrptr_g[4]                                  ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|wrptr_g[3]                                  ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|wrptr_g[2]                                  ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|wrptr_g[1]                                  ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|wrptr_g[0]                                  ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]               ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter6a14     ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter6a13     ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0]               ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter6a0      ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter6a1      ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter6a2      ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter6a3      ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter6a4      ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter6a5      ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter6a6      ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter6a7      ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter6a8      ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter6a9      ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter6a10     ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter6a11     ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter6a12     ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|parity7         ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|Selector2~0                                                                                                             ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|sub_parity8a[3] ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|sub_parity8a[2] ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|sub_parity8a[1] ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_6lc:wrptr_g1p|sub_parity8a[0] ; 1                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|vs_in_r~feeder                                                                                                          ; 1                 ; 6       ;
; cmos_db[0]                                                                                                                                                            ;                   ;         ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[0]                                                                                                                        ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[0]                                                                                                                     ; 0                 ; 6       ;
; cmos_db[1]                                                                                                                                                            ;                   ;         ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[1]~feeder                                                                                                                 ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[1]~feeder                                                                                                              ; 0                 ; 6       ;
; cmos_db[2]                                                                                                                                                            ;                   ;         ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[2]                                                                                                                        ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[2]~feeder                                                                                                              ; 0                 ; 6       ;
; cmos_db[3]                                                                                                                                                            ;                   ;         ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[3]~feeder                                                                                                                 ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[3]~feeder                                                                                                              ; 0                 ; 6       ;
; cmos_db[4]                                                                                                                                                            ;                   ;         ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[4]                                                                                                                        ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[4]                                                                                                                     ; 0                 ; 6       ;
; cmos_db[5]                                                                                                                                                            ;                   ;         ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[5]~feeder                                                                                                                 ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[5]~feeder                                                                                                              ; 1                 ; 6       ;
; cmos_db[6]                                                                                                                                                            ;                   ;         ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[6]                                                                                                                        ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[6]                                                                                                                     ; 0                 ; 6       ;
; cmos_db[7]                                                                                                                                                            ;                   ;         ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[7]~feeder                                                                                                                 ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[7]~feeder                                                                                                              ; 1                 ; 6       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                            ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; clk                                                                                                                                                                             ; PIN_E1             ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                             ; PIN_E1             ; 66      ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; cmos_8_16bit:cmos_8_16bit_m0|always4~0                                                                                                                                          ; LCCOMB_X8_Y4_N10   ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmos_8_16bit:cmos_8_16bit_m0|de_o                                                                                                                                               ; FF_X8_Y4_N17       ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmos_pclk                                                                                                                                                                       ; PIN_M6             ; 93      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cmos_vsync                                                                                                                                                                      ; PIN_F1             ; 39      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; iic_ctrl:iic_ctrl_m0|clk_delay[0]~1                                                                                                                                             ; LCCOMB_X22_Y11_N4  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0|shift_taps_c6m:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a1                              ; M9K_X27_Y17_N0     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|scl_x2                                                                                                                            ; FF_X1_Y11_N13      ; 23      ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|send_cnt[2]~0                                                                                                                     ; LCCOMB_X26_Y13_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|send_data_r[7]~0                                                                                                                  ; LCCOMB_X26_Y13_N12 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|slave_addr_r[3]~0                                                                                                                 ; LCCOMB_X26_Y13_N24 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|state_main.000                                                                                                                    ; FF_X26_Y13_N5      ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; iic_ctrl:iic_ctrl_m0|send_addr[0]~0                                                                                                                                             ; LCCOMB_X22_Y11_N14 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iic_ctrl:iic_ctrl_m0|send_cnt[0]~0                                                                                                                                              ; LCCOMB_X22_Y11_N20 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rst_n                                                                                                                                                                           ; PIN_N13            ; 35      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                       ; PLL_1              ; 92      ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|Equal2~3                                                                                                        ; LCCOMB_X16_Y21_N6  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_a77:rdptr_g1p|_~0                              ; LCCOMB_X14_Y19_N18 ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|decode_a87:wren_decode_a|eq_node[0] ; LCCOMB_X22_Y9_N16  ; 16      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|decode_a87:wren_decode_a|eq_node[1] ; LCCOMB_X22_Y9_N10  ; 16      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                ; FF_X14_Y19_N25     ; 55      ; Async. clear, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; video_timing_data:video_timing_data_m0|video_rst                                                                                                                                ; FF_X16_Y21_N19     ; 28      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                      ; Location      ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk                                                                                       ; PIN_E1        ; 66      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|scl_x2                                      ; FF_X1_Y11_N13 ; 23      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1         ; 92      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
+-------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                   ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                   ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ALTSYNCRAM                                                               ; AUTO ; ROM              ; Dual Clocks  ; 256          ; 24           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 6144   ; 256                         ; 16                          ; --                          ; --                          ; 4096                ; 1    ; db/top.ram0_iic_ctrl_8c8f63b3.hdl.mif ; M9K_X27_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ALTSYNCRAM                                                               ; AUTO ; ROM              ; Dual Clocks  ; 256          ; 24           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 6144   ; 256                         ; 8                           ; --                          ; --                          ; 2048                ; 1    ; db/top.ram0_iic_ctrl_8c8f63b3.hdl.mif ; M9K_X27_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0|shift_taps_c6m:auto_generated|altsyncram_4e81:altsyncram2|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Single Clock ; 24           ; 2            ; 24           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 48     ; 24                          ; 2                           ; 24                          ; 2                           ; 48                  ; 1    ; None                                  ; M9K_X27_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Dual Clocks  ; 16384        ; 16           ; 16384        ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 262144 ; 16384                       ; 16                          ; 16384                       ; 16                          ; 262144              ; 32   ; None                                  ; M9K_X15_Y14_N0, M9K_X15_Y11_N0, M9K_X15_Y12_N0, M9K_X15_Y13_N0, M9K_X15_Y10_N0, M9K_X15_Y8_N0, M9K_X27_Y9_N0, M9K_X27_Y10_N0, M9K_X27_Y5_N0, M9K_X27_Y7_N0, M9K_X27_Y2_N0, M9K_X27_Y1_N0, M9K_X15_Y4_N0, M9K_X15_Y5_N0, M9K_X27_Y8_N0, M9K_X27_Y6_N0, M9K_X27_Y12_N0, M9K_X27_Y16_N0, M9K_X27_Y4_N0, M9K_X27_Y3_N0, M9K_X27_Y14_N0, M9K_X15_Y17_N0, M9K_X15_Y15_N0, M9K_X15_Y18_N0, M9K_X15_Y2_N0, M9K_X15_Y1_N0, M9K_X15_Y16_N0, M9K_X15_Y19_N0, M9K_X15_Y6_N0, M9K_X15_Y3_N0, M9K_X15_Y9_N0, M9K_X15_Y7_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ALTSYNCRAM                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000000010001) (21) (17) (11)    ;(000000000000000010000010) (202) (130) (82)   ;(000000000000000001000010) (102) (66) (42)   ;(000000000000000000000011) (3) (3) (03)   ;(000000000000000011111111) (377) (255) (FF)   ;(000000000000000011111111) (377) (255) (FF)   ;(000000000000000000011010) (32) (26) (1A)   ;(000000000000000000010011) (23) (19) (13)   ;
;8;(000000000000000000000001) (1) (1) (01)    ;(000000000000000000110110) (66) (54) (36)   ;(000000000000000000001110) (16) (14) (0E)   ;(000000000000000011100010) (342) (226) (E2)   ;(000000000000000000010010) (22) (18) (12)   ;(000000000000000011100000) (340) (224) (E0)   ;(000000000000000010100000) (240) (160) (A0)   ;(000000000000000001011010) (132) (90) (5A)   ;
;16;(000000000000000001111000) (170) (120) (78)    ;(000000000000000000000001) (1) (1) (01)   ;(000000000000000001100000) (140) (96) (60)   ;(000000000000000000011010) (32) (26) (1A)   ;(000000000000000000000010) (2) (2) (02)   ;(000000000000000000010000) (20) (16) (10)   ;(000000000000000000001010) (12) (10) (0A)   ;(000000000000000000010010) (22) (18) (12)   ;
;24;(000000000000000000001000) (10) (8) (08)    ;(000000000000000000110011) (63) (51) (33)   ;(000000000000000001100000) (140) (96) (60)   ;(000000000000000001010010) (122) (82) (52)   ;(000000000000000000100000) (40) (32) (20)   ;(000000000000000001010000) (120) (80) (50)   ;(000000000000000001000011) (103) (67) (43)   ;(000000000000000000000000) (0) (0) (00)   ;
;32;(000000000000000011111000) (370) (248) (F8)    ;(000000000000000000010011) (23) (19) (13)   ;(000000000000000000000011) (3) (3) (03)   ;(000000000000000001000000) (100) (64) (40)   ;(000000000000000000000001) (1) (1) (01)   ;(000000000000000000110100) (64) (52) (34)   ;(000000000000000000101000) (50) (40) (28)   ;(000000000000000010011000) (230) (152) (98)   ;
;40;(000000000000000000000000) (0) (0) (00)    ;(000000000000000000001000) (10) (8) (08)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000011100) (34) (28) (1C)   ;(000000000000000010011100) (234) (156) (9C)   ;(000000000000000001000000) (100) (64) (40)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000010000) (20) (16) (10)   ;
;48;(000000000000000000000000) (0) (0) (00)    ;(000000000000000001100100) (144) (100) (64)   ;(000000000000000000000010) (2) (2) (02)   ;(000000000000000000011010) (32) (26) (1A)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000011111111) (377) (255) (FF)   ;(000000000000000001011000) (130) (88) (58)   ;(000000000000000000000000) (0) (0) (00)   ;
;56;(000000000000000001100000) (140) (96) (60)    ;(000000000000000000000001) (1) (1) (01)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000010100111) (247) (167) (A7)   ;(000000000000000000110000) (60) (48) (30)   ;(000000000000000000101000) (50) (40) (28)   ;(000000000000000000110000) (60) (48) (30)   ;(000000000000000000100110) (46) (38) (26)   ;
;64;(000000000000000001100000) (140) (96) (60)    ;(000000000000000000010100) (24) (20) (14)   ;(000000000000000000100011) (43) (35) (23)   ;(000000000000000000010100) (24) (20) (14)   ;(000000000000000000001111) (17) (15) (0F)   ;(000000000000000000001111) (17) (15) (0F)   ;(000000000000000000010010) (22) (18) (12)   ;(000000000000000000100110) (46) (38) (26)   ;
;72;(000000000000000000001100) (14) (12) (0C)    ;(000000000000000000001000) (10) (8) (08)   ;(000000000000000000000101) (5) (5) (05)   ;(000000000000000000000101) (5) (5) (05)   ;(000000000000000000001000) (10) (8) (08)   ;(000000000000000000001101) (15) (13) (0D)   ;(000000000000000000001000) (10) (8) (08)   ;(000000000000000000000011) (3) (3) (03)   ;
;80;(000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000011) (3) (3) (03)   ;(000000000000000000001001) (11) (9) (09)   ;(000000000000000000000111) (7) (7) (07)   ;(000000000000000000000011) (3) (3) (03)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000001) (1) (1) (01)   ;
;88;(000000000000000000000011) (3) (3) (03)    ;(000000000000000000001000) (10) (8) (08)   ;(000000000000000000001101) (15) (13) (0D)   ;(000000000000000000001000) (10) (8) (08)   ;(000000000000000000000101) (5) (5) (05)   ;(000000000000000000000110) (6) (6) (06)   ;(000000000000000000001000) (10) (8) (08)   ;(000000000000000000001110) (16) (14) (0E)   ;
;96;(000000000000000000101001) (51) (41) (29)    ;(000000000000000000010111) (27) (23) (17)   ;(000000000000000000010001) (21) (17) (11)   ;(000000000000000000010001) (21) (17) (11)   ;(000000000000000000010101) (25) (21) (15)   ;(000000000000000000101000) (50) (40) (28)   ;(000000000000000001000110) (106) (70) (46)   ;(000000000000000000100110) (46) (38) (26)   ;
;104;(000000000000000000001000) (10) (8) (08)    ;(000000000000000000100110) (46) (38) (26)   ;(000000000000000001100100) (144) (100) (64)   ;(000000000000000000100110) (46) (38) (26)   ;(000000000000000000100100) (44) (36) (24)   ;(000000000000000000100010) (42) (34) (22)   ;(000000000000000000100100) (44) (36) (24)   ;(000000000000000000100100) (44) (36) (24)   ;
;112;(000000000000000000000110) (6) (6) (06)    ;(000000000000000000100010) (42) (34) (22)   ;(000000000000000001000000) (100) (64) (40)   ;(000000000000000001000010) (102) (66) (42)   ;(000000000000000000100100) (44) (36) (24)   ;(000000000000000000100110) (46) (38) (26)   ;(000000000000000000100100) (44) (36) (24)   ;(000000000000000000100010) (42) (34) (22)   ;
;120;(000000000000000000100010) (42) (34) (22)    ;(000000000000000000100110) (46) (38) (26)   ;(000000000000000001000100) (104) (68) (44)   ;(000000000000000000100100) (44) (36) (24)   ;(000000000000000000100110) (46) (38) (26)   ;(000000000000000000101000) (50) (40) (28)   ;(000000000000000001000010) (102) (66) (42)   ;(000000000000000011001110) (316) (206) (CE)   ;
;128;(000000000000000011111111) (377) (255) (FF)    ;(000000000000000011110010) (362) (242) (F2)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000010100) (24) (20) (14)   ;(000000000000000000100101) (45) (37) (25)   ;(000000000000000000100100) (44) (36) (24)   ;(000000000000000000001001) (11) (9) (09)   ;(000000000000000000001001) (11) (9) (09)   ;
;136;(000000000000000000001001) (11) (9) (09)    ;(000000000000000001110101) (165) (117) (75)   ;(000000000000000001010100) (124) (84) (54)   ;(000000000000000011100000) (340) (224) (E0)   ;(000000000000000010110010) (262) (178) (B2)   ;(000000000000000001000010) (102) (66) (42)   ;(000000000000000000111101) (75) (61) (3D)   ;(000000000000000001010110) (126) (86) (56)   ;
;144;(000000000000000001000110) (106) (70) (46)    ;(000000000000000011111000) (370) (248) (F8)   ;(000000000000000000000100) (4) (4) (04)   ;(000000000000000001110000) (160) (112) (70)   ;(000000000000000011110000) (360) (240) (F0)   ;(000000000000000011110000) (360) (240) (F0)   ;(000000000000000000000011) (3) (3) (03)   ;(000000000000000000000001) (1) (1) (01)   ;
;152;(000000000000000000000100) (4) (4) (04)    ;(000000000000000000010010) (22) (18) (12)   ;(000000000000000000000100) (4) (4) (04)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000110) (6) (6) (06)   ;(000000000000000010000010) (202) (130) (82)   ;(000000000000000000111000) (70) (56) (38)   ;(000000000000000000000001) (1) (1) (01)   ;
;160;(000000000000000000001000) (10) (8) (08)    ;(000000000000000000010100) (24) (20) (14)   ;(000000000000000000101000) (50) (40) (28)   ;(000000000000000001010001) (121) (81) (51)   ;(000000000000000001100101) (145) (101) (65)   ;(000000000000000001110001) (161) (113) (71)   ;(000000000000000001111101) (175) (125) (7D)   ;(000000000000000010000111) (207) (135) (87)   ;
;168;(000000000000000010010001) (221) (145) (91)    ;(000000000000000010011010) (232) (154) (9A)   ;(000000000000000010101010) (252) (170) (AA)   ;(000000000000000010111000) (270) (184) (B8)   ;(000000000000000011001101) (315) (205) (CD)   ;(000000000000000011011101) (335) (221) (DD)   ;(000000000000000011101010) (352) (234) (EA)   ;(000000000000000000011101) (35) (29) (1D)   ;
;176;(000000000000000000011110) (36) (30) (1E)    ;(000000000000000001011011) (133) (91) (5B)   ;(000000000000000000001000) (10) (8) (08)   ;(000000000000000000001010) (12) (10) (0A)   ;(000000000000000001111110) (176) (126) (7E)   ;(000000000000000010001000) (210) (136) (88)   ;(000000000000000001111100) (174) (124) (7C)   ;(000000000000000001101100) (154) (108) (6C)   ;
;184;(000000000000000000010000) (20) (16) (10)    ;(000000000000000000000001) (1) (1) (01)   ;(000000000000000010011000) (230) (152) (98)   ;(000000000000000000000110) (6) (6) (06)   ;(000000000000000001000000) (100) (64) (40)   ;(000000000000000000010000) (20) (16) (10)   ;(000000000000000000010000) (20) (16) (10)   ;(000000000000000000000000) (0) (0) (00)   ;
;192;(000000000000000011111000) (370) (248) (F8)    ;(000000000000000001000000) (100) (64) (40)   ;(000000000000000000001000) (10) (8) (08)   ;(000000000000000000110000) (60) (48) (30)   ;(000000000000000000010000) (20) (16) (10)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000001000) (10) (8) (08)   ;(000000000000000000110000) (60) (48) (30)   ;
;200;(000000000000000000001000) (10) (8) (08)    ;(000000000000000000010110) (26) (22) (16)   ;(000000000000000000001000) (10) (8) (08)   ;(000000000000000000110000) (60) (48) (30)   ;(000000000000000000000100) (4) (4) (04)   ;(000000000000000000000110) (6) (6) (06)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000010) (2) (2) (02)   ;
;208;(000000000000000000010001) (21) (17) (11)    ;(000000000000000010001100) (214) (140) (8C)   ;(000000000000000000001000) (10) (8) (08)   ;(000000000000000001000111) (107) (71) (47)   ;(000000000000000000000001) (1) (1) (01)   ;(000000000000000000110001) (61) (49) (31)   ;(000000000000000000110001) (61) (49) (31)   ;(000000000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000100) (4) (4) (04)   ;(000000000000000000001010) (12) (10) (0A)   ;(000000000000000000111111) (77) (63) (3F)   ;(000000000000000000000111) (7) (7) (07)   ;(000000000000000010011011) (233) (155) (9B)   ;(000000000000000000000011) (3) (3) (03)   ;
;224;(000000000000000000100000) (40) (32) (20)    ;(000000000000000000000001) (1) (1) (01)   ;(000000000000000011100000) (340) (224) (E0)   ;(000000000000000000000111) (7) (7) (07)   ;(000000000000000001101000) (150) (104) (68)   ;(000000000000000000000011) (3) (3) (03)   ;(000000000000000011011000) (330) (216) (D8)   ;(000000000000000000000110) (6) (6) (06)   ;
;232;(000000000000000000000000) (0) (0) (00)    ;(000000000000000000101001) (51) (41) (29)   ;(000000000000000001010010) (122) (82) (52)   ;(000000000000000000000011) (3) (3) (03)   ;(000000000000000000010111) (27) (23) (17)   ;(000000000000000000010000) (20) (16) (10)   ;(000000000000000000010111) (27) (23) (17)   ;(000000000000000000010000) (20) (16) (10)   ;
;240;(000000000000000000000010) (2) (2) (02)    ;(000000000000000000011100) (34) (28) (1C)   ;(000000000000000011000011) (303) (195) (C3)   ;(000000000000000000000011) (3) (3) (03)   ;(000000000000000000000100) (4) (4) (04)   ;(000000000000000000110101) (65) (53) (35)   ;(000000000000000000100010) (42) (34) (22)   ;(000000000000000000100010) (42) (34) (22)   ;
;248;(000000000000000000000010) (2) (2) (02)    ;(000000000000000010100011) (243) (163) (A3)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000010) (2) (2) (02)   ;(000000000000000000001010) (12) (10) (0A)   ;(000000000000000010000011) (203) (131) (83)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ALTSYNCRAM                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(001100010000001100000000) (14201400) (3212032) (310300)    ;(001100000000100000000000) (14004000) (3147776) (300800)   ;(001100000000100000000000) (14004000) (3147776) (300800)   ;(001100010000001100000000) (14201400) (3212032) (310300)   ;(001100000001011100000000) (14013400) (3151616) (301700)   ;(001100000001100000000000) (14014000) (3151872) (301800)   ;(001100000011010000000000) (14032000) (3159040) (303400)   ;(001100000011011100000000) (14033400) (3159808) (303700)   ;
;8;(001100010000100000000000) (14204000) (3213312) (310800)    ;(001101100011000000000000) (15430000) (3551232) (363000)   ;(001101100011000100000000) (15430400) (3551488) (363100)   ;(001101100011001000000000) (15431000) (3551744) (363200)   ;(001101100011001100000000) (15431400) (3552000) (363300)   ;(001101100010000100000000) (15420400) (3547392) (362100)   ;(001101110000010000000000) (15602000) (3605504) (370400)   ;(001101110000001100000000) (15601400) (3605248) (370300)   ;
;16;(001101110001010100000000) (15612400) (3609856) (371500)    ;(001101110001011100000000) (15613400) (3610368) (371700)   ;(001101110000101100000000) (15605400) (3607296) (370B00)   ;(001101110000010100000000) (15602400) (3605760) (370500)   ;(001110010000010100000000) (16202400) (3736832) (390500)   ;(001110010000011000000000) (16203000) (3737088) (390600)   ;(001110010000000100000000) (16200400) (3735808) (390100)   ;(001101110011000100000000) (15630400) (3617024) (373100)   ;
;24;(001101100000000000000000) (15400000) (3538944) (360000)    ;(001101100000000100000000) (15400400) (3539200) (360100)   ;(001100000010110100000000) (14026400) (3157248) (302D00)   ;(001101100010000000000000) (15420000) (3547136) (362000)   ;(001101110001101100000000) (15615400) (3611392) (371B00)   ;(010001110001110000000000) (21616000) (4660224) (471C00)   ;(001110100001001100000000) (16411400) (3805952) (3A1300)   ;(001110100001100000000000) (16414000) (3807232) (3A1800)   ;
;32;(001110100001100100000000) (16414400) (3807488) (3A1900)    ;(001101100011010100000000) (15432400) (3552512) (363500)   ;(001101100011011000000000) (15433000) (3552768) (363600)   ;(001101100011010000000000) (15432000) (3552256) (363400)   ;(001101100010001000000000) (15421000) (3547648) (362200)   ;(001111000000000100000000) (17000400) (3932416) (3C0100)   ;(001111000000010000000000) (17002000) (3933184) (3C0400)   ;(001111000000010100000000) (17002400) (3933440) (3C0500)   ;
;40;(001111000000011000000000) (17003000) (3933696) (3C0600)    ;(001111000000011100000000) (17003400) (3933952) (3C0700)   ;(001111000000100000000000) (17004000) (3934208) (3C0800)   ;(001111000000100100000000) (17004400) (3934464) (3C0900)   ;(001111000000101000000000) (17005000) (3934720) (3C0A00)   ;(001111000000101100000000) (17005400) (3934976) (3C0B00)   ;(001110000001000000000000) (16010000) (3674112) (381000)   ;(001110000001000100000000) (16010400) (3674368) (381100)   ;
;48;(001110000001001000000000) (16011000) (3674624) (381200)    ;(001101110000100000000000) (15604000) (3606528) (370800)   ;(010000000000000100000000) (20000400) (4194560) (400100)   ;(010000000000010100000000) (20002400) (4195584) (400500)   ;(001100000000000000000000) (14000000) (3145728) (300000)   ;(001100000000010000000000) (14002000) (3146752) (300400)   ;(001100000000111000000000) (14007000) (3149312) (300E00)   ;(001100000010111000000000) (14027000) (3157504) (302E00)   ;
;56;(010000110000000000000000) (20600000) (4390912) (430000)    ;(010100000001111100000000) (24017400) (5250816) (501F00)   ;(010001000000111000000000) (21007000) (4460032) (440E00)   ;(010100000000000000000000) (24000000) (5242880) (500000)   ;(001110100000111100000000) (16407400) (3804928) (3A0F00)   ;(001110100001000000000000) (16410000) (3805184) (3A1000)   ;(001110100001101100000000) (16415400) (3808000) (3A1B00)   ;(001110100001111000000000) (16417000) (3808768) (3A1E00)   ;
;64;(001110100001000100000000) (16410400) (3805440) (3A1100)    ;(001110100001111100000000) (16417400) (3809024) (3A1F00)   ;(010110000000000000000000) (26000000) (5767168) (580000)   ;(010110000000000100000000) (26000400) (5767424) (580100)   ;(010110000000001000000000) (26001000) (5767680) (580200)   ;(010110000000001100000000) (26001400) (5767936) (580300)   ;(010110000000010000000000) (26002000) (5768192) (580400)   ;(010110000000010100000000) (26002400) (5768448) (580500)   ;
;72;(010110000000011000000000) (26003000) (5768704) (580600)    ;(010110000000011100000000) (26003400) (5768960) (580700)   ;(010110000000100000000000) (26004000) (5769216) (580800)   ;(010110000000100100000000) (26004400) (5769472) (580900)   ;(010110000000101000000000) (26005000) (5769728) (580A00)   ;(010110000000101100000000) (26005400) (5769984) (580B00)   ;(010110000000110000000000) (26006000) (5770240) (580C00)   ;(010110000000110100000000) (26006400) (5770496) (580D00)   ;
;80;(010110000000111000000000) (26007000) (5770752) (580E00)    ;(010110000000111100000000) (26007400) (5771008) (580F00)   ;(010110000001000000000000) (26010000) (5771264) (581000)   ;(010110000001000100000000) (26010400) (5771520) (581100)   ;(010110000001001000000000) (26011000) (5771776) (581200)   ;(010110000001001100000000) (26011400) (5772032) (581300)   ;(010110000001010000000000) (26012000) (5772288) (581400)   ;(010110000001010100000000) (26012400) (5772544) (581500)   ;
;88;(010110000001011000000000) (26013000) (5772800) (581600)    ;(010110000001011100000000) (26013400) (5773056) (581700)   ;(010110000001100000000000) (26014000) (5773312) (581800)   ;(010110000001100100000000) (26014400) (5773568) (581900)   ;(010110000001101000000000) (26015000) (5773824) (581A00)   ;(010110000001101100000000) (26015400) (5774080) (581B00)   ;(010110000001110000000000) (26016000) (5774336) (581C00)   ;(010110000001110100000000) (26016400) (5774592) (581D00)   ;
;96;(010110000001111000000000) (26017000) (5774848) (581E00)    ;(010110000001111100000000) (26017400) (5775104) (581F00)   ;(010110000010000000000000) (26020000) (5775360) (582000)   ;(010110000010000100000000) (26020400) (5775616) (582100)   ;(010110000010001000000000) (26021000) (5775872) (582200)   ;(010110000010001100000000) (26021400) (5776128) (582300)   ;(010110000010010000000000) (26022000) (5776384) (582400)   ;(010110000010010100000000) (26022400) (5776640) (582500)   ;
;104;(010110000010011000000000) (26023000) (5776896) (582600)    ;(010110000010011100000000) (26023400) (5777152) (582700)   ;(010110000010100000000000) (26024000) (5777408) (582800)   ;(010110000010100100000000) (26024400) (5777664) (582900)   ;(010110000010101000000000) (26025000) (5777920) (582A00)   ;(010110000010101100000000) (26025400) (5778176) (582B00)   ;(010110000010110000000000) (26026000) (5778432) (582C00)   ;(010110000010110100000000) (26026400) (5778688) (582D00)   ;
;112;(010110000010111000000000) (26027000) (5778944) (582E00)    ;(010110000010111100000000) (26027400) (5779200) (582F00)   ;(010110000011000000000000) (26030000) (5779456) (583000)   ;(010110000011000100000000) (26030400) (5779712) (583100)   ;(010110000011001000000000) (26031000) (5779968) (583200)   ;(010110000011001100000000) (26031400) (5780224) (583300)   ;(010110000011010000000000) (26032000) (5780480) (583400)   ;(010110000011010100000000) (26032400) (5780736) (583500)   ;
;120;(010110000011011000000000) (26033000) (5780992) (583600)    ;(010110000011011100000000) (26033400) (5781248) (583700)   ;(010110000011100000000000) (26034000) (5781504) (583800)   ;(010110000011100100000000) (26034400) (5781760) (583900)   ;(010110000011101000000000) (26035000) (5782016) (583A00)   ;(010110000011101100000000) (26035400) (5782272) (583B00)   ;(010110000011110000000000) (26036000) (5782528) (583C00)   ;(010110000011110100000000) (26036400) (5782784) (583D00)   ;
;128;(010100011000000000000000) (24300000) (5341184) (518000)    ;(010100011000000100000000) (24300400) (5341440) (518100)   ;(010100011000001000000000) (24301000) (5341696) (518200)   ;(010100011000001100000000) (24301400) (5341952) (518300)   ;(010100011000010000000000) (24302000) (5342208) (518400)   ;(010100011000010100000000) (24302400) (5342464) (518500)   ;(010100011000011000000000) (24303000) (5342720) (518600)   ;(010100011000011100000000) (24303400) (5342976) (518700)   ;
;136;(010100011000100000000000) (24304000) (5343232) (518800)    ;(010100011000100100000000) (24304400) (5343488) (518900)   ;(010100011000101000000000) (24305000) (5343744) (518A00)   ;(010100011000101100000000) (24305400) (5344000) (518B00)   ;(010100011000110000000000) (24306000) (5344256) (518C00)   ;(010100011000110100000000) (24306400) (5344512) (518D00)   ;(010100011000111000000000) (24307000) (5344768) (518E00)   ;(010100011000111100000000) (24307400) (5345024) (518F00)   ;
;144;(010100011001000000000000) (24310000) (5345280) (519000)    ;(010100011001000100000000) (24310400) (5345536) (519100)   ;(010100011001001000000000) (24311000) (5345792) (519200)   ;(010100011001001100000000) (24311400) (5346048) (519300)   ;(010100011001010000000000) (24312000) (5346304) (519400)   ;(010100011001010100000000) (24312400) (5346560) (519500)   ;(010100011001011000000000) (24313000) (5346816) (519600)   ;(010100011001011100000000) (24313400) (5347072) (519700)   ;
;152;(010100011001100000000000) (24314000) (5347328) (519800)    ;(010100011001100100000000) (24314400) (5347584) (519900)   ;(010100011001101000000000) (24315000) (5347840) (519A00)   ;(010100011001101100000000) (24315400) (5348096) (519B00)   ;(010100011001110000000000) (24316000) (5348352) (519C00)   ;(010100011001110100000000) (24316400) (5348608) (519D00)   ;(010100011001111000000000) (24317000) (5348864) (519E00)   ;(010101001000000000000000) (25100000) (5537792) (548000)   ;
;160;(010101001000000100000000) (25100400) (5538048) (548100)    ;(010101001000001000000000) (25101000) (5538304) (548200)   ;(010101001000001100000000) (25101400) (5538560) (548300)   ;(010101001000010000000000) (25102000) (5538816) (548400)   ;(010101001000010100000000) (25102400) (5539072) (548500)   ;(010101001000011000000000) (25103000) (5539328) (548600)   ;(010101001000011100000000) (25103400) (5539584) (548700)   ;(010101001000100000000000) (25104000) (5539840) (548800)   ;
;168;(010101001000100100000000) (25104400) (5540096) (548900)    ;(010101001000101000000000) (25105000) (5540352) (548A00)   ;(010101001000101100000000) (25105400) (5540608) (548B00)   ;(010101001000110000000000) (25106000) (5540864) (548C00)   ;(010101001000110100000000) (25106400) (5541120) (548D00)   ;(010101001000111000000000) (25107000) (5541376) (548E00)   ;(010101001000111100000000) (25107400) (5541632) (548F00)   ;(010101001001000000000000) (25110000) (5541888) (549000)   ;
;176;(010100111000000100000000) (24700400) (5472512) (538100)    ;(010100111000001000000000) (24701000) (5472768) (538200)   ;(010100111000001100000000) (24701400) (5473024) (538300)   ;(010100111000010000000000) (24702000) (5473280) (538400)   ;(010100111000010100000000) (24702400) (5473536) (538500)   ;(010100111000011000000000) (24703000) (5473792) (538600)   ;(010100111000011100000000) (24703400) (5474048) (538700)   ;(010100111000100000000000) (24704000) (5474304) (538800)   ;
;184;(010100111000100100000000) (24704400) (5474560) (538900)    ;(010100111000101000000000) (24705000) (5474816) (538A00)   ;(010100111000101100000000) (24705400) (5475072) (538B00)   ;(010101011000000000000000) (25300000) (5603328) (558000)   ;(010101011000001100000000) (25301400) (5604096) (558300)   ;(010101011000010000000000) (25302000) (5604352) (558400)   ;(010101011000100100000000) (25304400) (5605632) (558900)   ;(010101011000101000000000) (25305000) (5605888) (558A00)   ;
;192;(010101011000101100000000) (25305400) (5606144) (558B00)    ;(010100000001110100000000) (24016400) (5250304) (501D00)   ;(010100110000000000000000) (24600000) (5439488) (530000)   ;(010100110000000100000000) (24600400) (5439744) (530100)   ;(010100110000001000000000) (24601000) (5440000) (530200)   ;(010100110000001100000000) (24601400) (5440256) (530300)   ;(010100110000010000000000) (24602000) (5440512) (530400)   ;(010100110000010100000000) (24602400) (5440768) (530500)   ;
;200;(010100110000011000000000) (24603000) (5441024) (530600)    ;(010100110000011100000000) (24603400) (5441280) (530700)   ;(010100110000100100000000) (24604400) (5441792) (530900)   ;(010100110000101000000000) (24605000) (5442048) (530A00)   ;(010100110000101100000000) (24605400) (5442304) (530B00)   ;(010100110000110000000000) (24606000) (5442560) (530C00)   ;(010100000010010100000000) (24022400) (5252352) (502500)   ;(001100000000100000000000) (14004000) (3147776) (300800)   ;
;208;(001100000011010100000000) (14032400) (3159296) (303500)    ;(001100000011011000000000) (14033000) (3159552) (303600)   ;(001111000000011100000000) (17003400) (3933952) (3C0700)   ;(001110000010000000000000) (16020000) (3678208) (382000)   ;(001110000010000100000000) (16020400) (3678464) (382100)   ;(001110000001010000000000) (16012000) (3675136) (381400)   ;(001110000001010100000000) (16012400) (3675392) (381500)   ;(001110000000000000000000) (16000000) (3670016) (380000)   ;
;216;(001110000000000100000000) (16000400) (3670272) (380100)    ;(001110000000001000000000) (16001000) (3670528) (380200)   ;(001110000000001100000000) (16001400) (3670784) (380300)   ;(001110000000010000000000) (16002000) (3671040) (380400)   ;(001110000000010100000000) (16002400) (3671296) (380500)   ;(001110000000011000000000) (16003000) (3671552) (380600)   ;(001110000000011100000000) (16003400) (3671808) (380700)   ;(001110000000100000000000) (16004000) (3672064) (380800)   ;
;224;(001110000000100100000000) (16004400) (3672320) (380900)    ;(001110000000101000000000) (16005000) (3672576) (380A00)   ;(001110000000101100000000) (16005400) (3672832) (380B00)   ;(001110000000110000000000) (16006000) (3673088) (380C00)   ;(001110000000110100000000) (16006400) (3673344) (380D00)   ;(001110000000111000000000) (16007000) (3673600) (380E00)   ;(001110000000111100000000) (16007400) (3673856) (380F00)   ;(001110000001001100000000) (16011400) (3674880) (381300)   ;
;232;(001101100001100000000000) (15414000) (3545088) (361800)    ;(001101100001001000000000) (15411000) (3543552) (361200)   ;(001101110000100100000000) (15604400) (3606784) (370900)   ;(001101110000110000000000) (15606000) (3607552) (370C00)   ;(001110100000001000000000) (16401000) (3801600) (3A0200)   ;(001110100000001100000000) (16401400) (3801856) (3A0300)   ;(001110100001010000000000) (16412000) (3806208) (3A1400)   ;(001110100001010100000000) (16412400) (3806464) (3A1500)   ;
;240;(010000000000010000000000) (20002000) (4195328) (400400)    ;(001100000000001000000000) (14001000) (3146240) (300200)   ;(001100000000011000000000) (14003000) (3147264) (300600)   ;(010001110001001100000000) (21611400) (4657920) (471300)   ;(010001000000011100000000) (21003400) (4458240) (440700)   ;(010001100000101100000000) (21405400) (4590336) (460B00)   ;(010001100000110000000000) (21406000) (4590592) (460C00)   ;(010010000011011100000000) (22033400) (4732672) (483700)   ;
;248;(001110000010010000000000) (16022000) (3679232) (382400)    ;(010100000000000100000000) (24000400) (5243136) (500100)   ;(001101010000001100000000) (15201400) (3474176) (350300)   ;(001100000001011000000000) (14013000) (3151360) (301600)   ;(001110110000011100000000) (16603400) (3868416) (3B0700)   ;(001110110000000000000000) (16600000) (3866624) (3B0000)   ;(001110110000000000000000) (16600000) (3866624) (3B0000)   ;(000000000000000000000000) (0) (0) (00)   ;


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 1,383 / 32,401 ( 4 % ) ;
; C16 interconnects     ; 45 / 1,326 ( 3 % )     ;
; C4 interconnects      ; 684 / 21,816 ( 3 % )   ;
; Direct links          ; 112 / 32,401 ( < 1 % ) ;
; Global clocks         ; 3 / 10 ( 30 % )        ;
; Local interconnects   ; 239 / 10,320 ( 2 % )   ;
; R24 interconnects     ; 48 / 1,289 ( 4 % )     ;
; R4 interconnects      ; 731 / 28,186 ( 3 % )   ;
+-----------------------+------------------------+


+---------------------------------------------------------------------------+
; LAB Logic Elements                                                        ;
+--------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 8.20) ; Number of LABs  (Total = 44) ;
+--------------------------------------------+------------------------------+
; 1                                          ; 18                           ;
; 2                                          ; 1                            ;
; 3                                          ; 1                            ;
; 4                                          ; 0                            ;
; 5                                          ; 0                            ;
; 6                                          ; 2                            ;
; 7                                          ; 1                            ;
; 8                                          ; 0                            ;
; 9                                          ; 0                            ;
; 10                                         ; 0                            ;
; 11                                         ; 0                            ;
; 12                                         ; 1                            ;
; 13                                         ; 1                            ;
; 14                                         ; 3                            ;
; 15                                         ; 4                            ;
; 16                                         ; 12                           ;
+--------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.36) ; Number of LABs  (Total = 44) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 15                           ;
; 1 Clock                            ; 29                           ;
; 1 Clock enable                     ; 15                           ;
; 2 Clocks                           ; 1                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 12.55) ; Number of LABs  (Total = 44) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 14                           ;
; 2                                            ; 5                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 1                            ;
; 6                                            ; 1                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 1                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 1                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 2                            ;
; 18                                           ; 0                            ;
; 19                                           ; 1                            ;
; 20                                           ; 1                            ;
; 21                                           ; 0                            ;
; 22                                           ; 3                            ;
; 23                                           ; 2                            ;
; 24                                           ; 3                            ;
; 25                                           ; 3                            ;
; 26                                           ; 3                            ;
; 27                                           ; 2                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 4.86) ; Number of LABs  (Total = 44) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 18                           ;
; 2                                               ; 2                            ;
; 3                                               ; 0                            ;
; 4                                               ; 3                            ;
; 5                                               ; 4                            ;
; 6                                               ; 1                            ;
; 7                                               ; 2                            ;
; 8                                               ; 4                            ;
; 9                                               ; 6                            ;
; 10                                              ; 0                            ;
; 11                                              ; 2                            ;
; 12                                              ; 0                            ;
; 13                                              ; 0                            ;
; 14                                              ; 0                            ;
; 15                                              ; 0                            ;
; 16                                              ; 2                            ;
+-------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+---------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 6.18) ; Number of LABs  (Total = 44) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 3                            ;
; 2                                           ; 3                            ;
; 3                                           ; 11                           ;
; 4                                           ; 7                            ;
; 5                                           ; 5                            ;
; 6                                           ; 3                            ;
; 7                                           ; 1                            ;
; 8                                           ; 1                            ;
; 9                                           ; 4                            ;
; 10                                          ; 0                            ;
; 11                                          ; 1                            ;
; 12                                          ; 0                            ;
; 13                                          ; 2                            ;
; 14                                          ; 0                            ;
; 15                                          ; 0                            ;
; 16                                          ; 0                            ;
; 17                                          ; 0                            ;
; 18                                          ; 0                            ;
; 19                                          ; 0                            ;
; 20                                          ; 1                            ;
; 21                                          ; 0                            ;
; 22                                          ; 0                            ;
; 23                                          ; 1                            ;
; 24                                          ; 0                            ;
; 25                                          ; 0                            ;
; 26                                          ; 0                            ;
; 27                                          ; 0                            ;
; 28                                          ; 1                            ;
+---------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 45        ; 0            ; 45        ; 0            ; 0            ; 45        ; 45        ; 0            ; 45        ; 45        ; 0            ; 32           ; 0            ; 0            ; 15           ; 0            ; 32           ; 15           ; 0            ; 0            ; 0            ; 32           ; 0            ; 0            ; 0            ; 0            ; 0            ; 45        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 45           ; 0         ; 45           ; 45           ; 0         ; 0         ; 45           ; 0         ; 0         ; 45           ; 13           ; 45           ; 45           ; 30           ; 45           ; 13           ; 30           ; 45           ; 45           ; 45           ; 13           ; 45           ; 45           ; 45           ; 45           ; 45           ; 0         ; 45           ; 45           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; cmos_pwdn          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_dclk           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_pwm            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_hs             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_vs             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_de             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_r[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_r[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_r[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_r[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_r[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_r[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_r[6]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_r[7]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_g[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_g[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_g[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_g[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_g[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_g[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_g[6]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_g[7]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_b[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_b[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_b[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_b[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_b[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_b[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_b[6]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_b[7]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_scl           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_sda           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_pclk          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_href          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_vsync         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_db[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_db[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_db[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_db[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_db[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_db[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_db[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_db[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk             ; clk                  ; 23.6              ;
; I/O             ; cmos_pclk            ; 12.0              ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                ; Destination Register                                                                                                                                                         ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; cmos_pclk                                                                                                                                                      ; cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[0]                                                                                                                                   ; 1.702             ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0|shift_taps_c6m:auto_generated|cntr_sqf:cntr1|counter_reg_bit[3]                    ; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0|shift_taps_c6m:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a0~portb_address_reg0        ; 0.568             ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0|shift_taps_c6m:auto_generated|cntr_sqf:cntr1|counter_reg_bit[0]                    ; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0|shift_taps_c6m:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a0~portb_address_reg0        ; 0.568             ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0|shift_taps_c6m:auto_generated|cntr_sqf:cntr1|counter_reg_bit[4]                    ; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0|shift_taps_c6m:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a0~portb_address_reg0        ; 0.568             ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0|shift_taps_c6m:auto_generated|cntr_sqf:cntr1|counter_reg_bit[1]                    ; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0|shift_taps_c6m:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a0~portb_address_reg0        ; 0.567             ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0|shift_taps_c6m:auto_generated|cntr_sqf:cntr1|counter_reg_bit[2]                    ; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0|shift_taps_c6m:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a0~portb_address_reg0        ; 0.567             ;
; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_a77:rdptr_g1p|counter3a7      ; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a12~portb_address_reg0 ; 0.455             ;
; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_a77:rdptr_g1p|counter3a8      ; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a11~portb_address_reg0 ; 0.454             ;
; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_a77:rdptr_g1p|counter3a9      ; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a11~portb_address_reg0 ; 0.454             ;
; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_a77:rdptr_g1p|counter3a11     ; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a11~portb_address_reg0 ; 0.454             ;
; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_a77:rdptr_g1p|counter3a5      ; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a12~portb_address_reg0 ; 0.454             ;
; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_a77:rdptr_g1p|counter3a6      ; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a12~portb_address_reg0 ; 0.454             ;
; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_a77:rdptr_g1p|counter3a10     ; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a11~portb_address_reg0 ; 0.454             ;
; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_a77:rdptr_g1p|counter3a12     ; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a11~portb_address_reg0 ; 0.454             ;
; video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|v_active                                                                                       ; video_timing_data:video_timing_data_m0|de                                                                                                                                    ; 0.243             ;
; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_a77:rdptr_g1p|counter3a0      ; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_a77:rdptr_g1p|counter3a1                    ; 0.242             ;
; video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|v_cnt[0]                                                                                       ; video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|rgb_vs                                                                                                       ; 0.242             ;
; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_a77:rdptr_g1p|counter3a13     ; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_a77:rdptr_g1p|sub_parity5a[3]               ; 0.240             ;
; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_a77:rdptr_g1p|counter3a4      ; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_a77:rdptr_g1p|sub_parity5a[1]               ; 0.240             ;
; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_a77:rdptr_g1p|counter3a2      ; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_a77:rdptr_g1p|counter3a4                    ; 0.240             ;
; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_a77:rdptr_g1p|counter3a1      ; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_a77:rdptr_g1p|sub_parity5a[0]               ; 0.239             ;
; video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|v_cnt[11]                                                                                      ; video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|v_cnt[11]                                                                                                    ; 0.239             ;
; iic_ctrl:iic_ctrl_m0|send_cnt[10]                                                                                                                              ; iic_ctrl:iic_ctrl_m0|send_cnt[10]                                                                                                                                            ; 0.237             ;
; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|addr_store_b[0]    ; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|address_reg_b[0]                 ; 0.220             ;
; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_a77:rdptr_g1p|counter3a3      ; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|altsyncram_du81:fifo_ram|ram_block3a12~portb_address_reg0 ; 0.140             ;
; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_a77:rdptr_g1p|counter3a14     ; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_a77:rdptr_g1p|sub_parity5a[3]               ; 0.124             ;
; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_a77:rdptr_g1p|sub_parity5a[1] ; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_a77:rdptr_g1p|parity4                       ; 0.124             ;
; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_a77:rdptr_g1p|parity4         ; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_a77:rdptr_g1p|counter3a1                    ; 0.121             ;
; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_a77:rdptr_g1p|sub_parity5a[0] ; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|a_graycounter_a77:rdptr_g1p|parity4                       ; 0.102             ;
; iic_ctrl:iic_ctrl_m0|state_main[1]                                                                                                                             ; iic_ctrl:iic_ctrl_m0|state_main[0]                                                                                                                                           ; 0.093             ;
; video_timing_data:video_timing_data_m0|vs_in_r                                                                                                                 ; video_timing_data:video_timing_data_m0|video_state[0]                                                                                                                        ; 0.093             ;
; video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|rgb_vs                                                                                         ; video_timing_data:video_timing_data_m0|vs                                                                                                                                    ; 0.065             ;
; video_timing_data:video_timing_data_m0|video_state[0]                                                                                                          ; video_timing_data:video_timing_data_m0|video_rst                                                                                                                             ; 0.065             ;
; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0]               ; video_timing_data:video_timing_data_m0|video_fifo:video_fifo_m0|dcfifo:dcfifo_component|dcfifo_9fo1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                             ; 0.065             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 34 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (119006): Selected device EP4CE10F17C8 for design "top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: D:/Users/HUIP/Desktop/fifo_ov5640_lcd800/db/sys_pll_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 16, clock division of 25, and phase shift of 0 degrees (0 ps) for sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] port File: D:/Users/HUIP/Desktop/fifo_ov5640_lcd800/db/sys_pll_altpll.v Line: 44
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_9fo1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1f9:dffpipe6|dffe7a* 
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rs_dgwp|dffpipe_1f9:dffpipe6|dffe7a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is not an object ID File: D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID File: D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Info (332104): Reading SDC File: 'src/top.sdc'
Warning (332060): Node: iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|scl_x2 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|iic_scl is being clocked by iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|scl_x2
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
    Critical Warning (332169): From cmos_pclk (Rise) to cmos_pclk (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000          clk
    Info (332111):   10.000    cmos_pclk
    Info (332111):  100.000     lcd_dclk
Info (176353): Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) File: D:/Users/HUIP/Desktop/fifo_ov5640_lcd800/src/top.v Line: 2
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|scl_x2 File: D:/Users/HUIP/Desktop/fifo_ov5640_lcd800/src/iic_init/iic_master.sv Line: 37
Info (176353): Automatically promoted node sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: D:/Users/HUIP/Desktop/fifo_ov5640_lcd800/db/sys_pll_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|scl_x2  File: D:/Users/HUIP/Desktop/fifo_ov5640_lcd800/src/iic_init/iic_master.sv Line: 37
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 24 registers into blocks of type Block RAM
Warning (15064): PLL "sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1" output port clk[0] feeds output pin "lcd_dclk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: D:/Users/HUIP/Desktop/fifo_ov5640_lcd800/db/sys_pll_altpll.v Line: 44
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during the Fitter is 0.17 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:00
Warning (169064): Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin cmos_scl has a permanently enabled output enable File: D:/Users/HUIP/Desktop/fifo_ov5640_lcd800/src/top.v Line: 4
Info (144001): Generated suppressed messages file D:/Users/HUIP/Desktop/fifo_ov5640_lcd800/output_files/top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 5947 megabytes
    Info: Processing ended: Fri Apr 07 15:02:40 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/Users/HUIP/Desktop/fifo_ov5640_lcd800/output_files/top.fit.smsg.


