Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Wed Feb 10 17:25:11 2021
| Host         : apararchiver running 64-bit CentOS Linux release 8.0.1905 (Core)
| Command      : report_utilization -file p71821_utilization_placed.rpt -pb p71821_utilization_placed.pb
| Design       : p71821
| Device       : xcku060ffva1156-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+--------+-------+-----------+-------+
|          Site Type         |  Used  | Fixed | Available | Util% |
+----------------------------+--------+-------+-----------+-------+
| CLB LUTs                   | 107361 |     0 |    331680 | 32.37 |
|   LUT as Logic             |  78695 |     0 |    331680 | 23.73 |
|   LUT as Memory            |  28666 |     0 |    146880 | 19.52 |
|     LUT as Distributed RAM |   9554 |     0 |           |       |
|     LUT as Shift Register  |  19112 |     0 |           |       |
| CLB Registers              | 228552 |     0 |    663360 | 34.45 |
|   Register as Flip Flop    | 228551 |     0 |    663360 | 34.45 |
|   Register as Latch        |      0 |     0 |    663360 |  0.00 |
|   Register as AND/OR       |      1 |     0 |    663360 | <0.01 |
| CARRY8                     |   1319 |     0 |     41460 |  3.18 |
| F7 Muxes                   |   3184 |     0 |    165840 |  1.92 |
| F8 Muxes                   |    622 |     0 |     82920 |  0.75 |
| F9 Muxes                   |      0 |     0 |     41460 |  0.00 |
+----------------------------+--------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 1      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 2054   |          Yes |           - |          Set |
| 2111   |          Yes |           - |        Reset |
| 2477   |          Yes |         Set |            - |
| 221943 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| CLB                                       | 31955 |     0 |     41460 | 77.07 |
|   CLBL                                    | 16660 |     0 |           |       |
|   CLBM                                    | 15295 |     0 |           |       |
| LUT as Logic                              | 78695 |     0 |    331680 | 23.73 |
|   using O5 output only                    |  2004 |       |           |       |
|   using O6 output only                    | 57236 |       |           |       |
|   using O5 and O6                         | 19455 |       |           |       |
| LUT as Memory                             | 28666 |     0 |    146880 | 19.52 |
|   LUT as Distributed RAM                  |  9554 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |    48 |       |           |       |
|     using O5 and O6                       |  9506 |       |           |       |
|   LUT as Shift Register                   | 19112 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  | 17429 |       |           |       |
|     using O5 and O6                       |  1683 |       |           |       |
| LUT Flip Flop Pairs                       | 46681 |     0 |    331680 | 14.07 |
|   fully used LUT-FF pairs                 | 14255 |       |           |       |
|   LUT-FF pairs with one unused LUT output | 31330 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  | 21549 |       |           |       |
| Unique Control Sets                       |  6868 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  463 |     0 |      1080 | 42.87 |
|   RAMB36/FIFO*    |  433 |     2 |      1080 | 40.09 |
|     RAMB36E2 only |  433 |       |           |       |
|   RAMB18          |   60 |    12 |      2160 |  2.78 |
|     RAMB18E2 only |   60 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  862 |     0 |      2760 | 31.23 |
|   DSP48E2 only |  862 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |  400 |   400 |       520 | 76.92 |
| HPIOB            |  318 |   318 |       416 | 76.44 |
|   INPUT          |  101 |       |           |       |
|   OUTPUT         |  103 |       |           |       |
|   BIDIR          |  114 |       |           |       |
| HRIO             |   82 |    82 |       104 | 78.85 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |   29 |       |           |       |
|   BIDIR          |   52 |       |           |       |
| HPIOBDIFFINBUF   |   43 |    43 |       240 | 17.92 |
|   DIFFINBUF      |   43 |    43 |           |       |
| HPIOBDIFFOUTBUF  |    4 |     4 |       240 |  1.67 |
|   OBUFDS         |    4 |     4 |           |       |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |   20 |    20 |        48 | 41.67 |
|   OBUFDS         |   20 |    20 |           |       |
| BITSLICE_CONTROL |   46 |     0 |        96 | 47.92 |
| BITSLICE_RX_TX   |  189 |   189 |       624 | 30.29 |
|   RXTX_BITSLICE  |  125 |   125 |           |       |
|   ISERDES        |   30 |    30 |           |       |
| BITSLICE_TX      |   25 |     0 |        96 | 26.04 |
| RIU_OR           |   13 |     0 |        48 | 27.08 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   32 |     0 |       624 |  5.13 |
|   BUFGCE             |   23 |     0 |       288 |  7.99 |
|   BUFGCE_DIV         |    0 |     0 |        48 |  0.00 |
|   BUFG_GT            |    5 |     0 |       192 |  2.60 |
|   BUFGCTRL*          | 2(4) |     0 |        96 |  2.08 |
| PLLE3_ADV            |    4 |     0 |        24 | 16.67 |
| MMCME3_ADV           |    2 |     1 |        12 | 16.67 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE3_CHANNEL   |    8 |     8 |        28 |  28.57 |
| GTHE3_COMMON    |    2 |     0 |         7 |  28.57 |
| IBUFDS_GTE3     |    1 |     1 |        14 |   7.14 |
| OBUFDS_GTE3     |    0 |     0 |        14 |   0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        14 |   0.00 |
| PCIE_3_1        |    1 |     1 |         3 |  33.33 |
| SYSMONE1        |    1 |     1 |         1 | 100.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+--------+
|  Site Type  | Used | Fixed | Available |  Util% |
+-------------+------+-------+-----------+--------+
| BSCANE2     |    1 |     0 |         4 |  25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |   0.00 |
| EFUSE_USR   |    0 |     0 |         1 |   0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |   0.00 |
| ICAPE3      |    1 |     0 |         2 |  50.00 |
| MASTER_JTAG |    0 |     0 |         1 |   0.00 |
| STARTUPE3   |    1 |     0 |         1 | 100.00 |
+-------------+------+-------+-----------+--------+


9. Primitives
-------------

+------------------+--------+---------------------+
|     Ref Name     |  Used  | Functional Category |
+------------------+--------+---------------------+
| FDRE             | 221943 |            Register |
| LUT3             |  26788 |                 CLB |
| LUT6             |  23198 |                 CLB |
| LUT2             |  17377 |                 CLB |
| RAMD32           |  17194 |                 CLB |
| LUT5             |  14305 |                 CLB |
| SRLC32E          |  14154 |                 CLB |
| LUT4             |  13138 |                 CLB |
| SRL16E           |   6639 |                 CLB |
| LUT1             |   3344 |                 CLB |
| MUXF7            |   3184 |                 CLB |
| FDSE             |   2477 |            Register |
| FDCE             |   2111 |            Register |
| FDPE             |   2054 |            Register |
| RAMS32           |   1850 |                 CLB |
| CARRY8           |   1319 |                 CLB |
| DSP48E2          |    862 |          Arithmetic |
| MUXF8            |    622 |                 CLB |
| RAMB36E2         |    433 |           Block Ram |
| IBUFCTRL         |    164 |              Others |
| RXTX_BITSLICE    |    125 |                 I/O |
| OBUF             |    124 |                 I/O |
| INBUF            |    121 |                 I/O |
| OBUFT_DCIEN      |     90 |                 I/O |
| RAMB18E2         |     60 |           Block Ram |
| DIFFINBUF        |     43 |                 I/O |
| OBUFT            |     36 |                 I/O |
| ODELAYE3         |     33 |                 I/O |
| HARD_SYNC        |     32 |            Register |
| ISERDESE3        |     30 |                 I/O |
| IDELAYE3         |     30 |                 I/O |
| TX_BITSLICE_TRI  |     25 |                 I/O |
| BITSLICE_CONTROL |     25 |                 I/O |
| OBUFDS           |     24 |                 I/O |
| BUFGCE           |     23 |               Clock |
| IDELAYCTRL       |     21 |                 I/O |
| IBUF_ANALOG      |     21 |                 I/O |
| RAMD64E          |     16 |                 CLB |
| RIU_OR           |     13 |                 I/O |
| INV              |     11 |                 CLB |
| HPIO_VREF        |     10 |                 I/O |
| GTHE3_CHANNEL    |      8 |            Advanced |
| BUFG_GT          |      5 |               Clock |
| PLLE3_ADV        |      4 |               Clock |
| SRLC16E          |      2 |                 CLB |
| MMCME3_ADV       |      2 |               Clock |
| GTHE3_COMMON     |      2 |            Advanced |
| BUFG_GT_SYNC     |      2 |               Clock |
| BUFGCTRL         |      2 |               Clock |
| SYSMONE1         |      1 |            Advanced |
| STARTUPE3        |      1 |       Configuration |
| PCIE_3_1         |      1 |            Advanced |
| ICAPE3           |      1 |       Configuration |
| IBUFDS_GTE3      |      1 |            Advanced |
| BSCANE2          |      1 |       Configuration |
| AND2B1L          |      1 |              Others |
+------------------+--------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------------------------+------+
|                Ref Name               | Used |
+---------------------------------------+------+
| user_block2_xlslice_0_1               |    1 |
| user_block2_xlslice_0_0               |    1 |
| user_block2_xbar_0                    |    1 |
| user_block2_validate_kludge_1_0       |    1 |
| user_block2_validate_kludge_0_0       |    1 |
| user_block2_util_vector_logic_0_0     |    1 |
| user_block2_s00_regslice_0            |    1 |
| user_block2_px_vctr2scalar_0_1        |    1 |
| user_block2_px_vctr2scalar_0_0        |    1 |
| user_block2_px_axil_csr_0_0           |    1 |
| user_block2_pulse_fir_0_1             |    1 |
| user_block2_pulse_fir_0_0             |    1 |
| user_block2_map_data_0_1              |    1 |
| user_block2_map_data_0_0              |    1 |
| user_block2_map_cfg_0_1               |    1 |
| user_block2_map_cfg_0_0               |    1 |
| user_block2_hcr_metadata_injector_0_2 |    1 |
| user_block2_hcr_metadata_injector_0_1 |    1 |
| user_block2_hcr_metadata_injector_0_0 |    1 |
| user_block2_hcr_controller_0_0        |    1 |
| user_block2_fir_compiler_0_0          |    1 |
| user_block2_fifo_0_1                  |    1 |
| user_block2_fifo_0_0                  |    1 |
| user_block2_enable_mux_2_0            |    1 |
| user_block2_enable_mux_1_1            |    1 |
| user_block2_enable_mux_1_0            |    1 |
| user_block2_enable_mux_0_0            |    1 |
| user_block2_bcast_0_1                 |    1 |
| user_block2_bcast_0_0                 |    1 |
| user_block2_axis_subset_converter_1_0 |    1 |
| user_block2_axis_subset_converter_0_4 |    1 |
| user_block2_axis_subset_converter_0_3 |    1 |
| user_block2_axis_subset_converter_0_2 |    1 |
| user_block2_axis_subset_converter_0_1 |    1 |
| user_block2_axis_subset_converter_0_0 |    1 |
| user_block2_axis_register_slice_3_0   |    1 |
| user_block2_axis_data_fifo_0_0        |    1 |
| user_block2_axis_broadcaster_0_0      |    1 |
| user_block2_auto_cc_1                 |    1 |
| user_block2_auto_cc_0                 |    1 |
| user_block1_xlslice_0_0               |    1 |
| user_block1_xlconstant_0_1            |    1 |
| user_block1_px_s_axil_plc_hldr_0_0    |    1 |
| user_block1_px_lvl_trans_xclk_0_0     |    1 |
| user_block1_pdti_mod_0_3              |    1 |
| user_block1_pdti_mod_0_2              |    1 |
| user_block1_pdti_mod_0_0              |    1 |
| user_block1_pdti_dac_pulse_0_0        |    1 |
| u_ila_0_CV                            |    1 |
| pcie_intrfc                           |    1 |
| dsp1                                  |    1 |
| ddr4_intrfc                           |    1 |
| ddr4_80_ctlr_phy                      |    1 |
| ddr4_80_ctlr                          |    1 |
| dbg_hub_CV                            |    1 |
| dataio_intrfc                         |    1 |
| data_acq                              |    1 |
+---------------------------------------+------+


