0.6
2019.1
May 24 2019
15:06:07
F:/Sillycon/Code/RTL/D_flip_flop/Design.v,1750743929,verilog,,F:/Sillycon/Code/RTL/Shift register/bi directoinal shift register/bi_dire_tb.v,,d_ff,,,,,,,,
F:/Sillycon/Code/RTL/Shift register/bi directoinal shift register/BI_shift_design.v,1750784701,verilog,,F:/Sillycon/Code/RTL/D_flip_flop/Design.v,,BI_shift_design,,,,,,,,
F:/Sillycon/Code/RTL/Shift register/bi directoinal shift register/bi directoinal shift register.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/Sillycon/Code/RTL/Shift register/bi directoinal shift register/bi_dire_tb.v,1750785040,verilog,,,,bi_dire_tb,,,,,,,,
