//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-28540450
// Cuda compilation tools, release 11.0, V11.0.194
// Based on LLVM 3.4svn
//

.version 7.0
.target sm_80
.address_size 64

	// .globl	_Z8solveTEfPfS_PKfS1_fiS1_fiiiii
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd
(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
;
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};
.const .align 8 .b8 __cudart_i2opi_d[144] = {8, 93, 141, 31, 177, 95, 251, 107, 234, 146, 82, 138, 247, 57, 7, 61, 123, 241, 229, 235, 199, 186, 39, 117, 45, 234, 95, 158, 102, 63, 70, 79, 183, 9, 203, 39, 207, 126, 54, 109, 31, 109, 10, 90, 139, 17, 47, 239, 15, 152, 5, 222, 255, 151, 248, 31, 59, 40, 249, 189, 139, 95, 132, 156, 244, 57, 83, 131, 57, 214, 145, 57, 65, 126, 95, 180, 38, 112, 156, 233, 132, 68, 187, 46, 245, 53, 130, 232, 62, 167, 41, 177, 28, 235, 29, 254, 28, 146, 209, 9, 234, 46, 73, 6, 224, 210, 77, 66, 58, 110, 36, 183, 97, 197, 187, 222, 171, 99, 81, 254, 65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};
.const .align 8 .b8 __cudart_sin_cos_coeffs[128] = {186, 94, 120, 249, 101, 219, 229, 61, 70, 210, 176, 44, 241, 229, 90, 190, 146, 227, 172, 105, 227, 29, 199, 62, 161, 98, 219, 25, 160, 1, 42, 191, 24, 8, 17, 17, 17, 17, 129, 63, 84, 85, 85, 85, 85, 85, 197, 191, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 100, 129, 253, 32, 131, 255, 168, 189, 40, 133, 239, 193, 167, 238, 33, 62, 217, 230, 6, 142, 79, 126, 146, 190, 233, 188, 221, 25, 160, 1, 250, 62, 71, 93, 193, 22, 108, 193, 86, 191, 81, 85, 85, 85, 85, 85, 165, 63, 0, 0, 0, 0, 0, 0, 224, 191, 0, 0, 0, 0, 0, 0, 240, 63};

.visible .entry _Z8solveTEfPfS_PKfS1_fiS1_fiiiii(
	.param .u64 _Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_0,
	.param .u64 _Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_1,
	.param .u64 _Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_2,
	.param .u64 _Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_3,
	.param .f32 _Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_4,
	.param .u32 _Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_5,
	.param .u64 _Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_6,
	.param .f32 _Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_7,
	.param .u32 _Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_8,
	.param .u32 _Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_9,
	.param .u32 _Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_10,
	.param .u32 _Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_11,
	.param .u32 _Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_12
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<98>;
	.reg .f32 	%f<329>;
	.reg .b32 	%r<547>;
	.reg .f64 	%fd<17>;
	.reg .b64 	%rd<175>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd64, [_Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_0];
	ld.param.u64 	%rd65, [_Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_1];
	ld.param.u64 	%rd66, [_Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_2];
	ld.param.u64 	%rd68, [_Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_3];
	ld.param.f32 	%f123, [_Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_4];
	ld.param.u32 	%r225, [_Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_5];
	ld.param.u64 	%rd67, [_Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_6];
	ld.param.u32 	%r226, [_Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_8];
	ld.param.u32 	%r229, [_Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_9];
	ld.param.u32 	%r227, [_Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_10];
	ld.param.u32 	%r230, [_Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_11];
	cvta.to.global.u64 	%rd1, %rd68;
	mov.u32 	%r231, %ctaid.x;
	mov.u32 	%r232, %ntid.x;
	mov.u32 	%r233, %tid.x;
	mad.lo.s32 	%r234, %r226, %r225, %r233;
	mad.lo.s32 	%r235, %r231, %r232, %r234;
	cvt.u64.u32	%rd2, %r235;
	mov.u32 	%r236, %ctaid.y;
	mov.u32 	%r237, %ntid.y;
	mov.u32 	%r238, %tid.y;
	mad.lo.s32 	%r239, %r227, %r225, %r238;
	mad.lo.s32 	%r240, %r236, %r237, %r239;
	cvt.u64.u32	%rd3, %r240;
	mul.lo.s32 	%r241, %r229, %r225;
	cvt.s64.s32	%rd69, %r241;
	mul.lo.s32 	%r242, %r230, %r225;
	cvt.s64.s32	%rd70, %r242;
	setp.ge.u64	%p1, %rd3, %rd70;
	setp.ge.u64	%p2, %rd2, %rd69;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB0_137;

	cvt.s64.s32	%rd4, %r225;
	and.b64  	%rd71, %rd4, -4294967296;
	setp.eq.s64	%p4, %rd71, 0;
	@%p4 bra 	BB0_3;

	div.u64 	%rd155, %rd2, %rd4;
	bra.uni 	BB0_4;

BB0_3:
	cvt.u32.u64	%r243, %rd4;
	cvt.u32.u64	%r244, %rd2;
	div.u32 	%r245, %r244, %r243;
	cvt.u64.u32	%rd155, %r245;

BB0_4:
	cvt.rn.f32.u64	%f125, %rd155;
	cvt.rmi.f32.f32	%f126, %f125;
	cvt.rzi.u64.f32	%rd8, %f126;
	@%p4 bra 	BB0_6;

	div.u64 	%rd156, %rd3, %rd4;
	bra.uni 	BB0_7;

BB0_6:
	cvt.u32.u64	%r246, %rd4;
	cvt.u32.u64	%r247, %rd3;
	div.u32 	%r248, %r247, %r246;
	cvt.u64.u32	%rd156, %r248;

BB0_7:
	cvt.rn.f32.u64	%f127, %rd156;
	cvt.rmi.f32.f32	%f128, %f127;
	cvt.rzi.u64.f32	%rd12, %f128;
	setp.gt.u64	%p6, %rd8, %rd12;
	@%p6 bra 	BB0_137;

	@%p4 bra 	BB0_10;

	rem.u64 	%rd157, %rd2, %rd4;
	bra.uni 	BB0_11;

BB0_10:
	cvt.u32.u64	%r249, %rd4;
	cvt.u32.u64	%r250, %rd2;
	rem.u32 	%r251, %r250, %r249;
	cvt.u64.u32	%rd157, %r251;

BB0_11:
	@%p4 bra 	BB0_13;

	rem.u64 	%rd158, %rd3, %rd4;
	bra.uni 	BB0_14;

BB0_13:
	cvt.u32.u64	%r252, %rd4;
	cvt.u32.u64	%r253, %rd3;
	rem.u32 	%r254, %r253, %r252;
	cvt.u64.u32	%rd158, %r254;

BB0_14:
	mul.lo.s64 	%rd75, %rd157, %rd4;
	add.s64 	%rd76, %rd75, %rd158;
	cvta.to.global.u64 	%rd77, %rd66;
	shl.b64 	%rd78, %rd76, 2;
	add.s64 	%rd79, %rd77, %rd78;
	ld.global.f32 	%f1, [%rd79];
	mul.lo.s64 	%rd80, %rd4, 6;
	mul.lo.s64 	%rd19, %rd80, %rd8;
	mul.lo.s64 	%rd20, %rd80, %rd12;
	mul.lo.s64 	%rd81, %rd158, 3;
	add.s64 	%rd82, %rd81, %rd19;
	shl.b64 	%rd83, %rd82, 2;
	add.s64 	%rd84, %rd1, %rd83;
	mul.lo.s64 	%rd85, %rd157, 3;
	add.s64 	%rd86, %rd85, %rd20;
	shl.b64 	%rd87, %rd86, 2;
	add.s64 	%rd88, %rd1, %rd87;
	ld.global.f32 	%f2, [%rd84];
	ld.global.f32 	%f3, [%rd88];
	sub.f32 	%f129, %f3, %f2;
	ld.global.f32 	%f4, [%rd84+4];
	ld.global.f32 	%f5, [%rd88+4];
	sub.f32 	%f130, %f5, %f4;
	mul.f32 	%f131, %f130, %f130;
	fma.rn.f32 	%f132, %f129, %f129, %f131;
	ld.global.f32 	%f6, [%rd84+8];
	ld.global.f32 	%f7, [%rd88+8];
	sub.f32 	%f133, %f7, %f6;
	fma.rn.f32 	%f134, %f133, %f133, %f132;
	sqrt.rn.f32 	%f135, %f134;
	mul.f32 	%f136, %f135, %f123;
	neg.f32 	%f8, %f136;
	add.u64 	%rd21, %SPL, 0;
	mul.f32 	%f137, %f136, 0fBF22F983;
	cvt.rni.s32.f32	%r498, %f137;
	cvt.rn.f32.s32	%f138, %r498;
	mov.f32 	%f139, 0fBFC90FDA;
	fma.rn.f32 	%f140, %f138, %f139, %f8;
	mov.f32 	%f141, 0fB3A22168;
	fma.rn.f32 	%f142, %f138, %f141, %f140;
	mov.f32 	%f143, 0fA7C234C5;
	fma.rn.f32 	%f308, %f138, %f143, %f142;
	abs.f32 	%f10, %f8;
	setp.leu.f32	%p9, %f10, 0f47CE4780;
	mov.u32 	%r490, %r498;
	mov.f32 	%f305, %f308;
	@%p9 bra 	BB0_25;

	setp.eq.f32	%p10, %f10, 0f7F800000;
	@%p10 bra 	BB0_24;
	bra.uni 	BB0_16;

BB0_24:
	mov.f32 	%f146, 0f00000000;
	mul.rn.f32 	%f305, %f8, %f146;
	mov.u32 	%r490, %r498;
	bra.uni 	BB0_25;

BB0_16:
	mov.b32 	 %r2, %f8;
	shr.u32 	%r3, %r2, 23;
	shl.b32 	%r257, %r2, 8;
	or.b32  	%r4, %r257, -2147483648;
	mov.u32 	%r484, 0;
	mov.u64 	%rd159, __cudart_i2opi_f;
	mov.u32 	%r483, -6;
	mov.u64 	%rd160, %rd21;

BB0_17:
	.pragma "nounroll";
	ld.const.u32 	%r260, [%rd159];
	// inline asm
	{
	mad.lo.cc.u32   %r258, %r260, %r4, %r484;
	madc.hi.u32     %r484, %r260, %r4,  0;
	}
	// inline asm
	st.local.u32 	[%rd160], %r258;
	add.s64 	%rd160, %rd160, 4;
	add.s64 	%rd159, %rd159, 4;
	add.s32 	%r483, %r483, 1;
	setp.ne.s32	%p11, %r483, 0;
	@%p11 bra 	BB0_17;

	and.b32  	%r263, %r3, 255;
	add.s32 	%r264, %r263, -128;
	shr.u32 	%r265, %r264, 5;
	and.b32  	%r9, %r2, -2147483648;
	st.local.u32 	[%rd21+24], %r484;
	mov.u32 	%r266, 6;
	sub.s32 	%r267, %r266, %r265;
	mul.wide.s32 	%rd91, %r267, 4;
	add.s64 	%rd26, %rd21, %rd91;
	ld.local.u32 	%r486, [%rd26];
	ld.local.u32 	%r485, [%rd26+-4];
	and.b32  	%r12, %r3, 31;
	setp.eq.s32	%p12, %r12, 0;
	@%p12 bra 	BB0_20;

	mov.u32 	%r268, 32;
	sub.s32 	%r269, %r268, %r12;
	shr.u32 	%r270, %r485, %r269;
	shl.b32 	%r271, %r486, %r12;
	add.s32 	%r486, %r270, %r271;
	ld.local.u32 	%r272, [%rd26+-8];
	shr.u32 	%r273, %r272, %r269;
	shl.b32 	%r274, %r485, %r12;
	add.s32 	%r485, %r273, %r274;

BB0_20:
	shr.u32 	%r275, %r485, 30;
	shl.b32 	%r276, %r486, 2;
	add.s32 	%r488, %r276, %r275;
	shl.b32 	%r18, %r485, 2;
	shr.u32 	%r277, %r488, 31;
	shr.u32 	%r278, %r486, 30;
	add.s32 	%r19, %r277, %r278;
	setp.eq.s32	%p13, %r277, 0;
	@%p13 bra 	BB0_21;

	not.b32 	%r279, %r488;
	neg.s32 	%r487, %r18;
	setp.eq.s32	%p14, %r18, 0;
	selp.u32	%r280, 1, 0, %p14;
	add.s32 	%r488, %r280, %r279;
	xor.b32  	%r489, %r9, -2147483648;
	bra.uni 	BB0_23;

BB0_21:
	mov.u32 	%r487, %r18;
	mov.u32 	%r489, %r9;

BB0_23:
	cvt.u64.u32	%rd92, %r488;
	cvt.u64.u32	%rd93, %r487;
	bfi.b64 	%rd94, %rd92, %rd93, 32, 32;
	cvt.rn.f64.s64	%fd1, %rd94;
	mul.f64 	%fd2, %fd1, 0d3BF921FB54442D19;
	cvt.rn.f32.f64	%f144, %fd2;
	neg.f32 	%f145, %f144;
	setp.eq.s32	%p15, %r489, 0;
	selp.f32	%f305, %f144, %f145, %p15;
	setp.eq.s32	%p16, %r9, 0;
	neg.s32 	%r281, %r19;
	selp.b32	%r490, %r19, %r281, %p16;

BB0_25:
	add.s32 	%r28, %r490, 1;
	and.b32  	%r29, %r28, 1;
	setp.eq.s32	%p17, %r29, 0;
	selp.f32	%f14, %f305, 0f3F800000, %p17;
	mul.rn.f32 	%f15, %f305, %f305;
	mov.f32 	%f148, 0f00000000;
	fma.rn.f32 	%f16, %f15, %f14, %f148;
	mov.f32 	%f306, 0fB94D4153;
	@%p17 bra 	BB0_27;

	mov.f32 	%f149, 0fBAB607ED;
	mov.f32 	%f150, 0f37CBAC00;
	fma.rn.f32 	%f306, %f150, %f15, %f149;

BB0_27:
	selp.f32	%f151, 0f3C0885E4, 0f3D2AAABB, %p17;
	fma.rn.f32 	%f152, %f306, %f15, %f151;
	selp.f32	%f153, 0fBE2AAAA8, 0fBEFFFFFF, %p17;
	fma.rn.f32 	%f154, %f152, %f15, %f153;
	fma.rn.f32 	%f307, %f154, %f16, %f14;
	and.b32  	%r282, %r28, 2;
	setp.eq.s32	%p19, %r282, 0;
	@%p19 bra 	BB0_29;

	mov.f32 	%f156, 0fBF800000;
	fma.rn.f32 	%f307, %f307, %f156, %f148;

BB0_29:
	fma.rn.f32 	%f22, %f1, %f307, 0f00000000;
	@%p9 bra 	BB0_40;

	setp.eq.f32	%p21, %f10, 0f7F800000;
	@%p21 bra 	BB0_39;
	bra.uni 	BB0_31;

BB0_39:
	mul.rn.f32 	%f308, %f8, %f148;
	bra.uni 	BB0_40;

BB0_31:
	mov.b32 	 %r30, %f8;
	shr.u32 	%r31, %r30, 23;
	shl.b32 	%r285, %r30, 8;
	or.b32  	%r32, %r285, -2147483648;
	mov.u32 	%r492, 0;
	mov.u64 	%rd161, __cudart_i2opi_f;
	mov.u32 	%r491, -6;
	mov.u64 	%rd162, %rd21;

BB0_32:
	.pragma "nounroll";
	ld.const.u32 	%r288, [%rd161];
	// inline asm
	{
	mad.lo.cc.u32   %r286, %r288, %r32, %r492;
	madc.hi.u32     %r492, %r288, %r32,  0;
	}
	// inline asm
	st.local.u32 	[%rd162], %r286;
	add.s64 	%rd162, %rd162, 4;
	add.s64 	%rd161, %rd161, 4;
	add.s32 	%r491, %r491, 1;
	setp.ne.s32	%p22, %r491, 0;
	@%p22 bra 	BB0_32;

	and.b32  	%r291, %r31, 255;
	add.s32 	%r292, %r291, -128;
	shr.u32 	%r293, %r292, 5;
	and.b32  	%r37, %r30, -2147483648;
	st.local.u32 	[%rd21+24], %r492;
	mov.u32 	%r294, 6;
	sub.s32 	%r295, %r294, %r293;
	mul.wide.s32 	%rd96, %r295, 4;
	add.s64 	%rd31, %rd21, %rd96;
	ld.local.u32 	%r494, [%rd31];
	ld.local.u32 	%r493, [%rd31+-4];
	and.b32  	%r40, %r31, 31;
	setp.eq.s32	%p23, %r40, 0;
	@%p23 bra 	BB0_35;

	mov.u32 	%r296, 32;
	sub.s32 	%r297, %r296, %r40;
	shr.u32 	%r298, %r493, %r297;
	shl.b32 	%r299, %r494, %r40;
	add.s32 	%r494, %r298, %r299;
	ld.local.u32 	%r300, [%rd31+-8];
	shr.u32 	%r301, %r300, %r297;
	shl.b32 	%r302, %r493, %r40;
	add.s32 	%r493, %r301, %r302;

BB0_35:
	shr.u32 	%r303, %r493, 30;
	shl.b32 	%r304, %r494, 2;
	add.s32 	%r496, %r304, %r303;
	shl.b32 	%r46, %r493, 2;
	shr.u32 	%r305, %r496, 31;
	shr.u32 	%r306, %r494, 30;
	add.s32 	%r47, %r305, %r306;
	setp.eq.s32	%p24, %r305, 0;
	@%p24 bra 	BB0_36;

	not.b32 	%r307, %r496;
	neg.s32 	%r495, %r46;
	setp.eq.s32	%p25, %r46, 0;
	selp.u32	%r308, 1, 0, %p25;
	add.s32 	%r496, %r308, %r307;
	xor.b32  	%r497, %r37, -2147483648;
	bra.uni 	BB0_38;

BB0_36:
	mov.u32 	%r495, %r46;
	mov.u32 	%r497, %r37;

BB0_38:
	cvt.u64.u32	%rd97, %r496;
	cvt.u64.u32	%rd98, %r495;
	bfi.b64 	%rd99, %rd97, %rd98, 32, 32;
	cvt.rn.f64.s64	%fd3, %rd99;
	mul.f64 	%fd4, %fd3, 0d3BF921FB54442D19;
	cvt.rn.f32.f64	%f157, %fd4;
	neg.f32 	%f158, %f157;
	setp.eq.s32	%p26, %r497, 0;
	selp.f32	%f308, %f157, %f158, %p26;
	setp.eq.s32	%p27, %r37, 0;
	neg.s32 	%r309, %r47;
	selp.b32	%r498, %r47, %r309, %p27;

BB0_40:
	and.b32  	%r56, %r498, 1;
	setp.eq.s32	%p28, %r56, 0;
	selp.f32	%f26, %f308, 0f3F800000, %p28;
	mul.rn.f32 	%f27, %f308, %f308;
	fma.rn.f32 	%f28, %f27, %f26, %f148;
	mov.f32 	%f309, 0fB94D4153;
	@%p28 bra 	BB0_42;

	mov.f32 	%f162, 0fBAB607ED;
	mov.f32 	%f163, 0f37CBAC00;
	fma.rn.f32 	%f309, %f163, %f27, %f162;

BB0_42:
	selp.f32	%f164, 0f3C0885E4, 0f3D2AAABB, %p28;
	fma.rn.f32 	%f165, %f309, %f27, %f164;
	selp.f32	%f166, 0fBE2AAAA8, 0fBEFFFFFF, %p28;
	fma.rn.f32 	%f167, %f165, %f27, %f166;
	fma.rn.f32 	%f310, %f167, %f28, %f26;
	and.b32  	%r310, %r498, 2;
	setp.eq.s32	%p30, %r310, 0;
	@%p30 bra 	BB0_44;

	mov.f32 	%f169, 0fBF800000;
	fma.rn.f32 	%f310, %f310, %f169, %f148;

BB0_44:
	fma.rn.f32 	%f34, %f1, %f310, 0f00000000;
	add.s64 	%rd100, %rd158, %rd4;
	mul.lo.s64 	%rd101, %rd100, 3;
	add.s64 	%rd102, %rd101, %rd19;
	shl.b64 	%rd103, %rd102, 2;
	add.s64 	%rd104, %rd1, %rd103;
	ld.global.f32 	%f35, [%rd104];
	sub.f32 	%f170, %f3, %f35;
	ld.global.f32 	%f36, [%rd104+4];
	sub.f32 	%f171, %f5, %f36;
	mul.f32 	%f172, %f171, %f171;
	fma.rn.f32 	%f173, %f170, %f170, %f172;
	ld.global.f32 	%f37, [%rd104+8];
	sub.f32 	%f174, %f7, %f37;
	fma.rn.f32 	%f175, %f174, %f174, %f173;
	sqrt.rn.f32 	%f176, %f175;
	mul.f32 	%f177, %f176, %f123;
	neg.f32 	%f38, %f177;
	mul.f32 	%f178, %f177, 0fBF22F983;
	cvt.rni.s32.f32	%r514, %f178;
	cvt.rn.f32.s32	%f179, %r514;
	fma.rn.f32 	%f181, %f179, %f139, %f38;
	fma.rn.f32 	%f183, %f179, %f141, %f181;
	fma.rn.f32 	%f314, %f179, %f143, %f183;
	abs.f32 	%f40, %f38;
	setp.leu.f32	%p31, %f40, 0f47CE4780;
	mov.u32 	%r506, %r514;
	mov.f32 	%f311, %f314;
	@%p31 bra 	BB0_55;

	setp.eq.f32	%p32, %f40, 0f7F800000;
	@%p32 bra 	BB0_54;
	bra.uni 	BB0_46;

BB0_54:
	mul.rn.f32 	%f311, %f38, %f148;
	mov.u32 	%r506, %r514;
	bra.uni 	BB0_55;

BB0_46:
	mov.b32 	 %r58, %f38;
	shr.u32 	%r59, %r58, 23;
	shl.b32 	%r313, %r58, 8;
	or.b32  	%r60, %r313, -2147483648;
	mov.u32 	%r500, 0;
	mov.u64 	%rd163, __cudart_i2opi_f;
	mov.u32 	%r499, -6;
	mov.u64 	%rd164, %rd21;

BB0_47:
	.pragma "nounroll";
	ld.const.u32 	%r316, [%rd163];
	// inline asm
	{
	mad.lo.cc.u32   %r314, %r316, %r60, %r500;
	madc.hi.u32     %r500, %r316, %r60,  0;
	}
	// inline asm
	st.local.u32 	[%rd164], %r314;
	add.s64 	%rd164, %rd164, 4;
	add.s64 	%rd163, %rd163, 4;
	add.s32 	%r499, %r499, 1;
	setp.ne.s32	%p33, %r499, 0;
	@%p33 bra 	BB0_47;

	and.b32  	%r319, %r59, 255;
	add.s32 	%r320, %r319, -128;
	shr.u32 	%r321, %r320, 5;
	and.b32  	%r65, %r58, -2147483648;
	st.local.u32 	[%rd21+24], %r500;
	mov.u32 	%r322, 6;
	sub.s32 	%r323, %r322, %r321;
	mul.wide.s32 	%rd106, %r323, 4;
	add.s64 	%rd36, %rd21, %rd106;
	ld.local.u32 	%r502, [%rd36];
	ld.local.u32 	%r501, [%rd36+-4];
	and.b32  	%r68, %r59, 31;
	setp.eq.s32	%p34, %r68, 0;
	@%p34 bra 	BB0_50;

	mov.u32 	%r324, 32;
	sub.s32 	%r325, %r324, %r68;
	shr.u32 	%r326, %r501, %r325;
	shl.b32 	%r327, %r502, %r68;
	add.s32 	%r502, %r326, %r327;
	ld.local.u32 	%r328, [%rd36+-8];
	shr.u32 	%r329, %r328, %r325;
	shl.b32 	%r330, %r501, %r68;
	add.s32 	%r501, %r329, %r330;

BB0_50:
	shr.u32 	%r331, %r501, 30;
	shl.b32 	%r332, %r502, 2;
	add.s32 	%r504, %r332, %r331;
	shl.b32 	%r74, %r501, 2;
	shr.u32 	%r333, %r504, 31;
	shr.u32 	%r334, %r502, 30;
	add.s32 	%r75, %r333, %r334;
	setp.eq.s32	%p35, %r333, 0;
	@%p35 bra 	BB0_51;

	not.b32 	%r335, %r504;
	neg.s32 	%r503, %r74;
	setp.eq.s32	%p36, %r74, 0;
	selp.u32	%r336, 1, 0, %p36;
	add.s32 	%r504, %r336, %r335;
	xor.b32  	%r505, %r65, -2147483648;
	bra.uni 	BB0_53;

BB0_51:
	mov.u32 	%r503, %r74;
	mov.u32 	%r505, %r65;

BB0_53:
	cvt.u64.u32	%rd107, %r504;
	cvt.u64.u32	%rd108, %r503;
	bfi.b64 	%rd109, %rd107, %rd108, 32, 32;
	cvt.rn.f64.s64	%fd5, %rd109;
	mul.f64 	%fd6, %fd5, 0d3BF921FB54442D19;
	cvt.rn.f32.f64	%f185, %fd6;
	neg.f32 	%f186, %f185;
	setp.eq.s32	%p37, %r505, 0;
	selp.f32	%f311, %f185, %f186, %p37;
	setp.eq.s32	%p38, %r65, 0;
	neg.s32 	%r337, %r75;
	selp.b32	%r506, %r75, %r337, %p38;

BB0_55:
	add.s32 	%r84, %r506, 1;
	and.b32  	%r85, %r84, 1;
	setp.eq.s32	%p39, %r85, 0;
	selp.f32	%f44, %f311, 0f3F800000, %p39;
	mul.rn.f32 	%f45, %f311, %f311;
	fma.rn.f32 	%f46, %f45, %f44, %f148;
	mov.f32 	%f312, 0fB94D4153;
	@%p39 bra 	BB0_57;

	mov.f32 	%f190, 0fBAB607ED;
	mov.f32 	%f191, 0f37CBAC00;
	fma.rn.f32 	%f312, %f191, %f45, %f190;

BB0_57:
	selp.f32	%f192, 0f3C0885E4, 0f3D2AAABB, %p39;
	fma.rn.f32 	%f193, %f312, %f45, %f192;
	selp.f32	%f194, 0fBE2AAAA8, 0fBEFFFFFF, %p39;
	fma.rn.f32 	%f195, %f193, %f45, %f194;
	fma.rn.f32 	%f313, %f195, %f46, %f44;
	and.b32  	%r338, %r84, 2;
	setp.eq.s32	%p41, %r338, 0;
	@%p41 bra 	BB0_59;

	mov.f32 	%f197, 0fBF800000;
	fma.rn.f32 	%f313, %f313, %f197, %f148;

BB0_59:
	@%p31 bra 	BB0_70;

	setp.eq.f32	%p43, %f40, 0f7F800000;
	@%p43 bra 	BB0_69;
	bra.uni 	BB0_61;

BB0_69:
	mul.rn.f32 	%f314, %f38, %f148;
	bra.uni 	BB0_70;

BB0_61:
	mov.b32 	 %r86, %f38;
	shr.u32 	%r87, %r86, 23;
	shl.b32 	%r341, %r86, 8;
	or.b32  	%r88, %r341, -2147483648;
	mov.u32 	%r508, 0;
	mov.u64 	%rd165, __cudart_i2opi_f;
	mov.u32 	%r507, -6;
	mov.u64 	%rd166, %rd21;

BB0_62:
	.pragma "nounroll";
	ld.const.u32 	%r344, [%rd165];
	// inline asm
	{
	mad.lo.cc.u32   %r342, %r344, %r88, %r508;
	madc.hi.u32     %r508, %r344, %r88,  0;
	}
	// inline asm
	st.local.u32 	[%rd166], %r342;
	add.s64 	%rd166, %rd166, 4;
	add.s64 	%rd165, %rd165, 4;
	add.s32 	%r507, %r507, 1;
	setp.ne.s32	%p44, %r507, 0;
	@%p44 bra 	BB0_62;

	and.b32  	%r347, %r87, 255;
	add.s32 	%r348, %r347, -128;
	shr.u32 	%r349, %r348, 5;
	and.b32  	%r93, %r86, -2147483648;
	st.local.u32 	[%rd21+24], %r508;
	mov.u32 	%r350, 6;
	sub.s32 	%r351, %r350, %r349;
	mul.wide.s32 	%rd111, %r351, 4;
	add.s64 	%rd41, %rd21, %rd111;
	ld.local.u32 	%r510, [%rd41];
	ld.local.u32 	%r509, [%rd41+-4];
	and.b32  	%r96, %r87, 31;
	setp.eq.s32	%p45, %r96, 0;
	@%p45 bra 	BB0_65;

	mov.u32 	%r352, 32;
	sub.s32 	%r353, %r352, %r96;
	shr.u32 	%r354, %r509, %r353;
	shl.b32 	%r355, %r510, %r96;
	add.s32 	%r510, %r354, %r355;
	ld.local.u32 	%r356, [%rd41+-8];
	shr.u32 	%r357, %r356, %r353;
	shl.b32 	%r358, %r509, %r96;
	add.s32 	%r509, %r357, %r358;

BB0_65:
	shr.u32 	%r359, %r509, 30;
	shl.b32 	%r360, %r510, 2;
	add.s32 	%r512, %r360, %r359;
	shl.b32 	%r102, %r509, 2;
	shr.u32 	%r361, %r512, 31;
	shr.u32 	%r362, %r510, 30;
	add.s32 	%r103, %r361, %r362;
	setp.eq.s32	%p46, %r361, 0;
	@%p46 bra 	BB0_66;

	not.b32 	%r363, %r512;
	neg.s32 	%r511, %r102;
	setp.eq.s32	%p47, %r102, 0;
	selp.u32	%r364, 1, 0, %p47;
	add.s32 	%r512, %r364, %r363;
	xor.b32  	%r513, %r93, -2147483648;
	bra.uni 	BB0_68;

BB0_66:
	mov.u32 	%r511, %r102;
	mov.u32 	%r513, %r93;

BB0_68:
	cvt.u64.u32	%rd112, %r512;
	cvt.u64.u32	%rd113, %r511;
	bfi.b64 	%rd114, %rd112, %rd113, 32, 32;
	cvt.rn.f64.s64	%fd7, %rd114;
	mul.f64 	%fd8, %fd7, 0d3BF921FB54442D19;
	cvt.rn.f32.f64	%f198, %fd8;
	neg.f32 	%f199, %f198;
	setp.eq.s32	%p48, %r513, 0;
	selp.f32	%f314, %f198, %f199, %p48;
	setp.eq.s32	%p49, %r93, 0;
	neg.s32 	%r365, %r103;
	selp.b32	%r514, %r103, %r365, %p49;

BB0_70:
	and.b32  	%r112, %r514, 1;
	setp.eq.s32	%p50, %r112, 0;
	selp.f32	%f55, %f314, 0f3F800000, %p50;
	mul.rn.f32 	%f56, %f314, %f314;
	fma.rn.f32 	%f57, %f56, %f55, %f148;
	mul.f32 	%f203, %f1, %f313;
	sub.f32 	%f58, %f22, %f203;
	mov.f32 	%f315, 0fB94D4153;
	@%p50 bra 	BB0_72;

	mov.f32 	%f204, 0fBAB607ED;
	mov.f32 	%f205, 0f37CBAC00;
	fma.rn.f32 	%f315, %f205, %f56, %f204;

BB0_72:
	selp.f32	%f206, 0f3C0885E4, 0f3D2AAABB, %p50;
	fma.rn.f32 	%f207, %f315, %f56, %f206;
	selp.f32	%f208, 0fBE2AAAA8, 0fBEFFFFFF, %p50;
	fma.rn.f32 	%f209, %f207, %f56, %f208;
	fma.rn.f32 	%f316, %f209, %f57, %f55;
	and.b32  	%r366, %r514, 2;
	setp.eq.s32	%p52, %r366, 0;
	@%p52 bra 	BB0_74;

	mov.f32 	%f211, 0fBF800000;
	fma.rn.f32 	%f316, %f316, %f211, %f148;

BB0_74:
	add.s64 	%rd115, %rd157, %rd4;
	mul.lo.s64 	%rd116, %rd115, 3;
	add.s64 	%rd117, %rd116, %rd20;
	shl.b64 	%rd118, %rd117, 2;
	add.s64 	%rd119, %rd1, %rd118;
	ld.global.f32 	%f64, [%rd119];
	sub.f32 	%f212, %f64, %f2;
	ld.global.f32 	%f65, [%rd119+4];
	sub.f32 	%f213, %f65, %f4;
	mul.f32 	%f214, %f213, %f213;
	fma.rn.f32 	%f215, %f212, %f212, %f214;
	ld.global.f32 	%f66, [%rd119+8];
	sub.f32 	%f216, %f66, %f6;
	fma.rn.f32 	%f217, %f216, %f216, %f215;
	sqrt.rn.f32 	%f218, %f217;
	mul.f32 	%f219, %f218, %f123;
	neg.f32 	%f67, %f219;
	mul.f32 	%f220, %f219, 0fBF22F983;
	cvt.rni.s32.f32	%r530, %f220;
	cvt.rn.f32.s32	%f221, %r530;
	fma.rn.f32 	%f223, %f221, %f139, %f67;
	fma.rn.f32 	%f225, %f221, %f141, %f223;
	fma.rn.f32 	%f320, %f221, %f143, %f225;
	abs.f32 	%f69, %f67;
	setp.leu.f32	%p53, %f69, 0f47CE4780;
	mov.u32 	%r522, %r530;
	mov.f32 	%f317, %f320;
	@%p53 bra 	BB0_85;

	setp.eq.f32	%p54, %f69, 0f7F800000;
	@%p54 bra 	BB0_84;
	bra.uni 	BB0_76;

BB0_84:
	mul.rn.f32 	%f317, %f67, %f148;
	mov.u32 	%r522, %r530;
	bra.uni 	BB0_85;

BB0_76:
	mov.b32 	 %r114, %f67;
	shr.u32 	%r115, %r114, 23;
	shl.b32 	%r369, %r114, 8;
	or.b32  	%r116, %r369, -2147483648;
	mov.u32 	%r516, 0;
	mov.u64 	%rd167, __cudart_i2opi_f;
	mov.u32 	%r515, -6;
	mov.u64 	%rd168, %rd21;

BB0_77:
	.pragma "nounroll";
	ld.const.u32 	%r372, [%rd167];
	// inline asm
	{
	mad.lo.cc.u32   %r370, %r372, %r116, %r516;
	madc.hi.u32     %r516, %r372, %r116,  0;
	}
	// inline asm
	st.local.u32 	[%rd168], %r370;
	add.s64 	%rd168, %rd168, 4;
	add.s64 	%rd167, %rd167, 4;
	add.s32 	%r515, %r515, 1;
	setp.ne.s32	%p55, %r515, 0;
	@%p55 bra 	BB0_77;

	and.b32  	%r375, %r115, 255;
	add.s32 	%r376, %r375, -128;
	shr.u32 	%r377, %r376, 5;
	and.b32  	%r121, %r114, -2147483648;
	st.local.u32 	[%rd21+24], %r516;
	mov.u32 	%r378, 6;
	sub.s32 	%r379, %r378, %r377;
	mul.wide.s32 	%rd121, %r379, 4;
	add.s64 	%rd46, %rd21, %rd121;
	ld.local.u32 	%r518, [%rd46];
	ld.local.u32 	%r517, [%rd46+-4];
	and.b32  	%r124, %r115, 31;
	setp.eq.s32	%p56, %r124, 0;
	@%p56 bra 	BB0_80;

	mov.u32 	%r380, 32;
	sub.s32 	%r381, %r380, %r124;
	shr.u32 	%r382, %r517, %r381;
	shl.b32 	%r383, %r518, %r124;
	add.s32 	%r518, %r382, %r383;
	ld.local.u32 	%r384, [%rd46+-8];
	shr.u32 	%r385, %r384, %r381;
	shl.b32 	%r386, %r517, %r124;
	add.s32 	%r517, %r385, %r386;

BB0_80:
	shr.u32 	%r387, %r517, 30;
	shl.b32 	%r388, %r518, 2;
	add.s32 	%r520, %r388, %r387;
	shl.b32 	%r130, %r517, 2;
	shr.u32 	%r389, %r520, 31;
	shr.u32 	%r390, %r518, 30;
	add.s32 	%r131, %r389, %r390;
	setp.eq.s32	%p57, %r389, 0;
	@%p57 bra 	BB0_81;

	not.b32 	%r391, %r520;
	neg.s32 	%r519, %r130;
	setp.eq.s32	%p58, %r130, 0;
	selp.u32	%r392, 1, 0, %p58;
	add.s32 	%r520, %r392, %r391;
	xor.b32  	%r521, %r121, -2147483648;
	bra.uni 	BB0_83;

BB0_81:
	mov.u32 	%r519, %r130;
	mov.u32 	%r521, %r121;

BB0_83:
	cvt.u64.u32	%rd122, %r520;
	cvt.u64.u32	%rd123, %r519;
	bfi.b64 	%rd124, %rd122, %rd123, 32, 32;
	cvt.rn.f64.s64	%fd9, %rd124;
	mul.f64 	%fd10, %fd9, 0d3BF921FB54442D19;
	cvt.rn.f32.f64	%f227, %fd10;
	neg.f32 	%f228, %f227;
	setp.eq.s32	%p59, %r521, 0;
	selp.f32	%f317, %f227, %f228, %p59;
	setp.eq.s32	%p60, %r121, 0;
	neg.s32 	%r393, %r131;
	selp.b32	%r522, %r131, %r393, %p60;

BB0_85:
	add.s32 	%r140, %r522, 1;
	and.b32  	%r141, %r140, 1;
	setp.eq.s32	%p61, %r141, 0;
	selp.f32	%f73, %f317, 0f3F800000, %p61;
	mul.rn.f32 	%f74, %f317, %f317;
	fma.rn.f32 	%f75, %f74, %f73, %f148;
	mul.f32 	%f232, %f1, %f316;
	sub.f32 	%f76, %f34, %f232;
	mov.f32 	%f318, 0fB94D4153;
	@%p61 bra 	BB0_87;

	mov.f32 	%f233, 0fBAB607ED;
	mov.f32 	%f234, 0f37CBAC00;
	fma.rn.f32 	%f318, %f234, %f74, %f233;

BB0_87:
	selp.f32	%f235, 0f3C0885E4, 0f3D2AAABB, %p61;
	fma.rn.f32 	%f236, %f318, %f74, %f235;
	selp.f32	%f237, 0fBE2AAAA8, 0fBEFFFFFF, %p61;
	fma.rn.f32 	%f238, %f236, %f74, %f237;
	fma.rn.f32 	%f319, %f238, %f75, %f73;
	and.b32  	%r394, %r140, 2;
	setp.eq.s32	%p63, %r394, 0;
	@%p63 bra 	BB0_89;

	mov.f32 	%f240, 0fBF800000;
	fma.rn.f32 	%f319, %f319, %f240, %f148;

BB0_89:
	@%p53 bra 	BB0_100;

	setp.eq.f32	%p65, %f69, 0f7F800000;
	@%p65 bra 	BB0_99;
	bra.uni 	BB0_91;

BB0_99:
	mul.rn.f32 	%f320, %f67, %f148;
	bra.uni 	BB0_100;

BB0_91:
	mov.b32 	 %r142, %f67;
	shr.u32 	%r143, %r142, 23;
	shl.b32 	%r397, %r142, 8;
	or.b32  	%r144, %r397, -2147483648;
	mov.u32 	%r524, 0;
	mov.u64 	%rd169, __cudart_i2opi_f;
	mov.u32 	%r523, -6;
	mov.u64 	%rd170, %rd21;

BB0_92:
	.pragma "nounroll";
	ld.const.u32 	%r400, [%rd169];
	// inline asm
	{
	mad.lo.cc.u32   %r398, %r400, %r144, %r524;
	madc.hi.u32     %r524, %r400, %r144,  0;
	}
	// inline asm
	st.local.u32 	[%rd170], %r398;
	add.s64 	%rd170, %rd170, 4;
	add.s64 	%rd169, %rd169, 4;
	add.s32 	%r523, %r523, 1;
	setp.ne.s32	%p66, %r523, 0;
	@%p66 bra 	BB0_92;

	and.b32  	%r403, %r143, 255;
	add.s32 	%r404, %r403, -128;
	shr.u32 	%r405, %r404, 5;
	and.b32  	%r149, %r142, -2147483648;
	st.local.u32 	[%rd21+24], %r524;
	mov.u32 	%r406, 6;
	sub.s32 	%r407, %r406, %r405;
	mul.wide.s32 	%rd126, %r407, 4;
	add.s64 	%rd51, %rd21, %rd126;
	ld.local.u32 	%r526, [%rd51];
	ld.local.u32 	%r525, [%rd51+-4];
	and.b32  	%r152, %r143, 31;
	setp.eq.s32	%p67, %r152, 0;
	@%p67 bra 	BB0_95;

	mov.u32 	%r408, 32;
	sub.s32 	%r409, %r408, %r152;
	shr.u32 	%r410, %r525, %r409;
	shl.b32 	%r411, %r526, %r152;
	add.s32 	%r526, %r410, %r411;
	ld.local.u32 	%r412, [%rd51+-8];
	shr.u32 	%r413, %r412, %r409;
	shl.b32 	%r414, %r525, %r152;
	add.s32 	%r525, %r413, %r414;

BB0_95:
	shr.u32 	%r415, %r525, 30;
	shl.b32 	%r416, %r526, 2;
	add.s32 	%r528, %r416, %r415;
	shl.b32 	%r158, %r525, 2;
	shr.u32 	%r417, %r528, 31;
	shr.u32 	%r418, %r526, 30;
	add.s32 	%r159, %r417, %r418;
	setp.eq.s32	%p68, %r417, 0;
	@%p68 bra 	BB0_96;

	not.b32 	%r419, %r528;
	neg.s32 	%r527, %r158;
	setp.eq.s32	%p69, %r158, 0;
	selp.u32	%r420, 1, 0, %p69;
	add.s32 	%r528, %r420, %r419;
	xor.b32  	%r529, %r149, -2147483648;
	bra.uni 	BB0_98;

BB0_96:
	mov.u32 	%r527, %r158;
	mov.u32 	%r529, %r149;

BB0_98:
	cvt.u64.u32	%rd127, %r528;
	cvt.u64.u32	%rd128, %r527;
	bfi.b64 	%rd129, %rd127, %rd128, 32, 32;
	cvt.rn.f64.s64	%fd11, %rd129;
	mul.f64 	%fd12, %fd11, 0d3BF921FB54442D19;
	cvt.rn.f32.f64	%f241, %fd12;
	neg.f32 	%f242, %f241;
	setp.eq.s32	%p70, %r529, 0;
	selp.f32	%f320, %f241, %f242, %p70;
	setp.eq.s32	%p71, %r149, 0;
	neg.s32 	%r421, %r159;
	selp.b32	%r530, %r159, %r421, %p71;

BB0_100:
	and.b32  	%r168, %r530, 1;
	setp.eq.s32	%p72, %r168, 0;
	selp.f32	%f85, %f320, 0f3F800000, %p72;
	mul.rn.f32 	%f86, %f320, %f320;
	fma.rn.f32 	%f87, %f86, %f85, %f148;
	mul.f32 	%f246, %f1, %f319;
	sub.f32 	%f88, %f58, %f246;
	mov.f32 	%f321, 0fB94D4153;
	@%p72 bra 	BB0_102;

	mov.f32 	%f247, 0fBAB607ED;
	mov.f32 	%f248, 0f37CBAC00;
	fma.rn.f32 	%f321, %f248, %f86, %f247;

BB0_102:
	selp.f32	%f249, 0f3C0885E4, 0f3D2AAABB, %p72;
	fma.rn.f32 	%f250, %f321, %f86, %f249;
	selp.f32	%f251, 0fBE2AAAA8, 0fBEFFFFFF, %p72;
	fma.rn.f32 	%f252, %f250, %f86, %f251;
	fma.rn.f32 	%f322, %f252, %f87, %f85;
	and.b32  	%r422, %r530, 2;
	setp.eq.s32	%p74, %r422, 0;
	@%p74 bra 	BB0_104;

	mov.f32 	%f254, 0fBF800000;
	fma.rn.f32 	%f322, %f322, %f254, %f148;

BB0_104:
	sub.f32 	%f255, %f64, %f35;
	sub.f32 	%f256, %f65, %f36;
	mul.f32 	%f257, %f256, %f256;
	fma.rn.f32 	%f258, %f255, %f255, %f257;
	sub.f32 	%f259, %f66, %f37;
	fma.rn.f32 	%f260, %f259, %f259, %f258;
	sqrt.rn.f32 	%f261, %f260;
	mul.f32 	%f262, %f261, %f123;
	neg.f32 	%f94, %f262;
	mul.f32 	%f263, %f262, 0fBF22F983;
	cvt.rni.s32.f32	%r546, %f263;
	cvt.rn.f32.s32	%f264, %r546;
	fma.rn.f32 	%f266, %f264, %f139, %f94;
	fma.rn.f32 	%f268, %f264, %f141, %f266;
	fma.rn.f32 	%f326, %f264, %f143, %f268;
	abs.f32 	%f96, %f94;
	setp.leu.f32	%p75, %f96, 0f47CE4780;
	mov.u32 	%r538, %r546;
	mov.f32 	%f323, %f326;
	@%p75 bra 	BB0_115;

	setp.eq.f32	%p76, %f96, 0f7F800000;
	@%p76 bra 	BB0_114;
	bra.uni 	BB0_106;

BB0_114:
	mul.rn.f32 	%f323, %f94, %f148;
	mov.u32 	%r538, %r546;
	bra.uni 	BB0_115;

BB0_106:
	mov.b32 	 %r170, %f94;
	shr.u32 	%r171, %r170, 23;
	shl.b32 	%r425, %r170, 8;
	or.b32  	%r172, %r425, -2147483648;
	mov.u32 	%r532, 0;
	mov.u64 	%rd171, __cudart_i2opi_f;
	mov.u32 	%r531, -6;
	mov.u64 	%rd172, %rd21;

BB0_107:
	.pragma "nounroll";
	ld.const.u32 	%r428, [%rd171];
	// inline asm
	{
	mad.lo.cc.u32   %r426, %r428, %r172, %r532;
	madc.hi.u32     %r532, %r428, %r172,  0;
	}
	// inline asm
	st.local.u32 	[%rd172], %r426;
	add.s64 	%rd172, %rd172, 4;
	add.s64 	%rd171, %rd171, 4;
	add.s32 	%r531, %r531, 1;
	setp.ne.s32	%p77, %r531, 0;
	@%p77 bra 	BB0_107;

	and.b32  	%r431, %r171, 255;
	add.s32 	%r432, %r431, -128;
	shr.u32 	%r433, %r432, 5;
	and.b32  	%r177, %r170, -2147483648;
	st.local.u32 	[%rd21+24], %r532;
	mov.u32 	%r434, 6;
	sub.s32 	%r435, %r434, %r433;
	mul.wide.s32 	%rd131, %r435, 4;
	add.s64 	%rd56, %rd21, %rd131;
	ld.local.u32 	%r534, [%rd56];
	ld.local.u32 	%r533, [%rd56+-4];
	and.b32  	%r180, %r171, 31;
	setp.eq.s32	%p78, %r180, 0;
	@%p78 bra 	BB0_110;

	mov.u32 	%r436, 32;
	sub.s32 	%r437, %r436, %r180;
	shr.u32 	%r438, %r533, %r437;
	shl.b32 	%r439, %r534, %r180;
	add.s32 	%r534, %r438, %r439;
	ld.local.u32 	%r440, [%rd56+-8];
	shr.u32 	%r441, %r440, %r437;
	shl.b32 	%r442, %r533, %r180;
	add.s32 	%r533, %r441, %r442;

BB0_110:
	shr.u32 	%r443, %r533, 30;
	shl.b32 	%r444, %r534, 2;
	add.s32 	%r536, %r444, %r443;
	shl.b32 	%r186, %r533, 2;
	shr.u32 	%r445, %r536, 31;
	shr.u32 	%r446, %r534, 30;
	add.s32 	%r187, %r445, %r446;
	setp.eq.s32	%p79, %r445, 0;
	@%p79 bra 	BB0_111;

	not.b32 	%r447, %r536;
	neg.s32 	%r535, %r186;
	setp.eq.s32	%p80, %r186, 0;
	selp.u32	%r448, 1, 0, %p80;
	add.s32 	%r536, %r448, %r447;
	xor.b32  	%r537, %r177, -2147483648;
	bra.uni 	BB0_113;

BB0_111:
	mov.u32 	%r535, %r186;
	mov.u32 	%r537, %r177;

BB0_113:
	cvt.u64.u32	%rd132, %r536;
	cvt.u64.u32	%rd133, %r535;
	bfi.b64 	%rd134, %rd132, %rd133, 32, 32;
	cvt.rn.f64.s64	%fd13, %rd134;
	mul.f64 	%fd14, %fd13, 0d3BF921FB54442D19;
	cvt.rn.f32.f64	%f270, %fd14;
	neg.f32 	%f271, %f270;
	setp.eq.s32	%p81, %r537, 0;
	selp.f32	%f323, %f270, %f271, %p81;
	setp.eq.s32	%p82, %r177, 0;
	neg.s32 	%r449, %r187;
	selp.b32	%r538, %r187, %r449, %p82;

BB0_115:
	add.s32 	%r196, %r538, 1;
	and.b32  	%r197, %r196, 1;
	setp.eq.s32	%p83, %r197, 0;
	selp.f32	%f100, %f323, 0f3F800000, %p83;
	mul.rn.f32 	%f101, %f323, %f323;
	fma.rn.f32 	%f102, %f101, %f100, %f148;
	mul.f32 	%f275, %f1, %f322;
	sub.f32 	%f103, %f76, %f275;
	mov.f32 	%f324, 0fB94D4153;
	@%p83 bra 	BB0_117;

	mov.f32 	%f276, 0fBAB607ED;
	mov.f32 	%f277, 0f37CBAC00;
	fma.rn.f32 	%f324, %f277, %f101, %f276;

BB0_117:
	selp.f32	%f278, 0f3C0885E4, 0f3D2AAABB, %p83;
	fma.rn.f32 	%f279, %f324, %f101, %f278;
	selp.f32	%f280, 0fBE2AAAA8, 0fBEFFFFFF, %p83;
	fma.rn.f32 	%f281, %f279, %f101, %f280;
	fma.rn.f32 	%f325, %f281, %f102, %f100;
	and.b32  	%r450, %r196, 2;
	setp.eq.s32	%p85, %r450, 0;
	@%p85 bra 	BB0_119;

	mov.f32 	%f283, 0fBF800000;
	fma.rn.f32 	%f325, %f325, %f283, %f148;

BB0_119:
	fma.rn.f32 	%f109, %f1, %f325, %f88;
	@%p75 bra 	BB0_130;

	setp.eq.f32	%p87, %f96, 0f7F800000;
	@%p87 bra 	BB0_129;
	bra.uni 	BB0_121;

BB0_129:
	mul.rn.f32 	%f326, %f94, %f148;
	bra.uni 	BB0_130;

BB0_121:
	mov.b32 	 %r198, %f94;
	shr.u32 	%r199, %r198, 23;
	shl.b32 	%r453, %r198, 8;
	or.b32  	%r200, %r453, -2147483648;
	mov.u32 	%r540, 0;
	mov.u64 	%rd173, __cudart_i2opi_f;
	mov.u32 	%r539, -6;
	mov.u64 	%rd174, %rd21;

BB0_122:
	.pragma "nounroll";
	ld.const.u32 	%r456, [%rd173];
	// inline asm
	{
	mad.lo.cc.u32   %r454, %r456, %r200, %r540;
	madc.hi.u32     %r540, %r456, %r200,  0;
	}
	// inline asm
	st.local.u32 	[%rd174], %r454;
	add.s64 	%rd174, %rd174, 4;
	add.s64 	%rd173, %rd173, 4;
	add.s32 	%r539, %r539, 1;
	setp.ne.s32	%p88, %r539, 0;
	@%p88 bra 	BB0_122;

	and.b32  	%r459, %r199, 255;
	add.s32 	%r460, %r459, -128;
	shr.u32 	%r461, %r460, 5;
	and.b32  	%r205, %r198, -2147483648;
	st.local.u32 	[%rd21+24], %r540;
	mov.u32 	%r462, 6;
	sub.s32 	%r463, %r462, %r461;
	mul.wide.s32 	%rd136, %r463, 4;
	add.s64 	%rd61, %rd21, %rd136;
	ld.local.u32 	%r542, [%rd61];
	ld.local.u32 	%r541, [%rd61+-4];
	and.b32  	%r208, %r199, 31;
	setp.eq.s32	%p89, %r208, 0;
	@%p89 bra 	BB0_125;

	mov.u32 	%r464, 32;
	sub.s32 	%r465, %r464, %r208;
	shr.u32 	%r466, %r541, %r465;
	shl.b32 	%r467, %r542, %r208;
	add.s32 	%r542, %r466, %r467;
	ld.local.u32 	%r468, [%rd61+-8];
	shr.u32 	%r469, %r468, %r465;
	shl.b32 	%r470, %r541, %r208;
	add.s32 	%r541, %r469, %r470;

BB0_125:
	shr.u32 	%r471, %r541, 30;
	shl.b32 	%r472, %r542, 2;
	add.s32 	%r544, %r472, %r471;
	shl.b32 	%r214, %r541, 2;
	shr.u32 	%r473, %r544, 31;
	shr.u32 	%r474, %r542, 30;
	add.s32 	%r215, %r473, %r474;
	setp.eq.s32	%p90, %r473, 0;
	@%p90 bra 	BB0_126;

	not.b32 	%r475, %r544;
	neg.s32 	%r543, %r214;
	setp.eq.s32	%p91, %r214, 0;
	selp.u32	%r476, 1, 0, %p91;
	add.s32 	%r544, %r476, %r475;
	xor.b32  	%r545, %r205, -2147483648;
	bra.uni 	BB0_128;

BB0_126:
	mov.u32 	%r543, %r214;
	mov.u32 	%r545, %r205;

BB0_128:
	cvt.u64.u32	%rd137, %r544;
	cvt.u64.u32	%rd138, %r543;
	bfi.b64 	%rd139, %rd137, %rd138, 32, 32;
	cvt.rn.f64.s64	%fd15, %rd139;
	mul.f64 	%fd16, %fd15, 0d3BF921FB54442D19;
	cvt.rn.f32.f64	%f284, %fd16;
	neg.f32 	%f285, %f284;
	setp.eq.s32	%p92, %r545, 0;
	selp.f32	%f326, %f284, %f285, %p92;
	setp.eq.s32	%p93, %r205, 0;
	neg.s32 	%r477, %r215;
	selp.b32	%r546, %r215, %r477, %p93;

BB0_130:
	and.b32  	%r224, %r546, 1;
	setp.eq.s32	%p94, %r224, 0;
	selp.f32	%f113, %f326, 0f3F800000, %p94;
	mul.rn.f32 	%f114, %f326, %f326;
	fma.rn.f32 	%f115, %f114, %f113, %f148;
	mov.f32 	%f327, 0fB94D4153;
	@%p94 bra 	BB0_132;

	mov.f32 	%f289, 0fBAB607ED;
	mov.f32 	%f290, 0f37CBAC00;
	fma.rn.f32 	%f327, %f290, %f114, %f289;

BB0_132:
	selp.f32	%f291, 0f3C0885E4, 0f3D2AAABB, %p94;
	fma.rn.f32 	%f292, %f327, %f114, %f291;
	selp.f32	%f293, 0fBE2AAAA8, 0fBEFFFFFF, %p94;
	fma.rn.f32 	%f294, %f292, %f114, %f293;
	fma.rn.f32 	%f328, %f294, %f115, %f113;
	and.b32  	%r478, %r546, 2;
	setp.eq.s32	%p96, %r478, 0;
	@%p96 bra 	BB0_134;

	mov.f32 	%f296, 0fBF800000;
	fma.rn.f32 	%f328, %f328, %f296, %f148;

BB0_134:
	ld.param.u32 	%r482, [_Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_12];
	ld.param.u32 	%r481, [_Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_10];
	ld.param.u32 	%r480, [_Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_8];
	ld.param.f32 	%f304, [_Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_7];
	ld.param.u32 	%r479, [_Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_5];
	cvta.to.global.u64 	%rd140, %rd67;
	fma.rn.f32 	%f297, %f1, %f328, %f103;
	shl.b64 	%rd141, %rd12, 2;
	add.s64 	%rd142, %rd140, %rd141;
	ld.global.f32 	%f298, [%rd142];
	shl.b64 	%rd143, %rd8, 2;
	add.s64 	%rd144, %rd140, %rd143;
	ld.global.f32 	%f299, [%rd144];
	mul.f32 	%f300, %f299, %f298;
	div.rn.f32 	%f301, %f300, %f304;
	cvt.s64.s32	%rd145, %r480;
	sub.s64 	%rd146, %rd8, %rd145;
	cvt.s64.s32	%rd147, %r481;
	sub.s64 	%rd148, %rd12, %rd147;
	mul.f32 	%f121, %f109, %f301;
	cvt.s64.s32	%rd149, %r482;
	mul.lo.s64 	%rd150, %rd146, %rd149;
	add.s64 	%rd151, %rd148, %rd150;
	cvta.to.global.u64 	%rd152, %rd64;
	shl.b64 	%rd153, %rd151, 2;
	add.s64 	%rd62, %rd152, %rd153;
	mul.f32 	%f122, %f297, %f301;
	cvta.to.global.u64 	%rd154, %rd65;
	add.s64 	%rd63, %rd154, %rd153;
	setp.eq.s32	%p97, %r479, 1;
	@%p97 bra 	BB0_136;
	bra.uni 	BB0_135;

BB0_136:
	st.global.f32 	[%rd62], %f121;
	st.global.f32 	[%rd63], %f122;
	bra.uni 	BB0_137;

BB0_135:
	atom.global.add.f32 	%f302, [%rd62], %f121;
	atom.global.add.f32 	%f303, [%rd63], %f122;

BB0_137:
	ret;
}

	// .globl	_Z8solveTEdPdS_PKdS1_diS1_diiiii
.visible .entry _Z8solveTEdPdS_PKdS1_diS1_diiiii(
	.param .u64 _Z8solveTEdPdS_PKdS1_diS1_diiiii_param_0,
	.param .u64 _Z8solveTEdPdS_PKdS1_diS1_diiiii_param_1,
	.param .u64 _Z8solveTEdPdS_PKdS1_diS1_diiiii_param_2,
	.param .u64 _Z8solveTEdPdS_PKdS1_diS1_diiiii_param_3,
	.param .f64 _Z8solveTEdPdS_PKdS1_diS1_diiiii_param_4,
	.param .u32 _Z8solveTEdPdS_PKdS1_diS1_diiiii_param_5,
	.param .u64 _Z8solveTEdPdS_PKdS1_diS1_diiiii_param_6,
	.param .f64 _Z8solveTEdPdS_PKdS1_diS1_diiiii_param_7,
	.param .u32 _Z8solveTEdPdS_PKdS1_diS1_diiiii_param_8,
	.param .u32 _Z8solveTEdPdS_PKdS1_diS1_diiiii_param_9,
	.param .u32 _Z8solveTEdPdS_PKdS1_diS1_diiiii_param_10,
	.param .u32 _Z8solveTEdPdS_PKdS1_diS1_diiiii_param_11,
	.param .u32 _Z8solveTEdPdS_PKdS1_diS1_diiiii_param_12
)
{
	.local .align 4 .b8 	__local_depot1[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<50>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<129>;
	.reg .f64 	%fd<428>;
	.reg .b64 	%rd<150>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd37, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_2];
	ld.param.u64 	%rd39, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_3];
	ld.param.f64 	%fd111, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_4];
	ld.param.u32 	%r33, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_5];
	ld.param.u32 	%r34, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_8];
	ld.param.u32 	%r37, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_9];
	ld.param.u32 	%r35, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_10];
	ld.param.u32 	%r38, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_11];
	cvta.to.global.u64 	%rd1, %rd39;
	add.u64 	%rd40, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mov.u32 	%r39, %ctaid.x;
	mov.u32 	%r40, %ntid.x;
	mov.u32 	%r41, %tid.x;
	mad.lo.s32 	%r42, %r34, %r33, %r41;
	mad.lo.s32 	%r43, %r39, %r40, %r42;
	cvt.u64.u32	%rd10, %r43;
	mov.u32 	%r44, %ctaid.y;
	mov.u32 	%r45, %ntid.y;
	mov.u32 	%r46, %tid.y;
	mad.lo.s32 	%r47, %r35, %r33, %r46;
	mad.lo.s32 	%r48, %r44, %r45, %r47;
	cvt.u64.u32	%rd11, %r48;
	mul.lo.s32 	%r49, %r37, %r33;
	cvt.s64.s32	%rd48, %r49;
	mul.lo.s32 	%r50, %r38, %r33;
	cvt.s64.s32	%rd49, %r50;
	setp.ge.u64	%p1, %rd11, %rd49;
	setp.ge.u64	%p2, %rd10, %rd48;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB1_89;

	cvt.s64.s32	%rd12, %r33;
	and.b64  	%rd50, %rd12, -4294967296;
	setp.eq.s64	%p4, %rd50, 0;
	@%p4 bra 	BB1_3;

	div.u64 	%rd146, %rd10, %rd12;
	bra.uni 	BB1_4;

BB1_3:
	cvt.u32.u64	%r51, %rd12;
	cvt.u32.u64	%r52, %rd10;
	div.u32 	%r53, %r52, %r51;
	cvt.u64.u32	%rd146, %r53;

BB1_4:
	cvt.rn.f32.u64	%f1, %rd146;
	cvt.rmi.f32.f32	%f2, %f1;
	cvt.rzi.u64.f32	%rd16, %f2;
	@%p4 bra 	BB1_6;

	div.u64 	%rd147, %rd11, %rd12;
	bra.uni 	BB1_7;

BB1_6:
	cvt.u32.u64	%r54, %rd12;
	cvt.u32.u64	%r55, %rd11;
	div.u32 	%r56, %r55, %r54;
	cvt.u64.u32	%rd147, %r56;

BB1_7:
	cvt.rn.f32.u64	%f3, %rd147;
	cvt.rmi.f32.f32	%f4, %f3;
	cvt.rzi.u64.f32	%rd20, %f4;
	setp.gt.u64	%p6, %rd16, %rd20;
	@%p6 bra 	BB1_89;

	@%p4 bra 	BB1_10;

	rem.u64 	%rd148, %rd10, %rd12;
	bra.uni 	BB1_11;

BB1_10:
	cvt.u32.u64	%r57, %rd12;
	cvt.u32.u64	%r58, %rd10;
	rem.u32 	%r59, %r58, %r57;
	cvt.u64.u32	%rd148, %r59;

BB1_11:
	@%p4 bra 	BB1_13;

	rem.u64 	%rd149, %rd11, %rd12;
	bra.uni 	BB1_14;

BB1_13:
	cvt.u32.u64	%r60, %rd12;
	cvt.u32.u64	%r61, %rd11;
	rem.u32 	%r62, %r61, %r60;
	cvt.u64.u32	%rd149, %r62;

BB1_14:
	mul.lo.s64 	%rd54, %rd148, %rd12;
	add.s64 	%rd55, %rd54, %rd149;
	cvta.to.global.u64 	%rd56, %rd37;
	shl.b64 	%rd57, %rd55, 3;
	add.s64 	%rd58, %rd56, %rd57;
	ld.global.f64 	%fd1, [%rd58];
	mul.lo.s64 	%rd59, %rd12, 6;
	mul.lo.s64 	%rd27, %rd59, %rd16;
	mul.lo.s64 	%rd28, %rd59, %rd20;
	mul.lo.s64 	%rd60, %rd149, 3;
	add.s64 	%rd61, %rd60, %rd27;
	shl.b64 	%rd62, %rd61, 3;
	add.s64 	%rd29, %rd1, %rd62;
	mul.lo.s64 	%rd63, %rd148, 3;
	add.s64 	%rd64, %rd63, %rd28;
	shl.b64 	%rd65, %rd64, 3;
	add.s64 	%rd30, %rd1, %rd65;
	ld.global.f64 	%fd113, [%rd29];
	ld.global.f64 	%fd114, [%rd30];
	sub.f64 	%fd115, %fd114, %fd113;
	ld.global.f64 	%fd116, [%rd29+8];
	ld.global.f64 	%fd117, [%rd30+8];
	sub.f64 	%fd118, %fd117, %fd116;
	mul.f64 	%fd119, %fd118, %fd118;
	fma.rn.f64 	%fd120, %fd115, %fd115, %fd119;
	ld.global.f64 	%fd121, [%rd29+16];
	ld.global.f64 	%fd122, [%rd30+16];
	sub.f64 	%fd123, %fd122, %fd121;
	fma.rn.f64 	%fd124, %fd123, %fd123, %fd120;
	sqrt.rn.f64 	%fd125, %fd124;
	mul.f64 	%fd126, %fd125, %fd111;
	neg.f64 	%fd400, %fd126;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r63}, %fd400;
	}
	and.b32  	%r1, %r63, 2147483647;
	setp.ne.s32	%p9, %r1, 2146435072;
	mov.f64 	%fd396, %fd400;
	@%p9 bra 	BB1_17;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r64, %temp}, %fd400;
	}
	setp.ne.s32	%p10, %r64, 0;
	mov.f64 	%fd396, %fd400;
	@%p10 bra 	BB1_17;

	mov.f64 	%fd127, 0d0000000000000000;
	mul.rn.f64 	%fd396, %fd400, %fd127;

BB1_17:
	mul.f64 	%fd128, %fd396, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r121, %fd128;
	st.local.u32 	[%rd2], %r121;
	cvt.rn.f64.s32	%fd129, %r121;
	neg.f64 	%fd130, %fd129;
	mov.f64 	%fd131, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd132, %fd130, %fd131, %fd396;
	mov.f64 	%fd133, 0d3C91A62633145C00;
	fma.rn.f64 	%fd134, %fd130, %fd133, %fd132;
	mov.f64 	%fd135, 0d397B839A252049C0;
	fma.rn.f64 	%fd397, %fd130, %fd135, %fd134;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r65}, %fd396;
	}
	and.b32  	%r66, %r65, 2145386496;
	setp.lt.u32	%p11, %r66, 1105199104;
	@%p11 bra 	BB1_19;

	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd396;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd40;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd397, [retval0+0];
	
	//{
	}// Callseq End 0
	ld.local.u32 	%r121, [%rd2];

BB1_19:
	add.s32 	%r5, %r121, 1;
	and.b32  	%r67, %r5, 1;
	shl.b32 	%r68, %r67, 3;
	setp.eq.s32	%p12, %r67, 0;
	selp.f64	%fd136, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p12;
	mul.wide.u32 	%rd67, %r68, 8;
	mov.u64 	%rd68, __cudart_sin_cos_coeffs;
	add.s64 	%rd69, %rd67, %rd68;
	ld.const.f64 	%fd137, [%rd69+8];
	mul.rn.f64 	%fd8, %fd397, %fd397;
	fma.rn.f64 	%fd138, %fd136, %fd8, %fd137;
	ld.const.f64 	%fd139, [%rd69+16];
	fma.rn.f64 	%fd140, %fd138, %fd8, %fd139;
	ld.const.f64 	%fd141, [%rd69+24];
	fma.rn.f64 	%fd142, %fd140, %fd8, %fd141;
	ld.const.f64 	%fd143, [%rd69+32];
	fma.rn.f64 	%fd144, %fd142, %fd8, %fd143;
	ld.const.f64 	%fd145, [%rd69+40];
	fma.rn.f64 	%fd146, %fd144, %fd8, %fd145;
	ld.const.f64 	%fd147, [%rd69+48];
	fma.rn.f64 	%fd9, %fd146, %fd8, %fd147;
	fma.rn.f64 	%fd398, %fd9, %fd397, %fd397;
	@%p12 bra 	BB1_21;

	mov.f64 	%fd148, 0d3FF0000000000000;
	fma.rn.f64 	%fd398, %fd9, %fd8, %fd148;

BB1_21:
	and.b32  	%r69, %r5, 2;
	setp.eq.s32	%p13, %r69, 0;
	@%p13 bra 	BB1_23;

	mov.f64 	%fd149, 0d0000000000000000;
	mov.f64 	%fd150, 0dBFF0000000000000;
	fma.rn.f64 	%fd398, %fd398, %fd150, %fd149;

BB1_23:
	fma.rn.f64 	%fd15, %fd1, %fd398, 0d0000000000000000;
	@%p9 bra 	BB1_26;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r70, %temp}, %fd400;
	}
	setp.ne.s32	%p15, %r70, 0;
	@%p15 bra 	BB1_26;

	mov.f64 	%fd151, 0d0000000000000000;
	mul.rn.f64 	%fd400, %fd400, %fd151;

BB1_26:
	mov.f64 	%fd377, 0d3C91A62633145C00;
	mov.f64 	%fd376, 0d3FF921FB54442D18;
	mul.f64 	%fd152, %fd400, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r122, %fd152;
	st.local.u32 	[%rd2], %r122;
	cvt.rn.f64.s32	%fd153, %r122;
	neg.f64 	%fd154, %fd153;
	fma.rn.f64 	%fd156, %fd154, %fd376, %fd400;
	fma.rn.f64 	%fd158, %fd154, %fd377, %fd156;
	fma.rn.f64 	%fd401, %fd154, %fd135, %fd158;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r71}, %fd400;
	}
	and.b32  	%r72, %r71, 2145386496;
	setp.lt.u32	%p16, %r72, 1105199104;
	@%p16 bra 	BB1_28;

	add.u64 	%rd143, %SP, 0;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd400;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd143;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd401, [retval0+0];
	
	//{
	}// Callseq End 1
	ld.local.u32 	%r122, [%rd2];

BB1_28:
	mov.u64 	%rd121, __cudart_sin_cos_coeffs;
	and.b32  	%r73, %r122, 1;
	shl.b32 	%r74, %r73, 3;
	setp.eq.s32	%p17, %r73, 0;
	selp.f64	%fd160, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p17;
	mul.wide.u32 	%rd71, %r74, 8;
	add.s64 	%rd73, %rd71, %rd121;
	ld.const.f64 	%fd161, [%rd73+8];
	mul.rn.f64 	%fd21, %fd401, %fd401;
	fma.rn.f64 	%fd162, %fd160, %fd21, %fd161;
	ld.const.f64 	%fd163, [%rd73+16];
	fma.rn.f64 	%fd164, %fd162, %fd21, %fd163;
	ld.const.f64 	%fd165, [%rd73+24];
	fma.rn.f64 	%fd166, %fd164, %fd21, %fd165;
	ld.const.f64 	%fd167, [%rd73+32];
	fma.rn.f64 	%fd168, %fd166, %fd21, %fd167;
	ld.const.f64 	%fd169, [%rd73+40];
	fma.rn.f64 	%fd170, %fd168, %fd21, %fd169;
	ld.const.f64 	%fd171, [%rd73+48];
	fma.rn.f64 	%fd22, %fd170, %fd21, %fd171;
	fma.rn.f64 	%fd402, %fd22, %fd401, %fd401;
	@%p17 bra 	BB1_30;

	mov.f64 	%fd172, 0d3FF0000000000000;
	fma.rn.f64 	%fd402, %fd22, %fd21, %fd172;

BB1_30:
	and.b32  	%r75, %r122, 2;
	setp.eq.s32	%p18, %r75, 0;
	@%p18 bra 	BB1_32;

	mov.f64 	%fd173, 0d0000000000000000;
	mov.f64 	%fd174, 0dBFF0000000000000;
	fma.rn.f64 	%fd402, %fd402, %fd174, %fd173;

BB1_32:
	ld.param.u32 	%r119, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_5];
	cvt.s64.s32	%rd144, %r119;
	ld.param.f64 	%fd372, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_4];
	ld.param.u64 	%rd123, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_3];
	cvta.to.global.u64 	%rd122, %rd123;
	fma.rn.f64 	%fd28, %fd1, %fd402, 0d0000000000000000;
	add.s64 	%rd74, %rd149, %rd144;
	mul.lo.s64 	%rd75, %rd74, 3;
	add.s64 	%rd76, %rd75, %rd27;
	shl.b64 	%rd77, %rd76, 3;
	add.s64 	%rd31, %rd122, %rd77;
	ld.global.f64 	%fd175, [%rd31];
	ld.global.f64 	%fd176, [%rd30];
	sub.f64 	%fd177, %fd176, %fd175;
	ld.global.f64 	%fd178, [%rd31+8];
	ld.global.f64 	%fd179, [%rd30+8];
	sub.f64 	%fd180, %fd179, %fd178;
	mul.f64 	%fd181, %fd180, %fd180;
	fma.rn.f64 	%fd182, %fd177, %fd177, %fd181;
	ld.global.f64 	%fd183, [%rd31+16];
	ld.global.f64 	%fd184, [%rd30+16];
	sub.f64 	%fd185, %fd184, %fd183;
	fma.rn.f64 	%fd186, %fd185, %fd185, %fd182;
	sqrt.rn.f64 	%fd187, %fd186;
	mul.f64 	%fd188, %fd187, %fd372;
	neg.f64 	%fd408, %fd188;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r76}, %fd408;
	}
	and.b32  	%r9, %r76, 2147483647;
	setp.ne.s32	%p19, %r9, 2146435072;
	mov.f64 	%fd404, %fd408;
	@%p19 bra 	BB1_35;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r77, %temp}, %fd408;
	}
	setp.ne.s32	%p20, %r77, 0;
	mov.f64 	%fd404, %fd408;
	@%p20 bra 	BB1_35;

	mov.f64 	%fd189, 0d0000000000000000;
	mul.rn.f64 	%fd404, %fd408, %fd189;

BB1_35:
	mov.f64 	%fd390, 0d397B839A252049C0;
	mov.f64 	%fd379, 0d3C91A62633145C00;
	mov.f64 	%fd378, 0d3FF921FB54442D18;
	mul.f64 	%fd190, %fd404, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r123, %fd190;
	st.local.u32 	[%rd2], %r123;
	cvt.rn.f64.s32	%fd191, %r123;
	neg.f64 	%fd192, %fd191;
	fma.rn.f64 	%fd194, %fd192, %fd378, %fd404;
	fma.rn.f64 	%fd196, %fd192, %fd379, %fd194;
	fma.rn.f64 	%fd405, %fd192, %fd390, %fd196;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r78}, %fd404;
	}
	and.b32  	%r79, %r78, 2145386496;
	setp.lt.u32	%p21, %r79, 1105199104;
	@%p21 bra 	BB1_37;

	add.u64 	%rd142, %SP, 0;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd404;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd142;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd405, [retval0+0];
	
	//{
	}// Callseq End 2
	ld.local.u32 	%r123, [%rd2];

BB1_37:
	mov.u64 	%rd124, __cudart_sin_cos_coeffs;
	add.s32 	%r13, %r123, 1;
	and.b32  	%r80, %r13, 1;
	shl.b32 	%r81, %r80, 3;
	setp.eq.s32	%p22, %r80, 0;
	selp.f64	%fd198, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p22;
	mul.wide.u32 	%rd79, %r81, 8;
	add.s64 	%rd81, %rd79, %rd124;
	ld.const.f64 	%fd199, [%rd81+8];
	mul.rn.f64 	%fd35, %fd405, %fd405;
	fma.rn.f64 	%fd200, %fd198, %fd35, %fd199;
	ld.const.f64 	%fd201, [%rd81+16];
	fma.rn.f64 	%fd202, %fd200, %fd35, %fd201;
	ld.const.f64 	%fd203, [%rd81+24];
	fma.rn.f64 	%fd204, %fd202, %fd35, %fd203;
	ld.const.f64 	%fd205, [%rd81+32];
	fma.rn.f64 	%fd206, %fd204, %fd35, %fd205;
	ld.const.f64 	%fd207, [%rd81+40];
	fma.rn.f64 	%fd208, %fd206, %fd35, %fd207;
	ld.const.f64 	%fd209, [%rd81+48];
	fma.rn.f64 	%fd36, %fd208, %fd35, %fd209;
	fma.rn.f64 	%fd406, %fd36, %fd405, %fd405;
	@%p22 bra 	BB1_39;

	mov.f64 	%fd210, 0d3FF0000000000000;
	fma.rn.f64 	%fd406, %fd36, %fd35, %fd210;

BB1_39:
	and.b32  	%r82, %r13, 2;
	setp.eq.s32	%p23, %r82, 0;
	@%p23 bra 	BB1_41;

	mov.f64 	%fd211, 0d0000000000000000;
	mov.f64 	%fd212, 0dBFF0000000000000;
	fma.rn.f64 	%fd406, %fd406, %fd212, %fd211;

BB1_41:
	@%p19 bra 	BB1_44;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r83, %temp}, %fd408;
	}
	setp.ne.s32	%p25, %r83, 0;
	@%p25 bra 	BB1_44;

	mov.f64 	%fd213, 0d0000000000000000;
	mul.rn.f64 	%fd408, %fd408, %fd213;

BB1_44:
	mov.f64 	%fd391, 0d397B839A252049C0;
	mov.f64 	%fd381, 0d3C91A62633145C00;
	mov.f64 	%fd380, 0d3FF921FB54442D18;
	mul.f64 	%fd214, %fd408, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r124, %fd214;
	st.local.u32 	[%rd2], %r124;
	cvt.rn.f64.s32	%fd215, %r124;
	neg.f64 	%fd216, %fd215;
	fma.rn.f64 	%fd218, %fd216, %fd380, %fd408;
	fma.rn.f64 	%fd220, %fd216, %fd381, %fd218;
	fma.rn.f64 	%fd409, %fd216, %fd391, %fd220;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r84}, %fd408;
	}
	and.b32  	%r85, %r84, 2145386496;
	mul.f64 	%fd222, %fd1, %fd406;
	sub.f64 	%fd45, %fd15, %fd222;
	setp.lt.u32	%p26, %r85, 1105199104;
	@%p26 bra 	BB1_46;

	add.u64 	%rd141, %SP, 0;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd408;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd141;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd409, [retval0+0];
	
	//{
	}// Callseq End 3
	ld.local.u32 	%r124, [%rd2];

BB1_46:
	mov.u64 	%rd125, __cudart_sin_cos_coeffs;
	and.b32  	%r86, %r124, 1;
	shl.b32 	%r87, %r86, 3;
	setp.eq.s32	%p27, %r86, 0;
	selp.f64	%fd223, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p27;
	mul.wide.u32 	%rd83, %r87, 8;
	add.s64 	%rd85, %rd83, %rd125;
	ld.const.f64 	%fd224, [%rd85+8];
	mul.rn.f64 	%fd48, %fd409, %fd409;
	fma.rn.f64 	%fd225, %fd223, %fd48, %fd224;
	ld.const.f64 	%fd226, [%rd85+16];
	fma.rn.f64 	%fd227, %fd225, %fd48, %fd226;
	ld.const.f64 	%fd228, [%rd85+24];
	fma.rn.f64 	%fd229, %fd227, %fd48, %fd228;
	ld.const.f64 	%fd230, [%rd85+32];
	fma.rn.f64 	%fd231, %fd229, %fd48, %fd230;
	ld.const.f64 	%fd232, [%rd85+40];
	fma.rn.f64 	%fd233, %fd231, %fd48, %fd232;
	ld.const.f64 	%fd234, [%rd85+48];
	fma.rn.f64 	%fd49, %fd233, %fd48, %fd234;
	fma.rn.f64 	%fd410, %fd49, %fd409, %fd409;
	@%p27 bra 	BB1_48;

	mov.f64 	%fd235, 0d3FF0000000000000;
	fma.rn.f64 	%fd410, %fd49, %fd48, %fd235;

BB1_48:
	and.b32  	%r88, %r124, 2;
	setp.eq.s32	%p28, %r88, 0;
	@%p28 bra 	BB1_50;

	mov.f64 	%fd236, 0d0000000000000000;
	mov.f64 	%fd237, 0dBFF0000000000000;
	fma.rn.f64 	%fd410, %fd410, %fd237, %fd236;

BB1_50:
	ld.param.u32 	%r120, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_5];
	cvt.s64.s32	%rd145, %r120;
	ld.param.f64 	%fd373, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_4];
	ld.param.u64 	%rd127, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_3];
	cvta.to.global.u64 	%rd126, %rd127;
	add.s64 	%rd86, %rd148, %rd145;
	mul.lo.s64 	%rd87, %rd86, 3;
	add.s64 	%rd88, %rd87, %rd28;
	shl.b64 	%rd89, %rd88, 3;
	add.s64 	%rd32, %rd126, %rd89;
	ld.global.f64 	%fd238, [%rd29];
	ld.global.f64 	%fd239, [%rd32];
	sub.f64 	%fd240, %fd239, %fd238;
	ld.global.f64 	%fd241, [%rd29+8];
	ld.global.f64 	%fd242, [%rd32+8];
	sub.f64 	%fd243, %fd242, %fd241;
	mul.f64 	%fd244, %fd243, %fd243;
	fma.rn.f64 	%fd245, %fd240, %fd240, %fd244;
	ld.global.f64 	%fd246, [%rd29+16];
	ld.global.f64 	%fd247, [%rd32+16];
	sub.f64 	%fd248, %fd247, %fd246;
	fma.rn.f64 	%fd249, %fd248, %fd248, %fd245;
	sqrt.rn.f64 	%fd250, %fd249;
	mul.f64 	%fd251, %fd250, %fd373;
	neg.f64 	%fd416, %fd251;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r89}, %fd416;
	}
	and.b32  	%r17, %r89, 2147483647;
	setp.ne.s32	%p29, %r17, 2146435072;
	mov.f64 	%fd412, %fd416;
	@%p29 bra 	BB1_53;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r90, %temp}, %fd416;
	}
	setp.ne.s32	%p30, %r90, 0;
	mov.f64 	%fd412, %fd416;
	@%p30 bra 	BB1_53;

	mov.f64 	%fd252, 0d0000000000000000;
	mul.rn.f64 	%fd412, %fd416, %fd252;

BB1_53:
	mov.f64 	%fd392, 0d397B839A252049C0;
	mov.f64 	%fd383, 0d3C91A62633145C00;
	mov.f64 	%fd382, 0d3FF921FB54442D18;
	mul.f64 	%fd253, %fd412, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r125, %fd253;
	st.local.u32 	[%rd2], %r125;
	cvt.rn.f64.s32	%fd254, %r125;
	neg.f64 	%fd255, %fd254;
	fma.rn.f64 	%fd257, %fd255, %fd382, %fd412;
	fma.rn.f64 	%fd259, %fd255, %fd383, %fd257;
	fma.rn.f64 	%fd413, %fd255, %fd392, %fd259;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r91}, %fd412;
	}
	and.b32  	%r92, %r91, 2145386496;
	mul.f64 	%fd261, %fd1, %fd410;
	sub.f64 	%fd59, %fd28, %fd261;
	setp.lt.u32	%p31, %r92, 1105199104;
	@%p31 bra 	BB1_55;

	add.u64 	%rd140, %SP, 0;
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd412;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd140;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd413, [retval0+0];
	
	//{
	}// Callseq End 4
	ld.local.u32 	%r125, [%rd2];

BB1_55:
	mov.u64 	%rd128, __cudart_sin_cos_coeffs;
	add.s32 	%r21, %r125, 1;
	and.b32  	%r93, %r21, 1;
	shl.b32 	%r94, %r93, 3;
	setp.eq.s32	%p32, %r93, 0;
	selp.f64	%fd262, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p32;
	mul.wide.u32 	%rd91, %r94, 8;
	add.s64 	%rd93, %rd91, %rd128;
	ld.const.f64 	%fd263, [%rd93+8];
	mul.rn.f64 	%fd62, %fd413, %fd413;
	fma.rn.f64 	%fd264, %fd262, %fd62, %fd263;
	ld.const.f64 	%fd265, [%rd93+16];
	fma.rn.f64 	%fd266, %fd264, %fd62, %fd265;
	ld.const.f64 	%fd267, [%rd93+24];
	fma.rn.f64 	%fd268, %fd266, %fd62, %fd267;
	ld.const.f64 	%fd269, [%rd93+32];
	fma.rn.f64 	%fd270, %fd268, %fd62, %fd269;
	ld.const.f64 	%fd271, [%rd93+40];
	fma.rn.f64 	%fd272, %fd270, %fd62, %fd271;
	ld.const.f64 	%fd273, [%rd93+48];
	fma.rn.f64 	%fd63, %fd272, %fd62, %fd273;
	fma.rn.f64 	%fd414, %fd63, %fd413, %fd413;
	@%p32 bra 	BB1_57;

	mov.f64 	%fd274, 0d3FF0000000000000;
	fma.rn.f64 	%fd414, %fd63, %fd62, %fd274;

BB1_57:
	and.b32  	%r95, %r21, 2;
	setp.eq.s32	%p33, %r95, 0;
	@%p33 bra 	BB1_59;

	mov.f64 	%fd275, 0d0000000000000000;
	mov.f64 	%fd276, 0dBFF0000000000000;
	fma.rn.f64 	%fd414, %fd414, %fd276, %fd275;

BB1_59:
	@%p29 bra 	BB1_62;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r96, %temp}, %fd416;
	}
	setp.ne.s32	%p35, %r96, 0;
	@%p35 bra 	BB1_62;

	mov.f64 	%fd277, 0d0000000000000000;
	mul.rn.f64 	%fd416, %fd416, %fd277;

BB1_62:
	mov.f64 	%fd393, 0d397B839A252049C0;
	mov.f64 	%fd385, 0d3C91A62633145C00;
	mov.f64 	%fd384, 0d3FF921FB54442D18;
	mul.f64 	%fd278, %fd416, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r126, %fd278;
	st.local.u32 	[%rd2], %r126;
	cvt.rn.f64.s32	%fd279, %r126;
	neg.f64 	%fd280, %fd279;
	fma.rn.f64 	%fd282, %fd280, %fd384, %fd416;
	fma.rn.f64 	%fd284, %fd280, %fd385, %fd282;
	fma.rn.f64 	%fd417, %fd280, %fd393, %fd284;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r97}, %fd416;
	}
	and.b32  	%r98, %r97, 2145386496;
	mul.f64 	%fd286, %fd1, %fd414;
	sub.f64 	%fd72, %fd45, %fd286;
	setp.lt.u32	%p36, %r98, 1105199104;
	@%p36 bra 	BB1_64;

	add.u64 	%rd139, %SP, 0;
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd416;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd139;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd417, [retval0+0];
	
	//{
	}// Callseq End 5
	ld.local.u32 	%r126, [%rd2];

BB1_64:
	mov.u64 	%rd129, __cudart_sin_cos_coeffs;
	and.b32  	%r99, %r126, 1;
	shl.b32 	%r100, %r99, 3;
	setp.eq.s32	%p37, %r99, 0;
	selp.f64	%fd287, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p37;
	mul.wide.u32 	%rd95, %r100, 8;
	add.s64 	%rd97, %rd95, %rd129;
	ld.const.f64 	%fd288, [%rd97+8];
	mul.rn.f64 	%fd75, %fd417, %fd417;
	fma.rn.f64 	%fd289, %fd287, %fd75, %fd288;
	ld.const.f64 	%fd290, [%rd97+16];
	fma.rn.f64 	%fd291, %fd289, %fd75, %fd290;
	ld.const.f64 	%fd292, [%rd97+24];
	fma.rn.f64 	%fd293, %fd291, %fd75, %fd292;
	ld.const.f64 	%fd294, [%rd97+32];
	fma.rn.f64 	%fd295, %fd293, %fd75, %fd294;
	ld.const.f64 	%fd296, [%rd97+40];
	fma.rn.f64 	%fd297, %fd295, %fd75, %fd296;
	ld.const.f64 	%fd298, [%rd97+48];
	fma.rn.f64 	%fd76, %fd297, %fd75, %fd298;
	fma.rn.f64 	%fd418, %fd76, %fd417, %fd417;
	@%p37 bra 	BB1_66;

	mov.f64 	%fd299, 0d3FF0000000000000;
	fma.rn.f64 	%fd418, %fd76, %fd75, %fd299;

BB1_66:
	and.b32  	%r101, %r126, 2;
	setp.eq.s32	%p38, %r101, 0;
	@%p38 bra 	BB1_68;

	mov.f64 	%fd300, 0d0000000000000000;
	mov.f64 	%fd301, 0dBFF0000000000000;
	fma.rn.f64 	%fd418, %fd418, %fd301, %fd300;

BB1_68:
	ld.param.f64 	%fd374, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_4];
	ld.global.f64 	%fd302, [%rd31];
	ld.global.f64 	%fd303, [%rd32];
	sub.f64 	%fd304, %fd303, %fd302;
	ld.global.f64 	%fd305, [%rd31+8];
	ld.global.f64 	%fd306, [%rd32+8];
	sub.f64 	%fd307, %fd306, %fd305;
	mul.f64 	%fd308, %fd307, %fd307;
	fma.rn.f64 	%fd309, %fd304, %fd304, %fd308;
	ld.global.f64 	%fd310, [%rd31+16];
	ld.global.f64 	%fd311, [%rd32+16];
	sub.f64 	%fd312, %fd311, %fd310;
	fma.rn.f64 	%fd313, %fd312, %fd312, %fd309;
	sqrt.rn.f64 	%fd314, %fd313;
	mul.f64 	%fd315, %fd314, %fd374;
	neg.f64 	%fd424, %fd315;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r102}, %fd424;
	}
	and.b32  	%r25, %r102, 2147483647;
	setp.ne.s32	%p39, %r25, 2146435072;
	mov.f64 	%fd420, %fd424;
	@%p39 bra 	BB1_71;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r103, %temp}, %fd424;
	}
	setp.ne.s32	%p40, %r103, 0;
	mov.f64 	%fd420, %fd424;
	@%p40 bra 	BB1_71;

	mov.f64 	%fd316, 0d0000000000000000;
	mul.rn.f64 	%fd420, %fd424, %fd316;

BB1_71:
	mov.f64 	%fd394, 0d397B839A252049C0;
	mov.f64 	%fd387, 0d3C91A62633145C00;
	mov.f64 	%fd386, 0d3FF921FB54442D18;
	mul.f64 	%fd317, %fd420, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r127, %fd317;
	st.local.u32 	[%rd2], %r127;
	cvt.rn.f64.s32	%fd318, %r127;
	neg.f64 	%fd319, %fd318;
	fma.rn.f64 	%fd321, %fd319, %fd386, %fd420;
	fma.rn.f64 	%fd323, %fd319, %fd387, %fd321;
	fma.rn.f64 	%fd421, %fd319, %fd394, %fd323;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r104}, %fd420;
	}
	and.b32  	%r105, %r104, 2145386496;
	mul.f64 	%fd325, %fd1, %fd418;
	sub.f64 	%fd86, %fd59, %fd325;
	setp.lt.u32	%p41, %r105, 1105199104;
	@%p41 bra 	BB1_73;

	add.u64 	%rd138, %SP, 0;
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd420;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd138;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd421, [retval0+0];
	
	//{
	}// Callseq End 6
	ld.local.u32 	%r127, [%rd2];

BB1_73:
	mov.u64 	%rd130, __cudart_sin_cos_coeffs;
	add.s32 	%r29, %r127, 1;
	and.b32  	%r106, %r29, 1;
	shl.b32 	%r107, %r106, 3;
	setp.eq.s32	%p42, %r106, 0;
	selp.f64	%fd326, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p42;
	mul.wide.u32 	%rd99, %r107, 8;
	add.s64 	%rd101, %rd99, %rd130;
	ld.const.f64 	%fd327, [%rd101+8];
	mul.rn.f64 	%fd89, %fd421, %fd421;
	fma.rn.f64 	%fd328, %fd326, %fd89, %fd327;
	ld.const.f64 	%fd329, [%rd101+16];
	fma.rn.f64 	%fd330, %fd328, %fd89, %fd329;
	ld.const.f64 	%fd331, [%rd101+24];
	fma.rn.f64 	%fd332, %fd330, %fd89, %fd331;
	ld.const.f64 	%fd333, [%rd101+32];
	fma.rn.f64 	%fd334, %fd332, %fd89, %fd333;
	ld.const.f64 	%fd335, [%rd101+40];
	fma.rn.f64 	%fd336, %fd334, %fd89, %fd335;
	ld.const.f64 	%fd337, [%rd101+48];
	fma.rn.f64 	%fd90, %fd336, %fd89, %fd337;
	fma.rn.f64 	%fd422, %fd90, %fd421, %fd421;
	@%p42 bra 	BB1_75;

	mov.f64 	%fd338, 0d3FF0000000000000;
	fma.rn.f64 	%fd422, %fd90, %fd89, %fd338;

BB1_75:
	and.b32  	%r108, %r29, 2;
	setp.eq.s32	%p43, %r108, 0;
	@%p43 bra 	BB1_77;

	mov.f64 	%fd339, 0d0000000000000000;
	mov.f64 	%fd340, 0dBFF0000000000000;
	fma.rn.f64 	%fd422, %fd422, %fd340, %fd339;

BB1_77:
	fma.rn.f64 	%fd96, %fd1, %fd422, %fd72;
	@%p39 bra 	BB1_80;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r109, %temp}, %fd424;
	}
	setp.ne.s32	%p45, %r109, 0;
	@%p45 bra 	BB1_80;

	mov.f64 	%fd341, 0d0000000000000000;
	mul.rn.f64 	%fd424, %fd424, %fd341;

BB1_80:
	mov.f64 	%fd395, 0d397B839A252049C0;
	mov.f64 	%fd389, 0d3C91A62633145C00;
	mov.f64 	%fd388, 0d3FF921FB54442D18;
	mul.f64 	%fd342, %fd424, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r128, %fd342;
	st.local.u32 	[%rd2], %r128;
	cvt.rn.f64.s32	%fd343, %r128;
	neg.f64 	%fd344, %fd343;
	fma.rn.f64 	%fd346, %fd344, %fd388, %fd424;
	fma.rn.f64 	%fd348, %fd344, %fd389, %fd346;
	fma.rn.f64 	%fd425, %fd344, %fd395, %fd348;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r110}, %fd424;
	}
	and.b32  	%r111, %r110, 2145386496;
	setp.lt.u32	%p46, %r111, 1105199104;
	@%p46 bra 	BB1_82;

	add.u64 	%rd137, %SP, 0;
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd424;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd137;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd425, [retval0+0];
	
	//{
	}// Callseq End 7
	ld.local.u32 	%r128, [%rd2];

BB1_82:
	mov.u64 	%rd131, __cudart_sin_cos_coeffs;
	and.b32  	%r112, %r128, 1;
	shl.b32 	%r113, %r112, 3;
	setp.eq.s32	%p47, %r112, 0;
	selp.f64	%fd350, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p47;
	mul.wide.u32 	%rd103, %r113, 8;
	add.s64 	%rd105, %rd103, %rd131;
	ld.const.f64 	%fd351, [%rd105+8];
	mul.rn.f64 	%fd102, %fd425, %fd425;
	fma.rn.f64 	%fd352, %fd350, %fd102, %fd351;
	ld.const.f64 	%fd353, [%rd105+16];
	fma.rn.f64 	%fd354, %fd352, %fd102, %fd353;
	ld.const.f64 	%fd355, [%rd105+24];
	fma.rn.f64 	%fd356, %fd354, %fd102, %fd355;
	ld.const.f64 	%fd357, [%rd105+32];
	fma.rn.f64 	%fd358, %fd356, %fd102, %fd357;
	ld.const.f64 	%fd359, [%rd105+40];
	fma.rn.f64 	%fd360, %fd358, %fd102, %fd359;
	ld.const.f64 	%fd361, [%rd105+48];
	fma.rn.f64 	%fd103, %fd360, %fd102, %fd361;
	fma.rn.f64 	%fd426, %fd103, %fd425, %fd425;
	@%p47 bra 	BB1_84;

	mov.f64 	%fd362, 0d3FF0000000000000;
	fma.rn.f64 	%fd426, %fd103, %fd102, %fd362;

BB1_84:
	and.b32  	%r114, %r128, 2;
	setp.eq.s32	%p48, %r114, 0;
	@%p48 bra 	BB1_86;

	mov.f64 	%fd363, 0d0000000000000000;
	mov.f64 	%fd364, 0dBFF0000000000000;
	fma.rn.f64 	%fd426, %fd426, %fd364, %fd363;

BB1_86:
	cvt.rn.f32.u64	%f8, %rd147;
	cvt.rmi.f32.f32	%f7, %f8;
	cvt.rzi.u64.f32	%rd136, %f7;
	cvt.rn.f32.u64	%f6, %rd146;
	cvt.rmi.f32.f32	%f5, %f6;
	cvt.rzi.u64.f32	%rd135, %f5;
	ld.param.u64 	%rd134, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_1];
	ld.param.u64 	%rd133, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_0];
	ld.param.u32 	%r118, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_12];
	ld.param.u32 	%r117, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_10];
	ld.param.u32 	%r116, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_8];
	ld.param.f64 	%fd375, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_7];
	ld.param.u64 	%rd132, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_6];
	ld.param.u32 	%r115, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_5];
	cvta.to.global.u64 	%rd106, %rd132;
	fma.rn.f64 	%fd365, %fd1, %fd426, %fd86;
	shl.b64 	%rd107, %rd136, 3;
	add.s64 	%rd108, %rd106, %rd107;
	ld.global.f64 	%fd366, [%rd108];
	shl.b64 	%rd109, %rd135, 3;
	add.s64 	%rd110, %rd106, %rd109;
	ld.global.f64 	%fd367, [%rd110];
	mul.f64 	%fd368, %fd367, %fd366;
	div.rn.f64 	%fd369, %fd368, %fd375;
	cvt.s64.s32	%rd111, %r116;
	sub.s64 	%rd112, %rd135, %rd111;
	cvt.s64.s32	%rd113, %r117;
	sub.s64 	%rd114, %rd136, %rd113;
	mul.f64 	%fd109, %fd96, %fd369;
	cvt.s64.s32	%rd115, %r118;
	mul.lo.s64 	%rd116, %rd112, %rd115;
	add.s64 	%rd117, %rd114, %rd116;
	cvta.to.global.u64 	%rd118, %rd133;
	shl.b64 	%rd119, %rd117, 3;
	add.s64 	%rd33, %rd118, %rd119;
	mul.f64 	%fd110, %fd365, %fd369;
	cvta.to.global.u64 	%rd120, %rd134;
	add.s64 	%rd34, %rd120, %rd119;
	setp.eq.s32	%p49, %r115, 1;
	@%p49 bra 	BB1_88;
	bra.uni 	BB1_87;

BB1_88:
	st.global.f64 	[%rd33], %fd109;
	st.global.f64 	[%rd34], %fd110;
	bra.uni 	BB1_89;

BB1_87:
	atom.global.add.f64 	%fd370, [%rd33], %fd109;
	atom.global.add.f64 	%fd371, [%rd34], %fd110;

BB1_89:
	ret;
}

.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
{
	.local .align 8 .b8 	__local_depot2[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<9>;
	.reg .b32 	%r<42>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<101>;


	mov.u64 	%SPL, __local_depot2;
	ld.param.f64 	%fd4, [__internal_trig_reduction_slowpathd_param_0];
	ld.param.u64 	%rd37, [__internal_trig_reduction_slowpathd_param_1];
	add.u64 	%rd1, %SPL, 0;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd4;
	}
	and.b32  	%r40, %r1, -2147483648;
	shr.u32 	%r3, %r1, 20;
	bfe.u32 	%r4, %r1, 20, 11;
	setp.eq.s32	%p1, %r4, 2047;
	@%p1 bra 	BB2_13;

	add.s32 	%r15, %r4, -1024;
	shr.u32 	%r16, %r15, 6;
	mov.u32 	%r17, 15;
	sub.s32 	%r5, %r17, %r16;
	mov.u32 	%r18, 19;
	sub.s32 	%r19, %r18, %r16;
	mov.u32 	%r20, 18;
	min.s32 	%r6, %r20, %r19;
	mov.u64 	%rd94, 0;
	setp.ge.s32	%p2, %r5, %r6;
	mov.u64 	%rd93, %rd1;
	@%p2 bra 	BB2_4;

	bfe.u32 	%r21, %r1, 20, 11;
	add.s32 	%r22, %r21, -1024;
	shr.u32 	%r23, %r22, 6;
	sub.s32 	%r25, %r17, %r23;
	mul.wide.s32 	%rd41, %r25, 8;
	mov.u64 	%rd42, __cudart_i2opi_d;
	add.s64 	%rd89, %rd42, %rd41;
	mov.b64 	 %rd43, %fd4;
	shl.b64 	%rd44, %rd43, 11;
	or.b64  	%rd5, %rd44, -9223372036854775808;
	mov.u64 	%rd94, 0;
	mov.u64 	%rd93, %rd1;
	mov.u64 	%rd91, %rd1;
	mov.u32 	%r39, %r5;

BB2_3:
	.pragma "nounroll";
	ld.const.u64 	%rd47, [%rd89];
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, alo, ahi, blo, bhi, clo, chi;
	mov.b64         {alo,ahi}, %rd47;    
	mov.b64         {blo,bhi}, %rd5;    
	mov.b64         {clo,chi}, %rd94;    
	mad.lo.cc.u32   r0, alo, blo, clo;
	madc.hi.cc.u32  r1, alo, blo, chi;
	madc.hi.u32     r2, alo, bhi,   0;
	mad.lo.cc.u32   r1, alo, bhi,  r1;
	madc.hi.cc.u32  r2, ahi, blo,  r2;
	madc.hi.u32     r3, ahi, bhi,   0;
	mad.lo.cc.u32   r1, ahi, blo,  r1;
	madc.lo.cc.u32  r2, ahi, bhi,  r2;
	addc.u32        r3,  r3,   0;     
	mov.b64         %rd45, {r0,r1};      
	mov.b64         %rd94, {r2,r3};      
	}
	// inline asm
	st.local.u64 	[%rd91], %rd45;
	add.s32 	%r39, %r39, 1;
	sub.s32 	%r26, %r39, %r5;
	mul.wide.s32 	%rd50, %r26, 8;
	add.s64 	%rd91, %rd1, %rd50;
	add.s64 	%rd93, %rd93, 8;
	add.s64 	%rd89, %rd89, 8;
	setp.lt.s32	%p3, %r39, %r6;
	@%p3 bra 	BB2_3;

BB2_4:
	st.local.u64 	[%rd93], %rd94;
	ld.local.u64 	%rd95, [%rd1+16];
	ld.local.u64 	%rd96, [%rd1+24];
	and.b32  	%r9, %r3, 63;
	setp.eq.s32	%p4, %r9, 0;
	@%p4 bra 	BB2_6;

	mov.u32 	%r27, 64;
	sub.s32 	%r28, %r27, %r9;
	shl.b64 	%rd51, %rd96, %r9;
	shr.u64 	%rd52, %rd95, %r28;
	or.b64  	%rd96, %rd51, %rd52;
	shl.b64 	%rd53, %rd95, %r9;
	ld.local.u64 	%rd54, [%rd1+8];
	shr.u64 	%rd55, %rd54, %r28;
	or.b64  	%rd95, %rd55, %rd53;

BB2_6:
	shr.u64 	%rd56, %rd96, 62;
	cvt.u32.u64	%r29, %rd56;
	shr.u64 	%rd57, %rd95, 62;
	shl.b64 	%rd58, %rd96, 2;
	or.b64  	%rd98, %rd58, %rd57;
	shl.b64 	%rd97, %rd95, 2;
	shr.u64 	%rd59, %rd96, 61;
	cvt.u32.u64	%r30, %rd59;
	and.b32  	%r31, %r30, 1;
	add.s32 	%r32, %r31, %r29;
	neg.s32 	%r33, %r32;
	setp.eq.s32	%p5, %r40, 0;
	selp.b32	%r34, %r32, %r33, %p5;
	cvta.to.local.u64 	%rd60, %rd37;
	st.local.u32 	[%rd60], %r34;
	setp.eq.s32	%p6, %r31, 0;
	@%p6 bra 	BB2_8;

	mov.u64 	%rd64, 0;
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, a0, a1, a2, a3, b0, b1, b2, b3;
	mov.b64         {a0,a1}, %rd64;
	mov.b64         {a2,a3}, %rd64;
	mov.b64         {b0,b1}, %rd97;
	mov.b64         {b2,b3}, %rd98;
	sub.cc.u32      r0, a0, b0; 
	subc.cc.u32     r1, a1, b1; 
	subc.cc.u32     r2, a2, b2; 
	subc.u32        r3, a3, b3; 
	mov.b64         %rd97, {r0,r1};
	mov.b64         %rd98, {r2,r3};
	}
	// inline asm
	xor.b32  	%r40, %r40, -2147483648;

BB2_8:
	clz.b64 	%r41, %rd98;
	setp.eq.s32	%p7, %r41, 0;
	@%p7 bra 	BB2_10;

	shl.b64 	%rd67, %rd98, %r41;
	mov.u32 	%r35, 64;
	sub.s32 	%r36, %r35, %r41;
	shr.u64 	%rd68, %rd97, %r36;
	or.b64  	%rd98, %rd68, %rd67;

BB2_10:
	mov.u64 	%rd72, -3958705157555305931;
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, alo, ahi, blo, bhi;
	mov.b64         {alo,ahi}, %rd98;   
	mov.b64         {blo,bhi}, %rd72;   
	mul.lo.u32      r0, alo, blo;    
	mul.hi.u32      r1, alo, blo;    
	mad.lo.cc.u32   r1, alo, bhi, r1;
	madc.hi.u32     r2, alo, bhi,  0;
	mad.lo.cc.u32   r1, ahi, blo, r1;
	madc.hi.cc.u32  r2, ahi, blo, r2;
	madc.hi.u32     r3, ahi, bhi,  0;
	mad.lo.cc.u32   r2, ahi, bhi, r2;
	addc.u32        r3, r3,  0;      
	mov.b64         %rd69, {r0,r1};     
	mov.b64         %rd100, {r2,r3};     
	}
	// inline asm
	setp.lt.s64	%p8, %rd100, 1;
	@%p8 bra 	BB2_12;

	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, a0, a1, a2, a3, b0, b1, b2, b3;
	mov.b64         {a0,a1}, %rd69;
	mov.b64         {a2,a3}, %rd100;
	mov.b64         {b0,b1}, %rd69;
	mov.b64         {b2,b3}, %rd100;
	add.cc.u32      r0, a0, b0; 
	addc.cc.u32     r1, a1, b1; 
	addc.cc.u32     r2, a2, b2; 
	addc.u32        r3, a3, b3; 
	mov.b64         %rd73, {r0,r1};
	mov.b64         %rd100, {r2,r3};
	}
	// inline asm
	add.s32 	%r41, %r41, 1;

BB2_12:
	cvt.u64.u32	%rd79, %r40;
	shl.b64 	%rd80, %rd79, 32;
	mov.u32 	%r37, 1022;
	sub.s32 	%r38, %r37, %r41;
	cvt.u64.u32	%rd81, %r38;
	shl.b64 	%rd82, %rd81, 52;
	add.s64 	%rd83, %rd100, 1;
	shr.u64 	%rd84, %rd83, 10;
	add.s64 	%rd85, %rd84, 1;
	shr.u64 	%rd86, %rd85, 1;
	add.s64 	%rd87, %rd86, %rd82;
	or.b64  	%rd88, %rd87, %rd80;
	mov.b64 	 %fd4, %rd88;

BB2_13:
	st.param.f64	[func_retval0+0], %fd4;
	ret;
}


