# Reading pref.tcl
# do BrentKungAdder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Vineet/Courses/Sem5/EE671/Assignment4/Gates.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:24:43 on Oct 17,2022
# vcom -reportprogress 300 -93 -work work D:/Vineet/Courses/Sem5/EE671/Assignment4/Gates.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andgate
# -- Compiling architecture trivial of andgate
# -- Compiling entity xorgate
# -- Compiling architecture trivial of xorgate
# -- Compiling entity abcgate
# -- Compiling architecture trivial of abcgate
# -- Compiling entity Cin_map_G
# -- Compiling architecture trivial of Cin_map_G
# End time: 19:24:43 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Vineet/Courses/Sem5/EE671/Assignment4/BrentKungAdder16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:24:43 on Oct 17,2022
# vcom -reportprogress 300 -93 -work work D:/Vineet/Courses/Sem5/EE671/Assignment4/BrentKungAdder16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Brent_Kung_Adder16
# -- Compiling architecture struct of Brent_Kung_Adder16
# End time: 19:24:43 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Vineet/Courses/Sem5/EE671/Assignment4/DUT.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:24:43 on Oct 17,2022
# vcom -reportprogress 300 -93 -work work D:/Vineet/Courses/Sem5/EE671/Assignment4/DUT.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DUT
# -- Compiling architecture DutWrap of DUT
# End time: 19:24:43 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Vineet/Courses/Sem5/EE671/Assignment4/Testbench.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:24:43 on Oct 17,2022
# vcom -reportprogress 300 -93 -work work D:/Vineet/Courses/Sem5/EE671/Assignment4/Testbench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Testbench
# -- Compiling architecture Behave of Testbench
# End time: 19:24:43 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 19:24:43 on Oct 17,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behave)
# Loading work.dut(dutwrap)
# Loading work.brent_kung_adder16(struct)
# Loading work.cin_map_g(trivial)
# Loading work.xorgate(trivial)
# Loading work.andgate(trivial)
# Loading work.abcgate(trivial)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: SUCCESS, all tests passed.
#    Time: 10 ns  Iteration: 0  Instance: /testbench
# End time: 19:24:56 on Oct 17,2022, Elapsed time: 0:00:13
# Errors: 0, Warnings: 0
