{"Source Block": ["hdl/library/xilinx/common/ad_data_out.v@110:129@HdlStmIf", "    .Q (tx_data_oddr_s));\n  end\n  endgenerate\n\n  generate\n  if (FPGA_TECHNOLOGY == SEVEN_SERIES) begin\n  ODDR #(.DDR_CLK_EDGE (IDDR_CLK_EDGE)) i_tx_data_oddr (\n    .CE (1'b1),\n    .R (1'b0),\n    .S (1'b0),\n    .C (tx_clk),\n    .D1 (tx_data_n),\n    .D2 (tx_data_p),\n    .Q (tx_data_oddr_s));\n  end\n  endgenerate\n\n  // odelay\n\n  generate\n"], "Clone Blocks": [["hdl/library/xilinx/common/ad_data_out.v@99:116", "  endgenerate\n\n  // transmit data interface, oddr -> odelay -> obuf\n\n  generate\n  if ((FPGA_TECHNOLOGY == ULTRASCALE) || (FPGA_TECHNOLOGY == ULTRASCALE_PLUS)) begin\n  ODDRE1 i_tx_data_oddr (\n    .SR (1'b0),\n    .C (tx_clk),\n    .D1 (tx_data_n),\n    .D2 (tx_data_p),\n    .Q (tx_data_oddr_s));\n  end\n  endgenerate\n\n  generate\n  if (FPGA_TECHNOLOGY == SEVEN_SERIES) begin\n  ODDR #(.DDR_CLK_EDGE (IDDR_CLK_EDGE)) i_tx_data_oddr (\n"]], "Diff Content": {"Delete": [[116, "  ODDR #(.DDR_CLK_EDGE (IDDR_CLK_EDGE)) i_tx_data_oddr (\n"]], "Add": [[116, "  ODDR #(\n"], [116, "    .DDR_CLK_EDGE (IDDR_CLK_EDGE)\n"], [116, "  ) i_tx_data_oddr (\n"]]}}