// SPDX-License-Identifier: GPL-2.0-or-later OR MIT

/dts-v1/;

/* Bootloader installs ATF here */
/memreserve/ 0x80000000 0x200000;

#include <dt-bindings/leds/common.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include "an7581.dtsi"

/ {
	model = "Gemtek W1701K";
	compatible = "gemtek,w1701k", "airoha,an7581";
	/* drop "airoha,en7581" as cpufreq doesn't work */

	aliases {
		serial0 = &uart1;
		led-boot = &led_status_red;
		led-failsafe = &led_status_blue;
		led-upgrade = &led_status_blue;
		led-running = &led_status_green;
	};

	chosen {
		bootargs = "console=ttyS0,115200 earlycon";
		stdout-path = "serial0:115200n8";
		linux,usable-memory-range = <0x0 0x80200000 0x0 0x7fe00000>;
	};

	memory@80000000 {
		device_type = "memory";
		reg = <0x0 0x80000000 0x0 0x80000000>;
	};

	keys {
		compatible = "gpio-keys";

		key-restart {
			label = "Reset";
			gpios = <&en7581_pinctrl 0 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RESTART>;
		};
	};

	leds {
		compatible = "gpio-leds";

		led_status_green: led-0 {
			label = "green:run";
			color = <LED_COLOR_ID_GREEN>;
			function = LED_FUNCTION_STATUS;
			gpios = <&en7581_pinctrl 17 GPIO_ACTIVE_LOW>;
		};

		led_status_blue: led-1 {
			label = "blue:upgrade";
			color = <LED_COLOR_ID_BLUE>;
			function = LED_FUNCTION_STATUS;
			gpios = <&en7581_pinctrl 19 GPIO_ACTIVE_LOW>;
		};

		led_status_white: led-2 {
			label = "white:system";
			color = <LED_COLOR_ID_WHITE>;
			function = LED_FUNCTION_STATUS;
			gpios = <&en7581_pinctrl 20 GPIO_ACTIVE_LOW>;
		};

		led_status_red: led-3 {
			label = "red:boot";
			color = <LED_COLOR_ID_RED>;
			function = LED_FUNCTION_STATUS;
			gpios = <&en7581_pinctrl 29 GPIO_ACTIVE_LOW>;
		};
	};
};

&en7581_pinctrl {
	gpio-ranges = <&en7581_pinctrl 0 13 47>;

	mdio_pins: mdio-pins {
		mux {
			function = "mdio";
			groups = "mdio";
		};

		conf {
			pins = "gpio2";
			output-high;
		};
	};

	pcie0_rst_pins: pcie0-rst-pins {
		conf {
			pins = "pcie_reset0";
			drive-open-drain = <1>;
		};
	};

	pcie2_rst_pins: pcie2-rst-pins {
		conf {
			pins = "pcie_reset2";
			drive-open-drain = <1>;
		};
	};
};

&snfi {
	status = "okay";
};

&spi_nand {
	#address-cells = <1>;
	#size-cells = <1>;
	partitions {
		compatible = "fixed-partitions";
		#address-cells = <1>;
		#size-cells = <1>;

		partition@0 {
			label = "bootloader";
			reg = <0x00000000 0x00200000>;
			read-only;
		};

		partition@200000 {
			label = "uenv";
			reg = <0x00200000 0x00200000>;
		};

		partition@400000 {
			label = "dsd";
			reg = <0x00400000 0x00001000>;
			read-only;

			nvmem-layout {
				compatible = "ascii-eq-delim-env";
				#address-cells = <1>;
				#size-cells = <1>;

				lan_mac: lan_mac {
					compatible = "mac-base";
					#nvmem-cell-cells = <1>;
				};

				wan_mac: wan_mac {
					compatible = "mac-base";
					#nvmem-cell-cells = <1>;
				};
			};
		};

		partition@401000 {
			label = "factory";
			reg = <0x00401000 0x001ff000>;
			read-only;

			nvmem-layout {
				compatible = "fixed-layout";
				#address-cells = <1>;
				#size-cells = <1>;

				eeprom_factory_4000: eeprom@4000 {
					reg = <0x4000 0x1e00>;
				};
			};
		};

		partition@600000 {
			label = "kernel";
			reg = <0x00600000 0x01000000>;
		};

		partition@1600000 {
			label = "rootfs";
			reg = <0x01600000 0x1e800000>;
			compatible = "linux,ubi";
		};

		/* reserved for bad block table */
		reserved_bmt@1fe00000 {
			label = "reserved_bmt";
			reg = <0x1fe00000 0x00200000>;
			read-only;
		};
	};
};

&i2c0 {
	status = "okay";

	hwmon@2e {
		compatible = "nuvoton,nct7802";
		reg = <0x2e>;
	};
};

&pcie0 {
	status = "okay";

	pinctrl-names = "default";
	pinctrl-0 = <&pcie0_rst_pins>;
	pcie@0,0 {
		reg = <0x0000 0 0 0 0>;
		device_type = "pci";
		#address-cells = <3>;
		#size-cells = <2>;

		mt7996@0,0 {
			reg = <0x0000 0 0 0 0>;
			#address-cells = <1>;
			#size-cells = <0>;
			nvmem-cells = <&eeprom_factory_4000>;
			nvmem-cell-names = "eeprom";
			airoha,npu = <&npu>;
			airoha,eth = <&eth>;
			ieee80211-freq-limit = <2400000 2500000>, <5170000 5895000>, <5945000 7125000>;

			band@0 {
				/* 2.4 GHz */
				reg = <0>;
				nvmem-cells = <&lan_mac 1>;
				nvmem-cell-names = "mac-address";
			};

			band@1 {
				/* 5 GHz */
				reg = <1>;
				nvmem-cells = <&lan_mac 2>;
				nvmem-cell-names = "mac-address";
			};

			band@2 {
				/* 6 GHz */
				reg = <2>;
				nvmem-cells = <&lan_mac 3>;
				nvmem-cell-names = "mac-address";
			};
		};
	};
};

&npu {
	status = "okay";
};

&eth {
	status = "okay";
};

&gdm1 {
	status = "okay";

	nvmem-cells = <&lan_mac 0>;
	nvmem-cell-names = "mac-address";
};

&gdm2 {
	status = "okay";

	phy-handle = <&phy15>;
	phy-mode = "2500base-x";

	nvmem-cells = <&wan_mac 0>;
	nvmem-cell-names = "mac-address";
    openwrt,netdev-name = "wan";
};

&gdm4 {
	status = "okay";

	phy-handle = <&phy14>;
	phy-mode = "2500base-x";

	nvmem-cells = <&lan_mac 0>;
	nvmem-cell-names = "mac-address";
    openwrt,netdev-name = "lan";
};

&switch {
	pinctrl-names = "default";
	pinctrl-0 = <&mdio_pins>;
	status = "okay";
};

&gsw_port1 {
	status = "disabled";
};

&gsw_port2 {
	status = "disabled";
};

&gsw_port3 {
	status = "disabled";
};

&gsw_port4 {
	status = "disabled";
};

&mdio {
	phy14: ethernet-phy@14 {
		reg = <14>;
		reset-assert-us = <10000>;
		reset-deassert-us = <20000>;
		reset-gpios = <&en7581_pinctrl 46 GPIO_ACTIVE_LOW>;

		leds {
			#address-cells = <1>;
			#size-cells = <0>;

			led@0 {
				reg = <0>;
				color = <LED_COLOR_ID_GREEN>;
				function = LED_FUNCTION_LAN;
				default-state = "keep";
			};

			led@1 {
				reg = <1>;
				color = <LED_COLOR_ID_AMBER>;
				function = LED_FUNCTION_LAN;
				default-state = "keep";
			};
		};
	};

	phy15: ethernet-phy@15 {
		reg = <15>;
		reset-assert-us = <10000>;
		reset-deassert-us = <20000>;
		reset-gpios = <&en7581_pinctrl 27 GPIO_ACTIVE_LOW>;

		leds {
			#address-cells = <1>;
			#size-cells = <0>;

			led@0 {
				reg = <0>;
				color = <LED_COLOR_ID_GREEN>;
				function = LED_FUNCTION_WAN;
				default-state = "keep";
			};

			led@1 {
				reg = <1>;
				color = <LED_COLOR_ID_AMBER>;
				function = LED_FUNCTION_WAN;
				default-state = "keep";
			};
		};
	};
};

&pcie2 {
	status = "okay";

	pinctrl-names = "default";
	pinctrl-0 = <&pcie2_rst_pins>;
};

&scuclk {
	airoha,serdes-wifi1 = "pcie0_x2";
	airoha,serdes-wifi2 = "pcie0_x2";
	airoha,serdes-usb2 = "pcie2_x1";
};
