#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun May 26 23:00:21 2024
# Process ID: 17356
# Current directory: C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15240 C:\Users\senan\Desktop\Graduation-Project\yildirim_mikrotek\yildirim_mikrotek.xpr
# Log file: C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/vivado.log
# Journal file: C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek\vivado.jou
# Running On: sena, OS: Windows, CPU Frequency: 2189 MHz, CPU Physical cores: 12, Host memory: 16780 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1825.699 ; gain = 224.059
update_compile_order -fileset sources_1
close [ open C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v w ]
add_files C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v w ]
add_files -fileset sim_1 C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v
update_compile_order -fileset sim_1
set_property top tb_csr [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property top tb_csr [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed May 29 16:12:56 2024] Launched synth_1...
Run output will be captured here: C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:355]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr(TRAP_ADDRESS=32'b0)
Compiling module xil_defaultlib.tb_csr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csr_behav -key {Behavioral:sim_1:Functional:tb_csr} -tclbatch {tb_csr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test failed: mtvec value not written correctly
Test failed: mstatus.mie value not set correctly
Test failed: mie value not set correctly
Test failed: software interrupt not recognized
Test failed: timer interrupt not recognized
Test failed: external interrupt not recognized
Test failed: ecall not recognized
$stop called at time : 370 ns : File "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" Line 171
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1938.754 ; gain = 47.965
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:355]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr(TRAP_ADDRESS=32'b0)
Compiling module xil_defaultlib.tb_csr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csr_behav -key {Behavioral:sim_1:Functional:tb_csr} -tclbatch {tb_csr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test failed: mtvec value not written correctly
Test failed: mstatus.mie value not set correctly
Test failed: mie value not set correctly
Test failed: software interrupt not recognized
Test failed: timer interrupt not recognized
Test failed: external interrupt not recognized
Test failed: ecall not recognized
$stop called at time : 370 ns : File "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" Line 189
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1971.715 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:355]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr(TRAP_ADDRESS=32'b0)
Compiling module xil_defaultlib.tb_csr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csr_behav -key {Behavioral:sim_1:Functional:tb_csr} -tclbatch {tb_csr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test failed: mtvec value not written correctly
Test failed: mstatus.mie value not set correctly
Test failed: mie value not set correctly
Test failed: software interrupt not recognized
Test failed: timer interrupt not recognized
Test failed: external interrupt not recognized
Test failed: ecall not recognized
$stop called at time : 570 ns : File "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1971.715 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:355]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr(TRAP_ADDRESS=32'b0)
Compiling module xil_defaultlib.tb_csr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csr_behav -key {Behavioral:sim_1:Functional:tb_csr} -tclbatch {tb_csr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test failed: mtvec value not written correctly
Test failed: mstatus.mie value not set correctly
Test failed: mie value not set correctly
Test failed: software interrupt not recognized
Test failed: timer interrupt not recognized
Test failed: external interrupt not recognized
Test failed: ecall not recognized
$stop called at time : 570 ns : File "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" Line 191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1971.715 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:355]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr(TRAP_ADDRESS=32'b0)
Compiling module xil_defaultlib.tb_csr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csr_behav -key {Behavioral:sim_1:Functional:tb_csr} -tclbatch {tb_csr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test failed: mtvec value not written correctly
Test failed: mstatus.mie value not set correctly
Test failed: mie value not set correctly
Test failed: software interrupt not recognized
Test failed: timer interrupt not recognized
Test failed: external interrupt not recognized
Test failed: ecall not recognized
$stop called at time : 870 ns : File "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" Line 197
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1971.715 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:355]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Test failed: mtvec value not written correctly
Test failed: mstatus.mie value not set correctly
Test failed: mie value not set correctly
Test failed: software interrupt not recognized
Test failed: timer interrupt not recognized
Test failed: external interrupt not recognized
Test failed: ecall not recognized
$stop called at time : 870 ns : File "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" Line 197
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1971.715 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:355]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr(TRAP_ADDRESS=32'b0)
Compiling module xil_defaultlib.tb_csr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csr_behav -key {Behavioral:sim_1:Functional:tb_csr} -tclbatch {tb_csr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test failed: mtvec value not written correctly
Test failed: mstatus.mie value not set correctly
Test failed: mie value not set correctly
Test failed: software interrupt not recognized
Test failed: timer interrupt not recognized
Test failed: external interrupt not recognized
Test failed: ecall not recognized
$stop called at time : 870 ns : File "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" Line 197
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2536.172 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:355]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Test failed: mtvec value not written correctly
Test failed: mstatus.mie value not set correctly
Test failed: mie value not set correctly
Test failed: software interrupt not recognized
Test failed: timer interrupt not recognized
Test failed: external interrupt not recognized
Test failed: ecall not recognized
$stop called at time : 870 ns : File "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" Line 197
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:355]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr(TRAP_ADDRESS=32'b0)
Compiling module xil_defaultlib.tb_csr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csr_behav -key {Behavioral:sim_1:Functional:tb_csr} -tclbatch {tb_csr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test failed: mtvec value not written correctly
Test failed: mstatus.mie value not set correctly
Test failed: mie value not set correctly
Test failed: software interrupt not recognized
Test failed: timer interrupt not recognized
Test failed: external interrupt not recognized
Test failed: ecall not recognized
$stop called at time : 870 ns : File "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" Line 197
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2536.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:259]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr(TRAP_ADDRESS=32'b0)
Compiling module xil_defaultlib.tb_csr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csr_behav -key {Behavioral:sim_1:Functional:tb_csr} -tclbatch {tb_csr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test failed: mtvec value not written correctly
Test failed: mstatus.mie value not set correctly
Test failed: mie value not set correctly
Test failed: software interrupt not recognized
Test failed: timer interrupt not recognized
Test failed: external interrupt not recognized
Test failed: ecall not recognized
$stop called at time : 870 ns : File "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" Line 197
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2536.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:355]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr(TRAP_ADDRESS=32'b0)
Compiling module xil_defaultlib.tb_csr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csr_behav -key {Behavioral:sim_1:Functional:tb_csr} -tclbatch {tb_csr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test failed: mtvec value not written correctly
Test failed: mstatus.mie value not set correctly
Test failed: mie value not set correctly
Test failed: software interrupt not recognized
Test failed: timer interrupt not recognized
Test failed: external interrupt not recognized
Test failed: ecall not recognized
$stop called at time : 870 ns : File "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" Line 197
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2536.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:355]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr(TRAP_ADDRESS=32'b0)
Compiling module xil_defaultlib.tb_csr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csr_behav -key {Behavioral:sim_1:Functional:tb_csr} -tclbatch {tb_csr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test failed: mtvec value not written correctly
Test failed: mstatus.mie value not set correctly
Test failed: mie value not set correctly
Test failed: software interrupt not recognized
Test failed: timer interrupt not recognized
Test failed: external interrupt not recognized
Test failed: ecall not recognized
$stop called at time : 870 ns : File "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" Line 197
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2536.172 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:355]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Test failed: mtvec value not written correctly
Test failed: mstatus.mie value not set correctly
Test failed: mie value not set correctly
Test failed: software interrupt not recognized
Test failed: timer interrupt not recognized
Test failed: external interrupt not recognized
Test failed: ecall not recognized
$stop called at time : 870 ns : File "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" Line 197
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2536.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:355]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr(TRAP_ADDRESS=32'b0)
Compiling module xil_defaultlib.tb_csr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csr_behav -key {Behavioral:sim_1:Functional:tb_csr} -tclbatch {tb_csr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test failed: mtvec value not written correctly
Test failed: mstatus.mie value not set correctly
Test failed: mie value not set correctly
Test failed: software interrupt not recognized
Test failed: timer interrupt not recognized
Test failed: external interrupt not recognized
Test failed: ecall not recognized
$stop called at time : 870 ns : File "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" Line 196
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2536.172 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:355]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Test failed: mtvec value not written correctly
Test failed: mstatus.mie value not set correctly
Test failed: mie value not set correctly
Test failed: software interrupt not recognized
Test failed: timer interrupt not recognized
Test failed: external interrupt not recognized
Test failed: ecall not recognized
$stop called at time : 870 ns : File "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" Line 196
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2536.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:355]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csr_behav -key {Behavioral:sim_1:Functional:tb_csr} -tclbatch {tb_csr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test failed: mtvec value not written correctly
Test failed: mstatus.mie value not set correctly
Test failed: mie value not set correctly
Test failed: software interrupt not recognized
Test failed: timer interrupt not recognized
Test failed: external interrupt not recognized
Test failed: ecall not recognized
$stop called at time : 870 ns : File "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" Line 196
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2536.172 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:355]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Test failed: mtvec value not written correctly
Test failed: mstatus.mie value not set correctly
Test failed: mie value not set correctly
Test failed: software interrupt not recognized
Test failed: timer interrupt not recognized
Test failed: external interrupt not recognized
Test failed: ecall not recognized
$stop called at time : 870 ns : File "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" Line 196
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2536.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2536.172 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:340]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr(TRAP_ADDRESS=32'b0)
Compiling module xil_defaultlib.tb_csr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csr_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2536.172 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csr_behav -key {Behavioral:sim_1:Functional:tb_csr} -tclbatch {tb_csr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test failed: mtvec value not written correctly
$stop called at time : 400 ns : File "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" Line 147
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2536.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'ce_i' on this module [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v:76]
ERROR: [VRFC 10-3180] cannot find port 'komut_en' on this module [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v:62]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
ERROR: [VRFC 10-2989] 'ce_i' is not declared [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v:132]
ERROR: [VRFC 10-8530] module 'tb_csr' is ignored due to previous errors [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'komut_en' on this module [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v:61]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:346]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr(TRAP_ADDRESS=32'b0)
Compiling module xil_defaultlib.tb_csr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csr_behav -key {Behavioral:sim_1:Functional:tb_csr} -tclbatch {tb_csr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 105 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2536.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
ERROR: [VRFC 10-2989] 'komut_en' is not declared [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v:132]
ERROR: [VRFC 10-8530] module 'tb_csr' is ignored due to previous errors [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:346]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr(TRAP_ADDRESS=32'b0)
Compiling module xil_defaultlib.tb_csr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csr_behav -key {Behavioral:sim_1:Functional:tb_csr} -tclbatch {tb_csr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 105 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2536.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:352]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr(TRAP_ADDRESS=32'b0)
Compiling module xil_defaultlib.tb_csr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csr_behav -key {Behavioral:sim_1:Functional:tb_csr} -tclbatch {tb_csr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test failed: mtvec value not written correctly
$stop called at time : 400 ns : File "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" Line 144
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2536.172 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:352]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr(TRAP_ADDRESS=32'b0)
Compiling module xil_defaultlib.tb_csr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Test failed: mtvec value not written correctly
$stop called at time : 400 ns : File "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" Line 144
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2536.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:356]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr(TRAP_ADDRESS=32'b0100)
Compiling module xil_defaultlib.tb_csr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csr_behav -key {Behavioral:sim_1:Functional:tb_csr} -tclbatch {tb_csr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 150 ns : File "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" Line 131
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2536.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:356]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr(TRAP_ADDRESS=32'b0100)
Compiling module xil_defaultlib.tb_csr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csr_behav -key {Behavioral:sim_1:Functional:tb_csr} -tclbatch {tb_csr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" Line 136
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2536.172 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:356]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 110 ns : File "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" Line 136
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:350]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr(TRAP_ADDRESS=32'b0)
Compiling module xil_defaultlib.tb_csr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csr_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2536.172 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csr_behav -key {Behavioral:sim_1:Functional:tb_csr} -tclbatch {tb_csr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 90 ns : File "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" Line 132
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2536.172 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2536.172 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2536.172 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:350]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr(TRAP_ADDRESS=32'b0)
Compiling module xil_defaultlib.tb_csr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 90 ns : File "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" Line 132
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2536.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:356]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr(TRAP_ADDRESS=32'b0100)
Compiling module xil_defaultlib.tb_csr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csr_behav -key {Behavioral:sim_1:Functional:tb_csr} -tclbatch {tb_csr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" Line 136
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2536.172 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:356]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr(TRAP_ADDRESS=32'b0100)
Compiling module xil_defaultlib.tb_csr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 110 ns : File "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" Line 136
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2536.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:356]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr(TRAP_ADDRESS=32'b0100)
Compiling module xil_defaultlib.tb_csr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csr_behav -key {Behavioral:sim_1:Functional:tb_csr} -tclbatch {tb_csr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 150 ns : File "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" Line 147
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2536.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:356]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr(TRAP_ADDRESS=32'b0100)
Compiling module xil_defaultlib.tb_csr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csr_behav -key {Behavioral:sim_1:Functional:tb_csr} -tclbatch {tb_csr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2536.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:356]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr(TRAP_ADDRESS=32'b0100)
Compiling module xil_defaultlib.tb_csr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csr_behav -key {Behavioral:sim_1:Functional:tb_csr} -tclbatch {tb_csr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2536.172 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:356]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:356]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr(TRAP_ADDRESS=32'b0100)
Compiling module xil_defaultlib.tb_csr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csr_behav -key {Behavioral:sim_1:Functional:tb_csr} -tclbatch {tb_csr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2536.172 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:356]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2536.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:356]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr(TRAP_ADDRESS=32'b0100)
Compiling module xil_defaultlib.tb_csr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csr_behav -key {Behavioral:sim_1:Functional:tb_csr} -tclbatch {tb_csr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2536.172 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:356]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2536.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:356]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr(TRAP_ADDRESS=32'b0100)
Compiling module xil_defaultlib.tb_csr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csr_behav -key {Behavioral:sim_1:Functional:tb_csr} -tclbatch {tb_csr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2536.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:356]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr(TRAP_ADDRESS=32'b0100)
Compiling module xil_defaultlib.tb_csr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csr_behav -key {Behavioral:sim_1:Functional:tb_csr} -tclbatch {tb_csr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2536.172 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:356]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:356]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csr_behav -key {Behavioral:sim_1:Functional:tb_csr} -tclbatch {tb_csr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2536.172 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:356]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2536.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:511]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:512]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:513]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:514]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:515]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:516]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:517]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:526]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:537]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:538]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:539]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:540]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:541]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:542]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:543]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:599]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:600]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:601]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:602]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:604]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:605]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:610]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:613]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:616]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:642]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:646]
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csr
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:356]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr(TRAP_ADDRESS=32'b0100)
Compiling module xil_defaultlib.tb_csr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csr_behav -key {Behavioral:sim_1:Functional:tb_csr} -tclbatch {tb_csr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3053.395 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_csr_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_csr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csr_behav xil_defaultlib.tb_csr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'mikro_islem_i' is out of bounds [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/csr.v:356]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/writeback.v w ]
add_files C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/writeback.v
update_compile_order -fileset sources_1
close [ open C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/exception_detection.v w ]
add_files C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/exception_detection.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_exception_detection.v w ]
add_files -fileset sim_1 C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sim_1/new/tb_exception_detection.v
update_compile_order -fileset sim_1
set_property top tb_exception_detection [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_exception_detection'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_exception_detection' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_exception_detection_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/exception_detection.v" into library xil_defaultlib
ERROR: [VRFC 10-1020] missing compiler directive [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:311]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:519]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:525]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:529]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:530]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:531]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:533]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:534]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:535]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:548]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:549]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:550]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:551]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:552]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:553]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:554]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:606]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:607]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:608]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:609]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:618]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:619]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:620]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:623]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:624]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:649]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:653]
INFO: [VRFC 10-311] analyzing module exception_detection
ERROR: [VRFC 10-8530] module 'exception_detection' is ignored due to previous errors [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/exception_detection.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_exception_detection'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_exception_detection' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_exception_detection_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/exception_detection.v" into library xil_defaultlib
ERROR: [VRFC 10-1020] missing compiler directive [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:311]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:519]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:525]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:529]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:530]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:531]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:533]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:534]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:535]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:548]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:549]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:550]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:551]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:552]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:553]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:554]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:606]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:607]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:608]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:609]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:618]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:619]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:620]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:623]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:624]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:649]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:653]
INFO: [VRFC 10-311] analyzing module exception_detection
ERROR: [VRFC 10-8530] module 'exception_detection' is ignored due to previous errors [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/exception_detection.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_exception_detection'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_exception_detection' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_exception_detection_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/exception_detection.v" into library xil_defaultlib
ERROR: [VRFC 10-1020] missing compiler directive [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:311]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:519]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:525]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:529]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:530]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:531]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:533]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:534]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:535]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:548]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:549]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:550]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:551]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:552]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:553]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:554]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:606]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:607]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:608]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:609]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:618]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:619]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:620]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:623]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:624]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:649]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:653]
INFO: [VRFC 10-311] analyzing module exception_detection
ERROR: [VRFC 10-8530] module 'exception_detection' is ignored due to previous errors [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/exception_detection.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_exception_detection'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_exception_detection' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_exception_detection_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/exception_detection.v" into library xil_defaultlib
ERROR: [VRFC 10-1020] missing compiler directive [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:311]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:518]
WARNING: [VRFC 10-9157] macro 'MULH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:519]
WARNING: [VRFC 10-9157] macro 'MULHSU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:520]
WARNING: [VRFC 10-9157] macro 'MULHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:521]
WARNING: [VRFC 10-9157] macro 'DIV' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:522]
WARNING: [VRFC 10-9157] macro 'DIVU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:523]
WARNING: [VRFC 10-9157] macro 'REM' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:524]
WARNING: [VRFC 10-9157] macro 'REMU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:525]
WARNING: [VRFC 10-9157] macro 'LB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:527]
WARNING: [VRFC 10-9157] macro 'LH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:528]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:529]
WARNING: [VRFC 10-9157] macro 'LBU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:530]
WARNING: [VRFC 10-9157] macro 'LHU' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:531]
WARNING: [VRFC 10-9157] macro 'SB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:533]
WARNING: [VRFC 10-9157] macro 'SH' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:534]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:535]
WARNING: [VRFC 10-9157] macro 'LR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:544]
WARNING: [VRFC 10-9157] macro 'SC_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:545]
WARNING: [VRFC 10-9157] macro 'AMOSWAP_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:546]
WARNING: [VRFC 10-9157] macro 'AMOADD_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:547]
WARNING: [VRFC 10-9157] macro 'AMOXOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:548]
WARNING: [VRFC 10-9157] macro 'AMOAND_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:549]
WARNING: [VRFC 10-9157] macro 'AMOOR_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:550]
WARNING: [VRFC 10-9157] macro 'AMOMIN_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:551]
WARNING: [VRFC 10-9157] macro 'AMOMAX_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:552]
WARNING: [VRFC 10-9157] macro 'AMOMINU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:553]
WARNING: [VRFC 10-9157] macro 'AMOMAXU_W' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:554]
WARNING: [VRFC 10-9157] macro 'JAL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:606]
WARNING: [VRFC 10-9157] macro 'JALR' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:607]
WARNING: [VRFC 10-9157] macro 'LUI' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:608]
WARNING: [VRFC 10-9157] macro 'AUIPC' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:609]
WARNING: [VRFC 10-9157] macro 'FENCE' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:611]
WARNING: [VRFC 10-9157] macro 'MUL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:612]
WARNING: [VRFC 10-9157] macro 'FPU_FMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:617]
WARNING: [VRFC 10-9157] macro 'FPU_FMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:618]
WARNING: [VRFC 10-9157] macro 'FPU_FNMADD' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:619]
WARNING: [VRFC 10-9157] macro 'FPU_FNMSUB' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:620]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:623]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:624]
WARNING: [VRFC 10-9157] macro 'EBREAK' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:649]
WARNING: [VRFC 10-9157] macro 'ECALL' is redefined [../../../../yildirim_mikrotek.srcs/sources_1/new/riscv_controller.vh:653]
INFO: [VRFC 10-311] analyzing module exception_detection
ERROR: [VRFC 10-8530] module 'exception_detection' is ignored due to previous errors [C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/exception_detection.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/senan/Desktop/Graduation-Project/yildirim_mikrotek/yildirim_mikrotek.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun  2 15:24:43 2024...
