<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: -6 (means success: 0)
should_fail: 0
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv</a>
defines: 
time_elapsed: 0.004s
ram usage: 9956 KB
</pre>
<pre class="log">

odin_II --permissive -o odin.blif -V <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv</a>
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Warning::PARSE_ARGS Permissive flag is ON. Undefined behaviour may occur

Using Lut input width of: -1
Verilog: p346.sv
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv</a> to parse list
Warning::UTIL p346.sv:1 File (<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv</a>) has an unsupported extension (.sv), Odin only supports {  .v .vh }
Warning::PARSE_TO_AST p346.sv:2 error in parsing: (syntax error, unexpected &#39;,&#39;, expecting &#39;(&#39;)
2: logic clk1, clk2;
Warning::PARSE_TO_AST p346.sv:3 error in parsing: (syntax error, unexpected vSYMBOL_ID, expecting &#39;(&#39;)
3: global clocking sys @(clk1 or clk2); endclocking
Warning::AST p346.sv:10 there are no ports for the module (top)
	all logic will be dropped since it is not driving an output
10: endmodule
Warning::PARSE_TO_AST p346.sv:12 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
12: logic subclk1;
Warning::PARSE_TO_AST p346.sv:13 error in parsing: (syntax error, unexpected vSYMBOL_ID, expecting &#39;(&#39;)
13: global clocking sub_sys1 @(subclk1); endclocking
Warning::PARSE_TO_AST p346.sv:15 error in parsing: (syntax error, unexpected vSYMBOL_ID, expecting &#39;(&#39;)
15: common_sub common();
Warning::AST p346.sv:16 there are no ports for the module (subsystem1)
	all logic will be dropped since it is not driving an output
16: endmodule
Warning::PARSE_TO_AST p346.sv:18 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
18: logic subclk2;
Warning::PARSE_TO_AST p346.sv:19 error in parsing: (syntax error, unexpected vSYMBOL_ID, expecting &#39;(&#39;)
19: global clocking sub_sys2 @(subclk2); endclocking
Warning::PARSE_TO_AST p346.sv:21 error in parsing: (syntax error, unexpected vSYMBOL_ID, expecting &#39;(&#39;)
21: common_sub common();
Warning::AST p346.sv:22 there are no ports for the module (subsystem2)
	all logic will be dropped since it is not driving an output
22: endmodule
Warning::PARSE_TO_AST p346.sv:24 error in parsing: (syntax error, unexpected vCFUNC)
24: always @($global_clock) begin
Error::PARSE_TO_AST Parser found (9) errors in your syntax, exiting
/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/odin_ii_1593454257465/work/ODIN_II/SRC/odin_error.cpp:27: void verify_delayed_error(odin_error): Fatal error

</pre>
</body>