arch                                            	circuit  	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision          	vpr_build_info                	vpr_compiler                                	vpr_compiled       	hostname 	rundir                                                                                                                                                                                  	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	num_le	num_luts	num_add_blocks	max_add_chain_length	num_sub_blocks	max_sub_chain_length
k6_frac_N10_4add_2chains_depop50_mem20K_22nm.xml	diffeq2.v	common       	19.80                	     	0.02           	8844        	6        	0.10          	-1          	-1          	37724      	-1      	-1         	15     	66    	0           	-1      	success   	v8.0.0-2557-g58d57ce48	release IPO VTR_ASSERT_LEVEL=3	GNU 7.5.0 on Linux-4.15.0-112-generic x86_64	2020-09-03T01:11:22	119-201-1	/mnt/comparison_results/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_two_chains/run015/k6_frac_N10_4add_2chains_depop50_mem20K_22nm.xml/diffeq2.v/common	42996      	66                	96                 	1000               	687                  	1                 	576                 	192                   	18          	18           	324              	mult_27                  	auto       	1.43     	4941                 	1.74      	0.01             	15.4335       	-866.905            	-15.4335            	15.4335                                                      	0.00128398                       	0.00115361           	0.194197                        	0.17403             	56            	12595            	29                                    	6.4517e+06            	1.13409e+06          	1.55150e+06                      	4788.57                             	11.93                    	0.76117                                  	0.692569                     	11480                      	40                               	3900                       	9056                              	4382145                    	1312294                  	16.9636            	16.9636                                           	-1106.96 	-16.9636 	0       	0       	1.95585e+06                 	6036.58                        	0.76                	0.126213                            	0.117586                	133   	200     	146           	33                  	66            	33                  
