library IEEE;
use IEEE.std_logic_1164.all;

entity alu is
  port(F: in STD_LOGIC_VECTOR(2 downto 0);
       A, B: in STD_LOGIC;
       B_in: in STD_LOGIC;
       B_out: out STD_LOGIC;
       Z: out STD_LOGIC);
end alu;

architecture synth of alu is
  component and_gate
    
  end component;

  component or_gate
    
  end component;

  component full_adder_comp
    
  end component;

  component and_not_gate
    
  end component;

  component or_not_gate
    
  end component;

  component full_subtractor_comp
    
  end component;

  component slt
    
  end component;

begin
  
end synth;
