Design: 01:02 a.m., Martes, 18 de Octubre de 2016
Design: Opening design "C:\Documents and Settings\USUARIO\Mis documentos\VHDL Practicas\Practicas Nayeli\Practica9_Marquesina\FSM\Codigo_Marquesina\Codigo_Marquesina.adf"
Compilation with file reorder...
File: C:\Documents and Settings\USUARIO\Mis documentos\VHDL Practicas\Practicas Nayeli\Practica9_Marquesina\FSM\Codigo_Marquesina.vhd
Compile Entity "Practica8_Marquesina"
Compile Architecture "A_Marquesina" of Entity "Practica8_Marquesina"
Top-Level unit detected
Entity  =>   Practica8_Marquesina
Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
ELBREAD: Elaboration process.
ELBREAD: Elaboration time 0.0 [s].
ELBREAD: Elaboration process.
ELBREAD: Elaboration time 0.0 [s].
KERNEL: Main thread initiated.
KERNEL: Kernel process initialization phase.
ELAB2: Elaboration final pass...
ELAB2: Elaboration final pass complete - time: 0.0 [s].
KERNEL: Kernel process initialization done.
01:03 a.m., Martes, 18 de Octubre de 2016
Simulation has been initialized
Selected Top-Level: Practica8_Marquesina (A_Marquesina)
KERNEL: stopped at time: 100 ns
KERNEL: stopped at time: 200 ns
KERNEL: stopped at time: 300 ns
KERNEL: stopped at time: 400 ns
KERNEL: stopped at time: 500 ns
KERNEL: stopped at time: 600 ns
KERNEL: stopped at time: 700 ns
KERNEL: stopped at time: 800 ns
KERNEL: stopped at time: 900 ns
Simulation has been stopped
