# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do Test_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/MemoryAddressControl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:02 on May 28,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/MemoryAddressControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MemoryAddressControl
# -- Compiling architecture arc of MemoryAddressControl
# End time: 18:17:02 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/full_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:02 on May 28,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture Behavioral of full_adder
# End time: 18:17:02 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/full_add.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:02 on May 28,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/full_add.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_add
# -- Compiling architecture arc_fa of full_add
# End time: 18:17:02 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/ShiftRegister_lr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:02 on May 28,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/ShiftRegister_lr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ShiftRegister_lr
# -- Compiling architecture Structural of ShiftRegister_lr
# End time: 18:17:02 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/register_D_E_R_value.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:02 on May 28,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/register_D_E_R_value.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_D_E_R_value
# -- Compiling architecture Behavioral of register_D_E_R_value
# End time: 18:17:02 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/door_mecanism.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:02 on May 28,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/door_mecanism.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity door_mecanism
# -- Compiling architecture behavioral of door_mecanism
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/door_mecanism.vhd(86): (vcom-1436) Actual expression (infix expression) of formal "din" is not globally static.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/door_mecanism.vhd(95): (vcom-1436) Actual expression (infix expression) of formal "d" is not globally static.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/door_mecanism.vhd(96): (vcom-1436) Actual expression (infix expression) of formal "d" is not globally static.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/door_mecanism.vhd(97): (vcom-1436) Actual expression (infix expression) of formal "d" is not globally static.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/door_mecanism.vhd(98): (vcom-1436) Actual expression (infix expression) of formal "d" is not globally static.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/door_mecanism.vhd(99): (vcom-1436) Actual expression (infix expression) of formal "d" is not globally static.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/door_mecanism.vhd(100): (vcom-1436) Actual expression (infix expression) of formal "d" is not globally static.
# ** Note: D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/door_mecanism.vhd(102): VHDL Compiler exiting
# End time: 18:17:02 on May 28,2023, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./Test_run_msim_rtl_vhdl.do line 13
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/door_mecanism.vhd}"
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/adder.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:21 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder
# -- Compiling architecture arc_adder of adder
# End time: 18:17:21 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/BufferControl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:21 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/BufferControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BufferControl
# -- Compiling architecture arc of BufferControl
# End time: 18:17:21 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/clkDIV.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:21 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/clkDIV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CLKDIV
# -- Compiling architecture bhv of CLKDIV
# End time: 18:17:21 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Counter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:21 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Counter
# -- Compiling architecture arc_cc of Counter
# End time: 18:17:21 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Decoder.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:21 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Decoder
# -- Compiling architecture arc_dec of Decoder
# End time: 18:17:21 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Dispatcher.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:21 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Dispatcher.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dispatcher
# -- Compiling architecture arc of Dispatcher
# End time: 18:17:21 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorController.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:21 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DoorController
# -- Compiling architecture arc of DoorController
# End time: 18:17:21 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/FFD.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:21 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/FFD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FFD
# -- Compiling architecture logicFunction of FFD
# End time: 18:17:21 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/full_add.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:21 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/full_add.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_add
# -- Compiling architecture arc_fa of full_add
# End time: 18:17:21 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyboardReader.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:21 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyboardReader.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyboardReader
# -- Compiling architecture kr of KeyboardReader
# End time: 18:17:22 on May 28,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyControl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:22 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyControl
# -- Compiling architecture arcKC of KeyControl
# End time: 18:17:22 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyDecode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:22 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyDecode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyDecode
# -- Compiling architecture arc_kd of KeyDecode
# End time: 18:17:22 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyScan.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:22 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyScan.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyScan
# -- Compiling architecture arc_Keyscan of KeyScan
# End time: 18:17:22 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/LCDDispatcher.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:22 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/LCDDispatcher.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCDDispatcher
# -- Compiling architecture arc_lcdd of LCDDispatcher
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Testes/LCDDispatcher.vhd(44): (vcom-1436) Actual expression (infix expression) of formal "CE" is not globally static.
# ** Note: D:/ISEL/2223/LEIC/s2/LIC/Testes/LCDDispatcher.vhd(54): VHDL Compiler exiting
# End time: 18:17:22 on May 28,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/MemoryAddressControl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:22 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/MemoryAddressControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MemoryAddressControl
# -- Compiling architecture arc of MemoryAddressControl
# End time: 18:17:22 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/MUX2x1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:22 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/MUX2x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX2x1
# -- Compiling architecture arc_mux of MUX2x1
# End time: 18:17:22 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/MUX4x1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:22 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/MUX4x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX4x1
# -- Compiling architecture arc_mux of MUX4x1
# End time: 18:17:22 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/OutputBuffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:22 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/OutputBuffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OutputBuffer
# -- Compiling architecture arc of OutputBuffer
# End time: 18:17:22 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:22 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity RAM
# -- Compiling architecture behavioral of RAM
# End time: 18:17:22 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Registry.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:22 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Registry.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Registry
# -- Compiling architecture arc_reg of Registry
# End time: 18:17:22 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/RingBuffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:22 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/RingBuffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RingBuffer
# -- Compiling architecture arc of RingBuffer
# End time: 18:17:22 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/RingBufferControl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:22 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/RingBufferControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RingBufferControl
# -- Compiling architecture arc of RingBufferControl
# End time: 18:17:22 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:22 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SCA
# -- Compiling architecture arc_sca of SCA
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd(161): (vcom-1193) Formal "inputPort" length is 8; number of individual associations is 7.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd(169): (vcom-1193) Formal "outputPort" length is 8; number of individual associations is 5.
# ** Note: D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd(196): VHDL Compiler exiting
# End time: 18:17:22 on May 28,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SDC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:22 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SDC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SDC
# -- Compiling architecture arc of SDC
# End time: 18:17:22 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialControl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:22 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SerialControl
# -- Compiling architecture arc_sc of SerialControl
# End time: 18:17:23 on May 28,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialReceiver.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:23 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialReceiver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SerialReceiver
# -- Compiling architecture arc_sr of SerialReceiver
# End time: 18:17:23 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/ShiftRegister.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:23 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/ShiftRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ShiftRegister
# -- Compiling architecture arc_sr of ShiftRegister
# End time: 18:17:23 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:23 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SLCDC
# -- Compiling architecture arc_slcdc of SLCDC
# End time: 18:17:23 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC_Wrapper.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:23 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC_Wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SLCDC_Wrapper
# -- Compiling architecture arc_slcdc of SLCDC_Wrapper
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC_Wrapper.vhd(58): (vcom-1193) Formal "outputPort" length is 8; number of individual associations is 3.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC_Wrapper.vhd(49): (vcom-1193) Formal "inputPort" length is 8; number of individual associations is 1.
# ** Note: D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC_Wrapper.vhd(78): VHDL Compiler exiting
# End time: 18:17:23 on May 28,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Terminal_Count.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:23 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Terminal_Count.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Terminal_Count
# -- Compiling architecture arc_tc of Terminal_Count
# End time: 18:17:23 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/adder/adder_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:30 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/adder/adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder_tb
# -- Compiling architecture arc of adder_tb
# End time: 18:17:30 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.adder_tb
# vsim work.adder_tb 
# Start time: 18:17:33 on May 28,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.adder_tb(arc)
# Loading work.adder(arc_adder)
# Loading work.full_add(arc_fa)
add wave -position insertpoint sim:/adder_tb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ammit  Hostname: DESKTOP-7VCPBOA  ProcessID: 2268
#           Attempting to use alternate WLF file "./wlfte5samh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfte5samh
add wave -position insertpoint  \
sim:/adder_tb/A_tb \
sim:/adder_tb/B_tb \
sim:/adder_tb/S_tb \
sim:/adder_tb/Ci_tb \
sim:/adder_tb/Co_tb \
sim:/adder_tb/CLK_tb \
sim:/adder_tb/MCLK_PERIOD \
sim:/adder_tb/MCLK_HALF_PERIOD
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/adder.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:41 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder
# -- Compiling architecture arc_adder of adder
# End time: 18:22:41 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/BufferControl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:41 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/BufferControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BufferControl
# -- Compiling architecture arc of BufferControl
# End time: 18:22:41 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/clkDIV.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:41 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/clkDIV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CLKDIV
# -- Compiling architecture bhv of CLKDIV
# End time: 18:22:41 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Counter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:41 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Counter
# -- Compiling architecture arc_cc of Counter
# End time: 18:22:42 on May 28,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Decoder.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:42 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Decoder
# -- Compiling architecture arc_dec of Decoder
# End time: 18:22:42 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Dispatcher.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:42 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Dispatcher.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dispatcher
# -- Compiling architecture arc of Dispatcher
# End time: 18:22:42 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorController.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:42 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DoorController
# -- Compiling architecture arc of DoorController
# End time: 18:22:42 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/FFD.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:42 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/FFD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FFD
# -- Compiling architecture LogicFunction of FFD
# End time: 18:22:42 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/full_add.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:42 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/full_add.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_add
# -- Compiling architecture arc_fa of full_add
# End time: 18:22:42 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyboardReader.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:42 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyboardReader.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyboardReader
# -- Compiling architecture kr of KeyboardReader
# End time: 18:22:42 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyControl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:42 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyControl
# -- Compiling architecture arcKC of KeyControl
# End time: 18:22:42 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyDecode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:42 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyDecode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyDecode
# -- Compiling architecture arc_kd of KeyDecode
# End time: 18:22:42 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyScan.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:42 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyScan.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyScan
# -- Compiling architecture arc_Keyscan of KeyScan
# End time: 18:22:42 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/LCDDispatcher.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:42 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/LCDDispatcher.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCDDispatcher
# -- Compiling architecture arc_lcdd of LCDDispatcher
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Testes/LCDDispatcher.vhd(44): (vcom-1436) Actual expression (infix expression) of formal "CE" is not globally static.
# ** Note: D:/ISEL/2223/LEIC/s2/LIC/Testes/LCDDispatcher.vhd(54): VHDL Compiler exiting
# End time: 18:22:42 on May 28,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/MemoryAddressControl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:42 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/MemoryAddressControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MemoryAddressControl
# -- Compiling architecture arc of MemoryAddressControl
# End time: 18:22:42 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/MUX2x1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:42 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/MUX2x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX2x1
# -- Compiling architecture arc_mux of MUX2x1
# End time: 18:22:42 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/MUX4x1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:42 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/MUX4x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX4x1
# -- Compiling architecture arc_mux of MUX4x1
# End time: 18:22:43 on May 28,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/OutputBuffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:43 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/OutputBuffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OutputBuffer
# -- Compiling architecture arc of OutputBuffer
# End time: 18:22:43 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:43 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity RAM
# -- Compiling architecture behavioral of RAM
# End time: 18:22:43 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Registry.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:43 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Registry.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Registry
# -- Compiling architecture arc_reg of Registry
# End time: 18:22:43 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/RingBuffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:43 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/RingBuffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RingBuffer
# -- Compiling architecture arc of RingBuffer
# End time: 18:22:43 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/RingBufferControl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:43 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/RingBufferControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RingBufferControl
# -- Compiling architecture arc of RingBufferControl
# End time: 18:22:43 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:43 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SCA
# -- Compiling architecture arc_sca of SCA
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd(161): (vcom-1193) Formal "inputPort" length is 8; number of individual associations is 7.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd(169): (vcom-1193) Formal "outputPort" length is 8; number of individual associations is 5.
# ** Note: D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd(196): VHDL Compiler exiting
# End time: 18:22:43 on May 28,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SDC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:43 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SDC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SDC
# -- Compiling architecture arc of SDC
# End time: 18:22:43 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialControl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:43 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SerialControl
# -- Compiling architecture arc_sc of SerialControl
# End time: 18:22:43 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialReceiver.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:43 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialReceiver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SerialReceiver
# -- Compiling architecture arc_sr of SerialReceiver
# End time: 18:22:43 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/ShiftRegister.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:43 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/ShiftRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ShiftRegister
# -- Compiling architecture arc_sr of ShiftRegister
# End time: 18:22:43 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:43 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SLCDC
# -- Compiling architecture arc_slcdc of SLCDC
# End time: 18:22:43 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC_Wrapper.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:43 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC_Wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SLCDC_Wrapper
# -- Compiling architecture arc_slcdc of SLCDC_Wrapper
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC_Wrapper.vhd(58): (vcom-1193) Formal "outputPort" length is 8; number of individual associations is 3.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC_Wrapper.vhd(49): (vcom-1193) Formal "inputPort" length is 8; number of individual associations is 1.
# ** Note: D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC_Wrapper.vhd(78): VHDL Compiler exiting
# End time: 18:22:43 on May 28,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Terminal_Count.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:43 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Terminal_Count.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Terminal_Count
# -- Compiling architecture arc_tc of Terminal_Count
# End time: 18:22:43 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Counter/Counter_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:51 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Counter/Counter_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Counter_tb
# -- Compiling architecture behavioral of Counter_tb
# End time: 18:22:51 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.counter_tb
# End time: 18:22:58 on May 28,2023, Elapsed time: 0:05:25
# Errors: 0, Warnings: 0
# vsim work.counter_tb 
# Start time: 18:22:58 on May 28,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.counter_tb(behavioral)
# Loading work.counter(arc_cc)
# Loading work.adder(arc_adder)
# Loading work.full_add(arc_fa)
# Loading work.mux2x1(arc_mux)
# Loading work.registry(arc_reg)
# Loading work.ffd(logicfunction)
# Loading work.terminal_count(arc_tc)
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/counter_tb/PL_tb \
sim:/counter_tb/CE_tb \
sim:/counter_tb/CLK_tb \
sim:/counter_tb/TC_tb \
sim:/counter_tb/Reset_tb \
sim:/counter_tb/Data_in_tb \
sim:/counter_tb/Q_tb
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ammit  Hostname: DESKTOP-7VCPBOA  ProcessID: 2268
#           Attempting to use alternate WLF file "./wlftknfkh4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftknfkh4
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Counter/Counter_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:24:37 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Counter/Counter_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Counter_tb
# -- Compiling architecture behavioral of Counter_tb
# End time: 18:24:37 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.counter_tb(behavioral)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Counter/Counter_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:25:05 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Counter/Counter_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Counter_tb
# -- Compiling architecture behavioral of Counter_tb
# End time: 18:25:05 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.counter_tb(behavioral)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Counter/Counter_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:26:15 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Counter/Counter_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Counter_tb
# -- Compiling architecture behavioral of Counter_tb
# End time: 18:26:15 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.counter_tb(behavioral)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Counter/Counter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:29 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Counter/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Counter
# -- Compiling architecture arc_cc of Counter
# End time: 18:28:29 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Counter/Counter_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:29 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Counter/Counter_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Counter_tb
# -- Compiling architecture behavioral of Counter_tb
# End time: 18:28:29 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Decoder/Decoder_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:32 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Decoder/Decoder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Decoder_tb
# -- Compiling architecture arc of Decoder_tb
# End time: 18:28:32 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.decoder_tb
# End time: 18:28:38 on May 28,2023, Elapsed time: 0:05:40
# Errors: 0, Warnings: 0
# vsim work.decoder_tb 
# Start time: 18:28:38 on May 28,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.decoder_tb(arc)
# Loading work.decoder(arc_dec)
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/decoder_tb/CLK_tb \
sim:/decoder_tb/S_tb \
sim:/decoder_tb/O_tb \
sim:/decoder_tb/MCLK_PERIOD \
sim:/decoder_tb/MCLK_HALF_PERIOD
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ammit  Hostname: DESKTOP-7VCPBOA  ProcessID: 2268
#           Attempting to use alternate WLF file "./wlft4vjqbb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4vjqbb
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Dispatcher/Dispatcher_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:18 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Dispatcher/Dispatcher_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dispatcher_tb
# -- Compiling architecture arc of Dispatcher_tb
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Dispatcher/Dispatcher_tb.vhd(43): Illegal target for signal assignment.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Dispatcher/Dispatcher_tb.vhd(43): (vcom-1136) Unknown identifier "eq12".
# ** Note: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Dispatcher/Dispatcher_tb.vhd(53): VHDL Compiler exiting
# End time: 18:36:18 on May 28,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Dispatcher/Dispatcher.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:34 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Dispatcher/Dispatcher.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dispatcher
# -- Compiling architecture arc of LCDDispatcher
# -- Loading entity LCDDispatcher
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Dispatcher/Dispatcher.vhd(20): (vcom-1136) Unknown identifier "eq12".
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Dispatcher/Dispatcher.vhd(20): Expression is not a signal.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Dispatcher/Dispatcher.vhd(28): (vcom-1136) Unknown identifier "eq12".
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Dispatcher/Dispatcher.vhd(28): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Dispatcher/Dispatcher.vhd(32): (vcom-1136) Unknown identifier "eq12".
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Dispatcher/Dispatcher.vhd(32): (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Dispatcher/Dispatcher.vhd(32): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Dispatcher/Dispatcher.vhd(40): Illegal target for signal assignment.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Dispatcher/Dispatcher.vhd(40): (vcom-1136) Unknown identifier "countclear".
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Dispatcher/Dispatcher.vhd(40): Enumeration literal '0' is not of type (error).
# ** Note: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Dispatcher/Dispatcher.vhd(41): VHDL Compiler exiting
# End time: 18:36:34 on May 28,2023, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Dispatcher/Dispatcher.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:37:26 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Dispatcher/Dispatcher.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dispatcher
# -- Compiling architecture arc of Dispatcher
# End time: 18:37:26 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Dispatcher/Dispatcher_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:37:28 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Dispatcher/Dispatcher_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dispatcher_tb
# -- Compiling architecture arc of Dispatcher_tb
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Dispatcher/Dispatcher_tb.vhd(43): Illegal target for signal assignment.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Dispatcher/Dispatcher_tb.vhd(43): (vcom-1136) Unknown identifier "eq12".
# ** Note: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Dispatcher/Dispatcher_tb.vhd(53): VHDL Compiler exiting
# End time: 18:37:28 on May 28,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Dispatcher/Dispatcher_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:37:58 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Dispatcher/Dispatcher_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dispatcher_tb
# -- Compiling architecture arc of Dispatcher_tb
# End time: 18:37:58 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.dispatcher_tb
# End time: 18:38:12 on May 28,2023, Elapsed time: 0:09:34
# Errors: 0, Warnings: 0
# vsim work.dispatcher_tb 
# Start time: 18:38:12 on May 28,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dispatcher_tb(arc)
# Loading work.dispatcher(arc)
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/dispatcher_tb/Dval_tb \
sim:/dispatcher_tb/Reset_tb \
sim:/dispatcher_tb/CLK_tb \
sim:/dispatcher_tb/eq12_tb \
sim:/dispatcher_tb/Wrl_tb \
sim:/dispatcher_tb/done_tb \
sim:/dispatcher_tb/countclear_tb \
sim:/dispatcher_tb/MCLK_PERIOD \
sim:/dispatcher_tb/MCLK_HALF_PERIOD
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ammit  Hostname: DESKTOP-7VCPBOA  ProcessID: 2268
#           Attempting to use alternate WLF file "./wlftiwbk5w".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftiwbk5w
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Dispatcher/Dispatcher_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:41:05 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Dispatcher/Dispatcher_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dispatcher_tb
# -- Compiling architecture arc of Dispatcher_tb
# End time: 18:41:05 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
add wave -position insertpoint  \
sim:/dispatcher_tb/uut/CurrentState \
sim:/dispatcher_tb/uut/NextState
restart
# Loading work.dispatcher_tb(arc)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/DoorController/DoorController.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:23 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/DoorController/DoorController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DoorController
# -- Compiling architecture arc of DoorController
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/DoorController/DoorController.vhd(20): (vcom-1136) Unknown identifier "FIRST".
# ** Note: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/DoorController/DoorController.vhd(55): VHDL Compiler exiting
# End time: 18:54:23 on May 28,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/DoorController/DoorController_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:23 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/DoorController/DoorController_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DoorController_tb
# -- Compiling architecture arc of DoorController_tb
# End time: 18:54:23 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.doorcontroller_tb
# End time: 18:54:29 on May 28,2023, Elapsed time: 0:16:17
# Errors: 0, Warnings: 0
# vsim work.doorcontroller_tb 
# Start time: 18:54:29 on May 28,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.doorcontroller_tb(arc)
# Loading work.doorcontroller(arc)
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/doorcontroller_tb/Dval_tb \
sim:/doorcontroller_tb/Sclose_tb \
sim:/doorcontroller_tb/Sopen_tb \
sim:/doorcontroller_tb/Psensor_tb \
sim:/doorcontroller_tb/Reset_tb \
sim:/doorcontroller_tb/CLK_tb \
sim:/doorcontroller_tb/OnOff_tb \
sim:/doorcontroller_tb/OpenClose_tb \
sim:/doorcontroller_tb/done_tb \
sim:/doorcontroller_tb/Din_tb \
sim:/doorcontroller_tb/Dout_tb
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ammit  Hostname: DESKTOP-7VCPBOA  ProcessID: 2268
#           Attempting to use alternate WLF file "./wlftmkxde7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmkxde7
add wave -position insertpoint  \
sim:/doorcontroller_tb/uut/CurrentState \
sim:/doorcontroller_tb/uut/NextState
run
run
run
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/FFD/FFD_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:58 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/FFD/FFD_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FFD_tb
# -- Compiling architecture arc of FFD_tb
# End time: 18:55:59 on May 28,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.ffd_tb
# End time: 18:56:03 on May 28,2023, Elapsed time: 0:01:34
# Errors: 0, Warnings: 2
# vsim work.ffd_tb 
# Start time: 18:56:03 on May 28,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ffd_tb(arc)
# Loading work.ffd(logicfunction)
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/ffd_tb/CLK_tb \
sim:/ffd_tb/RESET_tb \
sim:/ffd_tb/SET_tb \
sim:/ffd_tb/D_tb \
sim:/ffd_tb/EN_tb \
sim:/ffd_tb/Q_tb
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ammit  Hostname: DESKTOP-7VCPBOA  ProcessID: 2268
#           Attempting to use alternate WLF file "./wlft58qt0f".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft58qt0f
run
run
run
run
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/full_adder/full_adder_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:57:13 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/full_adder/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture arc of full_adder_tb
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/full_adder/full_adder_tb.vhd(35): (vcom-1136) Unknown identifier "MCLK_PERIOD".
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/full_adder/full_adder_tb.vhd(40): (vcom-1136) Unknown identifier "MCLK_PERIOD".
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/full_adder/full_adder_tb.vhd(45): (vcom-1136) Unknown identifier "MCLK_PERIOD".
# ** Note: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/full_adder/full_adder_tb.vhd(48): VHDL Compiler exiting
# End time: 18:57:13 on May 28,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/full_adder/full_adder_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:57:55 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/full_adder/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture arc of full_adder_tb
# End time: 18:57:55 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.full_adder_tb
# End time: 18:58:01 on May 28,2023, Elapsed time: 0:01:58
# Errors: 0, Warnings: 2
# vsim work.full_adder_tb 
# Start time: 18:58:01 on May 28,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.full_adder_tb(arc)
# Loading work.full_add(arc_fa)
# ** Fatal: (vsim-3817) Port "Cin" of entity "full_add" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /full_adder_tb/uut File: D:/ISEL/2223/LEIC/s2/LIC/Testes/full_add.vhd Line: 5
# FATAL ERROR while loading design
# Error loading design
# End time: 18:58:01 on May 28,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/full_adder/full_adder_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:25 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/full_adder/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture arc of full_adder_tb
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/full_adder/full_adder_tb.vhd(12): near "out": (vcom-1576) expecting ':'.
# End time: 19:01:25 on May 28,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/full_adder/full_adder_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:51 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/full_adder/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture arc of full_adder_tb
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/full_adder/full_adder_tb.vhd(26): (vcom-1136) Unknown identifier "Cin_tb".
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/full_adder/full_adder_tb.vhd(26): (vcom-1484) Unknown formal identifier "Cin".
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/full_adder/full_adder_tb.vhd(35): Illegal target for signal assignment.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/full_adder/full_adder_tb.vhd(35): (vcom-1136) Unknown identifier "Cin_tb".
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/full_adder/full_adder_tb.vhd(40): Illegal target for signal assignment.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/full_adder/full_adder_tb.vhd(40): (vcom-1136) Unknown identifier "Cin_tb".
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/full_adder/full_adder_tb.vhd(45): Illegal target for signal assignment.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/full_adder/full_adder_tb.vhd(45): (vcom-1136) Unknown identifier "Cin_tb".
# ** Note: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/full_adder/full_adder_tb.vhd(49): VHDL Compiler exiting
# End time: 19:01:51 on May 28,2023, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/full_adder/full_adder_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:02:18 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/full_adder/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture arc of full_adder_tb
# End time: 19:02:18 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.full_adder_tb
# vsim work.full_adder_tb 
# Start time: 19:02:20 on May 28,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.full_adder_tb(arc)
# Loading work.full_add(arc_fa)
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/full_adder_tb/A_tb \
sim:/full_adder_tb/B_tb \
sim:/full_adder_tb/Cin_tb \
sim:/full_adder_tb/Cout_tb \
sim:/full_adder_tb/S_tb \
sim:/full_adder_tb/MCLK_PERIOD
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ammit  Hostname: DESKTOP-7VCPBOA  ProcessID: 2268
#           Attempting to use alternate WLF file "./wlftnwsq47".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnwsq47
run
run
run
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/LCDDispatcher/LCDDispatcher_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:04:23 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/LCDDispatcher/LCDDispatcher_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCDDispatcher_tb
# -- Compiling architecture arc of LCDDispatcher_tb
# End time: 19:04:23 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.lcddispatcher_tb
# End time: 19:04:32 on May 28,2023, Elapsed time: 0:02:12
# Errors: 0, Warnings: 2
# vsim work.lcddispatcher_tb 
# Start time: 19:04:32 on May 28,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lcddispatcher_tb(arc)
# ** Error: (vsim-3173) Entity 'D:/ISEL/2223/LEIC/s2/LIC/Testes/simulation/modelsim/rtl_work.lcddispatcher' has no architecture.
# Load interrupted
# Error loading design
# End time: 19:04:32 on May 28,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/LCDDispatcher/LCDDispatcher.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:04:58 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/LCDDispatcher/LCDDispatcher.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCDDispatcher
# -- Compiling architecture arc_lcdd of LCDDispatcher
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/LCDDispatcher/LCDDispatcher.vhd(27): (vcom-1294) Declaration with designator "done" already exists in this region.
# ** =====> Prior declaration of "done" is at D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/LCDDispatcher/LCDDispatcher.vhd(8).
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/LCDDispatcher/LCDDispatcher.vhd(44): (vcom-1436) Actual expression (infix expression) of formal "CE" is not globally static.
# ** Note: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/LCDDispatcher/LCDDispatcher.vhd(54): VHDL Compiler exiting
# End time: 19:04:58 on May 28,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/LCDDispatcher/LCDDispatcher_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:04:59 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/LCDDispatcher/LCDDispatcher_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCDDispatcher_tb
# -- Compiling architecture arc of LCDDispatcher_tb
# End time: 19:04:59 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/LCDDispatcher/LCDDispatcher.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:05:37 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/LCDDispatcher/LCDDispatcher.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCDDispatcher
# -- Compiling architecture arc_lcdd of LCDDispatcher
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/LCDDispatcher/LCDDispatcher.vhd(44): (vcom-1436) Actual expression (infix expression) of formal "CE" is not globally static.
# ** Note: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/LCDDispatcher/LCDDispatcher.vhd(54): VHDL Compiler exiting
# End time: 19:05:37 on May 28,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/LCDDispatcher/LCDDispatcher_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:05:37 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/LCDDispatcher/LCDDispatcher_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCDDispatcher_tb
# -- Compiling architecture arc of LCDDispatcher_tb
# End time: 19:05:37 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/LCDDispatcher/LCDDispatcher.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:06:16 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/LCDDispatcher/LCDDispatcher.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCDDispatcher
# -- Compiling architecture arc_lcdd of LCDDispatcher
# End time: 19:06:16 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/LCDDispatcher/LCDDispatcher_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:06:16 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/LCDDispatcher/LCDDispatcher_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCDDispatcher_tb
# -- Compiling architecture arc of LCDDispatcher_tb
# End time: 19:06:16 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.lcddispatcher_tb
# vsim work.lcddispatcher_tb 
# Start time: 19:06:43 on May 28,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lcddispatcher_tb(arc)
# Loading work.lcddispatcher(arc_lcdd)
# Loading work.dispatcher(arc)
# Loading work.counter(arc_cc)
# Loading work.adder(arc_adder)
# Loading work.full_add(arc_fa)
# Loading work.mux2x1(arc_mux)
# Loading work.registry(arc_reg)
# Loading work.ffd(logicfunction)
# Loading work.terminal_count(arc_tc)
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/lcddispatcher_tb/lcdd/disp/CurrentState \
sim:/lcddispatcher_tb/lcdd/disp/NextState
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ammit  Hostname: DESKTOP-7VCPBOA  ProcessID: 2268
#           Attempting to use alternate WLF file "./wlft7kjsnb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7kjsnb
add wave -position insertpoint  \
sim:/lcddispatcher_tb/Dval_tb \
sim:/lcddispatcher_tb/Wrl_tb \
sim:/lcddispatcher_tb/done_tb \
sim:/lcddispatcher_tb/CLK_tb \
sim:/lcddispatcher_tb/Reset_tb \
sim:/lcddispatcher_tb/Din_tb \
sim:/lcddispatcher_tb/Dout_tb
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/LCDDispatcher/LCDDispatcher_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:09:21 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/LCDDispatcher/LCDDispatcher_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCDDispatcher_tb
# -- Compiling architecture arc of LCDDispatcher_tb
# End time: 19:09:21 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.lcddispatcher_tb(arc)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/lcddispatcher_tb/lcdd/countclear \
sim:/lcddispatcher_tb/lcdd/cenable
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/MUX2x1/MUX2x1_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:14:58 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/MUX2x1/MUX2x1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX2x1_tb
# -- Compiling architecture behavioral of MUX2x1_tb
# End time: 19:14:58 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mux2x1_tb
# End time: 19:15:03 on May 28,2023, Elapsed time: 0:08:20
# Errors: 0, Warnings: 0
# vsim work.mux2x1_tb 
# Start time: 19:15:03 on May 28,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mux2x1_tb(behavioral)
# Loading work.mux2x1(arc_mux)
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/mux2x1_tb/A_tb \
sim:/mux2x1_tb/B_tb \
sim:/mux2x1_tb/Y_tb \
sim:/mux2x1_tb/S_tb \
sim:/mux2x1_tb/MCLK_PERIOD
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ammit  Hostname: DESKTOP-7VCPBOA  ProcessID: 2268
#           Attempting to use alternate WLF file "./wlftyszbjj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyszbjj
run
run
run
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/MUX4x1/MUX4x1_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:16:19 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/MUX4x1/MUX4x1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX4x1_tb
# -- Compiling architecture behavioral of MUX4x1_tb
# End time: 19:16:19 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mux4x1_tb
# End time: 19:16:25 on May 28,2023, Elapsed time: 0:01:22
# Errors: 0, Warnings: 2
# vsim work.mux4x1_tb 
# Start time: 19:16:25 on May 28,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mux4x1_tb(behavioral)
# Loading work.mux4x1(arc_mux)
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/mux4x1_tb/I_tb \
sim:/mux4x1_tb/S_tb \
sim:/mux4x1_tb/Y_tb \
sim:/mux4x1_tb/CLK_tb \
sim:/mux4x1_tb/MCLK_PERIOD
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ammit  Hostname: DESKTOP-7VCPBOA  ProcessID: 2268
#           Attempting to use alternate WLF file "./wlft2ek09m".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2ek09m
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/MUX4x1/MUX4x1_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:16:55 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/MUX4x1/MUX4x1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX4x1_tb
# -- Compiling architecture behavioral of MUX4x1_tb
# End time: 19:16:55 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/MUX4x1/MUX4x1_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:01 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/MUX4x1/MUX4x1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX4x1_tb
# -- Compiling architecture behavioral of MUX4x1_tb
# End time: 19:18:01 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.mux4x1_tb(behavioral)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/MUX4x1/MUX4x1_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:25 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/MUX4x1/MUX4x1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX4x1_tb
# -- Compiling architecture behavioral of MUX4x1_tb
# End time: 19:18:25 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.mux4x1_tb(behavioral)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/MUX4x1/MUX4x1_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:58 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/MUX4x1/MUX4x1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX4x1_tb
# -- Compiling architecture behavioral of MUX4x1_tb
# End time: 19:18:58 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.mux4x1_tb(behavioral)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Registry/Registry_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:30 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Registry/Registry_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Registry_tb
# -- Compiling architecture arc of Registry_tb
# End time: 19:19:30 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.registry_tb
# End time: 19:19:37 on May 28,2023, Elapsed time: 0:03:12
# Errors: 0, Warnings: 0
# vsim work.registry_tb 
# Start time: 19:19:37 on May 28,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registry_tb(arc)
# Loading work.registry(arc_reg)
# Loading work.ffd(logicfunction)
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/registry_tb/D_tb \
sim:/registry_tb/CLK_tb \
sim:/registry_tb/E_tb \
sim:/registry_tb/Reset_tb \
sim:/registry_tb/Q_tb \
sim:/registry_tb/MCLK_PERIOD \
sim:/registry_tb/MCLK_HALF_PERIOD
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ammit  Hostname: DESKTOP-7VCPBOA  ProcessID: 2268
#           Attempting to use alternate WLF file "./wlftwkxgv2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwkxgv2
run
run
run
run
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Registry/Registry_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:20:40 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Registry/Registry_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Registry_tb
# -- Compiling architecture arc of Registry_tb
# End time: 19:20:40 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.registry_tb(arc)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Registry/Registry_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:21:11 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Registry/Registry_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Registry_tb
# -- Compiling architecture arc of Registry_tb
# End time: 19:21:11 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.registry_tb(arc)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/SDC/SDC_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:31 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/SDC/SDC_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SDC_tb
# -- Compiling architecture arc of SDC_tb
# End time: 19:22:31 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.sdc_tb
# End time: 19:22:37 on May 28,2023, Elapsed time: 0:03:00
# Errors: 0, Warnings: 0
# vsim work.sdc_tb 
# Start time: 19:22:37 on May 28,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.sdc_tb(arc)
# Loading work.sdc(arc)
# Loading work.serialreceiver(arc_sr)
# Loading work.counter(arc_cc)
# Loading work.adder(arc_adder)
# Loading work.full_add(arc_fa)
# Loading work.mux2x1(arc_mux)
# Loading work.registry(arc_reg)
# Loading work.ffd(logicfunction)
# Loading work.terminal_count(arc_tc)
# Loading work.serialcontrol(arc_sc)
# Loading work.shiftregister(arc_sr)
# Loading work.doorcontroller(arc)
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/sdc_tb/SS_tb \
sim:/sdc_tb/SDX_tb \
sim:/sdc_tb/SCLK_tb \
sim:/sdc_tb/Sclose_tb \
sim:/sdc_tb/Sopen_tb \
sim:/sdc_tb/Psensor_tb \
sim:/sdc_tb/CLK_tb \
sim:/sdc_tb/OnOff_tb \
sim:/sdc_tb/busy_tb \
sim:/sdc_tb/Reset_tb \
sim:/sdc_tb/Dout_tb
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ammit  Hostname: DESKTOP-7VCPBOA  ProcessID: 2268
#           Attempting to use alternate WLF file "./wlft6hks1y".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6hks1y
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/SDC/SDC_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:23:40 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/SDC/SDC_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SDC_tb
# -- Compiling architecture arc of SDC_tb
# End time: 19:23:40 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.sdc_tb(arc)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/SDC/SDC_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:24:24 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/SDC/SDC_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SDC_tb
# -- Compiling architecture arc of SDC_tb
# End time: 19:24:24 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.sdc_tb(arc)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/SerialControl/SerialControl_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:27:08 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/SerialControl/SerialControl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SerialControl_tb
# -- Compiling architecture arc of SerialControl_tb
# End time: 19:27:08 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.serialcontrol_tb
# End time: 19:27:14 on May 28,2023, Elapsed time: 0:04:37
# Errors: 0, Warnings: 0
# vsim work.serialcontrol_tb 
# Start time: 19:27:14 on May 28,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.serialcontrol_tb(arc)
# Loading work.serialcontrol(arc_sc)
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/serialcontrol_tb/Reset_tb \
sim:/serialcontrol_tb/enRx_tb \
sim:/serialcontrol_tb/accept_tb \
sim:/serialcontrol_tb/eq5_tb \
sim:/serialcontrol_tb/CLK_tb \
sim:/serialcontrol_tb/clr_tb \
sim:/serialcontrol_tb/wr_tb \
sim:/serialcontrol_tb/DXval_tb \
sim:/serialcontrol_tb/cenable_tb
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ammit  Hostname: DESKTOP-7VCPBOA  ProcessID: 2268
#           Attempting to use alternate WLF file "./wlft11vfii".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft11vfii
add wave -position insertpoint  \
sim:/serialcontrol_tb/srtb/CurrentState \
sim:/serialcontrol_tb/srtb/NextState
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/SerialControl/SerialControl_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:28:00 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/SerialControl/SerialControl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SerialControl_tb
# -- Compiling architecture arc of SerialControl_tb
# End time: 19:28:00 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.serialcontrol_tb(arc)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/SerialControl/SerialControl_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:29:35 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/SerialControl/SerialControl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SerialControl_tb
# -- Compiling architecture arc of SerialControl_tb
# End time: 19:29:35 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.serialcontrol_tb(arc)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
run
add wave -position insertpoint sim:/serialcontrol_tb/*
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/SerialReceiver/SerialReceiver_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:28 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/SerialReceiver/SerialReceiver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SerialReceiver_tb
# -- Compiling architecture arc of SerialReceiver_tb
# End time: 19:30:28 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.serialreceiver_tb
# End time: 19:30:33 on May 28,2023, Elapsed time: 0:03:19
# Errors: 0, Warnings: 0
# vsim work.serialreceiver_tb 
# Start time: 19:30:33 on May 28,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.serialreceiver_tb(arc)
# Loading work.serialreceiver(arc_sr)
# Loading work.counter(arc_cc)
# Loading work.adder(arc_adder)
# Loading work.full_add(arc_fa)
# Loading work.mux2x1(arc_mux)
# Loading work.registry(arc_reg)
# Loading work.ffd(logicfunction)
# Loading work.terminal_count(arc_tc)
# Loading work.serialcontrol(arc_sc)
# Loading work.shiftregister(arc_sr)
add wave -position insertpoint sim:/serialreceiver_tb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ammit  Hostname: DESKTOP-7VCPBOA  ProcessID: 2268
#           Attempting to use alternate WLF file "./wlft89syfw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft89syfw
# WARNING: No extended dataflow license exists
# WARNING: No extended dataflow license exists
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/SerialReceiver/SerialReceiver_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:35:10 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/SerialReceiver/SerialReceiver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SerialReceiver_tb
# -- Compiling architecture arc of SerialReceiver_tb
# End time: 19:35:10 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.serialreceiver_tb(arc)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Dispatcher/Dispatcher_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:48:39 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Dispatcher/Dispatcher_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dispatcher_tb
# -- Compiling architecture arc of Dispatcher_tb
# End time: 19:48:39 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.dispatcher_tb
# End time: 19:48:48 on May 28,2023, Elapsed time: 0:18:15
# Errors: 0, Warnings: 0
# vsim work.dispatcher_tb 
# Start time: 19:48:48 on May 28,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dispatcher_tb(arc)
# Loading work.dispatcher(arc)
add wave -position insertpoint  \
sim:/dispatcher_tb/Dval_tb \
sim:/dispatcher_tb/Reset_tb \
sim:/dispatcher_tb/CLK_tb \
sim:/dispatcher_tb/eq12_tb \
sim:/dispatcher_tb/Wrl_tb \
sim:/dispatcher_tb/done_tb \
sim:/dispatcher_tb/countclear_tb
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ammit  Hostname: DESKTOP-7VCPBOA  ProcessID: 2268
#           Attempting to use alternate WLF file "./wlftsiffmn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsiffmn
run
run
run
add wave -position insertpoint  \
sim:/dispatcher_tb/uut/CurrentState \
sim:/dispatcher_tb/uut/NextState
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/LCDDispatcher/LCDDispatcher.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:34 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/LCDDispatcher/LCDDispatcher.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCDDispatcher
# -- Compiling architecture arc_lcdd of LCDDispatcher
# End time: 19:50:34 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/LCDDispatcher/LCDDispatcher_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:34 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/LCDDispatcher/LCDDispatcher_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCDDispatcher_tb
# -- Compiling architecture arc of LCDDispatcher_tb
# End time: 19:50:34 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.lcddispatcher_tb
# End time: 19:50:40 on May 28,2023, Elapsed time: 0:01:52
# Errors: 0, Warnings: 0
# vsim work.lcddispatcher_tb 
# Start time: 19:50:40 on May 28,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lcddispatcher_tb(arc)
# Loading work.lcddispatcher(arc_lcdd)
# Loading work.dispatcher(arc)
# Loading work.counter(arc_cc)
# Loading work.adder(arc_adder)
# Loading work.full_add(arc_fa)
# Loading work.mux2x1(arc_mux)
# Loading work.registry(arc_reg)
# Loading work.ffd(logicfunction)
# Loading work.terminal_count(arc_tc)
add wave -position insertpoint  \
sim:/lcddispatcher_tb/Dval_tb \
sim:/lcddispatcher_tb/Wrl_tb \
sim:/lcddispatcher_tb/done_tb \
sim:/lcddispatcher_tb/CLK_tb \
sim:/lcddispatcher_tb/Reset_tb \
sim:/lcddispatcher_tb/Din_tb \
sim:/lcddispatcher_tb/Dout_tb
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ammit  Hostname: DESKTOP-7VCPBOA  ProcessID: 2268
#           Attempting to use alternate WLF file "./wlftyj049q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyj049q
add wave -position insertpoint  \
sim:/lcddispatcher_tb/lcdd/disp/CurrentState \
sim:/lcddispatcher_tb/lcdd/disp/NextState
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
run
add wave -position insertpoint  \
sim:/lcddispatcher_tb/lcdd/eq12 \
sim:/lcddispatcher_tb/lcdd/countclear \
sim:/lcddispatcher_tb/lcdd/cenable \
sim:/lcddispatcher_tb/lcdd/wr \
sim:/lcddispatcher_tb/lcdd/d \
sim:/lcddispatcher_tb/lcdd/count
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
add wave -position insertpoint  \
sim:/lcddispatcher_tb/lcdd/cup/PL
run
run
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/LCDDispatcher/LCDDispatcher.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:54:13 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/LCDDispatcher/LCDDispatcher.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCDDispatcher
# -- Compiling architecture arc_lcdd of LCDDispatcher
# End time: 19:54:13 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.lcddispatcher(arc_lcdd)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/ShiftRegister/ShiftRegister_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:26 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/ShiftRegister/ShiftRegister_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ShiftRegister_tb
# -- Compiling architecture arc of ShiftRegister_tb
# End time: 21:24:27 on May 28,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.shiftregister_tb
# End time: 21:24:36 on May 28,2023, Elapsed time: 1:33:56
# Errors: 0, Warnings: 0
# vsim work.shiftregister_tb 
# Start time: 21:24:36 on May 28,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shiftregister_tb(arc)
# Loading work.shiftregister(arc_sr)
# Loading work.ffd(logicfunction)
add wave -position insertpoint  \
sim:/shiftregister_tb/data_tb \
sim:/shiftregister_tb/CLK_tb \
sim:/shiftregister_tb/enable_tb \
sim:/shiftregister_tb/reset_tb \
sim:/shiftregister_tb/D_tb
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ammit  Hostname: DESKTOP-7VCPBOA  ProcessID: 2268
#           Attempting to use alternate WLF file "./wlfty47mq1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfty47mq1
run
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/SLCDC/SLCDC_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:25:56 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/SLCDC/SLCDC_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SLCDC_tb
# -- Compiling architecture arc of SLCDC_tb
# End time: 21:25:56 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.slcdc_tb
# End time: 21:26:00 on May 28,2023, Elapsed time: 0:01:24
# Errors: 0, Warnings: 2
# vsim work.slcdc_tb 
# Start time: 21:26:00 on May 28,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.slcdc_tb(arc)
# Loading work.slcdc(arc_slcdc)
# Loading work.serialreceiver(arc_sr)
# Loading work.counter(arc_cc)
# Loading work.adder(arc_adder)
# Loading work.full_add(arc_fa)
# Loading work.mux2x1(arc_mux)
# Loading work.registry(arc_reg)
# Loading work.ffd(logicfunction)
# Loading work.terminal_count(arc_tc)
# Loading work.serialcontrol(arc_sc)
# Loading work.shiftregister(arc_sr)
# Loading work.lcddispatcher(arc_lcdd)
# Loading work.dispatcher(arc)
add wave -position insertpoint  \
sim:/slcdc_tb/SS_tb \
sim:/slcdc_tb/SCLK_tb \
sim:/slcdc_tb/CLK_tb \
sim:/slcdc_tb/SDX_tb \
sim:/slcdc_tb/Reset_tb \
sim:/slcdc_tb/Wrl_tb \
sim:/slcdc_tb/Dout_tb
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ammit  Hostname: DESKTOP-7VCPBOA  ProcessID: 2268
#           Attempting to use alternate WLF file "./wlftbcyjf1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbcyjf1
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/SLCDC/SLCDC_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:27:07 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/SLCDC/SLCDC_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SLCDC_tb
# -- Compiling architecture arc of SLCDC_tb
# End time: 21:27:07 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.slcdc_tb(arc)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Terminal_Count/Terminal_Count_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:11 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Terminal_Count/Terminal_Count_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Terminal_Count_tb
# -- Compiling architecture behavioral of Terminal_Count_tb
# End time: 21:28:11 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.terminal_count_tb
# End time: 21:28:16 on May 28,2023, Elapsed time: 0:02:16
# Errors: 0, Warnings: 0
# vsim work.terminal_count_tb 
# Start time: 21:28:16 on May 28,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.terminal_count_tb(behavioral)
# Loading work.terminal_count(arc_tc)
add wave -position insertpoint  \
sim:/terminal_count_tb/Q_tb \
sim:/terminal_count_tb/TC_tb \
sim:/terminal_count_tb/CLK_tb
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ammit  Hostname: DESKTOP-7VCPBOA  ProcessID: 2268
#           Attempting to use alternate WLF file "./wlftaae3kt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftaae3kt
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Terminal_Count/Terminal_Count_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:29:16 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/Terminal_Count/Terminal_Count_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Terminal_Count_tb
# -- Compiling architecture behavioral of Terminal_Count_tb
# End time: 21:29:16 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.terminal_count_tb(behavioral)
# Warning in wave window restart: (vish-4014) No objects found matching '/terminal_count_tb/CLK_tb'. 
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
add wave -position insertpoint  \
sim:/terminal_count_tb/Q_tb \
sim:/terminal_count_tb/TC_tb
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyControl/KeyControl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:32:35 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyControl/KeyControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyControl
# -- Compiling architecture arcKC of KeyControl
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyControl/KeyControl.vhd(29): (vcom-1136) Unknown identifier "THIRD".
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyControl/KeyControl.vhd(32): (vcom-1136) Unknown identifier "THIRD".
# ** Error (suppressible): D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyControl/KeyControl.vhd(32): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyControl/KeyControl.vhd(34): (vcom-1136) Unknown identifier "THIRD".
# ** Note: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyControl/KeyControl.vhd(42): VHDL Compiler exiting
# End time: 21:32:35 on May 28,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyControl/KeyControl_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:32:35 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyControl/KeyControl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyControl_tb
# -- Compiling architecture arc of KeyControl_tb
# End time: 21:32:36 on May 28,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.keycontrol_tb
# End time: 21:32:41 on May 28,2023, Elapsed time: 0:04:25
# Errors: 0, Warnings: 0
# vsim work.keycontrol_tb 
# Start time: 21:32:41 on May 28,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.keycontrol_tb(arc)
# Loading work.keycontrol(arckc)
add wave -position insertpoint  \
sim:/keycontrol_tb/Kpress_tb \
sim:/keycontrol_tb/Kack_tb \
sim:/keycontrol_tb/CLK_tb \
sim:/keycontrol_tb/Reset_tb \
sim:/keycontrol_tb/Kval_tb \
sim:/keycontrol_tb/Kscan_tb
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ammit  Hostname: DESKTOP-7VCPBOA  ProcessID: 2268
#           Attempting to use alternate WLF file "./wlftr4c645".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr4c645
add wave -position insertpoint  \
sim:/keycontrol_tb/UUT/CurrentState \
sim:/keycontrol_tb/UUT/NextState
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyControl/KeyControl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:33:31 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyControl/KeyControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyControl
# -- Compiling architecture arcKC of KeyControl
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyControl/KeyControl.vhd(29): (vcom-1136) Unknown identifier "THIRD".
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyControl/KeyControl.vhd(32): (vcom-1136) Unknown identifier "THIRD".
# ** Error (suppressible): D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyControl/KeyControl.vhd(32): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyControl/KeyControl.vhd(34): (vcom-1136) Unknown identifier "THIRD".
# ** Note: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyControl/KeyControl.vhd(42): VHDL Compiler exiting
# End time: 21:33:31 on May 28,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyControl/KeyControl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:33:48 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyControl/KeyControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyControl
# -- Compiling architecture arcKC of KeyControl
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyControl/KeyControl.vhd(29): (vcom-1136) Unknown identifier "THIRD".
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyControl/KeyControl.vhd(32): (vcom-1136) Unknown identifier "THIRD".
# ** Error (suppressible): D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyControl/KeyControl.vhd(32): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyControl/KeyControl.vhd(34): (vcom-1136) Unknown identifier "THIRD".
# ** Note: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyControl/KeyControl.vhd(42): VHDL Compiler exiting
# End time: 21:33:48 on May 28,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyControl/KeyControl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:34:17 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyControl/KeyControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyControl
# -- Compiling architecture arcKC of KeyControl
# End time: 21:34:18 on May 28,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.keycontrol(arckc)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyControl/KeyControl_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:34:43 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyControl/KeyControl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyControl_tb
# -- Compiling architecture arc of KeyControl_tb
# End time: 21:34:43 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.keycontrol_tb(arc)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyScan/KeyScan.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:36:08 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyScan/KeyScan.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyScan
# -- Compiling architecture arc_Keyscan of KeyScan
# End time: 21:36:08 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyScan/KeyScan_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:36:08 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyScan/KeyScan_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyScan_tb
# -- Compiling architecture behavioral of KeyScan_tb
# End time: 21:36:08 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.keyscan_tb
# End time: 21:36:13 on May 28,2023, Elapsed time: 0:03:32
# Errors: 0, Warnings: 0
# vsim work.keyscan_tb 
# Start time: 21:36:13 on May 28,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.keyscan_tb(behavioral)
# Loading work.keyscan(arc_keyscan)
# Loading work.counter(arc_cc)
# Loading work.adder(arc_adder)
# Loading work.full_add(arc_fa)
# Loading work.mux2x1(arc_mux)
# Loading work.registry(arc_reg)
# Loading work.ffd(logicfunction)
# Loading work.terminal_count(arc_tc)
# Loading work.decoder(arc_dec)
# Loading work.mux4x1(arc_mux)
add wave -position insertpoint  \
sim:/keyscan_tb/KScan_tb \
sim:/keyscan_tb/CLK_tb \
sim:/keyscan_tb/Reset_tb \
sim:/keyscan_tb/Kpress_tb \
sim:/keyscan_tb/I_tb \
sim:/keyscan_tb/K_tb \
sim:/keyscan_tb/O_tb
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ammit  Hostname: DESKTOP-7VCPBOA  ProcessID: 2268
#           Attempting to use alternate WLF file "./wlft0v4kst".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0v4kst
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyScan/KeyScan.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:37:23 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyScan/KeyScan.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyScan
# -- Compiling architecture arc_Keyscan of KeyScan
# End time: 21:37:23 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.keyscan(arc_keyscan)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyScan/KeyScan_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:38:46 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyScan/KeyScan_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyScan_tb
# -- Compiling architecture behavioral of KeyScan_tb
# End time: 21:38:46 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.keyscan_tb(behavioral)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyScan/KeyScan_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:39:12 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyScan/KeyScan_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyScan_tb
# -- Compiling architecture behavioral of KeyScan_tb
# End time: 21:39:12 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.keyscan_tb(behavioral)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyScan/KeyScan_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:40:07 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyScan/KeyScan_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyScan_tb
# -- Compiling architecture behavioral of KeyScan_tb
# End time: 21:40:07 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.keyscan_tb(behavioral)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyScan/KeyScan_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:40:32 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyScan/KeyScan_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyScan_tb
# -- Compiling architecture behavioral of KeyScan_tb
# End time: 21:40:32 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.keyscan_tb(behavioral)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyScan/KeyScan_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:41:14 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyScan/KeyScan_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyScan_tb
# -- Compiling architecture behavioral of KeyScan_tb
# End time: 21:41:15 on May 28,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# Loading work.keyscan_tb(behavioral)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyScan/KeyScan_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:42:08 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyScan/KeyScan_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyScan_tb
# -- Compiling architecture behavioral of KeyScan_tb
# End time: 21:42:08 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.keyscan_tb(behavioral)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyDecode/KeyDecode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:35:34 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyDecode/KeyDecode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyDecode
# -- Compiling architecture arc_kd of KeyDecode
# End time: 22:35:34 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyDecode/KeyDecode_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:35:34 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyDecode/KeyDecode_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyDecode_tb
# -- Compiling architecture behavioral of KeyDecode_tb
# End time: 22:35:34 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.keydecode_tb
# End time: 22:35:39 on May 28,2023, Elapsed time: 0:59:26
# Errors: 0, Warnings: 0
# vsim work.keydecode_tb 
# Start time: 22:35:39 on May 28,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.keydecode_tb(behavioral)
# Loading work.keydecode(arc_kd)
# Loading ieee.numeric_std(body)
# Loading work.clkdiv(bhv)
# Loading work.keyscan(arc_keyscan)
# Loading work.counter(arc_cc)
# Loading work.adder(arc_adder)
# Loading work.full_add(arc_fa)
# Loading work.mux2x1(arc_mux)
# Loading work.registry(arc_reg)
# Loading work.ffd(logicfunction)
# Loading work.terminal_count(arc_tc)
# Loading work.decoder(arc_dec)
# Loading work.mux4x1(arc_mux)
# Loading work.keycontrol(arckc)
add wave -position insertpoint  \
sim:/keydecode_tb/Kack_tb \
sim:/keydecode_tb/CLK_tb \
sim:/keydecode_tb/Reset_tb \
sim:/keydecode_tb/Kval_tb \
sim:/keydecode_tb/I_tb \
sim:/keydecode_tb/K_tb \
sim:/keydecode_tb/O_tb
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ammit  Hostname: DESKTOP-7VCPBOA  ProcessID: 2268
#           Attempting to use alternate WLF file "./wlftgk9t4a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgk9t4a
add wave -position insertpoint  \
sim:/keydecode_tb/uut/control/CurrentState \
sim:/keydecode_tb/uut/control/NextState
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyDecode/KeyDecode_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:36:59 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyDecode/KeyDecode_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyDecode_tb
# -- Compiling architecture behavioral of KeyDecode_tb
# End time: 22:36:59 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.keydecode_tb(behavioral)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyDecode/KeyDecode_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:38:14 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyDecode/KeyDecode_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyDecode_tb
# -- Compiling architecture behavioral of KeyDecode_tb
# End time: 22:38:14 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.keydecode_tb(behavioral)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
add wave -position insertpoint  \
sim:/keydecode_tb/uut/scan/KScan \
sim:/keydecode_tb/uut/scan/CLK \
sim:/keydecode_tb/uut/scan/Reset \
sim:/keydecode_tb/uut/scan/I \
sim:/keydecode_tb/uut/scan/Kpress \
sim:/keydecode_tb/uut/scan/O \
sim:/keydecode_tb/uut/scan/K \
sim:/keydecode_tb/uut/scan/kp \
sim:/keydecode_tb/uut/scan/col \
sim:/keydecode_tb/uut/scan/qcount
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyDecode/KeyDecode_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:40:51 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyDecode/KeyDecode_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyDecode_tb
# -- Compiling architecture behavioral of KeyDecode_tb
# End time: 22:40:51 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.keydecode_tb(behavioral)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyDecode/KeyDecode_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:41:21 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyDecode/KeyDecode_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyDecode_tb
# -- Compiling architecture behavioral of KeyDecode_tb
# End time: 22:41:21 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.keydecode_tb(behavioral)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyDecode/KeyDecode_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:42:18 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyDecode/KeyDecode_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyDecode_tb
# -- Compiling architecture behavioral of KeyDecode_tb
# End time: 22:42:18 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.keydecode_tb(behavioral)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyDecode/KeyDecode_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:44:26 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyDecode/KeyDecode_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyDecode_tb
# -- Compiling architecture behavioral of KeyDecode_tb
# End time: 22:44:26 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.keydecode_tb(behavioral)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyDecode/KeyDecode_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:22 on May 28,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega1/Files/KeyDecode/KeyDecode_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyDecode_tb
# -- Compiling architecture behavioral of KeyDecode_tb
# End time: 22:45:22 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.keydecode_tb(behavioral)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
add wave -position insertpoint  \
sim:/keydecode_tb/uut/control/Kpress \
sim:/keydecode_tb/uut/control/Kack \
sim:/keydecode_tb/uut/control/CLK \
sim:/keydecode_tb/uut/control/Reset \
sim:/keydecode_tb/uut/control/Kval \
sim:/keydecode_tb/uut/control/Kscan
