
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000042  00800100  00001cbe  00001d32  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001cbe  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000ac  00800142  00001d00  00001d74  2**0
                  ALLOC
  3 .debug_aranges 000000c0  00000000  00000000  00001d74  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 0000047a  00000000  00000000  00001e34  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001d3a  00000000  00000000  000022ae  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000b99  00000000  00000000  00003fe8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001234  00000000  00000000  00004b81  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000002e0  00000000  00000000  00005db8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000058e  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000648  00000000  00000000  00006626  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000078  00000000  00000000  00006c6e  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 82 01 	jmp	0x304	; 0x304 <__ctors_end>
       4:	0c 94 9f 01 	jmp	0x33e	; 0x33e <__bad_interrupt>
       8:	0c 94 81 0a 	jmp	0x1502	; 0x1502 <__vector_2>
       c:	0c 94 30 0a 	jmp	0x1460	; 0x1460 <__vector_3>
      10:	0c 94 9f 01 	jmp	0x33e	; 0x33e <__bad_interrupt>
      14:	0c 94 a9 07 	jmp	0xf52	; 0xf52 <__vector_5>
      18:	0c 94 1f 07 	jmp	0xe3e	; 0xe3e <__vector_6>
      1c:	0c 94 2b 07 	jmp	0xe56	; 0xe56 <__vector_7>
      20:	0c 94 3e 07 	jmp	0xe7c	; 0xe7c <__vector_8>
      24:	0c 94 10 07 	jmp	0xe20	; 0xe20 <__vector_9>
      28:	0c 94 9f 01 	jmp	0x33e	; 0x33e <__bad_interrupt>
      2c:	0c 94 9f 01 	jmp	0x33e	; 0x33e <__bad_interrupt>
      30:	0c 94 9f 01 	jmp	0x33e	; 0x33e <__bad_interrupt>
      34:	0c 94 9f 01 	jmp	0x33e	; 0x33e <__bad_interrupt>
      38:	0c 94 9f 01 	jmp	0x33e	; 0x33e <__bad_interrupt>
      3c:	0c 94 9f 01 	jmp	0x33e	; 0x33e <__bad_interrupt>
      40:	0c 94 9f 01 	jmp	0x33e	; 0x33e <__bad_interrupt>
      44:	0c 94 9f 01 	jmp	0x33e	; 0x33e <__bad_interrupt>
      48:	0c 94 9f 01 	jmp	0x33e	; 0x33e <__bad_interrupt>
      4c:	0c 94 57 03 	jmp	0x6ae	; 0x6ae <__vector_19>
      50:	0c 94 9f 01 	jmp	0x33e	; 0x33e <__bad_interrupt>
      54:	0c 94 9f 01 	jmp	0x33e	; 0x33e <__bad_interrupt>
      58:	0c 94 9f 01 	jmp	0x33e	; 0x33e <__bad_interrupt>

0000005c <__c.1772>:
      5c:	0a 0a 49 6e 76 61 6c 69 64 20 49 6e 74 65 72 75     ..Invalid Interu
      6c:	70 74 20 45 6e 61 62 6c 65 64 0a 00                 pt Enabled..

00000078 <__c.1738>:
      78:	0a 43 75 72 72 20 4d 6f 74 6f 72 73 3a 20 4c 3a     .Curr Motors: L:
      88:	25 64 20 25 64 3a 52 00                             %d %d:R.

00000090 <__c.1735>:
      90:	0a 54 75 72 6e 20 49 6e 63 72 65 6d 65 6e 74 3a     .Turn Increment:
      a0:	20 25 64 2c 20 64 69 72 3a 00                        %d, dir:.

000000aa <__c.1730>:
      aa:	0a 4d 61 78 20 43 68 61 6e 20 5b 4c 20 30 20 31     .Max Chan [L 0 1
      ba:	20 32 20 33 20 52 5d 3a 20 25 64 3b 76 3d 25 64      2 3 R]: %d;v=%d
	...

000000cb <__c.1706>:
      cb:	0a 49 6e 69 74 3a 20 44 6f 6e 65 0a 0a 00           .Init: Done...

000000d9 <__c.1826>:
      d9:	09 5b 64 6f 6e 65 5d 00                             .[done].

000000e1 <__c.1824>:
      e1:	0a 61 64 63 3a 20 69 6e 69 74 3a 20 73 65 74 75     .adc: init: setu
      f1:	70 20 63 6f 6e 76 65 72 74 69 6f 6e 73 00           p convertions.

000000ff <__c.1822>:
      ff:	0a 61 64 63 3a 20 69 6e 69 74 00                    .adc: init.

0000010a <__c.1815>:
     10a:	0a 5b 64 65 62 75 67 5d 20 57 61 72 6e 69 6e 67     .[debug] Warning
     11a:	3a 20 75 6e 69 6d 70 6c 69 6d 65 6e 74 65 64 20     : unimplimented 
     12a:	66 75 6e 63 74 69 6f 6e 20 61 64 63 5f 63 61 6c     function adc_cal
     13a:	69 62 72 61 74 65 5f 73 74 6f 72 65 20 63 61 6c     ibrate_store cal
     14a:	6c 65 64 00                                         led.

0000014e <__c.1758>:
     14e:	0a 5b 64 65 62 75 67 5d 20 41 44 43 20 4f 46 46     .[debug] ADC OFF
     15e:	53 45 54 53 3a 20 00                                SETS: .

00000165 <__c.1745>:
     165:	0a 5b 64 65 62 75 67 5d 20 46 49 58 45 44 20 41     .[debug] FIXED A
     175:	44 43 3a 20 00                                      DC: .

0000017a <__c.1739>:
     17a:	0a 5b 64 65 62 75 67 5d 20 20 20 52 41 57 20 41     .[debug]   RAW A
     18a:	44 43 3a 20 00                                      DC: .

0000018f <__c.1602>:
     18f:	0a 75 73 61 72 74 3a 20 69 6e 69 74 20 75 73 61     .usart: init usa
     19f:	72 74 30 09 5b 64 6f 6e 65 5d 00                    rt0.[done].

000001aa <__c.1669>:
     1aa:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 09 5b     .timers: init:.[
     1ba:	64 6f 6e 65 5d 00                                   done].

000001c0 <__c.1667>:
     1c0:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 20 73     .timers: init: s
     1d0:	74 61 72 74 2e 00                                   tart..

000001d6 <__c.1588>:
     1d6:	09 5b 64 6f 6e 65 5d 00                             .[done].

000001de <__c.1581>:
     1de:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 20 74     .timers: init: t
     1ee:	69 6d 65 72 31 00                                   imer1.

000001f4 <__c.1570>:
     1f4:	0a 4d 6f 64 65 3a 20 25 64 00                       .Mode: %d.

000001fe <__c.1531>:
     1fe:	09 5b 64 6f 6e 65 5d 00                             .[done].

00000206 <__c.1523>:
     206:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 20 74     .timers: init: t
     216:	69 6d 65 72 32 00                                   imer2.

0000021c <__c.1687>:
     21c:	0a 5b 65 72 72 6f 72 5d 20 4d 6f 74 6f 72 3a 20     .[error] Motor: 
     22c:	49 6e 76 61 6c 69 64 20 4d 6f 74 6f 72 20 4e 75     Invalid Motor Nu
     23c:	6d 62 65 72 3a 20 25 64 20 5b 25 73 5d 00           mber: %d [%s].

0000024a <__c.1672>:
     24a:	0a 5b 65 72 72 6f 72 5d 20 4d 6f 74 6f 72 3a 20     .[error] Motor: 
     25a:	49 6e 76 61 6c 69 64 20 4d 6f 74 6f 72 20 4e 75     Invalid Motor Nu
     26a:	6d 62 65 72 3a 20 25 64 20 5b 25 73 5d 00           mber: %d [%s].

00000278 <__c.1650>:
     278:	0a 5b 65 72 72 6f 72 5d 20 4d 6f 74 6f 72 3a 20     .[error] Motor: 
     288:	49 6e 76 61 6c 69 64 20 4d 6f 74 6f 72 20 4e 75     Invalid Motor Nu
     298:	6d 62 65 72 3a 20 25 64 20 5b 25 73 5d 00           mber: %d [%s].

000002a6 <__c.1581>:
     2a6:	0a 5b 64 65 62 75 67 5d 20 50 42 3f 20 52 65 6c     .[debug] PB? Rel
     2b6:	65 61 73 65 64 00                                   eased.

000002bc <__c.1560>:
     2bc:	0a 5b 64 65 62 75 67 5d 20 50 45 3f 20 52 65 6c     .[debug] PE? Rel
     2cc:	65 61 73 65 64 00                                   eased.

000002d2 <__c.1558>:
     2d2:	0a 43 75 72 72 65 6e 74 20 4d 6f 64 65 20 28 46     .Current Mode (F
     2e2:	2f 57 29 3d 20 25 64 00                             /W)= %d.

000002ea <__c.1556>:
     2ea:	0a 43 75 72 72 65 6e 74 20 4d 6f 64 65 20 28 54     .Current Mode (T
     2fa:	2f 57 29 20 3d 20 25 64 00 00                       /W) = %d..

00000304 <__ctors_end>:
     304:	11 24       	eor	r1, r1
     306:	1f be       	out	0x3f, r1	; 63
     308:	cf ef       	ldi	r28, 0xFF	; 255
     30a:	d4 e0       	ldi	r29, 0x04	; 4
     30c:	de bf       	out	0x3e, r29	; 62
     30e:	cd bf       	out	0x3d, r28	; 61

00000310 <__do_copy_data>:
     310:	11 e0       	ldi	r17, 0x01	; 1
     312:	a0 e0       	ldi	r26, 0x00	; 0
     314:	b1 e0       	ldi	r27, 0x01	; 1
     316:	ee eb       	ldi	r30, 0xBE	; 190
     318:	fc e1       	ldi	r31, 0x1C	; 28
     31a:	02 c0       	rjmp	.+4      	; 0x320 <.do_copy_data_start>

0000031c <.do_copy_data_loop>:
     31c:	05 90       	lpm	r0, Z+
     31e:	0d 92       	st	X+, r0

00000320 <.do_copy_data_start>:
     320:	a2 34       	cpi	r26, 0x42	; 66
     322:	b1 07       	cpc	r27, r17
     324:	d9 f7       	brne	.-10     	; 0x31c <.do_copy_data_loop>

00000326 <__do_clear_bss>:
     326:	11 e0       	ldi	r17, 0x01	; 1
     328:	a2 e4       	ldi	r26, 0x42	; 66
     32a:	b1 e0       	ldi	r27, 0x01	; 1
     32c:	01 c0       	rjmp	.+2      	; 0x330 <.do_clear_bss_start>

0000032e <.do_clear_bss_loop>:
     32e:	1d 92       	st	X+, r1

00000330 <.do_clear_bss_start>:
     330:	ae 3e       	cpi	r26, 0xEE	; 238
     332:	b1 07       	cpc	r27, r17
     334:	e1 f7       	brne	.-8      	; 0x32e <.do_clear_bss_loop>
     336:	0e 94 0a 02 	call	0x414	; 0x414 <main>
     33a:	0c 94 5d 0e 	jmp	0x1cba	; 0x1cba <_exit>

0000033e <__bad_interrupt>:
     33e:	0c 94 ac 01 	jmp	0x358	; 0x358 <__vector_default>

00000342 <clock_init>:
#include <util/delay.h>
#include <avr/pgmspace.h>
#include <stdlib.h>


void clock_init(void) {
     342:	80 e0       	ldi	r24, 0x00	; 0
     344:	90 e0       	ldi	r25, 0x00	; 0
     346:	20 e8       	ldi	r18, 0x80	; 128
     348:	0f b6       	in	r0, 0x3f	; 63
     34a:	f8 94       	cli
     34c:	20 93 61 00 	sts	0x0061, r18
     350:	80 93 61 00 	sts	0x0061, r24
     354:	0f be       	out	0x3f, r0	; 63
	#else
		#error "F_CPU Unrecognized"
	#endif
	
	//OSCAL set by the bootloader.
}
     356:	08 95       	ret

00000358 <__vector_default>:
			++sp;
		}
	}	
} 
		
ISR(BADISR_vect) {
     358:	1f 92       	push	r1
     35a:	0f 92       	push	r0
     35c:	0f b6       	in	r0, 0x3f	; 63
     35e:	0f 92       	push	r0
     360:	11 24       	eor	r1, r1
     362:	2f 93       	push	r18
     364:	3f 93       	push	r19
     366:	4f 93       	push	r20
     368:	5f 93       	push	r21
     36a:	6f 93       	push	r22
     36c:	7f 93       	push	r23
     36e:	8f 93       	push	r24
     370:	9f 93       	push	r25
     372:	af 93       	push	r26
     374:	bf 93       	push	r27
     376:	ef 93       	push	r30
     378:	ff 93       	push	r31
	fprintf_P(stderr,PSTR("\n\nInvalid Interupt Enabled\n"));
     37a:	8c e5       	ldi	r24, 0x5C	; 92
     37c:	90 e0       	ldi	r25, 0x00	; 0
     37e:	9f 93       	push	r25
     380:	8f 93       	push	r24
     382:	80 91 ec 01 	lds	r24, 0x01EC
     386:	90 91 ed 01 	lds	r25, 0x01ED
     38a:	9f 93       	push	r25
     38c:	8f 93       	push	r24
     38e:	0e 94 28 0b 	call	0x1650	; 0x1650 <fprintf_P>
     392:	0f 90       	pop	r0
     394:	0f 90       	pop	r0
     396:	0f 90       	pop	r0
     398:	0f 90       	pop	r0
}
     39a:	ff 91       	pop	r31
     39c:	ef 91       	pop	r30
     39e:	bf 91       	pop	r27
     3a0:	af 91       	pop	r26
     3a2:	9f 91       	pop	r25
     3a4:	8f 91       	pop	r24
     3a6:	7f 91       	pop	r23
     3a8:	6f 91       	pop	r22
     3aa:	5f 91       	pop	r21
     3ac:	4f 91       	pop	r20
     3ae:	3f 91       	pop	r19
     3b0:	2f 91       	pop	r18
     3b2:	0f 90       	pop	r0
     3b4:	0f be       	out	0x3f, r0	; 63
     3b6:	0f 90       	pop	r0
     3b8:	1f 90       	pop	r1
     3ba:	18 95       	reti

000003bc <init>:
	for(int8_t j=7; j>=0; --j) {
	   	fputc(((inp&(1<<j))>>j)+'0',stdout);
	}
}

void init(void) {
     3bc:	f8 94       	cli
	cli(); // Starts with interrupts disabled?
	power_all_enable();
     3be:	e4 e6       	ldi	r30, 0x64	; 100
     3c0:	f0 e0       	ldi	r31, 0x00	; 0
     3c2:	80 81       	ld	r24, Z
     3c4:	80 7e       	andi	r24, 0xE0	; 224
     3c6:	80 83       	st	Z, r24
	PCMSK1=PCMSK0=EIMSK=0; // Butterfly doesn't remove it's interupts, block them.
     3c8:	1d ba       	out	0x1d, r1	; 29
     3ca:	8d b3       	in	r24, 0x1d	; 29
     3cc:	eb e6       	ldi	r30, 0x6B	; 107
     3ce:	f0 e0       	ldi	r31, 0x00	; 0
     3d0:	80 83       	st	Z, r24
     3d2:	80 81       	ld	r24, Z
     3d4:	80 93 6c 00 	sts	0x006C, r24
	#elif F_CPU == 2000000
		clock_prescale_set(clock_div_4);	
	#elif F_CPU == 4000000
		clock_prescale_set(clock_div_2);	
	#elif F_CPU == 8000000
		clock_prescale_set(clock_div_1);	
     3d8:	80 e0       	ldi	r24, 0x00	; 0
     3da:	90 e0       	ldi	r25, 0x00	; 0
     3dc:	20 e8       	ldi	r18, 0x80	; 128
     3de:	0f b6       	in	r0, 0x3f	; 63
     3e0:	f8 94       	cli
     3e2:	20 93 61 00 	sts	0x0061, r18
     3e6:	80 93 61 00 	sts	0x0061, r24
     3ea:	0f be       	out	0x3f, r0	; 63
void init(void) {
	cli(); // Starts with interrupts disabled?
	power_all_enable();
	PCMSK1=PCMSK0=EIMSK=0; // Butterfly doesn't remove it's interupts, block them.
	clock_init();
	joy_init();
     3ec:	0e 94 16 0a 	call	0x142c	; 0x142c <joy_init>
	usart_init();
     3f0:	0e 94 0d 07 	call	0xe1a	; 0xe1a <usart_init>
	adc_init();
     3f4:	0e 94 b8 03 	call	0x770	; 0x770 <adc_init>
	timers_init();
     3f8:	0e 94 48 08 	call	0x1090	; 0x1090 <timers_init>
	motors_init();
     3fc:	0e 94 fd 09 	call	0x13fa	; 0x13fa <motors_init>
	sei();
     400:	78 94       	sei
	#if (DEBUG)
	printf_P(PSTR("\nInit: Done\n\n"));
     402:	8b ec       	ldi	r24, 0xCB	; 203
     404:	90 e0       	ldi	r25, 0x00	; 0
     406:	9f 93       	push	r25
     408:	8f 93       	push	r24
     40a:	0e 94 86 0b 	call	0x170c	; 0x170c <printf_P>
     40e:	0f 90       	pop	r0
     410:	0f 90       	pop	r0
	#endif
}
     412:	08 95       	ret

00000414 <main>:



int main(void) {
     414:	2f 92       	push	r2
     416:	3f 92       	push	r3
     418:	4f 92       	push	r4
     41a:	5f 92       	push	r5
     41c:	6f 92       	push	r6
     41e:	7f 92       	push	r7
     420:	8f 92       	push	r8
     422:	9f 92       	push	r9
     424:	af 92       	push	r10
     426:	bf 92       	push	r11
     428:	cf 92       	push	r12
     42a:	df 92       	push	r13
     42c:	ef 92       	push	r14
     42e:	ff 92       	push	r15
     430:	0f 93       	push	r16
     432:	1f 93       	push	r17
     434:	df 93       	push	r29
     436:	cf 93       	push	r28
     438:	cd b7       	in	r28, 0x3d	; 61
     43a:	de b7       	in	r29, 0x3e	; 62
     43c:	28 97       	sbiw	r28, 0x08	; 8
     43e:	0f b6       	in	r0, 0x3f	; 63
     440:	f8 94       	cli
     442:	de bf       	out	0x3e, r29	; 62
     444:	0f be       	out	0x3f, r0	; 63
     446:	cd bf       	out	0x3d, r28	; 61
	init();
     448:	0e 94 de 01 	call	0x3bc	; 0x3bc <init>
	c_mode=WAIT;
     44c:	10 92 d4 01 	sts	0x01D4, r1
	initial=true;
     450:	81 e0       	ldi	r24, 0x01	; 1
     452:	80 93 e6 01 	sts	0x01E6, r24
		if	(c_mode==FOLLOW && new_adc_data) {
			if (new_adc_data) {
				new_adc_data=false;
				if (initial) {
					initial=false;
					lf_full_speed();
     456:	5e 01       	movw	r10, r28
     458:	08 94       	sec
     45a:	a1 1c       	adc	r10, r1
     45c:	b1 1c       	adc	r11, r1
					}
				}
			
				#ifdef debug
				print_adc_values();
				printf_P(PSTR("\nMax Chan [L 0 1 2 3 R]: %d;v=%d"),max_i,max_v);
     45e:	7a ea       	ldi	r23, 0xAA	; 170
     460:	27 2e       	mov	r2, r23
     462:	70 e0       	ldi	r23, 0x00	; 0
     464:	37 2e       	mov	r3, r23
				lf_turn_inc(max_v-next_v,SIGN(max_i_S));				
	
				//lf_turn_inc(abs(LF_INC_SMALL*turn_i),turn_i>=0);


				printf_P(PSTR("\nTurn Increment: %d, dir:"),max_v-next_v,SIGN(max_i_S));
     466:	60 e9       	ldi	r22, 0x90	; 144
     468:	46 2e       	mov	r4, r22
     46a:	60 e0       	ldi	r22, 0x00	; 0
     46c:	56 2e       	mov	r5, r22
			
				uint16_t cspeed [2] = {	motor_get_speed(LEFT ),\
							motor_get_speed(RIGHT)};
				printf_P(PSTR("\nCurr Motors: L:%d %d:R"),cspeed[0],cspeed[1]);
     46e:	58 e7       	ldi	r21, 0x78	; 120
     470:	65 2e       	mov	r6, r21
     472:	50 e0       	ldi	r21, 0x00	; 0
     474:	75 2e       	mov	r7, r21
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     476:	40 ea       	ldi	r20, 0xA0	; 160
     478:	84 2e       	mov	r8, r20
     47a:	4f e0       	ldi	r20, 0x0F	; 15
     47c:	94 2e       	mov	r9, r20
	init();
	c_mode=WAIT;
	initial=true;
		
	for(;;) {
		if	(c_mode==FOLLOW && new_adc_data) {
     47e:	80 91 d4 01 	lds	r24, 0x01D4
     482:	82 30       	cpi	r24, 0x02	; 2
     484:	09 f0       	breq	.+2      	; 0x488 <main+0x74>
     486:	97 c0       	rjmp	.+302    	; 0x5b6 <__stack+0xb7>
     488:	80 91 e7 01 	lds	r24, 0x01E7
     48c:	88 23       	and	r24, r24
     48e:	09 f4       	brne	.+2      	; 0x492 <main+0x7e>
     490:	92 c0       	rjmp	.+292    	; 0x5b6 <__stack+0xb7>
			if (new_adc_data) {
     492:	80 91 e7 01 	lds	r24, 0x01E7
     496:	88 23       	and	r24, r24
     498:	91 f3       	breq	.-28     	; 0x47e <main+0x6a>
				new_adc_data=false;
     49a:	10 92 e7 01 	sts	0x01E7, r1
				if (initial) {
     49e:	80 91 e6 01 	lds	r24, 0x01E6
     4a2:	88 23       	and	r24, r24
     4a4:	21 f0       	breq	.+8      	; 0x4ae <main+0x9a>
					initial=false;
     4a6:	10 92 e6 01 	sts	0x01E6, r1
					lf_full_speed();
     4aa:	0e 94 03 0a 	call	0x1406	; 0x1406 <lf_full_speed>
     4ae:	65 01       	movw	r12, r10
     4b0:	75 01       	movw	r14, r10
     4b2:	00 e0       	ldi	r16, 0x00	; 0
				}
				
				// gen copy of fixed adc inputs.
				uint16_t adc_vc[channel_amt];
				for (uint8_t i=0;i<channel_amt;++i) {
					adc_vc[i]=adc_get_val(i);
     4b4:	80 2f       	mov	r24, r16
     4b6:	0e 94 3a 03 	call	0x674	; 0x674 <adc_get_val>
     4ba:	f7 01       	movw	r30, r14
     4bc:	81 93       	st	Z+, r24
     4be:	91 93       	st	Z+, r25
     4c0:	7f 01       	movw	r14, r30
					lf_full_speed();
				}
				
				// gen copy of fixed adc inputs.
				uint16_t adc_vc[channel_amt];
				for (uint8_t i=0;i<channel_amt;++i) {
     4c2:	0f 5f       	subi	r16, 0xFF	; 255
     4c4:	04 30       	cpi	r16, 0x04	; 4
     4c6:	b1 f7       	brne	.-20     	; 0x4b4 <main+0xa0>
     4c8:	80 e0       	ldi	r24, 0x00	; 0
     4ca:	90 e0       	ldi	r25, 0x00	; 0
     4cc:	20 e0       	ldi	r18, 0x00	; 0
				}
		
				uint8_t  max_i=channel_amt;
				uint16_t max_v=0;
				for (uint8_t i=0;i<channel_amt;++i) {
					if (adc_vc[i]>max_v) {
     4ce:	f6 01       	movw	r30, r12
     4d0:	e0 80       	ld	r14, Z
     4d2:	f1 80       	ldd	r15, Z+1	; 0x01
     4d4:	8e 15       	cp	r24, r14
     4d6:	9f 05       	cpc	r25, r15
     4d8:	10 f0       	brcs	.+4      	; 0x4de <main+0xca>
     4da:	7c 01       	movw	r14, r24
     4dc:	01 c0       	rjmp	.+2      	; 0x4e0 <main+0xcc>
     4de:	02 2f       	mov	r16, r18
					adc_vc[i]=adc_get_val(i);
				}
		
				uint8_t  max_i=channel_amt;
				uint16_t max_v=0;
				for (uint8_t i=0;i<channel_amt;++i) {
     4e0:	2f 5f       	subi	r18, 0xFF	; 255
     4e2:	82 e0       	ldi	r24, 0x02	; 2
     4e4:	90 e0       	ldi	r25, 0x00	; 0
     4e6:	c8 0e       	add	r12, r24
     4e8:	d9 1e       	adc	r13, r25
     4ea:	24 30       	cpi	r18, 0x04	; 4
     4ec:	11 f0       	breq	.+4      	; 0x4f2 <main+0xde>
     4ee:	c7 01       	movw	r24, r14
     4f0:	ee cf       	rjmp	.-36     	; 0x4ce <main+0xba>
						max_v=adc_vc[i];
					}
				}
			
				#ifdef debug
				print_adc_values();
     4f2:	0e 94 3b 05 	call	0xa76	; 0xa76 <print_adc_values>
				printf_P(PSTR("\nMax Chan [L 0 1 2 3 R]: %d;v=%d"),max_i,max_v);
     4f6:	ff 92       	push	r15
     4f8:	ef 92       	push	r14
     4fa:	80 2f       	mov	r24, r16
     4fc:	90 e0       	ldi	r25, 0x00	; 0
     4fe:	9f 93       	push	r25
     500:	8f 93       	push	r24
     502:	3f 92       	push	r3
     504:	2f 92       	push	r2
     506:	0e 94 86 0b 	call	0x170c	; 0x170c <printf_P>
				#endif

				int8_t max_i_S;			
				max_i_S = max_i-channel_amt/2; 
     50a:	10 2f       	mov	r17, r16
     50c:	12 50       	subi	r17, 0x02	; 2
				// Correction needed for even numbers of sensors.
				#if SENSOR_NUM_EVEN
				if (max_i_S>0)
     50e:	ed b7       	in	r30, 0x3d	; 61
     510:	fe b7       	in	r31, 0x3e	; 62
     512:	36 96       	adiw	r30, 0x06	; 6
     514:	0f b6       	in	r0, 0x3f	; 63
     516:	f8 94       	cli
     518:	fe bf       	out	0x3e, r31	; 62
     51a:	0f be       	out	0x3f, r0	; 63
     51c:	ed bf       	out	0x3d, r30	; 61
     51e:	11 16       	cp	r1, r17
     520:	1c f4       	brge	.+6      	; 0x528 <__stack+0x29>
					++max_i_S;	
     522:	1f 5f       	subi	r17, 0xFF	; 255

				//Find Sensor "next to" max sensor.
				uint8_t next_i=0;
				uint16_t next_v;
				if (max_i_S>0)
					next_i=max_i-1;
     524:	81 2f       	mov	r24, r17
     526:	04 c0       	rjmp	.+8      	; 0x530 <__stack+0x31>
				else if (max_i_S<0)
     528:	11 23       	and	r17, r17
     52a:	41 f0       	breq	.+16     	; 0x53c <__stack+0x3d>
					next_i=max_i+1;
     52c:	80 2f       	mov	r24, r16
     52e:	8f 5f       	subi	r24, 0xFF	; 255
					next_i=0; // should be 1 or -1, which ever is larger.
				#endif
				
				//Hack for lack of zero sensor on even sensored bots.
				#if SENSOR_NUM_EVEN
				if (next_i==0) {
     530:	88 23       	and	r24, r24
     532:	29 f4       	brne	.+10     	; 0x53e <__stack+0x3f>
					if (max_i_S<0)
     534:	17 ff       	sbrs	r17, 7
     536:	02 c0       	rjmp	.+4      	; 0x53c <__stack+0x3d>
     538:	81 e0       	ldi	r24, 0x01	; 1
     53a:	01 c0       	rjmp	.+2      	; 0x53e <__stack+0x3f>
     53c:	8f ef       	ldi	r24, 0xFF	; 255
				#endif	

				next_v=adc_vc[next_i];
				
				//TODO: Use next[vi], max[vi] to find a turn increment.
				lf_turn_inc(max_v-next_v,SIGN(max_i_S));				
     53e:	e8 2f       	mov	r30, r24
     540:	f0 e0       	ldi	r31, 0x00	; 0
     542:	ee 0f       	add	r30, r30
     544:	ff 1f       	adc	r31, r31
     546:	ea 0d       	add	r30, r10
     548:	fb 1d       	adc	r31, r11
     54a:	80 81       	ld	r24, Z
     54c:	91 81       	ldd	r25, Z+1	; 0x01
     54e:	e8 1a       	sub	r14, r24
     550:	f9 0a       	sbc	r15, r25
     552:	61 2f       	mov	r22, r17
     554:	60 95       	com	r22
     556:	66 1f       	adc	r22, r22
     558:	66 27       	eor	r22, r22
     55a:	66 1f       	adc	r22, r22
     55c:	c7 01       	movw	r24, r14
     55e:	0e 94 f5 08 	call	0x11ea	; 0x11ea <lf_turn_inc>
	
				//lf_turn_inc(abs(LF_INC_SMALL*turn_i),turn_i>=0);


				printf_P(PSTR("\nTurn Increment: %d, dir:"),max_v-next_v,SIGN(max_i_S));
     562:	81 2f       	mov	r24, r17
     564:	99 27       	eor	r25, r25
     566:	87 fd       	sbrc	r24, 7
     568:	90 95       	com	r25
     56a:	80 95       	com	r24
     56c:	90 95       	com	r25
     56e:	88 27       	eor	r24, r24
     570:	99 0f       	add	r25, r25
     572:	88 1f       	adc	r24, r24
     574:	99 27       	eor	r25, r25
     576:	9f 93       	push	r25
     578:	8f 93       	push	r24
     57a:	ff 92       	push	r15
     57c:	ef 92       	push	r14
     57e:	5f 92       	push	r5
     580:	4f 92       	push	r4
     582:	0e 94 86 0b 	call	0x170c	; 0x170c <printf_P>
			
				uint16_t cspeed [2] = {	motor_get_speed(LEFT ),\
     586:	80 e0       	ldi	r24, 0x00	; 0
     588:	0e 94 c9 08 	call	0x1192	; 0x1192 <motor_get_speed>
     58c:	7c 01       	movw	r14, r24
     58e:	81 e0       	ldi	r24, 0x01	; 1
     590:	0e 94 c9 08 	call	0x1192	; 0x1192 <motor_get_speed>
							motor_get_speed(RIGHT)};
				printf_P(PSTR("\nCurr Motors: L:%d %d:R"),cspeed[0],cspeed[1]);
     594:	9f 93       	push	r25
     596:	8f 93       	push	r24
     598:	ff 92       	push	r15
     59a:	ef 92       	push	r14
     59c:	7f 92       	push	r7
     59e:	6f 92       	push	r6
     5a0:	0e 94 86 0b 	call	0x170c	; 0x170c <printf_P>
     5a4:	8d b7       	in	r24, 0x3d	; 61
     5a6:	9e b7       	in	r25, 0x3e	; 62
     5a8:	0c 96       	adiw	r24, 0x0c	; 12
     5aa:	0f b6       	in	r0, 0x3f	; 63
     5ac:	f8 94       	cli
     5ae:	9e bf       	out	0x3e, r25	; 62
     5b0:	0f be       	out	0x3f, r0	; 63
     5b2:	8d bf       	out	0x3d, r24	; 61
     5b4:	64 cf       	rjmp	.-312    	; 0x47e <main+0x6a>
			else { // if !new_adc_data
				// Sleep? (need adc, timers, pwm outputs (IO clock), 
			}
			*/
		}
		else if	(c_mode==TEST) {
     5b6:	80 91 d4 01 	lds	r24, 0x01D4
     5ba:	81 30       	cpi	r24, 0x01	; 1
     5bc:	09 f0       	breq	.+2      	; 0x5c0 <__stack+0xc1>
     5be:	5f cf       	rjmp	.-322    	; 0x47e <main+0x6a>
			if (initial) {
     5c0:	80 91 e6 01 	lds	r24, 0x01E6
     5c4:	88 23       	and	r24, r24
     5c6:	51 f0       	breq	.+20     	; 0x5dc <__stack+0xdd>
				initial=false;
     5c8:	10 92 e6 01 	sts	0x01E6, r1
				motor_mode(MOTOR_L_FWD,LEFT);
     5cc:	60 e0       	ldi	r22, 0x00	; 0
     5ce:	81 e0       	ldi	r24, 0x01	; 1
     5d0:	0e 94 54 09 	call	0x12a8	; 0x12a8 <motor_mode>
				motor_mode(MOTOR_R_FWD,RIGHT);
     5d4:	61 e0       	ldi	r22, 0x01	; 1
     5d6:	81 e0       	ldi	r24, 0x01	; 1
     5d8:	0e 94 54 09 	call	0x12a8	; 0x12a8 <motor_mode>
			}
			static uint16_t sp;
			
			motor_set_speed(sp,LEFT);
     5dc:	60 e0       	ldi	r22, 0x00	; 0
     5de:	80 91 42 01 	lds	r24, 0x0142
     5e2:	90 91 43 01 	lds	r25, 0x0143
     5e6:	0e 94 a1 08 	call	0x1142	; 0x1142 <motor_set_speed>
			motor_set_speed(sp,RIGHT);
     5ea:	61 e0       	ldi	r22, 0x01	; 1
     5ec:	80 91 42 01 	lds	r24, 0x0142
     5f0:	90 91 43 01 	lds	r25, 0x0143
     5f4:	0e 94 a1 08 	call	0x1142	; 0x1142 <motor_set_speed>
     5f8:	c4 01       	movw	r24, r8
     5fa:	01 97       	sbiw	r24, 0x01	; 1
     5fc:	f1 f7       	brne	.-4      	; 0x5fa <__stack+0xfb>
			_delay_ms(2);
			//if (!(sp%0x100))
			//	printf("\nsp=%x",sp);
			++sp;
     5fe:	80 91 42 01 	lds	r24, 0x0142
     602:	90 91 43 01 	lds	r25, 0x0143
     606:	01 96       	adiw	r24, 0x01	; 1
     608:	90 93 43 01 	sts	0x0143, r25
     60c:	80 93 42 01 	sts	0x0142, r24
     610:	36 cf       	rjmp	.-404    	; 0x47e <main+0x6a>

00000612 <print_bin>:
	#endif
	
	//OSCAL set by the bootloader.
}

void  print_bin(uint8_t inp) {
     612:	ef 92       	push	r14
     614:	ff 92       	push	r15
     616:	0f 93       	push	r16
     618:	1f 93       	push	r17
     61a:	cf 93       	push	r28
     61c:	df 93       	push	r29
     61e:	c7 e0       	ldi	r28, 0x07	; 7
     620:	d0 e0       	ldi	r29, 0x00	; 0
	for(int8_t j=7; j>=0; --j) {
	   	fputc(((inp&(1<<j))>>j)+'0',stdout);
     622:	e1 e0       	ldi	r30, 0x01	; 1
     624:	ee 2e       	mov	r14, r30
     626:	f1 2c       	mov	r15, r1
     628:	08 2f       	mov	r16, r24
     62a:	10 e0       	ldi	r17, 0x00	; 0
     62c:	60 91 ea 01 	lds	r22, 0x01EA
     630:	70 91 eb 01 	lds	r23, 0x01EB
     634:	c7 01       	movw	r24, r14
     636:	0c 2e       	mov	r0, r28
     638:	02 c0       	rjmp	.+4      	; 0x63e <print_bin+0x2c>
     63a:	88 0f       	add	r24, r24
     63c:	99 1f       	adc	r25, r25
     63e:	0a 94       	dec	r0
     640:	e2 f7       	brpl	.-8      	; 0x63a <print_bin+0x28>
     642:	80 23       	and	r24, r16
     644:	91 23       	and	r25, r17
     646:	0c 2e       	mov	r0, r28
     648:	02 c0       	rjmp	.+4      	; 0x64e <print_bin+0x3c>
     64a:	95 95       	asr	r25
     64c:	87 95       	ror	r24
     64e:	0a 94       	dec	r0
     650:	e2 f7       	brpl	.-8      	; 0x64a <print_bin+0x38>
     652:	c0 96       	adiw	r24, 0x30	; 48
     654:	0e 94 45 0b 	call	0x168a	; 0x168a <fputc>
     658:	21 97       	sbiw	r28, 0x01	; 1
	
	//OSCAL set by the bootloader.
}

void  print_bin(uint8_t inp) {
	for(int8_t j=7; j>=0; --j) {
     65a:	8f ef       	ldi	r24, 0xFF	; 255
     65c:	cf 3f       	cpi	r28, 0xFF	; 255
     65e:	d8 07       	cpc	r29, r24
     660:	29 f7       	brne	.-54     	; 0x62c <print_bin+0x1a>
	   	fputc(((inp&(1<<j))>>j)+'0',stdout);
	}
}
     662:	df 91       	pop	r29
     664:	cf 91       	pop	r28
     666:	1f 91       	pop	r17
     668:	0f 91       	pop	r16
     66a:	ff 90       	pop	r15
     66c:	ef 90       	pop	r14
     66e:	08 95       	ret

00000670 <max>:
#include <math.h>
#include <util/delay_basic.h>
#include <avr/pgmspace.h>
#include <string.h>

uint8_t max(uint16_t val[],uint8_t sz) {
     670:	86 2f       	mov	r24, r22
		if (val[c]<tmpv) {
			tmpi=c;
			tmpv=val[c];
		}
	return tmpi;
}
     672:	08 95       	ret

00000674 <adc_get_val>:
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		fprintf(stderr," [ %d : %d ] ", chan, adc_offset[chan]);
}


uint16_t adc_get_val(uint8_t ch) {
     674:	e8 2f       	mov	r30, r24
     676:	f0 e0       	ldi	r31, 0x00	; 0
     678:	ee 0f       	add	r30, r30
     67a:	ff 1f       	adc	r31, r31
     67c:	df 01       	movw	r26, r30
     67e:	a4 53       	subi	r26, 0x34	; 52
     680:	be 4f       	sbci	r27, 0xFE	; 254
     682:	eb 52       	subi	r30, 0x2B	; 43
     684:	fe 4f       	sbci	r31, 0xFE	; 254
     686:	20 81       	ld	r18, Z
     688:	31 81       	ldd	r19, Z+1	; 0x01
     68a:	8d 91       	ld	r24, X+
     68c:	9c 91       	ld	r25, X
     68e:	28 0f       	add	r18, r24
     690:	39 1f       	adc	r19, r25
	return adc_val[ch]+adc_offset[ch];
}
     692:	c9 01       	movw	r24, r18
     694:	08 95       	ret

00000696 <adc_set_channel>:
	#ifdef debug
	fprintf_P(stderr,PSTR("\t[done]"));
	#endif
}

void adc_set_channel(uint8_t channel) {
     696:	ac e7       	ldi	r26, 0x7C	; 124
     698:	b0 e0       	ldi	r27, 0x00	; 0
     69a:	9c 91       	ld	r25, X
     69c:	ee e0       	ldi	r30, 0x0E	; 14
     69e:	f1 e0       	ldi	r31, 0x01	; 1
     6a0:	e8 0f       	add	r30, r24
     6a2:	f1 1d       	adc	r31, r1
     6a4:	90 7e       	andi	r25, 0xE0	; 224
     6a6:	80 81       	ld	r24, Z
     6a8:	98 2b       	or	r25, r24
     6aa:	9c 93       	st	X, r25
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
	//print_adc_values();
	//printf("V - chan %X\n",channel);
}
     6ac:	08 95       	ret

000006ae <__vector_19>:

//ADC Interupt handler
ISR(ADC_vect) {
     6ae:	1f 92       	push	r1
     6b0:	0f 92       	push	r0
     6b2:	0f b6       	in	r0, 0x3f	; 63
     6b4:	0f 92       	push	r0
     6b6:	11 24       	eor	r1, r1
     6b8:	2f 93       	push	r18
     6ba:	3f 93       	push	r19
     6bc:	4f 93       	push	r20
     6be:	8f 93       	push	r24
     6c0:	9f 93       	push	r25
     6c2:	af 93       	push	r26
     6c4:	bf 93       	push	r27
     6c6:	ef 93       	push	r30
     6c8:	ff 93       	push	r31
	// New conversion has already started.
	uint16_t adc_value;
	adc_value  =  ADCL;  
     6ca:	40 91 78 00 	lds	r20, 0x0078
	adc_value += (ADCH<<8);
     6ce:	30 91 79 00 	lds	r19, 0x0079
	uint8_t real_channel;
	static uint8_t ct;
	++ct;
     6d2:	20 91 44 01 	lds	r18, 0x0144
     6d6:	2f 5f       	subi	r18, 0xFF	; 255
     6d8:	20 93 44 01 	sts	0x0144, r18

	// the curr_ch now has the chan of the on going conversion, we need the last one
	if (curr_ch==0)	real_channel = channel_amt-1; //curr_ch==0 
     6dc:	80 91 dd 01 	lds	r24, 0x01DD
     6e0:	88 23       	and	r24, r24
     6e2:	11 f4       	brne	.+4      	; 0x6e8 <__vector_19+0x3a>
     6e4:	e3 e0       	ldi	r30, 0x03	; 3
     6e6:	03 c0       	rjmp	.+6      	; 0x6ee <__vector_19+0x40>
	else		real_channel = curr_ch-1;
     6e8:	e0 91 dd 01 	lds	r30, 0x01DD
     6ec:	e1 50       	subi	r30, 0x01	; 1

	adc_val[real_channel] = adc_value;
     6ee:	f0 e0       	ldi	r31, 0x00	; 0
     6f0:	ee 0f       	add	r30, r30
     6f2:	ff 1f       	adc	r31, r31
     6f4:	df 01       	movw	r26, r30
     6f6:	a4 53       	subi	r26, 0x34	; 52
     6f8:	be 4f       	sbci	r27, 0xFE	; 254
     6fa:	93 2f       	mov	r25, r19
     6fc:	80 e0       	ldi	r24, 0x00	; 0
     6fe:	84 0f       	add	r24, r20
     700:	91 1d       	adc	r25, r1
     702:	8d 93       	st	X+, r24
     704:	9c 93       	st	X, r25
	++adc_amt[real_channel];
     706:	e2 52       	subi	r30, 0x22	; 34
     708:	fe 4f       	sbci	r31, 0xFE	; 254
     70a:	80 81       	ld	r24, Z
     70c:	91 81       	ldd	r25, Z+1	; 0x01
     70e:	01 96       	adiw	r24, 0x01	; 1
     710:	91 83       	std	Z+1, r25	; 0x01
     712:	80 83       	st	Z, r24

	// Change the channel for the conversion after the one currently processing.
	if (++curr_ch >= channel_amt)	curr_ch = 0;
     714:	80 91 dd 01 	lds	r24, 0x01DD
     718:	8f 5f       	subi	r24, 0xFF	; 255
     71a:	80 93 dd 01 	sts	0x01DD, r24
     71e:	80 91 dd 01 	lds	r24, 0x01DD
     722:	84 30       	cpi	r24, 0x04	; 4
     724:	10 f0       	brcs	.+4      	; 0x72a <__vector_19+0x7c>
     726:	10 92 dd 01 	sts	0x01DD, r1
	
	adc_set_channel(curr_ch);
     72a:	e0 91 dd 01 	lds	r30, 0x01DD

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     72e:	80 91 7c 00 	lds	r24, 0x007C
     732:	f0 e0       	ldi	r31, 0x00	; 0
     734:	e2 5f       	subi	r30, 0xF2	; 242
     736:	fe 4f       	sbci	r31, 0xFE	; 254
     738:	80 7e       	andi	r24, 0xE0	; 224
     73a:	90 81       	ld	r25, Z
     73c:	89 2b       	or	r24, r25
     73e:	80 93 7c 00 	sts	0x007C, r24
	//printf("adc_value: %d",adc_value);
	
	//TODO: modify for running average (Ave= (Ave*(ct-1)+New)/ct)
	//INFO: Vin[V]=(ADCH·256+ADCL)·Vref[V]/1024
	
	if (!(ct%channel_amt)) {
     742:	82 2f       	mov	r24, r18
     744:	90 e0       	ldi	r25, 0x00	; 0
     746:	83 70       	andi	r24, 0x03	; 3
     748:	90 70       	andi	r25, 0x00	; 0
     74a:	89 2b       	or	r24, r25
     74c:	19 f4       	brne	.+6      	; 0x754 <__vector_19+0xa6>
		new_adc_data=true;//all values have been recalculated, update motors.
     74e:	81 e0       	ldi	r24, 0x01	; 1
     750:	80 93 e7 01 	sts	0x01E7, r24
	}
}
     754:	ff 91       	pop	r31
     756:	ef 91       	pop	r30
     758:	bf 91       	pop	r27
     75a:	af 91       	pop	r26
     75c:	9f 91       	pop	r25
     75e:	8f 91       	pop	r24
     760:	4f 91       	pop	r20
     762:	3f 91       	pop	r19
     764:	2f 91       	pop	r18
     766:	0f 90       	pop	r0
     768:	0f be       	out	0x3f, r0	; 63
     76a:	0f 90       	pop	r0
     76c:	1f 90       	pop	r1
     76e:	18 95       	reti

00000770 <adc_init>:
	//	adc_offset[j]=0;
	memset(adc_offset,0,sizeof(adc_offset));
	num_calibrations = 0;
}

void adc_init() {
     770:	ef 92       	push	r14
     772:	ff 92       	push	r15
     774:	0f 93       	push	r16
     776:	1f 93       	push	r17
	#ifdef debug
	fprintf_P(stderr,PSTR("\nadc: init"));
     778:	8f ef       	ldi	r24, 0xFF	; 255
     77a:	90 e0       	ldi	r25, 0x00	; 0
     77c:	9f 93       	push	r25
     77e:	8f 93       	push	r24
     780:	80 91 ec 01 	lds	r24, 0x01EC
     784:	90 91 ed 01 	lds	r25, 0x01ED
     788:	9f 93       	push	r25
     78a:	8f 93       	push	r24
     78c:	0e 94 28 0b 	call	0x1650	; 0x1650 <fprintf_P>
	#endif
	power_adc_enable();
     790:	e4 e6       	ldi	r30, 0x64	; 100
     792:	f0 e0       	ldi	r31, 0x00	; 0
     794:	80 81       	ld	r24, Z
     796:	8e 7f       	andi	r24, 0xFE	; 254
     798:	80 83       	st	Z, r24

	//Set Voltage to AVCC with external capacitor at AREF pin
	ADMUX|= (uint8_t)(1<<REFS0);
     79a:	0c e7       	ldi	r16, 0x7C	; 124
     79c:	10 e0       	ldi	r17, 0x00	; 0
     79e:	f8 01       	movw	r30, r16
     7a0:	80 81       	ld	r24, Z
     7a2:	80 64       	ori	r24, 0x40	; 64
     7a4:	80 83       	st	Z, r24
	ADMUX&=(uint8_t)~(1<<REFS1);
     7a6:	80 81       	ld	r24, Z
     7a8:	8f 77       	andi	r24, 0x7F	; 127
     7aa:	80 83       	st	Z, r24
	//ADMUX&=~(1<<ADLAR); // Default disabled
	
	// Enable ADC, Inturupt, Trigger mode and set prescaler
	//ADCSRA=(((1<<ADEN)|(1<<ADIE)|(1<<ADATE))&0b11111000)|(ADC_PRESCALE);
	ADCSRA|= (uint8_t)(1<<ADEN)|(1<<ADIE)|(1<<ADATE);
     7ac:	2a e7       	ldi	r18, 0x7A	; 122
     7ae:	e2 2e       	mov	r14, r18
     7b0:	f1 2c       	mov	r15, r1
     7b2:	f7 01       	movw	r30, r14
     7b4:	80 81       	ld	r24, Z
     7b6:	88 6a       	ori	r24, 0xA8	; 168
     7b8:	80 83       	st	Z, r24
	ADCSRA = (uint8_t)(ADCSRA & 0b11111000)|((uint8_t)ADC_PRESCALE);
     7ba:	80 81       	ld	r24, Z
     7bc:	88 7f       	andi	r24, 0xF8	; 248
     7be:	86 60       	ori	r24, 0x06	; 6
     7c0:	80 83       	st	Z, r24
	
	// Enable Free Running Mode 
	ADCSRB|= (1<<7); //reserved bit.
     7c2:	eb e7       	ldi	r30, 0x7B	; 123
     7c4:	f0 e0       	ldi	r31, 0x00	; 0
     7c6:	80 81       	ld	r24, Z
     7c8:	80 68       	ori	r24, 0x80	; 128
     7ca:	80 83       	st	Z, r24
	ADCSRB&= (uint8_t)~(0b111); //(ADTS2:0)=0
     7cc:	80 81       	ld	r24, Z
     7ce:	88 7f       	andi	r24, 0xF8	; 248
     7d0:	80 83       	st	Z, r24
	
	// Disable Digital reads from analog pins
	DIDR0 |= (uint8_t)((1<<ADC4D)|(1<<ADC5D)|(1<<ADC6D)|(1<<ADC7D));
     7d2:	ee e7       	ldi	r30, 0x7E	; 126
     7d4:	f0 e0       	ldi	r31, 0x00	; 0
     7d6:	80 81       	ld	r24, Z
     7d8:	80 6f       	ori	r24, 0xF0	; 240
     7da:	80 83       	st	Z, r24
	
	set_sleep_mode(SLEEP_MODE_ADC);
     7dc:	83 b7       	in	r24, 0x33	; 51
     7de:	81 7f       	andi	r24, 0xF1	; 241
     7e0:	82 60       	ori	r24, 0x02	; 2
     7e2:	83 bf       	out	0x33, r24	; 51
	#ifdef debug	
	fprintf_P(stderr,PSTR("\nadc: init: setup convertions"));
     7e4:	81 ee       	ldi	r24, 0xE1	; 225
     7e6:	90 e0       	ldi	r25, 0x00	; 0
     7e8:	9f 93       	push	r25
     7ea:	8f 93       	push	r24
     7ec:	80 91 ec 01 	lds	r24, 0x01EC
     7f0:	90 91 ed 01 	lds	r25, 0x01ED
     7f4:	9f 93       	push	r25
     7f6:	8f 93       	push	r24
     7f8:	0e 94 28 0b 	call	0x1650	; 0x1650 <fprintf_P>
	#endif
	adc_set_channel(curr_ch);
     7fc:	90 91 dd 01 	lds	r25, 0x01DD

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     800:	f8 01       	movw	r30, r16
     802:	80 81       	ld	r24, Z
     804:	ae e0       	ldi	r26, 0x0E	; 14
     806:	b1 e0       	ldi	r27, 0x01	; 1
     808:	fd 01       	movw	r30, r26
     80a:	e9 0f       	add	r30, r25
     80c:	f1 1d       	adc	r31, r1
     80e:	80 7e       	andi	r24, 0xE0	; 224
     810:	90 81       	ld	r25, Z
     812:	89 2b       	or	r24, r25
     814:	f8 01       	movw	r30, r16
     816:	80 83       	st	Z, r24
	#ifdef debug	
	fprintf_P(stderr,PSTR("\nadc: init: setup convertions"));
	#endif
	adc_set_channel(curr_ch);
	//Start the convertions
	ADCSRA|= (1<<ADSC);
     818:	f7 01       	movw	r30, r14
     81a:	80 81       	ld	r24, Z
     81c:	80 64       	ori	r24, 0x40	; 64
     81e:	80 83       	st	Z, r24
     820:	80 e0       	ldi	r24, 0x00	; 0
     822:	90 e0       	ldi	r25, 0x00	; 0
     824:	01 97       	sbiw	r24, 0x01	; 1
     826:	f1 f7       	brne	.-4      	; 0x824 <adc_init+0xb4>

	// Wait one adc clock cycle and change the channel, done by interupt later.
	_delay_loop_2(ADC_CYCLE_DELAY);
	adc_set_channel(++curr_ch);
     828:	80 91 dd 01 	lds	r24, 0x01DD
     82c:	8f 5f       	subi	r24, 0xFF	; 255
     82e:	80 93 dd 01 	sts	0x01DD, r24
     832:	90 91 dd 01 	lds	r25, 0x01DD

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     836:	f8 01       	movw	r30, r16
     838:	80 81       	ld	r24, Z
     83a:	a9 0f       	add	r26, r25
     83c:	b1 1d       	adc	r27, r1
     83e:	80 7e       	andi	r24, 0xE0	; 224
     840:	9c 91       	ld	r25, X
     842:	89 2b       	or	r24, r25
     844:	80 83       	st	Z, r24
	adc_set_channel(++curr_ch);
	
	// Wait for one set of convertions to complete.
	//_delay_loop_2(ADC_CYCLE_DELAY*26);
	#ifdef debug
	fprintf_P(stderr,PSTR("\t[done]"));
     846:	89 ed       	ldi	r24, 0xD9	; 217
     848:	90 e0       	ldi	r25, 0x00	; 0
     84a:	9f 93       	push	r25
     84c:	8f 93       	push	r24
     84e:	80 91 ec 01 	lds	r24, 0x01EC
     852:	90 91 ed 01 	lds	r25, 0x01ED
     856:	9f 93       	push	r25
     858:	8f 93       	push	r24
     85a:	0e 94 28 0b 	call	0x1650	; 0x1650 <fprintf_P>
     85e:	8d b7       	in	r24, 0x3d	; 61
     860:	9e b7       	in	r25, 0x3e	; 62
     862:	0c 96       	adiw	r24, 0x0c	; 12
     864:	0f b6       	in	r0, 0x3f	; 63
     866:	f8 94       	cli
     868:	9e bf       	out	0x3e, r25	; 62
     86a:	0f be       	out	0x3f, r0	; 63
     86c:	8d bf       	out	0x3d, r24	; 61
	#endif
}
     86e:	1f 91       	pop	r17
     870:	0f 91       	pop	r16
     872:	ff 90       	pop	r15
     874:	ef 90       	pop	r14
     876:	08 95       	ret

00000878 <adc_calibrate_store>:
		}
			
	++num_calibrations;
}

void adc_calibrate_store() {
     878:	8a e0       	ldi	r24, 0x0A	; 10
     87a:	91 e0       	ldi	r25, 0x01	; 1
     87c:	9f 93       	push	r25
     87e:	8f 93       	push	r24
     880:	80 91 ec 01 	lds	r24, 0x01EC
     884:	90 91 ed 01 	lds	r25, 0x01ED
     888:	9f 93       	push	r25
     88a:	8f 93       	push	r24
     88c:	0e 94 28 0b 	call	0x1650	; 0x1650 <fprintf_P>
     890:	0f 90       	pop	r0
     892:	0f 90       	pop	r0
     894:	0f 90       	pop	r0
     896:	0f 90       	pop	r0
	fprintf_P(stderr,PSTR("\n[debug] Warning: unimplimented function adc_calibrate_store called"));
}
     898:	08 95       	ret

0000089a <adc_calibrate_clear>:

void adc_calibrate_clear() {
     89a:	88 e0       	ldi	r24, 0x08	; 8
     89c:	e5 ed       	ldi	r30, 0xD5	; 213
     89e:	f1 e0       	ldi	r31, 0x01	; 1
     8a0:	df 01       	movw	r26, r30
     8a2:	1d 92       	st	X+, r1
     8a4:	8a 95       	dec	r24
     8a6:	e9 f7       	brne	.-6      	; 0x8a2 <adc_calibrate_clear+0x8>
	//for(uint8_t j= 0;j<channel_amt;++j)
	//	adc_offset[j]=0;
	memset(adc_offset,0,sizeof(adc_offset));
	num_calibrations = 0;
     8a8:	10 92 45 01 	sts	0x0145, r1
}
     8ac:	08 95       	ret

000008ae <adc_calibrate_update>:
uint16_t adc_get_val(uint8_t ch) {
	return adc_val[ch]+adc_offset[ch];
}

static uint8_t num_calibrations;
void adc_calibrate_update() {
     8ae:	cf 92       	push	r12
     8b0:	df 92       	push	r13
     8b2:	ef 92       	push	r14
     8b4:	ff 92       	push	r15
     8b6:	0f 93       	push	r16
     8b8:	1f 93       	push	r17
     8ba:	df 93       	push	r29
     8bc:	cf 93       	push	r28
     8be:	cd b7       	in	r28, 0x3d	; 61
     8c0:	de b7       	in	r29, 0x3e	; 62
     8c2:	60 97       	sbiw	r28, 0x10	; 16
     8c4:	0f b6       	in	r0, 0x3f	; 63
     8c6:	f8 94       	cli
     8c8:	de bf       	out	0x3e, r29	; 62
     8ca:	0f be       	out	0x3f, r0	; 63
     8cc:	cd bf       	out	0x3d, r28	; 61
	int16_t offsets[channel_amt];
	uint16_t adc_val_cpy[channel_amt];
	memcpy(adc_val_cpy,adc_val,sizeof(adc_val));
     8ce:	de 01       	movw	r26, r28
     8d0:	19 96       	adiw	r26, 0x09	; 9
     8d2:	ec ec       	ldi	r30, 0xCC	; 204
     8d4:	f1 e0       	ldi	r31, 0x01	; 1
     8d6:	88 e0       	ldi	r24, 0x08	; 8
     8d8:	01 90       	ld	r0, Z+
     8da:	0d 92       	st	X+, r0
     8dc:	81 50       	subi	r24, 0x01	; 1
     8de:	e1 f7       	brne	.-8      	; 0x8d8 <adc_calibrate_update+0x2a>
			val=adc_val_cpy[c];
		}
	}
	
	for(uint8_t c=0;c<channel_amt;++c) {
		offsets[c]=adc_val_cpy[i]-adc_val_cpy[c];
     8e0:	49 85       	ldd	r20, Y+9	; 0x09
     8e2:	5a 85       	ldd	r21, Y+10	; 0x0a
     8e4:	20 e0       	ldi	r18, 0x00	; 0
     8e6:	30 e0       	ldi	r19, 0x00	; 0
     8e8:	8e 01       	movw	r16, r28
     8ea:	0f 5f       	subi	r16, 0xFF	; 255
     8ec:	1f 4f       	sbci	r17, 0xFF	; 255
     8ee:	be 01       	movw	r22, r28
     8f0:	67 5f       	subi	r22, 0xF7	; 247
     8f2:	7f 4f       	sbci	r23, 0xFF	; 255
     8f4:	d8 01       	movw	r26, r16
     8f6:	a2 0f       	add	r26, r18
     8f8:	b3 1f       	adc	r27, r19
     8fa:	fb 01       	movw	r30, r22
     8fc:	e2 0f       	add	r30, r18
     8fe:	f3 1f       	adc	r31, r19
     900:	80 81       	ld	r24, Z
     902:	91 81       	ldd	r25, Z+1	; 0x01
     904:	fa 01       	movw	r30, r20
     906:	e8 1b       	sub	r30, r24
     908:	f9 0b       	sbc	r31, r25
     90a:	ed 93       	st	X+, r30
     90c:	fc 93       	st	X, r31
     90e:	2e 5f       	subi	r18, 0xFE	; 254
     910:	3f 4f       	sbci	r19, 0xFF	; 255
			i=c;
			val=adc_val_cpy[c];
		}
	}
	
	for(uint8_t c=0;c<channel_amt;++c) {
     912:	28 30       	cpi	r18, 0x08	; 8
     914:	31 05       	cpc	r19, r1
     916:	71 f7       	brne	.-36     	; 0x8f4 <adc_calibrate_update+0x46>
		offsets[c]=adc_val_cpy[i]-adc_val_cpy[c];
	}
		
	if (num_calibrations==0)
     918:	80 91 45 01 	lds	r24, 0x0145
     91c:	9e 01       	movw	r18, r28
     91e:	2f 5f       	subi	r18, 0xFF	; 255
     920:	3f 4f       	sbci	r19, 0xFF	; 255
     922:	88 23       	and	r24, r24
     924:	49 f4       	brne	.+18     	; 0x938 <adc_calibrate_update+0x8a>
		memcpy(adc_offset,offsets,sizeof(adc_offset));
     926:	a5 ed       	ldi	r26, 0xD5	; 213
     928:	b1 e0       	ldi	r27, 0x01	; 1
     92a:	f9 01       	movw	r30, r18
     92c:	88 e0       	ldi	r24, 0x08	; 8
     92e:	01 90       	ld	r0, Z+
     930:	0d 92       	st	X+, r0
     932:	81 50       	subi	r24, 0x01	; 1
     934:	e1 f7       	brne	.-8      	; 0x92e <adc_calibrate_update+0x80>
     936:	22 c0       	rjmp	.+68     	; 0x97c <adc_calibrate_update+0xce>
     938:	e5 ed       	ldi	r30, 0xD5	; 213
     93a:	f1 e0       	ldi	r31, 0x01	; 1
     93c:	79 01       	movw	r14, r18
	else
		for(uint8_t c=0;c<channel_amt;++c) {
			adc_offset[c]=(adc_offset[c] * num_calibrations + offsets[c])/(num_calibrations+1);
     93e:	08 2f       	mov	r16, r24
     940:	10 e0       	ldi	r17, 0x00	; 0
     942:	68 01       	movw	r12, r16
     944:	08 94       	sec
     946:	c1 1c       	adc	r12, r1
     948:	d1 1c       	adc	r13, r1
     94a:	80 81       	ld	r24, Z
     94c:	91 81       	ldd	r25, Z+1	; 0x01
     94e:	9c 01       	movw	r18, r24
     950:	02 9f       	mul	r16, r18
     952:	c0 01       	movw	r24, r0
     954:	03 9f       	mul	r16, r19
     956:	90 0d       	add	r25, r0
     958:	12 9f       	mul	r17, r18
     95a:	90 0d       	add	r25, r0
     95c:	11 24       	eor	r1, r1
     95e:	d7 01       	movw	r26, r14
     960:	2d 91       	ld	r18, X+
     962:	3d 91       	ld	r19, X+
     964:	7d 01       	movw	r14, r26
     966:	82 0f       	add	r24, r18
     968:	93 1f       	adc	r25, r19
     96a:	b6 01       	movw	r22, r12
     96c:	0e 94 ff 0d 	call	0x1bfe	; 0x1bfe <__divmodhi4>
     970:	61 93       	st	Z+, r22
     972:	71 93       	st	Z+, r23
	}
		
	if (num_calibrations==0)
		memcpy(adc_offset,offsets,sizeof(adc_offset));
	else
		for(uint8_t c=0;c<channel_amt;++c) {
     974:	b1 e0       	ldi	r27, 0x01	; 1
     976:	ed 3d       	cpi	r30, 0xDD	; 221
     978:	fb 07       	cpc	r31, r27
     97a:	39 f7       	brne	.-50     	; 0x94a <adc_calibrate_update+0x9c>
			adc_offset[c]=(adc_offset[c] * num_calibrations + offsets[c])/(num_calibrations+1);
		}
			
	++num_calibrations;
     97c:	80 91 45 01 	lds	r24, 0x0145
     980:	8f 5f       	subi	r24, 0xFF	; 255
     982:	80 93 45 01 	sts	0x0145, r24
}
     986:	60 96       	adiw	r28, 0x10	; 16
     988:	0f b6       	in	r0, 0x3f	; 63
     98a:	f8 94       	cli
     98c:	de bf       	out	0x3e, r29	; 62
     98e:	0f be       	out	0x3f, r0	; 63
     990:	cd bf       	out	0x3d, r28	; 61
     992:	cf 91       	pop	r28
     994:	df 91       	pop	r29
     996:	1f 91       	pop	r17
     998:	0f 91       	pop	r16
     99a:	ff 90       	pop	r15
     99c:	ef 90       	pop	r14
     99e:	df 90       	pop	r13
     9a0:	cf 90       	pop	r12
     9a2:	08 95       	ret

000009a4 <print_adc_calibration>:
	fprintf_P(stderr,PSTR("\n[debug] FIXED ADC: "));
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		fprintf(stderr," [ %d : %d ] ", chan, adc_get_val(chan));
}

void print_adc_calibration() {
     9a4:	0f 93       	push	r16
     9a6:	1f 93       	push	r17
	fprintf_P(stderr,PSTR("\n[debug] ADC OFFSETS: "));
     9a8:	8e e4       	ldi	r24, 0x4E	; 78
     9aa:	91 e0       	ldi	r25, 0x01	; 1
     9ac:	9f 93       	push	r25
     9ae:	8f 93       	push	r24
     9b0:	80 91 ec 01 	lds	r24, 0x01EC
     9b4:	90 91 ed 01 	lds	r25, 0x01ED
     9b8:	9f 93       	push	r25
     9ba:	8f 93       	push	r24
     9bc:	0e 94 28 0b 	call	0x1650	; 0x1650 <fprintf_P>
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		fprintf(stderr," [ %d : %d ] ", chan, adc_offset[chan]);
     9c0:	80 91 d5 01 	lds	r24, 0x01D5
     9c4:	90 91 d6 01 	lds	r25, 0x01D6
     9c8:	9f 93       	push	r25
     9ca:	8f 93       	push	r24
     9cc:	1f 92       	push	r1
     9ce:	1f 92       	push	r1
     9d0:	00 e0       	ldi	r16, 0x00	; 0
     9d2:	11 e0       	ldi	r17, 0x01	; 1
     9d4:	1f 93       	push	r17
     9d6:	0f 93       	push	r16
     9d8:	80 91 ec 01 	lds	r24, 0x01EC
     9dc:	90 91 ed 01 	lds	r25, 0x01ED
     9e0:	9f 93       	push	r25
     9e2:	8f 93       	push	r24
     9e4:	0e 94 15 0b 	call	0x162a	; 0x162a <fprintf>
     9e8:	80 91 d7 01 	lds	r24, 0x01D7
     9ec:	90 91 d8 01 	lds	r25, 0x01D8
     9f0:	9f 93       	push	r25
     9f2:	8f 93       	push	r24
     9f4:	81 e0       	ldi	r24, 0x01	; 1
     9f6:	90 e0       	ldi	r25, 0x00	; 0
     9f8:	9f 93       	push	r25
     9fa:	8f 93       	push	r24
     9fc:	1f 93       	push	r17
     9fe:	0f 93       	push	r16
     a00:	80 91 ec 01 	lds	r24, 0x01EC
     a04:	90 91 ed 01 	lds	r25, 0x01ED
     a08:	9f 93       	push	r25
     a0a:	8f 93       	push	r24
     a0c:	0e 94 15 0b 	call	0x162a	; 0x162a <fprintf>
     a10:	80 91 d9 01 	lds	r24, 0x01D9
     a14:	90 91 da 01 	lds	r25, 0x01DA
     a18:	9f 93       	push	r25
     a1a:	8f 93       	push	r24
     a1c:	82 e0       	ldi	r24, 0x02	; 2
     a1e:	90 e0       	ldi	r25, 0x00	; 0
     a20:	9f 93       	push	r25
     a22:	8f 93       	push	r24
     a24:	1f 93       	push	r17
     a26:	0f 93       	push	r16
     a28:	80 91 ec 01 	lds	r24, 0x01EC
     a2c:	90 91 ed 01 	lds	r25, 0x01ED
     a30:	9f 93       	push	r25
     a32:	8f 93       	push	r24
     a34:	0e 94 15 0b 	call	0x162a	; 0x162a <fprintf>
     a38:	80 91 db 01 	lds	r24, 0x01DB
     a3c:	90 91 dc 01 	lds	r25, 0x01DC
     a40:	9f 93       	push	r25
     a42:	8f 93       	push	r24
     a44:	83 e0       	ldi	r24, 0x03	; 3
     a46:	90 e0       	ldi	r25, 0x00	; 0
     a48:	9f 93       	push	r25
     a4a:	8f 93       	push	r24
     a4c:	1f 93       	push	r17
     a4e:	0f 93       	push	r16
     a50:	80 91 ec 01 	lds	r24, 0x01EC
     a54:	90 91 ed 01 	lds	r25, 0x01ED
     a58:	9f 93       	push	r25
     a5a:	8f 93       	push	r24
     a5c:	0e 94 15 0b 	call	0x162a	; 0x162a <fprintf>
     a60:	8d b7       	in	r24, 0x3d	; 61
     a62:	9e b7       	in	r25, 0x3e	; 62
     a64:	84 96       	adiw	r24, 0x24	; 36
     a66:	0f b6       	in	r0, 0x3f	; 63
     a68:	f8 94       	cli
     a6a:	9e bf       	out	0x3e, r25	; 62
     a6c:	0f be       	out	0x3f, r0	; 63
     a6e:	8d bf       	out	0x3d, r24	; 61
}
     a70:	1f 91       	pop	r17
     a72:	0f 91       	pop	r16
     a74:	08 95       	ret

00000a76 <print_adc_values>:
			tmpv=val[c];
		}
	return tmpi;
}

void print_adc_values() {
     a76:	cf 92       	push	r12
     a78:	df 92       	push	r13
     a7a:	ef 92       	push	r14
     a7c:	ff 92       	push	r15
     a7e:	0f 93       	push	r16
     a80:	1f 93       	push	r17
     a82:	cf 93       	push	r28
     a84:	df 93       	push	r29
	fprintf_P(stderr,PSTR("\n[debug]   RAW ADC: "));
     a86:	8a e7       	ldi	r24, 0x7A	; 122
     a88:	91 e0       	ldi	r25, 0x01	; 1
     a8a:	9f 93       	push	r25
     a8c:	8f 93       	push	r24
     a8e:	80 91 ec 01 	lds	r24, 0x01EC
     a92:	90 91 ed 01 	lds	r25, 0x01ED
     a96:	9f 93       	push	r25
     a98:	8f 93       	push	r24
     a9a:	0e 94 28 0b 	call	0x1650	; 0x1650 <fprintf_P>
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		fprintf(stderr," [ %d : %d ] ", chan, adc_val[chan]);
     a9e:	80 91 cc 01 	lds	r24, 0x01CC
     aa2:	90 91 cd 01 	lds	r25, 0x01CD
     aa6:	9f 93       	push	r25
     aa8:	8f 93       	push	r24
     aaa:	1f 92       	push	r1
     aac:	1f 92       	push	r1
     aae:	00 e0       	ldi	r16, 0x00	; 0
     ab0:	11 e0       	ldi	r17, 0x01	; 1
     ab2:	1f 93       	push	r17
     ab4:	0f 93       	push	r16
     ab6:	80 91 ec 01 	lds	r24, 0x01EC
     aba:	90 91 ed 01 	lds	r25, 0x01ED
     abe:	9f 93       	push	r25
     ac0:	8f 93       	push	r24
     ac2:	0e 94 15 0b 	call	0x162a	; 0x162a <fprintf>
     ac6:	80 91 ce 01 	lds	r24, 0x01CE
     aca:	90 91 cf 01 	lds	r25, 0x01CF
     ace:	9f 93       	push	r25
     ad0:	8f 93       	push	r24
     ad2:	81 e0       	ldi	r24, 0x01	; 1
     ad4:	90 e0       	ldi	r25, 0x00	; 0
     ad6:	9f 93       	push	r25
     ad8:	8f 93       	push	r24
     ada:	1f 93       	push	r17
     adc:	0f 93       	push	r16
     ade:	80 91 ec 01 	lds	r24, 0x01EC
     ae2:	90 91 ed 01 	lds	r25, 0x01ED
     ae6:	9f 93       	push	r25
     ae8:	8f 93       	push	r24
     aea:	0e 94 15 0b 	call	0x162a	; 0x162a <fprintf>
     aee:	80 91 d0 01 	lds	r24, 0x01D0
     af2:	90 91 d1 01 	lds	r25, 0x01D1
     af6:	9f 93       	push	r25
     af8:	8f 93       	push	r24
     afa:	82 e0       	ldi	r24, 0x02	; 2
     afc:	90 e0       	ldi	r25, 0x00	; 0
     afe:	9f 93       	push	r25
     b00:	8f 93       	push	r24
     b02:	1f 93       	push	r17
     b04:	0f 93       	push	r16
     b06:	80 91 ec 01 	lds	r24, 0x01EC
     b0a:	90 91 ed 01 	lds	r25, 0x01ED
     b0e:	9f 93       	push	r25
     b10:	8f 93       	push	r24
     b12:	0e 94 15 0b 	call	0x162a	; 0x162a <fprintf>
     b16:	80 91 d2 01 	lds	r24, 0x01D2
     b1a:	90 91 d3 01 	lds	r25, 0x01D3
     b1e:	9f 93       	push	r25
     b20:	8f 93       	push	r24
     b22:	83 e0       	ldi	r24, 0x03	; 3
     b24:	90 e0       	ldi	r25, 0x00	; 0
     b26:	9f 93       	push	r25
     b28:	8f 93       	push	r24
     b2a:	1f 93       	push	r17
     b2c:	0f 93       	push	r16
     b2e:	80 91 ec 01 	lds	r24, 0x01EC
     b32:	90 91 ed 01 	lds	r25, 0x01ED
     b36:	9f 93       	push	r25
     b38:	8f 93       	push	r24
     b3a:	0e 94 15 0b 	call	0x162a	; 0x162a <fprintf>
	
	fprintf_P(stderr,PSTR("\n[debug] FIXED ADC: "));
     b3e:	8d b7       	in	r24, 0x3d	; 61
     b40:	9e b7       	in	r25, 0x3e	; 62
     b42:	84 96       	adiw	r24, 0x24	; 36
     b44:	0f b6       	in	r0, 0x3f	; 63
     b46:	f8 94       	cli
     b48:	9e bf       	out	0x3e, r25	; 62
     b4a:	0f be       	out	0x3f, r0	; 63
     b4c:	8d bf       	out	0x3d, r24	; 61
     b4e:	85 e6       	ldi	r24, 0x65	; 101
     b50:	91 e0       	ldi	r25, 0x01	; 1
     b52:	9f 93       	push	r25
     b54:	8f 93       	push	r24
     b56:	80 91 ec 01 	lds	r24, 0x01EC
     b5a:	90 91 ed 01 	lds	r25, 0x01ED
     b5e:	9f 93       	push	r25
     b60:	8f 93       	push	r24
     b62:	0e 94 28 0b 	call	0x1650	; 0x1650 <fprintf_P>
     b66:	4c ec       	ldi	r20, 0xCC	; 204
     b68:	c4 2e       	mov	r12, r20
     b6a:	41 e0       	ldi	r20, 0x01	; 1
     b6c:	d4 2e       	mov	r13, r20
     b6e:	35 ed       	ldi	r19, 0xD5	; 213
     b70:	e3 2e       	mov	r14, r19
     b72:	31 e0       	ldi	r19, 0x01	; 1
     b74:	f3 2e       	mov	r15, r19
     b76:	c0 e0       	ldi	r28, 0x00	; 0
     b78:	d0 e0       	ldi	r29, 0x00	; 0
     b7a:	0f 90       	pop	r0
     b7c:	0f 90       	pop	r0
     b7e:	0f 90       	pop	r0
     b80:	0f 90       	pop	r0
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		fprintf(stderr," [ %d : %d ] ", chan, adc_get_val(chan));
     b82:	f7 01       	movw	r30, r14
     b84:	81 91       	ld	r24, Z+
     b86:	91 91       	ld	r25, Z+
     b88:	7f 01       	movw	r14, r30
     b8a:	f6 01       	movw	r30, r12
     b8c:	21 91       	ld	r18, Z+
     b8e:	31 91       	ld	r19, Z+
     b90:	6f 01       	movw	r12, r30
     b92:	82 0f       	add	r24, r18
     b94:	93 1f       	adc	r25, r19
     b96:	9f 93       	push	r25
     b98:	8f 93       	push	r24
     b9a:	df 93       	push	r29
     b9c:	cf 93       	push	r28
     b9e:	1f 93       	push	r17
     ba0:	0f 93       	push	r16
     ba2:	80 91 ec 01 	lds	r24, 0x01EC
     ba6:	90 91 ed 01 	lds	r25, 0x01ED
     baa:	9f 93       	push	r25
     bac:	8f 93       	push	r24
     bae:	0e 94 15 0b 	call	0x162a	; 0x162a <fprintf>
     bb2:	21 96       	adiw	r28, 0x01	; 1
	fprintf_P(stderr,PSTR("\n[debug]   RAW ADC: "));
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		fprintf(stderr," [ %d : %d ] ", chan, adc_val[chan]);
	
	fprintf_P(stderr,PSTR("\n[debug] FIXED ADC: "));
	for (uint8_t chan=0;chan<channel_amt;chan++) 
     bb4:	8d b7       	in	r24, 0x3d	; 61
     bb6:	9e b7       	in	r25, 0x3e	; 62
     bb8:	08 96       	adiw	r24, 0x08	; 8
     bba:	0f b6       	in	r0, 0x3f	; 63
     bbc:	f8 94       	cli
     bbe:	9e bf       	out	0x3e, r25	; 62
     bc0:	0f be       	out	0x3f, r0	; 63
     bc2:	8d bf       	out	0x3d, r24	; 61
     bc4:	c4 30       	cpi	r28, 0x04	; 4
     bc6:	d1 05       	cpc	r29, r1
     bc8:	e1 f6       	brne	.-72     	; 0xb82 <print_adc_values+0x10c>
		fprintf(stderr," [ %d : %d ] ", chan, adc_get_val(chan));
}
     bca:	df 91       	pop	r29
     bcc:	cf 91       	pop	r28
     bce:	1f 91       	pop	r17
     bd0:	0f 91       	pop	r16
     bd2:	ff 90       	pop	r15
     bd4:	ef 90       	pop	r14
     bd6:	df 90       	pop	r13
     bd8:	cf 90       	pop	r12
     bda:	08 95       	ret

00000bdc <usart0_putchar_direct>:
int usart0_getchar(FILE *stream);

static FILE usart0_stderr = FDEV_SETUP_STREAM(usart0_putchar_direct, NULL,_FDEV_SETUP_WRITE);
static FILE usart0_stdio = FDEV_SETUP_STREAM(usart0_putchar, usart0_getchar ,_FDEV_SETUP_RW);

static int usart0_putchar_direct(char c, FILE *stream) {
     bdc:	1f 93       	push	r17
     bde:	18 2f       	mov	r17, r24
	if (c == '\n')
     be0:	8a 30       	cpi	r24, 0x0A	; 10
     be2:	19 f4       	brne	.+6      	; 0xbea <usart0_putchar_direct+0xe>
		usart0_putchar_direct('\r', stream);
     be4:	8d e0       	ldi	r24, 0x0D	; 13
     be6:	0e 94 ee 05 	call	0xbdc	; 0xbdc <usart0_putchar_direct>
	loop_until_bit_is_set(UCSR0A, UDRE0);
     bea:	80 91 c0 00 	lds	r24, 0x00C0
     bee:	85 ff       	sbrs	r24, 5
     bf0:	fc cf       	rjmp	.-8      	; 0xbea <usart0_putchar_direct+0xe>
	UDR0 = c;
     bf2:	10 93 c6 00 	sts	0x00C6, r17
	return 0;
}
     bf6:	80 e0       	ldi	r24, 0x00	; 0
     bf8:	90 e0       	ldi	r25, 0x00	; 0
     bfa:	1f 91       	pop	r17
     bfc:	08 95       	ret

00000bfe <usart0_putchar>:
	if (c == '\n')	rxp = 0;
	return c;
}


static int usart0_putchar(char c, FILE *stream) {
     bfe:	1f 93       	push	r17
     c00:	18 2f       	mov	r17, r24
  if (c == '\n')
     c02:	8a 30       	cpi	r24, 0x0A	; 10
     c04:	19 f4       	brne	.+6      	; 0xc0c <usart0_putchar+0xe>
	usart0_putchar('\r', stream);
     c06:	8d e0       	ldi	r24, 0x0D	; 13
     c08:	0e 94 ff 05 	call	0xbfe	; 0xbfe <usart0_putchar>

  // Polled
  loop_until_bit_is_set(UCSR0A, UDRE0);
     c0c:	80 91 c0 00 	lds	r24, 0x00C0
     c10:	85 ff       	sbrs	r24, 5
     c12:	fc cf       	rjmp	.-8      	; 0xc0c <usart0_putchar+0xe>
  UDR0 = c;
     c14:	10 93 c6 00 	sts	0x00C6, r17
  disable_usart0_tx_inter();
  q_push(&tx_q,c);	
  enable_usart0_tx_inter();
*/
  return 0;
}
     c18:	80 e0       	ldi	r24, 0x00	; 0
     c1a:	90 e0       	ldi	r25, 0x00	; 0
     c1c:	1f 91       	pop	r17
     c1e:	08 95       	ret

00000c20 <usart0_getchar>:
	loop_until_bit_is_set(UCSR0A, UDRE0);
	UDR0 = c;
	return 0;
}

int usart0_getchar(FILE *stream) {
     c20:	ef 92       	push	r14
     c22:	ff 92       	push	r15
     c24:	0f 93       	push	r16
     c26:	1f 93       	push	r17
     c28:	cf 93       	push	r28
     c2a:	df 93       	push	r29
     c2c:	7c 01       	movw	r14, r24
	static char b[RX_BUFSIZE];
	static char *rxp;
	//if (UCSR0B&(1<<RXCIE0)) // Disable the interrupt while scanf is working.
	//	UCSR0B &=(uint8_t)~(1<<RXCIE0);
	
	if (rxp == 0) {
     c2e:	80 91 46 01 	lds	r24, 0x0146
     c32:	90 91 47 01 	lds	r25, 0x0147
     c36:	89 2b       	or	r24, r25
     c38:	09 f0       	breq	.+2      	; 0xc3c <usart0_getchar+0x1c>
     c3a:	a0 c0       	rjmp	.+320    	; 0xd7c <usart0_getchar+0x15c>
     c3c:	08 e4       	ldi	r16, 0x48	; 72
     c3e:	11 e0       	ldi	r17, 0x01	; 1
		for (cp = b;;) {
			loop_until_bit_is_set(UCSR0A, RXC0);
     c40:	80 91 c0 00 	lds	r24, 0x00C0
     c44:	87 ff       	sbrs	r24, 7
     c46:	fc cf       	rjmp	.-8      	; 0xc40 <usart0_getchar+0x20>
			if (UCSR0A & _BV(FE0))	return _FDEV_EOF;
     c48:	80 91 c0 00 	lds	r24, 0x00C0
     c4c:	84 ff       	sbrs	r24, 4
     c4e:	03 c0       	rjmp	.+6      	; 0xc56 <usart0_getchar+0x36>
     c50:	2e ef       	ldi	r18, 0xFE	; 254
     c52:	3f ef       	ldi	r19, 0xFF	; 255
     c54:	a7 c0       	rjmp	.+334    	; 0xda4 <usart0_getchar+0x184>
			if (UCSR0A & _BV(DOR0))	return _FDEV_ERR;
     c56:	80 91 c0 00 	lds	r24, 0x00C0
     c5a:	83 fd       	sbrc	r24, 3
     c5c:	a1 c0       	rjmp	.+322    	; 0xda0 <usart0_getchar+0x180>
			c = UDR0;
     c5e:	90 91 c6 00 	lds	r25, 0x00C6
			/* behaviour similar to Unix stty ICRNL */
			if (c == '\r') c = '\n';
     c62:	9d 30       	cpi	r25, 0x0D	; 13
     c64:	11 f0       	breq	.+4      	; 0xc6a <usart0_getchar+0x4a>
			if (c == '\n') {
     c66:	9a 30       	cpi	r25, 0x0A	; 10
     c68:	69 f4       	brne	.+26     	; 0xc84 <usart0_getchar+0x64>
				*cp = c;
     c6a:	8a e0       	ldi	r24, 0x0A	; 10
     c6c:	f8 01       	movw	r30, r16
     c6e:	80 83       	st	Z, r24
				usart0_putchar(c, stream);
     c70:	b7 01       	movw	r22, r14
     c72:	0e 94 ff 05 	call	0xbfe	; 0xbfe <usart0_putchar>
				rxp = b;
     c76:	88 e4       	ldi	r24, 0x48	; 72
     c78:	91 e0       	ldi	r25, 0x01	; 1
     c7a:	90 93 47 01 	sts	0x0147, r25
     c7e:	80 93 46 01 	sts	0x0146, r24
     c82:	7c c0       	rjmp	.+248    	; 0xd7c <usart0_getchar+0x15c>
			//	UCSR0B |=(1<<RXCIE0); //scanf done?
				break;
			}
			else if (c == '\t') 	c = ' ';
     c84:	99 30       	cpi	r25, 0x09	; 9
     c86:	09 f4       	brne	.+2      	; 0xc8a <usart0_getchar+0x6a>
     c88:	90 e2       	ldi	r25, 0x20	; 32
			
			if ((c >= (uint8_t)' ' && c <= (uint8_t)'\x7e') || c >= (uint8_t)'\xa0') {
     c8a:	89 2f       	mov	r24, r25
     c8c:	80 52       	subi	r24, 0x20	; 32
     c8e:	8f 35       	cpi	r24, 0x5F	; 95
     c90:	10 f0       	brcs	.+4      	; 0xc96 <usart0_getchar+0x76>
     c92:	90 3a       	cpi	r25, 0xA0	; 160
     c94:	78 f0       	brcs	.+30     	; 0xcb4 <usart0_getchar+0x94>
				if (cp == b + RX_BUFSIZE - 1)
     c96:	f1 e0       	ldi	r31, 0x01	; 1
     c98:	06 3c       	cpi	r16, 0xC6	; 198
     c9a:	1f 07       	cpc	r17, r31
     c9c:	19 f4       	brne	.+6      	; 0xca4 <usart0_getchar+0x84>
					usart0_putchar('\a', stream);
     c9e:	b7 01       	movw	r22, r14
     ca0:	87 e0       	ldi	r24, 0x07	; 7
     ca2:	05 c0       	rjmp	.+10     	; 0xcae <usart0_getchar+0x8e>
				else {
					*cp++ = c;
     ca4:	f8 01       	movw	r30, r16
     ca6:	91 93       	st	Z+, r25
     ca8:	8f 01       	movw	r16, r30
					usart0_putchar(c, stream);
     caa:	b7 01       	movw	r22, r14
     cac:	89 2f       	mov	r24, r25
     cae:	0e 94 ff 05 	call	0xbfe	; 0xbfe <usart0_putchar>
     cb2:	c6 cf       	rjmp	.-116    	; 0xc40 <usart0_getchar+0x20>
				}
				continue;
			}
				
			switch (c) {
     cb4:	92 31       	cpi	r25, 0x12	; 18
     cb6:	39 f1       	breq	.+78     	; 0xd06 <usart0_getchar+0xe6>
     cb8:	93 31       	cpi	r25, 0x13	; 19
     cba:	38 f4       	brcc	.+14     	; 0xcca <usart0_getchar+0xaa>
     cbc:	93 30       	cpi	r25, 0x03	; 3
     cbe:	09 f4       	brne	.+2      	; 0xcc2 <usart0_getchar+0xa2>
     cc0:	6f c0       	rjmp	.+222    	; 0xda0 <usart0_getchar+0x180>
     cc2:	98 30       	cpi	r25, 0x08	; 8
     cc4:	09 f0       	breq	.+2      	; 0xcc8 <usart0_getchar+0xa8>
     cc6:	bc cf       	rjmp	.-136    	; 0xc40 <usart0_getchar+0x20>
     cc8:	09 c0       	rjmp	.+18     	; 0xcdc <usart0_getchar+0xbc>
     cca:	97 31       	cpi	r25, 0x17	; 23
     ccc:	09 f4       	brne	.+2      	; 0xcd0 <usart0_getchar+0xb0>
     cce:	4b c0       	rjmp	.+150    	; 0xd66 <usart0_getchar+0x146>
     cd0:	9f 37       	cpi	r25, 0x7F	; 127
     cd2:	21 f0       	breq	.+8      	; 0xcdc <usart0_getchar+0xbc>
     cd4:	95 31       	cpi	r25, 0x15	; 21
     cd6:	09 f0       	breq	.+2      	; 0xcda <usart0_getchar+0xba>
     cd8:	b3 cf       	rjmp	.-154    	; 0xc40 <usart0_getchar+0x20>
     cda:	32 c0       	rjmp	.+100    	; 0xd40 <usart0_getchar+0x120>
			  case 'c' & 0x1f:
				return -1;
				
			  case '\b':
			  case '\x7f':
				if (cp > b) {
     cdc:	f1 e0       	ldi	r31, 0x01	; 1
     cde:	08 34       	cpi	r16, 0x48	; 72
     ce0:	1f 07       	cpc	r17, r31
     ce2:	09 f0       	breq	.+2      	; 0xce6 <usart0_getchar+0xc6>
     ce4:	08 f4       	brcc	.+2      	; 0xce8 <usart0_getchar+0xc8>
     ce6:	ac cf       	rjmp	.-168    	; 0xc40 <usart0_getchar+0x20>
					usart0_putchar('\b', stream);
     ce8:	b7 01       	movw	r22, r14
     cea:	88 e0       	ldi	r24, 0x08	; 8
     cec:	0e 94 ff 05 	call	0xbfe	; 0xbfe <usart0_putchar>
					usart0_putchar(' ', stream);
     cf0:	b7 01       	movw	r22, r14
     cf2:	80 e2       	ldi	r24, 0x20	; 32
     cf4:	0e 94 ff 05 	call	0xbfe	; 0xbfe <usart0_putchar>
					usart0_putchar('\b', stream);
     cf8:	b7 01       	movw	r22, r14
     cfa:	88 e0       	ldi	r24, 0x08	; 8
     cfc:	0e 94 ff 05 	call	0xbfe	; 0xbfe <usart0_putchar>
					cp--;
     d00:	01 50       	subi	r16, 0x01	; 1
     d02:	10 40       	sbci	r17, 0x00	; 0
     d04:	9d cf       	rjmp	.-198    	; 0xc40 <usart0_getchar+0x20>
				}
				break;
				
			  case 'r' & 0x1f:
				usart0_putchar('\r', stream);
     d06:	b7 01       	movw	r22, r14
     d08:	8d e0       	ldi	r24, 0x0D	; 13
     d0a:	0e 94 ff 05 	call	0xbfe	; 0xbfe <usart0_putchar>
     d0e:	c8 e4       	ldi	r28, 0x48	; 72
     d10:	d1 e0       	ldi	r29, 0x01	; 1
     d12:	04 c0       	rjmp	.+8      	; 0xd1c <usart0_getchar+0xfc>
				for (cp2 = b; cp2 < cp; cp2++)
					usart0_putchar(*cp2, stream);
     d14:	b7 01       	movw	r22, r14
     d16:	89 91       	ld	r24, Y+
     d18:	0e 94 ff 05 	call	0xbfe	; 0xbfe <usart0_putchar>
				}
				break;
				
			  case 'r' & 0x1f:
				usart0_putchar('\r', stream);
				for (cp2 = b; cp2 < cp; cp2++)
     d1c:	c0 17       	cp	r28, r16
     d1e:	d1 07       	cpc	r29, r17
     d20:	c8 f3       	brcs	.-14     	; 0xd14 <usart0_getchar+0xf4>
     d22:	8e cf       	rjmp	.-228    	; 0xc40 <usart0_getchar+0x20>
					usart0_putchar(*cp2, stream);
				break;
				
			  case 'u' & 0x1f:
				while (cp > b) {
					usart0_putchar('\b', stream);
     d24:	b7 01       	movw	r22, r14
     d26:	88 e0       	ldi	r24, 0x08	; 8
     d28:	0e 94 ff 05 	call	0xbfe	; 0xbfe <usart0_putchar>
					usart0_putchar(' ', stream);
     d2c:	b7 01       	movw	r22, r14
     d2e:	80 e2       	ldi	r24, 0x20	; 32
     d30:	0e 94 ff 05 	call	0xbfe	; 0xbfe <usart0_putchar>
					usart0_putchar('\b', stream);
     d34:	b7 01       	movw	r22, r14
     d36:	88 e0       	ldi	r24, 0x08	; 8
     d38:	0e 94 ff 05 	call	0xbfe	; 0xbfe <usart0_putchar>
					cp--;
     d3c:	01 50       	subi	r16, 0x01	; 1
     d3e:	10 40       	sbci	r17, 0x00	; 0
				for (cp2 = b; cp2 < cp; cp2++)
					usart0_putchar(*cp2, stream);
				break;
				
			  case 'u' & 0x1f:
				while (cp > b) {
     d40:	81 e0       	ldi	r24, 0x01	; 1
     d42:	08 34       	cpi	r16, 0x48	; 72
     d44:	18 07       	cpc	r17, r24
     d46:	09 f0       	breq	.+2      	; 0xd4a <usart0_getchar+0x12a>
     d48:	68 f7       	brcc	.-38     	; 0xd24 <usart0_getchar+0x104>
     d4a:	7a cf       	rjmp	.-268    	; 0xc40 <usart0_getchar+0x20>
				}
				break;
				
			  case 'w' & 0x1f:
				while (cp > b && cp[-1] != ' ') {
					usart0_putchar('\b', stream);
     d4c:	b7 01       	movw	r22, r14
     d4e:	88 e0       	ldi	r24, 0x08	; 8
     d50:	0e 94 ff 05 	call	0xbfe	; 0xbfe <usart0_putchar>
					usart0_putchar(' ', stream);
     d54:	b7 01       	movw	r22, r14
     d56:	80 e2       	ldi	r24, 0x20	; 32
     d58:	0e 94 ff 05 	call	0xbfe	; 0xbfe <usart0_putchar>
					usart0_putchar('\b', stream);
     d5c:	b7 01       	movw	r22, r14
     d5e:	88 e0       	ldi	r24, 0x08	; 8
     d60:	0e 94 ff 05 	call	0xbfe	; 0xbfe <usart0_putchar>
     d64:	8e 01       	movw	r16, r28
					cp--;
				}
				break;
				
			  case 'w' & 0x1f:
				while (cp > b && cp[-1] != ' ') {
     d66:	e1 e0       	ldi	r30, 0x01	; 1
     d68:	08 34       	cpi	r16, 0x48	; 72
     d6a:	1e 07       	cpc	r17, r30
     d6c:	09 f0       	breq	.+2      	; 0xd70 <usart0_getchar+0x150>
     d6e:	08 f4       	brcc	.+2      	; 0xd72 <usart0_getchar+0x152>
     d70:	67 cf       	rjmp	.-306    	; 0xc40 <usart0_getchar+0x20>
     d72:	e8 01       	movw	r28, r16
     d74:	8a 91       	ld	r24, -Y
     d76:	80 32       	cpi	r24, 0x20	; 32
     d78:	49 f7       	brne	.-46     	; 0xd4c <usart0_getchar+0x12c>
     d7a:	62 cf       	rjmp	.-316    	; 0xc40 <usart0_getchar+0x20>
				}
				break;
			}
		}
	}
	c = *rxp++;
     d7c:	e0 91 46 01 	lds	r30, 0x0146
     d80:	f0 91 47 01 	lds	r31, 0x0147
     d84:	81 91       	ld	r24, Z+
     d86:	f0 93 47 01 	sts	0x0147, r31
     d8a:	e0 93 46 01 	sts	0x0146, r30
	if (c == '\n')	rxp = 0;
     d8e:	8a 30       	cpi	r24, 0x0A	; 10
     d90:	21 f4       	brne	.+8      	; 0xd9a <usart0_getchar+0x17a>
     d92:	10 92 47 01 	sts	0x0147, r1
     d96:	10 92 46 01 	sts	0x0146, r1
	return c;
     d9a:	28 2f       	mov	r18, r24
     d9c:	30 e0       	ldi	r19, 0x00	; 0
     d9e:	02 c0       	rjmp	.+4      	; 0xda4 <usart0_getchar+0x184>
     da0:	2f ef       	ldi	r18, 0xFF	; 255
     da2:	3f ef       	ldi	r19, 0xFF	; 255
}
     da4:	c9 01       	movw	r24, r18
     da6:	df 91       	pop	r29
     da8:	cf 91       	pop	r28
     daa:	1f 91       	pop	r17
     dac:	0f 91       	pop	r16
     dae:	ff 90       	pop	r15
     db0:	ef 90       	pop	r14
     db2:	08 95       	ret

00000db4 <usart0_init>:
		disable_usart0_tx_inter();			
}

*/

void usart0_init(void) {
     db4:	e4 e6       	ldi	r30, 0x64	; 100
     db6:	f0 e0       	ldi	r31, 0x00	; 0
     db8:	80 81       	ld	r24, Z
     dba:	8d 7f       	andi	r24, 0xFD	; 253
     dbc:	80 83       	st	Z, r24
	power_usart0_enable();
	
	//q_init(&tx_q);	
	
	/* Set baud rate (12bit) */
	UBRR0 = UBRR_VALUE;
     dbe:	89 e1       	ldi	r24, 0x19	; 25
     dc0:	90 e0       	ldi	r25, 0x00	; 0
     dc2:	90 93 c5 00 	sts	0x00C5, r25
     dc6:	80 93 c4 00 	sts	0x00C4, r24
	#if USE_2X
	UCSR0A |= (1 << U2X0);
	#else
	UCSR0A &=(uint8_t)~(1 << U2X0);
     dca:	e0 ec       	ldi	r30, 0xC0	; 192
     dcc:	f0 e0       	ldi	r31, 0x00	; 0
     dce:	80 81       	ld	r24, Z
     dd0:	8d 7f       	andi	r24, 0xFD	; 253
     dd2:	80 83       	st	Z, r24
	#endif
	/* Double the uart clock */
	//UCSR0A |=(1<<U2X0);
	/* Enable receiver and transmitter */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0)	;
     dd4:	88 e1       	ldi	r24, 0x18	; 24
     dd6:	80 93 c1 00 	sts	0x00C1, r24
	/* Enable r/t interupts, hangles input when used with some buffering functions */
	//UCSR0B |=(1<<RXCIE0);
	//UCSR0B |=(1<<TXCIE0);
	/* Set frame format: 8data, 1stop bit */
	UCSR0C = (1<<UCSZ00)|(1<<UCSZ01);
     dda:	86 e0       	ldi	r24, 0x06	; 6
     ddc:	80 93 c2 00 	sts	0x00C2, r24
	
	
	stdout=stdin=&usart0_stdio;
     de0:	82 e1       	ldi	r24, 0x12	; 18
     de2:	91 e0       	ldi	r25, 0x01	; 1
     de4:	90 93 e9 01 	sts	0x01E9, r25
     de8:	80 93 e8 01 	sts	0x01E8, r24
     dec:	90 93 eb 01 	sts	0x01EB, r25
     df0:	80 93 ea 01 	sts	0x01EA, r24
	stderr=&usart0_stderr;
     df4:	20 e2       	ldi	r18, 0x20	; 32
     df6:	31 e0       	ldi	r19, 0x01	; 1
     df8:	30 93 ed 01 	sts	0x01ED, r19
     dfc:	20 93 ec 01 	sts	0x01EC, r18
	fprintf_P(stderr,PSTR("\nusart: init usart0\t[done]"));
     e00:	8f e8       	ldi	r24, 0x8F	; 143
     e02:	91 e0       	ldi	r25, 0x01	; 1
     e04:	9f 93       	push	r25
     e06:	8f 93       	push	r24
     e08:	3f 93       	push	r19
     e0a:	2f 93       	push	r18
     e0c:	0e 94 28 0b 	call	0x1650	; 0x1650 <fprintf_P>
     e10:	0f 90       	pop	r0
     e12:	0f 90       	pop	r0
     e14:	0f 90       	pop	r0
     e16:	0f 90       	pop	r0
}
     e18:	08 95       	ret

00000e1a <usart_init>:

void usart_init(void) {
     e1a:	0e 94 da 06 	call	0xdb4	; 0xdb4 <usart0_init>
	usart0_init();
}
     e1e:	08 95       	ret

00000e20 <__vector_9>:
}

enum {DOWN, UP};
static uint8_t timer_2_dir;
/* Timer/Counter1 Overflow ; BOTTOM */
ISR(TIMER1_OVF_vect) {
     e20:	1f 92       	push	r1
     e22:	0f 92       	push	r0
     e24:	0f b6       	in	r0, 0x3f	; 63
     e26:	0f 92       	push	r0
     e28:	11 24       	eor	r1, r1
     e2a:	8f 93       	push	r24
	timer_2_dir=UP;
     e2c:	81 e0       	ldi	r24, 0x01	; 1
     e2e:	80 93 c9 01 	sts	0x01C9, r24
}
     e32:	8f 91       	pop	r24
     e34:	0f 90       	pop	r0
     e36:	0f be       	out	0x3f, r0	; 63
     e38:	0f 90       	pop	r0
     e3a:	1f 90       	pop	r1
     e3c:	18 95       	reti

00000e3e <__vector_6>:

/* Timer/Counter1 ISR1 ; TOP */
ISR(SIG_INPUT_CAPTURE1) {
     e3e:	1f 92       	push	r1
     e40:	0f 92       	push	r0
     e42:	0f b6       	in	r0, 0x3f	; 63
     e44:	0f 92       	push	r0
     e46:	11 24       	eor	r1, r1
	timer_2_dir=DOWN;
     e48:	10 92 c9 01 	sts	0x01C9, r1
}
     e4c:	0f 90       	pop	r0
     e4e:	0f be       	out	0x3f, r0	; 63
     e50:	0f 90       	pop	r0
     e52:	1f 90       	pop	r1
     e54:	18 95       	reti

00000e56 <__vector_7>:
		return '?';
}


/* Timer/Counter Compare Match A */
ISR(TIMER1_COMPA_vect) {
     e56:	1f 92       	push	r1
     e58:	0f 92       	push	r0
     e5a:	0f b6       	in	r0, 0x3f	; 63
     e5c:	0f 92       	push	r0
     e5e:	11 24       	eor	r1, r1
     e60:	8f 93       	push	r24
	if (timer_2_dir==UP)	
     e62:	80 91 c9 01 	lds	r24, 0x01C9
     e66:	81 30       	cpi	r24, 0x01	; 1
     e68:	11 f4       	brne	.+4      	; 0xe6e <__vector_7+0x18>
		MOTOR_PWM_PORT&=(uint8_t)~(1<<M_PWMA_PIN);
     e6a:	2a 98       	cbi	0x05, 2	; 5
     e6c:	01 c0       	rjmp	.+2      	; 0xe70 <__vector_7+0x1a>
	else
		MOTOR_PWM_PORT|=(1<<M_PWMA_PIN);
     e6e:	2a 9a       	sbi	0x05, 2	; 5
	//debugpf("\nCA:%c:%x",dirtoc(timer_2_dir),TCNT1);	
}
     e70:	8f 91       	pop	r24
     e72:	0f 90       	pop	r0
     e74:	0f be       	out	0x3f, r0	; 63
     e76:	0f 90       	pop	r0
     e78:	1f 90       	pop	r1
     e7a:	18 95       	reti

00000e7c <__vector_8>:

/* Timer/Counter Compare Match B */
ISR(TIMER1_COMPB_vect) {
     e7c:	1f 92       	push	r1
     e7e:	0f 92       	push	r0
     e80:	0f b6       	in	r0, 0x3f	; 63
     e82:	0f 92       	push	r0
     e84:	11 24       	eor	r1, r1
     e86:	8f 93       	push	r24
	if (timer_2_dir==UP)	
     e88:	80 91 c9 01 	lds	r24, 0x01C9
     e8c:	81 30       	cpi	r24, 0x01	; 1
     e8e:	11 f4       	brne	.+4      	; 0xe94 <__vector_8+0x18>
		MOTOR_PWM_PORT&=(uint8_t)~(1<<M_PWMB_PIN);
     e90:	2b 98       	cbi	0x05, 3	; 5
     e92:	01 c0       	rjmp	.+2      	; 0xe96 <__vector_8+0x1a>
	else
		MOTOR_PWM_PORT|=(1<<M_PWMB_PIN);
     e94:	2b 9a       	sbi	0x05, 3	; 5
	//debugpf("\nCB:%c:%x",dirtoc(timer_2_dir),TCNT1);
}
     e96:	8f 91       	pop	r24
     e98:	0f 90       	pop	r0
     e9a:	0f be       	out	0x3f, r0	; 63
     e9c:	0f 90       	pop	r0
     e9e:	1f 90       	pop	r1
     ea0:	18 95       	reti

00000ea2 <timer1_init>:
		#endif
	}

}

void timer1_init(void) { // Runs the PWMs
     ea2:	8e ed       	ldi	r24, 0xDE	; 222
     ea4:	91 e0       	ldi	r25, 0x01	; 1
     ea6:	9f 93       	push	r25
     ea8:	8f 93       	push	r24
     eaa:	80 91 ec 01 	lds	r24, 0x01EC
     eae:	90 91 ed 01 	lds	r25, 0x01ED
     eb2:	9f 93       	push	r25
     eb4:	8f 93       	push	r24
     eb6:	0e 94 28 0b 	call	0x1650	; 0x1650 <fprintf_P>
	#ifdef debug
	fprintf_P(stderr,PSTR("\ntimers: init: timer1"));
	#endif
	power_timer1_enable();
     eba:	e4 e6       	ldi	r30, 0x64	; 100
     ebc:	f0 e0       	ldi	r31, 0x00	; 0
     ebe:	80 81       	ld	r24, Z
     ec0:	87 7f       	andi	r24, 0xF7	; 247
     ec2:	80 83       	st	Z, r24
	// Set OC1A/B on up, clear on down
//	TCCR1A|= (1<<COM1A1)|(1<<COM1A0);
//	TCCR1A|= (1<<COM1B1)|(1<<COM1B0);

	// OC1A/B disconnected
	TCCR1A&= (uint8_t) ~((1<<COM1A1)|(1<<COM1A0)|(1<<COM1B1)|(1<<COM1B0));
     ec4:	e0 e8       	ldi	r30, 0x80	; 128
     ec6:	f0 e0       	ldi	r31, 0x00	; 0
     ec8:	80 81       	ld	r24, Z
     eca:	8f 70       	andi	r24, 0x0F	; 15
     ecc:	80 83       	st	Z, r24
	
	// Waveform Generation Set to PWM (Phase and frequency correct, mode 8)
	//TCCR1A&= (uint8_t) ~((1<<WGM11)|(1<<WGM10));
	
	// Phase correct only
	TCCR1A|= (1<<WGM11);
     ece:	80 81       	ld	r24, Z
     ed0:	82 60       	ori	r24, 0x02	; 2
     ed2:	80 83       	st	Z, r24
	TCCR1A&= (uint8_t) ~(1<<WGM11);
     ed4:	80 81       	ld	r24, Z
     ed6:	8d 7f       	andi	r24, 0xFD	; 253
     ed8:	80 83       	st	Z, r24
	
	TCCR1B|= (uint8_t) (1<<5); //Reserved bit
     eda:	e1 e8       	ldi	r30, 0x81	; 129
     edc:	f0 e0       	ldi	r31, 0x00	; 0
     ede:	80 81       	ld	r24, Z
     ee0:	80 62       	ori	r24, 0x20	; 32
     ee2:	80 83       	st	Z, r24
	TCCR1B|= (uint8_t) (1<<WGM13);
     ee4:	80 81       	ld	r24, Z
     ee6:	80 61       	ori	r24, 0x10	; 16
     ee8:	80 83       	st	Z, r24
	TCCR1B&= (uint8_t)~(1<<WGM12);
     eea:	80 81       	ld	r24, Z
     eec:	87 7f       	andi	r24, 0xF7	; 247
     eee:	80 83       	st	Z, r24

	// Disable Input noise canceler
	TCCR1B&= (uint8_t)~(1<<ICNC1);
     ef0:	80 81       	ld	r24, Z
     ef2:	8f 77       	andi	r24, 0x7F	; 127
     ef4:	80 83       	st	Z, r24
	
	// Set TOP
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     ef6:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     ef8:	f8 94       	cli
		ICR1=0xFFFF;
     efa:	8f ef       	ldi	r24, 0xFF	; 255
     efc:	9f ef       	ldi	r25, 0xFF	; 255
     efe:	90 93 87 00 	sts	0x0087, r25
     f02:	80 93 86 00 	sts	0x0086, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     f06:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
     f08:	e1 e8       	ldi	r30, 0x81	; 129
     f0a:	f0 e0       	ldi	r31, 0x00	; 0
     f0c:	80 81       	ld	r24, Z
     f0e:	89 7f       	andi	r24, 0xF9	; 249
     f10:	80 83       	st	Z, r24
	// At 8MHz the best we get is 60Hz (bad. very bad.)
	
	// Set prescale to 1
	// TCCR1B = (TCCR1B & 0b11111000)|(log(prescale)/log(2));
	TCCR1B&= (uint8_t)~((1<<CS12)|(1<<CS11));
	TCCR1B|= (uint8_t) (1<<CS10);
     f12:	80 81       	ld	r24, Z
     f14:	81 60       	ori	r24, 0x01	; 1
     f16:	80 83       	st	Z, r24
	
	//OCR1A and OCR1B are the Compare / PWM registers
	//OCR1A = OCR1B = 0xFFFF; // Max = 65535,0xFFFF
	
	// Enable the interupts, used to avoid the fucking speaker.
	TIMSK1|=((1<<OCIE1B)|(1<<OCIE1A)|(1<<TOIE1));
     f18:	ef e6       	ldi	r30, 0x6F	; 111
     f1a:	f0 e0       	ldi	r31, 0x00	; 0
     f1c:	80 81       	ld	r24, Z
     f1e:	87 60       	ori	r24, 0x07	; 7
     f20:	80 83       	st	Z, r24
	
	MOTOR_PWM_DDR|= ((1<<M_PWMA_PIN)|(1<<M_PWMB_PIN));
     f22:	84 b1       	in	r24, 0x04	; 4
     f24:	8c 60       	ori	r24, 0x0C	; 12
     f26:	84 b9       	out	0x04, r24	; 4
	#ifdef debug
	fprintf_P(stderr,PSTR("\t[done]"));
     f28:	86 ed       	ldi	r24, 0xD6	; 214
     f2a:	91 e0       	ldi	r25, 0x01	; 1
     f2c:	9f 93       	push	r25
     f2e:	8f 93       	push	r24
     f30:	80 91 ec 01 	lds	r24, 0x01EC
     f34:	90 91 ed 01 	lds	r25, 0x01ED
     f38:	9f 93       	push	r25
     f3a:	8f 93       	push	r24
     f3c:	0e 94 28 0b 	call	0x1650	; 0x1650 <fprintf_P>
     f40:	8d b7       	in	r24, 0x3d	; 61
     f42:	9e b7       	in	r25, 0x3e	; 62
     f44:	08 96       	adiw	r24, 0x08	; 8
     f46:	0f b6       	in	r0, 0x3f	; 63
     f48:	f8 94       	cli
     f4a:	9e bf       	out	0x3e, r25	; 62
     f4c:	0f be       	out	0x3f, r0	; 63
     f4e:	8d bf       	out	0x3d, r24	; 61
	#endif
}
     f50:	08 95       	ret

00000f52 <__vector_5>:
	#endif
}


// Timer2 Overflow
ISR(TIMER2_OVF_vect) {
     f52:	1f 92       	push	r1
     f54:	0f 92       	push	r0
     f56:	0f b6       	in	r0, 0x3f	; 63
     f58:	0f 92       	push	r0
     f5a:	11 24       	eor	r1, r1
     f5c:	2f 93       	push	r18
     f5e:	3f 93       	push	r19
     f60:	4f 93       	push	r20
     f62:	5f 93       	push	r21
     f64:	6f 93       	push	r22
     f66:	7f 93       	push	r23
     f68:	8f 93       	push	r24
     f6a:	9f 93       	push	r25
     f6c:	af 93       	push	r26
     f6e:	bf 93       	push	r27
     f70:	ef 93       	push	r30
     f72:	ff 93       	push	r31
	static uint16_t sec;//=0
	++sec;
     f74:	80 91 c7 01 	lds	r24, 0x01C7
     f78:	90 91 c8 01 	lds	r25, 0x01C8
     f7c:	01 96       	adiw	r24, 0x01	; 1
     f7e:	90 93 c8 01 	sts	0x01C8, r25
     f82:	80 93 c7 01 	sts	0x01C7, r24
	if (c_mode==WAIT) {
     f86:	80 91 d4 01 	lds	r24, 0x01D4
     f8a:	88 23       	and	r24, r24
     f8c:	c9 f4       	brne	.+50     	; 0xfc0 <__vector_5+0x6e>
		//printf("\n\tT: %ds\n",sec);
		#ifdef debug
		fprintf_P(stderr,PSTR("\nMode: %d"),c_mode);
     f8e:	80 91 d4 01 	lds	r24, 0x01D4
     f92:	90 e0       	ldi	r25, 0x00	; 0
     f94:	9f 93       	push	r25
     f96:	8f 93       	push	r24
     f98:	84 ef       	ldi	r24, 0xF4	; 244
     f9a:	91 e0       	ldi	r25, 0x01	; 1
     f9c:	9f 93       	push	r25
     f9e:	8f 93       	push	r24
     fa0:	80 91 ec 01 	lds	r24, 0x01EC
     fa4:	90 91 ed 01 	lds	r25, 0x01ED
     fa8:	9f 93       	push	r25
     faa:	8f 93       	push	r24
     fac:	0e 94 28 0b 	call	0x1650	; 0x1650 <fprintf_P>
     fb0:	8d b7       	in	r24, 0x3d	; 61
     fb2:	9e b7       	in	r25, 0x3e	; 62
     fb4:	06 96       	adiw	r24, 0x06	; 6
     fb6:	0f b6       	in	r0, 0x3f	; 63
     fb8:	f8 94       	cli
     fba:	9e bf       	out	0x3e, r25	; 62
     fbc:	0f be       	out	0x3f, r0	; 63
     fbe:	8d bf       	out	0x3d, r24	; 61
		#endif
	}

}
     fc0:	ff 91       	pop	r31
     fc2:	ef 91       	pop	r30
     fc4:	bf 91       	pop	r27
     fc6:	af 91       	pop	r26
     fc8:	9f 91       	pop	r25
     fca:	8f 91       	pop	r24
     fcc:	7f 91       	pop	r23
     fce:	6f 91       	pop	r22
     fd0:	5f 91       	pop	r21
     fd2:	4f 91       	pop	r20
     fd4:	3f 91       	pop	r19
     fd6:	2f 91       	pop	r18
     fd8:	0f 90       	pop	r0
     fda:	0f be       	out	0x3f, r0	; 63
     fdc:	0f 90       	pop	r0
     fde:	1f 90       	pop	r1
     fe0:	18 95       	reti

00000fe2 <timer2_init>:
#include <stdio.h>
#include <avr/pgmspace.h>
#include <avr/power.h>


void timer2_init(void) {
     fe2:	86 e0       	ldi	r24, 0x06	; 6
     fe4:	92 e0       	ldi	r25, 0x02	; 2
     fe6:	9f 93       	push	r25
     fe8:	8f 93       	push	r24
     fea:	80 91 ec 01 	lds	r24, 0x01EC
     fee:	90 91 ed 01 	lds	r25, 0x01ED
     ff2:	9f 93       	push	r25
     ff4:	8f 93       	push	r24
     ff6:	0e 94 28 0b 	call	0x1650	; 0x1650 <fprintf_P>
	e. Clear the Timer/Counter2 Interrupt Flags.
	f. Enable interrupts, if needed.
	*/
	
	// disable interupts (probably alread done)
	TIMSK2&=(uint8_t)~((1<<OCIE2A)|(1<<TOIE2));
     ffa:	80 91 70 00 	lds	r24, 0x0070
     ffe:	8c 7f       	andi	r24, 0xFC	; 252
    1000:	80 93 70 00 	sts	0x0070, r24
	
	// Enable asyncronous clocking.
	ASSR&=(uint8_t)~(1<<EXCLK);
    1004:	80 91 b6 00 	lds	r24, 0x00B6
    1008:	8f 7e       	andi	r24, 0xEF	; 239
    100a:	80 93 b6 00 	sts	0x00B6, r24
	ASSR|=(uint8_t)(1<<AS2);
    100e:	80 91 b6 00 	lds	r24, 0x00B6
    1012:	88 60       	ori	r24, 0x08	; 8
    1014:	80 93 b6 00 	sts	0x00B6, r24
	
	// Reset acculumator
	TCNT2 = 0;
    1018:	10 92 b2 00 	sts	0x00B2, r1
	
	TCCR2A&=(uint8_t)~(1<<FOC2A);
    101c:	80 91 b0 00 	lds	r24, 0x00B0
    1020:	8f 77       	andi	r24, 0x7F	; 127
    1022:	80 93 b0 00 	sts	0x00B0, r24
	*/
	// : CTC Mode.
	//TCCR2A|=(1<<WGM20);
	//TCCR2A&=~(1<<WGM21);
	// : Normal Mode.
	TCCR2A&=(uint8_t)~((1<<WGM20)|(1<<WGM21));
    1026:	80 91 b0 00 	lds	r24, 0x00B0
    102a:	87 7b       	andi	r24, 0xB7	; 183
    102c:	80 93 b0 00 	sts	0x00B0, r24
		0		1		Toggle on compare match
		1		0		clear on compare match
		1		1		set on 		"		"
	*/
	// : No output
	TCCR2A&=(uint8_t)~((1<<COM2A1)|(1<<COM2A0));
    1030:	80 91 b0 00 	lds	r24, 0x00B0
    1034:	8f 7c       	andi	r24, 0xCF	; 207
    1036:	80 93 b0 00 	sts	0x00B0, r24
	// 32768/8/256 = 16Hz
	//TCCR2A|= (uint8_t)(1<<CS21);
	//TCCR2A&=(uint8_t)~((uint8_t)((1<<CS20)|(1<<CS22)));

	// 32768/128/256 = 1Hz
	TCCR2A|= (1<<CS20)|(1<<CS22);
    103a:	80 91 b0 00 	lds	r24, 0x00B0
    103e:	85 60       	ori	r24, 0x05	; 5
    1040:	80 93 b0 00 	sts	0x00B0, r24
	TCCR2A&=(uint8_t)~(1<<CS21);
    1044:	80 91 b0 00 	lds	r24, 0x00B0
    1048:	8d 7f       	andi	r24, 0xFD	; 253
    104a:	80 93 b0 00 	sts	0x00B0, r24
    104e:	0f 90       	pop	r0
    1050:	0f 90       	pop	r0
    1052:	0f 90       	pop	r0
    1054:	0f 90       	pop	r0

	// 32768/1024/256 = 1/8Hz
	//TCCR2A|= (1<<CS21)|(1<<CS20)|(1<<CS22);

	loop_until_bit_is_clear(ASSR,TCN2UB);
    1056:	80 91 b6 00 	lds	r24, 0x00B6
    105a:	82 fd       	sbrc	r24, 2
    105c:	fc cf       	rjmp	.-8      	; 0x1056 <timer2_init+0x74>
	loop_until_bit_is_clear(ASSR,OCR2UB);
    105e:	80 91 b6 00 	lds	r24, 0x00B6
    1062:	81 fd       	sbrc	r24, 1
    1064:	fc cf       	rjmp	.-8      	; 0x105e <timer2_init+0x7c>
	loop_until_bit_is_clear(ASSR,TCR2UB);
    1066:	80 91 b6 00 	lds	r24, 0x00B6
    106a:	80 fd       	sbrc	r24, 0
    106c:	fc cf       	rjmp	.-8      	; 0x1066 <timer2_init+0x84>
	
	// Enable overflow interrupt, disable match.
	//TIMSK2|= (1<<TOIE2);
	//TIMSK2&=~(1<<OCIE2A); // Disabled
	#ifdef debug
	fprintf_P(stderr,PSTR("\t[done]"));
    106e:	8e ef       	ldi	r24, 0xFE	; 254
    1070:	91 e0       	ldi	r25, 0x01	; 1
    1072:	9f 93       	push	r25
    1074:	8f 93       	push	r24
    1076:	80 91 ec 01 	lds	r24, 0x01EC
    107a:	90 91 ed 01 	lds	r25, 0x01ED
    107e:	9f 93       	push	r25
    1080:	8f 93       	push	r24
    1082:	0e 94 28 0b 	call	0x1650	; 0x1650 <fprintf_P>
    1086:	0f 90       	pop	r0
    1088:	0f 90       	pop	r0
    108a:	0f 90       	pop	r0
    108c:	0f 90       	pop	r0
	#endif
}
    108e:	08 95       	ret

00001090 <timers_init>:

/*
void timer0_init(void) {}
*/

void timers_init(void) {
    1090:	80 ec       	ldi	r24, 0xC0	; 192
    1092:	91 e0       	ldi	r25, 0x01	; 1
    1094:	9f 93       	push	r25
    1096:	8f 93       	push	r24
    1098:	80 91 ec 01 	lds	r24, 0x01EC
    109c:	90 91 ed 01 	lds	r25, 0x01ED
    10a0:	9f 93       	push	r25
    10a2:	8f 93       	push	r24
    10a4:	0e 94 28 0b 	call	0x1650	; 0x1650 <fprintf_P>
	fprintf_P(stderr,PSTR("\ntimers: init: start."));
//	timer0_init(); // Not implimented.
	timer1_init(); //PWM
    10a8:	0e 94 51 07 	call	0xea2	; 0xea2 <timer1_init>
	timer2_init(); //RTC
    10ac:	0e 94 f1 07 	call	0xfe2	; 0xfe2 <timer2_init>
	fprintf_P(stderr,PSTR("\ntimers: init:\t[done]"));
    10b0:	8a ea       	ldi	r24, 0xAA	; 170
    10b2:	91 e0       	ldi	r25, 0x01	; 1
    10b4:	9f 93       	push	r25
    10b6:	8f 93       	push	r24
    10b8:	80 91 ec 01 	lds	r24, 0x01EC
    10bc:	90 91 ed 01 	lds	r25, 0x01ED
    10c0:	9f 93       	push	r25
    10c2:	8f 93       	push	r24
    10c4:	0e 94 28 0b 	call	0x1650	; 0x1650 <fprintf_P>
    10c8:	8d b7       	in	r24, 0x3d	; 61
    10ca:	9e b7       	in	r25, 0x3e	; 62
    10cc:	08 96       	adiw	r24, 0x08	; 8
    10ce:	0f b6       	in	r0, 0x3f	; 63
    10d0:	f8 94       	cli
    10d2:	9e bf       	out	0x3e, r25	; 62
    10d4:	0f be       	out	0x3f, r0	; 63
    10d6:	8d bf       	out	0x3d, r24	; 61
	
}
    10d8:	08 95       	ret

000010da <inc_limit>:
	#endif
	
	return *c_mode;
}

uint16_t inc_limit(uint16_t * org, uint16_t inc, uint16_t lim) {
    10da:	fc 01       	movw	r30, r24
	uint16_t space_left = lim-(*org);
    10dc:	20 81       	ld	r18, Z
    10de:	31 81       	ldd	r19, Z+1	; 0x01
    10e0:	42 1b       	sub	r20, r18
    10e2:	53 0b       	sbc	r21, r19
	if (inc>space_left) {
    10e4:	46 17       	cp	r20, r22
    10e6:	57 07       	cpc	r21, r23
    10e8:	48 f4       	brcc	.+18     	; 0x10fc <inc_limit+0x22>
		*org+=space_left;
    10ea:	24 0f       	add	r18, r20
    10ec:	35 1f       	adc	r19, r21
    10ee:	31 83       	std	Z+1, r19	; 0x01
    10f0:	20 83       	st	Z, r18
		//*org=max;
		return (inc-space_left);
    10f2:	cb 01       	movw	r24, r22
    10f4:	84 1b       	sub	r24, r20
    10f6:	95 0b       	sbc	r25, r21
    10f8:	ac 01       	movw	r20, r24
    10fa:	06 c0       	rjmp	.+12     	; 0x1108 <inc_limit+0x2e>
	}
	else {
		*org+=inc;
    10fc:	26 0f       	add	r18, r22
    10fe:	37 1f       	adc	r19, r23
    1100:	31 83       	std	Z+1, r19	; 0x01
    1102:	20 83       	st	Z, r18
    1104:	40 e0       	ldi	r20, 0x00	; 0
    1106:	50 e0       	ldi	r21, 0x00	; 0
		return 0;
	}
}
    1108:	ca 01       	movw	r24, r20
    110a:	08 95       	ret

0000110c <dec_limit>:

uint16_t dec_limit(uint16_t * org, uint16_t dec, uint16_t lim) {
    110c:	fc 01       	movw	r30, r24
    110e:	cb 01       	movw	r24, r22
	uint16_t space_left = (*org)-lim;
    1110:	20 81       	ld	r18, Z
    1112:	31 81       	ldd	r19, Z+1	; 0x01
    1114:	b9 01       	movw	r22, r18
    1116:	64 1b       	sub	r22, r20
    1118:	75 0b       	sbc	r23, r21
	if (dec>space_left) {
    111a:	68 17       	cp	r22, r24
    111c:	79 07       	cpc	r23, r25
    111e:	48 f4       	brcc	.+18     	; 0x1132 <dec_limit+0x26>
		*org-=space_left;
    1120:	26 1b       	sub	r18, r22
    1122:	37 0b       	sbc	r19, r23
    1124:	31 83       	std	Z+1, r19	; 0x01
    1126:	20 83       	st	Z, r18
		return (dec-space_left);
    1128:	9c 01       	movw	r18, r24
    112a:	26 1b       	sub	r18, r22
    112c:	37 0b       	sbc	r19, r23
    112e:	b9 01       	movw	r22, r18
    1130:	06 c0       	rjmp	.+12     	; 0x113e <dec_limit+0x32>
	}
	else {
		*org-=dec;
    1132:	28 1b       	sub	r18, r24
    1134:	39 0b       	sbc	r19, r25
    1136:	31 83       	std	Z+1, r19	; 0x01
    1138:	20 83       	st	Z, r18
    113a:	60 e0       	ldi	r22, 0x00	; 0
    113c:	70 e0       	ldi	r23, 0x00	; 0
		return 0;
	}
}
    113e:	cb 01       	movw	r24, r22
    1140:	08 95       	ret

00001142 <motor_set_speed>:
		temp=0;
	}
	return temp;
}

void motor_set_speed(uint16_t speed, uint8_t motor) {
    1142:	66 23       	and	r22, r22
    1144:	31 f4       	brne	.+12     	; 0x1152 <motor_set_speed+0x10>
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1146:	f8 94       	cli
	if		(motor==LEFT)
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_LEFT=speed;
    1148:	90 93 89 00 	sts	0x0089, r25
    114c:	80 93 88 00 	sts	0x0088, r24
    1150:	07 c0       	rjmp	.+14     	; 0x1160 <motor_set_speed+0x1e>
	}
	else if (motor==RIGHT)
    1152:	61 30       	cpi	r22, 0x01	; 1
    1154:	39 f4       	brne	.+14     	; 0x1164 <motor_set_speed+0x22>
    1156:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_RIGHT=speed;
    1158:	90 93 8b 00 	sts	0x008B, r25
    115c:	80 93 8a 00 	sts	0x008A, r24
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    1160:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    1162:	08 95       	ret
	}
	else 
		error_invalid_motor(motor);
    1164:	8b e2       	ldi	r24, 0x2B	; 43
    1166:	90 e0       	ldi	r25, 0x00	; 0
    1168:	9f 93       	push	r25
    116a:	8f 93       	push	r24
    116c:	86 2f       	mov	r24, r22
    116e:	90 e0       	ldi	r25, 0x00	; 0
    1170:	9f 93       	push	r25
    1172:	8f 93       	push	r24
    1174:	8a e4       	ldi	r24, 0x4A	; 74
    1176:	92 e0       	ldi	r25, 0x02	; 2
    1178:	9f 93       	push	r25
    117a:	8f 93       	push	r24
    117c:	0e 94 86 0b 	call	0x170c	; 0x170c <printf_P>
    1180:	8d b7       	in	r24, 0x3d	; 61
    1182:	9e b7       	in	r25, 0x3e	; 62
    1184:	06 96       	adiw	r24, 0x06	; 6
    1186:	0f b6       	in	r0, 0x3f	; 63
    1188:	f8 94       	cli
    118a:	9e bf       	out	0x3e, r25	; 62
    118c:	0f be       	out	0x3f, r0	; 63
    118e:	8d bf       	out	0x3d, r24	; 61
    1190:	08 95       	ret

00001192 <motor_get_speed>:
#define error_invalid_motor(_m) printf_P(PSTR("\n[error] Motor: Invalid Motor Number: %d [%s]"),_m,__LINE__)
#else
#define error_invalid_motor(_m) 
#endif

uint16_t motor_get_speed(uint8_t motor) {
    1192:	28 2f       	mov	r18, r24
	uint16_t temp;
	if		(motor==LEFT)
    1194:	88 23       	and	r24, r24
    1196:	31 f4       	brne	.+12     	; 0x11a4 <motor_get_speed+0x12>
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1198:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_LEFT;
    119a:	20 91 88 00 	lds	r18, 0x0088
    119e:	30 91 89 00 	lds	r19, 0x0089
    11a2:	07 c0       	rjmp	.+14     	; 0x11b2 <motor_get_speed+0x20>
	}
	else if	(motor==RIGHT)
    11a4:	81 30       	cpi	r24, 0x01	; 1
    11a6:	39 f4       	brne	.+14     	; 0x11b6 <motor_get_speed+0x24>
    11a8:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_RIGHT;
    11aa:	20 91 8a 00 	lds	r18, 0x008A
    11ae:	30 91 8b 00 	lds	r19, 0x008B
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    11b2:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    11b4:	18 c0       	rjmp	.+48     	; 0x11e6 <motor_get_speed+0x54>
	}
	else {
		error_invalid_motor(motor);
    11b6:	8b e1       	ldi	r24, 0x1B	; 27
    11b8:	90 e0       	ldi	r25, 0x00	; 0
    11ba:	9f 93       	push	r25
    11bc:	8f 93       	push	r24
    11be:	82 2f       	mov	r24, r18
    11c0:	90 e0       	ldi	r25, 0x00	; 0
    11c2:	9f 93       	push	r25
    11c4:	8f 93       	push	r24
    11c6:	88 e7       	ldi	r24, 0x78	; 120
    11c8:	92 e0       	ldi	r25, 0x02	; 2
    11ca:	9f 93       	push	r25
    11cc:	8f 93       	push	r24
    11ce:	0e 94 86 0b 	call	0x170c	; 0x170c <printf_P>
    11d2:	20 e0       	ldi	r18, 0x00	; 0
    11d4:	30 e0       	ldi	r19, 0x00	; 0
    11d6:	8d b7       	in	r24, 0x3d	; 61
    11d8:	9e b7       	in	r25, 0x3e	; 62
    11da:	06 96       	adiw	r24, 0x06	; 6
    11dc:	0f b6       	in	r0, 0x3f	; 63
    11de:	f8 94       	cli
    11e0:	9e bf       	out	0x3e, r25	; 62
    11e2:	0f be       	out	0x3f, r0	; 63
    11e4:	8d bf       	out	0x3d, r24	; 61
		temp=0;
	}
	return temp;
}
    11e6:	c9 01       	movw	r24, r18
    11e8:	08 95       	ret

000011ea <lf_turn_inc>:
		*org-=dec;
		return 0;
	}
}

void lf_turn_inc(uint16_t inc,int8_t dir) {
    11ea:	df 92       	push	r13
    11ec:	ef 92       	push	r14
    11ee:	ff 92       	push	r15
    11f0:	0f 93       	push	r16
    11f2:	1f 93       	push	r17
    11f4:	cf 93       	push	r28
    11f6:	df 93       	push	r29
    11f8:	7c 01       	movw	r14, r24
    11fa:	d6 2e       	mov	r13, r22
	uint16_t mr = motor_get_speed(RIGHT);
    11fc:	81 e0       	ldi	r24, 0x01	; 1
    11fe:	0e 94 c9 08 	call	0x1192	; 0x1192 <motor_get_speed>
    1202:	8c 01       	movw	r16, r24
	uint16_t ml = motor_get_speed(LEFT);
    1204:	80 e0       	ldi	r24, 0x00	; 0
    1206:	0e 94 c9 08 	call	0x1192	; 0x1192 <motor_get_speed>
    120a:	ec 01       	movw	r28, r24
	if		(dir==POS)
    120c:	81 e0       	ldi	r24, 0x01	; 1
    120e:	d8 16       	cp	r13, r24
    1210:	e9 f4       	brne	.+58     	; 0x124c <lf_turn_inc+0x62>
	
	return *c_mode;
}

uint16_t inc_limit(uint16_t * org, uint16_t inc, uint16_t lim) {
	uint16_t space_left = lim-(*org);
    1212:	80 e0       	ldi	r24, 0x00	; 0
    1214:	90 ec       	ldi	r25, 0xC0	; 192
    1216:	8c 1b       	sub	r24, r28
    1218:	9d 0b       	sbc	r25, r29
	if (inc>space_left) {
    121a:	8e 15       	cp	r24, r14
    121c:	9f 05       	cpc	r25, r15
    121e:	30 f4       	brcc	.+12     	; 0x122c <lf_turn_inc+0x42>
		*org+=space_left;
		//*org=max;
		return (inc-space_left);
    1220:	97 01       	movw	r18, r14
    1222:	28 1b       	sub	r18, r24
    1224:	39 0b       	sbc	r19, r25
    1226:	c0 e0       	ldi	r28, 0x00	; 0
    1228:	d0 ec       	ldi	r29, 0xC0	; 192
    122a:	04 c0       	rjmp	.+8      	; 0x1234 <lf_turn_inc+0x4a>
	}
	else {
		*org+=inc;
    122c:	ce 0d       	add	r28, r14
    122e:	df 1d       	adc	r29, r15
    1230:	20 e0       	ldi	r18, 0x00	; 0
    1232:	30 e0       	ldi	r19, 0x00	; 0
	}
}

uint16_t dec_limit(uint16_t * org, uint16_t dec, uint16_t lim) {
	uint16_t space_left = (*org)-lim;
	if (dec>space_left) {
    1234:	c8 01       	movw	r24, r16
    1236:	80 50       	subi	r24, 0x00	; 0
    1238:	95 40       	sbci	r25, 0x05	; 5
    123a:	82 17       	cp	r24, r18
    123c:	93 07       	cpc	r25, r19
    123e:	18 f4       	brcc	.+6      	; 0x1246 <lf_turn_inc+0x5c>
    1240:	00 e0       	ldi	r16, 0x00	; 0
    1242:	15 e0       	ldi	r17, 0x05	; 5
    1244:	21 c0       	rjmp	.+66     	; 0x1288 <lf_turn_inc+0x9e>
		*org-=space_left;
		return (dec-space_left);
	}
	else {
		*org-=dec;
    1246:	02 1b       	sub	r16, r18
    1248:	13 0b       	sbc	r17, r19
    124a:	1e c0       	rjmp	.+60     	; 0x1288 <lf_turn_inc+0x9e>
void lf_turn_inc(uint16_t inc,int8_t dir) {
	uint16_t mr = motor_get_speed(RIGHT);
	uint16_t ml = motor_get_speed(LEFT);
	if		(dir==POS)
		dec_limit(&mr,inc_limit(&ml,inc,LF_MAX_SPEED),LF_MIN_SPEED);
	else if (dir==NEG)
    124c:	dd 20       	and	r13, r13
    124e:	e1 f4       	brne	.+56     	; 0x1288 <lf_turn_inc+0x9e>
	
	return *c_mode;
}

uint16_t inc_limit(uint16_t * org, uint16_t inc, uint16_t lim) {
	uint16_t space_left = lim-(*org);
    1250:	80 e0       	ldi	r24, 0x00	; 0
    1252:	90 ec       	ldi	r25, 0xC0	; 192
    1254:	80 1b       	sub	r24, r16
    1256:	91 0b       	sbc	r25, r17
	if (inc>space_left) {
    1258:	8e 15       	cp	r24, r14
    125a:	9f 05       	cpc	r25, r15
    125c:	30 f4       	brcc	.+12     	; 0x126a <lf_turn_inc+0x80>
		*org+=space_left;
		//*org=max;
		return (inc-space_left);
    125e:	97 01       	movw	r18, r14
    1260:	28 1b       	sub	r18, r24
    1262:	39 0b       	sbc	r19, r25
    1264:	00 e0       	ldi	r16, 0x00	; 0
    1266:	10 ec       	ldi	r17, 0xC0	; 192
    1268:	04 c0       	rjmp	.+8      	; 0x1272 <lf_turn_inc+0x88>
	}
	else {
		*org+=inc;
    126a:	0e 0d       	add	r16, r14
    126c:	1f 1d       	adc	r17, r15
    126e:	20 e0       	ldi	r18, 0x00	; 0
    1270:	30 e0       	ldi	r19, 0x00	; 0
	}
}

uint16_t dec_limit(uint16_t * org, uint16_t dec, uint16_t lim) {
	uint16_t space_left = (*org)-lim;
	if (dec>space_left) {
    1272:	ce 01       	movw	r24, r28
    1274:	80 50       	subi	r24, 0x00	; 0
    1276:	95 40       	sbci	r25, 0x05	; 5
    1278:	82 17       	cp	r24, r18
    127a:	93 07       	cpc	r25, r19
    127c:	18 f4       	brcc	.+6      	; 0x1284 <lf_turn_inc+0x9a>
    127e:	c0 e0       	ldi	r28, 0x00	; 0
    1280:	d5 e0       	ldi	r29, 0x05	; 5
    1282:	02 c0       	rjmp	.+4      	; 0x1288 <lf_turn_inc+0x9e>
		*org-=space_left;
		return (dec-space_left);
	}
	else {
		*org-=dec;
    1284:	c2 1b       	sub	r28, r18
    1286:	d3 0b       	sbc	r29, r19
	uint16_t ml = motor_get_speed(LEFT);
	if		(dir==POS)
		dec_limit(&mr,inc_limit(&ml,inc,LF_MAX_SPEED),LF_MIN_SPEED);
	else if (dir==NEG)
		dec_limit(&ml,inc_limit(&mr,inc,LF_MAX_SPEED),LF_MIN_SPEED);
	motor_set_speed(mr,RIGHT);
    1288:	61 e0       	ldi	r22, 0x01	; 1
    128a:	c8 01       	movw	r24, r16
    128c:	0e 94 a1 08 	call	0x1142	; 0x1142 <motor_set_speed>
	motor_set_speed(ml,LEFT);
    1290:	60 e0       	ldi	r22, 0x00	; 0
    1292:	ce 01       	movw	r24, r28
    1294:	0e 94 a1 08 	call	0x1142	; 0x1142 <motor_set_speed>
}
    1298:	df 91       	pop	r29
    129a:	cf 91       	pop	r28
    129c:	1f 91       	pop	r17
    129e:	0f 91       	pop	r16
    12a0:	ff 90       	pop	r15
    12a2:	ef 90       	pop	r14
    12a4:	df 90       	pop	r13
    12a6:	08 95       	ret

000012a8 <motor_mode>:
	}
	else 
		error_invalid_motor(motor);
}

uint8_t motor_mode(motor_mode_t mode, uint8_t motor) {
    12a8:	cf 93       	push	r28
    12aa:	df 93       	push	r29
    12ac:	78 2f       	mov	r23, r24
	static uint8_t c_modes[2]; //=0;
	uint8_t M_IN1,M_IN2;
	uint8_t * c_mode;
	if (motor==LEFT) {
    12ae:	66 23       	and	r22, r22
    12b0:	b9 f0       	breq	.+46     	; 0x12e0 <motor_mode+0x38>
		M_IN1=M_LIN1;
		M_IN2=M_LIN2;
		c_mode=&c_modes[LEFT];
	}
	else if (motor==RIGHT){
    12b2:	61 30       	cpi	r22, 0x01	; 1
    12b4:	29 f4       	brne	.+10     	; 0x12c0 <motor_mode+0x18>
    12b6:	55 e0       	ldi	r21, 0x05	; 5
    12b8:	e7 e0       	ldi	r30, 0x07	; 7
    12ba:	cb ec       	ldi	r28, 0xCB	; 203
    12bc:	d1 e0       	ldi	r29, 0x01	; 1
    12be:	14 c0       	rjmp	.+40     	; 0x12e8 <motor_mode+0x40>
		M_IN1=M_RIN1;
		M_IN2=M_RIN2;
		c_mode=&c_modes[RIGHT];
	}
	else {
		error_invalid_motor(motor);
    12c0:	8d e3       	ldi	r24, 0x3D	; 61
    12c2:	90 e0       	ldi	r25, 0x00	; 0
    12c4:	9f 93       	push	r25
    12c6:	8f 93       	push	r24
    12c8:	86 2f       	mov	r24, r22
    12ca:	90 e0       	ldi	r25, 0x00	; 0
    12cc:	9f 93       	push	r25
    12ce:	8f 93       	push	r24
    12d0:	8c e1       	ldi	r24, 0x1C	; 28
    12d2:	92 e0       	ldi	r25, 0x02	; 2
    12d4:	9f 93       	push	r25
    12d6:	8f 93       	push	r24
    12d8:	0e 94 86 0b 	call	0x170c	; 0x170c <printf_P>
    12dc:	87 e0       	ldi	r24, 0x07	; 7
    12de:	6e c0       	rjmp	.+220    	; 0x13bc <motor_mode+0x114>
		return MOTOR_MODE_ERROR;
    12e0:	51 e0       	ldi	r21, 0x01	; 1
    12e2:	e3 e0       	ldi	r30, 0x03	; 3
    12e4:	ca ec       	ldi	r28, 0xCA	; 202
    12e6:	d1 e0       	ldi	r29, 0x01	; 1
	}
	
	if 	(mode == MOTOR_MODE_CCW ) {
    12e8:	72 30       	cpi	r23, 0x02	; 2
    12ea:	a1 f4       	brne	.+40     	; 0x1314 <motor_mode+0x6c>
		MOTOR_CTL_PORT&=~(1<<M_IN1); // IN1 = L, IN2 = H
    12ec:	4b b1       	in	r20, 0x0b	; 11
    12ee:	21 e0       	ldi	r18, 0x01	; 1
    12f0:	30 e0       	ldi	r19, 0x00	; 0
    12f2:	c9 01       	movw	r24, r18
    12f4:	02 c0       	rjmp	.+4      	; 0x12fa <motor_mode+0x52>
    12f6:	88 0f       	add	r24, r24
    12f8:	99 1f       	adc	r25, r25
    12fa:	5a 95       	dec	r21
    12fc:	e2 f7       	brpl	.-8      	; 0x12f6 <motor_mode+0x4e>
    12fe:	80 95       	com	r24
    1300:	84 23       	and	r24, r20
    1302:	8b b9       	out	0x0b, r24	; 11
		MOTOR_CTL_PORT|=(1<<M_IN2);
    1304:	8b b1       	in	r24, 0x0b	; 11
    1306:	02 c0       	rjmp	.+4      	; 0x130c <motor_mode+0x64>
    1308:	22 0f       	add	r18, r18
    130a:	33 1f       	adc	r19, r19
    130c:	ea 95       	dec	r30
    130e:	e2 f7       	brpl	.-8      	; 0x1308 <motor_mode+0x60>
    1310:	82 2b       	or	r24, r18
    1312:	29 c0       	rjmp	.+82     	; 0x1366 <motor_mode+0xbe>
		*c_mode = mode;
	}
	else if (mode == MOTOR_MODE_CW  ) {
    1314:	71 30       	cpi	r23, 0x01	; 1
    1316:	a1 f4       	brne	.+40     	; 0x1340 <motor_mode+0x98>
		MOTOR_CTL_PORT|=(1<<M_IN1);
    1318:	4b b1       	in	r20, 0x0b	; 11
    131a:	81 e0       	ldi	r24, 0x01	; 1
    131c:	90 e0       	ldi	r25, 0x00	; 0
    131e:	9c 01       	movw	r18, r24
    1320:	02 c0       	rjmp	.+4      	; 0x1326 <motor_mode+0x7e>
    1322:	22 0f       	add	r18, r18
    1324:	33 1f       	adc	r19, r19
    1326:	5a 95       	dec	r21
    1328:	e2 f7       	brpl	.-8      	; 0x1322 <motor_mode+0x7a>
    132a:	42 2b       	or	r20, r18
    132c:	4b b9       	out	0x0b, r20	; 11
		MOTOR_CTL_PORT&=~(1<<M_IN2); // IN1 = H, IN2 = L
    132e:	2b b1       	in	r18, 0x0b	; 11
    1330:	02 c0       	rjmp	.+4      	; 0x1336 <motor_mode+0x8e>
    1332:	88 0f       	add	r24, r24
    1334:	99 1f       	adc	r25, r25
    1336:	ea 95       	dec	r30
    1338:	e2 f7       	brpl	.-8      	; 0x1332 <motor_mode+0x8a>
    133a:	80 95       	com	r24
    133c:	82 23       	and	r24, r18
    133e:	13 c0       	rjmp	.+38     	; 0x1366 <motor_mode+0xbe>
		*c_mode = mode;
	}
	else if (mode == MOTOR_MODE_STOP) {
    1340:	73 30       	cpi	r23, 0x03	; 3
    1342:	99 f4       	brne	.+38     	; 0x136a <motor_mode+0xc2>
		MOTOR_CTL_PORT&=~((1<<M_IN1)|(1<<M_IN2)); // IN1 = L, IN2 = L
    1344:	4b b1       	in	r20, 0x0b	; 11
    1346:	21 e0       	ldi	r18, 0x01	; 1
    1348:	30 e0       	ldi	r19, 0x00	; 0
    134a:	c9 01       	movw	r24, r18
    134c:	02 c0       	rjmp	.+4      	; 0x1352 <motor_mode+0xaa>
    134e:	88 0f       	add	r24, r24
    1350:	99 1f       	adc	r25, r25
    1352:	ea 95       	dec	r30
    1354:	e2 f7       	brpl	.-8      	; 0x134e <motor_mode+0xa6>
    1356:	02 c0       	rjmp	.+4      	; 0x135c <motor_mode+0xb4>
    1358:	22 0f       	add	r18, r18
    135a:	33 1f       	adc	r19, r19
    135c:	5a 95       	dec	r21
    135e:	e2 f7       	brpl	.-8      	; 0x1358 <motor_mode+0xb0>
    1360:	82 2b       	or	r24, r18
    1362:	80 95       	com	r24
    1364:	84 23       	and	r24, r20
    1366:	8b b9       	out	0x0b, r24	; 11
    1368:	14 c0       	rjmp	.+40     	; 0x1392 <motor_mode+0xea>
		*c_mode = mode;
	}
	else if (mode == MOTOR_MODE_SB	) {
    136a:	74 30       	cpi	r23, 0x04	; 4
    136c:	99 f4       	brne	.+38     	; 0x1394 <motor_mode+0xec>
		MOTOR_CTL_PORT|=(1<<M_IN1)|(1<<M_IN2); // IN1 = H, IN2 = H
    136e:	8b b1       	in	r24, 0x0b	; 11
    1370:	21 e0       	ldi	r18, 0x01	; 1
    1372:	30 e0       	ldi	r19, 0x00	; 0
    1374:	d9 01       	movw	r26, r18
    1376:	02 c0       	rjmp	.+4      	; 0x137c <motor_mode+0xd4>
    1378:	aa 0f       	add	r26, r26
    137a:	bb 1f       	adc	r27, r27
    137c:	5a 95       	dec	r21
    137e:	e2 f7       	brpl	.-8      	; 0x1378 <motor_mode+0xd0>
    1380:	ad 01       	movw	r20, r26
    1382:	02 c0       	rjmp	.+4      	; 0x1388 <motor_mode+0xe0>
    1384:	22 0f       	add	r18, r18
    1386:	33 1f       	adc	r19, r19
    1388:	ea 95       	dec	r30
    138a:	e2 f7       	brpl	.-8      	; 0x1384 <motor_mode+0xdc>
    138c:	42 2b       	or	r20, r18
    138e:	48 2b       	or	r20, r24
    1390:	4b b9       	out	0x0b, r20	; 11
		*c_mode = mode;
    1392:	78 83       	st	Y, r23
	}
	
	#ifdef debug
	char mname;
	if (motor==LEFT)
    1394:	66 23       	and	r22, r22
    1396:	11 f0       	breq	.+4      	; 0x139c <motor_mode+0xf4>
    1398:	22 e5       	ldi	r18, 0x52	; 82
    139a:	01 c0       	rjmp	.+2      	; 0x139e <motor_mode+0xf6>
    139c:	2c e4       	ldi	r18, 0x4C	; 76
		mname='L';
	else
		mname='R';
	printf("\nMotor: %c mode: %d",mname,*c_mode);
    139e:	88 81       	ld	r24, Y
    13a0:	90 e0       	ldi	r25, 0x00	; 0
    13a2:	9f 93       	push	r25
    13a4:	8f 93       	push	r24
    13a6:	82 2f       	mov	r24, r18
    13a8:	90 e0       	ldi	r25, 0x00	; 0
    13aa:	9f 93       	push	r25
    13ac:	8f 93       	push	r24
    13ae:	8e e2       	ldi	r24, 0x2E	; 46
    13b0:	91 e0       	ldi	r25, 0x01	; 1
    13b2:	9f 93       	push	r25
    13b4:	8f 93       	push	r24
    13b6:	0e 94 71 0b 	call	0x16e2	; 0x16e2 <printf>
	#endif
	
	return *c_mode;
    13ba:	88 81       	ld	r24, Y
    13bc:	2d b7       	in	r18, 0x3d	; 61
    13be:	3e b7       	in	r19, 0x3e	; 62
    13c0:	2a 5f       	subi	r18, 0xFA	; 250
    13c2:	3f 4f       	sbci	r19, 0xFF	; 255
    13c4:	0f b6       	in	r0, 0x3f	; 63
    13c6:	f8 94       	cli
    13c8:	3e bf       	out	0x3e, r19	; 62
    13ca:	0f be       	out	0x3f, r0	; 63
    13cc:	2d bf       	out	0x3d, r18	; 61
}
    13ce:	df 91       	pop	r29
    13d0:	cf 91       	pop	r28
    13d2:	08 95       	ret

000013d4 <lf_stop_speed>:
	motor_set_speed(LF_MAX_SPEED,RIGHT);
	motor_mode(MOTOR_L_FWD,LEFT);
	motor_mode(MOTOR_L_FWD,RIGHT);
}

void lf_stop_speed(void) {
    13d4:	60 e0       	ldi	r22, 0x00	; 0
    13d6:	83 e0       	ldi	r24, 0x03	; 3
    13d8:	0e 94 54 09 	call	0x12a8	; 0x12a8 <motor_mode>
	motor_mode(MOTOR_MODE_STOP,LEFT);
	motor_mode(MOTOR_MODE_STOP,RIGHT);
    13dc:	61 e0       	ldi	r22, 0x01	; 1
    13de:	83 e0       	ldi	r24, 0x03	; 3
    13e0:	0e 94 54 09 	call	0x12a8	; 0x12a8 <motor_mode>
	motor_set_speed(LF_MIN_SPEED,LEFT);
    13e4:	60 e0       	ldi	r22, 0x00	; 0
    13e6:	80 e0       	ldi	r24, 0x00	; 0
    13e8:	95 e0       	ldi	r25, 0x05	; 5
    13ea:	0e 94 a1 08 	call	0x1142	; 0x1142 <motor_set_speed>
	motor_set_speed(LF_MIN_SPEED,RIGHT);
    13ee:	61 e0       	ldi	r22, 0x01	; 1
    13f0:	80 e0       	ldi	r24, 0x00	; 0
    13f2:	95 e0       	ldi	r25, 0x05	; 5
    13f4:	0e 94 a1 08 	call	0x1142	; 0x1142 <motor_set_speed>
}
    13f8:	08 95       	ret

000013fa <motors_init>:

void motors_init(void) {
    13fa:	8a b1       	in	r24, 0x0a	; 10
    13fc:	8a 6a       	ori	r24, 0xAA	; 170
    13fe:	8a b9       	out	0x0a, r24	; 10
	MOTOR_CTL_DDR|=((1<<M_AIN1)|(1<<M_AIN2)|(1<<M_BIN1)|(1<<M_BIN2));
	lf_stop_speed();
    1400:	0e 94 ea 09 	call	0x13d4	; 0x13d4 <lf_stop_speed>
}
    1404:	08 95       	ret

00001406 <lf_full_speed>:
		dec_limit(&ml,inc_limit(&mr,inc,LF_MAX_SPEED),LF_MIN_SPEED);
	motor_set_speed(mr,RIGHT);
	motor_set_speed(ml,LEFT);
}

void lf_full_speed(void) {
    1406:	60 e0       	ldi	r22, 0x00	; 0
    1408:	80 e0       	ldi	r24, 0x00	; 0
    140a:	90 ec       	ldi	r25, 0xC0	; 192
    140c:	0e 94 a1 08 	call	0x1142	; 0x1142 <motor_set_speed>
	motor_set_speed(LF_MAX_SPEED,LEFT);
	motor_set_speed(LF_MAX_SPEED,RIGHT);
    1410:	61 e0       	ldi	r22, 0x01	; 1
    1412:	80 e0       	ldi	r24, 0x00	; 0
    1414:	90 ec       	ldi	r25, 0xC0	; 192
    1416:	0e 94 a1 08 	call	0x1142	; 0x1142 <motor_set_speed>
	motor_mode(MOTOR_L_FWD,LEFT);
    141a:	60 e0       	ldi	r22, 0x00	; 0
    141c:	81 e0       	ldi	r24, 0x01	; 1
    141e:	0e 94 54 09 	call	0x12a8	; 0x12a8 <motor_mode>
	motor_mode(MOTOR_L_FWD,RIGHT);
    1422:	61 e0       	ldi	r22, 0x01	; 1
    1424:	81 e0       	ldi	r24, 0x01	; 1
    1426:	0e 94 54 09 	call	0x12a8	; 0x12a8 <motor_mode>
}
    142a:	08 95       	ret

0000142c <joy_init>:
#include <stdio.h>
#include <avr/io.h>
#include <avr/interrupt.h>
#include <avr/pgmspace.h>

void joy_init(void) {
    142c:	84 b1       	in	r24, 0x04	; 4
    142e:	8f 72       	andi	r24, 0x2F	; 47
    1430:	84 b9       	out	0x04, r24	; 4
	// Set pins as inputs.
	DDRB&=(uint8_t)~((1<<4)|(1<<6)|(1<<7));
	DDRE&=(uint8_t)~((1<<2)|(1<<3));
    1432:	8d b1       	in	r24, 0x0d	; 13
    1434:	83 7f       	andi	r24, 0xF3	; 243
    1436:	8d b9       	out	0x0d, r24	; 13
	// Enable pullup resistors.
	PORTB|=((1<<4)|(1<<6)|(1<<7));
    1438:	85 b1       	in	r24, 0x05	; 5
    143a:	80 6d       	ori	r24, 0xD0	; 208
    143c:	85 b9       	out	0x05, r24	; 5
	PORTE|=((1<<2)|(1<<3));
    143e:	8e b1       	in	r24, 0x0e	; 14
    1440:	8c 60       	ori	r24, 0x0C	; 12
    1442:	8e b9       	out	0x0e, r24	; 14
	//IN	= PINB&(1<<4)
	
	// Enable Pin Change interupts. Disable INT0
	//EIMSK|=((1<<PCIE1)|(1<<PCIE0));
	//EIMSK&=(uint8_t)~(1<<INT0);
	EIMSK|=(1<<PCIE1)|(1<<PCIE0);
    1444:	8d b3       	in	r24, 0x1d	; 29
    1446:	80 6c       	ori	r24, 0xC0	; 192
    1448:	8d bb       	out	0x1d, r24	; 29
	PCMSK1|=(1<<PCINT15)|(1<<PCINT14)|(1<<PCINT12);
    144a:	ec e6       	ldi	r30, 0x6C	; 108
    144c:	f0 e0       	ldi	r31, 0x00	; 0
    144e:	80 81       	ld	r24, Z
    1450:	80 6d       	ori	r24, 0xD0	; 208
    1452:	80 83       	st	Z, r24
	PCMSK0|=(1<<PCINT3)|(1<<PCINT2);	
    1454:	eb e6       	ldi	r30, 0x6B	; 107
    1456:	f0 e0       	ldi	r31, 0x00	; 0
    1458:	80 81       	ld	r24, Z
    145a:	8c 60       	ori	r24, 0x0C	; 12
    145c:	80 83       	st	Z, r24
	
}
    145e:	08 95       	ret

00001460 <__vector_3>:
	else
		fprintf_P(stderr,PSTR("\n[debug] PE? Released"));
	#endif
}

ISR(PCINT1_vect) {
    1460:	1f 92       	push	r1
    1462:	0f 92       	push	r0
    1464:	0f b6       	in	r0, 0x3f	; 63
    1466:	0f 92       	push	r0
    1468:	11 24       	eor	r1, r1
    146a:	1f 93       	push	r17
    146c:	2f 93       	push	r18
    146e:	3f 93       	push	r19
    1470:	4f 93       	push	r20
    1472:	5f 93       	push	r21
    1474:	6f 93       	push	r22
    1476:	7f 93       	push	r23
    1478:	8f 93       	push	r24
    147a:	9f 93       	push	r25
    147c:	af 93       	push	r26
    147e:	bf 93       	push	r27
    1480:	ef 93       	push	r30
    1482:	ff 93       	push	r31
	//PB7,4,6
	uint8_t iPINB = (uint8_t)~PINB;
    1484:	93 b1       	in	r25, 0x03	; 3
    1486:	90 95       	com	r25
	if (iPINB&((1<<7)|(1<<6)|(1<<4))) {
    1488:	19 2f       	mov	r17, r25
    148a:	89 2f       	mov	r24, r25
    148c:	80 7d       	andi	r24, 0xD0	; 208
    148e:	b9 f0       	breq	.+46     	; 0x14be <__vector_3+0x5e>
		if (iPINB&(1<<7)) {// Down
    1490:	97 ff       	sbrs	r25, 7
    1492:	06 c0       	rjmp	.+12     	; 0x14a0 <__vector_3+0x40>
			adc_calibrate_update();
    1494:	0e 94 57 04 	call	0x8ae	; 0x8ae <adc_calibrate_update>
			#ifdef debug
			print_adc_calibration();
    1498:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <print_adc_calibration>
			print_adc_values();
    149c:	0e 94 3b 05 	call	0xa76	; 0xa76 <print_adc_values>
			#endif
		}
		if (iPINB&(1<<4)) {// In
    14a0:	14 ff       	sbrs	r17, 4
    14a2:	04 c0       	rjmp	.+8      	; 0x14ac <__vector_3+0x4c>
			#ifdef debug
			print_adc_calibration();
    14a4:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <print_adc_calibration>
			print_adc_values();
    14a8:	0e 94 3b 05 	call	0xa76	; 0xa76 <print_adc_values>
			#endif
		}
		if (iPINB&(1<<6)) {// Up
    14ac:	16 ff       	sbrs	r17, 6
    14ae:	17 c0       	rjmp	.+46     	; 0x14de <__vector_3+0x7e>
			adc_calibrate_clear();
    14b0:	0e 94 4d 04 	call	0x89a	; 0x89a <adc_calibrate_clear>
			#ifdef debug
			print_adc_calibration();
    14b4:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <print_adc_calibration>
			print_adc_values();
    14b8:	0e 94 3b 05 	call	0xa76	; 0xa76 <print_adc_values>
    14bc:	10 c0       	rjmp	.+32     	; 0x14de <__vector_3+0x7e>
			#endif
		}
	}
	#ifdef debug
	else
		fprintf_P(stderr,PSTR("\n[debug] PB? Released"));
    14be:	86 ea       	ldi	r24, 0xA6	; 166
    14c0:	92 e0       	ldi	r25, 0x02	; 2
    14c2:	9f 93       	push	r25
    14c4:	8f 93       	push	r24
    14c6:	80 91 ec 01 	lds	r24, 0x01EC
    14ca:	90 91 ed 01 	lds	r25, 0x01ED
    14ce:	9f 93       	push	r25
    14d0:	8f 93       	push	r24
    14d2:	0e 94 28 0b 	call	0x1650	; 0x1650 <fprintf_P>
    14d6:	0f 90       	pop	r0
    14d8:	0f 90       	pop	r0
    14da:	0f 90       	pop	r0
    14dc:	0f 90       	pop	r0
	#endif
}
    14de:	ff 91       	pop	r31
    14e0:	ef 91       	pop	r30
    14e2:	bf 91       	pop	r27
    14e4:	af 91       	pop	r26
    14e6:	9f 91       	pop	r25
    14e8:	8f 91       	pop	r24
    14ea:	7f 91       	pop	r23
    14ec:	6f 91       	pop	r22
    14ee:	5f 91       	pop	r21
    14f0:	4f 91       	pop	r20
    14f2:	3f 91       	pop	r19
    14f4:	2f 91       	pop	r18
    14f6:	1f 91       	pop	r17
    14f8:	0f 90       	pop	r0
    14fa:	0f be       	out	0x3f, r0	; 63
    14fc:	0f 90       	pop	r0
    14fe:	1f 90       	pop	r1
    1500:	18 95       	reti

00001502 <__vector_2>:
	PCMSK1|=(1<<PCINT15)|(1<<PCINT14)|(1<<PCINT12);
	PCMSK0|=(1<<PCINT3)|(1<<PCINT2);	
	
}

ISR(PCINT0_vect) {
    1502:	1f 92       	push	r1
    1504:	0f 92       	push	r0
    1506:	0f b6       	in	r0, 0x3f	; 63
    1508:	0f 92       	push	r0
    150a:	11 24       	eor	r1, r1
    150c:	2f 93       	push	r18
    150e:	3f 93       	push	r19
    1510:	4f 93       	push	r20
    1512:	5f 93       	push	r21
    1514:	6f 93       	push	r22
    1516:	7f 93       	push	r23
    1518:	8f 93       	push	r24
    151a:	9f 93       	push	r25
    151c:	af 93       	push	r26
    151e:	bf 93       	push	r27
    1520:	cf 93       	push	r28
    1522:	df 93       	push	r29
    1524:	ef 93       	push	r30
    1526:	ff 93       	push	r31
	//PE2,3
	uint8_t iPINE = (uint8_t)~PINE;
    1528:	8c b1       	in	r24, 0x0c	; 12
	if (iPINE&((1<<2)|(1<<3))) {
    152a:	80 95       	com	r24
    152c:	c8 2f       	mov	r28, r24
    152e:	d0 e0       	ldi	r29, 0x00	; 0
    1530:	ce 01       	movw	r24, r28
    1532:	8c 70       	andi	r24, 0x0C	; 12
    1534:	90 70       	andi	r25, 0x00	; 0
    1536:	89 2b       	or	r24, r25
    1538:	09 f4       	brne	.+2      	; 0x153c <__vector_2+0x3a>
    153a:	54 c0       	rjmp	.+168    	; 0x15e4 <__vector_2+0xe2>
		if (iPINE&(1<<2)) {// Left
    153c:	c2 ff       	sbrs	r28, 2
    153e:	27 c0       	rjmp	.+78     	; 0x158e <__vector_2+0x8c>
			if (c_mode!=WAIT) {
    1540:	80 91 d4 01 	lds	r24, 0x01D4
    1544:	88 23       	and	r24, r24
    1546:	29 f0       	breq	.+10     	; 0x1552 <__vector_2+0x50>
				c_mode=WAIT;
    1548:	10 92 d4 01 	sts	0x01D4, r1
				lf_stop_speed();
    154c:	0e 94 ea 09 	call	0x13d4	; 0x13d4 <lf_stop_speed>
    1550:	05 c0       	rjmp	.+10     	; 0x155c <__vector_2+0x5a>
			}
			else {
				initial=true;
    1552:	81 e0       	ldi	r24, 0x01	; 1
    1554:	80 93 e6 01 	sts	0x01E6, r24
				c_mode=TEST;
    1558:	80 93 d4 01 	sts	0x01D4, r24
			}
			#ifdef debug
			fprintf_P(stderr,PSTR("\nCurrent Mode (T/W) = %d"),c_mode);
    155c:	80 91 d4 01 	lds	r24, 0x01D4
    1560:	90 e0       	ldi	r25, 0x00	; 0
    1562:	9f 93       	push	r25
    1564:	8f 93       	push	r24
    1566:	8a ee       	ldi	r24, 0xEA	; 234
    1568:	92 e0       	ldi	r25, 0x02	; 2
    156a:	9f 93       	push	r25
    156c:	8f 93       	push	r24
    156e:	80 91 ec 01 	lds	r24, 0x01EC
    1572:	90 91 ed 01 	lds	r25, 0x01ED
    1576:	9f 93       	push	r25
    1578:	8f 93       	push	r24
    157a:	0e 94 28 0b 	call	0x1650	; 0x1650 <fprintf_P>
    157e:	8d b7       	in	r24, 0x3d	; 61
    1580:	9e b7       	in	r25, 0x3e	; 62
    1582:	06 96       	adiw	r24, 0x06	; 6
    1584:	0f b6       	in	r0, 0x3f	; 63
    1586:	f8 94       	cli
    1588:	9e bf       	out	0x3e, r25	; 62
    158a:	0f be       	out	0x3f, r0	; 63
    158c:	8d bf       	out	0x3d, r24	; 61
			#endif
		}
		if (iPINE&(1<<3)) {// Right
    158e:	c3 ff       	sbrs	r28, 3
    1590:	39 c0       	rjmp	.+114    	; 0x1604 <__vector_2+0x102>
			if (c_mode!=WAIT) {
    1592:	80 91 d4 01 	lds	r24, 0x01D4
    1596:	88 23       	and	r24, r24
    1598:	29 f0       	breq	.+10     	; 0x15a4 <__vector_2+0xa2>
				c_mode=WAIT;
    159a:	10 92 d4 01 	sts	0x01D4, r1
				lf_stop_speed();
    159e:	0e 94 ea 09 	call	0x13d4	; 0x13d4 <lf_stop_speed>
    15a2:	06 c0       	rjmp	.+12     	; 0x15b0 <__vector_2+0xae>
			}
			else {
				initial=true;
    15a4:	81 e0       	ldi	r24, 0x01	; 1
    15a6:	80 93 e6 01 	sts	0x01E6, r24
				c_mode=FOLLOW;
    15aa:	82 e0       	ldi	r24, 0x02	; 2
    15ac:	80 93 d4 01 	sts	0x01D4, r24
			}
			#ifdef debug	
			fprintf_P(stderr,PSTR("\nCurrent Mode (F/W)= %d"),c_mode);
    15b0:	80 91 d4 01 	lds	r24, 0x01D4
    15b4:	90 e0       	ldi	r25, 0x00	; 0
    15b6:	9f 93       	push	r25
    15b8:	8f 93       	push	r24
    15ba:	82 ed       	ldi	r24, 0xD2	; 210
    15bc:	92 e0       	ldi	r25, 0x02	; 2
    15be:	9f 93       	push	r25
    15c0:	8f 93       	push	r24
    15c2:	80 91 ec 01 	lds	r24, 0x01EC
    15c6:	90 91 ed 01 	lds	r25, 0x01ED
    15ca:	9f 93       	push	r25
    15cc:	8f 93       	push	r24
    15ce:	0e 94 28 0b 	call	0x1650	; 0x1650 <fprintf_P>
    15d2:	8d b7       	in	r24, 0x3d	; 61
    15d4:	9e b7       	in	r25, 0x3e	; 62
    15d6:	06 96       	adiw	r24, 0x06	; 6
    15d8:	0f b6       	in	r0, 0x3f	; 63
    15da:	f8 94       	cli
    15dc:	9e bf       	out	0x3e, r25	; 62
    15de:	0f be       	out	0x3f, r0	; 63
    15e0:	8d bf       	out	0x3d, r24	; 61
    15e2:	10 c0       	rjmp	.+32     	; 0x1604 <__vector_2+0x102>
			#endif
		}
	}
	#ifdef debug
	else
		fprintf_P(stderr,PSTR("\n[debug] PE? Released"));
    15e4:	8c eb       	ldi	r24, 0xBC	; 188
    15e6:	92 e0       	ldi	r25, 0x02	; 2
    15e8:	9f 93       	push	r25
    15ea:	8f 93       	push	r24
    15ec:	80 91 ec 01 	lds	r24, 0x01EC
    15f0:	90 91 ed 01 	lds	r25, 0x01ED
    15f4:	9f 93       	push	r25
    15f6:	8f 93       	push	r24
    15f8:	0e 94 28 0b 	call	0x1650	; 0x1650 <fprintf_P>
    15fc:	0f 90       	pop	r0
    15fe:	0f 90       	pop	r0
    1600:	0f 90       	pop	r0
    1602:	0f 90       	pop	r0
	#endif
}
    1604:	ff 91       	pop	r31
    1606:	ef 91       	pop	r30
    1608:	df 91       	pop	r29
    160a:	cf 91       	pop	r28
    160c:	bf 91       	pop	r27
    160e:	af 91       	pop	r26
    1610:	9f 91       	pop	r25
    1612:	8f 91       	pop	r24
    1614:	7f 91       	pop	r23
    1616:	6f 91       	pop	r22
    1618:	5f 91       	pop	r21
    161a:	4f 91       	pop	r20
    161c:	3f 91       	pop	r19
    161e:	2f 91       	pop	r18
    1620:	0f 90       	pop	r0
    1622:	0f be       	out	0x3f, r0	; 63
    1624:	0f 90       	pop	r0
    1626:	1f 90       	pop	r1
    1628:	18 95       	reti

0000162a <fprintf>:
    162a:	a0 e0       	ldi	r26, 0x00	; 0
    162c:	b0 e0       	ldi	r27, 0x00	; 0
    162e:	eb e1       	ldi	r30, 0x1B	; 27
    1630:	fb e0       	ldi	r31, 0x0B	; 11
    1632:	0c 94 36 0e 	jmp	0x1c6c	; 0x1c6c <__prologue_saves__+0x20>
    1636:	ce 01       	movw	r24, r28
    1638:	09 96       	adiw	r24, 0x09	; 9
    163a:	ac 01       	movw	r20, r24
    163c:	6f 81       	ldd	r22, Y+7	; 0x07
    163e:	78 85       	ldd	r23, Y+8	; 0x08
    1640:	8d 81       	ldd	r24, Y+5	; 0x05
    1642:	9e 81       	ldd	r25, Y+6	; 0x06
    1644:	0e 94 ac 0b 	call	0x1758	; 0x1758 <vfprintf>
    1648:	20 96       	adiw	r28, 0x00	; 0
    164a:	e2 e0       	ldi	r30, 0x02	; 2
    164c:	0c 94 52 0e 	jmp	0x1ca4	; 0x1ca4 <__epilogue_restores__+0x20>

00001650 <fprintf_P>:
    1650:	a0 e0       	ldi	r26, 0x00	; 0
    1652:	b0 e0       	ldi	r27, 0x00	; 0
    1654:	ee e2       	ldi	r30, 0x2E	; 46
    1656:	fb e0       	ldi	r31, 0x0B	; 11
    1658:	0c 94 34 0e 	jmp	0x1c68	; 0x1c68 <__prologue_saves__+0x1c>
    165c:	0f 81       	ldd	r16, Y+7	; 0x07
    165e:	18 85       	ldd	r17, Y+8	; 0x08
    1660:	9e 01       	movw	r18, r28
    1662:	25 5f       	subi	r18, 0xF5	; 245
    1664:	3f 4f       	sbci	r19, 0xFF	; 255
    1666:	f8 01       	movw	r30, r16
    1668:	83 81       	ldd	r24, Z+3	; 0x03
    166a:	88 60       	ori	r24, 0x08	; 8
    166c:	83 83       	std	Z+3, r24	; 0x03
    166e:	a9 01       	movw	r20, r18
    1670:	69 85       	ldd	r22, Y+9	; 0x09
    1672:	7a 85       	ldd	r23, Y+10	; 0x0a
    1674:	c8 01       	movw	r24, r16
    1676:	0e 94 ac 0b 	call	0x1758	; 0x1758 <vfprintf>
    167a:	f8 01       	movw	r30, r16
    167c:	23 81       	ldd	r18, Z+3	; 0x03
    167e:	27 7f       	andi	r18, 0xF7	; 247
    1680:	23 83       	std	Z+3, r18	; 0x03
    1682:	20 96       	adiw	r28, 0x00	; 0
    1684:	e4 e0       	ldi	r30, 0x04	; 4
    1686:	0c 94 50 0e 	jmp	0x1ca0	; 0x1ca0 <__epilogue_restores__+0x1c>

0000168a <fputc>:
    168a:	0f 93       	push	r16
    168c:	1f 93       	push	r17
    168e:	cf 93       	push	r28
    1690:	df 93       	push	r29
    1692:	8c 01       	movw	r16, r24
    1694:	eb 01       	movw	r28, r22
    1696:	8b 81       	ldd	r24, Y+3	; 0x03
    1698:	81 ff       	sbrs	r24, 1
    169a:	1b c0       	rjmp	.+54     	; 0x16d2 <fputc+0x48>
    169c:	82 ff       	sbrs	r24, 2
    169e:	0d c0       	rjmp	.+26     	; 0x16ba <fputc+0x30>
    16a0:	2e 81       	ldd	r18, Y+6	; 0x06
    16a2:	3f 81       	ldd	r19, Y+7	; 0x07
    16a4:	8c 81       	ldd	r24, Y+4	; 0x04
    16a6:	9d 81       	ldd	r25, Y+5	; 0x05
    16a8:	28 17       	cp	r18, r24
    16aa:	39 07       	cpc	r19, r25
    16ac:	64 f4       	brge	.+24     	; 0x16c6 <fputc+0x3c>
    16ae:	e8 81       	ld	r30, Y
    16b0:	f9 81       	ldd	r31, Y+1	; 0x01
    16b2:	01 93       	st	Z+, r16
    16b4:	f9 83       	std	Y+1, r31	; 0x01
    16b6:	e8 83       	st	Y, r30
    16b8:	06 c0       	rjmp	.+12     	; 0x16c6 <fputc+0x3c>
    16ba:	e8 85       	ldd	r30, Y+8	; 0x08
    16bc:	f9 85       	ldd	r31, Y+9	; 0x09
    16be:	80 2f       	mov	r24, r16
    16c0:	09 95       	icall
    16c2:	89 2b       	or	r24, r25
    16c4:	31 f4       	brne	.+12     	; 0x16d2 <fputc+0x48>
    16c6:	8e 81       	ldd	r24, Y+6	; 0x06
    16c8:	9f 81       	ldd	r25, Y+7	; 0x07
    16ca:	01 96       	adiw	r24, 0x01	; 1
    16cc:	9f 83       	std	Y+7, r25	; 0x07
    16ce:	8e 83       	std	Y+6, r24	; 0x06
    16d0:	02 c0       	rjmp	.+4      	; 0x16d6 <fputc+0x4c>
    16d2:	0f ef       	ldi	r16, 0xFF	; 255
    16d4:	1f ef       	ldi	r17, 0xFF	; 255
    16d6:	c8 01       	movw	r24, r16
    16d8:	df 91       	pop	r29
    16da:	cf 91       	pop	r28
    16dc:	1f 91       	pop	r17
    16de:	0f 91       	pop	r16
    16e0:	08 95       	ret

000016e2 <printf>:
    16e2:	a0 e0       	ldi	r26, 0x00	; 0
    16e4:	b0 e0       	ldi	r27, 0x00	; 0
    16e6:	e7 e7       	ldi	r30, 0x77	; 119
    16e8:	fb e0       	ldi	r31, 0x0B	; 11
    16ea:	0c 94 36 0e 	jmp	0x1c6c	; 0x1c6c <__prologue_saves__+0x20>
    16ee:	fe 01       	movw	r30, r28
    16f0:	35 96       	adiw	r30, 0x05	; 5
    16f2:	61 91       	ld	r22, Z+
    16f4:	71 91       	ld	r23, Z+
    16f6:	af 01       	movw	r20, r30
    16f8:	80 91 ea 01 	lds	r24, 0x01EA
    16fc:	90 91 eb 01 	lds	r25, 0x01EB
    1700:	0e 94 ac 0b 	call	0x1758	; 0x1758 <vfprintf>
    1704:	20 96       	adiw	r28, 0x00	; 0
    1706:	e2 e0       	ldi	r30, 0x02	; 2
    1708:	0c 94 52 0e 	jmp	0x1ca4	; 0x1ca4 <__epilogue_restores__+0x20>

0000170c <printf_P>:
    170c:	a0 e0       	ldi	r26, 0x00	; 0
    170e:	b0 e0       	ldi	r27, 0x00	; 0
    1710:	ec e8       	ldi	r30, 0x8C	; 140
    1712:	fb e0       	ldi	r31, 0x0B	; 11
    1714:	0c 94 36 0e 	jmp	0x1c6c	; 0x1c6c <__prologue_saves__+0x20>
    1718:	fe 01       	movw	r30, r28
    171a:	35 96       	adiw	r30, 0x05	; 5
    171c:	61 91       	ld	r22, Z+
    171e:	71 91       	ld	r23, Z+
    1720:	a0 91 ea 01 	lds	r26, 0x01EA
    1724:	b0 91 eb 01 	lds	r27, 0x01EB
    1728:	13 96       	adiw	r26, 0x03	; 3
    172a:	8c 91       	ld	r24, X
    172c:	13 97       	sbiw	r26, 0x03	; 3
    172e:	88 60       	ori	r24, 0x08	; 8
    1730:	13 96       	adiw	r26, 0x03	; 3
    1732:	8c 93       	st	X, r24
    1734:	af 01       	movw	r20, r30
    1736:	80 91 ea 01 	lds	r24, 0x01EA
    173a:	90 91 eb 01 	lds	r25, 0x01EB
    173e:	0e 94 ac 0b 	call	0x1758	; 0x1758 <vfprintf>
    1742:	e0 91 ea 01 	lds	r30, 0x01EA
    1746:	f0 91 eb 01 	lds	r31, 0x01EB
    174a:	23 81       	ldd	r18, Z+3	; 0x03
    174c:	27 7f       	andi	r18, 0xF7	; 247
    174e:	23 83       	std	Z+3, r18	; 0x03
    1750:	20 96       	adiw	r28, 0x00	; 0
    1752:	e2 e0       	ldi	r30, 0x02	; 2
    1754:	0c 94 52 0e 	jmp	0x1ca4	; 0x1ca4 <__epilogue_restores__+0x20>

00001758 <vfprintf>:
    1758:	ab e0       	ldi	r26, 0x0B	; 11
    175a:	b0 e0       	ldi	r27, 0x00	; 0
    175c:	e2 eb       	ldi	r30, 0xB2	; 178
    175e:	fb e0       	ldi	r31, 0x0B	; 11
    1760:	0c 94 26 0e 	jmp	0x1c4c	; 0x1c4c <__prologue_saves__>
    1764:	3c 01       	movw	r6, r24
    1766:	2b 01       	movw	r4, r22
    1768:	5a 01       	movw	r10, r20
    176a:	fc 01       	movw	r30, r24
    176c:	17 82       	std	Z+7, r1	; 0x07
    176e:	16 82       	std	Z+6, r1	; 0x06
    1770:	83 81       	ldd	r24, Z+3	; 0x03
    1772:	81 fd       	sbrc	r24, 1
    1774:	03 c0       	rjmp	.+6      	; 0x177c <vfprintf+0x24>
    1776:	6f ef       	ldi	r22, 0xFF	; 255
    1778:	7f ef       	ldi	r23, 0xFF	; 255
    177a:	c8 c1       	rjmp	.+912    	; 0x1b0c <vfprintf+0x3b4>
    177c:	9a e0       	ldi	r25, 0x0A	; 10
    177e:	89 2e       	mov	r8, r25
    1780:	1e 01       	movw	r2, r28
    1782:	08 94       	sec
    1784:	21 1c       	adc	r2, r1
    1786:	31 1c       	adc	r3, r1
    1788:	f3 01       	movw	r30, r6
    178a:	23 81       	ldd	r18, Z+3	; 0x03
    178c:	f2 01       	movw	r30, r4
    178e:	23 fd       	sbrc	r18, 3
    1790:	85 91       	lpm	r24, Z+
    1792:	23 ff       	sbrs	r18, 3
    1794:	81 91       	ld	r24, Z+
    1796:	2f 01       	movw	r4, r30
    1798:	88 23       	and	r24, r24
    179a:	09 f4       	brne	.+2      	; 0x179e <vfprintf+0x46>
    179c:	b4 c1       	rjmp	.+872    	; 0x1b06 <vfprintf+0x3ae>
    179e:	85 32       	cpi	r24, 0x25	; 37
    17a0:	39 f4       	brne	.+14     	; 0x17b0 <vfprintf+0x58>
    17a2:	23 fd       	sbrc	r18, 3
    17a4:	85 91       	lpm	r24, Z+
    17a6:	23 ff       	sbrs	r18, 3
    17a8:	81 91       	ld	r24, Z+
    17aa:	2f 01       	movw	r4, r30
    17ac:	85 32       	cpi	r24, 0x25	; 37
    17ae:	29 f4       	brne	.+10     	; 0x17ba <vfprintf+0x62>
    17b0:	b3 01       	movw	r22, r6
    17b2:	90 e0       	ldi	r25, 0x00	; 0
    17b4:	0e 94 45 0b 	call	0x168a	; 0x168a <fputc>
    17b8:	e7 cf       	rjmp	.-50     	; 0x1788 <vfprintf+0x30>
    17ba:	98 2f       	mov	r25, r24
    17bc:	dd 24       	eor	r13, r13
    17be:	cc 24       	eor	r12, r12
    17c0:	99 24       	eor	r9, r9
    17c2:	ff e1       	ldi	r31, 0x1F	; 31
    17c4:	fd 15       	cp	r31, r13
    17c6:	d0 f0       	brcs	.+52     	; 0x17fc <vfprintf+0xa4>
    17c8:	9b 32       	cpi	r25, 0x2B	; 43
    17ca:	69 f0       	breq	.+26     	; 0x17e6 <vfprintf+0x8e>
    17cc:	9c 32       	cpi	r25, 0x2C	; 44
    17ce:	28 f4       	brcc	.+10     	; 0x17da <vfprintf+0x82>
    17d0:	90 32       	cpi	r25, 0x20	; 32
    17d2:	59 f0       	breq	.+22     	; 0x17ea <vfprintf+0x92>
    17d4:	93 32       	cpi	r25, 0x23	; 35
    17d6:	91 f4       	brne	.+36     	; 0x17fc <vfprintf+0xa4>
    17d8:	0e c0       	rjmp	.+28     	; 0x17f6 <vfprintf+0x9e>
    17da:	9d 32       	cpi	r25, 0x2D	; 45
    17dc:	49 f0       	breq	.+18     	; 0x17f0 <vfprintf+0x98>
    17de:	90 33       	cpi	r25, 0x30	; 48
    17e0:	69 f4       	brne	.+26     	; 0x17fc <vfprintf+0xa4>
    17e2:	41 e0       	ldi	r20, 0x01	; 1
    17e4:	24 c0       	rjmp	.+72     	; 0x182e <vfprintf+0xd6>
    17e6:	52 e0       	ldi	r21, 0x02	; 2
    17e8:	d5 2a       	or	r13, r21
    17ea:	84 e0       	ldi	r24, 0x04	; 4
    17ec:	d8 2a       	or	r13, r24
    17ee:	28 c0       	rjmp	.+80     	; 0x1840 <vfprintf+0xe8>
    17f0:	98 e0       	ldi	r25, 0x08	; 8
    17f2:	d9 2a       	or	r13, r25
    17f4:	25 c0       	rjmp	.+74     	; 0x1840 <vfprintf+0xe8>
    17f6:	e0 e1       	ldi	r30, 0x10	; 16
    17f8:	de 2a       	or	r13, r30
    17fa:	22 c0       	rjmp	.+68     	; 0x1840 <vfprintf+0xe8>
    17fc:	d7 fc       	sbrc	r13, 7
    17fe:	29 c0       	rjmp	.+82     	; 0x1852 <vfprintf+0xfa>
    1800:	89 2f       	mov	r24, r25
    1802:	80 53       	subi	r24, 0x30	; 48
    1804:	8a 30       	cpi	r24, 0x0A	; 10
    1806:	70 f4       	brcc	.+28     	; 0x1824 <vfprintf+0xcc>
    1808:	d6 fe       	sbrs	r13, 6
    180a:	05 c0       	rjmp	.+10     	; 0x1816 <vfprintf+0xbe>
    180c:	98 9c       	mul	r9, r8
    180e:	90 2c       	mov	r9, r0
    1810:	11 24       	eor	r1, r1
    1812:	98 0e       	add	r9, r24
    1814:	15 c0       	rjmp	.+42     	; 0x1840 <vfprintf+0xe8>
    1816:	c8 9c       	mul	r12, r8
    1818:	c0 2c       	mov	r12, r0
    181a:	11 24       	eor	r1, r1
    181c:	c8 0e       	add	r12, r24
    181e:	f0 e2       	ldi	r31, 0x20	; 32
    1820:	df 2a       	or	r13, r31
    1822:	0e c0       	rjmp	.+28     	; 0x1840 <vfprintf+0xe8>
    1824:	9e 32       	cpi	r25, 0x2E	; 46
    1826:	29 f4       	brne	.+10     	; 0x1832 <vfprintf+0xda>
    1828:	d6 fc       	sbrc	r13, 6
    182a:	6d c1       	rjmp	.+730    	; 0x1b06 <vfprintf+0x3ae>
    182c:	40 e4       	ldi	r20, 0x40	; 64
    182e:	d4 2a       	or	r13, r20
    1830:	07 c0       	rjmp	.+14     	; 0x1840 <vfprintf+0xe8>
    1832:	9c 36       	cpi	r25, 0x6C	; 108
    1834:	19 f4       	brne	.+6      	; 0x183c <vfprintf+0xe4>
    1836:	50 e8       	ldi	r21, 0x80	; 128
    1838:	d5 2a       	or	r13, r21
    183a:	02 c0       	rjmp	.+4      	; 0x1840 <vfprintf+0xe8>
    183c:	98 36       	cpi	r25, 0x68	; 104
    183e:	49 f4       	brne	.+18     	; 0x1852 <vfprintf+0xfa>
    1840:	f2 01       	movw	r30, r4
    1842:	23 fd       	sbrc	r18, 3
    1844:	95 91       	lpm	r25, Z+
    1846:	23 ff       	sbrs	r18, 3
    1848:	91 91       	ld	r25, Z+
    184a:	2f 01       	movw	r4, r30
    184c:	99 23       	and	r25, r25
    184e:	09 f0       	breq	.+2      	; 0x1852 <vfprintf+0xfa>
    1850:	b8 cf       	rjmp	.-144    	; 0x17c2 <vfprintf+0x6a>
    1852:	89 2f       	mov	r24, r25
    1854:	85 54       	subi	r24, 0x45	; 69
    1856:	83 30       	cpi	r24, 0x03	; 3
    1858:	18 f0       	brcs	.+6      	; 0x1860 <vfprintf+0x108>
    185a:	80 52       	subi	r24, 0x20	; 32
    185c:	83 30       	cpi	r24, 0x03	; 3
    185e:	38 f4       	brcc	.+14     	; 0x186e <vfprintf+0x116>
    1860:	44 e0       	ldi	r20, 0x04	; 4
    1862:	50 e0       	ldi	r21, 0x00	; 0
    1864:	a4 0e       	add	r10, r20
    1866:	b5 1e       	adc	r11, r21
    1868:	5f e3       	ldi	r21, 0x3F	; 63
    186a:	59 83       	std	Y+1, r21	; 0x01
    186c:	0f c0       	rjmp	.+30     	; 0x188c <vfprintf+0x134>
    186e:	93 36       	cpi	r25, 0x63	; 99
    1870:	31 f0       	breq	.+12     	; 0x187e <vfprintf+0x126>
    1872:	93 37       	cpi	r25, 0x73	; 115
    1874:	79 f0       	breq	.+30     	; 0x1894 <vfprintf+0x13c>
    1876:	93 35       	cpi	r25, 0x53	; 83
    1878:	09 f0       	breq	.+2      	; 0x187c <vfprintf+0x124>
    187a:	56 c0       	rjmp	.+172    	; 0x1928 <vfprintf+0x1d0>
    187c:	20 c0       	rjmp	.+64     	; 0x18be <vfprintf+0x166>
    187e:	f5 01       	movw	r30, r10
    1880:	80 81       	ld	r24, Z
    1882:	89 83       	std	Y+1, r24	; 0x01
    1884:	42 e0       	ldi	r20, 0x02	; 2
    1886:	50 e0       	ldi	r21, 0x00	; 0
    1888:	a4 0e       	add	r10, r20
    188a:	b5 1e       	adc	r11, r21
    188c:	71 01       	movw	r14, r2
    188e:	01 e0       	ldi	r16, 0x01	; 1
    1890:	10 e0       	ldi	r17, 0x00	; 0
    1892:	12 c0       	rjmp	.+36     	; 0x18b8 <vfprintf+0x160>
    1894:	f5 01       	movw	r30, r10
    1896:	e0 80       	ld	r14, Z
    1898:	f1 80       	ldd	r15, Z+1	; 0x01
    189a:	d6 fc       	sbrc	r13, 6
    189c:	03 c0       	rjmp	.+6      	; 0x18a4 <vfprintf+0x14c>
    189e:	6f ef       	ldi	r22, 0xFF	; 255
    18a0:	7f ef       	ldi	r23, 0xFF	; 255
    18a2:	02 c0       	rjmp	.+4      	; 0x18a8 <vfprintf+0x150>
    18a4:	69 2d       	mov	r22, r9
    18a6:	70 e0       	ldi	r23, 0x00	; 0
    18a8:	42 e0       	ldi	r20, 0x02	; 2
    18aa:	50 e0       	ldi	r21, 0x00	; 0
    18ac:	a4 0e       	add	r10, r20
    18ae:	b5 1e       	adc	r11, r21
    18b0:	c7 01       	movw	r24, r14
    18b2:	0e 94 96 0d 	call	0x1b2c	; 0x1b2c <strnlen>
    18b6:	8c 01       	movw	r16, r24
    18b8:	5f e7       	ldi	r21, 0x7F	; 127
    18ba:	d5 22       	and	r13, r21
    18bc:	14 c0       	rjmp	.+40     	; 0x18e6 <vfprintf+0x18e>
    18be:	f5 01       	movw	r30, r10
    18c0:	e0 80       	ld	r14, Z
    18c2:	f1 80       	ldd	r15, Z+1	; 0x01
    18c4:	d6 fc       	sbrc	r13, 6
    18c6:	03 c0       	rjmp	.+6      	; 0x18ce <vfprintf+0x176>
    18c8:	6f ef       	ldi	r22, 0xFF	; 255
    18ca:	7f ef       	ldi	r23, 0xFF	; 255
    18cc:	02 c0       	rjmp	.+4      	; 0x18d2 <vfprintf+0x17a>
    18ce:	69 2d       	mov	r22, r9
    18d0:	70 e0       	ldi	r23, 0x00	; 0
    18d2:	42 e0       	ldi	r20, 0x02	; 2
    18d4:	50 e0       	ldi	r21, 0x00	; 0
    18d6:	a4 0e       	add	r10, r20
    18d8:	b5 1e       	adc	r11, r21
    18da:	c7 01       	movw	r24, r14
    18dc:	0e 94 8b 0d 	call	0x1b16	; 0x1b16 <strnlen_P>
    18e0:	8c 01       	movw	r16, r24
    18e2:	50 e8       	ldi	r21, 0x80	; 128
    18e4:	d5 2a       	or	r13, r21
    18e6:	d3 fe       	sbrs	r13, 3
    18e8:	07 c0       	rjmp	.+14     	; 0x18f8 <vfprintf+0x1a0>
    18ea:	1a c0       	rjmp	.+52     	; 0x1920 <vfprintf+0x1c8>
    18ec:	b3 01       	movw	r22, r6
    18ee:	80 e2       	ldi	r24, 0x20	; 32
    18f0:	90 e0       	ldi	r25, 0x00	; 0
    18f2:	0e 94 45 0b 	call	0x168a	; 0x168a <fputc>
    18f6:	ca 94       	dec	r12
    18f8:	8c 2d       	mov	r24, r12
    18fa:	90 e0       	ldi	r25, 0x00	; 0
    18fc:	08 17       	cp	r16, r24
    18fe:	19 07       	cpc	r17, r25
    1900:	a8 f3       	brcs	.-22     	; 0x18ec <vfprintf+0x194>
    1902:	0e c0       	rjmp	.+28     	; 0x1920 <vfprintf+0x1c8>
    1904:	f7 01       	movw	r30, r14
    1906:	d7 fc       	sbrc	r13, 7
    1908:	85 91       	lpm	r24, Z+
    190a:	d7 fe       	sbrs	r13, 7
    190c:	81 91       	ld	r24, Z+
    190e:	7f 01       	movw	r14, r30
    1910:	b3 01       	movw	r22, r6
    1912:	90 e0       	ldi	r25, 0x00	; 0
    1914:	0e 94 45 0b 	call	0x168a	; 0x168a <fputc>
    1918:	c1 10       	cpse	r12, r1
    191a:	ca 94       	dec	r12
    191c:	01 50       	subi	r16, 0x01	; 1
    191e:	10 40       	sbci	r17, 0x00	; 0
    1920:	01 15       	cp	r16, r1
    1922:	11 05       	cpc	r17, r1
    1924:	79 f7       	brne	.-34     	; 0x1904 <vfprintf+0x1ac>
    1926:	ec c0       	rjmp	.+472    	; 0x1b00 <vfprintf+0x3a8>
    1928:	94 36       	cpi	r25, 0x64	; 100
    192a:	11 f0       	breq	.+4      	; 0x1930 <vfprintf+0x1d8>
    192c:	99 36       	cpi	r25, 0x69	; 105
    192e:	71 f5       	brne	.+92     	; 0x198c <vfprintf+0x234>
    1930:	d7 fe       	sbrs	r13, 7
    1932:	08 c0       	rjmp	.+16     	; 0x1944 <vfprintf+0x1ec>
    1934:	f5 01       	movw	r30, r10
    1936:	e0 80       	ld	r14, Z
    1938:	f1 80       	ldd	r15, Z+1	; 0x01
    193a:	02 81       	ldd	r16, Z+2	; 0x02
    193c:	13 81       	ldd	r17, Z+3	; 0x03
    193e:	44 e0       	ldi	r20, 0x04	; 4
    1940:	50 e0       	ldi	r21, 0x00	; 0
    1942:	0a c0       	rjmp	.+20     	; 0x1958 <vfprintf+0x200>
    1944:	f5 01       	movw	r30, r10
    1946:	80 81       	ld	r24, Z
    1948:	91 81       	ldd	r25, Z+1	; 0x01
    194a:	7c 01       	movw	r14, r24
    194c:	00 27       	eor	r16, r16
    194e:	f7 fc       	sbrc	r15, 7
    1950:	00 95       	com	r16
    1952:	10 2f       	mov	r17, r16
    1954:	42 e0       	ldi	r20, 0x02	; 2
    1956:	50 e0       	ldi	r21, 0x00	; 0
    1958:	a4 0e       	add	r10, r20
    195a:	b5 1e       	adc	r11, r21
    195c:	5f e6       	ldi	r21, 0x6F	; 111
    195e:	d5 22       	and	r13, r21
    1960:	17 ff       	sbrs	r17, 7
    1962:	0a c0       	rjmp	.+20     	; 0x1978 <vfprintf+0x220>
    1964:	10 95       	com	r17
    1966:	00 95       	com	r16
    1968:	f0 94       	com	r15
    196a:	e0 94       	com	r14
    196c:	e1 1c       	adc	r14, r1
    196e:	f1 1c       	adc	r15, r1
    1970:	01 1d       	adc	r16, r1
    1972:	11 1d       	adc	r17, r1
    1974:	80 e8       	ldi	r24, 0x80	; 128
    1976:	d8 2a       	or	r13, r24
    1978:	2a e0       	ldi	r18, 0x0A	; 10
    197a:	30 e0       	ldi	r19, 0x00	; 0
    197c:	a1 01       	movw	r20, r2
    197e:	c8 01       	movw	r24, r16
    1980:	b7 01       	movw	r22, r14
    1982:	0e 94 a1 0d 	call	0x1b42	; 0x1b42 <__ultoa_invert>
    1986:	f8 2e       	mov	r15, r24
    1988:	f2 18       	sub	r15, r2
    198a:	40 c0       	rjmp	.+128    	; 0x1a0c <vfprintf+0x2b4>
    198c:	95 37       	cpi	r25, 0x75	; 117
    198e:	29 f4       	brne	.+10     	; 0x199a <vfprintf+0x242>
    1990:	1d 2d       	mov	r17, r13
    1992:	1f 7e       	andi	r17, 0xEF	; 239
    1994:	2a e0       	ldi	r18, 0x0A	; 10
    1996:	30 e0       	ldi	r19, 0x00	; 0
    1998:	1d c0       	rjmp	.+58     	; 0x19d4 <vfprintf+0x27c>
    199a:	1d 2d       	mov	r17, r13
    199c:	19 7f       	andi	r17, 0xF9	; 249
    199e:	9f 36       	cpi	r25, 0x6F	; 111
    19a0:	61 f0       	breq	.+24     	; 0x19ba <vfprintf+0x262>
    19a2:	90 37       	cpi	r25, 0x70	; 112
    19a4:	20 f4       	brcc	.+8      	; 0x19ae <vfprintf+0x256>
    19a6:	98 35       	cpi	r25, 0x58	; 88
    19a8:	09 f0       	breq	.+2      	; 0x19ac <vfprintf+0x254>
    19aa:	ad c0       	rjmp	.+346    	; 0x1b06 <vfprintf+0x3ae>
    19ac:	0f c0       	rjmp	.+30     	; 0x19cc <vfprintf+0x274>
    19ae:	90 37       	cpi	r25, 0x70	; 112
    19b0:	39 f0       	breq	.+14     	; 0x19c0 <vfprintf+0x268>
    19b2:	98 37       	cpi	r25, 0x78	; 120
    19b4:	09 f0       	breq	.+2      	; 0x19b8 <vfprintf+0x260>
    19b6:	a7 c0       	rjmp	.+334    	; 0x1b06 <vfprintf+0x3ae>
    19b8:	04 c0       	rjmp	.+8      	; 0x19c2 <vfprintf+0x26a>
    19ba:	28 e0       	ldi	r18, 0x08	; 8
    19bc:	30 e0       	ldi	r19, 0x00	; 0
    19be:	0a c0       	rjmp	.+20     	; 0x19d4 <vfprintf+0x27c>
    19c0:	10 61       	ori	r17, 0x10	; 16
    19c2:	14 fd       	sbrc	r17, 4
    19c4:	14 60       	ori	r17, 0x04	; 4
    19c6:	20 e1       	ldi	r18, 0x10	; 16
    19c8:	30 e0       	ldi	r19, 0x00	; 0
    19ca:	04 c0       	rjmp	.+8      	; 0x19d4 <vfprintf+0x27c>
    19cc:	14 fd       	sbrc	r17, 4
    19ce:	16 60       	ori	r17, 0x06	; 6
    19d0:	20 e1       	ldi	r18, 0x10	; 16
    19d2:	32 e0       	ldi	r19, 0x02	; 2
    19d4:	17 ff       	sbrs	r17, 7
    19d6:	08 c0       	rjmp	.+16     	; 0x19e8 <vfprintf+0x290>
    19d8:	f5 01       	movw	r30, r10
    19da:	60 81       	ld	r22, Z
    19dc:	71 81       	ldd	r23, Z+1	; 0x01
    19de:	82 81       	ldd	r24, Z+2	; 0x02
    19e0:	93 81       	ldd	r25, Z+3	; 0x03
    19e2:	44 e0       	ldi	r20, 0x04	; 4
    19e4:	50 e0       	ldi	r21, 0x00	; 0
    19e6:	08 c0       	rjmp	.+16     	; 0x19f8 <vfprintf+0x2a0>
    19e8:	f5 01       	movw	r30, r10
    19ea:	80 81       	ld	r24, Z
    19ec:	91 81       	ldd	r25, Z+1	; 0x01
    19ee:	bc 01       	movw	r22, r24
    19f0:	80 e0       	ldi	r24, 0x00	; 0
    19f2:	90 e0       	ldi	r25, 0x00	; 0
    19f4:	42 e0       	ldi	r20, 0x02	; 2
    19f6:	50 e0       	ldi	r21, 0x00	; 0
    19f8:	a4 0e       	add	r10, r20
    19fa:	b5 1e       	adc	r11, r21
    19fc:	a1 01       	movw	r20, r2
    19fe:	0e 94 a1 0d 	call	0x1b42	; 0x1b42 <__ultoa_invert>
    1a02:	f8 2e       	mov	r15, r24
    1a04:	f2 18       	sub	r15, r2
    1a06:	8f e7       	ldi	r24, 0x7F	; 127
    1a08:	d8 2e       	mov	r13, r24
    1a0a:	d1 22       	and	r13, r17
    1a0c:	d6 fe       	sbrs	r13, 6
    1a0e:	0b c0       	rjmp	.+22     	; 0x1a26 <vfprintf+0x2ce>
    1a10:	5e ef       	ldi	r21, 0xFE	; 254
    1a12:	d5 22       	and	r13, r21
    1a14:	f9 14       	cp	r15, r9
    1a16:	38 f4       	brcc	.+14     	; 0x1a26 <vfprintf+0x2ce>
    1a18:	d4 fe       	sbrs	r13, 4
    1a1a:	07 c0       	rjmp	.+14     	; 0x1a2a <vfprintf+0x2d2>
    1a1c:	d2 fc       	sbrc	r13, 2
    1a1e:	05 c0       	rjmp	.+10     	; 0x1a2a <vfprintf+0x2d2>
    1a20:	8f ee       	ldi	r24, 0xEF	; 239
    1a22:	d8 22       	and	r13, r24
    1a24:	02 c0       	rjmp	.+4      	; 0x1a2a <vfprintf+0x2d2>
    1a26:	1f 2d       	mov	r17, r15
    1a28:	01 c0       	rjmp	.+2      	; 0x1a2c <vfprintf+0x2d4>
    1a2a:	19 2d       	mov	r17, r9
    1a2c:	d4 fe       	sbrs	r13, 4
    1a2e:	0d c0       	rjmp	.+26     	; 0x1a4a <vfprintf+0x2f2>
    1a30:	fe 01       	movw	r30, r28
    1a32:	ef 0d       	add	r30, r15
    1a34:	f1 1d       	adc	r31, r1
    1a36:	80 81       	ld	r24, Z
    1a38:	80 33       	cpi	r24, 0x30	; 48
    1a3a:	19 f4       	brne	.+6      	; 0x1a42 <vfprintf+0x2ea>
    1a3c:	99 ee       	ldi	r25, 0xE9	; 233
    1a3e:	d9 22       	and	r13, r25
    1a40:	08 c0       	rjmp	.+16     	; 0x1a52 <vfprintf+0x2fa>
    1a42:	1f 5f       	subi	r17, 0xFF	; 255
    1a44:	d2 fe       	sbrs	r13, 2
    1a46:	05 c0       	rjmp	.+10     	; 0x1a52 <vfprintf+0x2fa>
    1a48:	03 c0       	rjmp	.+6      	; 0x1a50 <vfprintf+0x2f8>
    1a4a:	8d 2d       	mov	r24, r13
    1a4c:	86 78       	andi	r24, 0x86	; 134
    1a4e:	09 f0       	breq	.+2      	; 0x1a52 <vfprintf+0x2fa>
    1a50:	1f 5f       	subi	r17, 0xFF	; 255
    1a52:	0d 2d       	mov	r16, r13
    1a54:	d3 fc       	sbrc	r13, 3
    1a56:	14 c0       	rjmp	.+40     	; 0x1a80 <vfprintf+0x328>
    1a58:	d0 fe       	sbrs	r13, 0
    1a5a:	0f c0       	rjmp	.+30     	; 0x1a7a <vfprintf+0x322>
    1a5c:	1c 15       	cp	r17, r12
    1a5e:	10 f0       	brcs	.+4      	; 0x1a64 <vfprintf+0x30c>
    1a60:	9f 2c       	mov	r9, r15
    1a62:	0b c0       	rjmp	.+22     	; 0x1a7a <vfprintf+0x322>
    1a64:	9f 2c       	mov	r9, r15
    1a66:	9c 0c       	add	r9, r12
    1a68:	91 1a       	sub	r9, r17
    1a6a:	1c 2d       	mov	r17, r12
    1a6c:	06 c0       	rjmp	.+12     	; 0x1a7a <vfprintf+0x322>
    1a6e:	b3 01       	movw	r22, r6
    1a70:	80 e2       	ldi	r24, 0x20	; 32
    1a72:	90 e0       	ldi	r25, 0x00	; 0
    1a74:	0e 94 45 0b 	call	0x168a	; 0x168a <fputc>
    1a78:	1f 5f       	subi	r17, 0xFF	; 255
    1a7a:	1c 15       	cp	r17, r12
    1a7c:	c0 f3       	brcs	.-16     	; 0x1a6e <vfprintf+0x316>
    1a7e:	04 c0       	rjmp	.+8      	; 0x1a88 <vfprintf+0x330>
    1a80:	1c 15       	cp	r17, r12
    1a82:	10 f4       	brcc	.+4      	; 0x1a88 <vfprintf+0x330>
    1a84:	c1 1a       	sub	r12, r17
    1a86:	01 c0       	rjmp	.+2      	; 0x1a8a <vfprintf+0x332>
    1a88:	cc 24       	eor	r12, r12
    1a8a:	04 ff       	sbrs	r16, 4
    1a8c:	10 c0       	rjmp	.+32     	; 0x1aae <vfprintf+0x356>
    1a8e:	b3 01       	movw	r22, r6
    1a90:	80 e3       	ldi	r24, 0x30	; 48
    1a92:	90 e0       	ldi	r25, 0x00	; 0
    1a94:	0e 94 45 0b 	call	0x168a	; 0x168a <fputc>
    1a98:	02 ff       	sbrs	r16, 2
    1a9a:	1e c0       	rjmp	.+60     	; 0x1ad8 <vfprintf+0x380>
    1a9c:	01 fd       	sbrc	r16, 1
    1a9e:	03 c0       	rjmp	.+6      	; 0x1aa6 <vfprintf+0x34e>
    1aa0:	88 e7       	ldi	r24, 0x78	; 120
    1aa2:	90 e0       	ldi	r25, 0x00	; 0
    1aa4:	02 c0       	rjmp	.+4      	; 0x1aaa <vfprintf+0x352>
    1aa6:	88 e5       	ldi	r24, 0x58	; 88
    1aa8:	90 e0       	ldi	r25, 0x00	; 0
    1aaa:	b3 01       	movw	r22, r6
    1aac:	0c c0       	rjmp	.+24     	; 0x1ac6 <vfprintf+0x36e>
    1aae:	80 2f       	mov	r24, r16
    1ab0:	86 78       	andi	r24, 0x86	; 134
    1ab2:	91 f0       	breq	.+36     	; 0x1ad8 <vfprintf+0x380>
    1ab4:	01 ff       	sbrs	r16, 1
    1ab6:	02 c0       	rjmp	.+4      	; 0x1abc <vfprintf+0x364>
    1ab8:	8b e2       	ldi	r24, 0x2B	; 43
    1aba:	01 c0       	rjmp	.+2      	; 0x1abe <vfprintf+0x366>
    1abc:	80 e2       	ldi	r24, 0x20	; 32
    1abe:	d7 fc       	sbrc	r13, 7
    1ac0:	8d e2       	ldi	r24, 0x2D	; 45
    1ac2:	b3 01       	movw	r22, r6
    1ac4:	90 e0       	ldi	r25, 0x00	; 0
    1ac6:	0e 94 45 0b 	call	0x168a	; 0x168a <fputc>
    1aca:	06 c0       	rjmp	.+12     	; 0x1ad8 <vfprintf+0x380>
    1acc:	b3 01       	movw	r22, r6
    1ace:	80 e3       	ldi	r24, 0x30	; 48
    1ad0:	90 e0       	ldi	r25, 0x00	; 0
    1ad2:	0e 94 45 0b 	call	0x168a	; 0x168a <fputc>
    1ad6:	9a 94       	dec	r9
    1ad8:	f9 14       	cp	r15, r9
    1ada:	c0 f3       	brcs	.-16     	; 0x1acc <vfprintf+0x374>
    1adc:	fa 94       	dec	r15
    1ade:	f1 01       	movw	r30, r2
    1ae0:	ef 0d       	add	r30, r15
    1ae2:	f1 1d       	adc	r31, r1
    1ae4:	b3 01       	movw	r22, r6
    1ae6:	80 81       	ld	r24, Z
    1ae8:	90 e0       	ldi	r25, 0x00	; 0
    1aea:	0e 94 45 0b 	call	0x168a	; 0x168a <fputc>
    1aee:	ff 20       	and	r15, r15
    1af0:	a9 f7       	brne	.-22     	; 0x1adc <vfprintf+0x384>
    1af2:	06 c0       	rjmp	.+12     	; 0x1b00 <vfprintf+0x3a8>
    1af4:	b3 01       	movw	r22, r6
    1af6:	80 e2       	ldi	r24, 0x20	; 32
    1af8:	90 e0       	ldi	r25, 0x00	; 0
    1afa:	0e 94 45 0b 	call	0x168a	; 0x168a <fputc>
    1afe:	ca 94       	dec	r12
    1b00:	cc 20       	and	r12, r12
    1b02:	c1 f7       	brne	.-16     	; 0x1af4 <vfprintf+0x39c>
    1b04:	41 ce       	rjmp	.-894    	; 0x1788 <vfprintf+0x30>
    1b06:	f3 01       	movw	r30, r6
    1b08:	66 81       	ldd	r22, Z+6	; 0x06
    1b0a:	77 81       	ldd	r23, Z+7	; 0x07
    1b0c:	cb 01       	movw	r24, r22
    1b0e:	2b 96       	adiw	r28, 0x0b	; 11
    1b10:	e2 e1       	ldi	r30, 0x12	; 18
    1b12:	0c 94 42 0e 	jmp	0x1c84	; 0x1c84 <__epilogue_restores__>

00001b16 <strnlen_P>:
    1b16:	fc 01       	movw	r30, r24
    1b18:	05 90       	lpm	r0, Z+
    1b1a:	61 50       	subi	r22, 0x01	; 1
    1b1c:	70 40       	sbci	r23, 0x00	; 0
    1b1e:	01 10       	cpse	r0, r1
    1b20:	d8 f7       	brcc	.-10     	; 0x1b18 <strnlen_P+0x2>
    1b22:	80 95       	com	r24
    1b24:	90 95       	com	r25
    1b26:	8e 0f       	add	r24, r30
    1b28:	9f 1f       	adc	r25, r31
    1b2a:	08 95       	ret

00001b2c <strnlen>:
    1b2c:	fc 01       	movw	r30, r24
    1b2e:	61 50       	subi	r22, 0x01	; 1
    1b30:	70 40       	sbci	r23, 0x00	; 0
    1b32:	01 90       	ld	r0, Z+
    1b34:	01 10       	cpse	r0, r1
    1b36:	d8 f7       	brcc	.-10     	; 0x1b2e <strnlen+0x2>
    1b38:	80 95       	com	r24
    1b3a:	90 95       	com	r25
    1b3c:	8e 0f       	add	r24, r30
    1b3e:	9f 1f       	adc	r25, r31
    1b40:	08 95       	ret

00001b42 <__ultoa_invert>:
    1b42:	fa 01       	movw	r30, r20
    1b44:	aa 27       	eor	r26, r26
    1b46:	28 30       	cpi	r18, 0x08	; 8
    1b48:	51 f1       	breq	.+84     	; 0x1b9e <__ultoa_invert+0x5c>
    1b4a:	20 31       	cpi	r18, 0x10	; 16
    1b4c:	81 f1       	breq	.+96     	; 0x1bae <__ultoa_invert+0x6c>
    1b4e:	e8 94       	clt
    1b50:	6f 93       	push	r22
    1b52:	6e 7f       	andi	r22, 0xFE	; 254
    1b54:	6e 5f       	subi	r22, 0xFE	; 254
    1b56:	7f 4f       	sbci	r23, 0xFF	; 255
    1b58:	8f 4f       	sbci	r24, 0xFF	; 255
    1b5a:	9f 4f       	sbci	r25, 0xFF	; 255
    1b5c:	af 4f       	sbci	r26, 0xFF	; 255
    1b5e:	b1 e0       	ldi	r27, 0x01	; 1
    1b60:	3e d0       	rcall	.+124    	; 0x1bde <__ultoa_invert+0x9c>
    1b62:	b4 e0       	ldi	r27, 0x04	; 4
    1b64:	3c d0       	rcall	.+120    	; 0x1bde <__ultoa_invert+0x9c>
    1b66:	67 0f       	add	r22, r23
    1b68:	78 1f       	adc	r23, r24
    1b6a:	89 1f       	adc	r24, r25
    1b6c:	9a 1f       	adc	r25, r26
    1b6e:	a1 1d       	adc	r26, r1
    1b70:	68 0f       	add	r22, r24
    1b72:	79 1f       	adc	r23, r25
    1b74:	8a 1f       	adc	r24, r26
    1b76:	91 1d       	adc	r25, r1
    1b78:	a1 1d       	adc	r26, r1
    1b7a:	6a 0f       	add	r22, r26
    1b7c:	71 1d       	adc	r23, r1
    1b7e:	81 1d       	adc	r24, r1
    1b80:	91 1d       	adc	r25, r1
    1b82:	a1 1d       	adc	r26, r1
    1b84:	20 d0       	rcall	.+64     	; 0x1bc6 <__ultoa_invert+0x84>
    1b86:	09 f4       	brne	.+2      	; 0x1b8a <__ultoa_invert+0x48>
    1b88:	68 94       	set
    1b8a:	3f 91       	pop	r19
    1b8c:	2a e0       	ldi	r18, 0x0A	; 10
    1b8e:	26 9f       	mul	r18, r22
    1b90:	11 24       	eor	r1, r1
    1b92:	30 19       	sub	r19, r0
    1b94:	30 5d       	subi	r19, 0xD0	; 208
    1b96:	31 93       	st	Z+, r19
    1b98:	de f6       	brtc	.-74     	; 0x1b50 <__ultoa_invert+0xe>
    1b9a:	cf 01       	movw	r24, r30
    1b9c:	08 95       	ret
    1b9e:	46 2f       	mov	r20, r22
    1ba0:	47 70       	andi	r20, 0x07	; 7
    1ba2:	40 5d       	subi	r20, 0xD0	; 208
    1ba4:	41 93       	st	Z+, r20
    1ba6:	b3 e0       	ldi	r27, 0x03	; 3
    1ba8:	0f d0       	rcall	.+30     	; 0x1bc8 <__ultoa_invert+0x86>
    1baa:	c9 f7       	brne	.-14     	; 0x1b9e <__ultoa_invert+0x5c>
    1bac:	f6 cf       	rjmp	.-20     	; 0x1b9a <__ultoa_invert+0x58>
    1bae:	46 2f       	mov	r20, r22
    1bb0:	4f 70       	andi	r20, 0x0F	; 15
    1bb2:	40 5d       	subi	r20, 0xD0	; 208
    1bb4:	4a 33       	cpi	r20, 0x3A	; 58
    1bb6:	18 f0       	brcs	.+6      	; 0x1bbe <__ultoa_invert+0x7c>
    1bb8:	49 5d       	subi	r20, 0xD9	; 217
    1bba:	31 fd       	sbrc	r19, 1
    1bbc:	40 52       	subi	r20, 0x20	; 32
    1bbe:	41 93       	st	Z+, r20
    1bc0:	02 d0       	rcall	.+4      	; 0x1bc6 <__ultoa_invert+0x84>
    1bc2:	a9 f7       	brne	.-22     	; 0x1bae <__ultoa_invert+0x6c>
    1bc4:	ea cf       	rjmp	.-44     	; 0x1b9a <__ultoa_invert+0x58>
    1bc6:	b4 e0       	ldi	r27, 0x04	; 4
    1bc8:	a6 95       	lsr	r26
    1bca:	97 95       	ror	r25
    1bcc:	87 95       	ror	r24
    1bce:	77 95       	ror	r23
    1bd0:	67 95       	ror	r22
    1bd2:	ba 95       	dec	r27
    1bd4:	c9 f7       	brne	.-14     	; 0x1bc8 <__ultoa_invert+0x86>
    1bd6:	00 97       	sbiw	r24, 0x00	; 0
    1bd8:	61 05       	cpc	r22, r1
    1bda:	71 05       	cpc	r23, r1
    1bdc:	08 95       	ret
    1bde:	9b 01       	movw	r18, r22
    1be0:	ac 01       	movw	r20, r24
    1be2:	0a 2e       	mov	r0, r26
    1be4:	06 94       	lsr	r0
    1be6:	57 95       	ror	r21
    1be8:	47 95       	ror	r20
    1bea:	37 95       	ror	r19
    1bec:	27 95       	ror	r18
    1bee:	ba 95       	dec	r27
    1bf0:	c9 f7       	brne	.-14     	; 0x1be4 <__ultoa_invert+0xa2>
    1bf2:	62 0f       	add	r22, r18
    1bf4:	73 1f       	adc	r23, r19
    1bf6:	84 1f       	adc	r24, r20
    1bf8:	95 1f       	adc	r25, r21
    1bfa:	a0 1d       	adc	r26, r0
    1bfc:	08 95       	ret

00001bfe <__divmodhi4>:
    1bfe:	97 fb       	bst	r25, 7
    1c00:	09 2e       	mov	r0, r25
    1c02:	07 26       	eor	r0, r23
    1c04:	0a d0       	rcall	.+20     	; 0x1c1a <__divmodhi4_neg1>
    1c06:	77 fd       	sbrc	r23, 7
    1c08:	04 d0       	rcall	.+8      	; 0x1c12 <__divmodhi4_neg2>
    1c0a:	0c d0       	rcall	.+24     	; 0x1c24 <__udivmodhi4>
    1c0c:	06 d0       	rcall	.+12     	; 0x1c1a <__divmodhi4_neg1>
    1c0e:	00 20       	and	r0, r0
    1c10:	1a f4       	brpl	.+6      	; 0x1c18 <__divmodhi4_exit>

00001c12 <__divmodhi4_neg2>:
    1c12:	70 95       	com	r23
    1c14:	61 95       	neg	r22
    1c16:	7f 4f       	sbci	r23, 0xFF	; 255

00001c18 <__divmodhi4_exit>:
    1c18:	08 95       	ret

00001c1a <__divmodhi4_neg1>:
    1c1a:	f6 f7       	brtc	.-4      	; 0x1c18 <__divmodhi4_exit>
    1c1c:	90 95       	com	r25
    1c1e:	81 95       	neg	r24
    1c20:	9f 4f       	sbci	r25, 0xFF	; 255
    1c22:	08 95       	ret

00001c24 <__udivmodhi4>:
    1c24:	aa 1b       	sub	r26, r26
    1c26:	bb 1b       	sub	r27, r27
    1c28:	51 e1       	ldi	r21, 0x11	; 17
    1c2a:	07 c0       	rjmp	.+14     	; 0x1c3a <__udivmodhi4_ep>

00001c2c <__udivmodhi4_loop>:
    1c2c:	aa 1f       	adc	r26, r26
    1c2e:	bb 1f       	adc	r27, r27
    1c30:	a6 17       	cp	r26, r22
    1c32:	b7 07       	cpc	r27, r23
    1c34:	10 f0       	brcs	.+4      	; 0x1c3a <__udivmodhi4_ep>
    1c36:	a6 1b       	sub	r26, r22
    1c38:	b7 0b       	sbc	r27, r23

00001c3a <__udivmodhi4_ep>:
    1c3a:	88 1f       	adc	r24, r24
    1c3c:	99 1f       	adc	r25, r25
    1c3e:	5a 95       	dec	r21
    1c40:	a9 f7       	brne	.-22     	; 0x1c2c <__udivmodhi4_loop>
    1c42:	80 95       	com	r24
    1c44:	90 95       	com	r25
    1c46:	bc 01       	movw	r22, r24
    1c48:	cd 01       	movw	r24, r26
    1c4a:	08 95       	ret

00001c4c <__prologue_saves__>:
    1c4c:	2f 92       	push	r2
    1c4e:	3f 92       	push	r3
    1c50:	4f 92       	push	r4
    1c52:	5f 92       	push	r5
    1c54:	6f 92       	push	r6
    1c56:	7f 92       	push	r7
    1c58:	8f 92       	push	r8
    1c5a:	9f 92       	push	r9
    1c5c:	af 92       	push	r10
    1c5e:	bf 92       	push	r11
    1c60:	cf 92       	push	r12
    1c62:	df 92       	push	r13
    1c64:	ef 92       	push	r14
    1c66:	ff 92       	push	r15
    1c68:	0f 93       	push	r16
    1c6a:	1f 93       	push	r17
    1c6c:	cf 93       	push	r28
    1c6e:	df 93       	push	r29
    1c70:	cd b7       	in	r28, 0x3d	; 61
    1c72:	de b7       	in	r29, 0x3e	; 62
    1c74:	ca 1b       	sub	r28, r26
    1c76:	db 0b       	sbc	r29, r27
    1c78:	0f b6       	in	r0, 0x3f	; 63
    1c7a:	f8 94       	cli
    1c7c:	de bf       	out	0x3e, r29	; 62
    1c7e:	0f be       	out	0x3f, r0	; 63
    1c80:	cd bf       	out	0x3d, r28	; 61
    1c82:	09 94       	ijmp

00001c84 <__epilogue_restores__>:
    1c84:	2a 88       	ldd	r2, Y+18	; 0x12
    1c86:	39 88       	ldd	r3, Y+17	; 0x11
    1c88:	48 88       	ldd	r4, Y+16	; 0x10
    1c8a:	5f 84       	ldd	r5, Y+15	; 0x0f
    1c8c:	6e 84       	ldd	r6, Y+14	; 0x0e
    1c8e:	7d 84       	ldd	r7, Y+13	; 0x0d
    1c90:	8c 84       	ldd	r8, Y+12	; 0x0c
    1c92:	9b 84       	ldd	r9, Y+11	; 0x0b
    1c94:	aa 84       	ldd	r10, Y+10	; 0x0a
    1c96:	b9 84       	ldd	r11, Y+9	; 0x09
    1c98:	c8 84       	ldd	r12, Y+8	; 0x08
    1c9a:	df 80       	ldd	r13, Y+7	; 0x07
    1c9c:	ee 80       	ldd	r14, Y+6	; 0x06
    1c9e:	fd 80       	ldd	r15, Y+5	; 0x05
    1ca0:	0c 81       	ldd	r16, Y+4	; 0x04
    1ca2:	1b 81       	ldd	r17, Y+3	; 0x03
    1ca4:	aa 81       	ldd	r26, Y+2	; 0x02
    1ca6:	b9 81       	ldd	r27, Y+1	; 0x01
    1ca8:	ce 0f       	add	r28, r30
    1caa:	d1 1d       	adc	r29, r1
    1cac:	0f b6       	in	r0, 0x3f	; 63
    1cae:	f8 94       	cli
    1cb0:	de bf       	out	0x3e, r29	; 62
    1cb2:	0f be       	out	0x3f, r0	; 63
    1cb4:	cd bf       	out	0x3d, r28	; 61
    1cb6:	ed 01       	movw	r28, r26
    1cb8:	08 95       	ret

00001cba <_exit>:
    1cba:	f8 94       	cli

00001cbc <__stop_program>:
    1cbc:	ff cf       	rjmp	.-2      	; 0x1cbc <__stop_program>
