
Esclavo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b04  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000280  08006c90  08006c90  00016c90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006f10  08006f10  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08006f10  08006f10  00016f10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006f18  08006f18  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006f18  08006f18  00016f18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006f1c  08006f1c  00016f1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08006f20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001cc  200001dc  080070fc  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003a8  080070fc  000203a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000da0e  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000203e  00000000  00000000  0002dc1a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c50  00000000  00000000  0002fc58  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b38  00000000  00000000  000308a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021744  00000000  00000000  000313e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000a3ad  00000000  00000000  00052b24  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c93ec  00000000  00000000  0005ced1  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001262bd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b48  00000000  00000000  00126338  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001dc 	.word	0x200001dc
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006c74 	.word	0x08006c74

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001e0 	.word	0x200001e0
 80001c4:	08006c74 	.word	0x08006c74

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_d2iz>:
 8000a84:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a88:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a8c:	d215      	bcs.n	8000aba <__aeabi_d2iz+0x36>
 8000a8e:	d511      	bpl.n	8000ab4 <__aeabi_d2iz+0x30>
 8000a90:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a94:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a98:	d912      	bls.n	8000ac0 <__aeabi_d2iz+0x3c>
 8000a9a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a9e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aa6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	bf18      	it	ne
 8000ab0:	4240      	negne	r0, r0
 8000ab2:	4770      	bx	lr
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000abe:	d105      	bne.n	8000acc <__aeabi_d2iz+0x48>
 8000ac0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ac4:	bf08      	it	eq
 8000ac6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aca:	4770      	bx	lr
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_d2uiz>:
 8000ad4:	004a      	lsls	r2, r1, #1
 8000ad6:	d211      	bcs.n	8000afc <__aeabi_d2uiz+0x28>
 8000ad8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000adc:	d211      	bcs.n	8000b02 <__aeabi_d2uiz+0x2e>
 8000ade:	d50d      	bpl.n	8000afc <__aeabi_d2uiz+0x28>
 8000ae0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ae4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ae8:	d40e      	bmi.n	8000b08 <__aeabi_d2uiz+0x34>
 8000aea:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000af2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000af6:	fa23 f002 	lsr.w	r0, r3, r2
 8000afa:	4770      	bx	lr
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b06:	d102      	bne.n	8000b0e <__aeabi_d2uiz+0x3a>
 8000b08:	f04f 30ff 	mov.w	r0, #4294967295
 8000b0c:	4770      	bx	lr
 8000b0e:	f04f 0000 	mov.w	r0, #0
 8000b12:	4770      	bx	lr

08000b14 <__aeabi_uldivmod>:
 8000b14:	b953      	cbnz	r3, 8000b2c <__aeabi_uldivmod+0x18>
 8000b16:	b94a      	cbnz	r2, 8000b2c <__aeabi_uldivmod+0x18>
 8000b18:	2900      	cmp	r1, #0
 8000b1a:	bf08      	it	eq
 8000b1c:	2800      	cmpeq	r0, #0
 8000b1e:	bf1c      	itt	ne
 8000b20:	f04f 31ff 	movne.w	r1, #4294967295
 8000b24:	f04f 30ff 	movne.w	r0, #4294967295
 8000b28:	f000 b972 	b.w	8000e10 <__aeabi_idiv0>
 8000b2c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b30:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b34:	f000 f806 	bl	8000b44 <__udivmoddi4>
 8000b38:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b40:	b004      	add	sp, #16
 8000b42:	4770      	bx	lr

08000b44 <__udivmoddi4>:
 8000b44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b48:	9e08      	ldr	r6, [sp, #32]
 8000b4a:	4604      	mov	r4, r0
 8000b4c:	4688      	mov	r8, r1
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d14b      	bne.n	8000bea <__udivmoddi4+0xa6>
 8000b52:	428a      	cmp	r2, r1
 8000b54:	4615      	mov	r5, r2
 8000b56:	d967      	bls.n	8000c28 <__udivmoddi4+0xe4>
 8000b58:	fab2 f282 	clz	r2, r2
 8000b5c:	b14a      	cbz	r2, 8000b72 <__udivmoddi4+0x2e>
 8000b5e:	f1c2 0720 	rsb	r7, r2, #32
 8000b62:	fa01 f302 	lsl.w	r3, r1, r2
 8000b66:	fa20 f707 	lsr.w	r7, r0, r7
 8000b6a:	4095      	lsls	r5, r2
 8000b6c:	ea47 0803 	orr.w	r8, r7, r3
 8000b70:	4094      	lsls	r4, r2
 8000b72:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b76:	0c23      	lsrs	r3, r4, #16
 8000b78:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b7c:	fa1f fc85 	uxth.w	ip, r5
 8000b80:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b84:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b88:	fb07 f10c 	mul.w	r1, r7, ip
 8000b8c:	4299      	cmp	r1, r3
 8000b8e:	d909      	bls.n	8000ba4 <__udivmoddi4+0x60>
 8000b90:	18eb      	adds	r3, r5, r3
 8000b92:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b96:	f080 811b 	bcs.w	8000dd0 <__udivmoddi4+0x28c>
 8000b9a:	4299      	cmp	r1, r3
 8000b9c:	f240 8118 	bls.w	8000dd0 <__udivmoddi4+0x28c>
 8000ba0:	3f02      	subs	r7, #2
 8000ba2:	442b      	add	r3, r5
 8000ba4:	1a5b      	subs	r3, r3, r1
 8000ba6:	b2a4      	uxth	r4, r4
 8000ba8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000bac:	fb0e 3310 	mls	r3, lr, r0, r3
 8000bb0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bb4:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bb8:	45a4      	cmp	ip, r4
 8000bba:	d909      	bls.n	8000bd0 <__udivmoddi4+0x8c>
 8000bbc:	192c      	adds	r4, r5, r4
 8000bbe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bc2:	f080 8107 	bcs.w	8000dd4 <__udivmoddi4+0x290>
 8000bc6:	45a4      	cmp	ip, r4
 8000bc8:	f240 8104 	bls.w	8000dd4 <__udivmoddi4+0x290>
 8000bcc:	3802      	subs	r0, #2
 8000bce:	442c      	add	r4, r5
 8000bd0:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bd4:	eba4 040c 	sub.w	r4, r4, ip
 8000bd8:	2700      	movs	r7, #0
 8000bda:	b11e      	cbz	r6, 8000be4 <__udivmoddi4+0xa0>
 8000bdc:	40d4      	lsrs	r4, r2
 8000bde:	2300      	movs	r3, #0
 8000be0:	e9c6 4300 	strd	r4, r3, [r6]
 8000be4:	4639      	mov	r1, r7
 8000be6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bea:	428b      	cmp	r3, r1
 8000bec:	d909      	bls.n	8000c02 <__udivmoddi4+0xbe>
 8000bee:	2e00      	cmp	r6, #0
 8000bf0:	f000 80eb 	beq.w	8000dca <__udivmoddi4+0x286>
 8000bf4:	2700      	movs	r7, #0
 8000bf6:	e9c6 0100 	strd	r0, r1, [r6]
 8000bfa:	4638      	mov	r0, r7
 8000bfc:	4639      	mov	r1, r7
 8000bfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c02:	fab3 f783 	clz	r7, r3
 8000c06:	2f00      	cmp	r7, #0
 8000c08:	d147      	bne.n	8000c9a <__udivmoddi4+0x156>
 8000c0a:	428b      	cmp	r3, r1
 8000c0c:	d302      	bcc.n	8000c14 <__udivmoddi4+0xd0>
 8000c0e:	4282      	cmp	r2, r0
 8000c10:	f200 80fa 	bhi.w	8000e08 <__udivmoddi4+0x2c4>
 8000c14:	1a84      	subs	r4, r0, r2
 8000c16:	eb61 0303 	sbc.w	r3, r1, r3
 8000c1a:	2001      	movs	r0, #1
 8000c1c:	4698      	mov	r8, r3
 8000c1e:	2e00      	cmp	r6, #0
 8000c20:	d0e0      	beq.n	8000be4 <__udivmoddi4+0xa0>
 8000c22:	e9c6 4800 	strd	r4, r8, [r6]
 8000c26:	e7dd      	b.n	8000be4 <__udivmoddi4+0xa0>
 8000c28:	b902      	cbnz	r2, 8000c2c <__udivmoddi4+0xe8>
 8000c2a:	deff      	udf	#255	; 0xff
 8000c2c:	fab2 f282 	clz	r2, r2
 8000c30:	2a00      	cmp	r2, #0
 8000c32:	f040 808f 	bne.w	8000d54 <__udivmoddi4+0x210>
 8000c36:	1b49      	subs	r1, r1, r5
 8000c38:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c3c:	fa1f f885 	uxth.w	r8, r5
 8000c40:	2701      	movs	r7, #1
 8000c42:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c46:	0c23      	lsrs	r3, r4, #16
 8000c48:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c4c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c50:	fb08 f10c 	mul.w	r1, r8, ip
 8000c54:	4299      	cmp	r1, r3
 8000c56:	d907      	bls.n	8000c68 <__udivmoddi4+0x124>
 8000c58:	18eb      	adds	r3, r5, r3
 8000c5a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c5e:	d202      	bcs.n	8000c66 <__udivmoddi4+0x122>
 8000c60:	4299      	cmp	r1, r3
 8000c62:	f200 80cd 	bhi.w	8000e00 <__udivmoddi4+0x2bc>
 8000c66:	4684      	mov	ip, r0
 8000c68:	1a59      	subs	r1, r3, r1
 8000c6a:	b2a3      	uxth	r3, r4
 8000c6c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c70:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c74:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c78:	fb08 f800 	mul.w	r8, r8, r0
 8000c7c:	45a0      	cmp	r8, r4
 8000c7e:	d907      	bls.n	8000c90 <__udivmoddi4+0x14c>
 8000c80:	192c      	adds	r4, r5, r4
 8000c82:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c86:	d202      	bcs.n	8000c8e <__udivmoddi4+0x14a>
 8000c88:	45a0      	cmp	r8, r4
 8000c8a:	f200 80b6 	bhi.w	8000dfa <__udivmoddi4+0x2b6>
 8000c8e:	4618      	mov	r0, r3
 8000c90:	eba4 0408 	sub.w	r4, r4, r8
 8000c94:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c98:	e79f      	b.n	8000bda <__udivmoddi4+0x96>
 8000c9a:	f1c7 0c20 	rsb	ip, r7, #32
 8000c9e:	40bb      	lsls	r3, r7
 8000ca0:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000ca4:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ca8:	fa01 f407 	lsl.w	r4, r1, r7
 8000cac:	fa20 f50c 	lsr.w	r5, r0, ip
 8000cb0:	fa21 f30c 	lsr.w	r3, r1, ip
 8000cb4:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000cb8:	4325      	orrs	r5, r4
 8000cba:	fbb3 f9f8 	udiv	r9, r3, r8
 8000cbe:	0c2c      	lsrs	r4, r5, #16
 8000cc0:	fb08 3319 	mls	r3, r8, r9, r3
 8000cc4:	fa1f fa8e 	uxth.w	sl, lr
 8000cc8:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000ccc:	fb09 f40a 	mul.w	r4, r9, sl
 8000cd0:	429c      	cmp	r4, r3
 8000cd2:	fa02 f207 	lsl.w	r2, r2, r7
 8000cd6:	fa00 f107 	lsl.w	r1, r0, r7
 8000cda:	d90b      	bls.n	8000cf4 <__udivmoddi4+0x1b0>
 8000cdc:	eb1e 0303 	adds.w	r3, lr, r3
 8000ce0:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ce4:	f080 8087 	bcs.w	8000df6 <__udivmoddi4+0x2b2>
 8000ce8:	429c      	cmp	r4, r3
 8000cea:	f240 8084 	bls.w	8000df6 <__udivmoddi4+0x2b2>
 8000cee:	f1a9 0902 	sub.w	r9, r9, #2
 8000cf2:	4473      	add	r3, lr
 8000cf4:	1b1b      	subs	r3, r3, r4
 8000cf6:	b2ad      	uxth	r5, r5
 8000cf8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cfc:	fb08 3310 	mls	r3, r8, r0, r3
 8000d00:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d04:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d08:	45a2      	cmp	sl, r4
 8000d0a:	d908      	bls.n	8000d1e <__udivmoddi4+0x1da>
 8000d0c:	eb1e 0404 	adds.w	r4, lr, r4
 8000d10:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d14:	d26b      	bcs.n	8000dee <__udivmoddi4+0x2aa>
 8000d16:	45a2      	cmp	sl, r4
 8000d18:	d969      	bls.n	8000dee <__udivmoddi4+0x2aa>
 8000d1a:	3802      	subs	r0, #2
 8000d1c:	4474      	add	r4, lr
 8000d1e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d22:	fba0 8902 	umull	r8, r9, r0, r2
 8000d26:	eba4 040a 	sub.w	r4, r4, sl
 8000d2a:	454c      	cmp	r4, r9
 8000d2c:	46c2      	mov	sl, r8
 8000d2e:	464b      	mov	r3, r9
 8000d30:	d354      	bcc.n	8000ddc <__udivmoddi4+0x298>
 8000d32:	d051      	beq.n	8000dd8 <__udivmoddi4+0x294>
 8000d34:	2e00      	cmp	r6, #0
 8000d36:	d069      	beq.n	8000e0c <__udivmoddi4+0x2c8>
 8000d38:	ebb1 050a 	subs.w	r5, r1, sl
 8000d3c:	eb64 0403 	sbc.w	r4, r4, r3
 8000d40:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d44:	40fd      	lsrs	r5, r7
 8000d46:	40fc      	lsrs	r4, r7
 8000d48:	ea4c 0505 	orr.w	r5, ip, r5
 8000d4c:	e9c6 5400 	strd	r5, r4, [r6]
 8000d50:	2700      	movs	r7, #0
 8000d52:	e747      	b.n	8000be4 <__udivmoddi4+0xa0>
 8000d54:	f1c2 0320 	rsb	r3, r2, #32
 8000d58:	fa20 f703 	lsr.w	r7, r0, r3
 8000d5c:	4095      	lsls	r5, r2
 8000d5e:	fa01 f002 	lsl.w	r0, r1, r2
 8000d62:	fa21 f303 	lsr.w	r3, r1, r3
 8000d66:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d6a:	4338      	orrs	r0, r7
 8000d6c:	0c01      	lsrs	r1, r0, #16
 8000d6e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d72:	fa1f f885 	uxth.w	r8, r5
 8000d76:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d7e:	fb07 f308 	mul.w	r3, r7, r8
 8000d82:	428b      	cmp	r3, r1
 8000d84:	fa04 f402 	lsl.w	r4, r4, r2
 8000d88:	d907      	bls.n	8000d9a <__udivmoddi4+0x256>
 8000d8a:	1869      	adds	r1, r5, r1
 8000d8c:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d90:	d22f      	bcs.n	8000df2 <__udivmoddi4+0x2ae>
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d92d      	bls.n	8000df2 <__udivmoddi4+0x2ae>
 8000d96:	3f02      	subs	r7, #2
 8000d98:	4429      	add	r1, r5
 8000d9a:	1acb      	subs	r3, r1, r3
 8000d9c:	b281      	uxth	r1, r0
 8000d9e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000da2:	fb0e 3310 	mls	r3, lr, r0, r3
 8000da6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000daa:	fb00 f308 	mul.w	r3, r0, r8
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d907      	bls.n	8000dc2 <__udivmoddi4+0x27e>
 8000db2:	1869      	adds	r1, r5, r1
 8000db4:	f100 3cff 	add.w	ip, r0, #4294967295
 8000db8:	d217      	bcs.n	8000dea <__udivmoddi4+0x2a6>
 8000dba:	428b      	cmp	r3, r1
 8000dbc:	d915      	bls.n	8000dea <__udivmoddi4+0x2a6>
 8000dbe:	3802      	subs	r0, #2
 8000dc0:	4429      	add	r1, r5
 8000dc2:	1ac9      	subs	r1, r1, r3
 8000dc4:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000dc8:	e73b      	b.n	8000c42 <__udivmoddi4+0xfe>
 8000dca:	4637      	mov	r7, r6
 8000dcc:	4630      	mov	r0, r6
 8000dce:	e709      	b.n	8000be4 <__udivmoddi4+0xa0>
 8000dd0:	4607      	mov	r7, r0
 8000dd2:	e6e7      	b.n	8000ba4 <__udivmoddi4+0x60>
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	e6fb      	b.n	8000bd0 <__udivmoddi4+0x8c>
 8000dd8:	4541      	cmp	r1, r8
 8000dda:	d2ab      	bcs.n	8000d34 <__udivmoddi4+0x1f0>
 8000ddc:	ebb8 0a02 	subs.w	sl, r8, r2
 8000de0:	eb69 020e 	sbc.w	r2, r9, lr
 8000de4:	3801      	subs	r0, #1
 8000de6:	4613      	mov	r3, r2
 8000de8:	e7a4      	b.n	8000d34 <__udivmoddi4+0x1f0>
 8000dea:	4660      	mov	r0, ip
 8000dec:	e7e9      	b.n	8000dc2 <__udivmoddi4+0x27e>
 8000dee:	4618      	mov	r0, r3
 8000df0:	e795      	b.n	8000d1e <__udivmoddi4+0x1da>
 8000df2:	4667      	mov	r7, ip
 8000df4:	e7d1      	b.n	8000d9a <__udivmoddi4+0x256>
 8000df6:	4681      	mov	r9, r0
 8000df8:	e77c      	b.n	8000cf4 <__udivmoddi4+0x1b0>
 8000dfa:	3802      	subs	r0, #2
 8000dfc:	442c      	add	r4, r5
 8000dfe:	e747      	b.n	8000c90 <__udivmoddi4+0x14c>
 8000e00:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e04:	442b      	add	r3, r5
 8000e06:	e72f      	b.n	8000c68 <__udivmoddi4+0x124>
 8000e08:	4638      	mov	r0, r7
 8000e0a:	e708      	b.n	8000c1e <__udivmoddi4+0xda>
 8000e0c:	4637      	mov	r7, r6
 8000e0e:	e6e9      	b.n	8000be4 <__udivmoddi4+0xa0>

08000e10 <__aeabi_idiv0>:
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop

08000e14 <identificador>:
 *
 * Created: 11/12/2019 18:47:43
 *  Author: Rodrigo Go√±i
 */
#include "identificador.h"
int identificador(char *str, double *instrucciones, int cont) {
 8000e14:	b590      	push	{r4, r7, lr}
 8000e16:	b0c5      	sub	sp, #276	; 0x114
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	f107 030c 	add.w	r3, r7, #12
 8000e1e:	6018      	str	r0, [r3, #0]
 8000e20:	f107 0308 	add.w	r3, r7, #8
 8000e24:	6019      	str	r1, [r3, #0]
 8000e26:	1d3b      	adds	r3, r7, #4
 8000e28:	601a      	str	r2, [r3, #0]
	char tmp[50] = { 0 };
 8000e2a:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8000e2e:	2232      	movs	r2, #50	; 0x32
 8000e30:	2100      	movs	r1, #0
 8000e32:	4618      	mov	r0, r3
 8000e34:	f004 f90a 	bl	800504c <memset>
	double vec[20];
	char *puntero;
	int i = 0;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	int j = 0;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	int k = 0;
 8000e44:	2300      	movs	r3, #0
 8000e46:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	int l = 0;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	int cont1 = 0;
 8000e50:	2300      	movs	r3, #0
 8000e52:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
	double numero;
	while (i < cont) {
 8000e56:	e240      	b.n	80012da <identificador+0x4c6>
		switch (str[i]) {
 8000e58:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000e5c:	f107 020c 	add.w	r2, r7, #12
 8000e60:	6812      	ldr	r2, [r2, #0]
 8000e62:	4413      	add	r3, r2
 8000e64:	781b      	ldrb	r3, [r3, #0]
 8000e66:	3b41      	subs	r3, #65	; 0x41
 8000e68:	2b31      	cmp	r3, #49	; 0x31
 8000e6a:	f200 8231 	bhi.w	80012d0 <identificador+0x4bc>
 8000e6e:	a201      	add	r2, pc, #4	; (adr r2, 8000e74 <identificador+0x60>)
 8000e70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e74:	08000f95 	.word	0x08000f95
 8000e78:	080012d1 	.word	0x080012d1
 8000e7c:	080012d1 	.word	0x080012d1
 8000e80:	08000fed 	.word	0x08000fed
 8000e84:	08001099 	.word	0x08001099
 8000e88:	080012d1 	.word	0x080012d1
 8000e8c:	080012d1 	.word	0x080012d1
 8000e90:	08001043 	.word	0x08001043
 8000e94:	08001145 	.word	0x08001145
 8000e98:	080012d1 	.word	0x080012d1
 8000e9c:	080012d1 	.word	0x080012d1
 8000ea0:	080012d1 	.word	0x080012d1
 8000ea4:	080012d1 	.word	0x080012d1
 8000ea8:	080012d1 	.word	0x080012d1
 8000eac:	080012d1 	.word	0x080012d1
 8000eb0:	080010ef 	.word	0x080010ef
 8000eb4:	080012d1 	.word	0x080012d1
 8000eb8:	08000f3d 	.word	0x08000f3d
 8000ebc:	080012d1 	.word	0x080012d1
 8000ec0:	080012d1 	.word	0x080012d1
 8000ec4:	080012d1 	.word	0x080012d1
 8000ec8:	080012d1 	.word	0x080012d1
 8000ecc:	080012d1 	.word	0x080012d1
 8000ed0:	080012d1 	.word	0x080012d1
 8000ed4:	080012d1 	.word	0x080012d1
 8000ed8:	080012d1 	.word	0x080012d1
 8000edc:	080012d1 	.word	0x080012d1
 8000ee0:	080012d1 	.word	0x080012d1
 8000ee4:	080012d1 	.word	0x080012d1
 8000ee8:	080012d1 	.word	0x080012d1
 8000eec:	080012d1 	.word	0x080012d1
 8000ef0:	080012d1 	.word	0x080012d1
 8000ef4:	08000f95 	.word	0x08000f95
 8000ef8:	080012d1 	.word	0x080012d1
 8000efc:	080012d1 	.word	0x080012d1
 8000f00:	08000fed 	.word	0x08000fed
 8000f04:	08001099 	.word	0x08001099
 8000f08:	080012d1 	.word	0x080012d1
 8000f0c:	080012d1 	.word	0x080012d1
 8000f10:	08001043 	.word	0x08001043
 8000f14:	08001145 	.word	0x08001145
 8000f18:	080012d1 	.word	0x080012d1
 8000f1c:	080012d1 	.word	0x080012d1
 8000f20:	080012d1 	.word	0x080012d1
 8000f24:	080012d1 	.word	0x080012d1
 8000f28:	080012d1 	.word	0x080012d1
 8000f2c:	080012d1 	.word	0x080012d1
 8000f30:	080010ef 	.word	0x080010ef
 8000f34:	080012d1 	.word	0x080012d1
 8000f38:	08000f3d 	.word	0x08000f3d
		case 'r':
		case 'R':
			if (str[i + 1] == '-' || str[i + 1] == ':') {
 8000f3c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000f40:	3301      	adds	r3, #1
 8000f42:	f107 020c 	add.w	r2, r7, #12
 8000f46:	6812      	ldr	r2, [r2, #0]
 8000f48:	4413      	add	r3, r2
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	2b2d      	cmp	r3, #45	; 0x2d
 8000f4e:	d009      	beq.n	8000f64 <identificador+0x150>
 8000f50:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000f54:	3301      	adds	r3, #1
 8000f56:	f107 020c 	add.w	r2, r7, #12
 8000f5a:	6812      	ldr	r2, [r2, #0]
 8000f5c:	4413      	add	r3, r2
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	2b3a      	cmp	r3, #58	; 0x3a
 8000f62:	d111      	bne.n	8000f88 <identificador+0x174>
				instrucciones[j] = Estados;
 8000f64:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8000f68:	00db      	lsls	r3, r3, #3
 8000f6a:	f107 0208 	add.w	r2, r7, #8
 8000f6e:	6812      	ldr	r2, [r2, #0]
 8000f70:	441a      	add	r2, r3
 8000f72:	f04f 0300 	mov.w	r3, #0
 8000f76:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8000f7a:	e9c2 3400 	strd	r3, r4, [r2]
				j++;
 8000f7e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8000f82:	3301      	adds	r3, #1
 8000f84:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
			}
			i++;
 8000f88:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000f8c:	3301      	adds	r3, #1
 8000f8e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			break;
 8000f92:	e1a2      	b.n	80012da <identificador+0x4c6>
		case 'a':
		case 'A':
			if (str[i + 1] == '-' || str[i + 1] == ':') {
 8000f94:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000f98:	3301      	adds	r3, #1
 8000f9a:	f107 020c 	add.w	r2, r7, #12
 8000f9e:	6812      	ldr	r2, [r2, #0]
 8000fa0:	4413      	add	r3, r2
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	2b2d      	cmp	r3, #45	; 0x2d
 8000fa6:	d009      	beq.n	8000fbc <identificador+0x1a8>
 8000fa8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000fac:	3301      	adds	r3, #1
 8000fae:	f107 020c 	add.w	r2, r7, #12
 8000fb2:	6812      	ldr	r2, [r2, #0]
 8000fb4:	4413      	add	r3, r2
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	2b3a      	cmp	r3, #58	; 0x3a
 8000fba:	d111      	bne.n	8000fe0 <identificador+0x1cc>
				instrucciones[j] = Activar;
 8000fbc:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8000fc0:	00db      	lsls	r3, r3, #3
 8000fc2:	f107 0208 	add.w	r2, r7, #8
 8000fc6:	6812      	ldr	r2, [r2, #0]
 8000fc8:	441a      	add	r2, r3
 8000fca:	f04f 0300 	mov.w	r3, #0
 8000fce:	f04f 0400 	mov.w	r4, #0
 8000fd2:	e9c2 3400 	strd	r3, r4, [r2]
				j++;
 8000fd6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8000fda:	3301      	adds	r3, #1
 8000fdc:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
			}
			i++;
 8000fe0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000fe4:	3301      	adds	r3, #1
 8000fe6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			break;
 8000fea:	e176      	b.n	80012da <identificador+0x4c6>
		case 'd':
		case 'D':
			if (str[i + 1] == '-' || str[i + 1] == ':') {
 8000fec:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000ff0:	3301      	adds	r3, #1
 8000ff2:	f107 020c 	add.w	r2, r7, #12
 8000ff6:	6812      	ldr	r2, [r2, #0]
 8000ff8:	4413      	add	r3, r2
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	2b2d      	cmp	r3, #45	; 0x2d
 8000ffe:	d009      	beq.n	8001014 <identificador+0x200>
 8001000:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001004:	3301      	adds	r3, #1
 8001006:	f107 020c 	add.w	r2, r7, #12
 800100a:	6812      	ldr	r2, [r2, #0]
 800100c:	4413      	add	r3, r2
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	2b3a      	cmp	r3, #58	; 0x3a
 8001012:	d110      	bne.n	8001036 <identificador+0x222>
				instrucciones[j] = Desactivar;
 8001014:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001018:	00db      	lsls	r3, r3, #3
 800101a:	f107 0208 	add.w	r2, r7, #8
 800101e:	6812      	ldr	r2, [r2, #0]
 8001020:	441a      	add	r2, r3
 8001022:	f04f 0300 	mov.w	r3, #0
 8001026:	4cb4      	ldr	r4, [pc, #720]	; (80012f8 <identificador+0x4e4>)
 8001028:	e9c2 3400 	strd	r3, r4, [r2]
				j++;
 800102c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001030:	3301      	adds	r3, #1
 8001032:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
			}
			i++;
 8001036:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800103a:	3301      	adds	r3, #1
 800103c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			break;
 8001040:	e14b      	b.n	80012da <identificador+0x4c6>
		case 'h':
		case 'H':
			if (str[i + 1] == '-' || str[i + 1] == ':') {
 8001042:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001046:	3301      	adds	r3, #1
 8001048:	f107 020c 	add.w	r2, r7, #12
 800104c:	6812      	ldr	r2, [r2, #0]
 800104e:	4413      	add	r3, r2
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	2b2d      	cmp	r3, #45	; 0x2d
 8001054:	d009      	beq.n	800106a <identificador+0x256>
 8001056:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800105a:	3301      	adds	r3, #1
 800105c:	f107 020c 	add.w	r2, r7, #12
 8001060:	6812      	ldr	r2, [r2, #0]
 8001062:	4413      	add	r3, r2
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	2b3a      	cmp	r3, #58	; 0x3a
 8001068:	d110      	bne.n	800108c <identificador+0x278>
				instrucciones[j] = Modo_homing;
 800106a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800106e:	00db      	lsls	r3, r3, #3
 8001070:	f107 0208 	add.w	r2, r7, #8
 8001074:	6812      	ldr	r2, [r2, #0]
 8001076:	441a      	add	r2, r3
 8001078:	f04f 0300 	mov.w	r3, #0
 800107c:	4c9f      	ldr	r4, [pc, #636]	; (80012fc <identificador+0x4e8>)
 800107e:	e9c2 3400 	strd	r3, r4, [r2]
				j++;
 8001082:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001086:	3301      	adds	r3, #1
 8001088:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
			}
			i++;
 800108c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001090:	3301      	adds	r3, #1
 8001092:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			break;
 8001096:	e120      	b.n	80012da <identificador+0x4c6>
		case 'e':
		case 'E':
			if (str[i + 1] == '-' || str[i + 1] == ':') {
 8001098:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800109c:	3301      	adds	r3, #1
 800109e:	f107 020c 	add.w	r2, r7, #12
 80010a2:	6812      	ldr	r2, [r2, #0]
 80010a4:	4413      	add	r3, r2
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	2b2d      	cmp	r3, #45	; 0x2d
 80010aa:	d009      	beq.n	80010c0 <identificador+0x2ac>
 80010ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80010b0:	3301      	adds	r3, #1
 80010b2:	f107 020c 	add.w	r2, r7, #12
 80010b6:	6812      	ldr	r2, [r2, #0]
 80010b8:	4413      	add	r3, r2
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	2b3a      	cmp	r3, #58	; 0x3a
 80010be:	d110      	bne.n	80010e2 <identificador+0x2ce>
				instrucciones[j] = error;
 80010c0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80010c4:	00db      	lsls	r3, r3, #3
 80010c6:	f107 0208 	add.w	r2, r7, #8
 80010ca:	6812      	ldr	r2, [r2, #0]
 80010cc:	441a      	add	r2, r3
 80010ce:	f04f 0300 	mov.w	r3, #0
 80010d2:	4c8b      	ldr	r4, [pc, #556]	; (8001300 <identificador+0x4ec>)
 80010d4:	e9c2 3400 	strd	r3, r4, [r2]
				j++;
 80010d8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80010dc:	3301      	adds	r3, #1
 80010de:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
			}
			i++;
 80010e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80010e6:	3301      	adds	r3, #1
 80010e8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			break;
 80010ec:	e0f5      	b.n	80012da <identificador+0x4c6>
		case 'p':
		case 'P':
			if (str[i + 1] == '-' || str[i + 1] == ':') {
 80010ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80010f2:	3301      	adds	r3, #1
 80010f4:	f107 020c 	add.w	r2, r7, #12
 80010f8:	6812      	ldr	r2, [r2, #0]
 80010fa:	4413      	add	r3, r2
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	2b2d      	cmp	r3, #45	; 0x2d
 8001100:	d009      	beq.n	8001116 <identificador+0x302>
 8001102:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001106:	3301      	adds	r3, #1
 8001108:	f107 020c 	add.w	r2, r7, #12
 800110c:	6812      	ldr	r2, [r2, #0]
 800110e:	4413      	add	r3, r2
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	2b3a      	cmp	r3, #58	; 0x3a
 8001114:	d110      	bne.n	8001138 <identificador+0x324>
				instrucciones[j] = Preguntar;
 8001116:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800111a:	00db      	lsls	r3, r3, #3
 800111c:	f107 0208 	add.w	r2, r7, #8
 8001120:	6812      	ldr	r2, [r2, #0]
 8001122:	441a      	add	r2, r3
 8001124:	f04f 0300 	mov.w	r3, #0
 8001128:	4c76      	ldr	r4, [pc, #472]	; (8001304 <identificador+0x4f0>)
 800112a:	e9c2 3400 	strd	r3, r4, [r2]
				j++;
 800112e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001132:	3301      	adds	r3, #1
 8001134:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
			}
			i++;
 8001138:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800113c:	3301      	adds	r3, #1
 800113e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			break;
 8001142:	e0ca      	b.n	80012da <identificador+0x4c6>
		case 'i':
		case 'I':
			i++;
 8001144:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001148:	3301      	adds	r3, #1
 800114a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			while ((str[i] != '-') && (i < cont)) {
 800114e:	e070      	b.n	8001232 <identificador+0x41e>
				k = 0;
 8001150:	2300      	movs	r3, #0
 8001152:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
				if (str[i] == '_') {
 8001156:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800115a:	f107 020c 	add.w	r2, r7, #12
 800115e:	6812      	ldr	r2, [r2, #0]
 8001160:	4413      	add	r3, r2
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	2b5f      	cmp	r3, #95	; 0x5f
 8001166:	d11d      	bne.n	80011a4 <identificador+0x390>
					i++;
 8001168:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800116c:	3301      	adds	r3, #1
 800116e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
				}
				while ((str[i] != '_') && (i < cont) && (str[i] != '-')) {
 8001172:	e017      	b.n	80011a4 <identificador+0x390>
					tmp[k] = str[i];
 8001174:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001178:	f107 020c 	add.w	r2, r7, #12
 800117c:	6812      	ldr	r2, [r2, #0]
 800117e:	4413      	add	r3, r2
 8001180:	7819      	ldrb	r1, [r3, #0]
 8001182:	f107 02bc 	add.w	r2, r7, #188	; 0xbc
 8001186:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800118a:	4413      	add	r3, r2
 800118c:	460a      	mov	r2, r1
 800118e:	701a      	strb	r2, [r3, #0]
					k++;
 8001190:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001194:	3301      	adds	r3, #1
 8001196:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
					i++;
 800119a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800119e:	3301      	adds	r3, #1
 80011a0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
				while ((str[i] != '_') && (i < cont) && (str[i] != '-')) {
 80011a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80011a8:	f107 020c 	add.w	r2, r7, #12
 80011ac:	6812      	ldr	r2, [r2, #0]
 80011ae:	4413      	add	r3, r2
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	2b5f      	cmp	r3, #95	; 0x5f
 80011b4:	d00e      	beq.n	80011d4 <identificador+0x3c0>
 80011b6:	1d3b      	adds	r3, r7, #4
 80011b8:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	429a      	cmp	r2, r3
 80011c0:	da08      	bge.n	80011d4 <identificador+0x3c0>
 80011c2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80011c6:	f107 020c 	add.w	r2, r7, #12
 80011ca:	6812      	ldr	r2, [r2, #0]
 80011cc:	4413      	add	r3, r2
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	2b2d      	cmp	r3, #45	; 0x2d
 80011d2:	d1cf      	bne.n	8001174 <identificador+0x360>
				}
				numero = strtod(tmp, &puntero);
 80011d4:	f107 0214 	add.w	r2, r7, #20
 80011d8:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80011dc:	4611      	mov	r1, r2
 80011de:	4618      	mov	r0, r3
 80011e0:	f004 fd4e 	bl	8005c80 <strtod>
 80011e4:	ed87 0b3c 	vstr	d0, [r7, #240]	; 0xf0
				vec[cont1] = numero;
 80011e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80011ec:	00db      	lsls	r3, r3, #3
 80011ee:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80011f2:	4413      	add	r3, r2
 80011f4:	f1a3 02f8 	sub.w	r2, r3, #248	; 0xf8
 80011f8:	e9d7 343c 	ldrd	r3, r4, [r7, #240]	; 0xf0
 80011fc:	e9c2 3400 	strd	r3, r4, [r2]
				cont1++;
 8001200:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001204:	3301      	adds	r3, #1
 8001206:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
				for (int m = 0; m <= 50; m++) {
 800120a:	2300      	movs	r3, #0
 800120c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8001210:	e00b      	b.n	800122a <identificador+0x416>
					tmp[m] = 0;
 8001212:	f107 02bc 	add.w	r2, r7, #188	; 0xbc
 8001216:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800121a:	4413      	add	r3, r2
 800121c:	2200      	movs	r2, #0
 800121e:	701a      	strb	r2, [r3, #0]
				for (int m = 0; m <= 50; m++) {
 8001220:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8001224:	3301      	adds	r3, #1
 8001226:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800122a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800122e:	2b32      	cmp	r3, #50	; 0x32
 8001230:	ddef      	ble.n	8001212 <identificador+0x3fe>
			while ((str[i] != '-') && (i < cont)) {
 8001232:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001236:	f107 020c 	add.w	r2, r7, #12
 800123a:	6812      	ldr	r2, [r2, #0]
 800123c:	4413      	add	r3, r2
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	2b2d      	cmp	r3, #45	; 0x2d
 8001242:	d006      	beq.n	8001252 <identificador+0x43e>
 8001244:	1d3b      	adds	r3, r7, #4
 8001246:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	429a      	cmp	r2, r3
 800124e:	f6ff af7f 	blt.w	8001150 <identificador+0x33c>
				}
			}
			if (cont1 == 3) {
 8001252:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001256:	2b03      	cmp	r3, #3
 8001258:	d136      	bne.n	80012c8 <identificador+0x4b4>
				instrucciones[j] = Modo_ir;
 800125a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800125e:	00db      	lsls	r3, r3, #3
 8001260:	f107 0208 	add.w	r2, r7, #8
 8001264:	6812      	ldr	r2, [r2, #0]
 8001266:	441a      	add	r2, r3
 8001268:	f04f 0300 	mov.w	r3, #0
 800126c:	4c26      	ldr	r4, [pc, #152]	; (8001308 <identificador+0x4f4>)
 800126e:	e9c2 3400 	strd	r3, r4, [r2]
				j++;
 8001272:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001276:	3301      	adds	r3, #1
 8001278:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
				for (l = 0; l < cont1; l++) {
 800127c:	2300      	movs	r3, #0
 800127e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8001282:	e01b      	b.n	80012bc <identificador+0x4a8>
					instrucciones[j] = vec[l];
 8001284:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001288:	00db      	lsls	r3, r3, #3
 800128a:	f107 0208 	add.w	r2, r7, #8
 800128e:	6812      	ldr	r2, [r2, #0]
 8001290:	441a      	add	r2, r3
 8001292:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8001296:	00db      	lsls	r3, r3, #3
 8001298:	f507 7188 	add.w	r1, r7, #272	; 0x110
 800129c:	440b      	add	r3, r1
 800129e:	3bf8      	subs	r3, #248	; 0xf8
 80012a0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80012a4:	e9c2 3400 	strd	r3, r4, [r2]
					j++;
 80012a8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80012ac:	3301      	adds	r3, #1
 80012ae:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
				for (l = 0; l < cont1; l++) {
 80012b2:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80012b6:	3301      	adds	r3, #1
 80012b8:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80012bc:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 80012c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80012c4:	429a      	cmp	r2, r3
 80012c6:	dbdd      	blt.n	8001284 <identificador+0x470>
				}
			}
			cont1 = 0;
 80012c8:	2300      	movs	r3, #0
 80012ca:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
			break;
 80012ce:	e004      	b.n	80012da <identificador+0x4c6>
		default:
			i++;
 80012d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80012d4:	3301      	adds	r3, #1
 80012d6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	while (i < cont) {
 80012da:	1d3b      	adds	r3, r7, #4
 80012dc:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	429a      	cmp	r2, r3
 80012e4:	f6ff adb8 	blt.w	8000e58 <identificador+0x44>
		}
	}
	return j;
 80012e8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	f507 778a 	add.w	r7, r7, #276	; 0x114
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd90      	pop	{r4, r7, pc}
 80012f6:	bf00      	nop
 80012f8:	3ff00000 	.word	0x3ff00000
 80012fc:	40080000 	.word	0x40080000
 8001300:	40140000 	.word	0x40140000
 8001304:	40180000 	.word	0x40180000
 8001308:	40100000 	.word	0x40100000

0800130c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b088      	sub	sp, #32
 8001310:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001312:	f107 030c 	add.w	r3, r7, #12
 8001316:	2200      	movs	r2, #0
 8001318:	601a      	str	r2, [r3, #0]
 800131a:	605a      	str	r2, [r3, #4]
 800131c:	609a      	str	r2, [r3, #8]
 800131e:	60da      	str	r2, [r3, #12]
 8001320:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001322:	2300      	movs	r3, #0
 8001324:	60bb      	str	r3, [r7, #8]
 8001326:	4b2a      	ldr	r3, [pc, #168]	; (80013d0 <MX_GPIO_Init+0xc4>)
 8001328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132a:	4a29      	ldr	r2, [pc, #164]	; (80013d0 <MX_GPIO_Init+0xc4>)
 800132c:	f043 0310 	orr.w	r3, r3, #16
 8001330:	6313      	str	r3, [r2, #48]	; 0x30
 8001332:	4b27      	ldr	r3, [pc, #156]	; (80013d0 <MX_GPIO_Init+0xc4>)
 8001334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001336:	f003 0310 	and.w	r3, r3, #16
 800133a:	60bb      	str	r3, [r7, #8]
 800133c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800133e:	2300      	movs	r3, #0
 8001340:	607b      	str	r3, [r7, #4]
 8001342:	4b23      	ldr	r3, [pc, #140]	; (80013d0 <MX_GPIO_Init+0xc4>)
 8001344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001346:	4a22      	ldr	r2, [pc, #136]	; (80013d0 <MX_GPIO_Init+0xc4>)
 8001348:	f043 0304 	orr.w	r3, r3, #4
 800134c:	6313      	str	r3, [r2, #48]	; 0x30
 800134e:	4b20      	ldr	r3, [pc, #128]	; (80013d0 <MX_GPIO_Init+0xc4>)
 8001350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001352:	f003 0304 	and.w	r3, r3, #4
 8001356:	607b      	str	r3, [r7, #4]
 8001358:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800135a:	2300      	movs	r3, #0
 800135c:	603b      	str	r3, [r7, #0]
 800135e:	4b1c      	ldr	r3, [pc, #112]	; (80013d0 <MX_GPIO_Init+0xc4>)
 8001360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001362:	4a1b      	ldr	r2, [pc, #108]	; (80013d0 <MX_GPIO_Init+0xc4>)
 8001364:	f043 0302 	orr.w	r3, r3, #2
 8001368:	6313      	str	r3, [r2, #48]	; 0x30
 800136a:	4b19      	ldr	r3, [pc, #100]	; (80013d0 <MX_GPIO_Init+0xc4>)
 800136c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136e:	f003 0302 	and.w	r3, r3, #2
 8001372:	603b      	str	r3, [r7, #0]
 8001374:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, dir2_Pin|dir1_Pin, GPIO_PIN_RESET);
 8001376:	2200      	movs	r2, #0
 8001378:	2106      	movs	r1, #6
 800137a:	4816      	ldr	r0, [pc, #88]	; (80013d4 <MX_GPIO_Init+0xc8>)
 800137c:	f001 f952 	bl	8002624 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, out2_Pin|int1_M_cpt_t_Pin, GPIO_PIN_RESET);
 8001380:	2200      	movs	r2, #0
 8001382:	f44f 7140 	mov.w	r1, #768	; 0x300
 8001386:	4814      	ldr	r0, [pc, #80]	; (80013d8 <MX_GPIO_Init+0xcc>)
 8001388:	f001 f94c 	bl	8002624 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = dir2_Pin|dir1_Pin;
 800138c:	2306      	movs	r3, #6
 800138e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001390:	2301      	movs	r3, #1
 8001392:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001394:	2300      	movs	r3, #0
 8001396:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001398:	2300      	movs	r3, #0
 800139a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800139c:	f107 030c 	add.w	r3, r7, #12
 80013a0:	4619      	mov	r1, r3
 80013a2:	480c      	ldr	r0, [pc, #48]	; (80013d4 <MX_GPIO_Init+0xc8>)
 80013a4:	f000 ffa4 	bl	80022f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = out2_Pin|int1_M_cpt_t_Pin;
 80013a8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80013ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ae:	2301      	movs	r3, #1
 80013b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b2:	2300      	movs	r3, #0
 80013b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013b6:	2300      	movs	r3, #0
 80013b8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013ba:	f107 030c 	add.w	r3, r7, #12
 80013be:	4619      	mov	r1, r3
 80013c0:	4805      	ldr	r0, [pc, #20]	; (80013d8 <MX_GPIO_Init+0xcc>)
 80013c2:	f000 ff95 	bl	80022f0 <HAL_GPIO_Init>

}
 80013c6:	bf00      	nop
 80013c8:	3720      	adds	r7, #32
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	40023800 	.word	0x40023800
 80013d4:	40021000 	.word	0x40021000
 80013d8:	40020800 	.word	0x40020800

080013dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013dc:	b590      	push	{r4, r7, lr}
 80013de:	b0ed      	sub	sp, #436	; 0x1b4
 80013e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	// Declarar variables
	int cant = 0, flag_activacion, flag_homing;
 80013e2:	2300      	movs	r3, #0
 80013e4:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
	double instrucciones[50] = { };
 80013e8:	f107 0308 	add.w	r3, r7, #8
 80013ec:	4618      	mov	r0, r3
 80013ee:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80013f2:	461a      	mov	r2, r3
 80013f4:	2100      	movs	r1, #0
 80013f6:	f003 fe29 	bl	800504c <memset>
	enum Estado {
		Activado, Desactivado, Modo_Homing, Modo_Normal, Error
	};
	// init variables
	enum Estado estado = Desactivado;
 80013fa:	2301      	movs	r3, #1
 80013fc:	f887 31a3 	strb.w	r3, [r7, #419]	; 0x1a3
	int comando;
	flag_activacion = 0;
 8001400:	2300      	movs	r3, #0
 8001402:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
	flag_homing = 0;
 8001406:	2300      	movs	r3, #0
 8001408:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800140c:	f000 fdca 	bl	8001fa4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001410:	f000 f92c 	bl	800166c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001414:	f7ff ff7a 	bl	800130c <MX_GPIO_Init>
  MX_TIM1_Init();
 8001418:	f000 fb22 	bl	8001a60 <MX_TIM1_Init>
  MX_TIM3_Init();
 800141c:	f000 fb76 	bl	8001b0c <MX_TIM3_Init>
  MX_TIM9_Init();
 8001420:	f000 fbc8 	bl	8001bb4 <MX_TIM9_Init>
  MX_TIM12_Init();
 8001424:	f000 fc26 	bl	8001c74 <MX_TIM12_Init>
  MX_SPI2_Init();
 8001428:	f000 f9c2 	bl	80017b0 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
	HAL_SPI_Receive_IT(&hspi2, &dato_recepcion_SPI, 1);
 800142c:	2201      	movs	r2, #1
 800142e:	4988      	ldr	r1, [pc, #544]	; (8001650 <main+0x274>)
 8001430:	4888      	ldr	r0, [pc, #544]	; (8001654 <main+0x278>)
 8001432:	f001 fe25 	bl	8003080 <HAL_SPI_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		//Generar comando
		if (str[cont_datos_SPI - 1] == ':' && flag_mensaje_completo == 0) {
 8001436:	4b88      	ldr	r3, [pc, #544]	; (8001658 <main+0x27c>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	3b01      	subs	r3, #1
 800143c:	4a87      	ldr	r2, [pc, #540]	; (800165c <main+0x280>)
 800143e:	5cd3      	ldrb	r3, [r2, r3]
 8001440:	2b3a      	cmp	r3, #58	; 0x3a
 8001442:	d110      	bne.n	8001466 <main+0x8a>
 8001444:	4b86      	ldr	r3, [pc, #536]	; (8001660 <main+0x284>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d10c      	bne.n	8001466 <main+0x8a>
			cant = identificador(str, instrucciones, cont_datos_SPI);
 800144c:	4b82      	ldr	r3, [pc, #520]	; (8001658 <main+0x27c>)
 800144e:	681a      	ldr	r2, [r3, #0]
 8001450:	f107 0308 	add.w	r3, r7, #8
 8001454:	4619      	mov	r1, r3
 8001456:	4881      	ldr	r0, [pc, #516]	; (800165c <main+0x280>)
 8001458:	f7ff fcdc 	bl	8000e14 <identificador>
 800145c:	f8c7 01ac 	str.w	r0, [r7, #428]	; 0x1ac
			flag_mensaje_completo = 1;
 8001460:	4b7f      	ldr	r3, [pc, #508]	; (8001660 <main+0x284>)
 8001462:	2201      	movs	r2, #1
 8001464:	601a      	str	r2, [r3, #0]
		}
		// identificar comandos
		if (flag_mensaje_completo == 1) {
 8001466:	4b7e      	ldr	r3, [pc, #504]	; (8001660 <main+0x284>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	2b01      	cmp	r3, #1
 800146c:	f040 80de 	bne.w	800162c <main+0x250>
			for (int i = 0; i < cant; i++) {
 8001470:	2300      	movs	r3, #0
 8001472:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8001476:	e0d2      	b.n	800161e <main+0x242>
				comando = (int) instrucciones[i];
 8001478:	f107 0208 	add.w	r2, r7, #8
 800147c:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8001480:	00db      	lsls	r3, r3, #3
 8001482:	4413      	add	r3, r2
 8001484:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001488:	4618      	mov	r0, r3
 800148a:	4621      	mov	r1, r4
 800148c:	f7ff fafa 	bl	8000a84 <__aeabi_d2iz>
 8001490:	4603      	mov	r3, r0
 8001492:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
				switch (comando) {
 8001496:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 800149a:	2b06      	cmp	r3, #6
 800149c:	f200 80b7 	bhi.w	800160e <main+0x232>
 80014a0:	a201      	add	r2, pc, #4	; (adr r2, 80014a8 <main+0xcc>)
 80014a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014a6:	bf00      	nop
 80014a8:	080014dd 	.word	0x080014dd
 80014ac:	080014c5 	.word	0x080014c5
 80014b0:	0800160f 	.word	0x0800160f
 80014b4:	080014f5 	.word	0x080014f5
 80014b8:	0800150d 	.word	0x0800150d
 80014bc:	08001525 	.word	0x08001525
 80014c0:	08001539 	.word	0x08001539
				case Desactivar:
					if (flag_activacion) {
 80014c4:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	f000 8099 	beq.w	8001600 <main+0x224>
						//desactivar PWM baja el pin del motor
						//Comunica que desactivo Interrumpe
						estado = Desactivado;
 80014ce:	2301      	movs	r3, #1
 80014d0:	f887 31a3 	strb.w	r3, [r7, #419]	; 0x1a3
						flag_activacion = 0;
 80014d4:	2300      	movs	r3, #0
 80014d6:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
					} else {
					}
					break;
 80014da:	e091      	b.n	8001600 <main+0x224>
				case Activar:
					if (!flag_activacion) {
 80014dc:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	f040 808f 	bne.w	8001604 <main+0x228>
						//inicializa PWM FRECUENCIA 1 KHZ PWM1 Resoluci√≥n 7.4 e-4 volts por paso 16000 pasos hasta TOP
						//configurar_prescaler_TIMER1(1000);
						//inicializa PWM FRECUENCIA 1 KHZ PWM2 Resoluci√≥n 0.048volts por paso 249 pasos hasta TOP
						//configurar_prescaler_TIMER2(1000);
						//seteamos pwms
						estado = Activado;
 80014e6:	2300      	movs	r3, #0
 80014e8:	f887 31a3 	strb.w	r3, [r7, #419]	; 0x1a3
						flag_activacion = 1;
 80014ec:	2301      	movs	r3, #1
 80014ee:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
					} else {
					}
					break;
 80014f2:	e087      	b.n	8001604 <main+0x228>
				case Modo_homing:
					if (flag_activacion) {
 80014f4:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	f000 8085 	beq.w	8001608 <main+0x22c>
						//Realizar homming:configurar PWM a vel baja:
						//simular un fin de carrera con un pull y una interrupcion
						flag_homing = 1;
 80014fe:	2301      	movs	r3, #1
 8001500:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
						estado = Modo_Homing;
 8001504:	2302      	movs	r3, #2
 8001506:	f887 31a3 	strb.w	r3, [r7, #419]	; 0x1a3
					}
					break;
 800150a:	e07d      	b.n	8001608 <main+0x22c>
				case Modo_ir:
					if (flag_activacion && flag_homing) {
 800150c:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8001510:	2b00      	cmp	r3, #0
 8001512:	d07b      	beq.n	800160c <main+0x230>
 8001514:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8001518:	2b00      	cmp	r3, #0
 800151a:	d077      	beq.n	800160c <main+0x230>
						// saca vel media con consigna, la pos actual y tiempo
						//calcula el duty cycle segun la vel
						//calcula la cantidad de pulsos del enconder para llegar a esta pos
						estado = Modo_Normal;
 800151c:	2303      	movs	r3, #3
 800151e:	f887 31a3 	strb.w	r3, [r7, #419]	; 0x1a3
					}
					break;
 8001522:	e073      	b.n	800160c <main+0x230>
				case error:
					//apagar todo
					flag_homing = 0;
 8001524:	2300      	movs	r3, #0
 8001526:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
					estado = Desactivado;
 800152a:	2301      	movs	r3, #1
 800152c:	f887 31a3 	strb.w	r3, [r7, #419]	; 0x1a3
					flag_activacion = 0;
 8001530:	2300      	movs	r3, #0
 8001532:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
					break;
 8001536:	e06a      	b.n	800160e <main+0x232>
				case Preguntar:
					HAL_SPI_Abort_IT(&hspi2);
 8001538:	4846      	ldr	r0, [pc, #280]	; (8001654 <main+0x278>)
 800153a:	f001 fecb 	bl	80032d4 <HAL_SPI_Abort_IT>
					//Revisa el estado, interuumpe y guarada el estado en el puerto SP
					if (estado == Desactivado) {
 800153e:	f897 31a3 	ldrb.w	r3, [r7, #419]	; 0x1a3
 8001542:	2b01      	cmp	r3, #1
 8001544:	d108      	bne.n	8001558 <main+0x17c>
						pTxData = 'D';
 8001546:	4b47      	ldr	r3, [pc, #284]	; (8001664 <main+0x288>)
 8001548:	2244      	movs	r2, #68	; 0x44
 800154a:	701a      	strb	r2, [r3, #0]
						HAL_SPI_Transmit_IT(&hspi2, &pTxData, 1);
 800154c:	2201      	movs	r2, #1
 800154e:	4945      	ldr	r1, [pc, #276]	; (8001664 <main+0x288>)
 8001550:	4840      	ldr	r0, [pc, #256]	; (8001654 <main+0x278>)
 8001552:	f001 fd13 	bl	8002f7c <HAL_SPI_Transmit_IT>
 8001556:	e032      	b.n	80015be <main+0x1e2>
					} else if (estado == Activado) {
 8001558:	f897 31a3 	ldrb.w	r3, [r7, #419]	; 0x1a3
 800155c:	2b00      	cmp	r3, #0
 800155e:	d108      	bne.n	8001572 <main+0x196>
						pTxData = 'A';
 8001560:	4b40      	ldr	r3, [pc, #256]	; (8001664 <main+0x288>)
 8001562:	2241      	movs	r2, #65	; 0x41
 8001564:	701a      	strb	r2, [r3, #0]
						HAL_SPI_Transmit_IT(&hspi2, &pTxData, 1);
 8001566:	2201      	movs	r2, #1
 8001568:	493e      	ldr	r1, [pc, #248]	; (8001664 <main+0x288>)
 800156a:	483a      	ldr	r0, [pc, #232]	; (8001654 <main+0x278>)
 800156c:	f001 fd06 	bl	8002f7c <HAL_SPI_Transmit_IT>
 8001570:	e025      	b.n	80015be <main+0x1e2>
					} else if (estado == Modo_Homing) {
 8001572:	f897 31a3 	ldrb.w	r3, [r7, #419]	; 0x1a3
 8001576:	2b02      	cmp	r3, #2
 8001578:	d108      	bne.n	800158c <main+0x1b0>
						pTxData = 'H';
 800157a:	4b3a      	ldr	r3, [pc, #232]	; (8001664 <main+0x288>)
 800157c:	2248      	movs	r2, #72	; 0x48
 800157e:	701a      	strb	r2, [r3, #0]
						HAL_SPI_Transmit_IT(&hspi2, &pTxData, 1);
 8001580:	2201      	movs	r2, #1
 8001582:	4938      	ldr	r1, [pc, #224]	; (8001664 <main+0x288>)
 8001584:	4833      	ldr	r0, [pc, #204]	; (8001654 <main+0x278>)
 8001586:	f001 fcf9 	bl	8002f7c <HAL_SPI_Transmit_IT>
 800158a:	e018      	b.n	80015be <main+0x1e2>
					} else if (estado == Modo_Normal) {
 800158c:	f897 31a3 	ldrb.w	r3, [r7, #419]	; 0x1a3
 8001590:	2b03      	cmp	r3, #3
 8001592:	d108      	bne.n	80015a6 <main+0x1ca>
						pTxData = 'N';
 8001594:	4b33      	ldr	r3, [pc, #204]	; (8001664 <main+0x288>)
 8001596:	224e      	movs	r2, #78	; 0x4e
 8001598:	701a      	strb	r2, [r3, #0]
						HAL_SPI_Transmit_IT(&hspi2, &pTxData, 1);
 800159a:	2201      	movs	r2, #1
 800159c:	4931      	ldr	r1, [pc, #196]	; (8001664 <main+0x288>)
 800159e:	482d      	ldr	r0, [pc, #180]	; (8001654 <main+0x278>)
 80015a0:	f001 fcec 	bl	8002f7c <HAL_SPI_Transmit_IT>
 80015a4:	e00b      	b.n	80015be <main+0x1e2>
					} else if (estado == Error) {
 80015a6:	f897 31a3 	ldrb.w	r3, [r7, #419]	; 0x1a3
 80015aa:	2b04      	cmp	r3, #4
 80015ac:	d107      	bne.n	80015be <main+0x1e2>
						pTxData = 'E';
 80015ae:	4b2d      	ldr	r3, [pc, #180]	; (8001664 <main+0x288>)
 80015b0:	2245      	movs	r2, #69	; 0x45
 80015b2:	701a      	strb	r2, [r3, #0]
						HAL_SPI_Transmit_IT(&hspi2, &pTxData, 1);
 80015b4:	2201      	movs	r2, #1
 80015b6:	492b      	ldr	r1, [pc, #172]	; (8001664 <main+0x288>)
 80015b8:	4826      	ldr	r0, [pc, #152]	; (8001654 <main+0x278>)
 80015ba:	f001 fcdf 	bl	8002f7c <HAL_SPI_Transmit_IT>
					}
					HAL_GPIO_WritePin(int1_M_cpt_t_GPIO_Port, int1_M_cpt_t_Pin, GPIO_PIN_SET);
 80015be:	2201      	movs	r2, #1
 80015c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015c4:	4828      	ldr	r0, [pc, #160]	; (8001668 <main+0x28c>)
 80015c6:	f001 f82d 	bl	8002624 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(int1_M_cpt_t_GPIO_Port, int1_M_cpt_t_Pin, GPIO_PIN_RESET);
 80015ca:	2200      	movs	r2, #0
 80015cc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015d0:	4825      	ldr	r0, [pc, #148]	; (8001668 <main+0x28c>)
 80015d2:	f001 f827 	bl	8002624 <HAL_GPIO_WritePin>
					__HAL_SPI_CLEAR_OVRFLAG(&hspi2);
 80015d6:	1d3b      	adds	r3, r7, #4
 80015d8:	2200      	movs	r2, #0
 80015da:	601a      	str	r2, [r3, #0]
 80015dc:	4b1d      	ldr	r3, [pc, #116]	; (8001654 <main+0x278>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	68da      	ldr	r2, [r3, #12]
 80015e2:	1d3b      	adds	r3, r7, #4
 80015e4:	601a      	str	r2, [r3, #0]
 80015e6:	4b1b      	ldr	r3, [pc, #108]	; (8001654 <main+0x278>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	689a      	ldr	r2, [r3, #8]
 80015ec:	1d3b      	adds	r3, r7, #4
 80015ee:	601a      	str	r2, [r3, #0]
 80015f0:	1d3b      	adds	r3, r7, #4
 80015f2:	681b      	ldr	r3, [r3, #0]
					HAL_SPI_Receive_IT(&hspi2, &dato_recepcion_SPI, 1);
 80015f4:	2201      	movs	r2, #1
 80015f6:	4916      	ldr	r1, [pc, #88]	; (8001650 <main+0x274>)
 80015f8:	4816      	ldr	r0, [pc, #88]	; (8001654 <main+0x278>)
 80015fa:	f001 fd41 	bl	8003080 <HAL_SPI_Receive_IT>
					break;
 80015fe:	e006      	b.n	800160e <main+0x232>
					break;
 8001600:	bf00      	nop
 8001602:	e004      	b.n	800160e <main+0x232>
					break;
 8001604:	bf00      	nop
 8001606:	e002      	b.n	800160e <main+0x232>
					break;
 8001608:	bf00      	nop
 800160a:	e000      	b.n	800160e <main+0x232>
					break;
 800160c:	bf00      	nop
				case Estados:
					//Revisa el estado, interuumpe y guarada el estado en el puerto SP
					break;
				}
				flag_mensaje_completo = 2;
 800160e:	4b14      	ldr	r3, [pc, #80]	; (8001660 <main+0x284>)
 8001610:	2202      	movs	r2, #2
 8001612:	601a      	str	r2, [r3, #0]
			for (int i = 0; i < cant; i++) {
 8001614:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8001618:	3301      	adds	r3, #1
 800161a:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 800161e:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8001622:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8001626:	429a      	cmp	r2, r3
 8001628:	f6ff af26 	blt.w	8001478 <main+0x9c>
			}
		}
		switch (estado) {
 800162c:	f897 31a3 	ldrb.w	r3, [r7, #419]	; 0x1a3
 8001630:	2b04      	cmp	r3, #4
 8001632:	f63f af00 	bhi.w	8001436 <main+0x5a>
 8001636:	a201      	add	r2, pc, #4	; (adr r2, 800163c <main+0x260>)
 8001638:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800163c:	08001437 	.word	0x08001437
 8001640:	08001437 	.word	0x08001437
 8001644:	08001437 	.word	0x08001437
 8001648:	08001437 	.word	0x08001437
 800164c:	08001437 	.word	0x08001437
 8001650:	20000244 	.word	0x20000244
 8001654:	20000248 	.word	0x20000248
 8001658:	200001fc 	.word	0x200001fc
 800165c:	20000204 	.word	0x20000204
 8001660:	20000200 	.word	0x20000200
 8001664:	200001f8 	.word	0x200001f8
 8001668:	40020800 	.word	0x40020800

0800166c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b094      	sub	sp, #80	; 0x50
 8001670:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001672:	f107 0320 	add.w	r3, r7, #32
 8001676:	2230      	movs	r2, #48	; 0x30
 8001678:	2100      	movs	r1, #0
 800167a:	4618      	mov	r0, r3
 800167c:	f003 fce6 	bl	800504c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001680:	f107 030c 	add.w	r3, r7, #12
 8001684:	2200      	movs	r2, #0
 8001686:	601a      	str	r2, [r3, #0]
 8001688:	605a      	str	r2, [r3, #4]
 800168a:	609a      	str	r2, [r3, #8]
 800168c:	60da      	str	r2, [r3, #12]
 800168e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001690:	2300      	movs	r3, #0
 8001692:	60bb      	str	r3, [r7, #8]
 8001694:	4b28      	ldr	r3, [pc, #160]	; (8001738 <SystemClock_Config+0xcc>)
 8001696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001698:	4a27      	ldr	r2, [pc, #156]	; (8001738 <SystemClock_Config+0xcc>)
 800169a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800169e:	6413      	str	r3, [r2, #64]	; 0x40
 80016a0:	4b25      	ldr	r3, [pc, #148]	; (8001738 <SystemClock_Config+0xcc>)
 80016a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016a8:	60bb      	str	r3, [r7, #8]
 80016aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016ac:	2300      	movs	r3, #0
 80016ae:	607b      	str	r3, [r7, #4]
 80016b0:	4b22      	ldr	r3, [pc, #136]	; (800173c <SystemClock_Config+0xd0>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4a21      	ldr	r2, [pc, #132]	; (800173c <SystemClock_Config+0xd0>)
 80016b6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016ba:	6013      	str	r3, [r2, #0]
 80016bc:	4b1f      	ldr	r3, [pc, #124]	; (800173c <SystemClock_Config+0xd0>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016c4:	607b      	str	r3, [r7, #4]
 80016c6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016c8:	2302      	movs	r3, #2
 80016ca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016cc:	2301      	movs	r3, #1
 80016ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016d0:	2310      	movs	r3, #16
 80016d2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016d4:	2302      	movs	r3, #2
 80016d6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80016d8:	2300      	movs	r3, #0
 80016da:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80016dc:	2308      	movs	r3, #8
 80016de:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80016e0:	23a8      	movs	r3, #168	; 0xa8
 80016e2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016e4:	2302      	movs	r3, #2
 80016e6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80016e8:	2307      	movs	r3, #7
 80016ea:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016ec:	f107 0320 	add.w	r3, r7, #32
 80016f0:	4618      	mov	r0, r3
 80016f2:	f000 ffb1 	bl	8002658 <HAL_RCC_OscConfig>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80016fc:	f000 f850 	bl	80017a0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001700:	230f      	movs	r3, #15
 8001702:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001704:	2302      	movs	r3, #2
 8001706:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001708:	2300      	movs	r3, #0
 800170a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 800170c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001710:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 8001712:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001716:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001718:	f107 030c 	add.w	r3, r7, #12
 800171c:	2105      	movs	r1, #5
 800171e:	4618      	mov	r0, r3
 8001720:	f001 fa0a 	bl	8002b38 <HAL_RCC_ClockConfig>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800172a:	f000 f839 	bl	80017a0 <Error_Handler>
  }
}
 800172e:	bf00      	nop
 8001730:	3750      	adds	r7, #80	; 0x50
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	40023800 	.word	0x40023800
 800173c:	40007000 	.word	0x40007000

08001740 <HAL_SPI_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) {
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
	cont_datos_SPI++;
 8001748:	4b10      	ldr	r3, [pc, #64]	; (800178c <HAL_SPI_RxCpltCallback+0x4c>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	3301      	adds	r3, #1
 800174e:	4a0f      	ldr	r2, [pc, #60]	; (800178c <HAL_SPI_RxCpltCallback+0x4c>)
 8001750:	6013      	str	r3, [r2, #0]
	str[cont_datos_SPI - 1] = dato_recepcion_SPI;
 8001752:	4b0e      	ldr	r3, [pc, #56]	; (800178c <HAL_SPI_RxCpltCallback+0x4c>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	3b01      	subs	r3, #1
 8001758:	4a0d      	ldr	r2, [pc, #52]	; (8001790 <HAL_SPI_RxCpltCallback+0x50>)
 800175a:	7811      	ldrb	r1, [r2, #0]
 800175c:	4a0d      	ldr	r2, [pc, #52]	; (8001794 <HAL_SPI_RxCpltCallback+0x54>)
 800175e:	54d1      	strb	r1, [r2, r3]
	if (str[cont_datos_SPI - 1] == ':') {
 8001760:	4b0a      	ldr	r3, [pc, #40]	; (800178c <HAL_SPI_RxCpltCallback+0x4c>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	3b01      	subs	r3, #1
 8001766:	4a0b      	ldr	r2, [pc, #44]	; (8001794 <HAL_SPI_RxCpltCallback+0x54>)
 8001768:	5cd3      	ldrb	r3, [r2, r3]
 800176a:	2b3a      	cmp	r3, #58	; 0x3a
 800176c:	d105      	bne.n	800177a <HAL_SPI_RxCpltCallback+0x3a>
		flag_mensaje_completo = 0;
 800176e:	4b0a      	ldr	r3, [pc, #40]	; (8001798 <HAL_SPI_RxCpltCallback+0x58>)
 8001770:	2200      	movs	r2, #0
 8001772:	601a      	str	r2, [r3, #0]
		cont_datos_SPI = 0;
 8001774:	4b05      	ldr	r3, [pc, #20]	; (800178c <HAL_SPI_RxCpltCallback+0x4c>)
 8001776:	2200      	movs	r2, #0
 8001778:	601a      	str	r2, [r3, #0]
	}
	HAL_SPI_Receive_IT(&hspi2, &dato_recepcion_SPI, 1);
 800177a:	2201      	movs	r2, #1
 800177c:	4904      	ldr	r1, [pc, #16]	; (8001790 <HAL_SPI_RxCpltCallback+0x50>)
 800177e:	4807      	ldr	r0, [pc, #28]	; (800179c <HAL_SPI_RxCpltCallback+0x5c>)
 8001780:	f001 fc7e 	bl	8003080 <HAL_SPI_Receive_IT>

}
 8001784:	bf00      	nop
 8001786:	3708      	adds	r7, #8
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	200001fc 	.word	0x200001fc
 8001790:	20000244 	.word	0x20000244
 8001794:	20000204 	.word	0x20000204
 8001798:	20000200 	.word	0x20000200
 800179c:	20000248 	.word	0x20000248

080017a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80017a4:	bf00      	nop
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr
	...

080017b0 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 80017b4:	4b15      	ldr	r3, [pc, #84]	; (800180c <MX_SPI2_Init+0x5c>)
 80017b6:	4a16      	ldr	r2, [pc, #88]	; (8001810 <MX_SPI2_Init+0x60>)
 80017b8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 80017ba:	4b14      	ldr	r3, [pc, #80]	; (800180c <MX_SPI2_Init+0x5c>)
 80017bc:	2200      	movs	r2, #0
 80017be:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80017c0:	4b12      	ldr	r3, [pc, #72]	; (800180c <MX_SPI2_Init+0x5c>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80017c6:	4b11      	ldr	r3, [pc, #68]	; (800180c <MX_SPI2_Init+0x5c>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017cc:	4b0f      	ldr	r3, [pc, #60]	; (800180c <MX_SPI2_Init+0x5c>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017d2:	4b0e      	ldr	r3, [pc, #56]	; (800180c <MX_SPI2_Init+0x5c>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 80017d8:	4b0c      	ldr	r3, [pc, #48]	; (800180c <MX_SPI2_Init+0x5c>)
 80017da:	2200      	movs	r2, #0
 80017dc:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017de:	4b0b      	ldr	r3, [pc, #44]	; (800180c <MX_SPI2_Init+0x5c>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80017e4:	4b09      	ldr	r3, [pc, #36]	; (800180c <MX_SPI2_Init+0x5c>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017ea:	4b08      	ldr	r3, [pc, #32]	; (800180c <MX_SPI2_Init+0x5c>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80017f0:	4b06      	ldr	r3, [pc, #24]	; (800180c <MX_SPI2_Init+0x5c>)
 80017f2:	220a      	movs	r2, #10
 80017f4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80017f6:	4805      	ldr	r0, [pc, #20]	; (800180c <MX_SPI2_Init+0x5c>)
 80017f8:	f001 fb5c 	bl	8002eb4 <HAL_SPI_Init>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <MX_SPI2_Init+0x56>
  {
    Error_Handler();
 8001802:	f7ff ffcd 	bl	80017a0 <Error_Handler>
  }

}
 8001806:	bf00      	nop
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	20000248 	.word	0x20000248
 8001810:	40003800 	.word	0x40003800

08001814 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b08a      	sub	sp, #40	; 0x28
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800181c:	f107 0314 	add.w	r3, r7, #20
 8001820:	2200      	movs	r2, #0
 8001822:	601a      	str	r2, [r3, #0]
 8001824:	605a      	str	r2, [r3, #4]
 8001826:	609a      	str	r2, [r3, #8]
 8001828:	60da      	str	r2, [r3, #12]
 800182a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a2c      	ldr	r2, [pc, #176]	; (80018e4 <HAL_SPI_MspInit+0xd0>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d152      	bne.n	80018dc <HAL_SPI_MspInit+0xc8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001836:	2300      	movs	r3, #0
 8001838:	613b      	str	r3, [r7, #16]
 800183a:	4b2b      	ldr	r3, [pc, #172]	; (80018e8 <HAL_SPI_MspInit+0xd4>)
 800183c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800183e:	4a2a      	ldr	r2, [pc, #168]	; (80018e8 <HAL_SPI_MspInit+0xd4>)
 8001840:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001844:	6413      	str	r3, [r2, #64]	; 0x40
 8001846:	4b28      	ldr	r3, [pc, #160]	; (80018e8 <HAL_SPI_MspInit+0xd4>)
 8001848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800184a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800184e:	613b      	str	r3, [r7, #16]
 8001850:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001852:	2300      	movs	r3, #0
 8001854:	60fb      	str	r3, [r7, #12]
 8001856:	4b24      	ldr	r3, [pc, #144]	; (80018e8 <HAL_SPI_MspInit+0xd4>)
 8001858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185a:	4a23      	ldr	r2, [pc, #140]	; (80018e8 <HAL_SPI_MspInit+0xd4>)
 800185c:	f043 0304 	orr.w	r3, r3, #4
 8001860:	6313      	str	r3, [r2, #48]	; 0x30
 8001862:	4b21      	ldr	r3, [pc, #132]	; (80018e8 <HAL_SPI_MspInit+0xd4>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001866:	f003 0304 	and.w	r3, r3, #4
 800186a:	60fb      	str	r3, [r7, #12]
 800186c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800186e:	2300      	movs	r3, #0
 8001870:	60bb      	str	r3, [r7, #8]
 8001872:	4b1d      	ldr	r3, [pc, #116]	; (80018e8 <HAL_SPI_MspInit+0xd4>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001876:	4a1c      	ldr	r2, [pc, #112]	; (80018e8 <HAL_SPI_MspInit+0xd4>)
 8001878:	f043 0302 	orr.w	r3, r3, #2
 800187c:	6313      	str	r3, [r2, #48]	; 0x30
 800187e:	4b1a      	ldr	r3, [pc, #104]	; (80018e8 <HAL_SPI_MspInit+0xd4>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001882:	f003 0302 	and.w	r3, r3, #2
 8001886:	60bb      	str	r3, [r7, #8]
 8001888:	68bb      	ldr	r3, [r7, #8]
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    PB12     ------> SPI2_NSS 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800188a:	230c      	movs	r3, #12
 800188c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800188e:	2302      	movs	r3, #2
 8001890:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001892:	2300      	movs	r3, #0
 8001894:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001896:	2303      	movs	r3, #3
 8001898:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800189a:	2305      	movs	r3, #5
 800189c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800189e:	f107 0314 	add.w	r3, r7, #20
 80018a2:	4619      	mov	r1, r3
 80018a4:	4811      	ldr	r0, [pc, #68]	; (80018ec <HAL_SPI_MspInit+0xd8>)
 80018a6:	f000 fd23 	bl	80022f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 80018aa:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80018ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018b0:	2302      	movs	r3, #2
 80018b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b4:	2300      	movs	r3, #0
 80018b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018b8:	2303      	movs	r3, #3
 80018ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80018bc:	2305      	movs	r3, #5
 80018be:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018c0:	f107 0314 	add.w	r3, r7, #20
 80018c4:	4619      	mov	r1, r3
 80018c6:	480a      	ldr	r0, [pc, #40]	; (80018f0 <HAL_SPI_MspInit+0xdc>)
 80018c8:	f000 fd12 	bl	80022f0 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80018cc:	2200      	movs	r2, #0
 80018ce:	2100      	movs	r1, #0
 80018d0:	2024      	movs	r0, #36	; 0x24
 80018d2:	f000 fcb4 	bl	800223e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80018d6:	2024      	movs	r0, #36	; 0x24
 80018d8:	f000 fccd 	bl	8002276 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80018dc:	bf00      	nop
 80018de:	3728      	adds	r7, #40	; 0x28
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	40003800 	.word	0x40003800
 80018e8:	40023800 	.word	0x40023800
 80018ec:	40020800 	.word	0x40020800
 80018f0:	40020400 	.word	0x40020400

080018f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b083      	sub	sp, #12
 80018f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018fa:	2300      	movs	r3, #0
 80018fc:	607b      	str	r3, [r7, #4]
 80018fe:	4b10      	ldr	r3, [pc, #64]	; (8001940 <HAL_MspInit+0x4c>)
 8001900:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001902:	4a0f      	ldr	r2, [pc, #60]	; (8001940 <HAL_MspInit+0x4c>)
 8001904:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001908:	6453      	str	r3, [r2, #68]	; 0x44
 800190a:	4b0d      	ldr	r3, [pc, #52]	; (8001940 <HAL_MspInit+0x4c>)
 800190c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800190e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001912:	607b      	str	r3, [r7, #4]
 8001914:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001916:	2300      	movs	r3, #0
 8001918:	603b      	str	r3, [r7, #0]
 800191a:	4b09      	ldr	r3, [pc, #36]	; (8001940 <HAL_MspInit+0x4c>)
 800191c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800191e:	4a08      	ldr	r2, [pc, #32]	; (8001940 <HAL_MspInit+0x4c>)
 8001920:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001924:	6413      	str	r3, [r2, #64]	; 0x40
 8001926:	4b06      	ldr	r3, [pc, #24]	; (8001940 <HAL_MspInit+0x4c>)
 8001928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800192a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800192e:	603b      	str	r3, [r7, #0]
 8001930:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001932:	bf00      	nop
 8001934:	370c      	adds	r7, #12
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr
 800193e:	bf00      	nop
 8001940:	40023800 	.word	0x40023800

08001944 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001948:	bf00      	nop
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr

08001952 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001952:	b480      	push	{r7}
 8001954:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001956:	e7fe      	b.n	8001956 <HardFault_Handler+0x4>

08001958 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800195c:	e7fe      	b.n	800195c <MemManage_Handler+0x4>

0800195e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800195e:	b480      	push	{r7}
 8001960:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001962:	e7fe      	b.n	8001962 <BusFault_Handler+0x4>

08001964 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001968:	e7fe      	b.n	8001968 <UsageFault_Handler+0x4>

0800196a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800196a:	b480      	push	{r7}
 800196c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800196e:	bf00      	nop
 8001970:	46bd      	mov	sp, r7
 8001972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001976:	4770      	bx	lr

08001978 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800197c:	bf00      	nop
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr

08001986 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001986:	b480      	push	{r7}
 8001988:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800198a:	bf00      	nop
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr

08001994 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001998:	f000 fb56 	bl	8002048 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800199c:	bf00      	nop
 800199e:	bd80      	pop	{r7, pc}

080019a0 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80019a4:	4802      	ldr	r0, [pc, #8]	; (80019b0 <TIM1_CC_IRQHandler+0x10>)
 80019a6:	f002 fc94 	bl	80042d2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80019aa:	bf00      	nop
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	200002e0 	.word	0x200002e0

080019b4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80019b8:	4802      	ldr	r0, [pc, #8]	; (80019c4 <TIM3_IRQHandler+0x10>)
 80019ba:	f002 fc8a 	bl	80042d2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80019be:	bf00      	nop
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	200002a0 	.word	0x200002a0

080019c8 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80019cc:	4802      	ldr	r0, [pc, #8]	; (80019d8 <SPI2_IRQHandler+0x10>)
 80019ce:	f001 fd7b 	bl	80034c8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80019d2:	bf00      	nop
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	20000248 	.word	0x20000248

080019dc <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b084      	sub	sp, #16
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80019e4:	4b11      	ldr	r3, [pc, #68]	; (8001a2c <_sbrk+0x50>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d102      	bne.n	80019f2 <_sbrk+0x16>
		heap_end = &end;
 80019ec:	4b0f      	ldr	r3, [pc, #60]	; (8001a2c <_sbrk+0x50>)
 80019ee:	4a10      	ldr	r2, [pc, #64]	; (8001a30 <_sbrk+0x54>)
 80019f0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80019f2:	4b0e      	ldr	r3, [pc, #56]	; (8001a2c <_sbrk+0x50>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80019f8:	4b0c      	ldr	r3, [pc, #48]	; (8001a2c <_sbrk+0x50>)
 80019fa:	681a      	ldr	r2, [r3, #0]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	4413      	add	r3, r2
 8001a00:	466a      	mov	r2, sp
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d907      	bls.n	8001a16 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001a06:	f003 faf7 	bl	8004ff8 <__errno>
 8001a0a:	4602      	mov	r2, r0
 8001a0c:	230c      	movs	r3, #12
 8001a0e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001a10:	f04f 33ff 	mov.w	r3, #4294967295
 8001a14:	e006      	b.n	8001a24 <_sbrk+0x48>
	}

	heap_end += incr;
 8001a16:	4b05      	ldr	r3, [pc, #20]	; (8001a2c <_sbrk+0x50>)
 8001a18:	681a      	ldr	r2, [r3, #0]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	4413      	add	r3, r2
 8001a1e:	4a03      	ldr	r2, [pc, #12]	; (8001a2c <_sbrk+0x50>)
 8001a20:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001a22:	68fb      	ldr	r3, [r7, #12]
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	3710      	adds	r7, #16
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	20000238 	.word	0x20000238
 8001a30:	200003a8 	.word	0x200003a8

08001a34 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a38:	4b08      	ldr	r3, [pc, #32]	; (8001a5c <SystemInit+0x28>)
 8001a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a3e:	4a07      	ldr	r2, [pc, #28]	; (8001a5c <SystemInit+0x28>)
 8001a40:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a44:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001a48:	4b04      	ldr	r3, [pc, #16]	; (8001a5c <SystemInit+0x28>)
 8001a4a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001a4e:	609a      	str	r2, [r3, #8]
#endif
}
 8001a50:	bf00      	nop
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr
 8001a5a:	bf00      	nop
 8001a5c:	e000ed00 	.word	0xe000ed00

08001a60 <MX_TIM1_Init>:
TIM_HandleTypeDef htim9;
TIM_HandleTypeDef htim12;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b08c      	sub	sp, #48	; 0x30
 8001a64:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a66:	f107 030c 	add.w	r3, r7, #12
 8001a6a:	2224      	movs	r2, #36	; 0x24
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f003 faec 	bl	800504c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a74:	1d3b      	adds	r3, r7, #4
 8001a76:	2200      	movs	r2, #0
 8001a78:	601a      	str	r2, [r3, #0]
 8001a7a:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 8001a7c:	4b21      	ldr	r3, [pc, #132]	; (8001b04 <MX_TIM1_Init+0xa4>)
 8001a7e:	4a22      	ldr	r2, [pc, #136]	; (8001b08 <MX_TIM1_Init+0xa8>)
 8001a80:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001a82:	4b20      	ldr	r3, [pc, #128]	; (8001b04 <MX_TIM1_Init+0xa4>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a88:	4b1e      	ldr	r3, [pc, #120]	; (8001b04 <MX_TIM1_Init+0xa4>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0;
 8001a8e:	4b1d      	ldr	r3, [pc, #116]	; (8001b04 <MX_TIM1_Init+0xa4>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a94:	4b1b      	ldr	r3, [pc, #108]	; (8001b04 <MX_TIM1_Init+0xa4>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a9a:	4b1a      	ldr	r3, [pc, #104]	; (8001b04 <MX_TIM1_Init+0xa4>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001aa0:	4b18      	ldr	r3, [pc, #96]	; (8001b04 <MX_TIM1_Init+0xa4>)
 8001aa2:	2280      	movs	r2, #128	; 0x80
 8001aa4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV2;
 8001ab2:	2304      	movs	r3, #4
 8001ab4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001aba:	2300      	movs	r3, #0
 8001abc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV2;
 8001ac2:	2304      	movs	r3, #4
 8001ac4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001aca:	f107 030c 	add.w	r3, r7, #12
 8001ace:	4619      	mov	r1, r3
 8001ad0:	480c      	ldr	r0, [pc, #48]	; (8001b04 <MX_TIM1_Init+0xa4>)
 8001ad2:	f002 fb6c 	bl	80041ae <HAL_TIM_Encoder_Init>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <MX_TIM1_Init+0x80>
  {
    Error_Handler();
 8001adc:	f7ff fe60 	bl	80017a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8001ae0:	2340      	movs	r3, #64	; 0x40
 8001ae2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001ae4:	2380      	movs	r3, #128	; 0x80
 8001ae6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ae8:	1d3b      	adds	r3, r7, #4
 8001aea:	4619      	mov	r1, r3
 8001aec:	4805      	ldr	r0, [pc, #20]	; (8001b04 <MX_TIM1_Init+0xa4>)
 8001aee:	f003 f9f3 	bl	8004ed8 <HAL_TIMEx_MasterConfigSynchronization>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8001af8:	f7ff fe52 	bl	80017a0 <Error_Handler>
  }

}
 8001afc:	bf00      	nop
 8001afe:	3730      	adds	r7, #48	; 0x30
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	200002e0 	.word	0x200002e0
 8001b08:	40010000 	.word	0x40010000

08001b0c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b08c      	sub	sp, #48	; 0x30
 8001b10:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8001b12:	f107 030c 	add.w	r3, r7, #12
 8001b16:	2224      	movs	r2, #36	; 0x24
 8001b18:	2100      	movs	r1, #0
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f003 fa96 	bl	800504c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b20:	1d3b      	adds	r3, r7, #4
 8001b22:	2200      	movs	r2, #0
 8001b24:	601a      	str	r2, [r3, #0]
 8001b26:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 8001b28:	4b20      	ldr	r3, [pc, #128]	; (8001bac <MX_TIM3_Init+0xa0>)
 8001b2a:	4a21      	ldr	r2, [pc, #132]	; (8001bb0 <MX_TIM3_Init+0xa4>)
 8001b2c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001b2e:	4b1f      	ldr	r3, [pc, #124]	; (8001bac <MX_TIM3_Init+0xa0>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b34:	4b1d      	ldr	r3, [pc, #116]	; (8001bac <MX_TIM3_Init+0xa0>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0;
 8001b3a:	4b1c      	ldr	r3, [pc, #112]	; (8001bac <MX_TIM3_Init+0xa0>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b40:	4b1a      	ldr	r3, [pc, #104]	; (8001bac <MX_TIM3_Init+0xa0>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b46:	4b19      	ldr	r3, [pc, #100]	; (8001bac <MX_TIM3_Init+0xa0>)
 8001b48:	2280      	movs	r2, #128	; 0x80
 8001b4a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001b50:	2300      	movs	r3, #0
 8001b52:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b54:	2301      	movs	r3, #1
 8001b56:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV2;
 8001b58:	2304      	movs	r3, #4
 8001b5a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001b60:	2300      	movs	r3, #0
 8001b62:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001b64:	2301      	movs	r3, #1
 8001b66:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV2;
 8001b68:	2304      	movs	r3, #4
 8001b6a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001b70:	f107 030c 	add.w	r3, r7, #12
 8001b74:	4619      	mov	r1, r3
 8001b76:	480d      	ldr	r0, [pc, #52]	; (8001bac <MX_TIM3_Init+0xa0>)
 8001b78:	f002 fb19 	bl	80041ae <HAL_TIM_Encoder_Init>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d001      	beq.n	8001b86 <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 8001b82:	f7ff fe0d 	bl	80017a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 8001b86:	2350      	movs	r3, #80	; 0x50
 8001b88:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001b8a:	2380      	movs	r3, #128	; 0x80
 8001b8c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b8e:	1d3b      	adds	r3, r7, #4
 8001b90:	4619      	mov	r1, r3
 8001b92:	4806      	ldr	r0, [pc, #24]	; (8001bac <MX_TIM3_Init+0xa0>)
 8001b94:	f003 f9a0 	bl	8004ed8 <HAL_TIMEx_MasterConfigSynchronization>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d001      	beq.n	8001ba2 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8001b9e:	f7ff fdff 	bl	80017a0 <Error_Handler>
  }

}
 8001ba2:	bf00      	nop
 8001ba4:	3730      	adds	r7, #48	; 0x30
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	200002a0 	.word	0x200002a0
 8001bb0:	40000400 	.word	0x40000400

08001bb4 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b08c      	sub	sp, #48	; 0x30
 8001bb8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bba:	f107 0320 	add.w	r3, r7, #32
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	601a      	str	r2, [r3, #0]
 8001bc2:	605a      	str	r2, [r3, #4]
 8001bc4:	609a      	str	r2, [r3, #8]
 8001bc6:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bc8:	1d3b      	adds	r3, r7, #4
 8001bca:	2200      	movs	r2, #0
 8001bcc:	601a      	str	r2, [r3, #0]
 8001bce:	605a      	str	r2, [r3, #4]
 8001bd0:	609a      	str	r2, [r3, #8]
 8001bd2:	60da      	str	r2, [r3, #12]
 8001bd4:	611a      	str	r2, [r3, #16]
 8001bd6:	615a      	str	r2, [r3, #20]
 8001bd8:	619a      	str	r2, [r3, #24]

  htim9.Instance = TIM9;
 8001bda:	4b24      	ldr	r3, [pc, #144]	; (8001c6c <MX_TIM9_Init+0xb8>)
 8001bdc:	4a24      	ldr	r2, [pc, #144]	; (8001c70 <MX_TIM9_Init+0xbc>)
 8001bde:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 1;
 8001be0:	4b22      	ldr	r3, [pc, #136]	; (8001c6c <MX_TIM9_Init+0xb8>)
 8001be2:	2201      	movs	r2, #1
 8001be4:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001be6:	4b21      	ldr	r3, [pc, #132]	; (8001c6c <MX_TIM9_Init+0xb8>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 4199;
 8001bec:	4b1f      	ldr	r3, [pc, #124]	; (8001c6c <MX_TIM9_Init+0xb8>)
 8001bee:	f241 0267 	movw	r2, #4199	; 0x1067
 8001bf2:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bf4:	4b1d      	ldr	r3, [pc, #116]	; (8001c6c <MX_TIM9_Init+0xb8>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bfa:	4b1c      	ldr	r3, [pc, #112]	; (8001c6c <MX_TIM9_Init+0xb8>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001c00:	481a      	ldr	r0, [pc, #104]	; (8001c6c <MX_TIM9_Init+0xb8>)
 8001c02:	f002 fa3f 	bl	8004084 <HAL_TIM_Base_Init>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8001c0c:	f7ff fdc8 	bl	80017a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c14:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001c16:	f107 0320 	add.w	r3, r7, #32
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	4813      	ldr	r0, [pc, #76]	; (8001c6c <MX_TIM9_Init+0xb8>)
 8001c1e:	f002 fd87 	bl	8004730 <HAL_TIM_ConfigClockSource>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8001c28:	f7ff fdba 	bl	80017a0 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim9) != HAL_OK)
 8001c2c:	480f      	ldr	r0, [pc, #60]	; (8001c6c <MX_TIM9_Init+0xb8>)
 8001c2e:	f002 fa54 	bl	80040da <HAL_TIM_OC_Init>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d001      	beq.n	8001c3c <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8001c38:	f7ff fdb2 	bl	80017a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001c40:	2300      	movs	r3, #0
 8001c42:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c44:	2300      	movs	r3, #0
 8001c46:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c4c:	1d3b      	adds	r3, r7, #4
 8001c4e:	2200      	movs	r2, #0
 8001c50:	4619      	mov	r1, r3
 8001c52:	4806      	ldr	r0, [pc, #24]	; (8001c6c <MX_TIM9_Init+0xb8>)
 8001c54:	f002 fc46 	bl	80044e4 <HAL_TIM_OC_ConfigChannel>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d001      	beq.n	8001c62 <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 8001c5e:	f7ff fd9f 	bl	80017a0 <Error_Handler>
  }

}
 8001c62:	bf00      	nop
 8001c64:	3730      	adds	r7, #48	; 0x30
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	20000320 	.word	0x20000320
 8001c70:	40014000 	.word	0x40014000

08001c74 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b08c      	sub	sp, #48	; 0x30
 8001c78:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c7a:	f107 0320 	add.w	r3, r7, #32
 8001c7e:	2200      	movs	r2, #0
 8001c80:	601a      	str	r2, [r3, #0]
 8001c82:	605a      	str	r2, [r3, #4]
 8001c84:	609a      	str	r2, [r3, #8]
 8001c86:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c88:	1d3b      	adds	r3, r7, #4
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	601a      	str	r2, [r3, #0]
 8001c8e:	605a      	str	r2, [r3, #4]
 8001c90:	609a      	str	r2, [r3, #8]
 8001c92:	60da      	str	r2, [r3, #12]
 8001c94:	611a      	str	r2, [r3, #16]
 8001c96:	615a      	str	r2, [r3, #20]
 8001c98:	619a      	str	r2, [r3, #24]

  htim12.Instance = TIM12;
 8001c9a:	4b2b      	ldr	r3, [pc, #172]	; (8001d48 <MX_TIM12_Init+0xd4>)
 8001c9c:	4a2b      	ldr	r2, [pc, #172]	; (8001d4c <MX_TIM12_Init+0xd8>)
 8001c9e:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 1;
 8001ca0:	4b29      	ldr	r3, [pc, #164]	; (8001d48 <MX_TIM12_Init+0xd4>)
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ca6:	4b28      	ldr	r3, [pc, #160]	; (8001d48 <MX_TIM12_Init+0xd4>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 2799;
 8001cac:	4b26      	ldr	r3, [pc, #152]	; (8001d48 <MX_TIM12_Init+0xd4>)
 8001cae:	f640 22ef 	movw	r2, #2799	; 0xaef
 8001cb2:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cb4:	4b24      	ldr	r3, [pc, #144]	; (8001d48 <MX_TIM12_Init+0xd4>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cba:	4b23      	ldr	r3, [pc, #140]	; (8001d48 <MX_TIM12_Init+0xd4>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8001cc0:	4821      	ldr	r0, [pc, #132]	; (8001d48 <MX_TIM12_Init+0xd4>)
 8001cc2:	f002 f9df 	bl	8004084 <HAL_TIM_Base_Init>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d001      	beq.n	8001cd0 <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 8001ccc:	f7ff fd68 	bl	80017a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cd0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cd4:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8001cd6:	f107 0320 	add.w	r3, r7, #32
 8001cda:	4619      	mov	r1, r3
 8001cdc:	481a      	ldr	r0, [pc, #104]	; (8001d48 <MX_TIM12_Init+0xd4>)
 8001cde:	f002 fd27 	bl	8004730 <HAL_TIM_ConfigClockSource>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d001      	beq.n	8001cec <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 8001ce8:	f7ff fd5a 	bl	80017a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001cec:	4816      	ldr	r0, [pc, #88]	; (8001d48 <MX_TIM12_Init+0xd4>)
 8001cee:	f002 fa29 	bl	8004144 <HAL_TIM_PWM_Init>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d001      	beq.n	8001cfc <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 8001cf8:	f7ff fd52 	bl	80017a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cfc:	2360      	movs	r3, #96	; 0x60
 8001cfe:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001d00:	2300      	movs	r3, #0
 8001d02:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d04:	2300      	movs	r3, #0
 8001d06:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d0c:	1d3b      	adds	r3, r7, #4
 8001d0e:	2200      	movs	r2, #0
 8001d10:	4619      	mov	r1, r3
 8001d12:	480d      	ldr	r0, [pc, #52]	; (8001d48 <MX_TIM12_Init+0xd4>)
 8001d14:	f002 fc46 	bl	80045a4 <HAL_TIM_PWM_ConfigChannel>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d001      	beq.n	8001d22 <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 8001d1e:	f7ff fd3f 	bl	80017a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d22:	1d3b      	adds	r3, r7, #4
 8001d24:	2204      	movs	r2, #4
 8001d26:	4619      	mov	r1, r3
 8001d28:	4807      	ldr	r0, [pc, #28]	; (8001d48 <MX_TIM12_Init+0xd4>)
 8001d2a:	f002 fc3b 	bl	80045a4 <HAL_TIM_PWM_ConfigChannel>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d001      	beq.n	8001d38 <MX_TIM12_Init+0xc4>
  {
    Error_Handler();
 8001d34:	f7ff fd34 	bl	80017a0 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim12);
 8001d38:	4803      	ldr	r0, [pc, #12]	; (8001d48 <MX_TIM12_Init+0xd4>)
 8001d3a:	f000 f8cf 	bl	8001edc <HAL_TIM_MspPostInit>

}
 8001d3e:	bf00      	nop
 8001d40:	3730      	adds	r7, #48	; 0x30
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	20000360 	.word	0x20000360
 8001d4c:	40001800 	.word	0x40001800

08001d50 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b08c      	sub	sp, #48	; 0x30
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d58:	f107 031c 	add.w	r3, r7, #28
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	601a      	str	r2, [r3, #0]
 8001d60:	605a      	str	r2, [r3, #4]
 8001d62:	609a      	str	r2, [r3, #8]
 8001d64:	60da      	str	r2, [r3, #12]
 8001d66:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a3a      	ldr	r2, [pc, #232]	; (8001e58 <HAL_TIM_Encoder_MspInit+0x108>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d135      	bne.n	8001dde <HAL_TIM_Encoder_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001d72:	2300      	movs	r3, #0
 8001d74:	61bb      	str	r3, [r7, #24]
 8001d76:	4b39      	ldr	r3, [pc, #228]	; (8001e5c <HAL_TIM_Encoder_MspInit+0x10c>)
 8001d78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d7a:	4a38      	ldr	r2, [pc, #224]	; (8001e5c <HAL_TIM_Encoder_MspInit+0x10c>)
 8001d7c:	f043 0301 	orr.w	r3, r3, #1
 8001d80:	6453      	str	r3, [r2, #68]	; 0x44
 8001d82:	4b36      	ldr	r3, [pc, #216]	; (8001e5c <HAL_TIM_Encoder_MspInit+0x10c>)
 8001d84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d86:	f003 0301 	and.w	r3, r3, #1
 8001d8a:	61bb      	str	r3, [r7, #24]
 8001d8c:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d8e:	2300      	movs	r3, #0
 8001d90:	617b      	str	r3, [r7, #20]
 8001d92:	4b32      	ldr	r3, [pc, #200]	; (8001e5c <HAL_TIM_Encoder_MspInit+0x10c>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d96:	4a31      	ldr	r2, [pc, #196]	; (8001e5c <HAL_TIM_Encoder_MspInit+0x10c>)
 8001d98:	f043 0310 	orr.w	r3, r3, #16
 8001d9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d9e:	4b2f      	ldr	r3, [pc, #188]	; (8001e5c <HAL_TIM_Encoder_MspInit+0x10c>)
 8001da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da2:	f003 0310 	and.w	r3, r3, #16
 8001da6:	617b      	str	r3, [r7, #20]
 8001da8:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration    
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8001daa:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8001dae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db0:	2302      	movs	r3, #2
 8001db2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001db4:	2301      	movs	r3, #1
 8001db6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001db8:	2302      	movs	r3, #2
 8001dba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001dc0:	f107 031c 	add.w	r3, r7, #28
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	4826      	ldr	r0, [pc, #152]	; (8001e60 <HAL_TIM_Encoder_MspInit+0x110>)
 8001dc8:	f000 fa92 	bl	80022f0 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8001dcc:	2200      	movs	r2, #0
 8001dce:	2100      	movs	r1, #0
 8001dd0:	201b      	movs	r0, #27
 8001dd2:	f000 fa34 	bl	800223e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001dd6:	201b      	movs	r0, #27
 8001dd8:	f000 fa4d 	bl	8002276 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001ddc:	e038      	b.n	8001e50 <HAL_TIM_Encoder_MspInit+0x100>
  else if(tim_encoderHandle->Instance==TIM3)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a20      	ldr	r2, [pc, #128]	; (8001e64 <HAL_TIM_Encoder_MspInit+0x114>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d133      	bne.n	8001e50 <HAL_TIM_Encoder_MspInit+0x100>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001de8:	2300      	movs	r3, #0
 8001dea:	613b      	str	r3, [r7, #16]
 8001dec:	4b1b      	ldr	r3, [pc, #108]	; (8001e5c <HAL_TIM_Encoder_MspInit+0x10c>)
 8001dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df0:	4a1a      	ldr	r2, [pc, #104]	; (8001e5c <HAL_TIM_Encoder_MspInit+0x10c>)
 8001df2:	f043 0302 	orr.w	r3, r3, #2
 8001df6:	6413      	str	r3, [r2, #64]	; 0x40
 8001df8:	4b18      	ldr	r3, [pc, #96]	; (8001e5c <HAL_TIM_Encoder_MspInit+0x10c>)
 8001dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfc:	f003 0302 	and.w	r3, r3, #2
 8001e00:	613b      	str	r3, [r7, #16]
 8001e02:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e04:	2300      	movs	r3, #0
 8001e06:	60fb      	str	r3, [r7, #12]
 8001e08:	4b14      	ldr	r3, [pc, #80]	; (8001e5c <HAL_TIM_Encoder_MspInit+0x10c>)
 8001e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0c:	4a13      	ldr	r2, [pc, #76]	; (8001e5c <HAL_TIM_Encoder_MspInit+0x10c>)
 8001e0e:	f043 0304 	orr.w	r3, r3, #4
 8001e12:	6313      	str	r3, [r2, #48]	; 0x30
 8001e14:	4b11      	ldr	r3, [pc, #68]	; (8001e5c <HAL_TIM_Encoder_MspInit+0x10c>)
 8001e16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e18:	f003 0304 	and.w	r3, r3, #4
 8001e1c:	60fb      	str	r3, [r7, #12]
 8001e1e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e20:	23c0      	movs	r3, #192	; 0xc0
 8001e22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e24:	2302      	movs	r3, #2
 8001e26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e2c:	2302      	movs	r3, #2
 8001e2e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001e30:	2302      	movs	r3, #2
 8001e32:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e34:	f107 031c 	add.w	r3, r7, #28
 8001e38:	4619      	mov	r1, r3
 8001e3a:	480b      	ldr	r0, [pc, #44]	; (8001e68 <HAL_TIM_Encoder_MspInit+0x118>)
 8001e3c:	f000 fa58 	bl	80022f0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001e40:	2200      	movs	r2, #0
 8001e42:	2100      	movs	r1, #0
 8001e44:	201d      	movs	r0, #29
 8001e46:	f000 f9fa 	bl	800223e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001e4a:	201d      	movs	r0, #29
 8001e4c:	f000 fa13 	bl	8002276 <HAL_NVIC_EnableIRQ>
}
 8001e50:	bf00      	nop
 8001e52:	3730      	adds	r7, #48	; 0x30
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	40010000 	.word	0x40010000
 8001e5c:	40023800 	.word	0x40023800
 8001e60:	40021000 	.word	0x40021000
 8001e64:	40000400 	.word	0x40000400
 8001e68:	40020800 	.word	0x40020800

08001e6c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b085      	sub	sp, #20
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM9)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a15      	ldr	r2, [pc, #84]	; (8001ed0 <HAL_TIM_Base_MspInit+0x64>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d10e      	bne.n	8001e9c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM9_MspInit 0 */

  /* USER CODE END TIM9_MspInit 0 */
    /* TIM9 clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 8001e7e:	2300      	movs	r3, #0
 8001e80:	60fb      	str	r3, [r7, #12]
 8001e82:	4b14      	ldr	r3, [pc, #80]	; (8001ed4 <HAL_TIM_Base_MspInit+0x68>)
 8001e84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e86:	4a13      	ldr	r2, [pc, #76]	; (8001ed4 <HAL_TIM_Base_MspInit+0x68>)
 8001e88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e8c:	6453      	str	r3, [r2, #68]	; 0x44
 8001e8e:	4b11      	ldr	r3, [pc, #68]	; (8001ed4 <HAL_TIM_Base_MspInit+0x68>)
 8001e90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e96:	60fb      	str	r3, [r7, #12]
 8001e98:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM12_CLK_ENABLE();
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8001e9a:	e012      	b.n	8001ec2 <HAL_TIM_Base_MspInit+0x56>
  else if(tim_baseHandle->Instance==TIM12)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4a0d      	ldr	r2, [pc, #52]	; (8001ed8 <HAL_TIM_Base_MspInit+0x6c>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d10d      	bne.n	8001ec2 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	60bb      	str	r3, [r7, #8]
 8001eaa:	4b0a      	ldr	r3, [pc, #40]	; (8001ed4 <HAL_TIM_Base_MspInit+0x68>)
 8001eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eae:	4a09      	ldr	r2, [pc, #36]	; (8001ed4 <HAL_TIM_Base_MspInit+0x68>)
 8001eb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001eb4:	6413      	str	r3, [r2, #64]	; 0x40
 8001eb6:	4b07      	ldr	r3, [pc, #28]	; (8001ed4 <HAL_TIM_Base_MspInit+0x68>)
 8001eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ebe:	60bb      	str	r3, [r7, #8]
 8001ec0:	68bb      	ldr	r3, [r7, #8]
}
 8001ec2:	bf00      	nop
 8001ec4:	3714      	adds	r7, #20
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr
 8001ece:	bf00      	nop
 8001ed0:	40014000 	.word	0x40014000
 8001ed4:	40023800 	.word	0x40023800
 8001ed8:	40001800 	.word	0x40001800

08001edc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b088      	sub	sp, #32
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee4:	f107 030c 	add.w	r3, r7, #12
 8001ee8:	2200      	movs	r2, #0
 8001eea:	601a      	str	r2, [r3, #0]
 8001eec:	605a      	str	r2, [r3, #4]
 8001eee:	609a      	str	r2, [r3, #8]
 8001ef0:	60da      	str	r2, [r3, #12]
 8001ef2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM12)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a12      	ldr	r2, [pc, #72]	; (8001f44 <HAL_TIM_MspPostInit+0x68>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d11e      	bne.n	8001f3c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM12_MspPostInit 0 */

  /* USER CODE END TIM12_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001efe:	2300      	movs	r3, #0
 8001f00:	60bb      	str	r3, [r7, #8]
 8001f02:	4b11      	ldr	r3, [pc, #68]	; (8001f48 <HAL_TIM_MspPostInit+0x6c>)
 8001f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f06:	4a10      	ldr	r2, [pc, #64]	; (8001f48 <HAL_TIM_MspPostInit+0x6c>)
 8001f08:	f043 0302 	orr.w	r3, r3, #2
 8001f0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f0e:	4b0e      	ldr	r3, [pc, #56]	; (8001f48 <HAL_TIM_MspPostInit+0x6c>)
 8001f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f12:	f003 0302 	and.w	r3, r3, #2
 8001f16:	60bb      	str	r3, [r7, #8]
 8001f18:	68bb      	ldr	r3, [r7, #8]
    /**TIM12 GPIO Configuration    
    PB14     ------> TIM12_CH1
    PB15     ------> TIM12_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001f1a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001f1e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f20:	2302      	movs	r3, #2
 8001f22:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f24:	2300      	movs	r3, #0
 8001f26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8001f2c:	2309      	movs	r3, #9
 8001f2e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f30:	f107 030c 	add.w	r3, r7, #12
 8001f34:	4619      	mov	r1, r3
 8001f36:	4805      	ldr	r0, [pc, #20]	; (8001f4c <HAL_TIM_MspPostInit+0x70>)
 8001f38:	f000 f9da 	bl	80022f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8001f3c:	bf00      	nop
 8001f3e:	3720      	adds	r7, #32
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	40001800 	.word	0x40001800
 8001f48:	40023800 	.word	0x40023800
 8001f4c:	40020400 	.word	0x40020400

08001f50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001f50:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f88 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001f54:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001f56:	e003      	b.n	8001f60 <LoopCopyDataInit>

08001f58 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001f58:	4b0c      	ldr	r3, [pc, #48]	; (8001f8c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001f5a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001f5c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001f5e:	3104      	adds	r1, #4

08001f60 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001f60:	480b      	ldr	r0, [pc, #44]	; (8001f90 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001f62:	4b0c      	ldr	r3, [pc, #48]	; (8001f94 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001f64:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001f66:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001f68:	d3f6      	bcc.n	8001f58 <CopyDataInit>
  ldr  r2, =_sbss
 8001f6a:	4a0b      	ldr	r2, [pc, #44]	; (8001f98 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001f6c:	e002      	b.n	8001f74 <LoopFillZerobss>

08001f6e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001f6e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001f70:	f842 3b04 	str.w	r3, [r2], #4

08001f74 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001f74:	4b09      	ldr	r3, [pc, #36]	; (8001f9c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001f76:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001f78:	d3f9      	bcc.n	8001f6e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001f7a:	f7ff fd5b 	bl	8001a34 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f7e:	f003 f841 	bl	8005004 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f82:	f7ff fa2b 	bl	80013dc <main>
  bx  lr    
 8001f86:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001f88:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001f8c:	08006f20 	.word	0x08006f20
  ldr  r0, =_sdata
 8001f90:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001f94:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8001f98:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 8001f9c:	200003a8 	.word	0x200003a8

08001fa0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fa0:	e7fe      	b.n	8001fa0 <ADC_IRQHandler>
	...

08001fa4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001fa8:	4b0e      	ldr	r3, [pc, #56]	; (8001fe4 <HAL_Init+0x40>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a0d      	ldr	r2, [pc, #52]	; (8001fe4 <HAL_Init+0x40>)
 8001fae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fb2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001fb4:	4b0b      	ldr	r3, [pc, #44]	; (8001fe4 <HAL_Init+0x40>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a0a      	ldr	r2, [pc, #40]	; (8001fe4 <HAL_Init+0x40>)
 8001fba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001fbe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fc0:	4b08      	ldr	r3, [pc, #32]	; (8001fe4 <HAL_Init+0x40>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a07      	ldr	r2, [pc, #28]	; (8001fe4 <HAL_Init+0x40>)
 8001fc6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fcc:	2003      	movs	r0, #3
 8001fce:	f000 f92b 	bl	8002228 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fd2:	2000      	movs	r0, #0
 8001fd4:	f000 f808 	bl	8001fe8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fd8:	f7ff fc8c 	bl	80018f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fdc:	2300      	movs	r3, #0
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	40023c00 	.word	0x40023c00

08001fe8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ff0:	4b12      	ldr	r3, [pc, #72]	; (800203c <HAL_InitTick+0x54>)
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	4b12      	ldr	r3, [pc, #72]	; (8002040 <HAL_InitTick+0x58>)
 8001ff6:	781b      	ldrb	r3, [r3, #0]
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ffe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002002:	fbb2 f3f3 	udiv	r3, r2, r3
 8002006:	4618      	mov	r0, r3
 8002008:	f000 f943 	bl	8002292 <HAL_SYSTICK_Config>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d001      	beq.n	8002016 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002012:	2301      	movs	r3, #1
 8002014:	e00e      	b.n	8002034 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2b0f      	cmp	r3, #15
 800201a:	d80a      	bhi.n	8002032 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800201c:	2200      	movs	r2, #0
 800201e:	6879      	ldr	r1, [r7, #4]
 8002020:	f04f 30ff 	mov.w	r0, #4294967295
 8002024:	f000 f90b 	bl	800223e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002028:	4a06      	ldr	r2, [pc, #24]	; (8002044 <HAL_InitTick+0x5c>)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800202e:	2300      	movs	r3, #0
 8002030:	e000      	b.n	8002034 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002032:	2301      	movs	r3, #1
}
 8002034:	4618      	mov	r0, r3
 8002036:	3708      	adds	r7, #8
 8002038:	46bd      	mov	sp, r7
 800203a:	bd80      	pop	{r7, pc}
 800203c:	20000000 	.word	0x20000000
 8002040:	20000008 	.word	0x20000008
 8002044:	20000004 	.word	0x20000004

08002048 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800204c:	4b06      	ldr	r3, [pc, #24]	; (8002068 <HAL_IncTick+0x20>)
 800204e:	781b      	ldrb	r3, [r3, #0]
 8002050:	461a      	mov	r2, r3
 8002052:	4b06      	ldr	r3, [pc, #24]	; (800206c <HAL_IncTick+0x24>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4413      	add	r3, r2
 8002058:	4a04      	ldr	r2, [pc, #16]	; (800206c <HAL_IncTick+0x24>)
 800205a:	6013      	str	r3, [r2, #0]
}
 800205c:	bf00      	nop
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop
 8002068:	20000008 	.word	0x20000008
 800206c:	200003a0 	.word	0x200003a0

08002070 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0
  return uwTick;
 8002074:	4b03      	ldr	r3, [pc, #12]	; (8002084 <HAL_GetTick+0x14>)
 8002076:	681b      	ldr	r3, [r3, #0]
}
 8002078:	4618      	mov	r0, r3
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr
 8002082:	bf00      	nop
 8002084:	200003a0 	.word	0x200003a0

08002088 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002088:	b480      	push	{r7}
 800208a:	b085      	sub	sp, #20
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	f003 0307 	and.w	r3, r3, #7
 8002096:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002098:	4b0c      	ldr	r3, [pc, #48]	; (80020cc <__NVIC_SetPriorityGrouping+0x44>)
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800209e:	68ba      	ldr	r2, [r7, #8]
 80020a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020a4:	4013      	ands	r3, r2
 80020a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020ba:	4a04      	ldr	r2, [pc, #16]	; (80020cc <__NVIC_SetPriorityGrouping+0x44>)
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	60d3      	str	r3, [r2, #12]
}
 80020c0:	bf00      	nop
 80020c2:	3714      	adds	r7, #20
 80020c4:	46bd      	mov	sp, r7
 80020c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ca:	4770      	bx	lr
 80020cc:	e000ed00 	.word	0xe000ed00

080020d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020d4:	4b04      	ldr	r3, [pc, #16]	; (80020e8 <__NVIC_GetPriorityGrouping+0x18>)
 80020d6:	68db      	ldr	r3, [r3, #12]
 80020d8:	0a1b      	lsrs	r3, r3, #8
 80020da:	f003 0307 	and.w	r3, r3, #7
}
 80020de:	4618      	mov	r0, r3
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr
 80020e8:	e000ed00 	.word	0xe000ed00

080020ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b083      	sub	sp, #12
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	4603      	mov	r3, r0
 80020f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	db0b      	blt.n	8002116 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020fe:	79fb      	ldrb	r3, [r7, #7]
 8002100:	f003 021f 	and.w	r2, r3, #31
 8002104:	4907      	ldr	r1, [pc, #28]	; (8002124 <__NVIC_EnableIRQ+0x38>)
 8002106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800210a:	095b      	lsrs	r3, r3, #5
 800210c:	2001      	movs	r0, #1
 800210e:	fa00 f202 	lsl.w	r2, r0, r2
 8002112:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002116:	bf00      	nop
 8002118:	370c      	adds	r7, #12
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr
 8002122:	bf00      	nop
 8002124:	e000e100 	.word	0xe000e100

08002128 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002128:	b480      	push	{r7}
 800212a:	b083      	sub	sp, #12
 800212c:	af00      	add	r7, sp, #0
 800212e:	4603      	mov	r3, r0
 8002130:	6039      	str	r1, [r7, #0]
 8002132:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002134:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002138:	2b00      	cmp	r3, #0
 800213a:	db0a      	blt.n	8002152 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	b2da      	uxtb	r2, r3
 8002140:	490c      	ldr	r1, [pc, #48]	; (8002174 <__NVIC_SetPriority+0x4c>)
 8002142:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002146:	0112      	lsls	r2, r2, #4
 8002148:	b2d2      	uxtb	r2, r2
 800214a:	440b      	add	r3, r1
 800214c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002150:	e00a      	b.n	8002168 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	b2da      	uxtb	r2, r3
 8002156:	4908      	ldr	r1, [pc, #32]	; (8002178 <__NVIC_SetPriority+0x50>)
 8002158:	79fb      	ldrb	r3, [r7, #7]
 800215a:	f003 030f 	and.w	r3, r3, #15
 800215e:	3b04      	subs	r3, #4
 8002160:	0112      	lsls	r2, r2, #4
 8002162:	b2d2      	uxtb	r2, r2
 8002164:	440b      	add	r3, r1
 8002166:	761a      	strb	r2, [r3, #24]
}
 8002168:	bf00      	nop
 800216a:	370c      	adds	r7, #12
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr
 8002174:	e000e100 	.word	0xe000e100
 8002178:	e000ed00 	.word	0xe000ed00

0800217c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800217c:	b480      	push	{r7}
 800217e:	b089      	sub	sp, #36	; 0x24
 8002180:	af00      	add	r7, sp, #0
 8002182:	60f8      	str	r0, [r7, #12]
 8002184:	60b9      	str	r1, [r7, #8]
 8002186:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	f003 0307 	and.w	r3, r3, #7
 800218e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002190:	69fb      	ldr	r3, [r7, #28]
 8002192:	f1c3 0307 	rsb	r3, r3, #7
 8002196:	2b04      	cmp	r3, #4
 8002198:	bf28      	it	cs
 800219a:	2304      	movcs	r3, #4
 800219c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800219e:	69fb      	ldr	r3, [r7, #28]
 80021a0:	3304      	adds	r3, #4
 80021a2:	2b06      	cmp	r3, #6
 80021a4:	d902      	bls.n	80021ac <NVIC_EncodePriority+0x30>
 80021a6:	69fb      	ldr	r3, [r7, #28]
 80021a8:	3b03      	subs	r3, #3
 80021aa:	e000      	b.n	80021ae <NVIC_EncodePriority+0x32>
 80021ac:	2300      	movs	r3, #0
 80021ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021b0:	f04f 32ff 	mov.w	r2, #4294967295
 80021b4:	69bb      	ldr	r3, [r7, #24]
 80021b6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ba:	43da      	mvns	r2, r3
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	401a      	ands	r2, r3
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021c4:	f04f 31ff 	mov.w	r1, #4294967295
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	fa01 f303 	lsl.w	r3, r1, r3
 80021ce:	43d9      	mvns	r1, r3
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021d4:	4313      	orrs	r3, r2
         );
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3724      	adds	r7, #36	; 0x24
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr
	...

080021e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	3b01      	subs	r3, #1
 80021f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021f4:	d301      	bcc.n	80021fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021f6:	2301      	movs	r3, #1
 80021f8:	e00f      	b.n	800221a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021fa:	4a0a      	ldr	r2, [pc, #40]	; (8002224 <SysTick_Config+0x40>)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	3b01      	subs	r3, #1
 8002200:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002202:	210f      	movs	r1, #15
 8002204:	f04f 30ff 	mov.w	r0, #4294967295
 8002208:	f7ff ff8e 	bl	8002128 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800220c:	4b05      	ldr	r3, [pc, #20]	; (8002224 <SysTick_Config+0x40>)
 800220e:	2200      	movs	r2, #0
 8002210:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002212:	4b04      	ldr	r3, [pc, #16]	; (8002224 <SysTick_Config+0x40>)
 8002214:	2207      	movs	r2, #7
 8002216:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002218:	2300      	movs	r3, #0
}
 800221a:	4618      	mov	r0, r3
 800221c:	3708      	adds	r7, #8
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	e000e010 	.word	0xe000e010

08002228 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b082      	sub	sp, #8
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002230:	6878      	ldr	r0, [r7, #4]
 8002232:	f7ff ff29 	bl	8002088 <__NVIC_SetPriorityGrouping>
}
 8002236:	bf00      	nop
 8002238:	3708      	adds	r7, #8
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}

0800223e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800223e:	b580      	push	{r7, lr}
 8002240:	b086      	sub	sp, #24
 8002242:	af00      	add	r7, sp, #0
 8002244:	4603      	mov	r3, r0
 8002246:	60b9      	str	r1, [r7, #8]
 8002248:	607a      	str	r2, [r7, #4]
 800224a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800224c:	2300      	movs	r3, #0
 800224e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002250:	f7ff ff3e 	bl	80020d0 <__NVIC_GetPriorityGrouping>
 8002254:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002256:	687a      	ldr	r2, [r7, #4]
 8002258:	68b9      	ldr	r1, [r7, #8]
 800225a:	6978      	ldr	r0, [r7, #20]
 800225c:	f7ff ff8e 	bl	800217c <NVIC_EncodePriority>
 8002260:	4602      	mov	r2, r0
 8002262:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002266:	4611      	mov	r1, r2
 8002268:	4618      	mov	r0, r3
 800226a:	f7ff ff5d 	bl	8002128 <__NVIC_SetPriority>
}
 800226e:	bf00      	nop
 8002270:	3718      	adds	r7, #24
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}

08002276 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002276:	b580      	push	{r7, lr}
 8002278:	b082      	sub	sp, #8
 800227a:	af00      	add	r7, sp, #0
 800227c:	4603      	mov	r3, r0
 800227e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002280:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002284:	4618      	mov	r0, r3
 8002286:	f7ff ff31 	bl	80020ec <__NVIC_EnableIRQ>
}
 800228a:	bf00      	nop
 800228c:	3708      	adds	r7, #8
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}

08002292 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002292:	b580      	push	{r7, lr}
 8002294:	b082      	sub	sp, #8
 8002296:	af00      	add	r7, sp, #0
 8002298:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800229a:	6878      	ldr	r0, [r7, #4]
 800229c:	f7ff ffa2 	bl	80021e4 <SysTick_Config>
 80022a0:	4603      	mov	r3, r0
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3708      	adds	r7, #8
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}

080022aa <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80022aa:	b480      	push	{r7}
 80022ac:	b083      	sub	sp, #12
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	2b02      	cmp	r3, #2
 80022bc:	d004      	beq.n	80022c8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2280      	movs	r2, #128	; 0x80
 80022c2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80022c4:	2301      	movs	r3, #1
 80022c6:	e00c      	b.n	80022e2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2205      	movs	r2, #5
 80022cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	681a      	ldr	r2, [r3, #0]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f022 0201 	bic.w	r2, r2, #1
 80022de:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80022e0:	2300      	movs	r3, #0
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	370c      	adds	r7, #12
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr
	...

080022f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b089      	sub	sp, #36	; 0x24
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
 80022f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80022fa:	2300      	movs	r3, #0
 80022fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80022fe:	2300      	movs	r3, #0
 8002300:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002302:	2300      	movs	r3, #0
 8002304:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002306:	2300      	movs	r3, #0
 8002308:	61fb      	str	r3, [r7, #28]
 800230a:	e16b      	b.n	80025e4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800230c:	2201      	movs	r2, #1
 800230e:	69fb      	ldr	r3, [r7, #28]
 8002310:	fa02 f303 	lsl.w	r3, r2, r3
 8002314:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	697a      	ldr	r2, [r7, #20]
 800231c:	4013      	ands	r3, r2
 800231e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002320:	693a      	ldr	r2, [r7, #16]
 8002322:	697b      	ldr	r3, [r7, #20]
 8002324:	429a      	cmp	r2, r3
 8002326:	f040 815a 	bne.w	80025de <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	2b01      	cmp	r3, #1
 8002330:	d00b      	beq.n	800234a <HAL_GPIO_Init+0x5a>
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	2b02      	cmp	r3, #2
 8002338:	d007      	beq.n	800234a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800233e:	2b11      	cmp	r3, #17
 8002340:	d003      	beq.n	800234a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	2b12      	cmp	r3, #18
 8002348:	d130      	bne.n	80023ac <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002350:	69fb      	ldr	r3, [r7, #28]
 8002352:	005b      	lsls	r3, r3, #1
 8002354:	2203      	movs	r2, #3
 8002356:	fa02 f303 	lsl.w	r3, r2, r3
 800235a:	43db      	mvns	r3, r3
 800235c:	69ba      	ldr	r2, [r7, #24]
 800235e:	4013      	ands	r3, r2
 8002360:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	68da      	ldr	r2, [r3, #12]
 8002366:	69fb      	ldr	r3, [r7, #28]
 8002368:	005b      	lsls	r3, r3, #1
 800236a:	fa02 f303 	lsl.w	r3, r2, r3
 800236e:	69ba      	ldr	r2, [r7, #24]
 8002370:	4313      	orrs	r3, r2
 8002372:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	69ba      	ldr	r2, [r7, #24]
 8002378:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002380:	2201      	movs	r2, #1
 8002382:	69fb      	ldr	r3, [r7, #28]
 8002384:	fa02 f303 	lsl.w	r3, r2, r3
 8002388:	43db      	mvns	r3, r3
 800238a:	69ba      	ldr	r2, [r7, #24]
 800238c:	4013      	ands	r3, r2
 800238e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	091b      	lsrs	r3, r3, #4
 8002396:	f003 0201 	and.w	r2, r3, #1
 800239a:	69fb      	ldr	r3, [r7, #28]
 800239c:	fa02 f303 	lsl.w	r3, r2, r3
 80023a0:	69ba      	ldr	r2, [r7, #24]
 80023a2:	4313      	orrs	r3, r2
 80023a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	69ba      	ldr	r2, [r7, #24]
 80023aa:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	68db      	ldr	r3, [r3, #12]
 80023b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	005b      	lsls	r3, r3, #1
 80023b6:	2203      	movs	r2, #3
 80023b8:	fa02 f303 	lsl.w	r3, r2, r3
 80023bc:	43db      	mvns	r3, r3
 80023be:	69ba      	ldr	r2, [r7, #24]
 80023c0:	4013      	ands	r3, r2
 80023c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	689a      	ldr	r2, [r3, #8]
 80023c8:	69fb      	ldr	r3, [r7, #28]
 80023ca:	005b      	lsls	r3, r3, #1
 80023cc:	fa02 f303 	lsl.w	r3, r2, r3
 80023d0:	69ba      	ldr	r2, [r7, #24]
 80023d2:	4313      	orrs	r3, r2
 80023d4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	69ba      	ldr	r2, [r7, #24]
 80023da:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	2b02      	cmp	r3, #2
 80023e2:	d003      	beq.n	80023ec <HAL_GPIO_Init+0xfc>
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	2b12      	cmp	r3, #18
 80023ea:	d123      	bne.n	8002434 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80023ec:	69fb      	ldr	r3, [r7, #28]
 80023ee:	08da      	lsrs	r2, r3, #3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	3208      	adds	r2, #8
 80023f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	f003 0307 	and.w	r3, r3, #7
 8002400:	009b      	lsls	r3, r3, #2
 8002402:	220f      	movs	r2, #15
 8002404:	fa02 f303 	lsl.w	r3, r2, r3
 8002408:	43db      	mvns	r3, r3
 800240a:	69ba      	ldr	r2, [r7, #24]
 800240c:	4013      	ands	r3, r2
 800240e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	691a      	ldr	r2, [r3, #16]
 8002414:	69fb      	ldr	r3, [r7, #28]
 8002416:	f003 0307 	and.w	r3, r3, #7
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	fa02 f303 	lsl.w	r3, r2, r3
 8002420:	69ba      	ldr	r2, [r7, #24]
 8002422:	4313      	orrs	r3, r2
 8002424:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002426:	69fb      	ldr	r3, [r7, #28]
 8002428:	08da      	lsrs	r2, r3, #3
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	3208      	adds	r2, #8
 800242e:	69b9      	ldr	r1, [r7, #24]
 8002430:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800243a:	69fb      	ldr	r3, [r7, #28]
 800243c:	005b      	lsls	r3, r3, #1
 800243e:	2203      	movs	r2, #3
 8002440:	fa02 f303 	lsl.w	r3, r2, r3
 8002444:	43db      	mvns	r3, r3
 8002446:	69ba      	ldr	r2, [r7, #24]
 8002448:	4013      	ands	r3, r2
 800244a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	f003 0203 	and.w	r2, r3, #3
 8002454:	69fb      	ldr	r3, [r7, #28]
 8002456:	005b      	lsls	r3, r3, #1
 8002458:	fa02 f303 	lsl.w	r3, r2, r3
 800245c:	69ba      	ldr	r2, [r7, #24]
 800245e:	4313      	orrs	r3, r2
 8002460:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	69ba      	ldr	r2, [r7, #24]
 8002466:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002470:	2b00      	cmp	r3, #0
 8002472:	f000 80b4 	beq.w	80025de <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002476:	2300      	movs	r3, #0
 8002478:	60fb      	str	r3, [r7, #12]
 800247a:	4b5f      	ldr	r3, [pc, #380]	; (80025f8 <HAL_GPIO_Init+0x308>)
 800247c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800247e:	4a5e      	ldr	r2, [pc, #376]	; (80025f8 <HAL_GPIO_Init+0x308>)
 8002480:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002484:	6453      	str	r3, [r2, #68]	; 0x44
 8002486:	4b5c      	ldr	r3, [pc, #368]	; (80025f8 <HAL_GPIO_Init+0x308>)
 8002488:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800248a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800248e:	60fb      	str	r3, [r7, #12]
 8002490:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002492:	4a5a      	ldr	r2, [pc, #360]	; (80025fc <HAL_GPIO_Init+0x30c>)
 8002494:	69fb      	ldr	r3, [r7, #28]
 8002496:	089b      	lsrs	r3, r3, #2
 8002498:	3302      	adds	r3, #2
 800249a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800249e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80024a0:	69fb      	ldr	r3, [r7, #28]
 80024a2:	f003 0303 	and.w	r3, r3, #3
 80024a6:	009b      	lsls	r3, r3, #2
 80024a8:	220f      	movs	r2, #15
 80024aa:	fa02 f303 	lsl.w	r3, r2, r3
 80024ae:	43db      	mvns	r3, r3
 80024b0:	69ba      	ldr	r2, [r7, #24]
 80024b2:	4013      	ands	r3, r2
 80024b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	4a51      	ldr	r2, [pc, #324]	; (8002600 <HAL_GPIO_Init+0x310>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d02b      	beq.n	8002516 <HAL_GPIO_Init+0x226>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	4a50      	ldr	r2, [pc, #320]	; (8002604 <HAL_GPIO_Init+0x314>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d025      	beq.n	8002512 <HAL_GPIO_Init+0x222>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	4a4f      	ldr	r2, [pc, #316]	; (8002608 <HAL_GPIO_Init+0x318>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d01f      	beq.n	800250e <HAL_GPIO_Init+0x21e>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	4a4e      	ldr	r2, [pc, #312]	; (800260c <HAL_GPIO_Init+0x31c>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d019      	beq.n	800250a <HAL_GPIO_Init+0x21a>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4a4d      	ldr	r2, [pc, #308]	; (8002610 <HAL_GPIO_Init+0x320>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d013      	beq.n	8002506 <HAL_GPIO_Init+0x216>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4a4c      	ldr	r2, [pc, #304]	; (8002614 <HAL_GPIO_Init+0x324>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d00d      	beq.n	8002502 <HAL_GPIO_Init+0x212>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4a4b      	ldr	r2, [pc, #300]	; (8002618 <HAL_GPIO_Init+0x328>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d007      	beq.n	80024fe <HAL_GPIO_Init+0x20e>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4a4a      	ldr	r2, [pc, #296]	; (800261c <HAL_GPIO_Init+0x32c>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d101      	bne.n	80024fa <HAL_GPIO_Init+0x20a>
 80024f6:	2307      	movs	r3, #7
 80024f8:	e00e      	b.n	8002518 <HAL_GPIO_Init+0x228>
 80024fa:	2308      	movs	r3, #8
 80024fc:	e00c      	b.n	8002518 <HAL_GPIO_Init+0x228>
 80024fe:	2306      	movs	r3, #6
 8002500:	e00a      	b.n	8002518 <HAL_GPIO_Init+0x228>
 8002502:	2305      	movs	r3, #5
 8002504:	e008      	b.n	8002518 <HAL_GPIO_Init+0x228>
 8002506:	2304      	movs	r3, #4
 8002508:	e006      	b.n	8002518 <HAL_GPIO_Init+0x228>
 800250a:	2303      	movs	r3, #3
 800250c:	e004      	b.n	8002518 <HAL_GPIO_Init+0x228>
 800250e:	2302      	movs	r3, #2
 8002510:	e002      	b.n	8002518 <HAL_GPIO_Init+0x228>
 8002512:	2301      	movs	r3, #1
 8002514:	e000      	b.n	8002518 <HAL_GPIO_Init+0x228>
 8002516:	2300      	movs	r3, #0
 8002518:	69fa      	ldr	r2, [r7, #28]
 800251a:	f002 0203 	and.w	r2, r2, #3
 800251e:	0092      	lsls	r2, r2, #2
 8002520:	4093      	lsls	r3, r2
 8002522:	69ba      	ldr	r2, [r7, #24]
 8002524:	4313      	orrs	r3, r2
 8002526:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002528:	4934      	ldr	r1, [pc, #208]	; (80025fc <HAL_GPIO_Init+0x30c>)
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	089b      	lsrs	r3, r3, #2
 800252e:	3302      	adds	r3, #2
 8002530:	69ba      	ldr	r2, [r7, #24]
 8002532:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002536:	4b3a      	ldr	r3, [pc, #232]	; (8002620 <HAL_GPIO_Init+0x330>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	43db      	mvns	r3, r3
 8002540:	69ba      	ldr	r2, [r7, #24]
 8002542:	4013      	ands	r3, r2
 8002544:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800254e:	2b00      	cmp	r3, #0
 8002550:	d003      	beq.n	800255a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002552:	69ba      	ldr	r2, [r7, #24]
 8002554:	693b      	ldr	r3, [r7, #16]
 8002556:	4313      	orrs	r3, r2
 8002558:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800255a:	4a31      	ldr	r2, [pc, #196]	; (8002620 <HAL_GPIO_Init+0x330>)
 800255c:	69bb      	ldr	r3, [r7, #24]
 800255e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002560:	4b2f      	ldr	r3, [pc, #188]	; (8002620 <HAL_GPIO_Init+0x330>)
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	43db      	mvns	r3, r3
 800256a:	69ba      	ldr	r2, [r7, #24]
 800256c:	4013      	ands	r3, r2
 800256e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002578:	2b00      	cmp	r3, #0
 800257a:	d003      	beq.n	8002584 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800257c:	69ba      	ldr	r2, [r7, #24]
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	4313      	orrs	r3, r2
 8002582:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002584:	4a26      	ldr	r2, [pc, #152]	; (8002620 <HAL_GPIO_Init+0x330>)
 8002586:	69bb      	ldr	r3, [r7, #24]
 8002588:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800258a:	4b25      	ldr	r3, [pc, #148]	; (8002620 <HAL_GPIO_Init+0x330>)
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	43db      	mvns	r3, r3
 8002594:	69ba      	ldr	r2, [r7, #24]
 8002596:	4013      	ands	r3, r2
 8002598:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d003      	beq.n	80025ae <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80025a6:	69ba      	ldr	r2, [r7, #24]
 80025a8:	693b      	ldr	r3, [r7, #16]
 80025aa:	4313      	orrs	r3, r2
 80025ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80025ae:	4a1c      	ldr	r2, [pc, #112]	; (8002620 <HAL_GPIO_Init+0x330>)
 80025b0:	69bb      	ldr	r3, [r7, #24]
 80025b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80025b4:	4b1a      	ldr	r3, [pc, #104]	; (8002620 <HAL_GPIO_Init+0x330>)
 80025b6:	68db      	ldr	r3, [r3, #12]
 80025b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	43db      	mvns	r3, r3
 80025be:	69ba      	ldr	r2, [r7, #24]
 80025c0:	4013      	ands	r3, r2
 80025c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d003      	beq.n	80025d8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80025d0:	69ba      	ldr	r2, [r7, #24]
 80025d2:	693b      	ldr	r3, [r7, #16]
 80025d4:	4313      	orrs	r3, r2
 80025d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80025d8:	4a11      	ldr	r2, [pc, #68]	; (8002620 <HAL_GPIO_Init+0x330>)
 80025da:	69bb      	ldr	r3, [r7, #24]
 80025dc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025de:	69fb      	ldr	r3, [r7, #28]
 80025e0:	3301      	adds	r3, #1
 80025e2:	61fb      	str	r3, [r7, #28]
 80025e4:	69fb      	ldr	r3, [r7, #28]
 80025e6:	2b0f      	cmp	r3, #15
 80025e8:	f67f ae90 	bls.w	800230c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80025ec:	bf00      	nop
 80025ee:	3724      	adds	r7, #36	; 0x24
 80025f0:	46bd      	mov	sp, r7
 80025f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f6:	4770      	bx	lr
 80025f8:	40023800 	.word	0x40023800
 80025fc:	40013800 	.word	0x40013800
 8002600:	40020000 	.word	0x40020000
 8002604:	40020400 	.word	0x40020400
 8002608:	40020800 	.word	0x40020800
 800260c:	40020c00 	.word	0x40020c00
 8002610:	40021000 	.word	0x40021000
 8002614:	40021400 	.word	0x40021400
 8002618:	40021800 	.word	0x40021800
 800261c:	40021c00 	.word	0x40021c00
 8002620:	40013c00 	.word	0x40013c00

08002624 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
 800262c:	460b      	mov	r3, r1
 800262e:	807b      	strh	r3, [r7, #2]
 8002630:	4613      	mov	r3, r2
 8002632:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002634:	787b      	ldrb	r3, [r7, #1]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d003      	beq.n	8002642 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800263a:	887a      	ldrh	r2, [r7, #2]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002640:	e003      	b.n	800264a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002642:	887b      	ldrh	r3, [r7, #2]
 8002644:	041a      	lsls	r2, r3, #16
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	619a      	str	r2, [r3, #24]
}
 800264a:	bf00      	nop
 800264c:	370c      	adds	r7, #12
 800264e:	46bd      	mov	sp, r7
 8002650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002654:	4770      	bx	lr
	...

08002658 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b086      	sub	sp, #24
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d101      	bne.n	800266a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002666:	2301      	movs	r3, #1
 8002668:	e25b      	b.n	8002b22 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 0301 	and.w	r3, r3, #1
 8002672:	2b00      	cmp	r3, #0
 8002674:	d075      	beq.n	8002762 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002676:	4ba3      	ldr	r3, [pc, #652]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	f003 030c 	and.w	r3, r3, #12
 800267e:	2b04      	cmp	r3, #4
 8002680:	d00c      	beq.n	800269c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002682:	4ba0      	ldr	r3, [pc, #640]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800268a:	2b08      	cmp	r3, #8
 800268c:	d112      	bne.n	80026b4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800268e:	4b9d      	ldr	r3, [pc, #628]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002696:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800269a:	d10b      	bne.n	80026b4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800269c:	4b99      	ldr	r3, [pc, #612]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d05b      	beq.n	8002760 <HAL_RCC_OscConfig+0x108>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d157      	bne.n	8002760 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80026b0:	2301      	movs	r3, #1
 80026b2:	e236      	b.n	8002b22 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026bc:	d106      	bne.n	80026cc <HAL_RCC_OscConfig+0x74>
 80026be:	4b91      	ldr	r3, [pc, #580]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a90      	ldr	r2, [pc, #576]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 80026c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026c8:	6013      	str	r3, [r2, #0]
 80026ca:	e01d      	b.n	8002708 <HAL_RCC_OscConfig+0xb0>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80026d4:	d10c      	bne.n	80026f0 <HAL_RCC_OscConfig+0x98>
 80026d6:	4b8b      	ldr	r3, [pc, #556]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a8a      	ldr	r2, [pc, #552]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 80026dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026e0:	6013      	str	r3, [r2, #0]
 80026e2:	4b88      	ldr	r3, [pc, #544]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a87      	ldr	r2, [pc, #540]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 80026e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026ec:	6013      	str	r3, [r2, #0]
 80026ee:	e00b      	b.n	8002708 <HAL_RCC_OscConfig+0xb0>
 80026f0:	4b84      	ldr	r3, [pc, #528]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a83      	ldr	r2, [pc, #524]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 80026f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026fa:	6013      	str	r3, [r2, #0]
 80026fc:	4b81      	ldr	r3, [pc, #516]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a80      	ldr	r2, [pc, #512]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 8002702:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002706:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d013      	beq.n	8002738 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002710:	f7ff fcae 	bl	8002070 <HAL_GetTick>
 8002714:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002716:	e008      	b.n	800272a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002718:	f7ff fcaa 	bl	8002070 <HAL_GetTick>
 800271c:	4602      	mov	r2, r0
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	1ad3      	subs	r3, r2, r3
 8002722:	2b64      	cmp	r3, #100	; 0x64
 8002724:	d901      	bls.n	800272a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002726:	2303      	movs	r3, #3
 8002728:	e1fb      	b.n	8002b22 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800272a:	4b76      	ldr	r3, [pc, #472]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002732:	2b00      	cmp	r3, #0
 8002734:	d0f0      	beq.n	8002718 <HAL_RCC_OscConfig+0xc0>
 8002736:	e014      	b.n	8002762 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002738:	f7ff fc9a 	bl	8002070 <HAL_GetTick>
 800273c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800273e:	e008      	b.n	8002752 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002740:	f7ff fc96 	bl	8002070 <HAL_GetTick>
 8002744:	4602      	mov	r2, r0
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	1ad3      	subs	r3, r2, r3
 800274a:	2b64      	cmp	r3, #100	; 0x64
 800274c:	d901      	bls.n	8002752 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800274e:	2303      	movs	r3, #3
 8002750:	e1e7      	b.n	8002b22 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002752:	4b6c      	ldr	r3, [pc, #432]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800275a:	2b00      	cmp	r3, #0
 800275c:	d1f0      	bne.n	8002740 <HAL_RCC_OscConfig+0xe8>
 800275e:	e000      	b.n	8002762 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002760:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f003 0302 	and.w	r3, r3, #2
 800276a:	2b00      	cmp	r3, #0
 800276c:	d063      	beq.n	8002836 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800276e:	4b65      	ldr	r3, [pc, #404]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 8002770:	689b      	ldr	r3, [r3, #8]
 8002772:	f003 030c 	and.w	r3, r3, #12
 8002776:	2b00      	cmp	r3, #0
 8002778:	d00b      	beq.n	8002792 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800277a:	4b62      	ldr	r3, [pc, #392]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 800277c:	689b      	ldr	r3, [r3, #8]
 800277e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002782:	2b08      	cmp	r3, #8
 8002784:	d11c      	bne.n	80027c0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002786:	4b5f      	ldr	r3, [pc, #380]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800278e:	2b00      	cmp	r3, #0
 8002790:	d116      	bne.n	80027c0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002792:	4b5c      	ldr	r3, [pc, #368]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f003 0302 	and.w	r3, r3, #2
 800279a:	2b00      	cmp	r3, #0
 800279c:	d005      	beq.n	80027aa <HAL_RCC_OscConfig+0x152>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	68db      	ldr	r3, [r3, #12]
 80027a2:	2b01      	cmp	r3, #1
 80027a4:	d001      	beq.n	80027aa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	e1bb      	b.n	8002b22 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027aa:	4b56      	ldr	r3, [pc, #344]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	691b      	ldr	r3, [r3, #16]
 80027b6:	00db      	lsls	r3, r3, #3
 80027b8:	4952      	ldr	r1, [pc, #328]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 80027ba:	4313      	orrs	r3, r2
 80027bc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027be:	e03a      	b.n	8002836 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	68db      	ldr	r3, [r3, #12]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d020      	beq.n	800280a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027c8:	4b4f      	ldr	r3, [pc, #316]	; (8002908 <HAL_RCC_OscConfig+0x2b0>)
 80027ca:	2201      	movs	r2, #1
 80027cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027ce:	f7ff fc4f 	bl	8002070 <HAL_GetTick>
 80027d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027d4:	e008      	b.n	80027e8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027d6:	f7ff fc4b 	bl	8002070 <HAL_GetTick>
 80027da:	4602      	mov	r2, r0
 80027dc:	693b      	ldr	r3, [r7, #16]
 80027de:	1ad3      	subs	r3, r2, r3
 80027e0:	2b02      	cmp	r3, #2
 80027e2:	d901      	bls.n	80027e8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80027e4:	2303      	movs	r3, #3
 80027e6:	e19c      	b.n	8002b22 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027e8:	4b46      	ldr	r3, [pc, #280]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f003 0302 	and.w	r3, r3, #2
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d0f0      	beq.n	80027d6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027f4:	4b43      	ldr	r3, [pc, #268]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	691b      	ldr	r3, [r3, #16]
 8002800:	00db      	lsls	r3, r3, #3
 8002802:	4940      	ldr	r1, [pc, #256]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 8002804:	4313      	orrs	r3, r2
 8002806:	600b      	str	r3, [r1, #0]
 8002808:	e015      	b.n	8002836 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800280a:	4b3f      	ldr	r3, [pc, #252]	; (8002908 <HAL_RCC_OscConfig+0x2b0>)
 800280c:	2200      	movs	r2, #0
 800280e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002810:	f7ff fc2e 	bl	8002070 <HAL_GetTick>
 8002814:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002816:	e008      	b.n	800282a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002818:	f7ff fc2a 	bl	8002070 <HAL_GetTick>
 800281c:	4602      	mov	r2, r0
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	1ad3      	subs	r3, r2, r3
 8002822:	2b02      	cmp	r3, #2
 8002824:	d901      	bls.n	800282a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002826:	2303      	movs	r3, #3
 8002828:	e17b      	b.n	8002b22 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800282a:	4b36      	ldr	r3, [pc, #216]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f003 0302 	and.w	r3, r3, #2
 8002832:	2b00      	cmp	r3, #0
 8002834:	d1f0      	bne.n	8002818 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f003 0308 	and.w	r3, r3, #8
 800283e:	2b00      	cmp	r3, #0
 8002840:	d030      	beq.n	80028a4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	695b      	ldr	r3, [r3, #20]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d016      	beq.n	8002878 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800284a:	4b30      	ldr	r3, [pc, #192]	; (800290c <HAL_RCC_OscConfig+0x2b4>)
 800284c:	2201      	movs	r2, #1
 800284e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002850:	f7ff fc0e 	bl	8002070 <HAL_GetTick>
 8002854:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002856:	e008      	b.n	800286a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002858:	f7ff fc0a 	bl	8002070 <HAL_GetTick>
 800285c:	4602      	mov	r2, r0
 800285e:	693b      	ldr	r3, [r7, #16]
 8002860:	1ad3      	subs	r3, r2, r3
 8002862:	2b02      	cmp	r3, #2
 8002864:	d901      	bls.n	800286a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002866:	2303      	movs	r3, #3
 8002868:	e15b      	b.n	8002b22 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800286a:	4b26      	ldr	r3, [pc, #152]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 800286c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800286e:	f003 0302 	and.w	r3, r3, #2
 8002872:	2b00      	cmp	r3, #0
 8002874:	d0f0      	beq.n	8002858 <HAL_RCC_OscConfig+0x200>
 8002876:	e015      	b.n	80028a4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002878:	4b24      	ldr	r3, [pc, #144]	; (800290c <HAL_RCC_OscConfig+0x2b4>)
 800287a:	2200      	movs	r2, #0
 800287c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800287e:	f7ff fbf7 	bl	8002070 <HAL_GetTick>
 8002882:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002884:	e008      	b.n	8002898 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002886:	f7ff fbf3 	bl	8002070 <HAL_GetTick>
 800288a:	4602      	mov	r2, r0
 800288c:	693b      	ldr	r3, [r7, #16]
 800288e:	1ad3      	subs	r3, r2, r3
 8002890:	2b02      	cmp	r3, #2
 8002892:	d901      	bls.n	8002898 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002894:	2303      	movs	r3, #3
 8002896:	e144      	b.n	8002b22 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002898:	4b1a      	ldr	r3, [pc, #104]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 800289a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800289c:	f003 0302 	and.w	r3, r3, #2
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d1f0      	bne.n	8002886 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f003 0304 	and.w	r3, r3, #4
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	f000 80a0 	beq.w	80029f2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028b2:	2300      	movs	r3, #0
 80028b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028b6:	4b13      	ldr	r3, [pc, #76]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 80028b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d10f      	bne.n	80028e2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028c2:	2300      	movs	r3, #0
 80028c4:	60bb      	str	r3, [r7, #8]
 80028c6:	4b0f      	ldr	r3, [pc, #60]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 80028c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ca:	4a0e      	ldr	r2, [pc, #56]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 80028cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028d0:	6413      	str	r3, [r2, #64]	; 0x40
 80028d2:	4b0c      	ldr	r3, [pc, #48]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 80028d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028da:	60bb      	str	r3, [r7, #8]
 80028dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028de:	2301      	movs	r3, #1
 80028e0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028e2:	4b0b      	ldr	r3, [pc, #44]	; (8002910 <HAL_RCC_OscConfig+0x2b8>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d121      	bne.n	8002932 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028ee:	4b08      	ldr	r3, [pc, #32]	; (8002910 <HAL_RCC_OscConfig+0x2b8>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a07      	ldr	r2, [pc, #28]	; (8002910 <HAL_RCC_OscConfig+0x2b8>)
 80028f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028fa:	f7ff fbb9 	bl	8002070 <HAL_GetTick>
 80028fe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002900:	e011      	b.n	8002926 <HAL_RCC_OscConfig+0x2ce>
 8002902:	bf00      	nop
 8002904:	40023800 	.word	0x40023800
 8002908:	42470000 	.word	0x42470000
 800290c:	42470e80 	.word	0x42470e80
 8002910:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002914:	f7ff fbac 	bl	8002070 <HAL_GetTick>
 8002918:	4602      	mov	r2, r0
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	1ad3      	subs	r3, r2, r3
 800291e:	2b02      	cmp	r3, #2
 8002920:	d901      	bls.n	8002926 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002922:	2303      	movs	r3, #3
 8002924:	e0fd      	b.n	8002b22 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002926:	4b81      	ldr	r3, [pc, #516]	; (8002b2c <HAL_RCC_OscConfig+0x4d4>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800292e:	2b00      	cmp	r3, #0
 8002930:	d0f0      	beq.n	8002914 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	2b01      	cmp	r3, #1
 8002938:	d106      	bne.n	8002948 <HAL_RCC_OscConfig+0x2f0>
 800293a:	4b7d      	ldr	r3, [pc, #500]	; (8002b30 <HAL_RCC_OscConfig+0x4d8>)
 800293c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800293e:	4a7c      	ldr	r2, [pc, #496]	; (8002b30 <HAL_RCC_OscConfig+0x4d8>)
 8002940:	f043 0301 	orr.w	r3, r3, #1
 8002944:	6713      	str	r3, [r2, #112]	; 0x70
 8002946:	e01c      	b.n	8002982 <HAL_RCC_OscConfig+0x32a>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	2b05      	cmp	r3, #5
 800294e:	d10c      	bne.n	800296a <HAL_RCC_OscConfig+0x312>
 8002950:	4b77      	ldr	r3, [pc, #476]	; (8002b30 <HAL_RCC_OscConfig+0x4d8>)
 8002952:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002954:	4a76      	ldr	r2, [pc, #472]	; (8002b30 <HAL_RCC_OscConfig+0x4d8>)
 8002956:	f043 0304 	orr.w	r3, r3, #4
 800295a:	6713      	str	r3, [r2, #112]	; 0x70
 800295c:	4b74      	ldr	r3, [pc, #464]	; (8002b30 <HAL_RCC_OscConfig+0x4d8>)
 800295e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002960:	4a73      	ldr	r2, [pc, #460]	; (8002b30 <HAL_RCC_OscConfig+0x4d8>)
 8002962:	f043 0301 	orr.w	r3, r3, #1
 8002966:	6713      	str	r3, [r2, #112]	; 0x70
 8002968:	e00b      	b.n	8002982 <HAL_RCC_OscConfig+0x32a>
 800296a:	4b71      	ldr	r3, [pc, #452]	; (8002b30 <HAL_RCC_OscConfig+0x4d8>)
 800296c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800296e:	4a70      	ldr	r2, [pc, #448]	; (8002b30 <HAL_RCC_OscConfig+0x4d8>)
 8002970:	f023 0301 	bic.w	r3, r3, #1
 8002974:	6713      	str	r3, [r2, #112]	; 0x70
 8002976:	4b6e      	ldr	r3, [pc, #440]	; (8002b30 <HAL_RCC_OscConfig+0x4d8>)
 8002978:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800297a:	4a6d      	ldr	r2, [pc, #436]	; (8002b30 <HAL_RCC_OscConfig+0x4d8>)
 800297c:	f023 0304 	bic.w	r3, r3, #4
 8002980:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d015      	beq.n	80029b6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800298a:	f7ff fb71 	bl	8002070 <HAL_GetTick>
 800298e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002990:	e00a      	b.n	80029a8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002992:	f7ff fb6d 	bl	8002070 <HAL_GetTick>
 8002996:	4602      	mov	r2, r0
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	1ad3      	subs	r3, r2, r3
 800299c:	f241 3288 	movw	r2, #5000	; 0x1388
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d901      	bls.n	80029a8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80029a4:	2303      	movs	r3, #3
 80029a6:	e0bc      	b.n	8002b22 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029a8:	4b61      	ldr	r3, [pc, #388]	; (8002b30 <HAL_RCC_OscConfig+0x4d8>)
 80029aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029ac:	f003 0302 	and.w	r3, r3, #2
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d0ee      	beq.n	8002992 <HAL_RCC_OscConfig+0x33a>
 80029b4:	e014      	b.n	80029e0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029b6:	f7ff fb5b 	bl	8002070 <HAL_GetTick>
 80029ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029bc:	e00a      	b.n	80029d4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029be:	f7ff fb57 	bl	8002070 <HAL_GetTick>
 80029c2:	4602      	mov	r2, r0
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	1ad3      	subs	r3, r2, r3
 80029c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d901      	bls.n	80029d4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80029d0:	2303      	movs	r3, #3
 80029d2:	e0a6      	b.n	8002b22 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029d4:	4b56      	ldr	r3, [pc, #344]	; (8002b30 <HAL_RCC_OscConfig+0x4d8>)
 80029d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029d8:	f003 0302 	and.w	r3, r3, #2
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d1ee      	bne.n	80029be <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80029e0:	7dfb      	ldrb	r3, [r7, #23]
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d105      	bne.n	80029f2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029e6:	4b52      	ldr	r3, [pc, #328]	; (8002b30 <HAL_RCC_OscConfig+0x4d8>)
 80029e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ea:	4a51      	ldr	r2, [pc, #324]	; (8002b30 <HAL_RCC_OscConfig+0x4d8>)
 80029ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029f0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	699b      	ldr	r3, [r3, #24]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	f000 8092 	beq.w	8002b20 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80029fc:	4b4c      	ldr	r3, [pc, #304]	; (8002b30 <HAL_RCC_OscConfig+0x4d8>)
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	f003 030c 	and.w	r3, r3, #12
 8002a04:	2b08      	cmp	r3, #8
 8002a06:	d05c      	beq.n	8002ac2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	699b      	ldr	r3, [r3, #24]
 8002a0c:	2b02      	cmp	r3, #2
 8002a0e:	d141      	bne.n	8002a94 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a10:	4b48      	ldr	r3, [pc, #288]	; (8002b34 <HAL_RCC_OscConfig+0x4dc>)
 8002a12:	2200      	movs	r2, #0
 8002a14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a16:	f7ff fb2b 	bl	8002070 <HAL_GetTick>
 8002a1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a1c:	e008      	b.n	8002a30 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a1e:	f7ff fb27 	bl	8002070 <HAL_GetTick>
 8002a22:	4602      	mov	r2, r0
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	1ad3      	subs	r3, r2, r3
 8002a28:	2b02      	cmp	r3, #2
 8002a2a:	d901      	bls.n	8002a30 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002a2c:	2303      	movs	r3, #3
 8002a2e:	e078      	b.n	8002b22 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a30:	4b3f      	ldr	r3, [pc, #252]	; (8002b30 <HAL_RCC_OscConfig+0x4d8>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d1f0      	bne.n	8002a1e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	69da      	ldr	r2, [r3, #28]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6a1b      	ldr	r3, [r3, #32]
 8002a44:	431a      	orrs	r2, r3
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a4a:	019b      	lsls	r3, r3, #6
 8002a4c:	431a      	orrs	r2, r3
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a52:	085b      	lsrs	r3, r3, #1
 8002a54:	3b01      	subs	r3, #1
 8002a56:	041b      	lsls	r3, r3, #16
 8002a58:	431a      	orrs	r2, r3
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a5e:	061b      	lsls	r3, r3, #24
 8002a60:	4933      	ldr	r1, [pc, #204]	; (8002b30 <HAL_RCC_OscConfig+0x4d8>)
 8002a62:	4313      	orrs	r3, r2
 8002a64:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a66:	4b33      	ldr	r3, [pc, #204]	; (8002b34 <HAL_RCC_OscConfig+0x4dc>)
 8002a68:	2201      	movs	r2, #1
 8002a6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a6c:	f7ff fb00 	bl	8002070 <HAL_GetTick>
 8002a70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a72:	e008      	b.n	8002a86 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a74:	f7ff fafc 	bl	8002070 <HAL_GetTick>
 8002a78:	4602      	mov	r2, r0
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	1ad3      	subs	r3, r2, r3
 8002a7e:	2b02      	cmp	r3, #2
 8002a80:	d901      	bls.n	8002a86 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8002a82:	2303      	movs	r3, #3
 8002a84:	e04d      	b.n	8002b22 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a86:	4b2a      	ldr	r3, [pc, #168]	; (8002b30 <HAL_RCC_OscConfig+0x4d8>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d0f0      	beq.n	8002a74 <HAL_RCC_OscConfig+0x41c>
 8002a92:	e045      	b.n	8002b20 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a94:	4b27      	ldr	r3, [pc, #156]	; (8002b34 <HAL_RCC_OscConfig+0x4dc>)
 8002a96:	2200      	movs	r2, #0
 8002a98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a9a:	f7ff fae9 	bl	8002070 <HAL_GetTick>
 8002a9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002aa0:	e008      	b.n	8002ab4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002aa2:	f7ff fae5 	bl	8002070 <HAL_GetTick>
 8002aa6:	4602      	mov	r2, r0
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	1ad3      	subs	r3, r2, r3
 8002aac:	2b02      	cmp	r3, #2
 8002aae:	d901      	bls.n	8002ab4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002ab0:	2303      	movs	r3, #3
 8002ab2:	e036      	b.n	8002b22 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ab4:	4b1e      	ldr	r3, [pc, #120]	; (8002b30 <HAL_RCC_OscConfig+0x4d8>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d1f0      	bne.n	8002aa2 <HAL_RCC_OscConfig+0x44a>
 8002ac0:	e02e      	b.n	8002b20 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	699b      	ldr	r3, [r3, #24]
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d101      	bne.n	8002ace <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e029      	b.n	8002b22 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002ace:	4b18      	ldr	r3, [pc, #96]	; (8002b30 <HAL_RCC_OscConfig+0x4d8>)
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	69db      	ldr	r3, [r3, #28]
 8002ade:	429a      	cmp	r2, r3
 8002ae0:	d11c      	bne.n	8002b1c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d115      	bne.n	8002b1c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002af0:	68fa      	ldr	r2, [r7, #12]
 8002af2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002af6:	4013      	ands	r3, r2
 8002af8:	687a      	ldr	r2, [r7, #4]
 8002afa:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d10d      	bne.n	8002b1c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002b0a:	429a      	cmp	r2, r3
 8002b0c:	d106      	bne.n	8002b1c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002b18:	429a      	cmp	r2, r3
 8002b1a:	d001      	beq.n	8002b20 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e000      	b.n	8002b22 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8002b20:	2300      	movs	r3, #0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3718      	adds	r7, #24
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	40007000 	.word	0x40007000
 8002b30:	40023800 	.word	0x40023800
 8002b34:	42470060 	.word	0x42470060

08002b38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b084      	sub	sp, #16
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
 8002b40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d101      	bne.n	8002b4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e0cc      	b.n	8002ce6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b4c:	4b68      	ldr	r3, [pc, #416]	; (8002cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 030f 	and.w	r3, r3, #15
 8002b54:	683a      	ldr	r2, [r7, #0]
 8002b56:	429a      	cmp	r2, r3
 8002b58:	d90c      	bls.n	8002b74 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b5a:	4b65      	ldr	r3, [pc, #404]	; (8002cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b5c:	683a      	ldr	r2, [r7, #0]
 8002b5e:	b2d2      	uxtb	r2, r2
 8002b60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b62:	4b63      	ldr	r3, [pc, #396]	; (8002cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f003 030f 	and.w	r3, r3, #15
 8002b6a:	683a      	ldr	r2, [r7, #0]
 8002b6c:	429a      	cmp	r2, r3
 8002b6e:	d001      	beq.n	8002b74 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002b70:	2301      	movs	r3, #1
 8002b72:	e0b8      	b.n	8002ce6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 0302 	and.w	r3, r3, #2
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d020      	beq.n	8002bc2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f003 0304 	and.w	r3, r3, #4
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d005      	beq.n	8002b98 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b8c:	4b59      	ldr	r3, [pc, #356]	; (8002cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	4a58      	ldr	r2, [pc, #352]	; (8002cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b92:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002b96:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f003 0308 	and.w	r3, r3, #8
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d005      	beq.n	8002bb0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ba4:	4b53      	ldr	r3, [pc, #332]	; (8002cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ba6:	689b      	ldr	r3, [r3, #8]
 8002ba8:	4a52      	ldr	r2, [pc, #328]	; (8002cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002baa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002bae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bb0:	4b50      	ldr	r3, [pc, #320]	; (8002cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	494d      	ldr	r1, [pc, #308]	; (8002cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 0301 	and.w	r3, r3, #1
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d044      	beq.n	8002c58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d107      	bne.n	8002be6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bd6:	4b47      	ldr	r3, [pc, #284]	; (8002cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d119      	bne.n	8002c16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	e07f      	b.n	8002ce6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	2b02      	cmp	r3, #2
 8002bec:	d003      	beq.n	8002bf6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bf2:	2b03      	cmp	r3, #3
 8002bf4:	d107      	bne.n	8002c06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bf6:	4b3f      	ldr	r3, [pc, #252]	; (8002cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d109      	bne.n	8002c16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e06f      	b.n	8002ce6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c06:	4b3b      	ldr	r3, [pc, #236]	; (8002cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 0302 	and.w	r3, r3, #2
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d101      	bne.n	8002c16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c12:	2301      	movs	r3, #1
 8002c14:	e067      	b.n	8002ce6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c16:	4b37      	ldr	r3, [pc, #220]	; (8002cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c18:	689b      	ldr	r3, [r3, #8]
 8002c1a:	f023 0203 	bic.w	r2, r3, #3
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	4934      	ldr	r1, [pc, #208]	; (8002cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c24:	4313      	orrs	r3, r2
 8002c26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c28:	f7ff fa22 	bl	8002070 <HAL_GetTick>
 8002c2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c2e:	e00a      	b.n	8002c46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c30:	f7ff fa1e 	bl	8002070 <HAL_GetTick>
 8002c34:	4602      	mov	r2, r0
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	1ad3      	subs	r3, r2, r3
 8002c3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d901      	bls.n	8002c46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c42:	2303      	movs	r3, #3
 8002c44:	e04f      	b.n	8002ce6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c46:	4b2b      	ldr	r3, [pc, #172]	; (8002cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	f003 020c 	and.w	r2, r3, #12
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	009b      	lsls	r3, r3, #2
 8002c54:	429a      	cmp	r2, r3
 8002c56:	d1eb      	bne.n	8002c30 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c58:	4b25      	ldr	r3, [pc, #148]	; (8002cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 030f 	and.w	r3, r3, #15
 8002c60:	683a      	ldr	r2, [r7, #0]
 8002c62:	429a      	cmp	r2, r3
 8002c64:	d20c      	bcs.n	8002c80 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c66:	4b22      	ldr	r3, [pc, #136]	; (8002cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c68:	683a      	ldr	r2, [r7, #0]
 8002c6a:	b2d2      	uxtb	r2, r2
 8002c6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c6e:	4b20      	ldr	r3, [pc, #128]	; (8002cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f003 030f 	and.w	r3, r3, #15
 8002c76:	683a      	ldr	r2, [r7, #0]
 8002c78:	429a      	cmp	r2, r3
 8002c7a:	d001      	beq.n	8002c80 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	e032      	b.n	8002ce6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f003 0304 	and.w	r3, r3, #4
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d008      	beq.n	8002c9e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c8c:	4b19      	ldr	r3, [pc, #100]	; (8002cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	4916      	ldr	r1, [pc, #88]	; (8002cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f003 0308 	and.w	r3, r3, #8
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d009      	beq.n	8002cbe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002caa:	4b12      	ldr	r3, [pc, #72]	; (8002cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	691b      	ldr	r3, [r3, #16]
 8002cb6:	00db      	lsls	r3, r3, #3
 8002cb8:	490e      	ldr	r1, [pc, #56]	; (8002cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002cbe:	f000 f821 	bl	8002d04 <HAL_RCC_GetSysClockFreq>
 8002cc2:	4601      	mov	r1, r0
 8002cc4:	4b0b      	ldr	r3, [pc, #44]	; (8002cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	091b      	lsrs	r3, r3, #4
 8002cca:	f003 030f 	and.w	r3, r3, #15
 8002cce:	4a0a      	ldr	r2, [pc, #40]	; (8002cf8 <HAL_RCC_ClockConfig+0x1c0>)
 8002cd0:	5cd3      	ldrb	r3, [r2, r3]
 8002cd2:	fa21 f303 	lsr.w	r3, r1, r3
 8002cd6:	4a09      	ldr	r2, [pc, #36]	; (8002cfc <HAL_RCC_ClockConfig+0x1c4>)
 8002cd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002cda:	4b09      	ldr	r3, [pc, #36]	; (8002d00 <HAL_RCC_ClockConfig+0x1c8>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f7ff f982 	bl	8001fe8 <HAL_InitTick>

  return HAL_OK;
 8002ce4:	2300      	movs	r3, #0
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	3710      	adds	r7, #16
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	40023c00 	.word	0x40023c00
 8002cf4:	40023800 	.word	0x40023800
 8002cf8:	08006c90 	.word	0x08006c90
 8002cfc:	20000000 	.word	0x20000000
 8002d00:	20000004 	.word	0x20000004

08002d04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d06:	b085      	sub	sp, #20
 8002d08:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	607b      	str	r3, [r7, #4]
 8002d0e:	2300      	movs	r3, #0
 8002d10:	60fb      	str	r3, [r7, #12]
 8002d12:	2300      	movs	r3, #0
 8002d14:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002d16:	2300      	movs	r3, #0
 8002d18:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d1a:	4b63      	ldr	r3, [pc, #396]	; (8002ea8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	f003 030c 	and.w	r3, r3, #12
 8002d22:	2b04      	cmp	r3, #4
 8002d24:	d007      	beq.n	8002d36 <HAL_RCC_GetSysClockFreq+0x32>
 8002d26:	2b08      	cmp	r3, #8
 8002d28:	d008      	beq.n	8002d3c <HAL_RCC_GetSysClockFreq+0x38>
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	f040 80b4 	bne.w	8002e98 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002d30:	4b5e      	ldr	r3, [pc, #376]	; (8002eac <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002d32:	60bb      	str	r3, [r7, #8]
       break;
 8002d34:	e0b3      	b.n	8002e9e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002d36:	4b5e      	ldr	r3, [pc, #376]	; (8002eb0 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8002d38:	60bb      	str	r3, [r7, #8]
      break;
 8002d3a:	e0b0      	b.n	8002e9e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d3c:	4b5a      	ldr	r3, [pc, #360]	; (8002ea8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002d44:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d46:	4b58      	ldr	r3, [pc, #352]	; (8002ea8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d04a      	beq.n	8002de8 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d52:	4b55      	ldr	r3, [pc, #340]	; (8002ea8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	099b      	lsrs	r3, r3, #6
 8002d58:	f04f 0400 	mov.w	r4, #0
 8002d5c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002d60:	f04f 0200 	mov.w	r2, #0
 8002d64:	ea03 0501 	and.w	r5, r3, r1
 8002d68:	ea04 0602 	and.w	r6, r4, r2
 8002d6c:	4629      	mov	r1, r5
 8002d6e:	4632      	mov	r2, r6
 8002d70:	f04f 0300 	mov.w	r3, #0
 8002d74:	f04f 0400 	mov.w	r4, #0
 8002d78:	0154      	lsls	r4, r2, #5
 8002d7a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002d7e:	014b      	lsls	r3, r1, #5
 8002d80:	4619      	mov	r1, r3
 8002d82:	4622      	mov	r2, r4
 8002d84:	1b49      	subs	r1, r1, r5
 8002d86:	eb62 0206 	sbc.w	r2, r2, r6
 8002d8a:	f04f 0300 	mov.w	r3, #0
 8002d8e:	f04f 0400 	mov.w	r4, #0
 8002d92:	0194      	lsls	r4, r2, #6
 8002d94:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002d98:	018b      	lsls	r3, r1, #6
 8002d9a:	1a5b      	subs	r3, r3, r1
 8002d9c:	eb64 0402 	sbc.w	r4, r4, r2
 8002da0:	f04f 0100 	mov.w	r1, #0
 8002da4:	f04f 0200 	mov.w	r2, #0
 8002da8:	00e2      	lsls	r2, r4, #3
 8002daa:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002dae:	00d9      	lsls	r1, r3, #3
 8002db0:	460b      	mov	r3, r1
 8002db2:	4614      	mov	r4, r2
 8002db4:	195b      	adds	r3, r3, r5
 8002db6:	eb44 0406 	adc.w	r4, r4, r6
 8002dba:	f04f 0100 	mov.w	r1, #0
 8002dbe:	f04f 0200 	mov.w	r2, #0
 8002dc2:	0262      	lsls	r2, r4, #9
 8002dc4:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8002dc8:	0259      	lsls	r1, r3, #9
 8002dca:	460b      	mov	r3, r1
 8002dcc:	4614      	mov	r4, r2
 8002dce:	4618      	mov	r0, r3
 8002dd0:	4621      	mov	r1, r4
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	f04f 0400 	mov.w	r4, #0
 8002dd8:	461a      	mov	r2, r3
 8002dda:	4623      	mov	r3, r4
 8002ddc:	f7fd fe9a 	bl	8000b14 <__aeabi_uldivmod>
 8002de0:	4603      	mov	r3, r0
 8002de2:	460c      	mov	r4, r1
 8002de4:	60fb      	str	r3, [r7, #12]
 8002de6:	e049      	b.n	8002e7c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002de8:	4b2f      	ldr	r3, [pc, #188]	; (8002ea8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	099b      	lsrs	r3, r3, #6
 8002dee:	f04f 0400 	mov.w	r4, #0
 8002df2:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002df6:	f04f 0200 	mov.w	r2, #0
 8002dfa:	ea03 0501 	and.w	r5, r3, r1
 8002dfe:	ea04 0602 	and.w	r6, r4, r2
 8002e02:	4629      	mov	r1, r5
 8002e04:	4632      	mov	r2, r6
 8002e06:	f04f 0300 	mov.w	r3, #0
 8002e0a:	f04f 0400 	mov.w	r4, #0
 8002e0e:	0154      	lsls	r4, r2, #5
 8002e10:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002e14:	014b      	lsls	r3, r1, #5
 8002e16:	4619      	mov	r1, r3
 8002e18:	4622      	mov	r2, r4
 8002e1a:	1b49      	subs	r1, r1, r5
 8002e1c:	eb62 0206 	sbc.w	r2, r2, r6
 8002e20:	f04f 0300 	mov.w	r3, #0
 8002e24:	f04f 0400 	mov.w	r4, #0
 8002e28:	0194      	lsls	r4, r2, #6
 8002e2a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002e2e:	018b      	lsls	r3, r1, #6
 8002e30:	1a5b      	subs	r3, r3, r1
 8002e32:	eb64 0402 	sbc.w	r4, r4, r2
 8002e36:	f04f 0100 	mov.w	r1, #0
 8002e3a:	f04f 0200 	mov.w	r2, #0
 8002e3e:	00e2      	lsls	r2, r4, #3
 8002e40:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002e44:	00d9      	lsls	r1, r3, #3
 8002e46:	460b      	mov	r3, r1
 8002e48:	4614      	mov	r4, r2
 8002e4a:	195b      	adds	r3, r3, r5
 8002e4c:	eb44 0406 	adc.w	r4, r4, r6
 8002e50:	f04f 0100 	mov.w	r1, #0
 8002e54:	f04f 0200 	mov.w	r2, #0
 8002e58:	02a2      	lsls	r2, r4, #10
 8002e5a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002e5e:	0299      	lsls	r1, r3, #10
 8002e60:	460b      	mov	r3, r1
 8002e62:	4614      	mov	r4, r2
 8002e64:	4618      	mov	r0, r3
 8002e66:	4621      	mov	r1, r4
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	f04f 0400 	mov.w	r4, #0
 8002e6e:	461a      	mov	r2, r3
 8002e70:	4623      	mov	r3, r4
 8002e72:	f7fd fe4f 	bl	8000b14 <__aeabi_uldivmod>
 8002e76:	4603      	mov	r3, r0
 8002e78:	460c      	mov	r4, r1
 8002e7a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002e7c:	4b0a      	ldr	r3, [pc, #40]	; (8002ea8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	0c1b      	lsrs	r3, r3, #16
 8002e82:	f003 0303 	and.w	r3, r3, #3
 8002e86:	3301      	adds	r3, #1
 8002e88:	005b      	lsls	r3, r3, #1
 8002e8a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002e8c:	68fa      	ldr	r2, [r7, #12]
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e94:	60bb      	str	r3, [r7, #8]
      break;
 8002e96:	e002      	b.n	8002e9e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002e98:	4b04      	ldr	r3, [pc, #16]	; (8002eac <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002e9a:	60bb      	str	r3, [r7, #8]
      break;
 8002e9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e9e:	68bb      	ldr	r3, [r7, #8]
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	3714      	adds	r7, #20
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ea8:	40023800 	.word	0x40023800
 8002eac:	00f42400 	.word	0x00f42400
 8002eb0:	007a1200 	.word	0x007a1200

08002eb4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b082      	sub	sp, #8
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d101      	bne.n	8002ec6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	e056      	b.n	8002f74 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002ed2:	b2db      	uxtb	r3, r3
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d106      	bne.n	8002ee6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2200      	movs	r2, #0
 8002edc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002ee0:	6878      	ldr	r0, [r7, #4]
 8002ee2:	f7fe fc97 	bl	8001814 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2202      	movs	r2, #2
 8002eea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002efc:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	685a      	ldr	r2, [r3, #4]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	431a      	orrs	r2, r3
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	68db      	ldr	r3, [r3, #12]
 8002f0c:	431a      	orrs	r2, r3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	691b      	ldr	r3, [r3, #16]
 8002f12:	431a      	orrs	r2, r3
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	695b      	ldr	r3, [r3, #20]
 8002f18:	431a      	orrs	r2, r3
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	699b      	ldr	r3, [r3, #24]
 8002f1e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f22:	431a      	orrs	r2, r3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	69db      	ldr	r3, [r3, #28]
 8002f28:	431a      	orrs	r2, r3
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6a1b      	ldr	r3, [r3, #32]
 8002f2e:	ea42 0103 	orr.w	r1, r2, r3
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	430a      	orrs	r2, r1
 8002f3c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	699b      	ldr	r3, [r3, #24]
 8002f42:	0c1b      	lsrs	r3, r3, #16
 8002f44:	f003 0104 	and.w	r1, r3, #4
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	430a      	orrs	r2, r1
 8002f52:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	69da      	ldr	r2, [r3, #28]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f62:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2200      	movs	r2, #0
 8002f68:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2201      	movs	r2, #1
 8002f6e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002f72:	2300      	movs	r3, #0
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	3708      	adds	r7, #8
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}

08002f7c <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b087      	sub	sp, #28
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	60f8      	str	r0, [r7, #12]
 8002f84:	60b9      	str	r1, [r7, #8]
 8002f86:	4613      	mov	r3, r2
 8002f88:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002f94:	2b01      	cmp	r3, #1
 8002f96:	d101      	bne.n	8002f9c <HAL_SPI_Transmit_IT+0x20>
 8002f98:	2302      	movs	r3, #2
 8002f9a:	e067      	b.n	800306c <HAL_SPI_Transmit_IT+0xf0>
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d002      	beq.n	8002fb0 <HAL_SPI_Transmit_IT+0x34>
 8002faa:	88fb      	ldrh	r3, [r7, #6]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d102      	bne.n	8002fb6 <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002fb4:	e055      	b.n	8003062 <HAL_SPI_Transmit_IT+0xe6>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	2b01      	cmp	r3, #1
 8002fc0:	d002      	beq.n	8002fc8 <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 8002fc2:	2302      	movs	r3, #2
 8002fc4:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002fc6:	e04c      	b.n	8003062 <HAL_SPI_Transmit_IT+0xe6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	2203      	movs	r2, #3
 8002fcc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	68ba      	ldr	r2, [r7, #8]
 8002fda:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	88fa      	ldrh	r2, [r7, #6]
 8002fe0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	88fa      	ldrh	r2, [r7, #6]
 8002fe6:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	2200      	movs	r2, #0
 8002fec:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d003      	beq.n	8003010 <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	4a1b      	ldr	r2, [pc, #108]	; (8003078 <HAL_SPI_Transmit_IT+0xfc>)
 800300c:	645a      	str	r2, [r3, #68]	; 0x44
 800300e:	e002      	b.n	8003016 <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	4a1a      	ldr	r2, [pc, #104]	; (800307c <HAL_SPI_Transmit_IT+0x100>)
 8003014:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800301e:	d107      	bne.n	8003030 <HAL_SPI_Transmit_IT+0xb4>
  {
    SPI_1LINE_TX(hspi);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800302e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	685a      	ldr	r2, [r3, #4]
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 800303e:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800304a:	2b40      	cmp	r3, #64	; 0x40
 800304c:	d008      	beq.n	8003060 <HAL_SPI_Transmit_IT+0xe4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800305c:	601a      	str	r2, [r3, #0]
 800305e:	e000      	b.n	8003062 <HAL_SPI_Transmit_IT+0xe6>
  }

error :
 8003060:	bf00      	nop
  __HAL_UNLOCK(hspi);
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	2200      	movs	r2, #0
 8003066:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800306a:	7dfb      	ldrb	r3, [r7, #23]
}
 800306c:	4618      	mov	r0, r3
 800306e:	371c      	adds	r7, #28
 8003070:	46bd      	mov	sp, r7
 8003072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003076:	4770      	bx	lr
 8003078:	08003b2d 	.word	0x08003b2d
 800307c:	08003ae7 	.word	0x08003ae7

08003080 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b086      	sub	sp, #24
 8003084:	af00      	add	r7, sp, #0
 8003086:	60f8      	str	r0, [r7, #12]
 8003088:	60b9      	str	r1, [r7, #8]
 800308a:	4613      	mov	r3, r2
 800308c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800308e:	2300      	movs	r3, #0
 8003090:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d110      	bne.n	80030bc <HAL_SPI_Receive_IT+0x3c>
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80030a2:	d10b      	bne.n	80030bc <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2204      	movs	r2, #4
 80030a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 80030ac:	88fb      	ldrh	r3, [r7, #6]
 80030ae:	68ba      	ldr	r2, [r7, #8]
 80030b0:	68b9      	ldr	r1, [r7, #8]
 80030b2:	68f8      	ldr	r0, [r7, #12]
 80030b4:	f000 f87a 	bl	80031ac <HAL_SPI_TransmitReceive_IT>
 80030b8:	4603      	mov	r3, r0
 80030ba:	e06e      	b.n	800319a <HAL_SPI_Receive_IT+0x11a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80030c2:	2b01      	cmp	r3, #1
 80030c4:	d101      	bne.n	80030ca <HAL_SPI_Receive_IT+0x4a>
 80030c6:	2302      	movs	r3, #2
 80030c8:	e067      	b.n	800319a <HAL_SPI_Receive_IT+0x11a>
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2201      	movs	r2, #1
 80030ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80030d8:	b2db      	uxtb	r3, r3
 80030da:	2b01      	cmp	r3, #1
 80030dc:	d002      	beq.n	80030e4 <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 80030de:	2302      	movs	r3, #2
 80030e0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80030e2:	e055      	b.n	8003190 <HAL_SPI_Receive_IT+0x110>
  }

  if ((pData == NULL) || (Size == 0U))
 80030e4:	68bb      	ldr	r3, [r7, #8]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d002      	beq.n	80030f0 <HAL_SPI_Receive_IT+0x70>
 80030ea:	88fb      	ldrh	r3, [r7, #6]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d102      	bne.n	80030f6 <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80030f4:	e04c      	b.n	8003190 <HAL_SPI_Receive_IT+0x110>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2204      	movs	r2, #4
 80030fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	2200      	movs	r2, #0
 8003102:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	68ba      	ldr	r2, [r7, #8]
 8003108:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	88fa      	ldrh	r2, [r7, #6]
 800310e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	88fa      	ldrh	r2, [r7, #6]
 8003114:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2200      	movs	r2, #0
 800311a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	2200      	movs	r2, #0
 8003120:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2200      	movs	r2, #0
 8003126:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxISR       = NULL;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	2200      	movs	r2, #0
 800312c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	68db      	ldr	r3, [r3, #12]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d003      	beq.n	800313e <HAL_SPI_Receive_IT+0xbe>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	4a1a      	ldr	r2, [pc, #104]	; (80031a4 <HAL_SPI_Receive_IT+0x124>)
 800313a:	641a      	str	r2, [r3, #64]	; 0x40
 800313c:	e002      	b.n	8003144 <HAL_SPI_Receive_IT+0xc4>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	4a19      	ldr	r2, [pc, #100]	; (80031a8 <HAL_SPI_Receive_IT+0x128>)
 8003142:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800314c:	d107      	bne.n	800315e <HAL_SPI_Receive_IT+0xde>
  {
    SPI_1LINE_RX(hspi);
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	681a      	ldr	r2, [r3, #0]
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800315c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	685a      	ldr	r2, [r3, #4]
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800316c:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003178:	2b40      	cmp	r3, #64	; 0x40
 800317a:	d008      	beq.n	800318e <HAL_SPI_Receive_IT+0x10e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800318a:	601a      	str	r2, [r3, #0]
 800318c:	e000      	b.n	8003190 <HAL_SPI_Receive_IT+0x110>
  }

error :
 800318e:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	2200      	movs	r2, #0
 8003194:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003198:	7dfb      	ldrb	r3, [r7, #23]
}
 800319a:	4618      	mov	r0, r3
 800319c:	3718      	adds	r7, #24
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	08003aa1 	.word	0x08003aa1
 80031a8:	08003a57 	.word	0x08003a57

080031ac <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b087      	sub	sp, #28
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	60f8      	str	r0, [r7, #12]
 80031b4:	60b9      	str	r1, [r7, #8]
 80031b6:	607a      	str	r2, [r7, #4]
 80031b8:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80031ba:	2300      	movs	r3, #0
 80031bc:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80031c4:	2b01      	cmp	r3, #1
 80031c6:	d101      	bne.n	80031cc <HAL_SPI_TransmitReceive_IT+0x20>
 80031c8:	2302      	movs	r3, #2
 80031ca:	e075      	b.n	80032b8 <HAL_SPI_TransmitReceive_IT+0x10c>
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	2201      	movs	r2, #1
 80031d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80031da:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80031e2:	7dbb      	ldrb	r3, [r7, #22]
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d00d      	beq.n	8003204 <HAL_SPI_TransmitReceive_IT+0x58>
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80031ee:	d106      	bne.n	80031fe <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d102      	bne.n	80031fe <HAL_SPI_TransmitReceive_IT+0x52>
 80031f8:	7dbb      	ldrb	r3, [r7, #22]
 80031fa:	2b04      	cmp	r3, #4
 80031fc:	d002      	beq.n	8003204 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 80031fe:	2302      	movs	r3, #2
 8003200:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003202:	e054      	b.n	80032ae <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003204:	68bb      	ldr	r3, [r7, #8]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d005      	beq.n	8003216 <HAL_SPI_TransmitReceive_IT+0x6a>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d002      	beq.n	8003216 <HAL_SPI_TransmitReceive_IT+0x6a>
 8003210:	887b      	ldrh	r3, [r7, #2]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d102      	bne.n	800321c <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	75fb      	strb	r3, [r7, #23]
    goto error;
 800321a:	e048      	b.n	80032ae <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003222:	b2db      	uxtb	r3, r3
 8003224:	2b04      	cmp	r3, #4
 8003226:	d003      	beq.n	8003230 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	2205      	movs	r2, #5
 800322c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2200      	movs	r2, #0
 8003234:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	68ba      	ldr	r2, [r7, #8]
 800323a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	887a      	ldrh	r2, [r7, #2]
 8003240:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	887a      	ldrh	r2, [r7, #2]
 8003246:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	687a      	ldr	r2, [r7, #4]
 800324c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	887a      	ldrh	r2, [r7, #2]
 8003252:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	887a      	ldrh	r2, [r7, #2]
 8003258:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	68db      	ldr	r3, [r3, #12]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d006      	beq.n	8003270 <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	4a17      	ldr	r2, [pc, #92]	; (80032c4 <HAL_SPI_TransmitReceive_IT+0x118>)
 8003266:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	4a17      	ldr	r2, [pc, #92]	; (80032c8 <HAL_SPI_TransmitReceive_IT+0x11c>)
 800326c:	645a      	str	r2, [r3, #68]	; 0x44
 800326e:	e005      	b.n	800327c <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	4a16      	ldr	r2, [pc, #88]	; (80032cc <HAL_SPI_TransmitReceive_IT+0x120>)
 8003274:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	4a15      	ldr	r2, [pc, #84]	; (80032d0 <HAL_SPI_TransmitReceive_IT+0x124>)
 800327a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	685a      	ldr	r2, [r3, #4]
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 800328a:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003296:	2b40      	cmp	r3, #64	; 0x40
 8003298:	d008      	beq.n	80032ac <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80032a8:	601a      	str	r2, [r3, #0]
 80032aa:	e000      	b.n	80032ae <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 80032ac:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	2200      	movs	r2, #0
 80032b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80032b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	371c      	adds	r7, #28
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr
 80032c4:	08003999 	.word	0x08003999
 80032c8:	080039f9 	.word	0x080039f9
 80032cc:	080038d5 	.word	0x080038d5
 80032d0:	08003939 	.word	0x08003939

080032d4 <HAL_SPI_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort_IT(SPI_HandleTypeDef *hspi)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b088      	sub	sp, #32
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  uint32_t abortcplt ;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 80032dc:	2300      	movs	r3, #0
 80032de:	77fb      	strb	r3, [r7, #31]
  abortcplt = 1U;
 80032e0:	2301      	movs	r3, #1
 80032e2:	61bb      	str	r3, [r7, #24]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80032e4:	4b72      	ldr	r3, [pc, #456]	; (80034b0 <HAL_SPI_Abort_IT+0x1dc>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a72      	ldr	r2, [pc, #456]	; (80034b4 <HAL_SPI_Abort_IT+0x1e0>)
 80032ea:	fba2 2303 	umull	r2, r3, r2, r3
 80032ee:	0a5b      	lsrs	r3, r3, #9
 80032f0:	2264      	movs	r2, #100	; 0x64
 80032f2:	fb02 f303 	mul.w	r3, r2, r3
 80032f6:	613b      	str	r3, [r7, #16]
  count = resetcount;
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	617b      	str	r3, [r7, #20]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	685a      	ldr	r2, [r3, #4]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f022 0220 	bic.w	r2, r2, #32
 800330a:	605a      	str	r2, [r3, #4]

  /* Change Rx and Tx Irq Handler to Disable TXEIE, RXNEIE and ERRIE interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003316:	2b80      	cmp	r3, #128	; 0x80
 8003318:	d117      	bne.n	800334a <HAL_SPI_Abort_IT+0x76>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	4a66      	ldr	r2, [pc, #408]	; (80034b8 <HAL_SPI_Abort_IT+0x1e4>)
 800331e:	645a      	str	r2, [r3, #68]	; 0x44
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d106      	bne.n	8003334 <HAL_SPI_Abort_IT+0x60>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800332a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8003332:	e008      	b.n	8003346 <HAL_SPI_Abort_IT+0x72>
      }
      count--;
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	3b01      	subs	r3, #1
 8003338:	617b      	str	r3, [r7, #20]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003340:	b2db      	uxtb	r3, r3
 8003342:	2b07      	cmp	r3, #7
 8003344:	d1ec      	bne.n	8003320 <HAL_SPI_Abort_IT+0x4c>
    /* Reset Timeout Counter */
    count = resetcount;
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	617b      	str	r3, [r7, #20]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003354:	2b40      	cmp	r3, #64	; 0x40
 8003356:	d117      	bne.n	8003388 <HAL_SPI_Abort_IT+0xb4>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	4a58      	ldr	r2, [pc, #352]	; (80034bc <HAL_SPI_Abort_IT+0x1e8>)
 800335c:	641a      	str	r2, [r3, #64]	; 0x40
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d106      	bne.n	8003372 <HAL_SPI_Abort_IT+0x9e>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003368:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8003370:	e008      	b.n	8003384 <HAL_SPI_Abort_IT+0xb0>
      }
      count--;
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	3b01      	subs	r3, #1
 8003376:	617b      	str	r3, [r7, #20]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800337e:	b2db      	uxtb	r3, r3
 8003380:	2b07      	cmp	r3, #7
 8003382:	d1ec      	bne.n	800335e <HAL_SPI_Abort_IT+0x8a>
    /* Reset Timeout Counter */
    count = resetcount;
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	617b      	str	r3, [r7, #20]
  }

  /* If DMA Tx and/or DMA Rx Handles are associated to SPI Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (hspi->hdmatx != NULL)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800338c:	2b00      	cmp	r3, #0
 800338e:	d00f      	beq.n	80033b0 <HAL_SPI_Abort_IT+0xdc>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	f003 0302 	and.w	r3, r3, #2
 800339a:	2b02      	cmp	r3, #2
 800339c:	d104      	bne.n	80033a8 <HAL_SPI_Abort_IT+0xd4>
    {
      hspi->hdmatx->XferAbortCallback = SPI_DMATxAbortCallback;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033a2:	4a47      	ldr	r2, [pc, #284]	; (80034c0 <HAL_SPI_Abort_IT+0x1ec>)
 80033a4:	651a      	str	r2, [r3, #80]	; 0x50
 80033a6:	e003      	b.n	80033b0 <HAL_SPI_Abort_IT+0xdc>
    }
    else
    {
      hspi->hdmatx->XferAbortCallback = NULL;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033ac:	2200      	movs	r2, #0
 80033ae:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }
  /* DMA Rx Handle is valid */
  if (hspi->hdmarx != NULL)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d00f      	beq.n	80033d8 <HAL_SPI_Abort_IT+0x104>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	f003 0301 	and.w	r3, r3, #1
 80033c2:	2b01      	cmp	r3, #1
 80033c4:	d104      	bne.n	80033d0 <HAL_SPI_Abort_IT+0xfc>
    {
      hspi->hdmarx->XferAbortCallback = SPI_DMARxAbortCallback;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033ca:	4a3e      	ldr	r2, [pc, #248]	; (80034c4 <HAL_SPI_Abort_IT+0x1f0>)
 80033cc:	651a      	str	r2, [r3, #80]	; 0x50
 80033ce:	e003      	b.n	80033d8 <HAL_SPI_Abort_IT+0x104>
    }
    else
    {
      hspi->hdmarx->XferAbortCallback = NULL;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033d4:	2200      	movs	r2, #0
 80033d6:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	f003 0302 	and.w	r3, r3, #2
 80033e2:	2b02      	cmp	r3, #2
 80033e4:	d115      	bne.n	8003412 <HAL_SPI_Abort_IT+0x13e>
  {
    /* Abort the SPI DMA Tx Stream/Channel */
    if (hspi->hdmatx != NULL)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d011      	beq.n	8003412 <HAL_SPI_Abort_IT+0x13e>
    {
      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort_IT(hspi->hdmatx) != HAL_OK)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033f2:	4618      	mov	r0, r3
 80033f4:	f7fe ff59 	bl	80022aa <HAL_DMA_Abort_IT>
 80033f8:	4603      	mov	r3, r0
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d007      	beq.n	800340e <HAL_SPI_Abort_IT+0x13a>
      {
        hspi->hdmatx->XferAbortCallback = NULL;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003402:	2200      	movs	r2, #0
 8003404:	651a      	str	r2, [r3, #80]	; 0x50
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2240      	movs	r2, #64	; 0x40
 800340a:	655a      	str	r2, [r3, #84]	; 0x54
 800340c:	e001      	b.n	8003412 <HAL_SPI_Abort_IT+0x13e>
      }
      else
      {
        abortcplt = 0U;
 800340e:	2300      	movs	r3, #0
 8003410:	61bb      	str	r3, [r7, #24]
      }
    }
  }
  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	f003 0301 	and.w	r3, r3, #1
 800341c:	2b01      	cmp	r3, #1
 800341e:	d115      	bne.n	800344c <HAL_SPI_Abort_IT+0x178>
  {
    /* Abort the SPI DMA Rx Stream/Channel */
    if (hspi->hdmarx != NULL)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003424:	2b00      	cmp	r3, #0
 8003426:	d011      	beq.n	800344c <HAL_SPI_Abort_IT+0x178>
    {
      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort_IT(hspi->hdmarx) !=  HAL_OK)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800342c:	4618      	mov	r0, r3
 800342e:	f7fe ff3c 	bl	80022aa <HAL_DMA_Abort_IT>
 8003432:	4603      	mov	r3, r0
 8003434:	2b00      	cmp	r3, #0
 8003436:	d007      	beq.n	8003448 <HAL_SPI_Abort_IT+0x174>
      {
        hspi->hdmarx->XferAbortCallback = NULL;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800343c:	2200      	movs	r2, #0
 800343e:	651a      	str	r2, [r3, #80]	; 0x50
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2240      	movs	r2, #64	; 0x40
 8003444:	655a      	str	r2, [r3, #84]	; 0x54
 8003446:	e001      	b.n	800344c <HAL_SPI_Abort_IT+0x178>
      }
      else
      {
        abortcplt = 0U;
 8003448:	2300      	movs	r3, #0
 800344a:	61bb      	str	r3, [r7, #24]
      }
    }
  }

  if (abortcplt == 1U)
 800344c:	69bb      	ldr	r3, [r7, #24]
 800344e:	2b01      	cmp	r3, #1
 8003450:	d128      	bne.n	80034a4 <HAL_SPI_Abort_IT+0x1d0>
  {
    /* Reset Tx and Rx transfer counters */
    hspi->RxXferCount = 0U;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2200      	movs	r2, #0
 8003456:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->TxXferCount = 0U;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2200      	movs	r2, #0
 800345c:	86da      	strh	r2, [r3, #54]	; 0x36

    /* Check error during Abort procedure */
    if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003462:	2b40      	cmp	r3, #64	; 0x40
 8003464:	d102      	bne.n	800346c <HAL_SPI_Abort_IT+0x198>
    {
      /* return HAL_Error in case of error during Abort procedure */
      errorcode = HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	77fb      	strb	r3, [r7, #31]
 800346a:	e002      	b.n	8003472 <HAL_SPI_Abort_IT+0x19e>
    }
    else
    {
      /* Reset errorCode */
      hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2200      	movs	r2, #0
 8003470:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear the Error flags in the SR register */
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003472:	2300      	movs	r3, #0
 8003474:	60fb      	str	r3, [r7, #12]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	68db      	ldr	r3, [r3, #12]
 800347c:	60fb      	str	r3, [r7, #12]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	60fb      	str	r3, [r7, #12]
 8003486:	68fb      	ldr	r3, [r7, #12]
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003488:	2300      	movs	r3, #0
 800348a:	60bb      	str	r3, [r7, #8]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	60bb      	str	r3, [r7, #8]
 8003494:	68bb      	ldr	r3, [r7, #8]

    /* Restore hspi->State to Ready */
    hspi->State = HAL_SPI_STATE_READY;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2201      	movs	r2, #1
 800349a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    /* As no DMA to be aborted, call directly user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->AbortCpltCallback(hspi);
#else
    HAL_SPI_AbortCpltCallback(hspi);
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	f000 f930 	bl	8003704 <HAL_SPI_AbortCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  return errorcode;
 80034a4:	7ffb      	ldrb	r3, [r7, #31]
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3720      	adds	r7, #32
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop
 80034b0:	20000000 	.word	0x20000000
 80034b4:	057619f1 	.word	0x057619f1
 80034b8:	08004049 	.word	0x08004049
 80034bc:	08003fc1 	.word	0x08003fc1
 80034c0:	08003741 	.word	0x08003741
 80034c4:	08003815 	.word	0x08003815

080034c8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b088      	sub	sp, #32
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80034e0:	69bb      	ldr	r3, [r7, #24]
 80034e2:	099b      	lsrs	r3, r3, #6
 80034e4:	f003 0301 	and.w	r3, r3, #1
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d10f      	bne.n	800350c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80034ec:	69bb      	ldr	r3, [r7, #24]
 80034ee:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d00a      	beq.n	800350c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80034f6:	69fb      	ldr	r3, [r7, #28]
 80034f8:	099b      	lsrs	r3, r3, #6
 80034fa:	f003 0301 	and.w	r3, r3, #1
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d004      	beq.n	800350c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	4798      	blx	r3
    return;
 800350a:	e0d8      	b.n	80036be <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800350c:	69bb      	ldr	r3, [r7, #24]
 800350e:	085b      	lsrs	r3, r3, #1
 8003510:	f003 0301 	and.w	r3, r3, #1
 8003514:	2b00      	cmp	r3, #0
 8003516:	d00a      	beq.n	800352e <HAL_SPI_IRQHandler+0x66>
 8003518:	69fb      	ldr	r3, [r7, #28]
 800351a:	09db      	lsrs	r3, r3, #7
 800351c:	f003 0301 	and.w	r3, r3, #1
 8003520:	2b00      	cmp	r3, #0
 8003522:	d004      	beq.n	800352e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003528:	6878      	ldr	r0, [r7, #4]
 800352a:	4798      	blx	r3
    return;
 800352c:	e0c7      	b.n	80036be <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800352e:	69bb      	ldr	r3, [r7, #24]
 8003530:	095b      	lsrs	r3, r3, #5
 8003532:	f003 0301 	and.w	r3, r3, #1
 8003536:	2b00      	cmp	r3, #0
 8003538:	d10c      	bne.n	8003554 <HAL_SPI_IRQHandler+0x8c>
 800353a:	69bb      	ldr	r3, [r7, #24]
 800353c:	099b      	lsrs	r3, r3, #6
 800353e:	f003 0301 	and.w	r3, r3, #1
 8003542:	2b00      	cmp	r3, #0
 8003544:	d106      	bne.n	8003554 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003546:	69bb      	ldr	r3, [r7, #24]
 8003548:	0a1b      	lsrs	r3, r3, #8
 800354a:	f003 0301 	and.w	r3, r3, #1
 800354e:	2b00      	cmp	r3, #0
 8003550:	f000 80b5 	beq.w	80036be <HAL_SPI_IRQHandler+0x1f6>
 8003554:	69fb      	ldr	r3, [r7, #28]
 8003556:	095b      	lsrs	r3, r3, #5
 8003558:	f003 0301 	and.w	r3, r3, #1
 800355c:	2b00      	cmp	r3, #0
 800355e:	f000 80ae 	beq.w	80036be <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003562:	69bb      	ldr	r3, [r7, #24]
 8003564:	099b      	lsrs	r3, r3, #6
 8003566:	f003 0301 	and.w	r3, r3, #1
 800356a:	2b00      	cmp	r3, #0
 800356c:	d023      	beq.n	80035b6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003574:	b2db      	uxtb	r3, r3
 8003576:	2b03      	cmp	r3, #3
 8003578:	d011      	beq.n	800359e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800357e:	f043 0204 	orr.w	r2, r3, #4
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003586:	2300      	movs	r3, #0
 8003588:	617b      	str	r3, [r7, #20]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	617b      	str	r3, [r7, #20]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	617b      	str	r3, [r7, #20]
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	e00b      	b.n	80035b6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800359e:	2300      	movs	r3, #0
 80035a0:	613b      	str	r3, [r7, #16]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	68db      	ldr	r3, [r3, #12]
 80035a8:	613b      	str	r3, [r7, #16]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	613b      	str	r3, [r7, #16]
 80035b2:	693b      	ldr	r3, [r7, #16]
        return;
 80035b4:	e083      	b.n	80036be <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80035b6:	69bb      	ldr	r3, [r7, #24]
 80035b8:	095b      	lsrs	r3, r3, #5
 80035ba:	f003 0301 	and.w	r3, r3, #1
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d014      	beq.n	80035ec <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035c6:	f043 0201 	orr.w	r2, r3, #1
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80035ce:	2300      	movs	r3, #0
 80035d0:	60fb      	str	r3, [r7, #12]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	60fb      	str	r3, [r7, #12]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80035e8:	601a      	str	r2, [r3, #0]
 80035ea:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80035ec:	69bb      	ldr	r3, [r7, #24]
 80035ee:	0a1b      	lsrs	r3, r3, #8
 80035f0:	f003 0301 	and.w	r3, r3, #1
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d00c      	beq.n	8003612 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035fc:	f043 0208 	orr.w	r2, r3, #8
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003604:	2300      	movs	r3, #0
 8003606:	60bb      	str	r3, [r7, #8]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	60bb      	str	r3, [r7, #8]
 8003610:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003616:	2b00      	cmp	r3, #0
 8003618:	d050      	beq.n	80036bc <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	685a      	ldr	r2, [r3, #4]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003628:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2201      	movs	r2, #1
 800362e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003632:	69fb      	ldr	r3, [r7, #28]
 8003634:	f003 0302 	and.w	r3, r3, #2
 8003638:	2b00      	cmp	r3, #0
 800363a:	d104      	bne.n	8003646 <HAL_SPI_IRQHandler+0x17e>
 800363c:	69fb      	ldr	r3, [r7, #28]
 800363e:	f003 0301 	and.w	r3, r3, #1
 8003642:	2b00      	cmp	r3, #0
 8003644:	d034      	beq.n	80036b0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	685a      	ldr	r2, [r3, #4]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f022 0203 	bic.w	r2, r2, #3
 8003654:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800365a:	2b00      	cmp	r3, #0
 800365c:	d011      	beq.n	8003682 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003662:	4a18      	ldr	r2, [pc, #96]	; (80036c4 <HAL_SPI_IRQHandler+0x1fc>)
 8003664:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800366a:	4618      	mov	r0, r3
 800366c:	f7fe fe1d 	bl	80022aa <HAL_DMA_Abort_IT>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d005      	beq.n	8003682 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800367a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003686:	2b00      	cmp	r3, #0
 8003688:	d016      	beq.n	80036b8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800368e:	4a0d      	ldr	r2, [pc, #52]	; (80036c4 <HAL_SPI_IRQHandler+0x1fc>)
 8003690:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003696:	4618      	mov	r0, r3
 8003698:	f7fe fe07 	bl	80022aa <HAL_DMA_Abort_IT>
 800369c:	4603      	mov	r3, r0
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d00a      	beq.n	80036b8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036a6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80036ae:	e003      	b.n	80036b8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80036b0:	6878      	ldr	r0, [r7, #4]
 80036b2:	f000 f81d 	bl	80036f0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80036b6:	e000      	b.n	80036ba <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80036b8:	bf00      	nop
    return;
 80036ba:	bf00      	nop
 80036bc:	bf00      	nop
  }
}
 80036be:	3720      	adds	r7, #32
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}
 80036c4:	08003719 	.word	0x08003719

080036c8 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b083      	sub	sp, #12
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 80036d0:	bf00      	nop
 80036d2:	370c      	adds	r7, #12
 80036d4:	46bd      	mov	sp, r7
 80036d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036da:	4770      	bx	lr

080036dc <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80036dc:	b480      	push	{r7}
 80036de:	b083      	sub	sp, #12
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 80036e4:	bf00      	nop
 80036e6:	370c      	adds	r7, #12
 80036e8:	46bd      	mov	sp, r7
 80036ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ee:	4770      	bx	lr

080036f0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b083      	sub	sp, #12
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80036f8:	bf00      	nop
 80036fa:	370c      	adds	r7, #12
 80036fc:	46bd      	mov	sp, r7
 80036fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003702:	4770      	bx	lr

08003704 <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003704:	b480      	push	{r7}
 8003706:	b083      	sub	sp, #12
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 800370c:	bf00      	nop
 800370e:	370c      	adds	r7, #12
 8003710:	46bd      	mov	sp, r7
 8003712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003716:	4770      	bx	lr

08003718 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b084      	sub	sp, #16
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003724:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2200      	movs	r2, #0
 800372a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2200      	movs	r2, #0
 8003730:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003732:	68f8      	ldr	r0, [r7, #12]
 8003734:	f7ff ffdc 	bl	80036f0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003738:	bf00      	nop
 800373a:	3710      	adds	r7, #16
 800373c:	46bd      	mov	sp, r7
 800373e:	bd80      	pop	{r7, pc}

08003740 <SPI_DMATxAbortCallback>:
  *         Abort still ongoing for Rx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b086      	sub	sp, #24
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800374c:	617b      	str	r3, [r7, #20]
  __IO uint32_t count;

  hspi->hdmatx->XferAbortCallback = NULL;
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003752:	2200      	movs	r2, #0
 8003754:	651a      	str	r2, [r3, #80]	; 0x50
  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8003756:	4b2d      	ldr	r3, [pc, #180]	; (800380c <SPI_DMATxAbortCallback+0xcc>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a2d      	ldr	r2, [pc, #180]	; (8003810 <SPI_DMATxAbortCallback+0xd0>)
 800375c:	fba2 2303 	umull	r2, r3, r2, r3
 8003760:	0a5b      	lsrs	r3, r3, #9
 8003762:	2264      	movs	r2, #100	; 0x64
 8003764:	fb02 f303 	mul.w	r3, r2, r3
 8003768:	613b      	str	r3, [r7, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	685a      	ldr	r2, [r3, #4]
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f022 0202 	bic.w	r2, r2, #2
 8003778:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d106      	bne.n	800378e <SPI_DMATxAbortCallback+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003780:	697b      	ldr	r3, [r7, #20]
 8003782:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003784:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003788:	697b      	ldr	r3, [r7, #20]
 800378a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800378c:	e009      	b.n	80037a2 <SPI_DMATxAbortCallback+0x62>
    }
    count--;
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	3b01      	subs	r3, #1
 8003792:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	f003 0302 	and.w	r3, r3, #2
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d0eb      	beq.n	800377a <SPI_DMATxAbortCallback+0x3a>

  /* Check if an Abort process is still ongoing */
  if (hspi->hdmarx != NULL)
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d004      	beq.n	80037b4 <SPI_DMATxAbortCallback+0x74>
  {
    if (hspi->hdmarx->XferAbortCallback != NULL)
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d126      	bne.n	8003802 <SPI_DMATxAbortCallback+0xc2>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA Stream/Channel are aborted, call user Abort Complete callback */
  hspi->RxXferCount = 0U;
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	2200      	movs	r2, #0
 80037b8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80037ba:	697b      	ldr	r3, [r7, #20]
 80037bc:	2200      	movs	r2, #0
 80037be:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check no error during Abort procedure */
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037c4:	2b40      	cmp	r3, #64	; 0x40
 80037c6:	d002      	beq.n	80037ce <SPI_DMATxAbortCallback+0x8e>
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80037c8:	697b      	ldr	r3, [r7, #20]
 80037ca:	2200      	movs	r2, #0
 80037cc:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80037ce:	2300      	movs	r3, #0
 80037d0:	60fb      	str	r3, [r7, #12]
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	68db      	ldr	r3, [r3, #12]
 80037d8:	60fb      	str	r3, [r7, #12]
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	60fb      	str	r3, [r7, #12]
 80037e2:	68fb      	ldr	r3, [r7, #12]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 80037e4:	2300      	movs	r3, #0
 80037e6:	60bb      	str	r3, [r7, #8]
 80037e8:	697b      	ldr	r3, [r7, #20]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	60bb      	str	r3, [r7, #8]
 80037f0:	68bb      	ldr	r3, [r7, #8]

  /* Restore hspi->State to Ready */
  hspi->State  = HAL_SPI_STATE_READY;
 80037f2:	697b      	ldr	r3, [r7, #20]
 80037f4:	2201      	movs	r2, #1
 80037f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Call user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->AbortCpltCallback(hspi);
#else
  HAL_SPI_AbortCpltCallback(hspi);
 80037fa:	6978      	ldr	r0, [r7, #20]
 80037fc:	f7ff ff82 	bl	8003704 <HAL_SPI_AbortCpltCallback>
 8003800:	e000      	b.n	8003804 <SPI_DMATxAbortCallback+0xc4>
      return;
 8003802:	bf00      	nop
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003804:	3718      	adds	r7, #24
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}
 800380a:	bf00      	nop
 800380c:	20000000 	.word	0x20000000
 8003810:	057619f1 	.word	0x057619f1

08003814 <SPI_DMARxAbortCallback>:
  *         Abort still ongoing for Tx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b086      	sub	sp, #24
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003820:	617b      	str	r3, [r7, #20]

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	681a      	ldr	r2, [r3, #0]
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003830:	601a      	str	r2, [r3, #0]

  hspi->hdmarx->XferAbortCallback = NULL;
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003836:	2200      	movs	r2, #0
 8003838:	651a      	str	r2, [r3, #80]	; 0x50

  /* Disable Rx DMA Request */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	685a      	ldr	r2, [r3, #4]
 8003840:	697b      	ldr	r3, [r7, #20]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f022 0201 	bic.w	r2, r2, #1
 8003848:	605a      	str	r2, [r3, #4]

  /* Check Busy flag */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800384a:	f7fe fc11 	bl	8002070 <HAL_GetTick>
 800384e:	4603      	mov	r3, r0
 8003850:	461a      	mov	r2, r3
 8003852:	2164      	movs	r1, #100	; 0x64
 8003854:	6978      	ldr	r0, [r7, #20]
 8003856:	f000 fa5b 	bl	8003d10 <SPI_EndRxTxTransaction>
 800385a:	4603      	mov	r3, r0
 800385c:	2b00      	cmp	r3, #0
 800385e:	d005      	beq.n	800386c <SPI_DMARxAbortCallback+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003864:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Check if an Abort process is still ongoing */
  if (hspi->hdmatx != NULL)
 800386c:	697b      	ldr	r3, [r7, #20]
 800386e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003870:	2b00      	cmp	r3, #0
 8003872:	d004      	beq.n	800387e <SPI_DMARxAbortCallback+0x6a>
  {
    if (hspi->hdmatx->XferAbortCallback != NULL)
 8003874:	697b      	ldr	r3, [r7, #20]
 8003876:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003878:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800387a:	2b00      	cmp	r3, #0
 800387c:	d126      	bne.n	80038cc <SPI_DMARxAbortCallback+0xb8>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA Stream/Channel are aborted, call user Abort Complete callback */
  hspi->RxXferCount = 0U;
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	2200      	movs	r2, #0
 8003882:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	2200      	movs	r2, #0
 8003888:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check no error during Abort procedure */
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800388e:	2b40      	cmp	r3, #64	; 0x40
 8003890:	d002      	beq.n	8003898 <SPI_DMARxAbortCallback+0x84>
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	2200      	movs	r2, #0
 8003896:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003898:	2300      	movs	r3, #0
 800389a:	613b      	str	r3, [r7, #16]
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	68db      	ldr	r3, [r3, #12]
 80038a2:	613b      	str	r3, [r7, #16]
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	689b      	ldr	r3, [r3, #8]
 80038aa:	613b      	str	r3, [r7, #16]
 80038ac:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 80038ae:	2300      	movs	r3, #0
 80038b0:	60fb      	str	r3, [r7, #12]
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	60fb      	str	r3, [r7, #12]
 80038ba:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->State to Ready */
  hspi->State  = HAL_SPI_STATE_READY;
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	2201      	movs	r2, #1
 80038c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Call user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->AbortCpltCallback(hspi);
#else
  HAL_SPI_AbortCpltCallback(hspi);
 80038c4:	6978      	ldr	r0, [r7, #20]
 80038c6:	f7ff ff1d 	bl	8003704 <HAL_SPI_AbortCpltCallback>
 80038ca:	e000      	b.n	80038ce <SPI_DMARxAbortCallback+0xba>
      return;
 80038cc:	bf00      	nop
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80038ce:	3718      	adds	r7, #24
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}

080038d4 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b082      	sub	sp, #8
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f103 020c 	add.w	r2, r3, #12
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038e8:	7812      	ldrb	r2, [r2, #0]
 80038ea:	b2d2      	uxtb	r2, r2
 80038ec:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038f2:	1c5a      	adds	r2, r3, #1
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80038fc:	b29b      	uxth	r3, r3
 80038fe:	3b01      	subs	r3, #1
 8003900:	b29a      	uxth	r2, r3
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800390a:	b29b      	uxth	r3, r3
 800390c:	2b00      	cmp	r3, #0
 800390e:	d10f      	bne.n	8003930 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	685a      	ldr	r2, [r3, #4]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800391e:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003924:	b29b      	uxth	r3, r3
 8003926:	2b00      	cmp	r3, #0
 8003928:	d102      	bne.n	8003930 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	f000 fa32 	bl	8003d94 <SPI_CloseRxTx_ISR>
    }
  }
}
 8003930:	bf00      	nop
 8003932:	3708      	adds	r7, #8
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}

08003938 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b082      	sub	sp, #8
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	330c      	adds	r3, #12
 800394a:	7812      	ldrb	r2, [r2, #0]
 800394c:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003952:	1c5a      	adds	r2, r3, #1
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800395c:	b29b      	uxth	r3, r3
 800395e:	3b01      	subs	r3, #1
 8003960:	b29a      	uxth	r2, r3
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800396a:	b29b      	uxth	r3, r3
 800396c:	2b00      	cmp	r3, #0
 800396e:	d10f      	bne.n	8003990 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	685a      	ldr	r2, [r3, #4]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800397e:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003984:	b29b      	uxth	r3, r3
 8003986:	2b00      	cmp	r3, #0
 8003988:	d102      	bne.n	8003990 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800398a:	6878      	ldr	r0, [r7, #4]
 800398c:	f000 fa02 	bl	8003d94 <SPI_CloseRxTx_ISR>
    }
  }
}
 8003990:	bf00      	nop
 8003992:	3708      	adds	r7, #8
 8003994:	46bd      	mov	sp, r7
 8003996:	bd80      	pop	{r7, pc}

08003998 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b082      	sub	sp, #8
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	68da      	ldr	r2, [r3, #12]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039aa:	b292      	uxth	r2, r2
 80039ac:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039b2:	1c9a      	adds	r2, r3, #2
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80039bc:	b29b      	uxth	r3, r3
 80039be:	3b01      	subs	r3, #1
 80039c0:	b29a      	uxth	r2, r3
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80039ca:	b29b      	uxth	r3, r3
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d10f      	bne.n	80039f0 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	685a      	ldr	r2, [r3, #4]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80039de:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80039e4:	b29b      	uxth	r3, r3
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d102      	bne.n	80039f0 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 80039ea:	6878      	ldr	r0, [r7, #4]
 80039ec:	f000 f9d2 	bl	8003d94 <SPI_CloseRxTx_ISR>
    }
  }
}
 80039f0:	bf00      	nop
 80039f2:	3708      	adds	r7, #8
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}

080039f8 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a04:	881a      	ldrh	r2, [r3, #0]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a10:	1c9a      	adds	r2, r3, #2
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003a1a:	b29b      	uxth	r3, r3
 8003a1c:	3b01      	subs	r3, #1
 8003a1e:	b29a      	uxth	r2, r3
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003a28:	b29b      	uxth	r3, r3
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d10f      	bne.n	8003a4e <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	685a      	ldr	r2, [r3, #4]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a3c:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a42:	b29b      	uxth	r3, r3
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d102      	bne.n	8003a4e <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 8003a48:	6878      	ldr	r0, [r7, #4]
 8003a4a:	f000 f9a3 	bl	8003d94 <SPI_CloseRxTx_ISR>
    }
  }
}
 8003a4e:	bf00      	nop
 8003a50:	3708      	adds	r7, #8
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}

08003a56 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003a56:	b580      	push	{r7, lr}
 8003a58:	b082      	sub	sp, #8
 8003a5a:	af00      	add	r7, sp, #0
 8003a5c:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f103 020c 	add.w	r2, r3, #12
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a6a:	7812      	ldrb	r2, [r2, #0]
 8003a6c:	b2d2      	uxtb	r2, r2
 8003a6e:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a74:	1c5a      	adds	r2, r3, #1
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a7e:	b29b      	uxth	r3, r3
 8003a80:	3b01      	subs	r3, #1
 8003a82:	b29a      	uxth	r2, r3
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a8c:	b29b      	uxth	r3, r3
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d102      	bne.n	8003a98 <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f000 f9f2 	bl	8003e7c <SPI_CloseRx_ISR>
  }
}
 8003a98:	bf00      	nop
 8003a9a:	3708      	adds	r7, #8
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}

08003aa0 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b082      	sub	sp, #8
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	68da      	ldr	r2, [r3, #12]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ab2:	b292      	uxth	r2, r2
 8003ab4:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003aba:	1c9a      	adds	r2, r3, #2
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ac4:	b29b      	uxth	r3, r3
 8003ac6:	3b01      	subs	r3, #1
 8003ac8:	b29a      	uxth	r2, r3
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ad2:	b29b      	uxth	r3, r3
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d102      	bne.n	8003ade <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8003ad8:	6878      	ldr	r0, [r7, #4]
 8003ada:	f000 f9cf 	bl	8003e7c <SPI_CloseRx_ISR>
  }
}
 8003ade:	bf00      	nop
 8003ae0:	3708      	adds	r7, #8
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}

08003ae6 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003ae6:	b580      	push	{r7, lr}
 8003ae8:	b082      	sub	sp, #8
 8003aea:	af00      	add	r7, sp, #0
 8003aec:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	330c      	adds	r3, #12
 8003af8:	7812      	ldrb	r2, [r2, #0]
 8003afa:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b00:	1c5a      	adds	r2, r3, #1
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b0a:	b29b      	uxth	r3, r3
 8003b0c:	3b01      	subs	r3, #1
 8003b0e:	b29a      	uxth	r2, r3
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b18:	b29b      	uxth	r3, r3
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d102      	bne.n	8003b24 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8003b1e:	6878      	ldr	r0, [r7, #4]
 8003b20:	f000 f9ec 	bl	8003efc <SPI_CloseTx_ISR>
  }
}
 8003b24:	bf00      	nop
 8003b26:	3708      	adds	r7, #8
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bd80      	pop	{r7, pc}

08003b2c <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b082      	sub	sp, #8
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b38:	881a      	ldrh	r2, [r3, #0]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b44:	1c9a      	adds	r2, r3, #2
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b4e:	b29b      	uxth	r3, r3
 8003b50:	3b01      	subs	r3, #1
 8003b52:	b29a      	uxth	r2, r3
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b5c:	b29b      	uxth	r3, r3
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d102      	bne.n	8003b68 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f000 f9ca 	bl	8003efc <SPI_CloseTx_ISR>
  }
}
 8003b68:	bf00      	nop
 8003b6a:	3708      	adds	r7, #8
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}

08003b70 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b084      	sub	sp, #16
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	60f8      	str	r0, [r7, #12]
 8003b78:	60b9      	str	r1, [r7, #8]
 8003b7a:	603b      	str	r3, [r7, #0]
 8003b7c:	4613      	mov	r3, r2
 8003b7e:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003b80:	e04c      	b.n	8003c1c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b88:	d048      	beq.n	8003c1c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8003b8a:	f7fe fa71 	bl	8002070 <HAL_GetTick>
 8003b8e:	4602      	mov	r2, r0
 8003b90:	69bb      	ldr	r3, [r7, #24]
 8003b92:	1ad3      	subs	r3, r2, r3
 8003b94:	683a      	ldr	r2, [r7, #0]
 8003b96:	429a      	cmp	r2, r3
 8003b98:	d902      	bls.n	8003ba0 <SPI_WaitFlagStateUntilTimeout+0x30>
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d13d      	bne.n	8003c1c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	685a      	ldr	r2, [r3, #4]
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003bae:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003bb8:	d111      	bne.n	8003bde <SPI_WaitFlagStateUntilTimeout+0x6e>
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003bc2:	d004      	beq.n	8003bce <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bcc:	d107      	bne.n	8003bde <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	681a      	ldr	r2, [r3, #0]
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003bdc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003be2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003be6:	d10f      	bne.n	8003c08 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	681a      	ldr	r2, [r3, #0]
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003bf6:	601a      	str	r2, [r3, #0]
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	681a      	ldr	r2, [r3, #0]
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003c06:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2200      	movs	r2, #0
 8003c14:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003c18:	2303      	movs	r3, #3
 8003c1a:	e00f      	b.n	8003c3c <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	689a      	ldr	r2, [r3, #8]
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	4013      	ands	r3, r2
 8003c26:	68ba      	ldr	r2, [r7, #8]
 8003c28:	429a      	cmp	r2, r3
 8003c2a:	bf0c      	ite	eq
 8003c2c:	2301      	moveq	r3, #1
 8003c2e:	2300      	movne	r3, #0
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	461a      	mov	r2, r3
 8003c34:	79fb      	ldrb	r3, [r7, #7]
 8003c36:	429a      	cmp	r2, r3
 8003c38:	d1a3      	bne.n	8003b82 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8003c3a:	2300      	movs	r3, #0
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	3710      	adds	r7, #16
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}

08003c44 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b086      	sub	sp, #24
 8003c48:	af02      	add	r7, sp, #8
 8003c4a:	60f8      	str	r0, [r7, #12]
 8003c4c:	60b9      	str	r1, [r7, #8]
 8003c4e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003c58:	d111      	bne.n	8003c7e <SPI_EndRxTransaction+0x3a>
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c62:	d004      	beq.n	8003c6e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c6c:	d107      	bne.n	8003c7e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c7c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003c86:	d12a      	bne.n	8003cde <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	689b      	ldr	r3, [r3, #8]
 8003c8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c90:	d012      	beq.n	8003cb8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	9300      	str	r3, [sp, #0]
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	2180      	movs	r1, #128	; 0x80
 8003c9c:	68f8      	ldr	r0, [r7, #12]
 8003c9e:	f7ff ff67 	bl	8003b70 <SPI_WaitFlagStateUntilTimeout>
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d02d      	beq.n	8003d04 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cac:	f043 0220 	orr.w	r2, r3, #32
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003cb4:	2303      	movs	r3, #3
 8003cb6:	e026      	b.n	8003d06 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	9300      	str	r3, [sp, #0]
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	2101      	movs	r1, #1
 8003cc2:	68f8      	ldr	r0, [r7, #12]
 8003cc4:	f7ff ff54 	bl	8003b70 <SPI_WaitFlagStateUntilTimeout>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d01a      	beq.n	8003d04 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cd2:	f043 0220 	orr.w	r2, r3, #32
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003cda:	2303      	movs	r3, #3
 8003cdc:	e013      	b.n	8003d06 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	9300      	str	r3, [sp, #0]
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	2101      	movs	r1, #1
 8003ce8:	68f8      	ldr	r0, [r7, #12]
 8003cea:	f7ff ff41 	bl	8003b70 <SPI_WaitFlagStateUntilTimeout>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d007      	beq.n	8003d04 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cf8:	f043 0220 	orr.w	r2, r3, #32
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003d00:	2303      	movs	r3, #3
 8003d02:	e000      	b.n	8003d06 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8003d04:	2300      	movs	r3, #0
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	3710      	adds	r7, #16
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}
	...

08003d10 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b088      	sub	sp, #32
 8003d14:	af02      	add	r7, sp, #8
 8003d16:	60f8      	str	r0, [r7, #12]
 8003d18:	60b9      	str	r1, [r7, #8]
 8003d1a:	607a      	str	r2, [r7, #4]
  /* Timeout in ¬µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003d1c:	4b1b      	ldr	r3, [pc, #108]	; (8003d8c <SPI_EndRxTxTransaction+0x7c>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a1b      	ldr	r2, [pc, #108]	; (8003d90 <SPI_EndRxTxTransaction+0x80>)
 8003d22:	fba2 2303 	umull	r2, r3, r2, r3
 8003d26:	0d5b      	lsrs	r3, r3, #21
 8003d28:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003d2c:	fb02 f303 	mul.w	r3, r2, r3
 8003d30:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003d3a:	d112      	bne.n	8003d62 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	9300      	str	r3, [sp, #0]
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	2200      	movs	r2, #0
 8003d44:	2180      	movs	r1, #128	; 0x80
 8003d46:	68f8      	ldr	r0, [r7, #12]
 8003d48:	f7ff ff12 	bl	8003b70 <SPI_WaitFlagStateUntilTimeout>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d016      	beq.n	8003d80 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d56:	f043 0220 	orr.w	r2, r3, #32
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	e00f      	b.n	8003d82 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d00a      	beq.n	8003d7e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	3b01      	subs	r3, #1
 8003d6c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	689b      	ldr	r3, [r3, #8]
 8003d74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d78:	2b80      	cmp	r3, #128	; 0x80
 8003d7a:	d0f2      	beq.n	8003d62 <SPI_EndRxTxTransaction+0x52>
 8003d7c:	e000      	b.n	8003d80 <SPI_EndRxTxTransaction+0x70>
        break;
 8003d7e:	bf00      	nop
  }

  return HAL_OK;
 8003d80:	2300      	movs	r3, #0
}
 8003d82:	4618      	mov	r0, r3
 8003d84:	3718      	adds	r7, #24
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}
 8003d8a:	bf00      	nop
 8003d8c:	20000000 	.word	0x20000000
 8003d90:	165e9f81 	.word	0x165e9f81

08003d94 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b086      	sub	sp, #24
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8003d9c:	4b35      	ldr	r3, [pc, #212]	; (8003e74 <SPI_CloseRxTx_ISR+0xe0>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a35      	ldr	r2, [pc, #212]	; (8003e78 <SPI_CloseRxTx_ISR+0xe4>)
 8003da2:	fba2 2303 	umull	r2, r3, r2, r3
 8003da6:	0a5b      	lsrs	r3, r3, #9
 8003da8:	2264      	movs	r2, #100	; 0x64
 8003daa:	fb02 f303 	mul.w	r3, r2, r3
 8003dae:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003db0:	f7fe f95e 	bl	8002070 <HAL_GetTick>
 8003db4:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	685a      	ldr	r2, [r3, #4]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f022 0220 	bic.w	r2, r2, #32
 8003dc4:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d106      	bne.n	8003dda <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dd0:	f043 0220 	orr.w	r2, r3, #32
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003dd8:	e009      	b.n	8003dee <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	3b01      	subs	r3, #1
 8003dde:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	689b      	ldr	r3, [r3, #8]
 8003de6:	f003 0302 	and.w	r3, r3, #2
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d0eb      	beq.n	8003dc6 <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003dee:	697a      	ldr	r2, [r7, #20]
 8003df0:	2164      	movs	r1, #100	; 0x64
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f7ff ff8c 	bl	8003d10 <SPI_EndRxTxTransaction>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d005      	beq.n	8003e0a <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e02:	f043 0220 	orr.w	r2, r3, #32
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	689b      	ldr	r3, [r3, #8]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d10a      	bne.n	8003e28 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003e12:	2300      	movs	r3, #0
 8003e14:	60fb      	str	r3, [r7, #12]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	68db      	ldr	r3, [r3, #12]
 8003e1c:	60fb      	str	r3, [r7, #12]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	60fb      	str	r3, [r7, #12]
 8003e26:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d115      	bne.n	8003e5c <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003e36:	b2db      	uxtb	r3, r3
 8003e38:	2b04      	cmp	r3, #4
 8003e3a:	d107      	bne.n	8003e4c <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2201      	movs	r2, #1
 8003e40:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8003e44:	6878      	ldr	r0, [r7, #4]
 8003e46:	f7fd fc7b 	bl	8001740 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8003e4a:	e00e      	b.n	8003e6a <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2201      	movs	r2, #1
 8003e50:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 8003e54:	6878      	ldr	r0, [r7, #4]
 8003e56:	f7ff fc41 	bl	80036dc <HAL_SPI_TxRxCpltCallback>
}
 8003e5a:	e006      	b.n	8003e6a <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2201      	movs	r2, #1
 8003e60:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 8003e64:	6878      	ldr	r0, [r7, #4]
 8003e66:	f7ff fc43 	bl	80036f0 <HAL_SPI_ErrorCallback>
}
 8003e6a:	bf00      	nop
 8003e6c:	3718      	adds	r7, #24
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}
 8003e72:	bf00      	nop
 8003e74:	20000000 	.word	0x20000000
 8003e78:	057619f1 	.word	0x057619f1

08003e7c <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b084      	sub	sp, #16
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	685a      	ldr	r2, [r3, #4]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003e92:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8003e94:	f7fe f8ec 	bl	8002070 <HAL_GetTick>
 8003e98:	4603      	mov	r3, r0
 8003e9a:	461a      	mov	r2, r3
 8003e9c:	2164      	movs	r1, #100	; 0x64
 8003e9e:	6878      	ldr	r0, [r7, #4]
 8003ea0:	f7ff fed0 	bl	8003c44 <SPI_EndRxTransaction>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d005      	beq.n	8003eb6 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eae:	f043 0220 	orr.w	r2, r3, #32
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	689b      	ldr	r3, [r3, #8]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d10a      	bne.n	8003ed4 <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	60fb      	str	r3, [r7, #12]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	68db      	ldr	r3, [r3, #12]
 8003ec8:	60fb      	str	r3, [r7, #12]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	689b      	ldr	r3, [r3, #8]
 8003ed0:	60fb      	str	r3, [r7, #12]
 8003ed2:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d103      	bne.n	8003eec <SPI_CloseRx_ISR+0x70>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 8003ee4:	6878      	ldr	r0, [r7, #4]
 8003ee6:	f7fd fc2b 	bl	8001740 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8003eea:	e002      	b.n	8003ef2 <SPI_CloseRx_ISR+0x76>
      HAL_SPI_ErrorCallback(hspi);
 8003eec:	6878      	ldr	r0, [r7, #4]
 8003eee:	f7ff fbff 	bl	80036f0 <HAL_SPI_ErrorCallback>
}
 8003ef2:	bf00      	nop
 8003ef4:	3710      	adds	r7, #16
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}
	...

08003efc <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b086      	sub	sp, #24
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8003f04:	4b2c      	ldr	r3, [pc, #176]	; (8003fb8 <SPI_CloseTx_ISR+0xbc>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a2c      	ldr	r2, [pc, #176]	; (8003fbc <SPI_CloseTx_ISR+0xc0>)
 8003f0a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f0e:	0a5b      	lsrs	r3, r3, #9
 8003f10:	2264      	movs	r2, #100	; 0x64
 8003f12:	fb02 f303 	mul.w	r3, r2, r3
 8003f16:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f18:	f7fe f8aa 	bl	8002070 <HAL_GetTick>
 8003f1c:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d106      	bne.n	8003f32 <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f28:	f043 0220 	orr.w	r2, r3, #32
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003f30:	e009      	b.n	8003f46 <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	3b01      	subs	r3, #1
 8003f36:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	689b      	ldr	r3, [r3, #8]
 8003f3e:	f003 0302 	and.w	r3, r3, #2
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d0eb      	beq.n	8003f1e <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	685a      	ldr	r2, [r3, #4]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003f54:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003f56:	697a      	ldr	r2, [r7, #20]
 8003f58:	2164      	movs	r1, #100	; 0x64
 8003f5a:	6878      	ldr	r0, [r7, #4]
 8003f5c:	f7ff fed8 	bl	8003d10 <SPI_EndRxTxTransaction>
 8003f60:	4603      	mov	r3, r0
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d005      	beq.n	8003f72 <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f6a:	f043 0220 	orr.w	r2, r3, #32
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d10a      	bne.n	8003f90 <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	60fb      	str	r3, [r7, #12]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	68db      	ldr	r3, [r3, #12]
 8003f84:	60fb      	str	r3, [r7, #12]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	60fb      	str	r3, [r7, #12]
 8003f8e:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2201      	movs	r2, #1
 8003f94:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d003      	beq.n	8003fa8 <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8003fa0:	6878      	ldr	r0, [r7, #4]
 8003fa2:	f7ff fba5 	bl	80036f0 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8003fa6:	e002      	b.n	8003fae <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 8003fa8:	6878      	ldr	r0, [r7, #4]
 8003faa:	f7ff fb8d 	bl	80036c8 <HAL_SPI_TxCpltCallback>
}
 8003fae:	bf00      	nop
 8003fb0:	3718      	adds	r7, #24
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}
 8003fb6:	bf00      	nop
 8003fb8:	20000000 	.word	0x20000000
 8003fbc:	057619f1 	.word	0x057619f1

08003fc0 <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b085      	sub	sp, #20
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8003fc8:	4b1d      	ldr	r3, [pc, #116]	; (8004040 <SPI_AbortRx_ISR+0x80>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a1d      	ldr	r2, [pc, #116]	; (8004044 <SPI_AbortRx_ISR+0x84>)
 8003fce:	fba2 2303 	umull	r2, r3, r2, r3
 8003fd2:	0a5b      	lsrs	r3, r3, #9
 8003fd4:	2264      	movs	r2, #100	; 0x64
 8003fd6:	fb02 f303 	mul.w	r3, r2, r3
 8003fda:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d106      	bne.n	8003ff0 <SPI_AbortRx_ISR+0x30>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fe6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003fee:	e009      	b.n	8004004 <SPI_AbortRx_ISR+0x44>
    }
    count--;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	3b01      	subs	r3, #1
 8003ff4:	60fb      	str	r3, [r7, #12]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	f003 0302 	and.w	r3, r3, #2
 8004000:	2b00      	cmp	r3, #0
 8004002:	d0eb      	beq.n	8003fdc <SPI_AbortRx_ISR+0x1c>

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004012:	601a      	str	r2, [r3, #0]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE | SPI_CR2_RXNEIE | SPI_CR2_ERRIE));
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	685a      	ldr	r2, [r3, #4]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004022:	605a      	str	r2, [r3, #4]

  /* Read CRC to flush Data Register */
  READ_REG(hspi->Instance->DR);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	68db      	ldr	r3, [r3, #12]

  hspi->State = HAL_SPI_STATE_ABORT;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2207      	movs	r2, #7
 800402e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
}
 8004032:	bf00      	nop
 8004034:	3714      	adds	r7, #20
 8004036:	46bd      	mov	sp, r7
 8004038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403c:	4770      	bx	lr
 800403e:	bf00      	nop
 8004040:	20000000 	.word	0x20000000
 8004044:	057619f1 	.word	0x057619f1

08004048 <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 8004048:	b480      	push	{r7}
 800404a:	b083      	sub	sp, #12
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	685a      	ldr	r2, [r3, #4]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800405e:	605a      	str	r2, [r3, #4]

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	681a      	ldr	r2, [r3, #0]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800406e:	601a      	str	r2, [r3, #0]

  hspi->State = HAL_SPI_STATE_ABORT;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2207      	movs	r2, #7
 8004074:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
}
 8004078:	bf00      	nop
 800407a:	370c      	adds	r7, #12
 800407c:	46bd      	mov	sp, r7
 800407e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004082:	4770      	bx	lr

08004084 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b082      	sub	sp, #8
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d101      	bne.n	8004096 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	e01d      	b.n	80040d2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800409c:	b2db      	uxtb	r3, r3
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d106      	bne.n	80040b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2200      	movs	r2, #0
 80040a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f7fd fede 	bl	8001e6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2202      	movs	r2, #2
 80040b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681a      	ldr	r2, [r3, #0]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	3304      	adds	r3, #4
 80040c0:	4619      	mov	r1, r3
 80040c2:	4610      	mov	r0, r2
 80040c4:	f000 fc1e 	bl	8004904 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2201      	movs	r2, #1
 80040cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80040d0:	2300      	movs	r3, #0
}
 80040d2:	4618      	mov	r0, r3
 80040d4:	3708      	adds	r7, #8
 80040d6:	46bd      	mov	sp, r7
 80040d8:	bd80      	pop	{r7, pc}

080040da <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80040da:	b580      	push	{r7, lr}
 80040dc:	b082      	sub	sp, #8
 80040de:	af00      	add	r7, sp, #0
 80040e0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d101      	bne.n	80040ec <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80040e8:	2301      	movs	r3, #1
 80040ea:	e01d      	b.n	8004128 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040f2:	b2db      	uxtb	r3, r3
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d106      	bne.n	8004106 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2200      	movs	r2, #0
 80040fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004100:	6878      	ldr	r0, [r7, #4]
 8004102:	f000 f815 	bl	8004130 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2202      	movs	r2, #2
 800410a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	3304      	adds	r3, #4
 8004116:	4619      	mov	r1, r3
 8004118:	4610      	mov	r0, r2
 800411a:	f000 fbf3 	bl	8004904 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2201      	movs	r2, #1
 8004122:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004126:	2300      	movs	r3, #0
}
 8004128:	4618      	mov	r0, r3
 800412a:	3708      	adds	r7, #8
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}

08004130 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8004130:	b480      	push	{r7}
 8004132:	b083      	sub	sp, #12
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004138:	bf00      	nop
 800413a:	370c      	adds	r7, #12
 800413c:	46bd      	mov	sp, r7
 800413e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004142:	4770      	bx	lr

08004144 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b082      	sub	sp, #8
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d101      	bne.n	8004156 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	e01d      	b.n	8004192 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800415c:	b2db      	uxtb	r3, r3
 800415e:	2b00      	cmp	r3, #0
 8004160:	d106      	bne.n	8004170 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2200      	movs	r2, #0
 8004166:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800416a:	6878      	ldr	r0, [r7, #4]
 800416c:	f000 f815 	bl	800419a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2202      	movs	r2, #2
 8004174:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	3304      	adds	r3, #4
 8004180:	4619      	mov	r1, r3
 8004182:	4610      	mov	r0, r2
 8004184:	f000 fbbe 	bl	8004904 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2201      	movs	r2, #1
 800418c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004190:	2300      	movs	r3, #0
}
 8004192:	4618      	mov	r0, r3
 8004194:	3708      	adds	r7, #8
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}

0800419a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800419a:	b480      	push	{r7}
 800419c:	b083      	sub	sp, #12
 800419e:	af00      	add	r7, sp, #0
 80041a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80041a2:	bf00      	nop
 80041a4:	370c      	adds	r7, #12
 80041a6:	46bd      	mov	sp, r7
 80041a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ac:	4770      	bx	lr

080041ae <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80041ae:	b580      	push	{r7, lr}
 80041b0:	b086      	sub	sp, #24
 80041b2:	af00      	add	r7, sp, #0
 80041b4:	6078      	str	r0, [r7, #4]
 80041b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d101      	bne.n	80041c2 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	e083      	b.n	80042ca <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d106      	bne.n	80041dc <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2200      	movs	r2, #0
 80041d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f7fd fdba 	bl	8001d50 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2202      	movs	r2, #2
 80041e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	689b      	ldr	r3, [r3, #8]
 80041ea:	687a      	ldr	r2, [r7, #4]
 80041ec:	6812      	ldr	r2, [r2, #0]
 80041ee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80041f2:	f023 0307 	bic.w	r3, r3, #7
 80041f6:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681a      	ldr	r2, [r3, #0]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	3304      	adds	r3, #4
 8004200:	4619      	mov	r1, r3
 8004202:	4610      	mov	r0, r2
 8004204:	f000 fb7e 	bl	8004904 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	689b      	ldr	r3, [r3, #8]
 800420e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	699b      	ldr	r3, [r3, #24]
 8004216:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	6a1b      	ldr	r3, [r3, #32]
 800421e:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	697a      	ldr	r2, [r7, #20]
 8004226:	4313      	orrs	r3, r2
 8004228:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004230:	f023 0303 	bic.w	r3, r3, #3
 8004234:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	689a      	ldr	r2, [r3, #8]
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	699b      	ldr	r3, [r3, #24]
 800423e:	021b      	lsls	r3, r3, #8
 8004240:	4313      	orrs	r3, r2
 8004242:	693a      	ldr	r2, [r7, #16]
 8004244:	4313      	orrs	r3, r2
 8004246:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800424e:	f023 030c 	bic.w	r3, r3, #12
 8004252:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800425a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800425e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	68da      	ldr	r2, [r3, #12]
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	69db      	ldr	r3, [r3, #28]
 8004268:	021b      	lsls	r3, r3, #8
 800426a:	4313      	orrs	r3, r2
 800426c:	693a      	ldr	r2, [r7, #16]
 800426e:	4313      	orrs	r3, r2
 8004270:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	691b      	ldr	r3, [r3, #16]
 8004276:	011a      	lsls	r2, r3, #4
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	6a1b      	ldr	r3, [r3, #32]
 800427c:	031b      	lsls	r3, r3, #12
 800427e:	4313      	orrs	r3, r2
 8004280:	693a      	ldr	r2, [r7, #16]
 8004282:	4313      	orrs	r3, r2
 8004284:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800428c:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8004294:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	685a      	ldr	r2, [r3, #4]
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	695b      	ldr	r3, [r3, #20]
 800429e:	011b      	lsls	r3, r3, #4
 80042a0:	4313      	orrs	r3, r2
 80042a2:	68fa      	ldr	r2, [r7, #12]
 80042a4:	4313      	orrs	r3, r2
 80042a6:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	697a      	ldr	r2, [r7, #20]
 80042ae:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	693a      	ldr	r2, [r7, #16]
 80042b6:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	68fa      	ldr	r2, [r7, #12]
 80042be:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2201      	movs	r2, #1
 80042c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80042c8:	2300      	movs	r3, #0
}
 80042ca:	4618      	mov	r0, r3
 80042cc:	3718      	adds	r7, #24
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}

080042d2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80042d2:	b580      	push	{r7, lr}
 80042d4:	b082      	sub	sp, #8
 80042d6:	af00      	add	r7, sp, #0
 80042d8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	691b      	ldr	r3, [r3, #16]
 80042e0:	f003 0302 	and.w	r3, r3, #2
 80042e4:	2b02      	cmp	r3, #2
 80042e6:	d122      	bne.n	800432e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	68db      	ldr	r3, [r3, #12]
 80042ee:	f003 0302 	and.w	r3, r3, #2
 80042f2:	2b02      	cmp	r3, #2
 80042f4:	d11b      	bne.n	800432e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f06f 0202 	mvn.w	r2, #2
 80042fe:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2201      	movs	r2, #1
 8004304:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	699b      	ldr	r3, [r3, #24]
 800430c:	f003 0303 	and.w	r3, r3, #3
 8004310:	2b00      	cmp	r3, #0
 8004312:	d003      	beq.n	800431c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004314:	6878      	ldr	r0, [r7, #4]
 8004316:	f000 fad6 	bl	80048c6 <HAL_TIM_IC_CaptureCallback>
 800431a:	e005      	b.n	8004328 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800431c:	6878      	ldr	r0, [r7, #4]
 800431e:	f000 fac8 	bl	80048b2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	f000 fad9 	bl	80048da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2200      	movs	r2, #0
 800432c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	691b      	ldr	r3, [r3, #16]
 8004334:	f003 0304 	and.w	r3, r3, #4
 8004338:	2b04      	cmp	r3, #4
 800433a:	d122      	bne.n	8004382 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	68db      	ldr	r3, [r3, #12]
 8004342:	f003 0304 	and.w	r3, r3, #4
 8004346:	2b04      	cmp	r3, #4
 8004348:	d11b      	bne.n	8004382 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f06f 0204 	mvn.w	r2, #4
 8004352:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2202      	movs	r2, #2
 8004358:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	699b      	ldr	r3, [r3, #24]
 8004360:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004364:	2b00      	cmp	r3, #0
 8004366:	d003      	beq.n	8004370 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004368:	6878      	ldr	r0, [r7, #4]
 800436a:	f000 faac 	bl	80048c6 <HAL_TIM_IC_CaptureCallback>
 800436e:	e005      	b.n	800437c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004370:	6878      	ldr	r0, [r7, #4]
 8004372:	f000 fa9e 	bl	80048b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004376:	6878      	ldr	r0, [r7, #4]
 8004378:	f000 faaf 	bl	80048da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2200      	movs	r2, #0
 8004380:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	691b      	ldr	r3, [r3, #16]
 8004388:	f003 0308 	and.w	r3, r3, #8
 800438c:	2b08      	cmp	r3, #8
 800438e:	d122      	bne.n	80043d6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	68db      	ldr	r3, [r3, #12]
 8004396:	f003 0308 	and.w	r3, r3, #8
 800439a:	2b08      	cmp	r3, #8
 800439c:	d11b      	bne.n	80043d6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f06f 0208 	mvn.w	r2, #8
 80043a6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2204      	movs	r2, #4
 80043ac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	69db      	ldr	r3, [r3, #28]
 80043b4:	f003 0303 	and.w	r3, r3, #3
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d003      	beq.n	80043c4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043bc:	6878      	ldr	r0, [r7, #4]
 80043be:	f000 fa82 	bl	80048c6 <HAL_TIM_IC_CaptureCallback>
 80043c2:	e005      	b.n	80043d0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043c4:	6878      	ldr	r0, [r7, #4]
 80043c6:	f000 fa74 	bl	80048b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043ca:	6878      	ldr	r0, [r7, #4]
 80043cc:	f000 fa85 	bl	80048da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2200      	movs	r2, #0
 80043d4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	691b      	ldr	r3, [r3, #16]
 80043dc:	f003 0310 	and.w	r3, r3, #16
 80043e0:	2b10      	cmp	r3, #16
 80043e2:	d122      	bne.n	800442a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	f003 0310 	and.w	r3, r3, #16
 80043ee:	2b10      	cmp	r3, #16
 80043f0:	d11b      	bne.n	800442a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f06f 0210 	mvn.w	r2, #16
 80043fa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2208      	movs	r2, #8
 8004400:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	69db      	ldr	r3, [r3, #28]
 8004408:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800440c:	2b00      	cmp	r3, #0
 800440e:	d003      	beq.n	8004418 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004410:	6878      	ldr	r0, [r7, #4]
 8004412:	f000 fa58 	bl	80048c6 <HAL_TIM_IC_CaptureCallback>
 8004416:	e005      	b.n	8004424 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004418:	6878      	ldr	r0, [r7, #4]
 800441a:	f000 fa4a 	bl	80048b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	f000 fa5b 	bl	80048da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2200      	movs	r2, #0
 8004428:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	691b      	ldr	r3, [r3, #16]
 8004430:	f003 0301 	and.w	r3, r3, #1
 8004434:	2b01      	cmp	r3, #1
 8004436:	d10e      	bne.n	8004456 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	68db      	ldr	r3, [r3, #12]
 800443e:	f003 0301 	and.w	r3, r3, #1
 8004442:	2b01      	cmp	r3, #1
 8004444:	d107      	bne.n	8004456 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f06f 0201 	mvn.w	r2, #1
 800444e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004450:	6878      	ldr	r0, [r7, #4]
 8004452:	f000 fa24 	bl	800489e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	691b      	ldr	r3, [r3, #16]
 800445c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004460:	2b80      	cmp	r3, #128	; 0x80
 8004462:	d10e      	bne.n	8004482 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	68db      	ldr	r3, [r3, #12]
 800446a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800446e:	2b80      	cmp	r3, #128	; 0x80
 8004470:	d107      	bne.n	8004482 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800447a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800447c:	6878      	ldr	r0, [r7, #4]
 800447e:	f000 fdb1 	bl	8004fe4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	691b      	ldr	r3, [r3, #16]
 8004488:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800448c:	2b40      	cmp	r3, #64	; 0x40
 800448e:	d10e      	bne.n	80044ae <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	68db      	ldr	r3, [r3, #12]
 8004496:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800449a:	2b40      	cmp	r3, #64	; 0x40
 800449c:	d107      	bne.n	80044ae <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80044a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80044a8:	6878      	ldr	r0, [r7, #4]
 80044aa:	f000 fa20 	bl	80048ee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	691b      	ldr	r3, [r3, #16]
 80044b4:	f003 0320 	and.w	r3, r3, #32
 80044b8:	2b20      	cmp	r3, #32
 80044ba:	d10e      	bne.n	80044da <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	68db      	ldr	r3, [r3, #12]
 80044c2:	f003 0320 	and.w	r3, r3, #32
 80044c6:	2b20      	cmp	r3, #32
 80044c8:	d107      	bne.n	80044da <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f06f 0220 	mvn.w	r2, #32
 80044d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80044d4:	6878      	ldr	r0, [r7, #4]
 80044d6:	f000 fd7b 	bl	8004fd0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80044da:	bf00      	nop
 80044dc:	3708      	adds	r7, #8
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd80      	pop	{r7, pc}
	...

080044e4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b084      	sub	sp, #16
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	60f8      	str	r0, [r7, #12]
 80044ec:	60b9      	str	r1, [r7, #8]
 80044ee:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d101      	bne.n	80044fe <HAL_TIM_OC_ConfigChannel+0x1a>
 80044fa:	2302      	movs	r3, #2
 80044fc:	e04e      	b.n	800459c <HAL_TIM_OC_ConfigChannel+0xb8>
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2201      	movs	r2, #1
 8004502:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2202      	movs	r2, #2
 800450a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2b0c      	cmp	r3, #12
 8004512:	d839      	bhi.n	8004588 <HAL_TIM_OC_ConfigChannel+0xa4>
 8004514:	a201      	add	r2, pc, #4	; (adr r2, 800451c <HAL_TIM_OC_ConfigChannel+0x38>)
 8004516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800451a:	bf00      	nop
 800451c:	08004551 	.word	0x08004551
 8004520:	08004589 	.word	0x08004589
 8004524:	08004589 	.word	0x08004589
 8004528:	08004589 	.word	0x08004589
 800452c:	0800455f 	.word	0x0800455f
 8004530:	08004589 	.word	0x08004589
 8004534:	08004589 	.word	0x08004589
 8004538:	08004589 	.word	0x08004589
 800453c:	0800456d 	.word	0x0800456d
 8004540:	08004589 	.word	0x08004589
 8004544:	08004589 	.word	0x08004589
 8004548:	08004589 	.word	0x08004589
 800454c:	0800457b 	.word	0x0800457b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	68b9      	ldr	r1, [r7, #8]
 8004556:	4618      	mov	r0, r3
 8004558:	f000 fa74 	bl	8004a44 <TIM_OC1_SetConfig>
      break;
 800455c:	e015      	b.n	800458a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	68b9      	ldr	r1, [r7, #8]
 8004564:	4618      	mov	r0, r3
 8004566:	f000 fadd 	bl	8004b24 <TIM_OC2_SetConfig>
      break;
 800456a:	e00e      	b.n	800458a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	68b9      	ldr	r1, [r7, #8]
 8004572:	4618      	mov	r0, r3
 8004574:	f000 fb4c 	bl	8004c10 <TIM_OC3_SetConfig>
      break;
 8004578:	e007      	b.n	800458a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	68b9      	ldr	r1, [r7, #8]
 8004580:	4618      	mov	r0, r3
 8004582:	f000 fbb9 	bl	8004cf8 <TIM_OC4_SetConfig>
      break;
 8004586:	e000      	b.n	800458a <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 8004588:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2201      	movs	r2, #1
 800458e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2200      	movs	r2, #0
 8004596:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800459a:	2300      	movs	r3, #0
}
 800459c:	4618      	mov	r0, r3
 800459e:	3710      	adds	r7, #16
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bd80      	pop	{r7, pc}

080045a4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b084      	sub	sp, #16
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	60f8      	str	r0, [r7, #12]
 80045ac:	60b9      	str	r1, [r7, #8]
 80045ae:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045b6:	2b01      	cmp	r3, #1
 80045b8:	d101      	bne.n	80045be <HAL_TIM_PWM_ConfigChannel+0x1a>
 80045ba:	2302      	movs	r3, #2
 80045bc:	e0b4      	b.n	8004728 <HAL_TIM_PWM_ConfigChannel+0x184>
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2201      	movs	r2, #1
 80045c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2202      	movs	r2, #2
 80045ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2b0c      	cmp	r3, #12
 80045d2:	f200 809f 	bhi.w	8004714 <HAL_TIM_PWM_ConfigChannel+0x170>
 80045d6:	a201      	add	r2, pc, #4	; (adr r2, 80045dc <HAL_TIM_PWM_ConfigChannel+0x38>)
 80045d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045dc:	08004611 	.word	0x08004611
 80045e0:	08004715 	.word	0x08004715
 80045e4:	08004715 	.word	0x08004715
 80045e8:	08004715 	.word	0x08004715
 80045ec:	08004651 	.word	0x08004651
 80045f0:	08004715 	.word	0x08004715
 80045f4:	08004715 	.word	0x08004715
 80045f8:	08004715 	.word	0x08004715
 80045fc:	08004693 	.word	0x08004693
 8004600:	08004715 	.word	0x08004715
 8004604:	08004715 	.word	0x08004715
 8004608:	08004715 	.word	0x08004715
 800460c:	080046d3 	.word	0x080046d3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	68b9      	ldr	r1, [r7, #8]
 8004616:	4618      	mov	r0, r3
 8004618:	f000 fa14 	bl	8004a44 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	699a      	ldr	r2, [r3, #24]
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f042 0208 	orr.w	r2, r2, #8
 800462a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	699a      	ldr	r2, [r3, #24]
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f022 0204 	bic.w	r2, r2, #4
 800463a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	6999      	ldr	r1, [r3, #24]
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	691a      	ldr	r2, [r3, #16]
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	430a      	orrs	r2, r1
 800464c:	619a      	str	r2, [r3, #24]
      break;
 800464e:	e062      	b.n	8004716 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	68b9      	ldr	r1, [r7, #8]
 8004656:	4618      	mov	r0, r3
 8004658:	f000 fa64 	bl	8004b24 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	699a      	ldr	r2, [r3, #24]
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800466a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	699a      	ldr	r2, [r3, #24]
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800467a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	6999      	ldr	r1, [r3, #24]
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	691b      	ldr	r3, [r3, #16]
 8004686:	021a      	lsls	r2, r3, #8
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	430a      	orrs	r2, r1
 800468e:	619a      	str	r2, [r3, #24]
      break;
 8004690:	e041      	b.n	8004716 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	68b9      	ldr	r1, [r7, #8]
 8004698:	4618      	mov	r0, r3
 800469a:	f000 fab9 	bl	8004c10 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	69da      	ldr	r2, [r3, #28]
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f042 0208 	orr.w	r2, r2, #8
 80046ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	69da      	ldr	r2, [r3, #28]
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f022 0204 	bic.w	r2, r2, #4
 80046bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	69d9      	ldr	r1, [r3, #28]
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	691a      	ldr	r2, [r3, #16]
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	430a      	orrs	r2, r1
 80046ce:	61da      	str	r2, [r3, #28]
      break;
 80046d0:	e021      	b.n	8004716 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	68b9      	ldr	r1, [r7, #8]
 80046d8:	4618      	mov	r0, r3
 80046da:	f000 fb0d 	bl	8004cf8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	69da      	ldr	r2, [r3, #28]
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80046ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	69da      	ldr	r2, [r3, #28]
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	69d9      	ldr	r1, [r3, #28]
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	691b      	ldr	r3, [r3, #16]
 8004708:	021a      	lsls	r2, r3, #8
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	430a      	orrs	r2, r1
 8004710:	61da      	str	r2, [r3, #28]
      break;
 8004712:	e000      	b.n	8004716 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8004714:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2201      	movs	r2, #1
 800471a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2200      	movs	r2, #0
 8004722:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004726:	2300      	movs	r3, #0
}
 8004728:	4618      	mov	r0, r3
 800472a:	3710      	adds	r7, #16
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}

08004730 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b084      	sub	sp, #16
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
 8004738:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004740:	2b01      	cmp	r3, #1
 8004742:	d101      	bne.n	8004748 <HAL_TIM_ConfigClockSource+0x18>
 8004744:	2302      	movs	r3, #2
 8004746:	e0a6      	b.n	8004896 <HAL_TIM_ConfigClockSource+0x166>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2201      	movs	r2, #1
 800474c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2202      	movs	r2, #2
 8004754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	689b      	ldr	r3, [r3, #8]
 800475e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004766:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800476e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	68fa      	ldr	r2, [r7, #12]
 8004776:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	2b40      	cmp	r3, #64	; 0x40
 800477e:	d067      	beq.n	8004850 <HAL_TIM_ConfigClockSource+0x120>
 8004780:	2b40      	cmp	r3, #64	; 0x40
 8004782:	d80b      	bhi.n	800479c <HAL_TIM_ConfigClockSource+0x6c>
 8004784:	2b10      	cmp	r3, #16
 8004786:	d073      	beq.n	8004870 <HAL_TIM_ConfigClockSource+0x140>
 8004788:	2b10      	cmp	r3, #16
 800478a:	d802      	bhi.n	8004792 <HAL_TIM_ConfigClockSource+0x62>
 800478c:	2b00      	cmp	r3, #0
 800478e:	d06f      	beq.n	8004870 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004790:	e078      	b.n	8004884 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004792:	2b20      	cmp	r3, #32
 8004794:	d06c      	beq.n	8004870 <HAL_TIM_ConfigClockSource+0x140>
 8004796:	2b30      	cmp	r3, #48	; 0x30
 8004798:	d06a      	beq.n	8004870 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800479a:	e073      	b.n	8004884 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800479c:	2b70      	cmp	r3, #112	; 0x70
 800479e:	d00d      	beq.n	80047bc <HAL_TIM_ConfigClockSource+0x8c>
 80047a0:	2b70      	cmp	r3, #112	; 0x70
 80047a2:	d804      	bhi.n	80047ae <HAL_TIM_ConfigClockSource+0x7e>
 80047a4:	2b50      	cmp	r3, #80	; 0x50
 80047a6:	d033      	beq.n	8004810 <HAL_TIM_ConfigClockSource+0xe0>
 80047a8:	2b60      	cmp	r3, #96	; 0x60
 80047aa:	d041      	beq.n	8004830 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80047ac:	e06a      	b.n	8004884 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80047ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047b2:	d066      	beq.n	8004882 <HAL_TIM_ConfigClockSource+0x152>
 80047b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047b8:	d017      	beq.n	80047ea <HAL_TIM_ConfigClockSource+0xba>
      break;
 80047ba:	e063      	b.n	8004884 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6818      	ldr	r0, [r3, #0]
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	6899      	ldr	r1, [r3, #8]
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	685a      	ldr	r2, [r3, #4]
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	68db      	ldr	r3, [r3, #12]
 80047cc:	f000 fb64 	bl	8004e98 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	689b      	ldr	r3, [r3, #8]
 80047d6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80047de:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	68fa      	ldr	r2, [r7, #12]
 80047e6:	609a      	str	r2, [r3, #8]
      break;
 80047e8:	e04c      	b.n	8004884 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6818      	ldr	r0, [r3, #0]
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	6899      	ldr	r1, [r3, #8]
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	685a      	ldr	r2, [r3, #4]
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	68db      	ldr	r3, [r3, #12]
 80047fa:	f000 fb4d 	bl	8004e98 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	689a      	ldr	r2, [r3, #8]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800480c:	609a      	str	r2, [r3, #8]
      break;
 800480e:	e039      	b.n	8004884 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6818      	ldr	r0, [r3, #0]
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	6859      	ldr	r1, [r3, #4]
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	68db      	ldr	r3, [r3, #12]
 800481c:	461a      	mov	r2, r3
 800481e:	f000 fac1 	bl	8004da4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	2150      	movs	r1, #80	; 0x50
 8004828:	4618      	mov	r0, r3
 800482a:	f000 fb1a 	bl	8004e62 <TIM_ITRx_SetConfig>
      break;
 800482e:	e029      	b.n	8004884 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6818      	ldr	r0, [r3, #0]
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	6859      	ldr	r1, [r3, #4]
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	68db      	ldr	r3, [r3, #12]
 800483c:	461a      	mov	r2, r3
 800483e:	f000 fae0 	bl	8004e02 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	2160      	movs	r1, #96	; 0x60
 8004848:	4618      	mov	r0, r3
 800484a:	f000 fb0a 	bl	8004e62 <TIM_ITRx_SetConfig>
      break;
 800484e:	e019      	b.n	8004884 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6818      	ldr	r0, [r3, #0]
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	6859      	ldr	r1, [r3, #4]
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	68db      	ldr	r3, [r3, #12]
 800485c:	461a      	mov	r2, r3
 800485e:	f000 faa1 	bl	8004da4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	2140      	movs	r1, #64	; 0x40
 8004868:	4618      	mov	r0, r3
 800486a:	f000 fafa 	bl	8004e62 <TIM_ITRx_SetConfig>
      break;
 800486e:	e009      	b.n	8004884 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4619      	mov	r1, r3
 800487a:	4610      	mov	r0, r2
 800487c:	f000 faf1 	bl	8004e62 <TIM_ITRx_SetConfig>
      break;
 8004880:	e000      	b.n	8004884 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004882:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2201      	movs	r2, #1
 8004888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2200      	movs	r2, #0
 8004890:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004894:	2300      	movs	r3, #0
}
 8004896:	4618      	mov	r0, r3
 8004898:	3710      	adds	r7, #16
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}

0800489e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800489e:	b480      	push	{r7}
 80048a0:	b083      	sub	sp, #12
 80048a2:	af00      	add	r7, sp, #0
 80048a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80048a6:	bf00      	nop
 80048a8:	370c      	adds	r7, #12
 80048aa:	46bd      	mov	sp, r7
 80048ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b0:	4770      	bx	lr

080048b2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80048b2:	b480      	push	{r7}
 80048b4:	b083      	sub	sp, #12
 80048b6:	af00      	add	r7, sp, #0
 80048b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80048ba:	bf00      	nop
 80048bc:	370c      	adds	r7, #12
 80048be:	46bd      	mov	sp, r7
 80048c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c4:	4770      	bx	lr

080048c6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80048c6:	b480      	push	{r7}
 80048c8:	b083      	sub	sp, #12
 80048ca:	af00      	add	r7, sp, #0
 80048cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80048ce:	bf00      	nop
 80048d0:	370c      	adds	r7, #12
 80048d2:	46bd      	mov	sp, r7
 80048d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d8:	4770      	bx	lr

080048da <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80048da:	b480      	push	{r7}
 80048dc:	b083      	sub	sp, #12
 80048de:	af00      	add	r7, sp, #0
 80048e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80048e2:	bf00      	nop
 80048e4:	370c      	adds	r7, #12
 80048e6:	46bd      	mov	sp, r7
 80048e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ec:	4770      	bx	lr

080048ee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80048ee:	b480      	push	{r7}
 80048f0:	b083      	sub	sp, #12
 80048f2:	af00      	add	r7, sp, #0
 80048f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80048f6:	bf00      	nop
 80048f8:	370c      	adds	r7, #12
 80048fa:	46bd      	mov	sp, r7
 80048fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004900:	4770      	bx	lr
	...

08004904 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004904:	b480      	push	{r7}
 8004906:	b085      	sub	sp, #20
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
 800490c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	4a40      	ldr	r2, [pc, #256]	; (8004a18 <TIM_Base_SetConfig+0x114>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d013      	beq.n	8004944 <TIM_Base_SetConfig+0x40>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004922:	d00f      	beq.n	8004944 <TIM_Base_SetConfig+0x40>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	4a3d      	ldr	r2, [pc, #244]	; (8004a1c <TIM_Base_SetConfig+0x118>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d00b      	beq.n	8004944 <TIM_Base_SetConfig+0x40>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	4a3c      	ldr	r2, [pc, #240]	; (8004a20 <TIM_Base_SetConfig+0x11c>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d007      	beq.n	8004944 <TIM_Base_SetConfig+0x40>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	4a3b      	ldr	r2, [pc, #236]	; (8004a24 <TIM_Base_SetConfig+0x120>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d003      	beq.n	8004944 <TIM_Base_SetConfig+0x40>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	4a3a      	ldr	r2, [pc, #232]	; (8004a28 <TIM_Base_SetConfig+0x124>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d108      	bne.n	8004956 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800494a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	68fa      	ldr	r2, [r7, #12]
 8004952:	4313      	orrs	r3, r2
 8004954:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	4a2f      	ldr	r2, [pc, #188]	; (8004a18 <TIM_Base_SetConfig+0x114>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d02b      	beq.n	80049b6 <TIM_Base_SetConfig+0xb2>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004964:	d027      	beq.n	80049b6 <TIM_Base_SetConfig+0xb2>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	4a2c      	ldr	r2, [pc, #176]	; (8004a1c <TIM_Base_SetConfig+0x118>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d023      	beq.n	80049b6 <TIM_Base_SetConfig+0xb2>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	4a2b      	ldr	r2, [pc, #172]	; (8004a20 <TIM_Base_SetConfig+0x11c>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d01f      	beq.n	80049b6 <TIM_Base_SetConfig+0xb2>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	4a2a      	ldr	r2, [pc, #168]	; (8004a24 <TIM_Base_SetConfig+0x120>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d01b      	beq.n	80049b6 <TIM_Base_SetConfig+0xb2>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	4a29      	ldr	r2, [pc, #164]	; (8004a28 <TIM_Base_SetConfig+0x124>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d017      	beq.n	80049b6 <TIM_Base_SetConfig+0xb2>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	4a28      	ldr	r2, [pc, #160]	; (8004a2c <TIM_Base_SetConfig+0x128>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d013      	beq.n	80049b6 <TIM_Base_SetConfig+0xb2>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	4a27      	ldr	r2, [pc, #156]	; (8004a30 <TIM_Base_SetConfig+0x12c>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d00f      	beq.n	80049b6 <TIM_Base_SetConfig+0xb2>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	4a26      	ldr	r2, [pc, #152]	; (8004a34 <TIM_Base_SetConfig+0x130>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d00b      	beq.n	80049b6 <TIM_Base_SetConfig+0xb2>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	4a25      	ldr	r2, [pc, #148]	; (8004a38 <TIM_Base_SetConfig+0x134>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d007      	beq.n	80049b6 <TIM_Base_SetConfig+0xb2>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	4a24      	ldr	r2, [pc, #144]	; (8004a3c <TIM_Base_SetConfig+0x138>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d003      	beq.n	80049b6 <TIM_Base_SetConfig+0xb2>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	4a23      	ldr	r2, [pc, #140]	; (8004a40 <TIM_Base_SetConfig+0x13c>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d108      	bne.n	80049c8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	68db      	ldr	r3, [r3, #12]
 80049c2:	68fa      	ldr	r2, [r7, #12]
 80049c4:	4313      	orrs	r3, r2
 80049c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	695b      	ldr	r3, [r3, #20]
 80049d2:	4313      	orrs	r3, r2
 80049d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	68fa      	ldr	r2, [r7, #12]
 80049da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	689a      	ldr	r2, [r3, #8]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	681a      	ldr	r2, [r3, #0]
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	4a0a      	ldr	r2, [pc, #40]	; (8004a18 <TIM_Base_SetConfig+0x114>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d003      	beq.n	80049fc <TIM_Base_SetConfig+0xf8>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	4a0c      	ldr	r2, [pc, #48]	; (8004a28 <TIM_Base_SetConfig+0x124>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d103      	bne.n	8004a04 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	691a      	ldr	r2, [r3, #16]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2201      	movs	r2, #1
 8004a08:	615a      	str	r2, [r3, #20]
}
 8004a0a:	bf00      	nop
 8004a0c:	3714      	adds	r7, #20
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a14:	4770      	bx	lr
 8004a16:	bf00      	nop
 8004a18:	40010000 	.word	0x40010000
 8004a1c:	40000400 	.word	0x40000400
 8004a20:	40000800 	.word	0x40000800
 8004a24:	40000c00 	.word	0x40000c00
 8004a28:	40010400 	.word	0x40010400
 8004a2c:	40014000 	.word	0x40014000
 8004a30:	40014400 	.word	0x40014400
 8004a34:	40014800 	.word	0x40014800
 8004a38:	40001800 	.word	0x40001800
 8004a3c:	40001c00 	.word	0x40001c00
 8004a40:	40002000 	.word	0x40002000

08004a44 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b087      	sub	sp, #28
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
 8004a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6a1b      	ldr	r3, [r3, #32]
 8004a52:	f023 0201 	bic.w	r2, r3, #1
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6a1b      	ldr	r3, [r3, #32]
 8004a5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	699b      	ldr	r3, [r3, #24]
 8004a6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	f023 0303 	bic.w	r3, r3, #3
 8004a7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	68fa      	ldr	r2, [r7, #12]
 8004a82:	4313      	orrs	r3, r2
 8004a84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	f023 0302 	bic.w	r3, r3, #2
 8004a8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	697a      	ldr	r2, [r7, #20]
 8004a94:	4313      	orrs	r3, r2
 8004a96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	4a20      	ldr	r2, [pc, #128]	; (8004b1c <TIM_OC1_SetConfig+0xd8>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d003      	beq.n	8004aa8 <TIM_OC1_SetConfig+0x64>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	4a1f      	ldr	r2, [pc, #124]	; (8004b20 <TIM_OC1_SetConfig+0xdc>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d10c      	bne.n	8004ac2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	f023 0308 	bic.w	r3, r3, #8
 8004aae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	68db      	ldr	r3, [r3, #12]
 8004ab4:	697a      	ldr	r2, [r7, #20]
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	f023 0304 	bic.w	r3, r3, #4
 8004ac0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	4a15      	ldr	r2, [pc, #84]	; (8004b1c <TIM_OC1_SetConfig+0xd8>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d003      	beq.n	8004ad2 <TIM_OC1_SetConfig+0x8e>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	4a14      	ldr	r2, [pc, #80]	; (8004b20 <TIM_OC1_SetConfig+0xdc>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d111      	bne.n	8004af6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ad8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004ada:	693b      	ldr	r3, [r7, #16]
 8004adc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ae0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	695b      	ldr	r3, [r3, #20]
 8004ae6:	693a      	ldr	r2, [r7, #16]
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	699b      	ldr	r3, [r3, #24]
 8004af0:	693a      	ldr	r2, [r7, #16]
 8004af2:	4313      	orrs	r3, r2
 8004af4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	693a      	ldr	r2, [r7, #16]
 8004afa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	68fa      	ldr	r2, [r7, #12]
 8004b00:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	685a      	ldr	r2, [r3, #4]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	697a      	ldr	r2, [r7, #20]
 8004b0e:	621a      	str	r2, [r3, #32]
}
 8004b10:	bf00      	nop
 8004b12:	371c      	adds	r7, #28
 8004b14:	46bd      	mov	sp, r7
 8004b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1a:	4770      	bx	lr
 8004b1c:	40010000 	.word	0x40010000
 8004b20:	40010400 	.word	0x40010400

08004b24 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b087      	sub	sp, #28
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
 8004b2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6a1b      	ldr	r3, [r3, #32]
 8004b32:	f023 0210 	bic.w	r2, r3, #16
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6a1b      	ldr	r3, [r3, #32]
 8004b3e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	699b      	ldr	r3, [r3, #24]
 8004b4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004b52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	021b      	lsls	r3, r3, #8
 8004b62:	68fa      	ldr	r2, [r7, #12]
 8004b64:	4313      	orrs	r3, r2
 8004b66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004b68:	697b      	ldr	r3, [r7, #20]
 8004b6a:	f023 0320 	bic.w	r3, r3, #32
 8004b6e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	689b      	ldr	r3, [r3, #8]
 8004b74:	011b      	lsls	r3, r3, #4
 8004b76:	697a      	ldr	r2, [r7, #20]
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	4a22      	ldr	r2, [pc, #136]	; (8004c08 <TIM_OC2_SetConfig+0xe4>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d003      	beq.n	8004b8c <TIM_OC2_SetConfig+0x68>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	4a21      	ldr	r2, [pc, #132]	; (8004c0c <TIM_OC2_SetConfig+0xe8>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d10d      	bne.n	8004ba8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	68db      	ldr	r3, [r3, #12]
 8004b98:	011b      	lsls	r3, r3, #4
 8004b9a:	697a      	ldr	r2, [r7, #20]
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004ba0:	697b      	ldr	r3, [r7, #20]
 8004ba2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ba6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	4a17      	ldr	r2, [pc, #92]	; (8004c08 <TIM_OC2_SetConfig+0xe4>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d003      	beq.n	8004bb8 <TIM_OC2_SetConfig+0x94>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	4a16      	ldr	r2, [pc, #88]	; (8004c0c <TIM_OC2_SetConfig+0xe8>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d113      	bne.n	8004be0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004bb8:	693b      	ldr	r3, [r7, #16]
 8004bba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004bbe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004bc0:	693b      	ldr	r3, [r7, #16]
 8004bc2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004bc6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	695b      	ldr	r3, [r3, #20]
 8004bcc:	009b      	lsls	r3, r3, #2
 8004bce:	693a      	ldr	r2, [r7, #16]
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	699b      	ldr	r3, [r3, #24]
 8004bd8:	009b      	lsls	r3, r3, #2
 8004bda:	693a      	ldr	r2, [r7, #16]
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	693a      	ldr	r2, [r7, #16]
 8004be4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	68fa      	ldr	r2, [r7, #12]
 8004bea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	685a      	ldr	r2, [r3, #4]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	697a      	ldr	r2, [r7, #20]
 8004bf8:	621a      	str	r2, [r3, #32]
}
 8004bfa:	bf00      	nop
 8004bfc:	371c      	adds	r7, #28
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c04:	4770      	bx	lr
 8004c06:	bf00      	nop
 8004c08:	40010000 	.word	0x40010000
 8004c0c:	40010400 	.word	0x40010400

08004c10 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c10:	b480      	push	{r7}
 8004c12:	b087      	sub	sp, #28
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
 8004c18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6a1b      	ldr	r3, [r3, #32]
 8004c1e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6a1b      	ldr	r3, [r3, #32]
 8004c2a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	69db      	ldr	r3, [r3, #28]
 8004c36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f023 0303 	bic.w	r3, r3, #3
 8004c46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	68fa      	ldr	r2, [r7, #12]
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004c52:	697b      	ldr	r3, [r7, #20]
 8004c54:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004c58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	689b      	ldr	r3, [r3, #8]
 8004c5e:	021b      	lsls	r3, r3, #8
 8004c60:	697a      	ldr	r2, [r7, #20]
 8004c62:	4313      	orrs	r3, r2
 8004c64:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	4a21      	ldr	r2, [pc, #132]	; (8004cf0 <TIM_OC3_SetConfig+0xe0>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d003      	beq.n	8004c76 <TIM_OC3_SetConfig+0x66>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	4a20      	ldr	r2, [pc, #128]	; (8004cf4 <TIM_OC3_SetConfig+0xe4>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d10d      	bne.n	8004c92 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004c7c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	68db      	ldr	r3, [r3, #12]
 8004c82:	021b      	lsls	r3, r3, #8
 8004c84:	697a      	ldr	r2, [r7, #20]
 8004c86:	4313      	orrs	r3, r2
 8004c88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004c90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	4a16      	ldr	r2, [pc, #88]	; (8004cf0 <TIM_OC3_SetConfig+0xe0>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d003      	beq.n	8004ca2 <TIM_OC3_SetConfig+0x92>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	4a15      	ldr	r2, [pc, #84]	; (8004cf4 <TIM_OC3_SetConfig+0xe4>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d113      	bne.n	8004cca <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004ca2:	693b      	ldr	r3, [r7, #16]
 8004ca4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004ca8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004cb0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	695b      	ldr	r3, [r3, #20]
 8004cb6:	011b      	lsls	r3, r3, #4
 8004cb8:	693a      	ldr	r2, [r7, #16]
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	699b      	ldr	r3, [r3, #24]
 8004cc2:	011b      	lsls	r3, r3, #4
 8004cc4:	693a      	ldr	r2, [r7, #16]
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	693a      	ldr	r2, [r7, #16]
 8004cce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	68fa      	ldr	r2, [r7, #12]
 8004cd4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	685a      	ldr	r2, [r3, #4]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	697a      	ldr	r2, [r7, #20]
 8004ce2:	621a      	str	r2, [r3, #32]
}
 8004ce4:	bf00      	nop
 8004ce6:	371c      	adds	r7, #28
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cee:	4770      	bx	lr
 8004cf0:	40010000 	.word	0x40010000
 8004cf4:	40010400 	.word	0x40010400

08004cf8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	b087      	sub	sp, #28
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
 8004d00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6a1b      	ldr	r3, [r3, #32]
 8004d06:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6a1b      	ldr	r3, [r3, #32]
 8004d12:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	69db      	ldr	r3, [r3, #28]
 8004d1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	021b      	lsls	r3, r3, #8
 8004d36:	68fa      	ldr	r2, [r7, #12]
 8004d38:	4313      	orrs	r3, r2
 8004d3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004d42:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	031b      	lsls	r3, r3, #12
 8004d4a:	693a      	ldr	r2, [r7, #16]
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	4a12      	ldr	r2, [pc, #72]	; (8004d9c <TIM_OC4_SetConfig+0xa4>)
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d003      	beq.n	8004d60 <TIM_OC4_SetConfig+0x68>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	4a11      	ldr	r2, [pc, #68]	; (8004da0 <TIM_OC4_SetConfig+0xa8>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d109      	bne.n	8004d74 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004d66:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	695b      	ldr	r3, [r3, #20]
 8004d6c:	019b      	lsls	r3, r3, #6
 8004d6e:	697a      	ldr	r2, [r7, #20]
 8004d70:	4313      	orrs	r3, r2
 8004d72:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	697a      	ldr	r2, [r7, #20]
 8004d78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	68fa      	ldr	r2, [r7, #12]
 8004d7e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	685a      	ldr	r2, [r3, #4]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	693a      	ldr	r2, [r7, #16]
 8004d8c:	621a      	str	r2, [r3, #32]
}
 8004d8e:	bf00      	nop
 8004d90:	371c      	adds	r7, #28
 8004d92:	46bd      	mov	sp, r7
 8004d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d98:	4770      	bx	lr
 8004d9a:	bf00      	nop
 8004d9c:	40010000 	.word	0x40010000
 8004da0:	40010400 	.word	0x40010400

08004da4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b087      	sub	sp, #28
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	60f8      	str	r0, [r7, #12]
 8004dac:	60b9      	str	r1, [r7, #8]
 8004dae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	6a1b      	ldr	r3, [r3, #32]
 8004db4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	6a1b      	ldr	r3, [r3, #32]
 8004dba:	f023 0201 	bic.w	r2, r3, #1
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	699b      	ldr	r3, [r3, #24]
 8004dc6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004dc8:	693b      	ldr	r3, [r7, #16]
 8004dca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004dce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	011b      	lsls	r3, r3, #4
 8004dd4:	693a      	ldr	r2, [r7, #16]
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	f023 030a 	bic.w	r3, r3, #10
 8004de0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004de2:	697a      	ldr	r2, [r7, #20]
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	4313      	orrs	r3, r2
 8004de8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	693a      	ldr	r2, [r7, #16]
 8004dee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	697a      	ldr	r2, [r7, #20]
 8004df4:	621a      	str	r2, [r3, #32]
}
 8004df6:	bf00      	nop
 8004df8:	371c      	adds	r7, #28
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e00:	4770      	bx	lr

08004e02 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e02:	b480      	push	{r7}
 8004e04:	b087      	sub	sp, #28
 8004e06:	af00      	add	r7, sp, #0
 8004e08:	60f8      	str	r0, [r7, #12]
 8004e0a:	60b9      	str	r1, [r7, #8]
 8004e0c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	6a1b      	ldr	r3, [r3, #32]
 8004e12:	f023 0210 	bic.w	r2, r3, #16
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	699b      	ldr	r3, [r3, #24]
 8004e1e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	6a1b      	ldr	r3, [r3, #32]
 8004e24:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004e2c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	031b      	lsls	r3, r3, #12
 8004e32:	697a      	ldr	r2, [r7, #20]
 8004e34:	4313      	orrs	r3, r2
 8004e36:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e38:	693b      	ldr	r3, [r7, #16]
 8004e3a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004e3e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	011b      	lsls	r3, r3, #4
 8004e44:	693a      	ldr	r2, [r7, #16]
 8004e46:	4313      	orrs	r3, r2
 8004e48:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	697a      	ldr	r2, [r7, #20]
 8004e4e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	693a      	ldr	r2, [r7, #16]
 8004e54:	621a      	str	r2, [r3, #32]
}
 8004e56:	bf00      	nop
 8004e58:	371c      	adds	r7, #28
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e60:	4770      	bx	lr

08004e62 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004e62:	b480      	push	{r7}
 8004e64:	b085      	sub	sp, #20
 8004e66:	af00      	add	r7, sp, #0
 8004e68:	6078      	str	r0, [r7, #4]
 8004e6a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e78:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e7a:	683a      	ldr	r2, [r7, #0]
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	f043 0307 	orr.w	r3, r3, #7
 8004e84:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	68fa      	ldr	r2, [r7, #12]
 8004e8a:	609a      	str	r2, [r3, #8]
}
 8004e8c:	bf00      	nop
 8004e8e:	3714      	adds	r7, #20
 8004e90:	46bd      	mov	sp, r7
 8004e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e96:	4770      	bx	lr

08004e98 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b087      	sub	sp, #28
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	60f8      	str	r0, [r7, #12]
 8004ea0:	60b9      	str	r1, [r7, #8]
 8004ea2:	607a      	str	r2, [r7, #4]
 8004ea4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	689b      	ldr	r3, [r3, #8]
 8004eaa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004eb2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	021a      	lsls	r2, r3, #8
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	431a      	orrs	r2, r3
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	697a      	ldr	r2, [r7, #20]
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	697a      	ldr	r2, [r7, #20]
 8004eca:	609a      	str	r2, [r3, #8]
}
 8004ecc:	bf00      	nop
 8004ece:	371c      	adds	r7, #28
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed6:	4770      	bx	lr

08004ed8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b085      	sub	sp, #20
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
 8004ee0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ee8:	2b01      	cmp	r3, #1
 8004eea:	d101      	bne.n	8004ef0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004eec:	2302      	movs	r3, #2
 8004eee:	e05a      	b.n	8004fa6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2202      	movs	r2, #2
 8004efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	689b      	ldr	r3, [r3, #8]
 8004f0e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f16:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	68fa      	ldr	r2, [r7, #12]
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	68fa      	ldr	r2, [r7, #12]
 8004f28:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a21      	ldr	r2, [pc, #132]	; (8004fb4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d022      	beq.n	8004f7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f3c:	d01d      	beq.n	8004f7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4a1d      	ldr	r2, [pc, #116]	; (8004fb8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d018      	beq.n	8004f7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a1b      	ldr	r2, [pc, #108]	; (8004fbc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d013      	beq.n	8004f7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4a1a      	ldr	r2, [pc, #104]	; (8004fc0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d00e      	beq.n	8004f7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a18      	ldr	r2, [pc, #96]	; (8004fc4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d009      	beq.n	8004f7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a17      	ldr	r2, [pc, #92]	; (8004fc8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d004      	beq.n	8004f7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a15      	ldr	r2, [pc, #84]	; (8004fcc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d10c      	bne.n	8004f94 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004f80:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	68ba      	ldr	r2, [r7, #8]
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	68ba      	ldr	r2, [r7, #8]
 8004f92:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2201      	movs	r2, #1
 8004f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004fa4:	2300      	movs	r3, #0
}
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	3714      	adds	r7, #20
 8004faa:	46bd      	mov	sp, r7
 8004fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb0:	4770      	bx	lr
 8004fb2:	bf00      	nop
 8004fb4:	40010000 	.word	0x40010000
 8004fb8:	40000400 	.word	0x40000400
 8004fbc:	40000800 	.word	0x40000800
 8004fc0:	40000c00 	.word	0x40000c00
 8004fc4:	40010400 	.word	0x40010400
 8004fc8:	40014000 	.word	0x40014000
 8004fcc:	40001800 	.word	0x40001800

08004fd0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b083      	sub	sp, #12
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004fd8:	bf00      	nop
 8004fda:	370c      	adds	r7, #12
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe2:	4770      	bx	lr

08004fe4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b083      	sub	sp, #12
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004fec:	bf00      	nop
 8004fee:	370c      	adds	r7, #12
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff6:	4770      	bx	lr

08004ff8 <__errno>:
 8004ff8:	4b01      	ldr	r3, [pc, #4]	; (8005000 <__errno+0x8>)
 8004ffa:	6818      	ldr	r0, [r3, #0]
 8004ffc:	4770      	bx	lr
 8004ffe:	bf00      	nop
 8005000:	2000000c 	.word	0x2000000c

08005004 <__libc_init_array>:
 8005004:	b570      	push	{r4, r5, r6, lr}
 8005006:	4e0d      	ldr	r6, [pc, #52]	; (800503c <__libc_init_array+0x38>)
 8005008:	4c0d      	ldr	r4, [pc, #52]	; (8005040 <__libc_init_array+0x3c>)
 800500a:	1ba4      	subs	r4, r4, r6
 800500c:	10a4      	asrs	r4, r4, #2
 800500e:	2500      	movs	r5, #0
 8005010:	42a5      	cmp	r5, r4
 8005012:	d109      	bne.n	8005028 <__libc_init_array+0x24>
 8005014:	4e0b      	ldr	r6, [pc, #44]	; (8005044 <__libc_init_array+0x40>)
 8005016:	4c0c      	ldr	r4, [pc, #48]	; (8005048 <__libc_init_array+0x44>)
 8005018:	f001 fe2c 	bl	8006c74 <_init>
 800501c:	1ba4      	subs	r4, r4, r6
 800501e:	10a4      	asrs	r4, r4, #2
 8005020:	2500      	movs	r5, #0
 8005022:	42a5      	cmp	r5, r4
 8005024:	d105      	bne.n	8005032 <__libc_init_array+0x2e>
 8005026:	bd70      	pop	{r4, r5, r6, pc}
 8005028:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800502c:	4798      	blx	r3
 800502e:	3501      	adds	r5, #1
 8005030:	e7ee      	b.n	8005010 <__libc_init_array+0xc>
 8005032:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005036:	4798      	blx	r3
 8005038:	3501      	adds	r5, #1
 800503a:	e7f2      	b.n	8005022 <__libc_init_array+0x1e>
 800503c:	08006f18 	.word	0x08006f18
 8005040:	08006f18 	.word	0x08006f18
 8005044:	08006f18 	.word	0x08006f18
 8005048:	08006f1c 	.word	0x08006f1c

0800504c <memset>:
 800504c:	4402      	add	r2, r0
 800504e:	4603      	mov	r3, r0
 8005050:	4293      	cmp	r3, r2
 8005052:	d100      	bne.n	8005056 <memset+0xa>
 8005054:	4770      	bx	lr
 8005056:	f803 1b01 	strb.w	r1, [r3], #1
 800505a:	e7f9      	b.n	8005050 <memset+0x4>

0800505c <sulp>:
 800505c:	b570      	push	{r4, r5, r6, lr}
 800505e:	4604      	mov	r4, r0
 8005060:	460d      	mov	r5, r1
 8005062:	ec45 4b10 	vmov	d0, r4, r5
 8005066:	4616      	mov	r6, r2
 8005068:	f001 fc2e 	bl	80068c8 <__ulp>
 800506c:	ec51 0b10 	vmov	r0, r1, d0
 8005070:	b17e      	cbz	r6, 8005092 <sulp+0x36>
 8005072:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8005076:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800507a:	2b00      	cmp	r3, #0
 800507c:	dd09      	ble.n	8005092 <sulp+0x36>
 800507e:	051b      	lsls	r3, r3, #20
 8005080:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8005084:	2400      	movs	r4, #0
 8005086:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800508a:	4622      	mov	r2, r4
 800508c:	462b      	mov	r3, r5
 800508e:	f7fb fa5f 	bl	8000550 <__aeabi_dmul>
 8005092:	bd70      	pop	{r4, r5, r6, pc}
 8005094:	0000      	movs	r0, r0
	...

08005098 <_strtod_l>:
 8005098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800509c:	461f      	mov	r7, r3
 800509e:	b0a1      	sub	sp, #132	; 0x84
 80050a0:	2300      	movs	r3, #0
 80050a2:	4681      	mov	r9, r0
 80050a4:	4638      	mov	r0, r7
 80050a6:	460e      	mov	r6, r1
 80050a8:	9217      	str	r2, [sp, #92]	; 0x5c
 80050aa:	931c      	str	r3, [sp, #112]	; 0x70
 80050ac:	f001 f922 	bl	80062f4 <__localeconv_l>
 80050b0:	4680      	mov	r8, r0
 80050b2:	6800      	ldr	r0, [r0, #0]
 80050b4:	f7fb f888 	bl	80001c8 <strlen>
 80050b8:	f04f 0a00 	mov.w	sl, #0
 80050bc:	4604      	mov	r4, r0
 80050be:	f04f 0b00 	mov.w	fp, #0
 80050c2:	961b      	str	r6, [sp, #108]	; 0x6c
 80050c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80050c6:	781a      	ldrb	r2, [r3, #0]
 80050c8:	2a0d      	cmp	r2, #13
 80050ca:	d832      	bhi.n	8005132 <_strtod_l+0x9a>
 80050cc:	2a09      	cmp	r2, #9
 80050ce:	d236      	bcs.n	800513e <_strtod_l+0xa6>
 80050d0:	2a00      	cmp	r2, #0
 80050d2:	d03e      	beq.n	8005152 <_strtod_l+0xba>
 80050d4:	2300      	movs	r3, #0
 80050d6:	930d      	str	r3, [sp, #52]	; 0x34
 80050d8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80050da:	782b      	ldrb	r3, [r5, #0]
 80050dc:	2b30      	cmp	r3, #48	; 0x30
 80050de:	f040 80ac 	bne.w	800523a <_strtod_l+0x1a2>
 80050e2:	786b      	ldrb	r3, [r5, #1]
 80050e4:	2b58      	cmp	r3, #88	; 0x58
 80050e6:	d001      	beq.n	80050ec <_strtod_l+0x54>
 80050e8:	2b78      	cmp	r3, #120	; 0x78
 80050ea:	d167      	bne.n	80051bc <_strtod_l+0x124>
 80050ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80050ee:	9301      	str	r3, [sp, #4]
 80050f0:	ab1c      	add	r3, sp, #112	; 0x70
 80050f2:	9300      	str	r3, [sp, #0]
 80050f4:	9702      	str	r7, [sp, #8]
 80050f6:	ab1d      	add	r3, sp, #116	; 0x74
 80050f8:	4a88      	ldr	r2, [pc, #544]	; (800531c <_strtod_l+0x284>)
 80050fa:	a91b      	add	r1, sp, #108	; 0x6c
 80050fc:	4648      	mov	r0, r9
 80050fe:	f000 fe22 	bl	8005d46 <__gethex>
 8005102:	f010 0407 	ands.w	r4, r0, #7
 8005106:	4606      	mov	r6, r0
 8005108:	d005      	beq.n	8005116 <_strtod_l+0x7e>
 800510a:	2c06      	cmp	r4, #6
 800510c:	d12b      	bne.n	8005166 <_strtod_l+0xce>
 800510e:	3501      	adds	r5, #1
 8005110:	2300      	movs	r3, #0
 8005112:	951b      	str	r5, [sp, #108]	; 0x6c
 8005114:	930d      	str	r3, [sp, #52]	; 0x34
 8005116:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005118:	2b00      	cmp	r3, #0
 800511a:	f040 859a 	bne.w	8005c52 <_strtod_l+0xbba>
 800511e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005120:	b1e3      	cbz	r3, 800515c <_strtod_l+0xc4>
 8005122:	4652      	mov	r2, sl
 8005124:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005128:	ec43 2b10 	vmov	d0, r2, r3
 800512c:	b021      	add	sp, #132	; 0x84
 800512e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005132:	2a2b      	cmp	r2, #43	; 0x2b
 8005134:	d015      	beq.n	8005162 <_strtod_l+0xca>
 8005136:	2a2d      	cmp	r2, #45	; 0x2d
 8005138:	d004      	beq.n	8005144 <_strtod_l+0xac>
 800513a:	2a20      	cmp	r2, #32
 800513c:	d1ca      	bne.n	80050d4 <_strtod_l+0x3c>
 800513e:	3301      	adds	r3, #1
 8005140:	931b      	str	r3, [sp, #108]	; 0x6c
 8005142:	e7bf      	b.n	80050c4 <_strtod_l+0x2c>
 8005144:	2201      	movs	r2, #1
 8005146:	920d      	str	r2, [sp, #52]	; 0x34
 8005148:	1c5a      	adds	r2, r3, #1
 800514a:	921b      	str	r2, [sp, #108]	; 0x6c
 800514c:	785b      	ldrb	r3, [r3, #1]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d1c2      	bne.n	80050d8 <_strtod_l+0x40>
 8005152:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005154:	961b      	str	r6, [sp, #108]	; 0x6c
 8005156:	2b00      	cmp	r3, #0
 8005158:	f040 8579 	bne.w	8005c4e <_strtod_l+0xbb6>
 800515c:	4652      	mov	r2, sl
 800515e:	465b      	mov	r3, fp
 8005160:	e7e2      	b.n	8005128 <_strtod_l+0x90>
 8005162:	2200      	movs	r2, #0
 8005164:	e7ef      	b.n	8005146 <_strtod_l+0xae>
 8005166:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005168:	b13a      	cbz	r2, 800517a <_strtod_l+0xe2>
 800516a:	2135      	movs	r1, #53	; 0x35
 800516c:	a81e      	add	r0, sp, #120	; 0x78
 800516e:	f001 fca3 	bl	8006ab8 <__copybits>
 8005172:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005174:	4648      	mov	r0, r9
 8005176:	f001 f910 	bl	800639a <_Bfree>
 800517a:	3c01      	subs	r4, #1
 800517c:	2c04      	cmp	r4, #4
 800517e:	d806      	bhi.n	800518e <_strtod_l+0xf6>
 8005180:	e8df f004 	tbb	[pc, r4]
 8005184:	1714030a 	.word	0x1714030a
 8005188:	0a          	.byte	0x0a
 8005189:	00          	.byte	0x00
 800518a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800518e:	0730      	lsls	r0, r6, #28
 8005190:	d5c1      	bpl.n	8005116 <_strtod_l+0x7e>
 8005192:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8005196:	e7be      	b.n	8005116 <_strtod_l+0x7e>
 8005198:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800519c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800519e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80051a2:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80051a6:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80051aa:	e7f0      	b.n	800518e <_strtod_l+0xf6>
 80051ac:	f8df b170 	ldr.w	fp, [pc, #368]	; 8005320 <_strtod_l+0x288>
 80051b0:	e7ed      	b.n	800518e <_strtod_l+0xf6>
 80051b2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80051b6:	f04f 3aff 	mov.w	sl, #4294967295
 80051ba:	e7e8      	b.n	800518e <_strtod_l+0xf6>
 80051bc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80051be:	1c5a      	adds	r2, r3, #1
 80051c0:	921b      	str	r2, [sp, #108]	; 0x6c
 80051c2:	785b      	ldrb	r3, [r3, #1]
 80051c4:	2b30      	cmp	r3, #48	; 0x30
 80051c6:	d0f9      	beq.n	80051bc <_strtod_l+0x124>
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d0a4      	beq.n	8005116 <_strtod_l+0x7e>
 80051cc:	2301      	movs	r3, #1
 80051ce:	2500      	movs	r5, #0
 80051d0:	9306      	str	r3, [sp, #24]
 80051d2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80051d4:	9308      	str	r3, [sp, #32]
 80051d6:	9507      	str	r5, [sp, #28]
 80051d8:	9505      	str	r5, [sp, #20]
 80051da:	220a      	movs	r2, #10
 80051dc:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80051de:	7807      	ldrb	r7, [r0, #0]
 80051e0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 80051e4:	b2d9      	uxtb	r1, r3
 80051e6:	2909      	cmp	r1, #9
 80051e8:	d929      	bls.n	800523e <_strtod_l+0x1a6>
 80051ea:	4622      	mov	r2, r4
 80051ec:	f8d8 1000 	ldr.w	r1, [r8]
 80051f0:	f001 fd16 	bl	8006c20 <strncmp>
 80051f4:	2800      	cmp	r0, #0
 80051f6:	d031      	beq.n	800525c <_strtod_l+0x1c4>
 80051f8:	2000      	movs	r0, #0
 80051fa:	9c05      	ldr	r4, [sp, #20]
 80051fc:	9004      	str	r0, [sp, #16]
 80051fe:	463b      	mov	r3, r7
 8005200:	4602      	mov	r2, r0
 8005202:	2b65      	cmp	r3, #101	; 0x65
 8005204:	d001      	beq.n	800520a <_strtod_l+0x172>
 8005206:	2b45      	cmp	r3, #69	; 0x45
 8005208:	d114      	bne.n	8005234 <_strtod_l+0x19c>
 800520a:	b924      	cbnz	r4, 8005216 <_strtod_l+0x17e>
 800520c:	b910      	cbnz	r0, 8005214 <_strtod_l+0x17c>
 800520e:	9b06      	ldr	r3, [sp, #24]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d09e      	beq.n	8005152 <_strtod_l+0xba>
 8005214:	2400      	movs	r4, #0
 8005216:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8005218:	1c73      	adds	r3, r6, #1
 800521a:	931b      	str	r3, [sp, #108]	; 0x6c
 800521c:	7873      	ldrb	r3, [r6, #1]
 800521e:	2b2b      	cmp	r3, #43	; 0x2b
 8005220:	d078      	beq.n	8005314 <_strtod_l+0x27c>
 8005222:	2b2d      	cmp	r3, #45	; 0x2d
 8005224:	d070      	beq.n	8005308 <_strtod_l+0x270>
 8005226:	f04f 0c00 	mov.w	ip, #0
 800522a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800522e:	2f09      	cmp	r7, #9
 8005230:	d97c      	bls.n	800532c <_strtod_l+0x294>
 8005232:	961b      	str	r6, [sp, #108]	; 0x6c
 8005234:	f04f 0e00 	mov.w	lr, #0
 8005238:	e09a      	b.n	8005370 <_strtod_l+0x2d8>
 800523a:	2300      	movs	r3, #0
 800523c:	e7c7      	b.n	80051ce <_strtod_l+0x136>
 800523e:	9905      	ldr	r1, [sp, #20]
 8005240:	2908      	cmp	r1, #8
 8005242:	bfdd      	ittte	le
 8005244:	9907      	ldrle	r1, [sp, #28]
 8005246:	fb02 3301 	mlale	r3, r2, r1, r3
 800524a:	9307      	strle	r3, [sp, #28]
 800524c:	fb02 3505 	mlagt	r5, r2, r5, r3
 8005250:	9b05      	ldr	r3, [sp, #20]
 8005252:	3001      	adds	r0, #1
 8005254:	3301      	adds	r3, #1
 8005256:	9305      	str	r3, [sp, #20]
 8005258:	901b      	str	r0, [sp, #108]	; 0x6c
 800525a:	e7bf      	b.n	80051dc <_strtod_l+0x144>
 800525c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800525e:	191a      	adds	r2, r3, r4
 8005260:	921b      	str	r2, [sp, #108]	; 0x6c
 8005262:	9a05      	ldr	r2, [sp, #20]
 8005264:	5d1b      	ldrb	r3, [r3, r4]
 8005266:	2a00      	cmp	r2, #0
 8005268:	d037      	beq.n	80052da <_strtod_l+0x242>
 800526a:	9c05      	ldr	r4, [sp, #20]
 800526c:	4602      	mov	r2, r0
 800526e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8005272:	2909      	cmp	r1, #9
 8005274:	d913      	bls.n	800529e <_strtod_l+0x206>
 8005276:	2101      	movs	r1, #1
 8005278:	9104      	str	r1, [sp, #16]
 800527a:	e7c2      	b.n	8005202 <_strtod_l+0x16a>
 800527c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800527e:	1c5a      	adds	r2, r3, #1
 8005280:	921b      	str	r2, [sp, #108]	; 0x6c
 8005282:	785b      	ldrb	r3, [r3, #1]
 8005284:	3001      	adds	r0, #1
 8005286:	2b30      	cmp	r3, #48	; 0x30
 8005288:	d0f8      	beq.n	800527c <_strtod_l+0x1e4>
 800528a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800528e:	2a08      	cmp	r2, #8
 8005290:	f200 84e4 	bhi.w	8005c5c <_strtod_l+0xbc4>
 8005294:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8005296:	9208      	str	r2, [sp, #32]
 8005298:	4602      	mov	r2, r0
 800529a:	2000      	movs	r0, #0
 800529c:	4604      	mov	r4, r0
 800529e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 80052a2:	f100 0101 	add.w	r1, r0, #1
 80052a6:	d012      	beq.n	80052ce <_strtod_l+0x236>
 80052a8:	440a      	add	r2, r1
 80052aa:	eb00 0c04 	add.w	ip, r0, r4
 80052ae:	4621      	mov	r1, r4
 80052b0:	270a      	movs	r7, #10
 80052b2:	458c      	cmp	ip, r1
 80052b4:	d113      	bne.n	80052de <_strtod_l+0x246>
 80052b6:	1821      	adds	r1, r4, r0
 80052b8:	2908      	cmp	r1, #8
 80052ba:	f104 0401 	add.w	r4, r4, #1
 80052be:	4404      	add	r4, r0
 80052c0:	dc19      	bgt.n	80052f6 <_strtod_l+0x25e>
 80052c2:	9b07      	ldr	r3, [sp, #28]
 80052c4:	210a      	movs	r1, #10
 80052c6:	fb01 e303 	mla	r3, r1, r3, lr
 80052ca:	9307      	str	r3, [sp, #28]
 80052cc:	2100      	movs	r1, #0
 80052ce:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80052d0:	1c58      	adds	r0, r3, #1
 80052d2:	901b      	str	r0, [sp, #108]	; 0x6c
 80052d4:	785b      	ldrb	r3, [r3, #1]
 80052d6:	4608      	mov	r0, r1
 80052d8:	e7c9      	b.n	800526e <_strtod_l+0x1d6>
 80052da:	9805      	ldr	r0, [sp, #20]
 80052dc:	e7d3      	b.n	8005286 <_strtod_l+0x1ee>
 80052de:	2908      	cmp	r1, #8
 80052e0:	f101 0101 	add.w	r1, r1, #1
 80052e4:	dc03      	bgt.n	80052ee <_strtod_l+0x256>
 80052e6:	9b07      	ldr	r3, [sp, #28]
 80052e8:	437b      	muls	r3, r7
 80052ea:	9307      	str	r3, [sp, #28]
 80052ec:	e7e1      	b.n	80052b2 <_strtod_l+0x21a>
 80052ee:	2910      	cmp	r1, #16
 80052f0:	bfd8      	it	le
 80052f2:	437d      	mulle	r5, r7
 80052f4:	e7dd      	b.n	80052b2 <_strtod_l+0x21a>
 80052f6:	2c10      	cmp	r4, #16
 80052f8:	bfdc      	itt	le
 80052fa:	210a      	movle	r1, #10
 80052fc:	fb01 e505 	mlale	r5, r1, r5, lr
 8005300:	e7e4      	b.n	80052cc <_strtod_l+0x234>
 8005302:	2301      	movs	r3, #1
 8005304:	9304      	str	r3, [sp, #16]
 8005306:	e781      	b.n	800520c <_strtod_l+0x174>
 8005308:	f04f 0c01 	mov.w	ip, #1
 800530c:	1cb3      	adds	r3, r6, #2
 800530e:	931b      	str	r3, [sp, #108]	; 0x6c
 8005310:	78b3      	ldrb	r3, [r6, #2]
 8005312:	e78a      	b.n	800522a <_strtod_l+0x192>
 8005314:	f04f 0c00 	mov.w	ip, #0
 8005318:	e7f8      	b.n	800530c <_strtod_l+0x274>
 800531a:	bf00      	nop
 800531c:	08006cac 	.word	0x08006cac
 8005320:	7ff00000 	.word	0x7ff00000
 8005324:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005326:	1c5f      	adds	r7, r3, #1
 8005328:	971b      	str	r7, [sp, #108]	; 0x6c
 800532a:	785b      	ldrb	r3, [r3, #1]
 800532c:	2b30      	cmp	r3, #48	; 0x30
 800532e:	d0f9      	beq.n	8005324 <_strtod_l+0x28c>
 8005330:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8005334:	2f08      	cmp	r7, #8
 8005336:	f63f af7d 	bhi.w	8005234 <_strtod_l+0x19c>
 800533a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800533e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005340:	930a      	str	r3, [sp, #40]	; 0x28
 8005342:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005344:	1c5f      	adds	r7, r3, #1
 8005346:	971b      	str	r7, [sp, #108]	; 0x6c
 8005348:	785b      	ldrb	r3, [r3, #1]
 800534a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800534e:	f1b8 0f09 	cmp.w	r8, #9
 8005352:	d937      	bls.n	80053c4 <_strtod_l+0x32c>
 8005354:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005356:	1a7f      	subs	r7, r7, r1
 8005358:	2f08      	cmp	r7, #8
 800535a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800535e:	dc37      	bgt.n	80053d0 <_strtod_l+0x338>
 8005360:	45be      	cmp	lr, r7
 8005362:	bfa8      	it	ge
 8005364:	46be      	movge	lr, r7
 8005366:	f1bc 0f00 	cmp.w	ip, #0
 800536a:	d001      	beq.n	8005370 <_strtod_l+0x2d8>
 800536c:	f1ce 0e00 	rsb	lr, lr, #0
 8005370:	2c00      	cmp	r4, #0
 8005372:	d151      	bne.n	8005418 <_strtod_l+0x380>
 8005374:	2800      	cmp	r0, #0
 8005376:	f47f aece 	bne.w	8005116 <_strtod_l+0x7e>
 800537a:	9a06      	ldr	r2, [sp, #24]
 800537c:	2a00      	cmp	r2, #0
 800537e:	f47f aeca 	bne.w	8005116 <_strtod_l+0x7e>
 8005382:	9a04      	ldr	r2, [sp, #16]
 8005384:	2a00      	cmp	r2, #0
 8005386:	f47f aee4 	bne.w	8005152 <_strtod_l+0xba>
 800538a:	2b4e      	cmp	r3, #78	; 0x4e
 800538c:	d027      	beq.n	80053de <_strtod_l+0x346>
 800538e:	dc21      	bgt.n	80053d4 <_strtod_l+0x33c>
 8005390:	2b49      	cmp	r3, #73	; 0x49
 8005392:	f47f aede 	bne.w	8005152 <_strtod_l+0xba>
 8005396:	49a0      	ldr	r1, [pc, #640]	; (8005618 <_strtod_l+0x580>)
 8005398:	a81b      	add	r0, sp, #108	; 0x6c
 800539a:	f000 ff07 	bl	80061ac <__match>
 800539e:	2800      	cmp	r0, #0
 80053a0:	f43f aed7 	beq.w	8005152 <_strtod_l+0xba>
 80053a4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80053a6:	499d      	ldr	r1, [pc, #628]	; (800561c <_strtod_l+0x584>)
 80053a8:	3b01      	subs	r3, #1
 80053aa:	a81b      	add	r0, sp, #108	; 0x6c
 80053ac:	931b      	str	r3, [sp, #108]	; 0x6c
 80053ae:	f000 fefd 	bl	80061ac <__match>
 80053b2:	b910      	cbnz	r0, 80053ba <_strtod_l+0x322>
 80053b4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80053b6:	3301      	adds	r3, #1
 80053b8:	931b      	str	r3, [sp, #108]	; 0x6c
 80053ba:	f8df b274 	ldr.w	fp, [pc, #628]	; 8005630 <_strtod_l+0x598>
 80053be:	f04f 0a00 	mov.w	sl, #0
 80053c2:	e6a8      	b.n	8005116 <_strtod_l+0x7e>
 80053c4:	210a      	movs	r1, #10
 80053c6:	fb01 3e0e 	mla	lr, r1, lr, r3
 80053ca:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80053ce:	e7b8      	b.n	8005342 <_strtod_l+0x2aa>
 80053d0:	46be      	mov	lr, r7
 80053d2:	e7c8      	b.n	8005366 <_strtod_l+0x2ce>
 80053d4:	2b69      	cmp	r3, #105	; 0x69
 80053d6:	d0de      	beq.n	8005396 <_strtod_l+0x2fe>
 80053d8:	2b6e      	cmp	r3, #110	; 0x6e
 80053da:	f47f aeba 	bne.w	8005152 <_strtod_l+0xba>
 80053de:	4990      	ldr	r1, [pc, #576]	; (8005620 <_strtod_l+0x588>)
 80053e0:	a81b      	add	r0, sp, #108	; 0x6c
 80053e2:	f000 fee3 	bl	80061ac <__match>
 80053e6:	2800      	cmp	r0, #0
 80053e8:	f43f aeb3 	beq.w	8005152 <_strtod_l+0xba>
 80053ec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80053ee:	781b      	ldrb	r3, [r3, #0]
 80053f0:	2b28      	cmp	r3, #40	; 0x28
 80053f2:	d10e      	bne.n	8005412 <_strtod_l+0x37a>
 80053f4:	aa1e      	add	r2, sp, #120	; 0x78
 80053f6:	498b      	ldr	r1, [pc, #556]	; (8005624 <_strtod_l+0x58c>)
 80053f8:	a81b      	add	r0, sp, #108	; 0x6c
 80053fa:	f000 feeb 	bl	80061d4 <__hexnan>
 80053fe:	2805      	cmp	r0, #5
 8005400:	d107      	bne.n	8005412 <_strtod_l+0x37a>
 8005402:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005404:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8005408:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800540c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8005410:	e681      	b.n	8005116 <_strtod_l+0x7e>
 8005412:	f8df b224 	ldr.w	fp, [pc, #548]	; 8005638 <_strtod_l+0x5a0>
 8005416:	e7d2      	b.n	80053be <_strtod_l+0x326>
 8005418:	ebae 0302 	sub.w	r3, lr, r2
 800541c:	9306      	str	r3, [sp, #24]
 800541e:	9b05      	ldr	r3, [sp, #20]
 8005420:	9807      	ldr	r0, [sp, #28]
 8005422:	2b00      	cmp	r3, #0
 8005424:	bf08      	it	eq
 8005426:	4623      	moveq	r3, r4
 8005428:	2c10      	cmp	r4, #16
 800542a:	9305      	str	r3, [sp, #20]
 800542c:	46a0      	mov	r8, r4
 800542e:	bfa8      	it	ge
 8005430:	f04f 0810 	movge.w	r8, #16
 8005434:	f7fb f812 	bl	800045c <__aeabi_ui2d>
 8005438:	2c09      	cmp	r4, #9
 800543a:	4682      	mov	sl, r0
 800543c:	468b      	mov	fp, r1
 800543e:	dc13      	bgt.n	8005468 <_strtod_l+0x3d0>
 8005440:	9b06      	ldr	r3, [sp, #24]
 8005442:	2b00      	cmp	r3, #0
 8005444:	f43f ae67 	beq.w	8005116 <_strtod_l+0x7e>
 8005448:	9b06      	ldr	r3, [sp, #24]
 800544a:	dd7a      	ble.n	8005542 <_strtod_l+0x4aa>
 800544c:	2b16      	cmp	r3, #22
 800544e:	dc61      	bgt.n	8005514 <_strtod_l+0x47c>
 8005450:	4a75      	ldr	r2, [pc, #468]	; (8005628 <_strtod_l+0x590>)
 8005452:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8005456:	e9de 0100 	ldrd	r0, r1, [lr]
 800545a:	4652      	mov	r2, sl
 800545c:	465b      	mov	r3, fp
 800545e:	f7fb f877 	bl	8000550 <__aeabi_dmul>
 8005462:	4682      	mov	sl, r0
 8005464:	468b      	mov	fp, r1
 8005466:	e656      	b.n	8005116 <_strtod_l+0x7e>
 8005468:	4b6f      	ldr	r3, [pc, #444]	; (8005628 <_strtod_l+0x590>)
 800546a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800546e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8005472:	f7fb f86d 	bl	8000550 <__aeabi_dmul>
 8005476:	4606      	mov	r6, r0
 8005478:	4628      	mov	r0, r5
 800547a:	460f      	mov	r7, r1
 800547c:	f7fa ffee 	bl	800045c <__aeabi_ui2d>
 8005480:	4602      	mov	r2, r0
 8005482:	460b      	mov	r3, r1
 8005484:	4630      	mov	r0, r6
 8005486:	4639      	mov	r1, r7
 8005488:	f7fa feac 	bl	80001e4 <__adddf3>
 800548c:	2c0f      	cmp	r4, #15
 800548e:	4682      	mov	sl, r0
 8005490:	468b      	mov	fp, r1
 8005492:	ddd5      	ble.n	8005440 <_strtod_l+0x3a8>
 8005494:	9b06      	ldr	r3, [sp, #24]
 8005496:	eba4 0808 	sub.w	r8, r4, r8
 800549a:	4498      	add	r8, r3
 800549c:	f1b8 0f00 	cmp.w	r8, #0
 80054a0:	f340 8096 	ble.w	80055d0 <_strtod_l+0x538>
 80054a4:	f018 030f 	ands.w	r3, r8, #15
 80054a8:	d00a      	beq.n	80054c0 <_strtod_l+0x428>
 80054aa:	495f      	ldr	r1, [pc, #380]	; (8005628 <_strtod_l+0x590>)
 80054ac:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80054b0:	4652      	mov	r2, sl
 80054b2:	465b      	mov	r3, fp
 80054b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80054b8:	f7fb f84a 	bl	8000550 <__aeabi_dmul>
 80054bc:	4682      	mov	sl, r0
 80054be:	468b      	mov	fp, r1
 80054c0:	f038 080f 	bics.w	r8, r8, #15
 80054c4:	d073      	beq.n	80055ae <_strtod_l+0x516>
 80054c6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80054ca:	dd47      	ble.n	800555c <_strtod_l+0x4c4>
 80054cc:	2400      	movs	r4, #0
 80054ce:	46a0      	mov	r8, r4
 80054d0:	9407      	str	r4, [sp, #28]
 80054d2:	9405      	str	r4, [sp, #20]
 80054d4:	2322      	movs	r3, #34	; 0x22
 80054d6:	f8df b158 	ldr.w	fp, [pc, #344]	; 8005630 <_strtod_l+0x598>
 80054da:	f8c9 3000 	str.w	r3, [r9]
 80054de:	f04f 0a00 	mov.w	sl, #0
 80054e2:	9b07      	ldr	r3, [sp, #28]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	f43f ae16 	beq.w	8005116 <_strtod_l+0x7e>
 80054ea:	991c      	ldr	r1, [sp, #112]	; 0x70
 80054ec:	4648      	mov	r0, r9
 80054ee:	f000 ff54 	bl	800639a <_Bfree>
 80054f2:	9905      	ldr	r1, [sp, #20]
 80054f4:	4648      	mov	r0, r9
 80054f6:	f000 ff50 	bl	800639a <_Bfree>
 80054fa:	4641      	mov	r1, r8
 80054fc:	4648      	mov	r0, r9
 80054fe:	f000 ff4c 	bl	800639a <_Bfree>
 8005502:	9907      	ldr	r1, [sp, #28]
 8005504:	4648      	mov	r0, r9
 8005506:	f000 ff48 	bl	800639a <_Bfree>
 800550a:	4621      	mov	r1, r4
 800550c:	4648      	mov	r0, r9
 800550e:	f000 ff44 	bl	800639a <_Bfree>
 8005512:	e600      	b.n	8005116 <_strtod_l+0x7e>
 8005514:	9a06      	ldr	r2, [sp, #24]
 8005516:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800551a:	4293      	cmp	r3, r2
 800551c:	dbba      	blt.n	8005494 <_strtod_l+0x3fc>
 800551e:	4d42      	ldr	r5, [pc, #264]	; (8005628 <_strtod_l+0x590>)
 8005520:	f1c4 040f 	rsb	r4, r4, #15
 8005524:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8005528:	4652      	mov	r2, sl
 800552a:	465b      	mov	r3, fp
 800552c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005530:	f7fb f80e 	bl	8000550 <__aeabi_dmul>
 8005534:	9b06      	ldr	r3, [sp, #24]
 8005536:	1b1c      	subs	r4, r3, r4
 8005538:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800553c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005540:	e78d      	b.n	800545e <_strtod_l+0x3c6>
 8005542:	f113 0f16 	cmn.w	r3, #22
 8005546:	dba5      	blt.n	8005494 <_strtod_l+0x3fc>
 8005548:	4a37      	ldr	r2, [pc, #220]	; (8005628 <_strtod_l+0x590>)
 800554a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800554e:	e9d2 2300 	ldrd	r2, r3, [r2]
 8005552:	4650      	mov	r0, sl
 8005554:	4659      	mov	r1, fp
 8005556:	f7fb f925 	bl	80007a4 <__aeabi_ddiv>
 800555a:	e782      	b.n	8005462 <_strtod_l+0x3ca>
 800555c:	2300      	movs	r3, #0
 800555e:	4e33      	ldr	r6, [pc, #204]	; (800562c <_strtod_l+0x594>)
 8005560:	ea4f 1828 	mov.w	r8, r8, asr #4
 8005564:	4650      	mov	r0, sl
 8005566:	4659      	mov	r1, fp
 8005568:	461d      	mov	r5, r3
 800556a:	f1b8 0f01 	cmp.w	r8, #1
 800556e:	dc21      	bgt.n	80055b4 <_strtod_l+0x51c>
 8005570:	b10b      	cbz	r3, 8005576 <_strtod_l+0x4de>
 8005572:	4682      	mov	sl, r0
 8005574:	468b      	mov	fp, r1
 8005576:	4b2d      	ldr	r3, [pc, #180]	; (800562c <_strtod_l+0x594>)
 8005578:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800557c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005580:	4652      	mov	r2, sl
 8005582:	465b      	mov	r3, fp
 8005584:	e9d5 0100 	ldrd	r0, r1, [r5]
 8005588:	f7fa ffe2 	bl	8000550 <__aeabi_dmul>
 800558c:	4b28      	ldr	r3, [pc, #160]	; (8005630 <_strtod_l+0x598>)
 800558e:	460a      	mov	r2, r1
 8005590:	400b      	ands	r3, r1
 8005592:	4928      	ldr	r1, [pc, #160]	; (8005634 <_strtod_l+0x59c>)
 8005594:	428b      	cmp	r3, r1
 8005596:	4682      	mov	sl, r0
 8005598:	d898      	bhi.n	80054cc <_strtod_l+0x434>
 800559a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800559e:	428b      	cmp	r3, r1
 80055a0:	bf86      	itte	hi
 80055a2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800563c <_strtod_l+0x5a4>
 80055a6:	f04f 3aff 	movhi.w	sl, #4294967295
 80055aa:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80055ae:	2300      	movs	r3, #0
 80055b0:	9304      	str	r3, [sp, #16]
 80055b2:	e077      	b.n	80056a4 <_strtod_l+0x60c>
 80055b4:	f018 0f01 	tst.w	r8, #1
 80055b8:	d006      	beq.n	80055c8 <_strtod_l+0x530>
 80055ba:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 80055be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055c2:	f7fa ffc5 	bl	8000550 <__aeabi_dmul>
 80055c6:	2301      	movs	r3, #1
 80055c8:	3501      	adds	r5, #1
 80055ca:	ea4f 0868 	mov.w	r8, r8, asr #1
 80055ce:	e7cc      	b.n	800556a <_strtod_l+0x4d2>
 80055d0:	d0ed      	beq.n	80055ae <_strtod_l+0x516>
 80055d2:	f1c8 0800 	rsb	r8, r8, #0
 80055d6:	f018 020f 	ands.w	r2, r8, #15
 80055da:	d00a      	beq.n	80055f2 <_strtod_l+0x55a>
 80055dc:	4b12      	ldr	r3, [pc, #72]	; (8005628 <_strtod_l+0x590>)
 80055de:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80055e2:	4650      	mov	r0, sl
 80055e4:	4659      	mov	r1, fp
 80055e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ea:	f7fb f8db 	bl	80007a4 <__aeabi_ddiv>
 80055ee:	4682      	mov	sl, r0
 80055f0:	468b      	mov	fp, r1
 80055f2:	ea5f 1828 	movs.w	r8, r8, asr #4
 80055f6:	d0da      	beq.n	80055ae <_strtod_l+0x516>
 80055f8:	f1b8 0f1f 	cmp.w	r8, #31
 80055fc:	dd20      	ble.n	8005640 <_strtod_l+0x5a8>
 80055fe:	2400      	movs	r4, #0
 8005600:	46a0      	mov	r8, r4
 8005602:	9407      	str	r4, [sp, #28]
 8005604:	9405      	str	r4, [sp, #20]
 8005606:	2322      	movs	r3, #34	; 0x22
 8005608:	f04f 0a00 	mov.w	sl, #0
 800560c:	f04f 0b00 	mov.w	fp, #0
 8005610:	f8c9 3000 	str.w	r3, [r9]
 8005614:	e765      	b.n	80054e2 <_strtod_l+0x44a>
 8005616:	bf00      	nop
 8005618:	08006ca0 	.word	0x08006ca0
 800561c:	08006ca3 	.word	0x08006ca3
 8005620:	08006ca9 	.word	0x08006ca9
 8005624:	08006cc0 	.word	0x08006cc0
 8005628:	08006d38 	.word	0x08006d38
 800562c:	08006d10 	.word	0x08006d10
 8005630:	7ff00000 	.word	0x7ff00000
 8005634:	7ca00000 	.word	0x7ca00000
 8005638:	fff80000 	.word	0xfff80000
 800563c:	7fefffff 	.word	0x7fefffff
 8005640:	f018 0310 	ands.w	r3, r8, #16
 8005644:	bf18      	it	ne
 8005646:	236a      	movne	r3, #106	; 0x6a
 8005648:	4da0      	ldr	r5, [pc, #640]	; (80058cc <_strtod_l+0x834>)
 800564a:	9304      	str	r3, [sp, #16]
 800564c:	4650      	mov	r0, sl
 800564e:	4659      	mov	r1, fp
 8005650:	2300      	movs	r3, #0
 8005652:	f1b8 0f00 	cmp.w	r8, #0
 8005656:	f300 810a 	bgt.w	800586e <_strtod_l+0x7d6>
 800565a:	b10b      	cbz	r3, 8005660 <_strtod_l+0x5c8>
 800565c:	4682      	mov	sl, r0
 800565e:	468b      	mov	fp, r1
 8005660:	9b04      	ldr	r3, [sp, #16]
 8005662:	b1bb      	cbz	r3, 8005694 <_strtod_l+0x5fc>
 8005664:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8005668:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800566c:	2b00      	cmp	r3, #0
 800566e:	4659      	mov	r1, fp
 8005670:	dd10      	ble.n	8005694 <_strtod_l+0x5fc>
 8005672:	2b1f      	cmp	r3, #31
 8005674:	f340 8107 	ble.w	8005886 <_strtod_l+0x7ee>
 8005678:	2b34      	cmp	r3, #52	; 0x34
 800567a:	bfde      	ittt	le
 800567c:	3b20      	suble	r3, #32
 800567e:	f04f 32ff 	movle.w	r2, #4294967295
 8005682:	fa02 f303 	lslle.w	r3, r2, r3
 8005686:	f04f 0a00 	mov.w	sl, #0
 800568a:	bfcc      	ite	gt
 800568c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8005690:	ea03 0b01 	andle.w	fp, r3, r1
 8005694:	2200      	movs	r2, #0
 8005696:	2300      	movs	r3, #0
 8005698:	4650      	mov	r0, sl
 800569a:	4659      	mov	r1, fp
 800569c:	f7fb f9c0 	bl	8000a20 <__aeabi_dcmpeq>
 80056a0:	2800      	cmp	r0, #0
 80056a2:	d1ac      	bne.n	80055fe <_strtod_l+0x566>
 80056a4:	9b07      	ldr	r3, [sp, #28]
 80056a6:	9300      	str	r3, [sp, #0]
 80056a8:	9a05      	ldr	r2, [sp, #20]
 80056aa:	9908      	ldr	r1, [sp, #32]
 80056ac:	4623      	mov	r3, r4
 80056ae:	4648      	mov	r0, r9
 80056b0:	f000 fec5 	bl	800643e <__s2b>
 80056b4:	9007      	str	r0, [sp, #28]
 80056b6:	2800      	cmp	r0, #0
 80056b8:	f43f af08 	beq.w	80054cc <_strtod_l+0x434>
 80056bc:	9a06      	ldr	r2, [sp, #24]
 80056be:	9b06      	ldr	r3, [sp, #24]
 80056c0:	2a00      	cmp	r2, #0
 80056c2:	f1c3 0300 	rsb	r3, r3, #0
 80056c6:	bfa8      	it	ge
 80056c8:	2300      	movge	r3, #0
 80056ca:	930e      	str	r3, [sp, #56]	; 0x38
 80056cc:	2400      	movs	r4, #0
 80056ce:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80056d2:	9316      	str	r3, [sp, #88]	; 0x58
 80056d4:	46a0      	mov	r8, r4
 80056d6:	9b07      	ldr	r3, [sp, #28]
 80056d8:	4648      	mov	r0, r9
 80056da:	6859      	ldr	r1, [r3, #4]
 80056dc:	f000 fe29 	bl	8006332 <_Balloc>
 80056e0:	9005      	str	r0, [sp, #20]
 80056e2:	2800      	cmp	r0, #0
 80056e4:	f43f aef6 	beq.w	80054d4 <_strtod_l+0x43c>
 80056e8:	9b07      	ldr	r3, [sp, #28]
 80056ea:	691a      	ldr	r2, [r3, #16]
 80056ec:	3202      	adds	r2, #2
 80056ee:	f103 010c 	add.w	r1, r3, #12
 80056f2:	0092      	lsls	r2, r2, #2
 80056f4:	300c      	adds	r0, #12
 80056f6:	f000 fe11 	bl	800631c <memcpy>
 80056fa:	aa1e      	add	r2, sp, #120	; 0x78
 80056fc:	a91d      	add	r1, sp, #116	; 0x74
 80056fe:	ec4b ab10 	vmov	d0, sl, fp
 8005702:	4648      	mov	r0, r9
 8005704:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8005708:	f001 f954 	bl	80069b4 <__d2b>
 800570c:	901c      	str	r0, [sp, #112]	; 0x70
 800570e:	2800      	cmp	r0, #0
 8005710:	f43f aee0 	beq.w	80054d4 <_strtod_l+0x43c>
 8005714:	2101      	movs	r1, #1
 8005716:	4648      	mov	r0, r9
 8005718:	f000 ff1d 	bl	8006556 <__i2b>
 800571c:	4680      	mov	r8, r0
 800571e:	2800      	cmp	r0, #0
 8005720:	f43f aed8 	beq.w	80054d4 <_strtod_l+0x43c>
 8005724:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8005726:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005728:	2e00      	cmp	r6, #0
 800572a:	bfab      	itete	ge
 800572c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800572e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8005730:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8005732:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8005734:	bfac      	ite	ge
 8005736:	18f7      	addge	r7, r6, r3
 8005738:	1b9d      	sublt	r5, r3, r6
 800573a:	9b04      	ldr	r3, [sp, #16]
 800573c:	1af6      	subs	r6, r6, r3
 800573e:	4416      	add	r6, r2
 8005740:	4b63      	ldr	r3, [pc, #396]	; (80058d0 <_strtod_l+0x838>)
 8005742:	3e01      	subs	r6, #1
 8005744:	429e      	cmp	r6, r3
 8005746:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800574a:	f280 80af 	bge.w	80058ac <_strtod_l+0x814>
 800574e:	1b9b      	subs	r3, r3, r6
 8005750:	2b1f      	cmp	r3, #31
 8005752:	eba2 0203 	sub.w	r2, r2, r3
 8005756:	f04f 0101 	mov.w	r1, #1
 800575a:	f300 809b 	bgt.w	8005894 <_strtod_l+0x7fc>
 800575e:	fa01 f303 	lsl.w	r3, r1, r3
 8005762:	930f      	str	r3, [sp, #60]	; 0x3c
 8005764:	2300      	movs	r3, #0
 8005766:	930a      	str	r3, [sp, #40]	; 0x28
 8005768:	18be      	adds	r6, r7, r2
 800576a:	9b04      	ldr	r3, [sp, #16]
 800576c:	42b7      	cmp	r7, r6
 800576e:	4415      	add	r5, r2
 8005770:	441d      	add	r5, r3
 8005772:	463b      	mov	r3, r7
 8005774:	bfa8      	it	ge
 8005776:	4633      	movge	r3, r6
 8005778:	42ab      	cmp	r3, r5
 800577a:	bfa8      	it	ge
 800577c:	462b      	movge	r3, r5
 800577e:	2b00      	cmp	r3, #0
 8005780:	bfc2      	ittt	gt
 8005782:	1af6      	subgt	r6, r6, r3
 8005784:	1aed      	subgt	r5, r5, r3
 8005786:	1aff      	subgt	r7, r7, r3
 8005788:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800578a:	b1bb      	cbz	r3, 80057bc <_strtod_l+0x724>
 800578c:	4641      	mov	r1, r8
 800578e:	461a      	mov	r2, r3
 8005790:	4648      	mov	r0, r9
 8005792:	f000 ff7f 	bl	8006694 <__pow5mult>
 8005796:	4680      	mov	r8, r0
 8005798:	2800      	cmp	r0, #0
 800579a:	f43f ae9b 	beq.w	80054d4 <_strtod_l+0x43c>
 800579e:	4601      	mov	r1, r0
 80057a0:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80057a2:	4648      	mov	r0, r9
 80057a4:	f000 fee0 	bl	8006568 <__multiply>
 80057a8:	900c      	str	r0, [sp, #48]	; 0x30
 80057aa:	2800      	cmp	r0, #0
 80057ac:	f43f ae92 	beq.w	80054d4 <_strtod_l+0x43c>
 80057b0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80057b2:	4648      	mov	r0, r9
 80057b4:	f000 fdf1 	bl	800639a <_Bfree>
 80057b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80057ba:	931c      	str	r3, [sp, #112]	; 0x70
 80057bc:	2e00      	cmp	r6, #0
 80057be:	dc7a      	bgt.n	80058b6 <_strtod_l+0x81e>
 80057c0:	9b06      	ldr	r3, [sp, #24]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	dd08      	ble.n	80057d8 <_strtod_l+0x740>
 80057c6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80057c8:	9905      	ldr	r1, [sp, #20]
 80057ca:	4648      	mov	r0, r9
 80057cc:	f000 ff62 	bl	8006694 <__pow5mult>
 80057d0:	9005      	str	r0, [sp, #20]
 80057d2:	2800      	cmp	r0, #0
 80057d4:	f43f ae7e 	beq.w	80054d4 <_strtod_l+0x43c>
 80057d8:	2d00      	cmp	r5, #0
 80057da:	dd08      	ble.n	80057ee <_strtod_l+0x756>
 80057dc:	462a      	mov	r2, r5
 80057de:	9905      	ldr	r1, [sp, #20]
 80057e0:	4648      	mov	r0, r9
 80057e2:	f000 ffa5 	bl	8006730 <__lshift>
 80057e6:	9005      	str	r0, [sp, #20]
 80057e8:	2800      	cmp	r0, #0
 80057ea:	f43f ae73 	beq.w	80054d4 <_strtod_l+0x43c>
 80057ee:	2f00      	cmp	r7, #0
 80057f0:	dd08      	ble.n	8005804 <_strtod_l+0x76c>
 80057f2:	4641      	mov	r1, r8
 80057f4:	463a      	mov	r2, r7
 80057f6:	4648      	mov	r0, r9
 80057f8:	f000 ff9a 	bl	8006730 <__lshift>
 80057fc:	4680      	mov	r8, r0
 80057fe:	2800      	cmp	r0, #0
 8005800:	f43f ae68 	beq.w	80054d4 <_strtod_l+0x43c>
 8005804:	9a05      	ldr	r2, [sp, #20]
 8005806:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005808:	4648      	mov	r0, r9
 800580a:	f000 ffff 	bl	800680c <__mdiff>
 800580e:	4604      	mov	r4, r0
 8005810:	2800      	cmp	r0, #0
 8005812:	f43f ae5f 	beq.w	80054d4 <_strtod_l+0x43c>
 8005816:	68c3      	ldr	r3, [r0, #12]
 8005818:	930c      	str	r3, [sp, #48]	; 0x30
 800581a:	2300      	movs	r3, #0
 800581c:	60c3      	str	r3, [r0, #12]
 800581e:	4641      	mov	r1, r8
 8005820:	f000 ffda 	bl	80067d8 <__mcmp>
 8005824:	2800      	cmp	r0, #0
 8005826:	da55      	bge.n	80058d4 <_strtod_l+0x83c>
 8005828:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800582a:	b9e3      	cbnz	r3, 8005866 <_strtod_l+0x7ce>
 800582c:	f1ba 0f00 	cmp.w	sl, #0
 8005830:	d119      	bne.n	8005866 <_strtod_l+0x7ce>
 8005832:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005836:	b9b3      	cbnz	r3, 8005866 <_strtod_l+0x7ce>
 8005838:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800583c:	0d1b      	lsrs	r3, r3, #20
 800583e:	051b      	lsls	r3, r3, #20
 8005840:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8005844:	d90f      	bls.n	8005866 <_strtod_l+0x7ce>
 8005846:	6963      	ldr	r3, [r4, #20]
 8005848:	b913      	cbnz	r3, 8005850 <_strtod_l+0x7b8>
 800584a:	6923      	ldr	r3, [r4, #16]
 800584c:	2b01      	cmp	r3, #1
 800584e:	dd0a      	ble.n	8005866 <_strtod_l+0x7ce>
 8005850:	4621      	mov	r1, r4
 8005852:	2201      	movs	r2, #1
 8005854:	4648      	mov	r0, r9
 8005856:	f000 ff6b 	bl	8006730 <__lshift>
 800585a:	4641      	mov	r1, r8
 800585c:	4604      	mov	r4, r0
 800585e:	f000 ffbb 	bl	80067d8 <__mcmp>
 8005862:	2800      	cmp	r0, #0
 8005864:	dc67      	bgt.n	8005936 <_strtod_l+0x89e>
 8005866:	9b04      	ldr	r3, [sp, #16]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d171      	bne.n	8005950 <_strtod_l+0x8b8>
 800586c:	e63d      	b.n	80054ea <_strtod_l+0x452>
 800586e:	f018 0f01 	tst.w	r8, #1
 8005872:	d004      	beq.n	800587e <_strtod_l+0x7e6>
 8005874:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005878:	f7fa fe6a 	bl	8000550 <__aeabi_dmul>
 800587c:	2301      	movs	r3, #1
 800587e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005882:	3508      	adds	r5, #8
 8005884:	e6e5      	b.n	8005652 <_strtod_l+0x5ba>
 8005886:	f04f 32ff 	mov.w	r2, #4294967295
 800588a:	fa02 f303 	lsl.w	r3, r2, r3
 800588e:	ea03 0a0a 	and.w	sl, r3, sl
 8005892:	e6ff      	b.n	8005694 <_strtod_l+0x5fc>
 8005894:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8005898:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800589c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80058a0:	36e2      	adds	r6, #226	; 0xe2
 80058a2:	fa01 f306 	lsl.w	r3, r1, r6
 80058a6:	930a      	str	r3, [sp, #40]	; 0x28
 80058a8:	910f      	str	r1, [sp, #60]	; 0x3c
 80058aa:	e75d      	b.n	8005768 <_strtod_l+0x6d0>
 80058ac:	2300      	movs	r3, #0
 80058ae:	930a      	str	r3, [sp, #40]	; 0x28
 80058b0:	2301      	movs	r3, #1
 80058b2:	930f      	str	r3, [sp, #60]	; 0x3c
 80058b4:	e758      	b.n	8005768 <_strtod_l+0x6d0>
 80058b6:	4632      	mov	r2, r6
 80058b8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80058ba:	4648      	mov	r0, r9
 80058bc:	f000 ff38 	bl	8006730 <__lshift>
 80058c0:	901c      	str	r0, [sp, #112]	; 0x70
 80058c2:	2800      	cmp	r0, #0
 80058c4:	f47f af7c 	bne.w	80057c0 <_strtod_l+0x728>
 80058c8:	e604      	b.n	80054d4 <_strtod_l+0x43c>
 80058ca:	bf00      	nop
 80058cc:	08006cd8 	.word	0x08006cd8
 80058d0:	fffffc02 	.word	0xfffffc02
 80058d4:	465d      	mov	r5, fp
 80058d6:	f040 8086 	bne.w	80059e6 <_strtod_l+0x94e>
 80058da:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80058dc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80058e0:	b32a      	cbz	r2, 800592e <_strtod_l+0x896>
 80058e2:	4aaf      	ldr	r2, [pc, #700]	; (8005ba0 <_strtod_l+0xb08>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d153      	bne.n	8005990 <_strtod_l+0x8f8>
 80058e8:	9b04      	ldr	r3, [sp, #16]
 80058ea:	4650      	mov	r0, sl
 80058ec:	b1d3      	cbz	r3, 8005924 <_strtod_l+0x88c>
 80058ee:	4aad      	ldr	r2, [pc, #692]	; (8005ba4 <_strtod_l+0xb0c>)
 80058f0:	402a      	ands	r2, r5
 80058f2:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80058f6:	f04f 31ff 	mov.w	r1, #4294967295
 80058fa:	d816      	bhi.n	800592a <_strtod_l+0x892>
 80058fc:	0d12      	lsrs	r2, r2, #20
 80058fe:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8005902:	fa01 f303 	lsl.w	r3, r1, r3
 8005906:	4298      	cmp	r0, r3
 8005908:	d142      	bne.n	8005990 <_strtod_l+0x8f8>
 800590a:	4ba7      	ldr	r3, [pc, #668]	; (8005ba8 <_strtod_l+0xb10>)
 800590c:	429d      	cmp	r5, r3
 800590e:	d102      	bne.n	8005916 <_strtod_l+0x87e>
 8005910:	3001      	adds	r0, #1
 8005912:	f43f addf 	beq.w	80054d4 <_strtod_l+0x43c>
 8005916:	4ba3      	ldr	r3, [pc, #652]	; (8005ba4 <_strtod_l+0xb0c>)
 8005918:	402b      	ands	r3, r5
 800591a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800591e:	f04f 0a00 	mov.w	sl, #0
 8005922:	e7a0      	b.n	8005866 <_strtod_l+0x7ce>
 8005924:	f04f 33ff 	mov.w	r3, #4294967295
 8005928:	e7ed      	b.n	8005906 <_strtod_l+0x86e>
 800592a:	460b      	mov	r3, r1
 800592c:	e7eb      	b.n	8005906 <_strtod_l+0x86e>
 800592e:	bb7b      	cbnz	r3, 8005990 <_strtod_l+0x8f8>
 8005930:	f1ba 0f00 	cmp.w	sl, #0
 8005934:	d12c      	bne.n	8005990 <_strtod_l+0x8f8>
 8005936:	9904      	ldr	r1, [sp, #16]
 8005938:	4a9a      	ldr	r2, [pc, #616]	; (8005ba4 <_strtod_l+0xb0c>)
 800593a:	465b      	mov	r3, fp
 800593c:	b1f1      	cbz	r1, 800597c <_strtod_l+0x8e4>
 800593e:	ea02 010b 	and.w	r1, r2, fp
 8005942:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8005946:	dc19      	bgt.n	800597c <_strtod_l+0x8e4>
 8005948:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800594c:	f77f ae5b 	ble.w	8005606 <_strtod_l+0x56e>
 8005950:	4a96      	ldr	r2, [pc, #600]	; (8005bac <_strtod_l+0xb14>)
 8005952:	2300      	movs	r3, #0
 8005954:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8005958:	4650      	mov	r0, sl
 800595a:	4659      	mov	r1, fp
 800595c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8005960:	f7fa fdf6 	bl	8000550 <__aeabi_dmul>
 8005964:	4682      	mov	sl, r0
 8005966:	468b      	mov	fp, r1
 8005968:	2900      	cmp	r1, #0
 800596a:	f47f adbe 	bne.w	80054ea <_strtod_l+0x452>
 800596e:	2800      	cmp	r0, #0
 8005970:	f47f adbb 	bne.w	80054ea <_strtod_l+0x452>
 8005974:	2322      	movs	r3, #34	; 0x22
 8005976:	f8c9 3000 	str.w	r3, [r9]
 800597a:	e5b6      	b.n	80054ea <_strtod_l+0x452>
 800597c:	4013      	ands	r3, r2
 800597e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005982:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8005986:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800598a:	f04f 3aff 	mov.w	sl, #4294967295
 800598e:	e76a      	b.n	8005866 <_strtod_l+0x7ce>
 8005990:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005992:	b193      	cbz	r3, 80059ba <_strtod_l+0x922>
 8005994:	422b      	tst	r3, r5
 8005996:	f43f af66 	beq.w	8005866 <_strtod_l+0x7ce>
 800599a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800599c:	9a04      	ldr	r2, [sp, #16]
 800599e:	4650      	mov	r0, sl
 80059a0:	4659      	mov	r1, fp
 80059a2:	b173      	cbz	r3, 80059c2 <_strtod_l+0x92a>
 80059a4:	f7ff fb5a 	bl	800505c <sulp>
 80059a8:	4602      	mov	r2, r0
 80059aa:	460b      	mov	r3, r1
 80059ac:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80059b0:	f7fa fc18 	bl	80001e4 <__adddf3>
 80059b4:	4682      	mov	sl, r0
 80059b6:	468b      	mov	fp, r1
 80059b8:	e755      	b.n	8005866 <_strtod_l+0x7ce>
 80059ba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80059bc:	ea13 0f0a 	tst.w	r3, sl
 80059c0:	e7e9      	b.n	8005996 <_strtod_l+0x8fe>
 80059c2:	f7ff fb4b 	bl	800505c <sulp>
 80059c6:	4602      	mov	r2, r0
 80059c8:	460b      	mov	r3, r1
 80059ca:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80059ce:	f7fa fc07 	bl	80001e0 <__aeabi_dsub>
 80059d2:	2200      	movs	r2, #0
 80059d4:	2300      	movs	r3, #0
 80059d6:	4682      	mov	sl, r0
 80059d8:	468b      	mov	fp, r1
 80059da:	f7fb f821 	bl	8000a20 <__aeabi_dcmpeq>
 80059de:	2800      	cmp	r0, #0
 80059e0:	f47f ae11 	bne.w	8005606 <_strtod_l+0x56e>
 80059e4:	e73f      	b.n	8005866 <_strtod_l+0x7ce>
 80059e6:	4641      	mov	r1, r8
 80059e8:	4620      	mov	r0, r4
 80059ea:	f001 f832 	bl	8006a52 <__ratio>
 80059ee:	ec57 6b10 	vmov	r6, r7, d0
 80059f2:	2200      	movs	r2, #0
 80059f4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80059f8:	ee10 0a10 	vmov	r0, s0
 80059fc:	4639      	mov	r1, r7
 80059fe:	f7fb f823 	bl	8000a48 <__aeabi_dcmple>
 8005a02:	2800      	cmp	r0, #0
 8005a04:	d077      	beq.n	8005af6 <_strtod_l+0xa5e>
 8005a06:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d04a      	beq.n	8005aa2 <_strtod_l+0xa0a>
 8005a0c:	4b68      	ldr	r3, [pc, #416]	; (8005bb0 <_strtod_l+0xb18>)
 8005a0e:	2200      	movs	r2, #0
 8005a10:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005a14:	4f66      	ldr	r7, [pc, #408]	; (8005bb0 <_strtod_l+0xb18>)
 8005a16:	2600      	movs	r6, #0
 8005a18:	4b62      	ldr	r3, [pc, #392]	; (8005ba4 <_strtod_l+0xb0c>)
 8005a1a:	402b      	ands	r3, r5
 8005a1c:	930f      	str	r3, [sp, #60]	; 0x3c
 8005a1e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005a20:	4b64      	ldr	r3, [pc, #400]	; (8005bb4 <_strtod_l+0xb1c>)
 8005a22:	429a      	cmp	r2, r3
 8005a24:	f040 80ce 	bne.w	8005bc4 <_strtod_l+0xb2c>
 8005a28:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005a2c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005a30:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8005a34:	ec4b ab10 	vmov	d0, sl, fp
 8005a38:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8005a3c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005a40:	f000 ff42 	bl	80068c8 <__ulp>
 8005a44:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005a48:	ec53 2b10 	vmov	r2, r3, d0
 8005a4c:	f7fa fd80 	bl	8000550 <__aeabi_dmul>
 8005a50:	4652      	mov	r2, sl
 8005a52:	465b      	mov	r3, fp
 8005a54:	f7fa fbc6 	bl	80001e4 <__adddf3>
 8005a58:	460b      	mov	r3, r1
 8005a5a:	4952      	ldr	r1, [pc, #328]	; (8005ba4 <_strtod_l+0xb0c>)
 8005a5c:	4a56      	ldr	r2, [pc, #344]	; (8005bb8 <_strtod_l+0xb20>)
 8005a5e:	4019      	ands	r1, r3
 8005a60:	4291      	cmp	r1, r2
 8005a62:	4682      	mov	sl, r0
 8005a64:	d95b      	bls.n	8005b1e <_strtod_l+0xa86>
 8005a66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a68:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d103      	bne.n	8005a78 <_strtod_l+0x9e0>
 8005a70:	9b08      	ldr	r3, [sp, #32]
 8005a72:	3301      	adds	r3, #1
 8005a74:	f43f ad2e 	beq.w	80054d4 <_strtod_l+0x43c>
 8005a78:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8005ba8 <_strtod_l+0xb10>
 8005a7c:	f04f 3aff 	mov.w	sl, #4294967295
 8005a80:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005a82:	4648      	mov	r0, r9
 8005a84:	f000 fc89 	bl	800639a <_Bfree>
 8005a88:	9905      	ldr	r1, [sp, #20]
 8005a8a:	4648      	mov	r0, r9
 8005a8c:	f000 fc85 	bl	800639a <_Bfree>
 8005a90:	4641      	mov	r1, r8
 8005a92:	4648      	mov	r0, r9
 8005a94:	f000 fc81 	bl	800639a <_Bfree>
 8005a98:	4621      	mov	r1, r4
 8005a9a:	4648      	mov	r0, r9
 8005a9c:	f000 fc7d 	bl	800639a <_Bfree>
 8005aa0:	e619      	b.n	80056d6 <_strtod_l+0x63e>
 8005aa2:	f1ba 0f00 	cmp.w	sl, #0
 8005aa6:	d11a      	bne.n	8005ade <_strtod_l+0xa46>
 8005aa8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005aac:	b9eb      	cbnz	r3, 8005aea <_strtod_l+0xa52>
 8005aae:	2200      	movs	r2, #0
 8005ab0:	4b3f      	ldr	r3, [pc, #252]	; (8005bb0 <_strtod_l+0xb18>)
 8005ab2:	4630      	mov	r0, r6
 8005ab4:	4639      	mov	r1, r7
 8005ab6:	f7fa ffbd 	bl	8000a34 <__aeabi_dcmplt>
 8005aba:	b9c8      	cbnz	r0, 8005af0 <_strtod_l+0xa58>
 8005abc:	4630      	mov	r0, r6
 8005abe:	4639      	mov	r1, r7
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	4b3e      	ldr	r3, [pc, #248]	; (8005bbc <_strtod_l+0xb24>)
 8005ac4:	f7fa fd44 	bl	8000550 <__aeabi_dmul>
 8005ac8:	4606      	mov	r6, r0
 8005aca:	460f      	mov	r7, r1
 8005acc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8005ad0:	9618      	str	r6, [sp, #96]	; 0x60
 8005ad2:	9319      	str	r3, [sp, #100]	; 0x64
 8005ad4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8005ad8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005adc:	e79c      	b.n	8005a18 <_strtod_l+0x980>
 8005ade:	f1ba 0f01 	cmp.w	sl, #1
 8005ae2:	d102      	bne.n	8005aea <_strtod_l+0xa52>
 8005ae4:	2d00      	cmp	r5, #0
 8005ae6:	f43f ad8e 	beq.w	8005606 <_strtod_l+0x56e>
 8005aea:	2200      	movs	r2, #0
 8005aec:	4b34      	ldr	r3, [pc, #208]	; (8005bc0 <_strtod_l+0xb28>)
 8005aee:	e78f      	b.n	8005a10 <_strtod_l+0x978>
 8005af0:	2600      	movs	r6, #0
 8005af2:	4f32      	ldr	r7, [pc, #200]	; (8005bbc <_strtod_l+0xb24>)
 8005af4:	e7ea      	b.n	8005acc <_strtod_l+0xa34>
 8005af6:	4b31      	ldr	r3, [pc, #196]	; (8005bbc <_strtod_l+0xb24>)
 8005af8:	4630      	mov	r0, r6
 8005afa:	4639      	mov	r1, r7
 8005afc:	2200      	movs	r2, #0
 8005afe:	f7fa fd27 	bl	8000550 <__aeabi_dmul>
 8005b02:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005b04:	4606      	mov	r6, r0
 8005b06:	460f      	mov	r7, r1
 8005b08:	b933      	cbnz	r3, 8005b18 <_strtod_l+0xa80>
 8005b0a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005b0e:	9010      	str	r0, [sp, #64]	; 0x40
 8005b10:	9311      	str	r3, [sp, #68]	; 0x44
 8005b12:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005b16:	e7df      	b.n	8005ad8 <_strtod_l+0xa40>
 8005b18:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8005b1c:	e7f9      	b.n	8005b12 <_strtod_l+0xa7a>
 8005b1e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8005b22:	9b04      	ldr	r3, [sp, #16]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d1ab      	bne.n	8005a80 <_strtod_l+0x9e8>
 8005b28:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005b2c:	0d1b      	lsrs	r3, r3, #20
 8005b2e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005b30:	051b      	lsls	r3, r3, #20
 8005b32:	429a      	cmp	r2, r3
 8005b34:	465d      	mov	r5, fp
 8005b36:	d1a3      	bne.n	8005a80 <_strtod_l+0x9e8>
 8005b38:	4639      	mov	r1, r7
 8005b3a:	4630      	mov	r0, r6
 8005b3c:	f7fa ffa2 	bl	8000a84 <__aeabi_d2iz>
 8005b40:	f7fa fc9c 	bl	800047c <__aeabi_i2d>
 8005b44:	460b      	mov	r3, r1
 8005b46:	4602      	mov	r2, r0
 8005b48:	4639      	mov	r1, r7
 8005b4a:	4630      	mov	r0, r6
 8005b4c:	f7fa fb48 	bl	80001e0 <__aeabi_dsub>
 8005b50:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005b52:	4606      	mov	r6, r0
 8005b54:	460f      	mov	r7, r1
 8005b56:	b933      	cbnz	r3, 8005b66 <_strtod_l+0xace>
 8005b58:	f1ba 0f00 	cmp.w	sl, #0
 8005b5c:	d103      	bne.n	8005b66 <_strtod_l+0xace>
 8005b5e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8005b62:	2d00      	cmp	r5, #0
 8005b64:	d06d      	beq.n	8005c42 <_strtod_l+0xbaa>
 8005b66:	a30a      	add	r3, pc, #40	; (adr r3, 8005b90 <_strtod_l+0xaf8>)
 8005b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b6c:	4630      	mov	r0, r6
 8005b6e:	4639      	mov	r1, r7
 8005b70:	f7fa ff60 	bl	8000a34 <__aeabi_dcmplt>
 8005b74:	2800      	cmp	r0, #0
 8005b76:	f47f acb8 	bne.w	80054ea <_strtod_l+0x452>
 8005b7a:	a307      	add	r3, pc, #28	; (adr r3, 8005b98 <_strtod_l+0xb00>)
 8005b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b80:	4630      	mov	r0, r6
 8005b82:	4639      	mov	r1, r7
 8005b84:	f7fa ff74 	bl	8000a70 <__aeabi_dcmpgt>
 8005b88:	2800      	cmp	r0, #0
 8005b8a:	f43f af79 	beq.w	8005a80 <_strtod_l+0x9e8>
 8005b8e:	e4ac      	b.n	80054ea <_strtod_l+0x452>
 8005b90:	94a03595 	.word	0x94a03595
 8005b94:	3fdfffff 	.word	0x3fdfffff
 8005b98:	35afe535 	.word	0x35afe535
 8005b9c:	3fe00000 	.word	0x3fe00000
 8005ba0:	000fffff 	.word	0x000fffff
 8005ba4:	7ff00000 	.word	0x7ff00000
 8005ba8:	7fefffff 	.word	0x7fefffff
 8005bac:	39500000 	.word	0x39500000
 8005bb0:	3ff00000 	.word	0x3ff00000
 8005bb4:	7fe00000 	.word	0x7fe00000
 8005bb8:	7c9fffff 	.word	0x7c9fffff
 8005bbc:	3fe00000 	.word	0x3fe00000
 8005bc0:	bff00000 	.word	0xbff00000
 8005bc4:	9b04      	ldr	r3, [sp, #16]
 8005bc6:	b333      	cbz	r3, 8005c16 <_strtod_l+0xb7e>
 8005bc8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005bca:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005bce:	d822      	bhi.n	8005c16 <_strtod_l+0xb7e>
 8005bd0:	a327      	add	r3, pc, #156	; (adr r3, 8005c70 <_strtod_l+0xbd8>)
 8005bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bd6:	4630      	mov	r0, r6
 8005bd8:	4639      	mov	r1, r7
 8005bda:	f7fa ff35 	bl	8000a48 <__aeabi_dcmple>
 8005bde:	b1a0      	cbz	r0, 8005c0a <_strtod_l+0xb72>
 8005be0:	4639      	mov	r1, r7
 8005be2:	4630      	mov	r0, r6
 8005be4:	f7fa ff76 	bl	8000ad4 <__aeabi_d2uiz>
 8005be8:	2800      	cmp	r0, #0
 8005bea:	bf08      	it	eq
 8005bec:	2001      	moveq	r0, #1
 8005bee:	f7fa fc35 	bl	800045c <__aeabi_ui2d>
 8005bf2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005bf4:	4606      	mov	r6, r0
 8005bf6:	460f      	mov	r7, r1
 8005bf8:	bb03      	cbnz	r3, 8005c3c <_strtod_l+0xba4>
 8005bfa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005bfe:	9012      	str	r0, [sp, #72]	; 0x48
 8005c00:	9313      	str	r3, [sp, #76]	; 0x4c
 8005c02:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8005c06:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005c0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c0c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005c0e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8005c12:	1a9b      	subs	r3, r3, r2
 8005c14:	930b      	str	r3, [sp, #44]	; 0x2c
 8005c16:	ed9d 0b08 	vldr	d0, [sp, #32]
 8005c1a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8005c1e:	f000 fe53 	bl	80068c8 <__ulp>
 8005c22:	4650      	mov	r0, sl
 8005c24:	ec53 2b10 	vmov	r2, r3, d0
 8005c28:	4659      	mov	r1, fp
 8005c2a:	f7fa fc91 	bl	8000550 <__aeabi_dmul>
 8005c2e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005c32:	f7fa fad7 	bl	80001e4 <__adddf3>
 8005c36:	4682      	mov	sl, r0
 8005c38:	468b      	mov	fp, r1
 8005c3a:	e772      	b.n	8005b22 <_strtod_l+0xa8a>
 8005c3c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8005c40:	e7df      	b.n	8005c02 <_strtod_l+0xb6a>
 8005c42:	a30d      	add	r3, pc, #52	; (adr r3, 8005c78 <_strtod_l+0xbe0>)
 8005c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c48:	f7fa fef4 	bl	8000a34 <__aeabi_dcmplt>
 8005c4c:	e79c      	b.n	8005b88 <_strtod_l+0xaf0>
 8005c4e:	2300      	movs	r3, #0
 8005c50:	930d      	str	r3, [sp, #52]	; 0x34
 8005c52:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005c54:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005c56:	6013      	str	r3, [r2, #0]
 8005c58:	f7ff ba61 	b.w	800511e <_strtod_l+0x86>
 8005c5c:	2b65      	cmp	r3, #101	; 0x65
 8005c5e:	f04f 0200 	mov.w	r2, #0
 8005c62:	f43f ab4e 	beq.w	8005302 <_strtod_l+0x26a>
 8005c66:	2101      	movs	r1, #1
 8005c68:	4614      	mov	r4, r2
 8005c6a:	9104      	str	r1, [sp, #16]
 8005c6c:	f7ff bacb 	b.w	8005206 <_strtod_l+0x16e>
 8005c70:	ffc00000 	.word	0xffc00000
 8005c74:	41dfffff 	.word	0x41dfffff
 8005c78:	94a03595 	.word	0x94a03595
 8005c7c:	3fcfffff 	.word	0x3fcfffff

08005c80 <strtod>:
 8005c80:	4b07      	ldr	r3, [pc, #28]	; (8005ca0 <strtod+0x20>)
 8005c82:	4a08      	ldr	r2, [pc, #32]	; (8005ca4 <strtod+0x24>)
 8005c84:	b410      	push	{r4}
 8005c86:	681c      	ldr	r4, [r3, #0]
 8005c88:	6a23      	ldr	r3, [r4, #32]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	bf08      	it	eq
 8005c8e:	4613      	moveq	r3, r2
 8005c90:	460a      	mov	r2, r1
 8005c92:	4601      	mov	r1, r0
 8005c94:	4620      	mov	r0, r4
 8005c96:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005c9a:	f7ff b9fd 	b.w	8005098 <_strtod_l>
 8005c9e:	bf00      	nop
 8005ca0:	2000000c 	.word	0x2000000c
 8005ca4:	20000070 	.word	0x20000070

08005ca8 <rshift>:
 8005ca8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005caa:	6906      	ldr	r6, [r0, #16]
 8005cac:	114b      	asrs	r3, r1, #5
 8005cae:	429e      	cmp	r6, r3
 8005cb0:	f100 0414 	add.w	r4, r0, #20
 8005cb4:	dd30      	ble.n	8005d18 <rshift+0x70>
 8005cb6:	f011 011f 	ands.w	r1, r1, #31
 8005cba:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8005cbe:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8005cc2:	d108      	bne.n	8005cd6 <rshift+0x2e>
 8005cc4:	4621      	mov	r1, r4
 8005cc6:	42b2      	cmp	r2, r6
 8005cc8:	460b      	mov	r3, r1
 8005cca:	d211      	bcs.n	8005cf0 <rshift+0x48>
 8005ccc:	f852 3b04 	ldr.w	r3, [r2], #4
 8005cd0:	f841 3b04 	str.w	r3, [r1], #4
 8005cd4:	e7f7      	b.n	8005cc6 <rshift+0x1e>
 8005cd6:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8005cda:	f1c1 0c20 	rsb	ip, r1, #32
 8005cde:	40cd      	lsrs	r5, r1
 8005ce0:	3204      	adds	r2, #4
 8005ce2:	4623      	mov	r3, r4
 8005ce4:	42b2      	cmp	r2, r6
 8005ce6:	4617      	mov	r7, r2
 8005ce8:	d30c      	bcc.n	8005d04 <rshift+0x5c>
 8005cea:	601d      	str	r5, [r3, #0]
 8005cec:	b105      	cbz	r5, 8005cf0 <rshift+0x48>
 8005cee:	3304      	adds	r3, #4
 8005cf0:	1b1a      	subs	r2, r3, r4
 8005cf2:	42a3      	cmp	r3, r4
 8005cf4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8005cf8:	bf08      	it	eq
 8005cfa:	2300      	moveq	r3, #0
 8005cfc:	6102      	str	r2, [r0, #16]
 8005cfe:	bf08      	it	eq
 8005d00:	6143      	streq	r3, [r0, #20]
 8005d02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d04:	683f      	ldr	r7, [r7, #0]
 8005d06:	fa07 f70c 	lsl.w	r7, r7, ip
 8005d0a:	433d      	orrs	r5, r7
 8005d0c:	f843 5b04 	str.w	r5, [r3], #4
 8005d10:	f852 5b04 	ldr.w	r5, [r2], #4
 8005d14:	40cd      	lsrs	r5, r1
 8005d16:	e7e5      	b.n	8005ce4 <rshift+0x3c>
 8005d18:	4623      	mov	r3, r4
 8005d1a:	e7e9      	b.n	8005cf0 <rshift+0x48>

08005d1c <__hexdig_fun>:
 8005d1c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8005d20:	2b09      	cmp	r3, #9
 8005d22:	d802      	bhi.n	8005d2a <__hexdig_fun+0xe>
 8005d24:	3820      	subs	r0, #32
 8005d26:	b2c0      	uxtb	r0, r0
 8005d28:	4770      	bx	lr
 8005d2a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8005d2e:	2b05      	cmp	r3, #5
 8005d30:	d801      	bhi.n	8005d36 <__hexdig_fun+0x1a>
 8005d32:	3847      	subs	r0, #71	; 0x47
 8005d34:	e7f7      	b.n	8005d26 <__hexdig_fun+0xa>
 8005d36:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8005d3a:	2b05      	cmp	r3, #5
 8005d3c:	d801      	bhi.n	8005d42 <__hexdig_fun+0x26>
 8005d3e:	3827      	subs	r0, #39	; 0x27
 8005d40:	e7f1      	b.n	8005d26 <__hexdig_fun+0xa>
 8005d42:	2000      	movs	r0, #0
 8005d44:	4770      	bx	lr

08005d46 <__gethex>:
 8005d46:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d4a:	b08b      	sub	sp, #44	; 0x2c
 8005d4c:	468a      	mov	sl, r1
 8005d4e:	9002      	str	r0, [sp, #8]
 8005d50:	9816      	ldr	r0, [sp, #88]	; 0x58
 8005d52:	9306      	str	r3, [sp, #24]
 8005d54:	4690      	mov	r8, r2
 8005d56:	f000 facd 	bl	80062f4 <__localeconv_l>
 8005d5a:	6803      	ldr	r3, [r0, #0]
 8005d5c:	9303      	str	r3, [sp, #12]
 8005d5e:	4618      	mov	r0, r3
 8005d60:	f7fa fa32 	bl	80001c8 <strlen>
 8005d64:	9b03      	ldr	r3, [sp, #12]
 8005d66:	9001      	str	r0, [sp, #4]
 8005d68:	4403      	add	r3, r0
 8005d6a:	f04f 0b00 	mov.w	fp, #0
 8005d6e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8005d72:	9307      	str	r3, [sp, #28]
 8005d74:	f8da 3000 	ldr.w	r3, [sl]
 8005d78:	3302      	adds	r3, #2
 8005d7a:	461f      	mov	r7, r3
 8005d7c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8005d80:	2830      	cmp	r0, #48	; 0x30
 8005d82:	d06c      	beq.n	8005e5e <__gethex+0x118>
 8005d84:	f7ff ffca 	bl	8005d1c <__hexdig_fun>
 8005d88:	4604      	mov	r4, r0
 8005d8a:	2800      	cmp	r0, #0
 8005d8c:	d16a      	bne.n	8005e64 <__gethex+0x11e>
 8005d8e:	9a01      	ldr	r2, [sp, #4]
 8005d90:	9903      	ldr	r1, [sp, #12]
 8005d92:	4638      	mov	r0, r7
 8005d94:	f000 ff44 	bl	8006c20 <strncmp>
 8005d98:	2800      	cmp	r0, #0
 8005d9a:	d166      	bne.n	8005e6a <__gethex+0x124>
 8005d9c:	9b01      	ldr	r3, [sp, #4]
 8005d9e:	5cf8      	ldrb	r0, [r7, r3]
 8005da0:	18fe      	adds	r6, r7, r3
 8005da2:	f7ff ffbb 	bl	8005d1c <__hexdig_fun>
 8005da6:	2800      	cmp	r0, #0
 8005da8:	d062      	beq.n	8005e70 <__gethex+0x12a>
 8005daa:	4633      	mov	r3, r6
 8005dac:	7818      	ldrb	r0, [r3, #0]
 8005dae:	2830      	cmp	r0, #48	; 0x30
 8005db0:	461f      	mov	r7, r3
 8005db2:	f103 0301 	add.w	r3, r3, #1
 8005db6:	d0f9      	beq.n	8005dac <__gethex+0x66>
 8005db8:	f7ff ffb0 	bl	8005d1c <__hexdig_fun>
 8005dbc:	fab0 f580 	clz	r5, r0
 8005dc0:	096d      	lsrs	r5, r5, #5
 8005dc2:	4634      	mov	r4, r6
 8005dc4:	f04f 0b01 	mov.w	fp, #1
 8005dc8:	463a      	mov	r2, r7
 8005dca:	4616      	mov	r6, r2
 8005dcc:	3201      	adds	r2, #1
 8005dce:	7830      	ldrb	r0, [r6, #0]
 8005dd0:	f7ff ffa4 	bl	8005d1c <__hexdig_fun>
 8005dd4:	2800      	cmp	r0, #0
 8005dd6:	d1f8      	bne.n	8005dca <__gethex+0x84>
 8005dd8:	9a01      	ldr	r2, [sp, #4]
 8005dda:	9903      	ldr	r1, [sp, #12]
 8005ddc:	4630      	mov	r0, r6
 8005dde:	f000 ff1f 	bl	8006c20 <strncmp>
 8005de2:	b950      	cbnz	r0, 8005dfa <__gethex+0xb4>
 8005de4:	b954      	cbnz	r4, 8005dfc <__gethex+0xb6>
 8005de6:	9b01      	ldr	r3, [sp, #4]
 8005de8:	18f4      	adds	r4, r6, r3
 8005dea:	4622      	mov	r2, r4
 8005dec:	4616      	mov	r6, r2
 8005dee:	3201      	adds	r2, #1
 8005df0:	7830      	ldrb	r0, [r6, #0]
 8005df2:	f7ff ff93 	bl	8005d1c <__hexdig_fun>
 8005df6:	2800      	cmp	r0, #0
 8005df8:	d1f8      	bne.n	8005dec <__gethex+0xa6>
 8005dfa:	b10c      	cbz	r4, 8005e00 <__gethex+0xba>
 8005dfc:	1ba4      	subs	r4, r4, r6
 8005dfe:	00a4      	lsls	r4, r4, #2
 8005e00:	7833      	ldrb	r3, [r6, #0]
 8005e02:	2b50      	cmp	r3, #80	; 0x50
 8005e04:	d001      	beq.n	8005e0a <__gethex+0xc4>
 8005e06:	2b70      	cmp	r3, #112	; 0x70
 8005e08:	d140      	bne.n	8005e8c <__gethex+0x146>
 8005e0a:	7873      	ldrb	r3, [r6, #1]
 8005e0c:	2b2b      	cmp	r3, #43	; 0x2b
 8005e0e:	d031      	beq.n	8005e74 <__gethex+0x12e>
 8005e10:	2b2d      	cmp	r3, #45	; 0x2d
 8005e12:	d033      	beq.n	8005e7c <__gethex+0x136>
 8005e14:	1c71      	adds	r1, r6, #1
 8005e16:	f04f 0900 	mov.w	r9, #0
 8005e1a:	7808      	ldrb	r0, [r1, #0]
 8005e1c:	f7ff ff7e 	bl	8005d1c <__hexdig_fun>
 8005e20:	1e43      	subs	r3, r0, #1
 8005e22:	b2db      	uxtb	r3, r3
 8005e24:	2b18      	cmp	r3, #24
 8005e26:	d831      	bhi.n	8005e8c <__gethex+0x146>
 8005e28:	f1a0 0210 	sub.w	r2, r0, #16
 8005e2c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8005e30:	f7ff ff74 	bl	8005d1c <__hexdig_fun>
 8005e34:	1e43      	subs	r3, r0, #1
 8005e36:	b2db      	uxtb	r3, r3
 8005e38:	2b18      	cmp	r3, #24
 8005e3a:	d922      	bls.n	8005e82 <__gethex+0x13c>
 8005e3c:	f1b9 0f00 	cmp.w	r9, #0
 8005e40:	d000      	beq.n	8005e44 <__gethex+0xfe>
 8005e42:	4252      	negs	r2, r2
 8005e44:	4414      	add	r4, r2
 8005e46:	f8ca 1000 	str.w	r1, [sl]
 8005e4a:	b30d      	cbz	r5, 8005e90 <__gethex+0x14a>
 8005e4c:	f1bb 0f00 	cmp.w	fp, #0
 8005e50:	bf0c      	ite	eq
 8005e52:	2706      	moveq	r7, #6
 8005e54:	2700      	movne	r7, #0
 8005e56:	4638      	mov	r0, r7
 8005e58:	b00b      	add	sp, #44	; 0x2c
 8005e5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e5e:	f10b 0b01 	add.w	fp, fp, #1
 8005e62:	e78a      	b.n	8005d7a <__gethex+0x34>
 8005e64:	2500      	movs	r5, #0
 8005e66:	462c      	mov	r4, r5
 8005e68:	e7ae      	b.n	8005dc8 <__gethex+0x82>
 8005e6a:	463e      	mov	r6, r7
 8005e6c:	2501      	movs	r5, #1
 8005e6e:	e7c7      	b.n	8005e00 <__gethex+0xba>
 8005e70:	4604      	mov	r4, r0
 8005e72:	e7fb      	b.n	8005e6c <__gethex+0x126>
 8005e74:	f04f 0900 	mov.w	r9, #0
 8005e78:	1cb1      	adds	r1, r6, #2
 8005e7a:	e7ce      	b.n	8005e1a <__gethex+0xd4>
 8005e7c:	f04f 0901 	mov.w	r9, #1
 8005e80:	e7fa      	b.n	8005e78 <__gethex+0x132>
 8005e82:	230a      	movs	r3, #10
 8005e84:	fb03 0202 	mla	r2, r3, r2, r0
 8005e88:	3a10      	subs	r2, #16
 8005e8a:	e7cf      	b.n	8005e2c <__gethex+0xe6>
 8005e8c:	4631      	mov	r1, r6
 8005e8e:	e7da      	b.n	8005e46 <__gethex+0x100>
 8005e90:	1bf3      	subs	r3, r6, r7
 8005e92:	3b01      	subs	r3, #1
 8005e94:	4629      	mov	r1, r5
 8005e96:	2b07      	cmp	r3, #7
 8005e98:	dc49      	bgt.n	8005f2e <__gethex+0x1e8>
 8005e9a:	9802      	ldr	r0, [sp, #8]
 8005e9c:	f000 fa49 	bl	8006332 <_Balloc>
 8005ea0:	9b01      	ldr	r3, [sp, #4]
 8005ea2:	f100 0914 	add.w	r9, r0, #20
 8005ea6:	f04f 0b00 	mov.w	fp, #0
 8005eaa:	f1c3 0301 	rsb	r3, r3, #1
 8005eae:	4605      	mov	r5, r0
 8005eb0:	f8cd 9010 	str.w	r9, [sp, #16]
 8005eb4:	46da      	mov	sl, fp
 8005eb6:	9308      	str	r3, [sp, #32]
 8005eb8:	42b7      	cmp	r7, r6
 8005eba:	d33b      	bcc.n	8005f34 <__gethex+0x1ee>
 8005ebc:	9804      	ldr	r0, [sp, #16]
 8005ebe:	f840 ab04 	str.w	sl, [r0], #4
 8005ec2:	eba0 0009 	sub.w	r0, r0, r9
 8005ec6:	1080      	asrs	r0, r0, #2
 8005ec8:	6128      	str	r0, [r5, #16]
 8005eca:	0147      	lsls	r7, r0, #5
 8005ecc:	4650      	mov	r0, sl
 8005ece:	f000 faf4 	bl	80064ba <__hi0bits>
 8005ed2:	f8d8 6000 	ldr.w	r6, [r8]
 8005ed6:	1a3f      	subs	r7, r7, r0
 8005ed8:	42b7      	cmp	r7, r6
 8005eda:	dd64      	ble.n	8005fa6 <__gethex+0x260>
 8005edc:	1bbf      	subs	r7, r7, r6
 8005ede:	4639      	mov	r1, r7
 8005ee0:	4628      	mov	r0, r5
 8005ee2:	f000 fe03 	bl	8006aec <__any_on>
 8005ee6:	4682      	mov	sl, r0
 8005ee8:	b178      	cbz	r0, 8005f0a <__gethex+0x1c4>
 8005eea:	1e7b      	subs	r3, r7, #1
 8005eec:	1159      	asrs	r1, r3, #5
 8005eee:	f003 021f 	and.w	r2, r3, #31
 8005ef2:	f04f 0a01 	mov.w	sl, #1
 8005ef6:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8005efa:	fa0a f202 	lsl.w	r2, sl, r2
 8005efe:	420a      	tst	r2, r1
 8005f00:	d003      	beq.n	8005f0a <__gethex+0x1c4>
 8005f02:	4553      	cmp	r3, sl
 8005f04:	dc46      	bgt.n	8005f94 <__gethex+0x24e>
 8005f06:	f04f 0a02 	mov.w	sl, #2
 8005f0a:	4639      	mov	r1, r7
 8005f0c:	4628      	mov	r0, r5
 8005f0e:	f7ff fecb 	bl	8005ca8 <rshift>
 8005f12:	443c      	add	r4, r7
 8005f14:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005f18:	42a3      	cmp	r3, r4
 8005f1a:	da52      	bge.n	8005fc2 <__gethex+0x27c>
 8005f1c:	4629      	mov	r1, r5
 8005f1e:	9802      	ldr	r0, [sp, #8]
 8005f20:	f000 fa3b 	bl	800639a <_Bfree>
 8005f24:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005f26:	2300      	movs	r3, #0
 8005f28:	6013      	str	r3, [r2, #0]
 8005f2a:	27a3      	movs	r7, #163	; 0xa3
 8005f2c:	e793      	b.n	8005e56 <__gethex+0x110>
 8005f2e:	3101      	adds	r1, #1
 8005f30:	105b      	asrs	r3, r3, #1
 8005f32:	e7b0      	b.n	8005e96 <__gethex+0x150>
 8005f34:	1e73      	subs	r3, r6, #1
 8005f36:	9305      	str	r3, [sp, #20]
 8005f38:	9a07      	ldr	r2, [sp, #28]
 8005f3a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d018      	beq.n	8005f74 <__gethex+0x22e>
 8005f42:	f1bb 0f20 	cmp.w	fp, #32
 8005f46:	d107      	bne.n	8005f58 <__gethex+0x212>
 8005f48:	9b04      	ldr	r3, [sp, #16]
 8005f4a:	f8c3 a000 	str.w	sl, [r3]
 8005f4e:	3304      	adds	r3, #4
 8005f50:	f04f 0a00 	mov.w	sl, #0
 8005f54:	9304      	str	r3, [sp, #16]
 8005f56:	46d3      	mov	fp, sl
 8005f58:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8005f5c:	f7ff fede 	bl	8005d1c <__hexdig_fun>
 8005f60:	f000 000f 	and.w	r0, r0, #15
 8005f64:	fa00 f00b 	lsl.w	r0, r0, fp
 8005f68:	ea4a 0a00 	orr.w	sl, sl, r0
 8005f6c:	f10b 0b04 	add.w	fp, fp, #4
 8005f70:	9b05      	ldr	r3, [sp, #20]
 8005f72:	e00d      	b.n	8005f90 <__gethex+0x24a>
 8005f74:	9b05      	ldr	r3, [sp, #20]
 8005f76:	9a08      	ldr	r2, [sp, #32]
 8005f78:	4413      	add	r3, r2
 8005f7a:	42bb      	cmp	r3, r7
 8005f7c:	d3e1      	bcc.n	8005f42 <__gethex+0x1fc>
 8005f7e:	4618      	mov	r0, r3
 8005f80:	9a01      	ldr	r2, [sp, #4]
 8005f82:	9903      	ldr	r1, [sp, #12]
 8005f84:	9309      	str	r3, [sp, #36]	; 0x24
 8005f86:	f000 fe4b 	bl	8006c20 <strncmp>
 8005f8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f8c:	2800      	cmp	r0, #0
 8005f8e:	d1d8      	bne.n	8005f42 <__gethex+0x1fc>
 8005f90:	461e      	mov	r6, r3
 8005f92:	e791      	b.n	8005eb8 <__gethex+0x172>
 8005f94:	1eb9      	subs	r1, r7, #2
 8005f96:	4628      	mov	r0, r5
 8005f98:	f000 fda8 	bl	8006aec <__any_on>
 8005f9c:	2800      	cmp	r0, #0
 8005f9e:	d0b2      	beq.n	8005f06 <__gethex+0x1c0>
 8005fa0:	f04f 0a03 	mov.w	sl, #3
 8005fa4:	e7b1      	b.n	8005f0a <__gethex+0x1c4>
 8005fa6:	da09      	bge.n	8005fbc <__gethex+0x276>
 8005fa8:	1bf7      	subs	r7, r6, r7
 8005faa:	4629      	mov	r1, r5
 8005fac:	463a      	mov	r2, r7
 8005fae:	9802      	ldr	r0, [sp, #8]
 8005fb0:	f000 fbbe 	bl	8006730 <__lshift>
 8005fb4:	1be4      	subs	r4, r4, r7
 8005fb6:	4605      	mov	r5, r0
 8005fb8:	f100 0914 	add.w	r9, r0, #20
 8005fbc:	f04f 0a00 	mov.w	sl, #0
 8005fc0:	e7a8      	b.n	8005f14 <__gethex+0x1ce>
 8005fc2:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8005fc6:	42a0      	cmp	r0, r4
 8005fc8:	dd6a      	ble.n	80060a0 <__gethex+0x35a>
 8005fca:	1b04      	subs	r4, r0, r4
 8005fcc:	42a6      	cmp	r6, r4
 8005fce:	dc2e      	bgt.n	800602e <__gethex+0x2e8>
 8005fd0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8005fd4:	2b02      	cmp	r3, #2
 8005fd6:	d022      	beq.n	800601e <__gethex+0x2d8>
 8005fd8:	2b03      	cmp	r3, #3
 8005fda:	d024      	beq.n	8006026 <__gethex+0x2e0>
 8005fdc:	2b01      	cmp	r3, #1
 8005fde:	d115      	bne.n	800600c <__gethex+0x2c6>
 8005fe0:	42a6      	cmp	r6, r4
 8005fe2:	d113      	bne.n	800600c <__gethex+0x2c6>
 8005fe4:	2e01      	cmp	r6, #1
 8005fe6:	dc0b      	bgt.n	8006000 <__gethex+0x2ba>
 8005fe8:	9a06      	ldr	r2, [sp, #24]
 8005fea:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8005fee:	6013      	str	r3, [r2, #0]
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	612b      	str	r3, [r5, #16]
 8005ff4:	f8c9 3000 	str.w	r3, [r9]
 8005ff8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005ffa:	2762      	movs	r7, #98	; 0x62
 8005ffc:	601d      	str	r5, [r3, #0]
 8005ffe:	e72a      	b.n	8005e56 <__gethex+0x110>
 8006000:	1e71      	subs	r1, r6, #1
 8006002:	4628      	mov	r0, r5
 8006004:	f000 fd72 	bl	8006aec <__any_on>
 8006008:	2800      	cmp	r0, #0
 800600a:	d1ed      	bne.n	8005fe8 <__gethex+0x2a2>
 800600c:	4629      	mov	r1, r5
 800600e:	9802      	ldr	r0, [sp, #8]
 8006010:	f000 f9c3 	bl	800639a <_Bfree>
 8006014:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006016:	2300      	movs	r3, #0
 8006018:	6013      	str	r3, [r2, #0]
 800601a:	2750      	movs	r7, #80	; 0x50
 800601c:	e71b      	b.n	8005e56 <__gethex+0x110>
 800601e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006020:	2b00      	cmp	r3, #0
 8006022:	d0e1      	beq.n	8005fe8 <__gethex+0x2a2>
 8006024:	e7f2      	b.n	800600c <__gethex+0x2c6>
 8006026:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006028:	2b00      	cmp	r3, #0
 800602a:	d1dd      	bne.n	8005fe8 <__gethex+0x2a2>
 800602c:	e7ee      	b.n	800600c <__gethex+0x2c6>
 800602e:	1e67      	subs	r7, r4, #1
 8006030:	f1ba 0f00 	cmp.w	sl, #0
 8006034:	d131      	bne.n	800609a <__gethex+0x354>
 8006036:	b127      	cbz	r7, 8006042 <__gethex+0x2fc>
 8006038:	4639      	mov	r1, r7
 800603a:	4628      	mov	r0, r5
 800603c:	f000 fd56 	bl	8006aec <__any_on>
 8006040:	4682      	mov	sl, r0
 8006042:	117a      	asrs	r2, r7, #5
 8006044:	2301      	movs	r3, #1
 8006046:	f007 071f 	and.w	r7, r7, #31
 800604a:	fa03 f707 	lsl.w	r7, r3, r7
 800604e:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8006052:	4621      	mov	r1, r4
 8006054:	421f      	tst	r7, r3
 8006056:	4628      	mov	r0, r5
 8006058:	bf18      	it	ne
 800605a:	f04a 0a02 	orrne.w	sl, sl, #2
 800605e:	1b36      	subs	r6, r6, r4
 8006060:	f7ff fe22 	bl	8005ca8 <rshift>
 8006064:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8006068:	2702      	movs	r7, #2
 800606a:	f1ba 0f00 	cmp.w	sl, #0
 800606e:	d048      	beq.n	8006102 <__gethex+0x3bc>
 8006070:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006074:	2b02      	cmp	r3, #2
 8006076:	d015      	beq.n	80060a4 <__gethex+0x35e>
 8006078:	2b03      	cmp	r3, #3
 800607a:	d017      	beq.n	80060ac <__gethex+0x366>
 800607c:	2b01      	cmp	r3, #1
 800607e:	d109      	bne.n	8006094 <__gethex+0x34e>
 8006080:	f01a 0f02 	tst.w	sl, #2
 8006084:	d006      	beq.n	8006094 <__gethex+0x34e>
 8006086:	f8d9 3000 	ldr.w	r3, [r9]
 800608a:	ea4a 0a03 	orr.w	sl, sl, r3
 800608e:	f01a 0f01 	tst.w	sl, #1
 8006092:	d10e      	bne.n	80060b2 <__gethex+0x36c>
 8006094:	f047 0710 	orr.w	r7, r7, #16
 8006098:	e033      	b.n	8006102 <__gethex+0x3bc>
 800609a:	f04f 0a01 	mov.w	sl, #1
 800609e:	e7d0      	b.n	8006042 <__gethex+0x2fc>
 80060a0:	2701      	movs	r7, #1
 80060a2:	e7e2      	b.n	800606a <__gethex+0x324>
 80060a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80060a6:	f1c3 0301 	rsb	r3, r3, #1
 80060aa:	9315      	str	r3, [sp, #84]	; 0x54
 80060ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d0f0      	beq.n	8006094 <__gethex+0x34e>
 80060b2:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80060b6:	f105 0314 	add.w	r3, r5, #20
 80060ba:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 80060be:	eb03 010a 	add.w	r1, r3, sl
 80060c2:	f04f 0c00 	mov.w	ip, #0
 80060c6:	4618      	mov	r0, r3
 80060c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80060cc:	f1b2 3fff 	cmp.w	r2, #4294967295
 80060d0:	d01c      	beq.n	800610c <__gethex+0x3c6>
 80060d2:	3201      	adds	r2, #1
 80060d4:	6002      	str	r2, [r0, #0]
 80060d6:	2f02      	cmp	r7, #2
 80060d8:	f105 0314 	add.w	r3, r5, #20
 80060dc:	d138      	bne.n	8006150 <__gethex+0x40a>
 80060de:	f8d8 2000 	ldr.w	r2, [r8]
 80060e2:	3a01      	subs	r2, #1
 80060e4:	42b2      	cmp	r2, r6
 80060e6:	d10a      	bne.n	80060fe <__gethex+0x3b8>
 80060e8:	1171      	asrs	r1, r6, #5
 80060ea:	2201      	movs	r2, #1
 80060ec:	f006 061f 	and.w	r6, r6, #31
 80060f0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80060f4:	fa02 f606 	lsl.w	r6, r2, r6
 80060f8:	421e      	tst	r6, r3
 80060fa:	bf18      	it	ne
 80060fc:	4617      	movne	r7, r2
 80060fe:	f047 0720 	orr.w	r7, r7, #32
 8006102:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006104:	601d      	str	r5, [r3, #0]
 8006106:	9b06      	ldr	r3, [sp, #24]
 8006108:	601c      	str	r4, [r3, #0]
 800610a:	e6a4      	b.n	8005e56 <__gethex+0x110>
 800610c:	4299      	cmp	r1, r3
 800610e:	f843 cc04 	str.w	ip, [r3, #-4]
 8006112:	d8d8      	bhi.n	80060c6 <__gethex+0x380>
 8006114:	68ab      	ldr	r3, [r5, #8]
 8006116:	4599      	cmp	r9, r3
 8006118:	db12      	blt.n	8006140 <__gethex+0x3fa>
 800611a:	6869      	ldr	r1, [r5, #4]
 800611c:	9802      	ldr	r0, [sp, #8]
 800611e:	3101      	adds	r1, #1
 8006120:	f000 f907 	bl	8006332 <_Balloc>
 8006124:	692a      	ldr	r2, [r5, #16]
 8006126:	3202      	adds	r2, #2
 8006128:	f105 010c 	add.w	r1, r5, #12
 800612c:	4683      	mov	fp, r0
 800612e:	0092      	lsls	r2, r2, #2
 8006130:	300c      	adds	r0, #12
 8006132:	f000 f8f3 	bl	800631c <memcpy>
 8006136:	4629      	mov	r1, r5
 8006138:	9802      	ldr	r0, [sp, #8]
 800613a:	f000 f92e 	bl	800639a <_Bfree>
 800613e:	465d      	mov	r5, fp
 8006140:	692b      	ldr	r3, [r5, #16]
 8006142:	1c5a      	adds	r2, r3, #1
 8006144:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8006148:	612a      	str	r2, [r5, #16]
 800614a:	2201      	movs	r2, #1
 800614c:	615a      	str	r2, [r3, #20]
 800614e:	e7c2      	b.n	80060d6 <__gethex+0x390>
 8006150:	692a      	ldr	r2, [r5, #16]
 8006152:	454a      	cmp	r2, r9
 8006154:	dd0b      	ble.n	800616e <__gethex+0x428>
 8006156:	2101      	movs	r1, #1
 8006158:	4628      	mov	r0, r5
 800615a:	f7ff fda5 	bl	8005ca8 <rshift>
 800615e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006162:	3401      	adds	r4, #1
 8006164:	42a3      	cmp	r3, r4
 8006166:	f6ff aed9 	blt.w	8005f1c <__gethex+0x1d6>
 800616a:	2701      	movs	r7, #1
 800616c:	e7c7      	b.n	80060fe <__gethex+0x3b8>
 800616e:	f016 061f 	ands.w	r6, r6, #31
 8006172:	d0fa      	beq.n	800616a <__gethex+0x424>
 8006174:	449a      	add	sl, r3
 8006176:	f1c6 0620 	rsb	r6, r6, #32
 800617a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800617e:	f000 f99c 	bl	80064ba <__hi0bits>
 8006182:	42b0      	cmp	r0, r6
 8006184:	dbe7      	blt.n	8006156 <__gethex+0x410>
 8006186:	e7f0      	b.n	800616a <__gethex+0x424>

08006188 <L_shift>:
 8006188:	f1c2 0208 	rsb	r2, r2, #8
 800618c:	0092      	lsls	r2, r2, #2
 800618e:	b570      	push	{r4, r5, r6, lr}
 8006190:	f1c2 0620 	rsb	r6, r2, #32
 8006194:	6843      	ldr	r3, [r0, #4]
 8006196:	6804      	ldr	r4, [r0, #0]
 8006198:	fa03 f506 	lsl.w	r5, r3, r6
 800619c:	432c      	orrs	r4, r5
 800619e:	40d3      	lsrs	r3, r2
 80061a0:	6004      	str	r4, [r0, #0]
 80061a2:	f840 3f04 	str.w	r3, [r0, #4]!
 80061a6:	4288      	cmp	r0, r1
 80061a8:	d3f4      	bcc.n	8006194 <L_shift+0xc>
 80061aa:	bd70      	pop	{r4, r5, r6, pc}

080061ac <__match>:
 80061ac:	b530      	push	{r4, r5, lr}
 80061ae:	6803      	ldr	r3, [r0, #0]
 80061b0:	3301      	adds	r3, #1
 80061b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80061b6:	b914      	cbnz	r4, 80061be <__match+0x12>
 80061b8:	6003      	str	r3, [r0, #0]
 80061ba:	2001      	movs	r0, #1
 80061bc:	bd30      	pop	{r4, r5, pc}
 80061be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80061c2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80061c6:	2d19      	cmp	r5, #25
 80061c8:	bf98      	it	ls
 80061ca:	3220      	addls	r2, #32
 80061cc:	42a2      	cmp	r2, r4
 80061ce:	d0f0      	beq.n	80061b2 <__match+0x6>
 80061d0:	2000      	movs	r0, #0
 80061d2:	e7f3      	b.n	80061bc <__match+0x10>

080061d4 <__hexnan>:
 80061d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061d8:	680b      	ldr	r3, [r1, #0]
 80061da:	6801      	ldr	r1, [r0, #0]
 80061dc:	115f      	asrs	r7, r3, #5
 80061de:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80061e2:	f013 031f 	ands.w	r3, r3, #31
 80061e6:	b087      	sub	sp, #28
 80061e8:	bf18      	it	ne
 80061ea:	3704      	addne	r7, #4
 80061ec:	2500      	movs	r5, #0
 80061ee:	1f3e      	subs	r6, r7, #4
 80061f0:	4682      	mov	sl, r0
 80061f2:	4690      	mov	r8, r2
 80061f4:	9301      	str	r3, [sp, #4]
 80061f6:	f847 5c04 	str.w	r5, [r7, #-4]
 80061fa:	46b1      	mov	r9, r6
 80061fc:	4634      	mov	r4, r6
 80061fe:	9502      	str	r5, [sp, #8]
 8006200:	46ab      	mov	fp, r5
 8006202:	784a      	ldrb	r2, [r1, #1]
 8006204:	1c4b      	adds	r3, r1, #1
 8006206:	9303      	str	r3, [sp, #12]
 8006208:	b342      	cbz	r2, 800625c <__hexnan+0x88>
 800620a:	4610      	mov	r0, r2
 800620c:	9105      	str	r1, [sp, #20]
 800620e:	9204      	str	r2, [sp, #16]
 8006210:	f7ff fd84 	bl	8005d1c <__hexdig_fun>
 8006214:	2800      	cmp	r0, #0
 8006216:	d143      	bne.n	80062a0 <__hexnan+0xcc>
 8006218:	9a04      	ldr	r2, [sp, #16]
 800621a:	9905      	ldr	r1, [sp, #20]
 800621c:	2a20      	cmp	r2, #32
 800621e:	d818      	bhi.n	8006252 <__hexnan+0x7e>
 8006220:	9b02      	ldr	r3, [sp, #8]
 8006222:	459b      	cmp	fp, r3
 8006224:	dd13      	ble.n	800624e <__hexnan+0x7a>
 8006226:	454c      	cmp	r4, r9
 8006228:	d206      	bcs.n	8006238 <__hexnan+0x64>
 800622a:	2d07      	cmp	r5, #7
 800622c:	dc04      	bgt.n	8006238 <__hexnan+0x64>
 800622e:	462a      	mov	r2, r5
 8006230:	4649      	mov	r1, r9
 8006232:	4620      	mov	r0, r4
 8006234:	f7ff ffa8 	bl	8006188 <L_shift>
 8006238:	4544      	cmp	r4, r8
 800623a:	d944      	bls.n	80062c6 <__hexnan+0xf2>
 800623c:	2300      	movs	r3, #0
 800623e:	f1a4 0904 	sub.w	r9, r4, #4
 8006242:	f844 3c04 	str.w	r3, [r4, #-4]
 8006246:	f8cd b008 	str.w	fp, [sp, #8]
 800624a:	464c      	mov	r4, r9
 800624c:	461d      	mov	r5, r3
 800624e:	9903      	ldr	r1, [sp, #12]
 8006250:	e7d7      	b.n	8006202 <__hexnan+0x2e>
 8006252:	2a29      	cmp	r2, #41	; 0x29
 8006254:	d14a      	bne.n	80062ec <__hexnan+0x118>
 8006256:	3102      	adds	r1, #2
 8006258:	f8ca 1000 	str.w	r1, [sl]
 800625c:	f1bb 0f00 	cmp.w	fp, #0
 8006260:	d044      	beq.n	80062ec <__hexnan+0x118>
 8006262:	454c      	cmp	r4, r9
 8006264:	d206      	bcs.n	8006274 <__hexnan+0xa0>
 8006266:	2d07      	cmp	r5, #7
 8006268:	dc04      	bgt.n	8006274 <__hexnan+0xa0>
 800626a:	462a      	mov	r2, r5
 800626c:	4649      	mov	r1, r9
 800626e:	4620      	mov	r0, r4
 8006270:	f7ff ff8a 	bl	8006188 <L_shift>
 8006274:	4544      	cmp	r4, r8
 8006276:	d928      	bls.n	80062ca <__hexnan+0xf6>
 8006278:	4643      	mov	r3, r8
 800627a:	f854 2b04 	ldr.w	r2, [r4], #4
 800627e:	f843 2b04 	str.w	r2, [r3], #4
 8006282:	42a6      	cmp	r6, r4
 8006284:	d2f9      	bcs.n	800627a <__hexnan+0xa6>
 8006286:	2200      	movs	r2, #0
 8006288:	f843 2b04 	str.w	r2, [r3], #4
 800628c:	429e      	cmp	r6, r3
 800628e:	d2fb      	bcs.n	8006288 <__hexnan+0xb4>
 8006290:	6833      	ldr	r3, [r6, #0]
 8006292:	b91b      	cbnz	r3, 800629c <__hexnan+0xc8>
 8006294:	4546      	cmp	r6, r8
 8006296:	d127      	bne.n	80062e8 <__hexnan+0x114>
 8006298:	2301      	movs	r3, #1
 800629a:	6033      	str	r3, [r6, #0]
 800629c:	2005      	movs	r0, #5
 800629e:	e026      	b.n	80062ee <__hexnan+0x11a>
 80062a0:	3501      	adds	r5, #1
 80062a2:	2d08      	cmp	r5, #8
 80062a4:	f10b 0b01 	add.w	fp, fp, #1
 80062a8:	dd06      	ble.n	80062b8 <__hexnan+0xe4>
 80062aa:	4544      	cmp	r4, r8
 80062ac:	d9cf      	bls.n	800624e <__hexnan+0x7a>
 80062ae:	2300      	movs	r3, #0
 80062b0:	f844 3c04 	str.w	r3, [r4, #-4]
 80062b4:	2501      	movs	r5, #1
 80062b6:	3c04      	subs	r4, #4
 80062b8:	6822      	ldr	r2, [r4, #0]
 80062ba:	f000 000f 	and.w	r0, r0, #15
 80062be:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80062c2:	6020      	str	r0, [r4, #0]
 80062c4:	e7c3      	b.n	800624e <__hexnan+0x7a>
 80062c6:	2508      	movs	r5, #8
 80062c8:	e7c1      	b.n	800624e <__hexnan+0x7a>
 80062ca:	9b01      	ldr	r3, [sp, #4]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d0df      	beq.n	8006290 <__hexnan+0xbc>
 80062d0:	f04f 32ff 	mov.w	r2, #4294967295
 80062d4:	f1c3 0320 	rsb	r3, r3, #32
 80062d8:	fa22 f303 	lsr.w	r3, r2, r3
 80062dc:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80062e0:	401a      	ands	r2, r3
 80062e2:	f847 2c04 	str.w	r2, [r7, #-4]
 80062e6:	e7d3      	b.n	8006290 <__hexnan+0xbc>
 80062e8:	3e04      	subs	r6, #4
 80062ea:	e7d1      	b.n	8006290 <__hexnan+0xbc>
 80062ec:	2004      	movs	r0, #4
 80062ee:	b007      	add	sp, #28
 80062f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080062f4 <__localeconv_l>:
 80062f4:	30f0      	adds	r0, #240	; 0xf0
 80062f6:	4770      	bx	lr

080062f8 <__ascii_mbtowc>:
 80062f8:	b082      	sub	sp, #8
 80062fa:	b901      	cbnz	r1, 80062fe <__ascii_mbtowc+0x6>
 80062fc:	a901      	add	r1, sp, #4
 80062fe:	b142      	cbz	r2, 8006312 <__ascii_mbtowc+0x1a>
 8006300:	b14b      	cbz	r3, 8006316 <__ascii_mbtowc+0x1e>
 8006302:	7813      	ldrb	r3, [r2, #0]
 8006304:	600b      	str	r3, [r1, #0]
 8006306:	7812      	ldrb	r2, [r2, #0]
 8006308:	1c10      	adds	r0, r2, #0
 800630a:	bf18      	it	ne
 800630c:	2001      	movne	r0, #1
 800630e:	b002      	add	sp, #8
 8006310:	4770      	bx	lr
 8006312:	4610      	mov	r0, r2
 8006314:	e7fb      	b.n	800630e <__ascii_mbtowc+0x16>
 8006316:	f06f 0001 	mvn.w	r0, #1
 800631a:	e7f8      	b.n	800630e <__ascii_mbtowc+0x16>

0800631c <memcpy>:
 800631c:	b510      	push	{r4, lr}
 800631e:	1e43      	subs	r3, r0, #1
 8006320:	440a      	add	r2, r1
 8006322:	4291      	cmp	r1, r2
 8006324:	d100      	bne.n	8006328 <memcpy+0xc>
 8006326:	bd10      	pop	{r4, pc}
 8006328:	f811 4b01 	ldrb.w	r4, [r1], #1
 800632c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006330:	e7f7      	b.n	8006322 <memcpy+0x6>

08006332 <_Balloc>:
 8006332:	b570      	push	{r4, r5, r6, lr}
 8006334:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006336:	4604      	mov	r4, r0
 8006338:	460e      	mov	r6, r1
 800633a:	b93d      	cbnz	r5, 800634c <_Balloc+0x1a>
 800633c:	2010      	movs	r0, #16
 800633e:	f000 fc8f 	bl	8006c60 <malloc>
 8006342:	6260      	str	r0, [r4, #36]	; 0x24
 8006344:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006348:	6005      	str	r5, [r0, #0]
 800634a:	60c5      	str	r5, [r0, #12]
 800634c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800634e:	68eb      	ldr	r3, [r5, #12]
 8006350:	b183      	cbz	r3, 8006374 <_Balloc+0x42>
 8006352:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006354:	68db      	ldr	r3, [r3, #12]
 8006356:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800635a:	b9b8      	cbnz	r0, 800638c <_Balloc+0x5a>
 800635c:	2101      	movs	r1, #1
 800635e:	fa01 f506 	lsl.w	r5, r1, r6
 8006362:	1d6a      	adds	r2, r5, #5
 8006364:	0092      	lsls	r2, r2, #2
 8006366:	4620      	mov	r0, r4
 8006368:	f000 fbe1 	bl	8006b2e <_calloc_r>
 800636c:	b160      	cbz	r0, 8006388 <_Balloc+0x56>
 800636e:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8006372:	e00e      	b.n	8006392 <_Balloc+0x60>
 8006374:	2221      	movs	r2, #33	; 0x21
 8006376:	2104      	movs	r1, #4
 8006378:	4620      	mov	r0, r4
 800637a:	f000 fbd8 	bl	8006b2e <_calloc_r>
 800637e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006380:	60e8      	str	r0, [r5, #12]
 8006382:	68db      	ldr	r3, [r3, #12]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d1e4      	bne.n	8006352 <_Balloc+0x20>
 8006388:	2000      	movs	r0, #0
 800638a:	bd70      	pop	{r4, r5, r6, pc}
 800638c:	6802      	ldr	r2, [r0, #0]
 800638e:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8006392:	2300      	movs	r3, #0
 8006394:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006398:	e7f7      	b.n	800638a <_Balloc+0x58>

0800639a <_Bfree>:
 800639a:	b570      	push	{r4, r5, r6, lr}
 800639c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800639e:	4606      	mov	r6, r0
 80063a0:	460d      	mov	r5, r1
 80063a2:	b93c      	cbnz	r4, 80063b4 <_Bfree+0x1a>
 80063a4:	2010      	movs	r0, #16
 80063a6:	f000 fc5b 	bl	8006c60 <malloc>
 80063aa:	6270      	str	r0, [r6, #36]	; 0x24
 80063ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80063b0:	6004      	str	r4, [r0, #0]
 80063b2:	60c4      	str	r4, [r0, #12]
 80063b4:	b13d      	cbz	r5, 80063c6 <_Bfree+0x2c>
 80063b6:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80063b8:	686a      	ldr	r2, [r5, #4]
 80063ba:	68db      	ldr	r3, [r3, #12]
 80063bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80063c0:	6029      	str	r1, [r5, #0]
 80063c2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80063c6:	bd70      	pop	{r4, r5, r6, pc}

080063c8 <__multadd>:
 80063c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063cc:	690d      	ldr	r5, [r1, #16]
 80063ce:	461f      	mov	r7, r3
 80063d0:	4606      	mov	r6, r0
 80063d2:	460c      	mov	r4, r1
 80063d4:	f101 0c14 	add.w	ip, r1, #20
 80063d8:	2300      	movs	r3, #0
 80063da:	f8dc 0000 	ldr.w	r0, [ip]
 80063de:	b281      	uxth	r1, r0
 80063e0:	fb02 7101 	mla	r1, r2, r1, r7
 80063e4:	0c0f      	lsrs	r7, r1, #16
 80063e6:	0c00      	lsrs	r0, r0, #16
 80063e8:	fb02 7000 	mla	r0, r2, r0, r7
 80063ec:	b289      	uxth	r1, r1
 80063ee:	3301      	adds	r3, #1
 80063f0:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80063f4:	429d      	cmp	r5, r3
 80063f6:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80063fa:	f84c 1b04 	str.w	r1, [ip], #4
 80063fe:	dcec      	bgt.n	80063da <__multadd+0x12>
 8006400:	b1d7      	cbz	r7, 8006438 <__multadd+0x70>
 8006402:	68a3      	ldr	r3, [r4, #8]
 8006404:	42ab      	cmp	r3, r5
 8006406:	dc12      	bgt.n	800642e <__multadd+0x66>
 8006408:	6861      	ldr	r1, [r4, #4]
 800640a:	4630      	mov	r0, r6
 800640c:	3101      	adds	r1, #1
 800640e:	f7ff ff90 	bl	8006332 <_Balloc>
 8006412:	6922      	ldr	r2, [r4, #16]
 8006414:	3202      	adds	r2, #2
 8006416:	f104 010c 	add.w	r1, r4, #12
 800641a:	4680      	mov	r8, r0
 800641c:	0092      	lsls	r2, r2, #2
 800641e:	300c      	adds	r0, #12
 8006420:	f7ff ff7c 	bl	800631c <memcpy>
 8006424:	4621      	mov	r1, r4
 8006426:	4630      	mov	r0, r6
 8006428:	f7ff ffb7 	bl	800639a <_Bfree>
 800642c:	4644      	mov	r4, r8
 800642e:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006432:	3501      	adds	r5, #1
 8006434:	615f      	str	r7, [r3, #20]
 8006436:	6125      	str	r5, [r4, #16]
 8006438:	4620      	mov	r0, r4
 800643a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800643e <__s2b>:
 800643e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006442:	460c      	mov	r4, r1
 8006444:	4615      	mov	r5, r2
 8006446:	461f      	mov	r7, r3
 8006448:	2209      	movs	r2, #9
 800644a:	3308      	adds	r3, #8
 800644c:	4606      	mov	r6, r0
 800644e:	fb93 f3f2 	sdiv	r3, r3, r2
 8006452:	2100      	movs	r1, #0
 8006454:	2201      	movs	r2, #1
 8006456:	429a      	cmp	r2, r3
 8006458:	db20      	blt.n	800649c <__s2b+0x5e>
 800645a:	4630      	mov	r0, r6
 800645c:	f7ff ff69 	bl	8006332 <_Balloc>
 8006460:	9b08      	ldr	r3, [sp, #32]
 8006462:	6143      	str	r3, [r0, #20]
 8006464:	2d09      	cmp	r5, #9
 8006466:	f04f 0301 	mov.w	r3, #1
 800646a:	6103      	str	r3, [r0, #16]
 800646c:	dd19      	ble.n	80064a2 <__s2b+0x64>
 800646e:	f104 0809 	add.w	r8, r4, #9
 8006472:	46c1      	mov	r9, r8
 8006474:	442c      	add	r4, r5
 8006476:	f819 3b01 	ldrb.w	r3, [r9], #1
 800647a:	4601      	mov	r1, r0
 800647c:	3b30      	subs	r3, #48	; 0x30
 800647e:	220a      	movs	r2, #10
 8006480:	4630      	mov	r0, r6
 8006482:	f7ff ffa1 	bl	80063c8 <__multadd>
 8006486:	45a1      	cmp	r9, r4
 8006488:	d1f5      	bne.n	8006476 <__s2b+0x38>
 800648a:	eb08 0405 	add.w	r4, r8, r5
 800648e:	3c08      	subs	r4, #8
 8006490:	1b2d      	subs	r5, r5, r4
 8006492:	1963      	adds	r3, r4, r5
 8006494:	42bb      	cmp	r3, r7
 8006496:	db07      	blt.n	80064a8 <__s2b+0x6a>
 8006498:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800649c:	0052      	lsls	r2, r2, #1
 800649e:	3101      	adds	r1, #1
 80064a0:	e7d9      	b.n	8006456 <__s2b+0x18>
 80064a2:	340a      	adds	r4, #10
 80064a4:	2509      	movs	r5, #9
 80064a6:	e7f3      	b.n	8006490 <__s2b+0x52>
 80064a8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80064ac:	4601      	mov	r1, r0
 80064ae:	3b30      	subs	r3, #48	; 0x30
 80064b0:	220a      	movs	r2, #10
 80064b2:	4630      	mov	r0, r6
 80064b4:	f7ff ff88 	bl	80063c8 <__multadd>
 80064b8:	e7eb      	b.n	8006492 <__s2b+0x54>

080064ba <__hi0bits>:
 80064ba:	0c02      	lsrs	r2, r0, #16
 80064bc:	0412      	lsls	r2, r2, #16
 80064be:	4603      	mov	r3, r0
 80064c0:	b9b2      	cbnz	r2, 80064f0 <__hi0bits+0x36>
 80064c2:	0403      	lsls	r3, r0, #16
 80064c4:	2010      	movs	r0, #16
 80064c6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80064ca:	bf04      	itt	eq
 80064cc:	021b      	lsleq	r3, r3, #8
 80064ce:	3008      	addeq	r0, #8
 80064d0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80064d4:	bf04      	itt	eq
 80064d6:	011b      	lsleq	r3, r3, #4
 80064d8:	3004      	addeq	r0, #4
 80064da:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80064de:	bf04      	itt	eq
 80064e0:	009b      	lsleq	r3, r3, #2
 80064e2:	3002      	addeq	r0, #2
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	db06      	blt.n	80064f6 <__hi0bits+0x3c>
 80064e8:	005b      	lsls	r3, r3, #1
 80064ea:	d503      	bpl.n	80064f4 <__hi0bits+0x3a>
 80064ec:	3001      	adds	r0, #1
 80064ee:	4770      	bx	lr
 80064f0:	2000      	movs	r0, #0
 80064f2:	e7e8      	b.n	80064c6 <__hi0bits+0xc>
 80064f4:	2020      	movs	r0, #32
 80064f6:	4770      	bx	lr

080064f8 <__lo0bits>:
 80064f8:	6803      	ldr	r3, [r0, #0]
 80064fa:	f013 0207 	ands.w	r2, r3, #7
 80064fe:	4601      	mov	r1, r0
 8006500:	d00b      	beq.n	800651a <__lo0bits+0x22>
 8006502:	07da      	lsls	r2, r3, #31
 8006504:	d423      	bmi.n	800654e <__lo0bits+0x56>
 8006506:	0798      	lsls	r0, r3, #30
 8006508:	bf49      	itett	mi
 800650a:	085b      	lsrmi	r3, r3, #1
 800650c:	089b      	lsrpl	r3, r3, #2
 800650e:	2001      	movmi	r0, #1
 8006510:	600b      	strmi	r3, [r1, #0]
 8006512:	bf5c      	itt	pl
 8006514:	600b      	strpl	r3, [r1, #0]
 8006516:	2002      	movpl	r0, #2
 8006518:	4770      	bx	lr
 800651a:	b298      	uxth	r0, r3
 800651c:	b9a8      	cbnz	r0, 800654a <__lo0bits+0x52>
 800651e:	0c1b      	lsrs	r3, r3, #16
 8006520:	2010      	movs	r0, #16
 8006522:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006526:	bf04      	itt	eq
 8006528:	0a1b      	lsreq	r3, r3, #8
 800652a:	3008      	addeq	r0, #8
 800652c:	071a      	lsls	r2, r3, #28
 800652e:	bf04      	itt	eq
 8006530:	091b      	lsreq	r3, r3, #4
 8006532:	3004      	addeq	r0, #4
 8006534:	079a      	lsls	r2, r3, #30
 8006536:	bf04      	itt	eq
 8006538:	089b      	lsreq	r3, r3, #2
 800653a:	3002      	addeq	r0, #2
 800653c:	07da      	lsls	r2, r3, #31
 800653e:	d402      	bmi.n	8006546 <__lo0bits+0x4e>
 8006540:	085b      	lsrs	r3, r3, #1
 8006542:	d006      	beq.n	8006552 <__lo0bits+0x5a>
 8006544:	3001      	adds	r0, #1
 8006546:	600b      	str	r3, [r1, #0]
 8006548:	4770      	bx	lr
 800654a:	4610      	mov	r0, r2
 800654c:	e7e9      	b.n	8006522 <__lo0bits+0x2a>
 800654e:	2000      	movs	r0, #0
 8006550:	4770      	bx	lr
 8006552:	2020      	movs	r0, #32
 8006554:	4770      	bx	lr

08006556 <__i2b>:
 8006556:	b510      	push	{r4, lr}
 8006558:	460c      	mov	r4, r1
 800655a:	2101      	movs	r1, #1
 800655c:	f7ff fee9 	bl	8006332 <_Balloc>
 8006560:	2201      	movs	r2, #1
 8006562:	6144      	str	r4, [r0, #20]
 8006564:	6102      	str	r2, [r0, #16]
 8006566:	bd10      	pop	{r4, pc}

08006568 <__multiply>:
 8006568:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800656c:	4614      	mov	r4, r2
 800656e:	690a      	ldr	r2, [r1, #16]
 8006570:	6923      	ldr	r3, [r4, #16]
 8006572:	429a      	cmp	r2, r3
 8006574:	bfb8      	it	lt
 8006576:	460b      	movlt	r3, r1
 8006578:	4688      	mov	r8, r1
 800657a:	bfbc      	itt	lt
 800657c:	46a0      	movlt	r8, r4
 800657e:	461c      	movlt	r4, r3
 8006580:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006584:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006588:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800658c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006590:	eb07 0609 	add.w	r6, r7, r9
 8006594:	42b3      	cmp	r3, r6
 8006596:	bfb8      	it	lt
 8006598:	3101      	addlt	r1, #1
 800659a:	f7ff feca 	bl	8006332 <_Balloc>
 800659e:	f100 0514 	add.w	r5, r0, #20
 80065a2:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80065a6:	462b      	mov	r3, r5
 80065a8:	2200      	movs	r2, #0
 80065aa:	4573      	cmp	r3, lr
 80065ac:	d316      	bcc.n	80065dc <__multiply+0x74>
 80065ae:	f104 0214 	add.w	r2, r4, #20
 80065b2:	f108 0114 	add.w	r1, r8, #20
 80065b6:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80065ba:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80065be:	9300      	str	r3, [sp, #0]
 80065c0:	9b00      	ldr	r3, [sp, #0]
 80065c2:	9201      	str	r2, [sp, #4]
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d80c      	bhi.n	80065e2 <__multiply+0x7a>
 80065c8:	2e00      	cmp	r6, #0
 80065ca:	dd03      	ble.n	80065d4 <__multiply+0x6c>
 80065cc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d05d      	beq.n	8006690 <__multiply+0x128>
 80065d4:	6106      	str	r6, [r0, #16]
 80065d6:	b003      	add	sp, #12
 80065d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065dc:	f843 2b04 	str.w	r2, [r3], #4
 80065e0:	e7e3      	b.n	80065aa <__multiply+0x42>
 80065e2:	f8b2 b000 	ldrh.w	fp, [r2]
 80065e6:	f1bb 0f00 	cmp.w	fp, #0
 80065ea:	d023      	beq.n	8006634 <__multiply+0xcc>
 80065ec:	4689      	mov	r9, r1
 80065ee:	46ac      	mov	ip, r5
 80065f0:	f04f 0800 	mov.w	r8, #0
 80065f4:	f859 4b04 	ldr.w	r4, [r9], #4
 80065f8:	f8dc a000 	ldr.w	sl, [ip]
 80065fc:	b2a3      	uxth	r3, r4
 80065fe:	fa1f fa8a 	uxth.w	sl, sl
 8006602:	fb0b a303 	mla	r3, fp, r3, sl
 8006606:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800660a:	f8dc 4000 	ldr.w	r4, [ip]
 800660e:	4443      	add	r3, r8
 8006610:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006614:	fb0b 840a 	mla	r4, fp, sl, r8
 8006618:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800661c:	46e2      	mov	sl, ip
 800661e:	b29b      	uxth	r3, r3
 8006620:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006624:	454f      	cmp	r7, r9
 8006626:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800662a:	f84a 3b04 	str.w	r3, [sl], #4
 800662e:	d82b      	bhi.n	8006688 <__multiply+0x120>
 8006630:	f8cc 8004 	str.w	r8, [ip, #4]
 8006634:	9b01      	ldr	r3, [sp, #4]
 8006636:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800663a:	3204      	adds	r2, #4
 800663c:	f1ba 0f00 	cmp.w	sl, #0
 8006640:	d020      	beq.n	8006684 <__multiply+0x11c>
 8006642:	682b      	ldr	r3, [r5, #0]
 8006644:	4689      	mov	r9, r1
 8006646:	46a8      	mov	r8, r5
 8006648:	f04f 0b00 	mov.w	fp, #0
 800664c:	f8b9 c000 	ldrh.w	ip, [r9]
 8006650:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8006654:	fb0a 440c 	mla	r4, sl, ip, r4
 8006658:	445c      	add	r4, fp
 800665a:	46c4      	mov	ip, r8
 800665c:	b29b      	uxth	r3, r3
 800665e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006662:	f84c 3b04 	str.w	r3, [ip], #4
 8006666:	f859 3b04 	ldr.w	r3, [r9], #4
 800666a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800666e:	0c1b      	lsrs	r3, r3, #16
 8006670:	fb0a b303 	mla	r3, sl, r3, fp
 8006674:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8006678:	454f      	cmp	r7, r9
 800667a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800667e:	d805      	bhi.n	800668c <__multiply+0x124>
 8006680:	f8c8 3004 	str.w	r3, [r8, #4]
 8006684:	3504      	adds	r5, #4
 8006686:	e79b      	b.n	80065c0 <__multiply+0x58>
 8006688:	46d4      	mov	ip, sl
 800668a:	e7b3      	b.n	80065f4 <__multiply+0x8c>
 800668c:	46e0      	mov	r8, ip
 800668e:	e7dd      	b.n	800664c <__multiply+0xe4>
 8006690:	3e01      	subs	r6, #1
 8006692:	e799      	b.n	80065c8 <__multiply+0x60>

08006694 <__pow5mult>:
 8006694:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006698:	4615      	mov	r5, r2
 800669a:	f012 0203 	ands.w	r2, r2, #3
 800669e:	4606      	mov	r6, r0
 80066a0:	460f      	mov	r7, r1
 80066a2:	d007      	beq.n	80066b4 <__pow5mult+0x20>
 80066a4:	3a01      	subs	r2, #1
 80066a6:	4c21      	ldr	r4, [pc, #132]	; (800672c <__pow5mult+0x98>)
 80066a8:	2300      	movs	r3, #0
 80066aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80066ae:	f7ff fe8b 	bl	80063c8 <__multadd>
 80066b2:	4607      	mov	r7, r0
 80066b4:	10ad      	asrs	r5, r5, #2
 80066b6:	d035      	beq.n	8006724 <__pow5mult+0x90>
 80066b8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80066ba:	b93c      	cbnz	r4, 80066cc <__pow5mult+0x38>
 80066bc:	2010      	movs	r0, #16
 80066be:	f000 facf 	bl	8006c60 <malloc>
 80066c2:	6270      	str	r0, [r6, #36]	; 0x24
 80066c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80066c8:	6004      	str	r4, [r0, #0]
 80066ca:	60c4      	str	r4, [r0, #12]
 80066cc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80066d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80066d4:	b94c      	cbnz	r4, 80066ea <__pow5mult+0x56>
 80066d6:	f240 2171 	movw	r1, #625	; 0x271
 80066da:	4630      	mov	r0, r6
 80066dc:	f7ff ff3b 	bl	8006556 <__i2b>
 80066e0:	2300      	movs	r3, #0
 80066e2:	f8c8 0008 	str.w	r0, [r8, #8]
 80066e6:	4604      	mov	r4, r0
 80066e8:	6003      	str	r3, [r0, #0]
 80066ea:	f04f 0800 	mov.w	r8, #0
 80066ee:	07eb      	lsls	r3, r5, #31
 80066f0:	d50a      	bpl.n	8006708 <__pow5mult+0x74>
 80066f2:	4639      	mov	r1, r7
 80066f4:	4622      	mov	r2, r4
 80066f6:	4630      	mov	r0, r6
 80066f8:	f7ff ff36 	bl	8006568 <__multiply>
 80066fc:	4639      	mov	r1, r7
 80066fe:	4681      	mov	r9, r0
 8006700:	4630      	mov	r0, r6
 8006702:	f7ff fe4a 	bl	800639a <_Bfree>
 8006706:	464f      	mov	r7, r9
 8006708:	106d      	asrs	r5, r5, #1
 800670a:	d00b      	beq.n	8006724 <__pow5mult+0x90>
 800670c:	6820      	ldr	r0, [r4, #0]
 800670e:	b938      	cbnz	r0, 8006720 <__pow5mult+0x8c>
 8006710:	4622      	mov	r2, r4
 8006712:	4621      	mov	r1, r4
 8006714:	4630      	mov	r0, r6
 8006716:	f7ff ff27 	bl	8006568 <__multiply>
 800671a:	6020      	str	r0, [r4, #0]
 800671c:	f8c0 8000 	str.w	r8, [r0]
 8006720:	4604      	mov	r4, r0
 8006722:	e7e4      	b.n	80066ee <__pow5mult+0x5a>
 8006724:	4638      	mov	r0, r7
 8006726:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800672a:	bf00      	nop
 800672c:	08006e00 	.word	0x08006e00

08006730 <__lshift>:
 8006730:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006734:	460c      	mov	r4, r1
 8006736:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800673a:	6923      	ldr	r3, [r4, #16]
 800673c:	6849      	ldr	r1, [r1, #4]
 800673e:	eb0a 0903 	add.w	r9, sl, r3
 8006742:	68a3      	ldr	r3, [r4, #8]
 8006744:	4607      	mov	r7, r0
 8006746:	4616      	mov	r6, r2
 8006748:	f109 0501 	add.w	r5, r9, #1
 800674c:	42ab      	cmp	r3, r5
 800674e:	db32      	blt.n	80067b6 <__lshift+0x86>
 8006750:	4638      	mov	r0, r7
 8006752:	f7ff fdee 	bl	8006332 <_Balloc>
 8006756:	2300      	movs	r3, #0
 8006758:	4680      	mov	r8, r0
 800675a:	f100 0114 	add.w	r1, r0, #20
 800675e:	461a      	mov	r2, r3
 8006760:	4553      	cmp	r3, sl
 8006762:	db2b      	blt.n	80067bc <__lshift+0x8c>
 8006764:	6920      	ldr	r0, [r4, #16]
 8006766:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800676a:	f104 0314 	add.w	r3, r4, #20
 800676e:	f016 021f 	ands.w	r2, r6, #31
 8006772:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006776:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800677a:	d025      	beq.n	80067c8 <__lshift+0x98>
 800677c:	f1c2 0e20 	rsb	lr, r2, #32
 8006780:	2000      	movs	r0, #0
 8006782:	681e      	ldr	r6, [r3, #0]
 8006784:	468a      	mov	sl, r1
 8006786:	4096      	lsls	r6, r2
 8006788:	4330      	orrs	r0, r6
 800678a:	f84a 0b04 	str.w	r0, [sl], #4
 800678e:	f853 0b04 	ldr.w	r0, [r3], #4
 8006792:	459c      	cmp	ip, r3
 8006794:	fa20 f00e 	lsr.w	r0, r0, lr
 8006798:	d814      	bhi.n	80067c4 <__lshift+0x94>
 800679a:	6048      	str	r0, [r1, #4]
 800679c:	b108      	cbz	r0, 80067a2 <__lshift+0x72>
 800679e:	f109 0502 	add.w	r5, r9, #2
 80067a2:	3d01      	subs	r5, #1
 80067a4:	4638      	mov	r0, r7
 80067a6:	f8c8 5010 	str.w	r5, [r8, #16]
 80067aa:	4621      	mov	r1, r4
 80067ac:	f7ff fdf5 	bl	800639a <_Bfree>
 80067b0:	4640      	mov	r0, r8
 80067b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067b6:	3101      	adds	r1, #1
 80067b8:	005b      	lsls	r3, r3, #1
 80067ba:	e7c7      	b.n	800674c <__lshift+0x1c>
 80067bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80067c0:	3301      	adds	r3, #1
 80067c2:	e7cd      	b.n	8006760 <__lshift+0x30>
 80067c4:	4651      	mov	r1, sl
 80067c6:	e7dc      	b.n	8006782 <__lshift+0x52>
 80067c8:	3904      	subs	r1, #4
 80067ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80067ce:	f841 2f04 	str.w	r2, [r1, #4]!
 80067d2:	459c      	cmp	ip, r3
 80067d4:	d8f9      	bhi.n	80067ca <__lshift+0x9a>
 80067d6:	e7e4      	b.n	80067a2 <__lshift+0x72>

080067d8 <__mcmp>:
 80067d8:	6903      	ldr	r3, [r0, #16]
 80067da:	690a      	ldr	r2, [r1, #16]
 80067dc:	1a9b      	subs	r3, r3, r2
 80067de:	b530      	push	{r4, r5, lr}
 80067e0:	d10c      	bne.n	80067fc <__mcmp+0x24>
 80067e2:	0092      	lsls	r2, r2, #2
 80067e4:	3014      	adds	r0, #20
 80067e6:	3114      	adds	r1, #20
 80067e8:	1884      	adds	r4, r0, r2
 80067ea:	4411      	add	r1, r2
 80067ec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80067f0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80067f4:	4295      	cmp	r5, r2
 80067f6:	d003      	beq.n	8006800 <__mcmp+0x28>
 80067f8:	d305      	bcc.n	8006806 <__mcmp+0x2e>
 80067fa:	2301      	movs	r3, #1
 80067fc:	4618      	mov	r0, r3
 80067fe:	bd30      	pop	{r4, r5, pc}
 8006800:	42a0      	cmp	r0, r4
 8006802:	d3f3      	bcc.n	80067ec <__mcmp+0x14>
 8006804:	e7fa      	b.n	80067fc <__mcmp+0x24>
 8006806:	f04f 33ff 	mov.w	r3, #4294967295
 800680a:	e7f7      	b.n	80067fc <__mcmp+0x24>

0800680c <__mdiff>:
 800680c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006810:	460d      	mov	r5, r1
 8006812:	4607      	mov	r7, r0
 8006814:	4611      	mov	r1, r2
 8006816:	4628      	mov	r0, r5
 8006818:	4614      	mov	r4, r2
 800681a:	f7ff ffdd 	bl	80067d8 <__mcmp>
 800681e:	1e06      	subs	r6, r0, #0
 8006820:	d108      	bne.n	8006834 <__mdiff+0x28>
 8006822:	4631      	mov	r1, r6
 8006824:	4638      	mov	r0, r7
 8006826:	f7ff fd84 	bl	8006332 <_Balloc>
 800682a:	2301      	movs	r3, #1
 800682c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006830:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006834:	bfa4      	itt	ge
 8006836:	4623      	movge	r3, r4
 8006838:	462c      	movge	r4, r5
 800683a:	4638      	mov	r0, r7
 800683c:	6861      	ldr	r1, [r4, #4]
 800683e:	bfa6      	itte	ge
 8006840:	461d      	movge	r5, r3
 8006842:	2600      	movge	r6, #0
 8006844:	2601      	movlt	r6, #1
 8006846:	f7ff fd74 	bl	8006332 <_Balloc>
 800684a:	692b      	ldr	r3, [r5, #16]
 800684c:	60c6      	str	r6, [r0, #12]
 800684e:	6926      	ldr	r6, [r4, #16]
 8006850:	f105 0914 	add.w	r9, r5, #20
 8006854:	f104 0214 	add.w	r2, r4, #20
 8006858:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800685c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8006860:	f100 0514 	add.w	r5, r0, #20
 8006864:	f04f 0e00 	mov.w	lr, #0
 8006868:	f852 ab04 	ldr.w	sl, [r2], #4
 800686c:	f859 4b04 	ldr.w	r4, [r9], #4
 8006870:	fa1e f18a 	uxtah	r1, lr, sl
 8006874:	b2a3      	uxth	r3, r4
 8006876:	1ac9      	subs	r1, r1, r3
 8006878:	0c23      	lsrs	r3, r4, #16
 800687a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800687e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006882:	b289      	uxth	r1, r1
 8006884:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8006888:	45c8      	cmp	r8, r9
 800688a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800688e:	4694      	mov	ip, r2
 8006890:	f845 3b04 	str.w	r3, [r5], #4
 8006894:	d8e8      	bhi.n	8006868 <__mdiff+0x5c>
 8006896:	45bc      	cmp	ip, r7
 8006898:	d304      	bcc.n	80068a4 <__mdiff+0x98>
 800689a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800689e:	b183      	cbz	r3, 80068c2 <__mdiff+0xb6>
 80068a0:	6106      	str	r6, [r0, #16]
 80068a2:	e7c5      	b.n	8006830 <__mdiff+0x24>
 80068a4:	f85c 1b04 	ldr.w	r1, [ip], #4
 80068a8:	fa1e f381 	uxtah	r3, lr, r1
 80068ac:	141a      	asrs	r2, r3, #16
 80068ae:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80068b2:	b29b      	uxth	r3, r3
 80068b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80068b8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80068bc:	f845 3b04 	str.w	r3, [r5], #4
 80068c0:	e7e9      	b.n	8006896 <__mdiff+0x8a>
 80068c2:	3e01      	subs	r6, #1
 80068c4:	e7e9      	b.n	800689a <__mdiff+0x8e>
	...

080068c8 <__ulp>:
 80068c8:	4b12      	ldr	r3, [pc, #72]	; (8006914 <__ulp+0x4c>)
 80068ca:	ee10 2a90 	vmov	r2, s1
 80068ce:	401a      	ands	r2, r3
 80068d0:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	dd04      	ble.n	80068e2 <__ulp+0x1a>
 80068d8:	2000      	movs	r0, #0
 80068da:	4619      	mov	r1, r3
 80068dc:	ec41 0b10 	vmov	d0, r0, r1
 80068e0:	4770      	bx	lr
 80068e2:	425b      	negs	r3, r3
 80068e4:	151b      	asrs	r3, r3, #20
 80068e6:	2b13      	cmp	r3, #19
 80068e8:	f04f 0000 	mov.w	r0, #0
 80068ec:	f04f 0100 	mov.w	r1, #0
 80068f0:	dc04      	bgt.n	80068fc <__ulp+0x34>
 80068f2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80068f6:	fa42 f103 	asr.w	r1, r2, r3
 80068fa:	e7ef      	b.n	80068dc <__ulp+0x14>
 80068fc:	3b14      	subs	r3, #20
 80068fe:	2b1e      	cmp	r3, #30
 8006900:	f04f 0201 	mov.w	r2, #1
 8006904:	bfda      	itte	le
 8006906:	f1c3 031f 	rsble	r3, r3, #31
 800690a:	fa02 f303 	lslle.w	r3, r2, r3
 800690e:	4613      	movgt	r3, r2
 8006910:	4618      	mov	r0, r3
 8006912:	e7e3      	b.n	80068dc <__ulp+0x14>
 8006914:	7ff00000 	.word	0x7ff00000

08006918 <__b2d>:
 8006918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800691a:	6905      	ldr	r5, [r0, #16]
 800691c:	f100 0714 	add.w	r7, r0, #20
 8006920:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8006924:	1f2e      	subs	r6, r5, #4
 8006926:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800692a:	4620      	mov	r0, r4
 800692c:	f7ff fdc5 	bl	80064ba <__hi0bits>
 8006930:	f1c0 0320 	rsb	r3, r0, #32
 8006934:	280a      	cmp	r0, #10
 8006936:	600b      	str	r3, [r1, #0]
 8006938:	f8df c074 	ldr.w	ip, [pc, #116]	; 80069b0 <__b2d+0x98>
 800693c:	dc14      	bgt.n	8006968 <__b2d+0x50>
 800693e:	f1c0 0e0b 	rsb	lr, r0, #11
 8006942:	fa24 f10e 	lsr.w	r1, r4, lr
 8006946:	42b7      	cmp	r7, r6
 8006948:	ea41 030c 	orr.w	r3, r1, ip
 800694c:	bf34      	ite	cc
 800694e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8006952:	2100      	movcs	r1, #0
 8006954:	3015      	adds	r0, #21
 8006956:	fa04 f000 	lsl.w	r0, r4, r0
 800695a:	fa21 f10e 	lsr.w	r1, r1, lr
 800695e:	ea40 0201 	orr.w	r2, r0, r1
 8006962:	ec43 2b10 	vmov	d0, r2, r3
 8006966:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006968:	42b7      	cmp	r7, r6
 800696a:	bf3a      	itte	cc
 800696c:	f1a5 0608 	subcc.w	r6, r5, #8
 8006970:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8006974:	2100      	movcs	r1, #0
 8006976:	380b      	subs	r0, #11
 8006978:	d015      	beq.n	80069a6 <__b2d+0x8e>
 800697a:	4084      	lsls	r4, r0
 800697c:	f1c0 0520 	rsb	r5, r0, #32
 8006980:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8006984:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8006988:	42be      	cmp	r6, r7
 800698a:	fa21 fc05 	lsr.w	ip, r1, r5
 800698e:	ea44 030c 	orr.w	r3, r4, ip
 8006992:	bf8c      	ite	hi
 8006994:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8006998:	2400      	movls	r4, #0
 800699a:	fa01 f000 	lsl.w	r0, r1, r0
 800699e:	40ec      	lsrs	r4, r5
 80069a0:	ea40 0204 	orr.w	r2, r0, r4
 80069a4:	e7dd      	b.n	8006962 <__b2d+0x4a>
 80069a6:	ea44 030c 	orr.w	r3, r4, ip
 80069aa:	460a      	mov	r2, r1
 80069ac:	e7d9      	b.n	8006962 <__b2d+0x4a>
 80069ae:	bf00      	nop
 80069b0:	3ff00000 	.word	0x3ff00000

080069b4 <__d2b>:
 80069b4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80069b8:	460e      	mov	r6, r1
 80069ba:	2101      	movs	r1, #1
 80069bc:	ec59 8b10 	vmov	r8, r9, d0
 80069c0:	4615      	mov	r5, r2
 80069c2:	f7ff fcb6 	bl	8006332 <_Balloc>
 80069c6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80069ca:	4607      	mov	r7, r0
 80069cc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80069d0:	bb34      	cbnz	r4, 8006a20 <__d2b+0x6c>
 80069d2:	9301      	str	r3, [sp, #4]
 80069d4:	f1b8 0300 	subs.w	r3, r8, #0
 80069d8:	d027      	beq.n	8006a2a <__d2b+0x76>
 80069da:	a802      	add	r0, sp, #8
 80069dc:	f840 3d08 	str.w	r3, [r0, #-8]!
 80069e0:	f7ff fd8a 	bl	80064f8 <__lo0bits>
 80069e4:	9900      	ldr	r1, [sp, #0]
 80069e6:	b1f0      	cbz	r0, 8006a26 <__d2b+0x72>
 80069e8:	9a01      	ldr	r2, [sp, #4]
 80069ea:	f1c0 0320 	rsb	r3, r0, #32
 80069ee:	fa02 f303 	lsl.w	r3, r2, r3
 80069f2:	430b      	orrs	r3, r1
 80069f4:	40c2      	lsrs	r2, r0
 80069f6:	617b      	str	r3, [r7, #20]
 80069f8:	9201      	str	r2, [sp, #4]
 80069fa:	9b01      	ldr	r3, [sp, #4]
 80069fc:	61bb      	str	r3, [r7, #24]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	bf14      	ite	ne
 8006a02:	2102      	movne	r1, #2
 8006a04:	2101      	moveq	r1, #1
 8006a06:	6139      	str	r1, [r7, #16]
 8006a08:	b1c4      	cbz	r4, 8006a3c <__d2b+0x88>
 8006a0a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8006a0e:	4404      	add	r4, r0
 8006a10:	6034      	str	r4, [r6, #0]
 8006a12:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006a16:	6028      	str	r0, [r5, #0]
 8006a18:	4638      	mov	r0, r7
 8006a1a:	b003      	add	sp, #12
 8006a1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006a20:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006a24:	e7d5      	b.n	80069d2 <__d2b+0x1e>
 8006a26:	6179      	str	r1, [r7, #20]
 8006a28:	e7e7      	b.n	80069fa <__d2b+0x46>
 8006a2a:	a801      	add	r0, sp, #4
 8006a2c:	f7ff fd64 	bl	80064f8 <__lo0bits>
 8006a30:	9b01      	ldr	r3, [sp, #4]
 8006a32:	617b      	str	r3, [r7, #20]
 8006a34:	2101      	movs	r1, #1
 8006a36:	6139      	str	r1, [r7, #16]
 8006a38:	3020      	adds	r0, #32
 8006a3a:	e7e5      	b.n	8006a08 <__d2b+0x54>
 8006a3c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8006a40:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006a44:	6030      	str	r0, [r6, #0]
 8006a46:	6918      	ldr	r0, [r3, #16]
 8006a48:	f7ff fd37 	bl	80064ba <__hi0bits>
 8006a4c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8006a50:	e7e1      	b.n	8006a16 <__d2b+0x62>

08006a52 <__ratio>:
 8006a52:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a56:	4688      	mov	r8, r1
 8006a58:	4669      	mov	r1, sp
 8006a5a:	4681      	mov	r9, r0
 8006a5c:	f7ff ff5c 	bl	8006918 <__b2d>
 8006a60:	a901      	add	r1, sp, #4
 8006a62:	4640      	mov	r0, r8
 8006a64:	ec57 6b10 	vmov	r6, r7, d0
 8006a68:	f7ff ff56 	bl	8006918 <__b2d>
 8006a6c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006a70:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8006a74:	eba3 0c02 	sub.w	ip, r3, r2
 8006a78:	e9dd 3200 	ldrd	r3, r2, [sp]
 8006a7c:	1a9b      	subs	r3, r3, r2
 8006a7e:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8006a82:	ec5b ab10 	vmov	sl, fp, d0
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	bfce      	itee	gt
 8006a8a:	463a      	movgt	r2, r7
 8006a8c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006a90:	465a      	movle	r2, fp
 8006a92:	4659      	mov	r1, fp
 8006a94:	463d      	mov	r5, r7
 8006a96:	bfd4      	ite	le
 8006a98:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8006a9c:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8006aa0:	4630      	mov	r0, r6
 8006aa2:	ee10 2a10 	vmov	r2, s0
 8006aa6:	460b      	mov	r3, r1
 8006aa8:	4629      	mov	r1, r5
 8006aaa:	f7f9 fe7b 	bl	80007a4 <__aeabi_ddiv>
 8006aae:	ec41 0b10 	vmov	d0, r0, r1
 8006ab2:	b003      	add	sp, #12
 8006ab4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006ab8 <__copybits>:
 8006ab8:	3901      	subs	r1, #1
 8006aba:	b510      	push	{r4, lr}
 8006abc:	1149      	asrs	r1, r1, #5
 8006abe:	6914      	ldr	r4, [r2, #16]
 8006ac0:	3101      	adds	r1, #1
 8006ac2:	f102 0314 	add.w	r3, r2, #20
 8006ac6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006aca:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006ace:	42a3      	cmp	r3, r4
 8006ad0:	4602      	mov	r2, r0
 8006ad2:	d303      	bcc.n	8006adc <__copybits+0x24>
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	428a      	cmp	r2, r1
 8006ad8:	d305      	bcc.n	8006ae6 <__copybits+0x2e>
 8006ada:	bd10      	pop	{r4, pc}
 8006adc:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ae0:	f840 2b04 	str.w	r2, [r0], #4
 8006ae4:	e7f3      	b.n	8006ace <__copybits+0x16>
 8006ae6:	f842 3b04 	str.w	r3, [r2], #4
 8006aea:	e7f4      	b.n	8006ad6 <__copybits+0x1e>

08006aec <__any_on>:
 8006aec:	f100 0214 	add.w	r2, r0, #20
 8006af0:	6900      	ldr	r0, [r0, #16]
 8006af2:	114b      	asrs	r3, r1, #5
 8006af4:	4298      	cmp	r0, r3
 8006af6:	b510      	push	{r4, lr}
 8006af8:	db11      	blt.n	8006b1e <__any_on+0x32>
 8006afa:	dd0a      	ble.n	8006b12 <__any_on+0x26>
 8006afc:	f011 011f 	ands.w	r1, r1, #31
 8006b00:	d007      	beq.n	8006b12 <__any_on+0x26>
 8006b02:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006b06:	fa24 f001 	lsr.w	r0, r4, r1
 8006b0a:	fa00 f101 	lsl.w	r1, r0, r1
 8006b0e:	428c      	cmp	r4, r1
 8006b10:	d10b      	bne.n	8006b2a <__any_on+0x3e>
 8006b12:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d803      	bhi.n	8006b22 <__any_on+0x36>
 8006b1a:	2000      	movs	r0, #0
 8006b1c:	bd10      	pop	{r4, pc}
 8006b1e:	4603      	mov	r3, r0
 8006b20:	e7f7      	b.n	8006b12 <__any_on+0x26>
 8006b22:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006b26:	2900      	cmp	r1, #0
 8006b28:	d0f5      	beq.n	8006b16 <__any_on+0x2a>
 8006b2a:	2001      	movs	r0, #1
 8006b2c:	e7f6      	b.n	8006b1c <__any_on+0x30>

08006b2e <_calloc_r>:
 8006b2e:	b538      	push	{r3, r4, r5, lr}
 8006b30:	fb02 f401 	mul.w	r4, r2, r1
 8006b34:	4621      	mov	r1, r4
 8006b36:	f000 f809 	bl	8006b4c <_malloc_r>
 8006b3a:	4605      	mov	r5, r0
 8006b3c:	b118      	cbz	r0, 8006b46 <_calloc_r+0x18>
 8006b3e:	4622      	mov	r2, r4
 8006b40:	2100      	movs	r1, #0
 8006b42:	f7fe fa83 	bl	800504c <memset>
 8006b46:	4628      	mov	r0, r5
 8006b48:	bd38      	pop	{r3, r4, r5, pc}
	...

08006b4c <_malloc_r>:
 8006b4c:	b570      	push	{r4, r5, r6, lr}
 8006b4e:	1ccd      	adds	r5, r1, #3
 8006b50:	f025 0503 	bic.w	r5, r5, #3
 8006b54:	3508      	adds	r5, #8
 8006b56:	2d0c      	cmp	r5, #12
 8006b58:	bf38      	it	cc
 8006b5a:	250c      	movcc	r5, #12
 8006b5c:	2d00      	cmp	r5, #0
 8006b5e:	4606      	mov	r6, r0
 8006b60:	db01      	blt.n	8006b66 <_malloc_r+0x1a>
 8006b62:	42a9      	cmp	r1, r5
 8006b64:	d903      	bls.n	8006b6e <_malloc_r+0x22>
 8006b66:	230c      	movs	r3, #12
 8006b68:	6033      	str	r3, [r6, #0]
 8006b6a:	2000      	movs	r0, #0
 8006b6c:	bd70      	pop	{r4, r5, r6, pc}
 8006b6e:	f000 f87f 	bl	8006c70 <__malloc_lock>
 8006b72:	4a21      	ldr	r2, [pc, #132]	; (8006bf8 <_malloc_r+0xac>)
 8006b74:	6814      	ldr	r4, [r2, #0]
 8006b76:	4621      	mov	r1, r4
 8006b78:	b991      	cbnz	r1, 8006ba0 <_malloc_r+0x54>
 8006b7a:	4c20      	ldr	r4, [pc, #128]	; (8006bfc <_malloc_r+0xb0>)
 8006b7c:	6823      	ldr	r3, [r4, #0]
 8006b7e:	b91b      	cbnz	r3, 8006b88 <_malloc_r+0x3c>
 8006b80:	4630      	mov	r0, r6
 8006b82:	f000 f83d 	bl	8006c00 <_sbrk_r>
 8006b86:	6020      	str	r0, [r4, #0]
 8006b88:	4629      	mov	r1, r5
 8006b8a:	4630      	mov	r0, r6
 8006b8c:	f000 f838 	bl	8006c00 <_sbrk_r>
 8006b90:	1c43      	adds	r3, r0, #1
 8006b92:	d124      	bne.n	8006bde <_malloc_r+0x92>
 8006b94:	230c      	movs	r3, #12
 8006b96:	6033      	str	r3, [r6, #0]
 8006b98:	4630      	mov	r0, r6
 8006b9a:	f000 f86a 	bl	8006c72 <__malloc_unlock>
 8006b9e:	e7e4      	b.n	8006b6a <_malloc_r+0x1e>
 8006ba0:	680b      	ldr	r3, [r1, #0]
 8006ba2:	1b5b      	subs	r3, r3, r5
 8006ba4:	d418      	bmi.n	8006bd8 <_malloc_r+0x8c>
 8006ba6:	2b0b      	cmp	r3, #11
 8006ba8:	d90f      	bls.n	8006bca <_malloc_r+0x7e>
 8006baa:	600b      	str	r3, [r1, #0]
 8006bac:	50cd      	str	r5, [r1, r3]
 8006bae:	18cc      	adds	r4, r1, r3
 8006bb0:	4630      	mov	r0, r6
 8006bb2:	f000 f85e 	bl	8006c72 <__malloc_unlock>
 8006bb6:	f104 000b 	add.w	r0, r4, #11
 8006bba:	1d23      	adds	r3, r4, #4
 8006bbc:	f020 0007 	bic.w	r0, r0, #7
 8006bc0:	1ac3      	subs	r3, r0, r3
 8006bc2:	d0d3      	beq.n	8006b6c <_malloc_r+0x20>
 8006bc4:	425a      	negs	r2, r3
 8006bc6:	50e2      	str	r2, [r4, r3]
 8006bc8:	e7d0      	b.n	8006b6c <_malloc_r+0x20>
 8006bca:	428c      	cmp	r4, r1
 8006bcc:	684b      	ldr	r3, [r1, #4]
 8006bce:	bf16      	itet	ne
 8006bd0:	6063      	strne	r3, [r4, #4]
 8006bd2:	6013      	streq	r3, [r2, #0]
 8006bd4:	460c      	movne	r4, r1
 8006bd6:	e7eb      	b.n	8006bb0 <_malloc_r+0x64>
 8006bd8:	460c      	mov	r4, r1
 8006bda:	6849      	ldr	r1, [r1, #4]
 8006bdc:	e7cc      	b.n	8006b78 <_malloc_r+0x2c>
 8006bde:	1cc4      	adds	r4, r0, #3
 8006be0:	f024 0403 	bic.w	r4, r4, #3
 8006be4:	42a0      	cmp	r0, r4
 8006be6:	d005      	beq.n	8006bf4 <_malloc_r+0xa8>
 8006be8:	1a21      	subs	r1, r4, r0
 8006bea:	4630      	mov	r0, r6
 8006bec:	f000 f808 	bl	8006c00 <_sbrk_r>
 8006bf0:	3001      	adds	r0, #1
 8006bf2:	d0cf      	beq.n	8006b94 <_malloc_r+0x48>
 8006bf4:	6025      	str	r5, [r4, #0]
 8006bf6:	e7db      	b.n	8006bb0 <_malloc_r+0x64>
 8006bf8:	2000023c 	.word	0x2000023c
 8006bfc:	20000240 	.word	0x20000240

08006c00 <_sbrk_r>:
 8006c00:	b538      	push	{r3, r4, r5, lr}
 8006c02:	4c06      	ldr	r4, [pc, #24]	; (8006c1c <_sbrk_r+0x1c>)
 8006c04:	2300      	movs	r3, #0
 8006c06:	4605      	mov	r5, r0
 8006c08:	4608      	mov	r0, r1
 8006c0a:	6023      	str	r3, [r4, #0]
 8006c0c:	f7fa fee6 	bl	80019dc <_sbrk>
 8006c10:	1c43      	adds	r3, r0, #1
 8006c12:	d102      	bne.n	8006c1a <_sbrk_r+0x1a>
 8006c14:	6823      	ldr	r3, [r4, #0]
 8006c16:	b103      	cbz	r3, 8006c1a <_sbrk_r+0x1a>
 8006c18:	602b      	str	r3, [r5, #0]
 8006c1a:	bd38      	pop	{r3, r4, r5, pc}
 8006c1c:	200003a4 	.word	0x200003a4

08006c20 <strncmp>:
 8006c20:	b510      	push	{r4, lr}
 8006c22:	b16a      	cbz	r2, 8006c40 <strncmp+0x20>
 8006c24:	3901      	subs	r1, #1
 8006c26:	1884      	adds	r4, r0, r2
 8006c28:	f810 3b01 	ldrb.w	r3, [r0], #1
 8006c2c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d103      	bne.n	8006c3c <strncmp+0x1c>
 8006c34:	42a0      	cmp	r0, r4
 8006c36:	d001      	beq.n	8006c3c <strncmp+0x1c>
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d1f5      	bne.n	8006c28 <strncmp+0x8>
 8006c3c:	1a98      	subs	r0, r3, r2
 8006c3e:	bd10      	pop	{r4, pc}
 8006c40:	4610      	mov	r0, r2
 8006c42:	e7fc      	b.n	8006c3e <strncmp+0x1e>

08006c44 <__ascii_wctomb>:
 8006c44:	b149      	cbz	r1, 8006c5a <__ascii_wctomb+0x16>
 8006c46:	2aff      	cmp	r2, #255	; 0xff
 8006c48:	bf85      	ittet	hi
 8006c4a:	238a      	movhi	r3, #138	; 0x8a
 8006c4c:	6003      	strhi	r3, [r0, #0]
 8006c4e:	700a      	strbls	r2, [r1, #0]
 8006c50:	f04f 30ff 	movhi.w	r0, #4294967295
 8006c54:	bf98      	it	ls
 8006c56:	2001      	movls	r0, #1
 8006c58:	4770      	bx	lr
 8006c5a:	4608      	mov	r0, r1
 8006c5c:	4770      	bx	lr
	...

08006c60 <malloc>:
 8006c60:	4b02      	ldr	r3, [pc, #8]	; (8006c6c <malloc+0xc>)
 8006c62:	4601      	mov	r1, r0
 8006c64:	6818      	ldr	r0, [r3, #0]
 8006c66:	f7ff bf71 	b.w	8006b4c <_malloc_r>
 8006c6a:	bf00      	nop
 8006c6c:	2000000c 	.word	0x2000000c

08006c70 <__malloc_lock>:
 8006c70:	4770      	bx	lr

08006c72 <__malloc_unlock>:
 8006c72:	4770      	bx	lr

08006c74 <_init>:
 8006c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c76:	bf00      	nop
 8006c78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c7a:	bc08      	pop	{r3}
 8006c7c:	469e      	mov	lr, r3
 8006c7e:	4770      	bx	lr

08006c80 <_fini>:
 8006c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c82:	bf00      	nop
 8006c84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c86:	bc08      	pop	{r3}
 8006c88:	469e      	mov	lr, r3
 8006c8a:	4770      	bx	lr
