
SAME70-LCD-EXT2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008f14  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00408f14  00408f14  00018f14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b8  20400000  00408f1c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000004cc  204009b8  004098d4  000209b8  2**2
                  ALLOC
  4 .stack        00002004  20400e84  00409da0  000209b8  2**0
                  ALLOC
  5 .heap         00000200  20402e88  0040bda4  000209b8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209b8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209e6  2**0
                  CONTENTS, READONLY
  8 .debug_info   00017bff  00000000  00000000  00020a3f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003298  00000000  00000000  0003863e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00006808  00000000  00000000  0003b8d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000ba0  00000000  00000000  000420de  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000c30  00000000  00000000  00042c7e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00006fe2  00000000  00000000  000438ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000cdfe  00000000  00000000  0004a890  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008d9b8  00000000  00000000  0005768e  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002df4  00000000  00000000  000e5048  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	88 2e 40 20 59 15 40 00 57 15 40 00 57 15 40 00     ..@ Y.@.W.@.W.@.
  400010:	57 15 40 00 57 15 40 00 57 15 40 00 00 00 00 00     W.@.W.@.W.@.....
	...
  40002c:	57 15 40 00 57 15 40 00 00 00 00 00 57 15 40 00     W.@.W.@.....W.@.
  40003c:	57 15 40 00 57 15 40 00 57 15 40 00 57 15 40 00     W.@.W.@.W.@.W.@.
  40004c:	57 15 40 00 57 15 40 00 57 15 40 00 57 15 40 00     W.@.W.@.W.@.W.@.
  40005c:	57 15 40 00 57 15 40 00 00 00 00 00 cd 10 40 00     W.@.W.@.......@.
  40006c:	e1 10 40 00 f5 10 40 00 57 15 40 00 57 15 40 00     ..@...@.W.@.W.@.
  40007c:	57 15 40 00 09 11 40 00 1d 11 40 00 57 15 40 00     W.@...@...@.W.@.
  40008c:	57 15 40 00 57 15 40 00 57 15 40 00 57 15 40 00     W.@.W.@.W.@.W.@.
  40009c:	57 15 40 00 57 15 40 00 57 15 40 00 57 15 40 00     W.@.W.@.W.@.W.@.
  4000ac:	57 15 40 00 57 15 40 00 57 15 40 00 57 15 40 00     W.@.W.@.W.@.W.@.
  4000bc:	57 15 40 00 57 15 40 00 57 15 40 00 57 15 40 00     W.@.W.@.W.@.W.@.
  4000cc:	57 15 40 00 00 00 00 00 57 15 40 00 00 00 00 00     W.@.....W.@.....
  4000dc:	57 15 40 00 57 15 40 00 57 15 40 00 57 15 40 00     W.@.W.@.W.@.W.@.
  4000ec:	57 15 40 00 57 15 40 00 57 15 40 00 57 15 40 00     W.@.W.@.W.@.W.@.
  4000fc:	57 15 40 00 57 15 40 00 57 15 40 00 57 15 40 00     W.@.W.@.W.@.W.@.
  40010c:	57 15 40 00 57 15 40 00 00 00 00 00 00 00 00 00     W.@.W.@.........
  40011c:	00 00 00 00 57 15 40 00 57 15 40 00 57 15 40 00     ....W.@.W.@.W.@.
  40012c:	57 15 40 00 57 15 40 00 00 00 00 00 57 15 40 00     W.@.W.@.....W.@.
  40013c:	57 15 40 00                                         W.@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009b8 	.word	0x204009b8
  40015c:	00000000 	.word	0x00000000
  400160:	00408f1c 	.word	0x00408f1c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00408f1c 	.word	0x00408f1c
  4001a0:	204009bc 	.word	0x204009bc
  4001a4:	00408f1c 	.word	0x00408f1c
  4001a8:	00000000 	.word	0x00000000

004001ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4001ac:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4001ae:	4810      	ldr	r0, [pc, #64]	; (4001f0 <sysclk_init+0x44>)
  4001b0:	4b10      	ldr	r3, [pc, #64]	; (4001f4 <sysclk_init+0x48>)
  4001b2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001b4:	213e      	movs	r1, #62	; 0x3e
  4001b6:	2000      	movs	r0, #0
  4001b8:	4b0f      	ldr	r3, [pc, #60]	; (4001f8 <sysclk_init+0x4c>)
  4001ba:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001bc:	4c0f      	ldr	r4, [pc, #60]	; (4001fc <sysclk_init+0x50>)
  4001be:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4001c0:	2800      	cmp	r0, #0
  4001c2:	d0fc      	beq.n	4001be <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4001c4:	4b0e      	ldr	r3, [pc, #56]	; (400200 <sysclk_init+0x54>)
  4001c6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4001c8:	4a0e      	ldr	r2, [pc, #56]	; (400204 <sysclk_init+0x58>)
  4001ca:	4b0f      	ldr	r3, [pc, #60]	; (400208 <sysclk_init+0x5c>)
  4001cc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4001ce:	4c0f      	ldr	r4, [pc, #60]	; (40020c <sysclk_init+0x60>)
  4001d0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4001d2:	2800      	cmp	r0, #0
  4001d4:	d0fc      	beq.n	4001d0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4001d6:	2002      	movs	r0, #2
  4001d8:	4b0d      	ldr	r3, [pc, #52]	; (400210 <sysclk_init+0x64>)
  4001da:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4001dc:	2000      	movs	r0, #0
  4001de:	4b0d      	ldr	r3, [pc, #52]	; (400214 <sysclk_init+0x68>)
  4001e0:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4001e2:	4b0d      	ldr	r3, [pc, #52]	; (400218 <sysclk_init+0x6c>)
  4001e4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4001e6:	4802      	ldr	r0, [pc, #8]	; (4001f0 <sysclk_init+0x44>)
  4001e8:	4b02      	ldr	r3, [pc, #8]	; (4001f4 <sysclk_init+0x48>)
  4001ea:	4798      	blx	r3
  4001ec:	bd10      	pop	{r4, pc}
  4001ee:	bf00      	nop
  4001f0:	11e1a300 	.word	0x11e1a300
  4001f4:	0040172d 	.word	0x0040172d
  4001f8:	004011cd 	.word	0x004011cd
  4001fc:	00401221 	.word	0x00401221
  400200:	00401231 	.word	0x00401231
  400204:	20183f01 	.word	0x20183f01
  400208:	400e0600 	.word	0x400e0600
  40020c:	00401241 	.word	0x00401241
  400210:	00401131 	.word	0x00401131
  400214:	00401169 	.word	0x00401169
  400218:	00401621 	.word	0x00401621

0040021c <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  40021c:	b510      	push	{r4, lr}
  40021e:	4604      	mov	r4, r0
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  400220:	4b10      	ldr	r3, [pc, #64]	; (400264 <spi_master_init+0x48>)
  400222:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  400224:	2380      	movs	r3, #128	; 0x80
  400226:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400228:	6863      	ldr	r3, [r4, #4]
  40022a:	f043 0301 	orr.w	r3, r3, #1
  40022e:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400230:	6863      	ldr	r3, [r4, #4]
  400232:	f043 0310 	orr.w	r3, r3, #16
  400236:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400238:	6863      	ldr	r3, [r4, #4]
  40023a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40023e:	6063      	str	r3, [r4, #4]
#endif
	spi_reset(p_spi);
	spi_set_master_mode(p_spi);
	spi_disable_mode_fault_detect(p_spi);
	spi_disable_loopback(p_spi);
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  400240:	2100      	movs	r1, #0
  400242:	4620      	mov	r0, r4
  400244:	4b08      	ldr	r3, [pc, #32]	; (400268 <spi_master_init+0x4c>)
  400246:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400248:	6863      	ldr	r3, [r4, #4]
  40024a:	f023 0302 	bic.w	r3, r3, #2
  40024e:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  400250:	6863      	ldr	r3, [r4, #4]
  400252:	f023 0304 	bic.w	r3, r3, #4
  400256:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(p_spi);
	spi_disable_peripheral_select_decode(p_spi);
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  400258:	2100      	movs	r1, #0
  40025a:	4620      	mov	r0, r4
  40025c:	4b03      	ldr	r3, [pc, #12]	; (40026c <spi_master_init+0x50>)
  40025e:	4798      	blx	r3
  400260:	bd10      	pop	{r4, pc}
  400262:	bf00      	nop
  400264:	004012a5 	.word	0x004012a5
  400268:	004012d1 	.word	0x004012d1
  40026c:	004012e7 	.word	0x004012e7

00400270 <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  400270:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400274:	4604      	mov	r4, r0
  400276:	460d      	mov	r5, r1
  400278:	4616      	mov	r6, r2
#if (SAM4L)
    int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_pba_hz());
#else
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_peripheral_hz());
  40027a:	4915      	ldr	r1, [pc, #84]	; (4002d0 <spi_master_setup_device+0x60>)
  40027c:	4618      	mov	r0, r3
  40027e:	4b15      	ldr	r3, [pc, #84]	; (4002d4 <spi_master_setup_device+0x64>)
  400280:	4798      	blx	r3
  400282:	4607      	mov	r7, r0
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  400284:	2301      	movs	r3, #1
  400286:	461a      	mov	r2, r3
  400288:	6829      	ldr	r1, [r5, #0]
  40028a:	4620      	mov	r0, r4
  40028c:	f8df 805c 	ldr.w	r8, [pc, #92]	; 4002ec <spi_master_setup_device+0x7c>
  400290:	47c0      	blx	r8
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  400292:	2200      	movs	r2, #0
  400294:	6829      	ldr	r1, [r5, #0]
  400296:	4620      	mov	r0, r4
  400298:	4b0f      	ldr	r3, [pc, #60]	; (4002d8 <spi_master_setup_device+0x68>)
  40029a:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  40029c:	b2fa      	uxtb	r2, r7
  40029e:	6829      	ldr	r1, [r5, #0]
  4002a0:	4620      	mov	r0, r4
  4002a2:	4b0e      	ldr	r3, [pc, #56]	; (4002dc <spi_master_setup_device+0x6c>)
  4002a4:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  4002a6:	2208      	movs	r2, #8
  4002a8:	6829      	ldr	r1, [r5, #0]
  4002aa:	4620      	mov	r0, r4
  4002ac:	4b0c      	ldr	r3, [pc, #48]	; (4002e0 <spi_master_setup_device+0x70>)
  4002ae:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  4002b0:	0872      	lsrs	r2, r6, #1
  4002b2:	6829      	ldr	r1, [r5, #0]
  4002b4:	4620      	mov	r0, r4
  4002b6:	4b0b      	ldr	r3, [pc, #44]	; (4002e4 <spi_master_setup_device+0x74>)
  4002b8:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  4002ba:	f086 0201 	eor.w	r2, r6, #1
  4002be:	f002 0201 	and.w	r2, r2, #1
  4002c2:	6829      	ldr	r1, [r5, #0]
  4002c4:	4620      	mov	r0, r4
  4002c6:	4b08      	ldr	r3, [pc, #32]	; (4002e8 <spi_master_setup_device+0x78>)
  4002c8:	4798      	blx	r3
  4002ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4002ce:	bf00      	nop
  4002d0:	08f0d180 	.word	0x08f0d180
  4002d4:	004013c3 	.word	0x004013c3
  4002d8:	004013af 	.word	0x004013af
  4002dc:	004013d9 	.word	0x004013d9
  4002e0:	00401369 	.word	0x00401369
  4002e4:	0040132d 	.word	0x0040132d
  4002e8:	0040134b 	.word	0x0040134b
  4002ec:	00401401 	.word	0x00401401

004002f0 <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  4002f0:	b508      	push	{r3, lr}
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  4002f2:	6843      	ldr	r3, [r0, #4]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  4002f4:	f013 0f04 	tst.w	r3, #4
  4002f8:	d006      	beq.n	400308 <spi_select_device+0x18>
		if (device->id < MAX_NUM_WITH_DECODER) {
  4002fa:	6809      	ldr	r1, [r1, #0]
  4002fc:	290f      	cmp	r1, #15
  4002fe:	d900      	bls.n	400302 <spi_select_device+0x12>
  400300:	bd08      	pop	{r3, pc}
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  400302:	4b06      	ldr	r3, [pc, #24]	; (40031c <spi_select_device+0x2c>)
  400304:	4798      	blx	r3
  400306:	bd08      	pop	{r3, pc}
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  400308:	6809      	ldr	r1, [r1, #0]
  40030a:	2903      	cmp	r1, #3
  40030c:	d8f8      	bhi.n	400300 <spi_select_device+0x10>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  40030e:	2301      	movs	r3, #1
  400310:	fa03 f101 	lsl.w	r1, r3, r1
  400314:	43c9      	mvns	r1, r1
  400316:	4b01      	ldr	r3, [pc, #4]	; (40031c <spi_select_device+0x2c>)
  400318:	4798      	blx	r3
		}
	}
}
  40031a:	e7f1      	b.n	400300 <spi_select_device+0x10>
  40031c:	004012d1 	.word	0x004012d1

00400320 <spi_write_packet>:
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t i = 0;
	uint8_t val;

	while (len) {
  400320:	b11a      	cbz	r2, 40032a <spi_write_packet+0xa>
{
  400322:	b410      	push	{r4}
  400324:	460c      	mov	r4, r1
  400326:	4411      	add	r1, r2
  400328:	e006      	b.n	400338 <spi_write_packet+0x18>
		spi_write_single(p_spi, val);
		i++;
		len--;
	}

	return STATUS_OK;
  40032a:	2000      	movs	r0, #0
  40032c:	4770      	bx	lr
		val = data[i];
  40032e:	f814 3b01 	ldrb.w	r3, [r4], #1
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  400332:	60c3      	str	r3, [r0, #12]
	while (len) {
  400334:	42a1      	cmp	r1, r4
  400336:	d00c      	beq.n	400352 <spi_write_packet+0x32>
{
  400338:	f643 2399 	movw	r3, #15001	; 0x3a99
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_ready(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  40033c:	6902      	ldr	r2, [r0, #16]
		while (!spi_is_tx_ready(p_spi)) {
  40033e:	f012 0f02 	tst.w	r2, #2
  400342:	d1f4      	bne.n	40032e <spi_write_packet+0xe>
			if (!timeout--) {
  400344:	3b01      	subs	r3, #1
  400346:	d1f9      	bne.n	40033c <spi_write_packet+0x1c>
				return ERR_TIMEOUT;
  400348:	f06f 0002 	mvn.w	r0, #2
}
  40034c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400350:	4770      	bx	lr
	return STATUS_OK;
  400352:	2000      	movs	r0, #0
  400354:	e7fa      	b.n	40034c <spi_write_packet+0x2c>

00400356 <spi_read_packet>:
{
	uint32_t timeout = SPI_TIMEOUT;
	uint8_t val;
	uint32_t i = 0;

	while (len) {
  400356:	b13a      	cbz	r2, 400368 <spi_read_packet+0x12>
{
  400358:	b470      	push	{r4, r5, r6}
  40035a:	4615      	mov	r5, r2
  40035c:	460c      	mov	r4, r1
  40035e:	440d      	add	r5, r1
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  400360:	26ff      	movs	r6, #255	; 0xff
 *
 * \return 1 if the SPI Receiver is ready, otherwise 0.
 */
static inline uint32_t spi_is_rx_ready(Spi *p_spi)
{
	if ((p_spi->SPI_SR & (SPI_SR_RDRF | SPI_SR_TXEMPTY))
  400362:	f240 2101 	movw	r1, #513	; 0x201
  400366:	e012      	b.n	40038e <spi_read_packet+0x38>
		data[i] = val;
		i++;
		len--;
	}

	return STATUS_OK;
  400368:	2000      	movs	r0, #0
  40036a:	4770      	bx	lr
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  40036c:	60c6      	str	r6, [r0, #12]
		while (!spi_is_rx_ready(p_spi)) {
  40036e:	f643 2399 	movw	r3, #15001	; 0x3a99
	if ((p_spi->SPI_SR & (SPI_SR_RDRF | SPI_SR_TXEMPTY))
  400372:	6902      	ldr	r2, [r0, #16]
  400374:	ea31 0202 	bics.w	r2, r1, r2
  400378:	d004      	beq.n	400384 <spi_read_packet+0x2e>
			if (!timeout--) {
  40037a:	3b01      	subs	r3, #1
  40037c:	d1f9      	bne.n	400372 <spi_read_packet+0x1c>
				return ERR_TIMEOUT;
  40037e:	f06f 0002 	mvn.w	r0, #2
  400382:	e00e      	b.n	4003a2 <spi_read_packet+0x4c>
	return (p_spi->SPI_RDR & SPI_RDR_RD_Msk);
  400384:	6883      	ldr	r3, [r0, #8]
 * \param data      Data to read.
 *
 */
static inline void spi_read_single(Spi *p_spi, uint8_t *data)
{
	*data = (uint8_t)spi_get(p_spi);
  400386:	f804 3b01 	strb.w	r3, [r4], #1
	while (len) {
  40038a:	42a5      	cmp	r5, r4
  40038c:	d00b      	beq.n	4003a6 <spi_read_packet+0x50>
{
  40038e:	f643 2399 	movw	r3, #15001	; 0x3a99
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  400392:	6902      	ldr	r2, [r0, #16]
		while (!spi_is_tx_ready(p_spi)) {
  400394:	f012 0f02 	tst.w	r2, #2
  400398:	d1e8      	bne.n	40036c <spi_read_packet+0x16>
			if (!timeout--) {
  40039a:	3b01      	subs	r3, #1
  40039c:	d1f9      	bne.n	400392 <spi_read_packet+0x3c>
				return ERR_TIMEOUT;
  40039e:	f06f 0002 	mvn.w	r0, #2
}
  4003a2:	bc70      	pop	{r4, r5, r6}
  4003a4:	4770      	bx	lr
	return STATUS_OK;
  4003a6:	2000      	movs	r0, #0
  4003a8:	e7fb      	b.n	4003a2 <spi_read_packet+0x4c>
	...

004003ac <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4003ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  4003b0:	b980      	cbnz	r0, 4003d4 <_read+0x28>
  4003b2:	460c      	mov	r4, r1
  4003b4:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  4003b6:	2a00      	cmp	r2, #0
  4003b8:	dd0f      	ble.n	4003da <_read+0x2e>
  4003ba:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  4003bc:	4e08      	ldr	r6, [pc, #32]	; (4003e0 <_read+0x34>)
  4003be:	4d09      	ldr	r5, [pc, #36]	; (4003e4 <_read+0x38>)
  4003c0:	6830      	ldr	r0, [r6, #0]
  4003c2:	4621      	mov	r1, r4
  4003c4:	682b      	ldr	r3, [r5, #0]
  4003c6:	4798      	blx	r3
		ptr++;
  4003c8:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  4003ca:	42bc      	cmp	r4, r7
  4003cc:	d1f8      	bne.n	4003c0 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  4003ce:	4640      	mov	r0, r8
  4003d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4003d4:	f04f 38ff 	mov.w	r8, #4294967295
  4003d8:	e7f9      	b.n	4003ce <_read+0x22>
	for (; len > 0; --len) {
  4003da:	4680      	mov	r8, r0
  4003dc:	e7f7      	b.n	4003ce <_read+0x22>
  4003de:	bf00      	nop
  4003e0:	20400e48 	.word	0x20400e48
  4003e4:	20400e40 	.word	0x20400e40

004003e8 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4003e8:	3801      	subs	r0, #1
  4003ea:	2802      	cmp	r0, #2
  4003ec:	d815      	bhi.n	40041a <_write+0x32>
{
  4003ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4003f2:	460e      	mov	r6, r1
  4003f4:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  4003f6:	b19a      	cbz	r2, 400420 <_write+0x38>
  4003f8:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4003fa:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400434 <_write+0x4c>
  4003fe:	4f0c      	ldr	r7, [pc, #48]	; (400430 <_write+0x48>)
  400400:	f8d8 0000 	ldr.w	r0, [r8]
  400404:	f815 1b01 	ldrb.w	r1, [r5], #1
  400408:	683b      	ldr	r3, [r7, #0]
  40040a:	4798      	blx	r3
  40040c:	2800      	cmp	r0, #0
  40040e:	db0a      	blt.n	400426 <_write+0x3e>
  400410:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  400412:	3c01      	subs	r4, #1
  400414:	d1f4      	bne.n	400400 <_write+0x18>
  400416:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  40041a:	f04f 30ff 	mov.w	r0, #4294967295
  40041e:	4770      	bx	lr
	for (; len != 0; --len) {
  400420:	4610      	mov	r0, r2
  400422:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400426:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  40042a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40042e:	bf00      	nop
  400430:	20400e44 	.word	0x20400e44
  400434:	20400e48 	.word	0x20400e48

00400438 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40043c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400440:	4b9e      	ldr	r3, [pc, #632]	; (4006bc <board_init+0x284>)
  400442:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400444:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400448:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  40044c:	4b9c      	ldr	r3, [pc, #624]	; (4006c0 <board_init+0x288>)
  40044e:	2200      	movs	r2, #0
  400450:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400454:	695a      	ldr	r2, [r3, #20]
  400456:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  40045a:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  40045c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400460:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400464:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400468:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  40046c:	f007 0007 	and.w	r0, r7, #7
  400470:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400472:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400476:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  40047a:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  40047e:	f3bf 8f4f 	dsb	sy
  400482:	f04f 34ff 	mov.w	r4, #4294967295
  400486:	fa04 fc00 	lsl.w	ip, r4, r0
  40048a:	fa06 f000 	lsl.w	r0, r6, r0
  40048e:	fa04 f40e 	lsl.w	r4, r4, lr
  400492:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400496:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400498:	463a      	mov	r2, r7
  40049a:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  40049c:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  4004a0:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  4004a4:	3a01      	subs	r2, #1
  4004a6:	4423      	add	r3, r4
  4004a8:	f1b2 3fff 	cmp.w	r2, #4294967295
  4004ac:	d1f6      	bne.n	40049c <board_init+0x64>
        } while(sets--);
  4004ae:	3e01      	subs	r6, #1
  4004b0:	4460      	add	r0, ip
  4004b2:	f1b6 3fff 	cmp.w	r6, #4294967295
  4004b6:	d1ef      	bne.n	400498 <board_init+0x60>
  4004b8:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  4004bc:	4b80      	ldr	r3, [pc, #512]	; (4006c0 <board_init+0x288>)
  4004be:	695a      	ldr	r2, [r3, #20]
  4004c0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  4004c4:	615a      	str	r2, [r3, #20]
  4004c6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4004ca:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4004ce:	4a7d      	ldr	r2, [pc, #500]	; (4006c4 <board_init+0x28c>)
  4004d0:	497d      	ldr	r1, [pc, #500]	; (4006c8 <board_init+0x290>)
  4004d2:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4004d4:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  4004d8:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  4004da:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4004de:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  4004e2:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  4004e6:	f022 0201 	bic.w	r2, r2, #1
  4004ea:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  4004ee:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  4004f2:	f022 0201 	bic.w	r2, r2, #1
  4004f6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  4004fa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4004fe:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400502:	200a      	movs	r0, #10
  400504:	4c71      	ldr	r4, [pc, #452]	; (4006cc <board_init+0x294>)
  400506:	47a0      	blx	r4
  400508:	200b      	movs	r0, #11
  40050a:	47a0      	blx	r4
  40050c:	200c      	movs	r0, #12
  40050e:	47a0      	blx	r4
  400510:	2010      	movs	r0, #16
  400512:	47a0      	blx	r4
  400514:	2011      	movs	r0, #17
  400516:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400518:	4e6d      	ldr	r6, [pc, #436]	; (4006d0 <board_init+0x298>)
  40051a:	f44f 7880 	mov.w	r8, #256	; 0x100
  40051e:	f8c6 8010 	str.w	r8, [r6, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400522:	f8c6 80a0 	str.w	r8, [r6, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400526:	f8c6 8030 	str.w	r8, [r6, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40052a:	4c6a      	ldr	r4, [pc, #424]	; (4006d4 <board_init+0x29c>)
  40052c:	f44f 6500 	mov.w	r5, #2048	; 0x800
  400530:	6165      	str	r5, [r4, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400532:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
		base->PIO_PUER = mask;
  400536:	6665      	str	r5, [r4, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400538:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  40053c:	6565      	str	r5, [r4, #84]	; 0x54
		base->PIO_IFER = mask;
  40053e:	6225      	str	r5, [r4, #32]
		base->PIO_IFSCER = mask;
  400540:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400544:	6f23      	ldr	r3, [r4, #112]	; 0x70
  400546:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40054a:	6723      	str	r3, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40054c:	6f63      	ldr	r3, [r4, #116]	; 0x74
  40054e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  400552:	6763      	str	r3, [r4, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400554:	f8c4 50c0 	str.w	r5, [r4, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400558:	f8c4 50d4 	str.w	r5, [r4, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  40055c:	f8c4 50b0 	str.w	r5, [r4, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400560:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  400564:	6623      	str	r3, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400566:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  40056a:	6563      	str	r3, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  40056c:	6263      	str	r3, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40056e:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400572:	6f22      	ldr	r2, [r4, #112]	; 0x70
  400574:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  400578:	6722      	str	r2, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40057a:	6f62      	ldr	r2, [r4, #116]	; 0x74
  40057c:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  400580:	6762      	str	r2, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400582:	6063      	str	r3, [r4, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400584:	4a54      	ldr	r2, [pc, #336]	; (4006d8 <board_init+0x2a0>)
  400586:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  40058a:	f043 0310 	orr.w	r3, r3, #16
  40058e:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  400592:	f502 22b2 	add.w	r2, r2, #364544	; 0x59000
  400596:	2310      	movs	r3, #16
  400598:	6613      	str	r3, [r2, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40059a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
		base->PIO_MDDR = mask;
  40059e:	6553      	str	r3, [r2, #84]	; 0x54
		base->PIO_IFDR = mask;
  4005a0:	6253      	str	r3, [r2, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4005a2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  4005a6:	6f11      	ldr	r1, [r2, #112]	; 0x70
  4005a8:	4319      	orrs	r1, r3
  4005aa:	6711      	str	r1, [r2, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  4005ac:	6f51      	ldr	r1, [r2, #116]	; 0x74
  4005ae:	4319      	orrs	r1, r3
  4005b0:	6751      	str	r1, [r2, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4005b2:	6053      	str	r3, [r2, #4]
		base->PIO_PUDR = mask;
  4005b4:	2208      	movs	r2, #8
  4005b6:	6622      	str	r2, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4005b8:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  4005bc:	6562      	str	r2, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  4005be:	6262      	str	r2, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4005c0:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4005c4:	6f21      	ldr	r1, [r4, #112]	; 0x70
  4005c6:	f021 0108 	bic.w	r1, r1, #8
  4005ca:	6721      	str	r1, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4005cc:	6f61      	ldr	r1, [r4, #116]	; 0x74
  4005ce:	f021 0108 	bic.w	r1, r1, #8
  4005d2:	6761      	str	r1, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4005d4:	6062      	str	r2, [r4, #4]
		base->PIO_PUDR = mask;
  4005d6:	6623      	str	r3, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4005d8:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  4005dc:	6563      	str	r3, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  4005de:	6263      	str	r3, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4005e0:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4005e4:	6f22      	ldr	r2, [r4, #112]	; 0x70
  4005e6:	f022 0210 	bic.w	r2, r2, #16
  4005ea:	6722      	str	r2, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4005ec:	6f62      	ldr	r2, [r4, #116]	; 0x74
  4005ee:	f022 0210 	bic.w	r2, r2, #16
  4005f2:	6762      	str	r2, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4005f4:	6063      	str	r3, [r4, #4]
	ioport_set_pin_mode(SD_MMC_0_CD_GPIO, SD_MMC_0_CD_FLAGS);
#endif

#ifdef CONF_BOARD_ILI9488
	/**LCD pin configure on EBI*/
	pio_configure(PIN_EBI_RESET_PIO, PIN_EBI_RESET_TYPE, PIN_EBI_RESET_MASK, PIN_EBI_RESET_ATTRI);
  4005f6:	2300      	movs	r3, #0
  4005f8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4005fc:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400600:	4630      	mov	r0, r6
  400602:	4f36      	ldr	r7, [pc, #216]	; (4006dc <board_init+0x2a4>)
  400604:	47b8      	blx	r7
	pio_configure(PIN_EBI_CDS_PIO, PIN_EBI_CDS_TYPE, PIN_EBI_CDS_MASK, PIN_EBI_CDS_ATTRI);
  400606:	2300      	movs	r3, #0
  400608:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  40060c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400610:	4630      	mov	r0, r6
  400612:	47b8      	blx	r7
	pio_configure(PIN_EBI_DATAL_PIO, PIN_EBI_DATAL_TYPE, PIN_EBI_DATAL_MASK, PIN_EBI_DATAL_ATTRI);
  400614:	2301      	movs	r3, #1
  400616:	22ff      	movs	r2, #255	; 0xff
  400618:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40061c:	4630      	mov	r0, r6
  40061e:	47b8      	blx	r7
	pio_configure(PIN_EBI_DATAH_0_PIO, PIN_EBI_DATAH_0_TYPE, PIN_EBI_DATAH_0_MASK, PIN_EBI_DATAH_0_ATTRI);
  400620:	2301      	movs	r3, #1
  400622:	223f      	movs	r2, #63	; 0x3f
  400624:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400628:	482d      	ldr	r0, [pc, #180]	; (4006e0 <board_init+0x2a8>)
  40062a:	47b8      	blx	r7
	pio_configure(PIN_EBI_DATAH_1_PIO, PIN_EBI_DATAH_1_TYPE, PIN_EBI_DATAH_1_MASK, PIN_EBI_DATAH_1_ATTRI);
  40062c:	2301      	movs	r3, #1
  40062e:	f44f 32c0 	mov.w	r2, #98304	; 0x18000
  400632:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400636:	4620      	mov	r0, r4
  400638:	47b8      	blx	r7
	pio_configure(PIN_EBI_NWE_PIO, PIN_EBI_NWE_TYPE, PIN_EBI_NWE_MASK, PIN_EBI_NWE_ATTRI);
  40063a:	2301      	movs	r3, #1
  40063c:	4642      	mov	r2, r8
  40063e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400642:	4630      	mov	r0, r6
  400644:	47b8      	blx	r7
	pio_configure(PIN_EBI_NRD_PIO, PIN_EBI_NRD_TYPE, PIN_EBI_NRD_MASK, PIN_EBI_NRD_ATTRI);
  400646:	2301      	movs	r3, #1
  400648:	462a      	mov	r2, r5
  40064a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40064e:	4630      	mov	r0, r6
  400650:	47b8      	blx	r7
	pio_configure(PIN_EBI_CS_PIO, PIN_EBI_CS_TYPE, PIN_EBI_CS_MASK, PIN_EBI_CS_ATTRI);
  400652:	2301      	movs	r3, #1
  400654:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400658:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40065c:	4821      	ldr	r0, [pc, #132]	; (4006e4 <board_init+0x2ac>)
  40065e:	47b8      	blx	r7
	pio_configure(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_TYPE, PIN_EBI_BACKLIGHT_MASK, PIN_EBI_BACKLIGHT_ATTRI);
  400660:	2300      	movs	r3, #0
  400662:	f44f 7200 	mov.w	r2, #512	; 0x200
  400666:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40066a:	4630      	mov	r0, r6
  40066c:	47b8      	blx	r7
	pio_set(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_MASK);
  40066e:	f44f 7100 	mov.w	r1, #512	; 0x200
  400672:	4630      	mov	r0, r6
  400674:	4b1c      	ldr	r3, [pc, #112]	; (4006e8 <board_init+0x2b0>)
  400676:	4798      	blx	r3
	MATRIX->CCFG_SMCNFCS = CCFG_SMCNFCS_SDRAMEN;
#endif

#ifdef CONF_BOARD_ILI9488
	/**LCD pin configure on SPI*/
	pio_configure_pin(LCD_SPI_MISO_PIO, LCD_SPI_MISO_FLAGS);
  400678:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40067c:	2074      	movs	r0, #116	; 0x74
  40067e:	4c1b      	ldr	r4, [pc, #108]	; (4006ec <board_init+0x2b4>)
  400680:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_MOSI_PIO, LCD_SPI_MOSI_FLAGS);
  400682:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400686:	2075      	movs	r0, #117	; 0x75
  400688:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_SPCK_PIO, LCD_SPI_SPCK_FLAGS);
  40068a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40068e:	2076      	movs	r0, #118	; 0x76
  400690:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_NPCS_PIO, LCD_SPI_NPCS_FLAGS);
  400692:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400696:	207b      	movs	r0, #123	; 0x7b
  400698:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_RESET_PIO, LCD_SPI_RESET_FLAGS);
  40069a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40069e:	2018      	movs	r0, #24
  4006a0:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
  4006a2:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4006a6:	2006      	movs	r0, #6
  4006a8:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
  4006aa:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4006ae:	2053      	movs	r0, #83	; 0x53
  4006b0:	47a0      	blx	r4
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);
  4006b2:	2053      	movs	r0, #83	; 0x53
  4006b4:	4b0e      	ldr	r3, [pc, #56]	; (4006f0 <board_init+0x2b8>)
  4006b6:	4798      	blx	r3
  4006b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4006bc:	400e1850 	.word	0x400e1850
  4006c0:	e000ed00 	.word	0xe000ed00
  4006c4:	400e0c00 	.word	0x400e0c00
  4006c8:	5a00080c 	.word	0x5a00080c
  4006cc:	00401251 	.word	0x00401251
  4006d0:	400e1200 	.word	0x400e1200
  4006d4:	400e0e00 	.word	0x400e0e00
  4006d8:	40088000 	.word	0x40088000
  4006dc:	00400e7d 	.word	0x00400e7d
  4006e0:	400e1600 	.word	0x400e1600
  4006e4:	400e1400 	.word	0x400e1400
  4006e8:	00400d89 	.word	0x00400d89
  4006ec:	00400f4d 	.word	0x00400f4d
  4006f0:	00400f15 	.word	0x00400f15

004006f4 <ili9488_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9488_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  4006f4:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= ILI9488_LCD_WIDTH) {
  4006f6:	6804      	ldr	r4, [r0, #0]
  4006f8:	f5b4 7fa0 	cmp.w	r4, #320	; 0x140
  4006fc:	d302      	bcc.n	400704 <ili9488_check_box_coordinates+0x10>
		*p_ul_x1 = ILI9488_LCD_WIDTH - 1;
  4006fe:	f240 143f 	movw	r4, #319	; 0x13f
  400702:	6004      	str	r4, [r0, #0]
	}

	if (*p_ul_x2 >= ILI9488_LCD_WIDTH) {
  400704:	6814      	ldr	r4, [r2, #0]
  400706:	f5b4 7fa0 	cmp.w	r4, #320	; 0x140
  40070a:	d302      	bcc.n	400712 <ili9488_check_box_coordinates+0x1e>
		*p_ul_x2 = ILI9488_LCD_WIDTH - 1;
  40070c:	f240 143f 	movw	r4, #319	; 0x13f
  400710:	6014      	str	r4, [r2, #0]
	}

	if (*p_ul_y1 >= ILI9488_LCD_HEIGHT) {
  400712:	680c      	ldr	r4, [r1, #0]
  400714:	f5b4 7ff0 	cmp.w	r4, #480	; 0x1e0
  400718:	d302      	bcc.n	400720 <ili9488_check_box_coordinates+0x2c>
		*p_ul_y1 = ILI9488_LCD_HEIGHT - 1;
  40071a:	f240 14df 	movw	r4, #479	; 0x1df
  40071e:	600c      	str	r4, [r1, #0]
	}

	if (*p_ul_y2 >= ILI9488_LCD_HEIGHT) {
  400720:	681c      	ldr	r4, [r3, #0]
  400722:	f5b4 7ff0 	cmp.w	r4, #480	; 0x1e0
  400726:	d302      	bcc.n	40072e <ili9488_check_box_coordinates+0x3a>
		*p_ul_y2 = ILI9488_LCD_HEIGHT - 1;
  400728:	f240 14df 	movw	r4, #479	; 0x1df
  40072c:	601c      	str	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  40072e:	6804      	ldr	r4, [r0, #0]
  400730:	6815      	ldr	r5, [r2, #0]
  400732:	42ac      	cmp	r4, r5
  400734:	d901      	bls.n	40073a <ili9488_check_box_coordinates+0x46>
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  400736:	6005      	str	r5, [r0, #0]
		*p_ul_x2 = dw;
  400738:	6014      	str	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  40073a:	680a      	ldr	r2, [r1, #0]
  40073c:	6818      	ldr	r0, [r3, #0]
  40073e:	4282      	cmp	r2, r0
  400740:	d901      	bls.n	400746 <ili9488_check_box_coordinates+0x52>
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  400742:	6008      	str	r0, [r1, #0]
		*p_ul_y2 = dw;
  400744:	601a      	str	r2, [r3, #0]
	}
}
  400746:	bc30      	pop	{r4, r5}
  400748:	4770      	bx	lr
	...

0040074c <ili9488_write_ram_prepare>:
{
  40074c:	b510      	push	{r4, lr}
  40074e:	b082      	sub	sp, #8
	pio_set_pin_low(LCD_SPI_CDS_PIO);
  400750:	2006      	movs	r0, #6
  400752:	4b0a      	ldr	r3, [pc, #40]	; (40077c <ili9488_write_ram_prepare+0x30>)
  400754:	4798      	blx	r3
	spi_write(BOARD_ILI9488_SPI, ILI9488_CMD_MEMORY_WRITE, BOARD_ILI9488_SPI_NPCS, 0);
  400756:	2300      	movs	r3, #0
  400758:	2203      	movs	r2, #3
  40075a:	212c      	movs	r1, #44	; 0x2c
  40075c:	4808      	ldr	r0, [pc, #32]	; (400780 <ili9488_write_ram_prepare+0x34>)
  40075e:	4c09      	ldr	r4, [pc, #36]	; (400784 <ili9488_write_ram_prepare+0x38>)
  400760:	47a0      	blx	r4
	for(i = 0; i < 0xFF; i++);
  400762:	2300      	movs	r3, #0
  400764:	9301      	str	r3, [sp, #4]
  400766:	9b01      	ldr	r3, [sp, #4]
  400768:	2bfe      	cmp	r3, #254	; 0xfe
  40076a:	d805      	bhi.n	400778 <ili9488_write_ram_prepare+0x2c>
  40076c:	9b01      	ldr	r3, [sp, #4]
  40076e:	3301      	adds	r3, #1
  400770:	9301      	str	r3, [sp, #4]
  400772:	9b01      	ldr	r3, [sp, #4]
  400774:	2bfe      	cmp	r3, #254	; 0xfe
  400776:	d9f9      	bls.n	40076c <ili9488_write_ram_prepare+0x20>
}
  400778:	b002      	add	sp, #8
  40077a:	bd10      	pop	{r4, pc}
  40077c:	00400f31 	.word	0x00400f31
  400780:	40008000 	.word	0x40008000
  400784:	004012f9 	.word	0x004012f9

00400788 <ili9488_write_register>:
{
  400788:	b570      	push	{r4, r5, r6, lr}
  40078a:	b082      	sub	sp, #8
  40078c:	4605      	mov	r5, r0
  40078e:	460e      	mov	r6, r1
  400790:	4614      	mov	r4, r2
	pio_set_pin_low(LCD_SPI_CDS_PIO);
  400792:	2006      	movs	r0, #6
  400794:	4b14      	ldr	r3, [pc, #80]	; (4007e8 <ili9488_write_register+0x60>)
  400796:	4798      	blx	r3
	spi_write(BOARD_ILI9488_SPI, uc_reg, BOARD_ILI9488_SPI_NPCS, 0);
  400798:	2300      	movs	r3, #0
  40079a:	2203      	movs	r2, #3
  40079c:	4629      	mov	r1, r5
  40079e:	4813      	ldr	r0, [pc, #76]	; (4007ec <ili9488_write_register+0x64>)
  4007a0:	4d13      	ldr	r5, [pc, #76]	; (4007f0 <ili9488_write_register+0x68>)
  4007a2:	47a8      	blx	r5
	for(i = 0; i < 0xFF; i++);
  4007a4:	2300      	movs	r3, #0
  4007a6:	9301      	str	r3, [sp, #4]
  4007a8:	9b01      	ldr	r3, [sp, #4]
  4007aa:	2bfe      	cmp	r3, #254	; 0xfe
  4007ac:	d805      	bhi.n	4007ba <ili9488_write_register+0x32>
  4007ae:	9b01      	ldr	r3, [sp, #4]
  4007b0:	3301      	adds	r3, #1
  4007b2:	9301      	str	r3, [sp, #4]
  4007b4:	9b01      	ldr	r3, [sp, #4]
  4007b6:	2bfe      	cmp	r3, #254	; 0xfe
  4007b8:	d9f9      	bls.n	4007ae <ili9488_write_register+0x26>
	if(size > 0) {
  4007ba:	b90c      	cbnz	r4, 4007c0 <ili9488_write_register+0x38>
}
  4007bc:	b002      	add	sp, #8
  4007be:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_pin_high(LCD_SPI_CDS_PIO);
  4007c0:	2006      	movs	r0, #6
  4007c2:	4b0c      	ldr	r3, [pc, #48]	; (4007f4 <ili9488_write_register+0x6c>)
  4007c4:	4798      	blx	r3
		spi_write_packet(BOARD_ILI9488_SPI, us_data, size);
  4007c6:	4622      	mov	r2, r4
  4007c8:	4631      	mov	r1, r6
  4007ca:	4808      	ldr	r0, [pc, #32]	; (4007ec <ili9488_write_register+0x64>)
  4007cc:	4b0a      	ldr	r3, [pc, #40]	; (4007f8 <ili9488_write_register+0x70>)
  4007ce:	4798      	blx	r3
		for(i = 0; i < 0x5F; i++);
  4007d0:	2300      	movs	r3, #0
  4007d2:	9301      	str	r3, [sp, #4]
  4007d4:	9b01      	ldr	r3, [sp, #4]
  4007d6:	2b5e      	cmp	r3, #94	; 0x5e
  4007d8:	d8f0      	bhi.n	4007bc <ili9488_write_register+0x34>
  4007da:	9b01      	ldr	r3, [sp, #4]
  4007dc:	3301      	adds	r3, #1
  4007de:	9301      	str	r3, [sp, #4]
  4007e0:	9b01      	ldr	r3, [sp, #4]
  4007e2:	2b5e      	cmp	r3, #94	; 0x5e
  4007e4:	d9f9      	bls.n	4007da <ili9488_write_register+0x52>
  4007e6:	e7e9      	b.n	4007bc <ili9488_write_register+0x34>
  4007e8:	00400f31 	.word	0x00400f31
  4007ec:	40008000 	.word	0x40008000
  4007f0:	004012f9 	.word	0x004012f9
  4007f4:	00400f15 	.word	0x00400f15
  4007f8:	00400321 	.word	0x00400321

004007fc <ili9488_write_ram_buffer>:
{
  4007fc:	b530      	push	{r4, r5, lr}
  4007fe:	b083      	sub	sp, #12
  400800:	4604      	mov	r4, r0
  400802:	460d      	mov	r5, r1
	pio_set_pin_high(LCD_SPI_CDS_PIO);
  400804:	2006      	movs	r0, #6
  400806:	4b0a      	ldr	r3, [pc, #40]	; (400830 <ili9488_write_ram_buffer+0x34>)
  400808:	4798      	blx	r3
	spi_write_packet(BOARD_ILI9488_SPI, p_ul_buf, ul_size);
  40080a:	462a      	mov	r2, r5
  40080c:	4621      	mov	r1, r4
  40080e:	4809      	ldr	r0, [pc, #36]	; (400834 <ili9488_write_ram_buffer+0x38>)
  400810:	4b09      	ldr	r3, [pc, #36]	; (400838 <ili9488_write_ram_buffer+0x3c>)
  400812:	4798      	blx	r3
	for(i = 0; i < 0xFF; i++);
  400814:	2300      	movs	r3, #0
  400816:	9301      	str	r3, [sp, #4]
  400818:	9b01      	ldr	r3, [sp, #4]
  40081a:	2bfe      	cmp	r3, #254	; 0xfe
  40081c:	d805      	bhi.n	40082a <ili9488_write_ram_buffer+0x2e>
  40081e:	9b01      	ldr	r3, [sp, #4]
  400820:	3301      	adds	r3, #1
  400822:	9301      	str	r3, [sp, #4]
  400824:	9b01      	ldr	r3, [sp, #4]
  400826:	2bfe      	cmp	r3, #254	; 0xfe
  400828:	d9f9      	bls.n	40081e <ili9488_write_ram_buffer+0x22>
}
  40082a:	b003      	add	sp, #12
  40082c:	bd30      	pop	{r4, r5, pc}
  40082e:	bf00      	nop
  400830:	00400f15 	.word	0x00400f15
  400834:	40008000 	.word	0x40008000
  400838:	00400321 	.word	0x00400321

0040083c <ili9488_delay>:
	for(i = 0; i < ul_ms; i++) {
  40083c:	4601      	mov	r1, r0
  40083e:	b130      	cbz	r0, 40084e <ili9488_delay+0x12>
  400840:	4a03      	ldr	r2, [pc, #12]	; (400850 <ili9488_delay+0x14>)
{
  400842:	4b04      	ldr	r3, [pc, #16]	; (400854 <ili9488_delay+0x18>)
		for(i = 0; i < 100000; i++) {
  400844:	3b01      	subs	r3, #1
  400846:	d1fd      	bne.n	400844 <ili9488_delay+0x8>
	for(i = 0; i < ul_ms; i++) {
  400848:	4291      	cmp	r1, r2
  40084a:	d8fa      	bhi.n	400842 <ili9488_delay+0x6>
  40084c:	4770      	bx	lr
  40084e:	4770      	bx	lr
  400850:	000186a1 	.word	0x000186a1
  400854:	000186a0 	.word	0x000186a0

00400858 <ili9488_set_display_direction>:
 * \brief ILI9488 configure landscape.
 *
 * \Param LandscaprMode Landscape Mode.
 */
void ili9488_set_display_direction(enum ili9488_display_direction direction )
{
  400858:	b500      	push	{lr}
  40085a:	b083      	sub	sp, #12
	ili9488_color_t value;
	if(direction) {
  40085c:	b958      	cbnz	r0, 400876 <ili9488_set_display_direction+0x1e>
		value = 0xE8;
	} else {
		value = 0x48;
  40085e:	2348      	movs	r3, #72	; 0x48
  400860:	f88d 3007 	strb.w	r3, [sp, #7]
	}
	ili9488_write_register(ILI9488_CMD_MEMORY_ACCESS_CONTROL, &value, 1);
  400864:	2201      	movs	r2, #1
  400866:	f10d 0107 	add.w	r1, sp, #7
  40086a:	2036      	movs	r0, #54	; 0x36
  40086c:	4b04      	ldr	r3, [pc, #16]	; (400880 <ili9488_set_display_direction+0x28>)
  40086e:	4798      	blx	r3
}
  400870:	b003      	add	sp, #12
  400872:	f85d fb04 	ldr.w	pc, [sp], #4
		value = 0xE8;
  400876:	23e8      	movs	r3, #232	; 0xe8
  400878:	f88d 3007 	strb.w	r3, [sp, #7]
  40087c:	e7f2      	b.n	400864 <ili9488_set_display_direction+0xc>
  40087e:	bf00      	nop
  400880:	00400789 	.word	0x00400789

00400884 <ili9488_set_window>:
 * \Param y start position.
 * \Param width  Width of window.
 * \Param height Height of window.
 */
void ili9488_set_window(uint16_t x, uint16_t y, uint16_t width, uint16_t height )
{
  400884:	b510      	push	{r4, lr}
  400886:	b084      	sub	sp, #16
	uint32_t cnt = 0;
	ili9488_color_t buf[4];

	cnt = sizeof(buf)/sizeof(ili9488_color_t);

	col_start  =  x ;
  400888:	f8ad 000e 	strh.w	r0, [sp, #14]
	col_end    =  width + x - 1;
  40088c:	3a01      	subs	r2, #1
  40088e:	4402      	add	r2, r0
  400890:	f8ad 200c 	strh.w	r2, [sp, #12]

	row_start = y ;
  400894:	f8ad 100a 	strh.w	r1, [sp, #10]
	row_end   = height + y - 1;
  400898:	3b01      	subs	r3, #1
  40089a:	4419      	add	r1, r3
  40089c:	f8ad 1008 	strh.w	r1, [sp, #8]

	buf[0] = get_8b_to_16b(col_start);
  4008a0:	0a03      	lsrs	r3, r0, #8
  4008a2:	f88d 3004 	strb.w	r3, [sp, #4]
	buf[1] = get_0b_to_8b(col_start);
  4008a6:	f88d 0005 	strb.w	r0, [sp, #5]
	buf[2] = get_8b_to_16b(col_end);
  4008aa:	f3c2 2307 	ubfx	r3, r2, #8, #8
  4008ae:	f88d 3006 	strb.w	r3, [sp, #6]
	buf[3] = get_0b_to_8b(col_end);
  4008b2:	f88d 2007 	strb.w	r2, [sp, #7]
	ili9488_write_register(ILI9488_CMD_COLUMN_ADDRESS_SET, buf, cnt);
  4008b6:	2204      	movs	r2, #4
  4008b8:	eb0d 0102 	add.w	r1, sp, r2
  4008bc:	202a      	movs	r0, #42	; 0x2a
  4008be:	4c10      	ldr	r4, [pc, #64]	; (400900 <ili9488_set_window+0x7c>)
  4008c0:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  4008c2:	2200      	movs	r2, #0
  4008c4:	4611      	mov	r1, r2
  4008c6:	4610      	mov	r0, r2
  4008c8:	47a0      	blx	r4

	/* Set Horizontal Address End Position */
	buf[0] = get_8b_to_16b(row_start);
  4008ca:	f89d 300b 	ldrb.w	r3, [sp, #11]
  4008ce:	f88d 3004 	strb.w	r3, [sp, #4]
	buf[1] = get_0b_to_8b(row_start);
  4008d2:	f89d 300a 	ldrb.w	r3, [sp, #10]
  4008d6:	f88d 3005 	strb.w	r3, [sp, #5]
	buf[2] = get_8b_to_16b(row_end);
  4008da:	f89d 3009 	ldrb.w	r3, [sp, #9]
  4008de:	f88d 3006 	strb.w	r3, [sp, #6]
	buf[3] = get_0b_to_8b(row_end);
  4008e2:	f89d 3008 	ldrb.w	r3, [sp, #8]
  4008e6:	f88d 3007 	strb.w	r3, [sp, #7]
	ili9488_write_register(ILI9488_CMD_PAGE_ADDRESS_SET, buf, cnt);
  4008ea:	2204      	movs	r2, #4
  4008ec:	eb0d 0102 	add.w	r1, sp, r2
  4008f0:	202b      	movs	r0, #43	; 0x2b
  4008f2:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  4008f4:	2200      	movs	r2, #0
  4008f6:	4611      	mov	r1, r2
  4008f8:	4610      	mov	r0, r2
  4008fa:	47a0      	blx	r4
}
  4008fc:	b004      	add	sp, #16
  4008fe:	bd10      	pop	{r4, pc}
  400900:	00400789 	.word	0x00400789

00400904 <ili9488_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9488_display_on(void)
{
  400904:	b508      	push	{r3, lr}
	ili9488_write_register(ILI9488_CMD_DISPLAY_ON, 0, 0);
  400906:	2200      	movs	r2, #0
  400908:	4611      	mov	r1, r2
  40090a:	2029      	movs	r0, #41	; 0x29
  40090c:	4b01      	ldr	r3, [pc, #4]	; (400914 <ili9488_display_on+0x10>)
  40090e:	4798      	blx	r3
  400910:	bd08      	pop	{r3, pc}
  400912:	bf00      	nop
  400914:	00400789 	.word	0x00400789

00400918 <ili9488_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili9488_set_foreground_color(uint32_t ul_color)
{
  400918:	b410      	push	{r4}
		g_ul_pixel_cache[i] = ul_color;
	}
#endif
#ifdef ILI9488_SPIMODE
	for (i = 0; i < LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT; ) {
		g_ul_pixel_cache[i++] = ul_color>>16;
  40091a:	f3c0 4407 	ubfx	r4, r0, #16, #8
		g_ul_pixel_cache[i++] = ul_color>>8;
  40091e:	f3c0 2107 	ubfx	r1, r0, #8, #8
  400922:	4b06      	ldr	r3, [pc, #24]	; (40093c <ili9488_set_foreground_color+0x24>)
  400924:	f503 7270 	add.w	r2, r3, #960	; 0x3c0
		g_ul_pixel_cache[i++] = ul_color>>16;
  400928:	701c      	strb	r4, [r3, #0]
		g_ul_pixel_cache[i++] = ul_color>>8;
  40092a:	7059      	strb	r1, [r3, #1]
		g_ul_pixel_cache[i++] = ul_color&0xFF;
  40092c:	7098      	strb	r0, [r3, #2]
  40092e:	3303      	adds	r3, #3
	for (i = 0; i < LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT; ) {
  400930:	4293      	cmp	r3, r2
  400932:	d1f9      	bne.n	400928 <ili9488_set_foreground_color+0x10>
	}
#endif
}
  400934:	f85d 4b04 	ldr.w	r4, [sp], #4
  400938:	4770      	bx	lr
  40093a:	bf00      	nop
  40093c:	204009d4 	.word	0x204009d4

00400940 <ili9488_set_cursor_position>:
 *
 * \param x X coordinate of upper-left corner on LCD.
 * \param y Y coordinate of upper-left corner on LCD.
 */
void ili9488_set_cursor_position(uint16_t x, uint16_t y)
{
  400940:	b510      	push	{r4, lr}
  400942:	b084      	sub	sp, #16
  400944:	f8ad 0006 	strh.w	r0, [sp, #6]
  400948:	f8ad 1004 	strh.w	r1, [sp, #4]
	uint32_t cnt = 0;

	ili9488_color_t buf[4];
	cnt = sizeof(buf)/sizeof(ili9488_color_t);

	buf[0] = get_8b_to_16b(x);
  40094c:	0a03      	lsrs	r3, r0, #8
  40094e:	f88d 300c 	strb.w	r3, [sp, #12]
	buf[1] = get_0b_to_8b(x);
  400952:	b2c0      	uxtb	r0, r0
  400954:	f88d 000d 	strb.w	r0, [sp, #13]
	buf[2] = get_8b_to_16b(x);
  400958:	f88d 300e 	strb.w	r3, [sp, #14]
	buf[3] = get_0b_to_8b(x);
  40095c:	f88d 000f 	strb.w	r0, [sp, #15]
	ili9488_write_register(ILI9488_CMD_COLUMN_ADDRESS_SET, buf, cnt);
  400960:	2204      	movs	r2, #4
  400962:	a903      	add	r1, sp, #12
  400964:	202a      	movs	r0, #42	; 0x2a
  400966:	4c0e      	ldr	r4, [pc, #56]	; (4009a0 <ili9488_set_cursor_position+0x60>)
  400968:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  40096a:	2200      	movs	r2, #0
  40096c:	4611      	mov	r1, r2
  40096e:	4610      	mov	r0, r2
  400970:	47a0      	blx	r4


	/* Set Horizontal Address End Position */
	buf[0] = get_8b_to_16b(y);
  400972:	f89d 2005 	ldrb.w	r2, [sp, #5]
  400976:	f88d 200c 	strb.w	r2, [sp, #12]
	buf[1] = get_0b_to_8b(y);
  40097a:	f89d 3004 	ldrb.w	r3, [sp, #4]
  40097e:	f88d 300d 	strb.w	r3, [sp, #13]
	buf[2] = get_8b_to_16b(y);
  400982:	f88d 200e 	strb.w	r2, [sp, #14]
	buf[3] = get_0b_to_8b(y);
  400986:	f88d 300f 	strb.w	r3, [sp, #15]
	ili9488_write_register(ILI9488_CMD_PAGE_ADDRESS_SET, buf, cnt);
  40098a:	2204      	movs	r2, #4
  40098c:	a903      	add	r1, sp, #12
  40098e:	202b      	movs	r0, #43	; 0x2b
  400990:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  400992:	2200      	movs	r2, #0
  400994:	4611      	mov	r1, r2
  400996:	4610      	mov	r0, r2
  400998:	47a0      	blx	r4
}
  40099a:	b004      	add	sp, #16
  40099c:	bd10      	pop	{r4, pc}
  40099e:	bf00      	nop
  4009a0:	00400789 	.word	0x00400789

004009a4 <ili9488_init>:
{
  4009a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4009a8:	b087      	sub	sp, #28
  4009aa:	4681      	mov	r9, r0
	struct spi_device ILI9488_SPI_DEVICE = {
  4009ac:	2703      	movs	r7, #3
  4009ae:	ae06      	add	r6, sp, #24
  4009b0:	f846 7d08 	str.w	r7, [r6, #-8]!
	spi_master_init(BOARD_ILI9488_SPI);
  4009b4:	4d5d      	ldr	r5, [pc, #372]	; (400b2c <ili9488_init+0x188>)
  4009b6:	4628      	mov	r0, r5
  4009b8:	4b5d      	ldr	r3, [pc, #372]	; (400b30 <ili9488_init+0x18c>)
  4009ba:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9488_SPI, &ILI9488_SPI_DEVICE, SPI_MODE_3, ILI9488_SPI_BAUDRATE, 0);
  4009bc:	2400      	movs	r4, #0
  4009be:	9400      	str	r4, [sp, #0]
  4009c0:	4b5c      	ldr	r3, [pc, #368]	; (400b34 <ili9488_init+0x190>)
  4009c2:	463a      	mov	r2, r7
  4009c4:	4631      	mov	r1, r6
  4009c6:	4628      	mov	r0, r5
  4009c8:	f8df 8198 	ldr.w	r8, [pc, #408]	; 400b64 <ili9488_init+0x1c0>
  4009cc:	47c0      	blx	r8
	spi_configure_cs_behavior(BOARD_ILI9488_SPI, BOARD_ILI9488_SPI_NPCS, SPI_CS_RISE_NO_TX);
  4009ce:	4622      	mov	r2, r4
  4009d0:	4639      	mov	r1, r7
  4009d2:	4628      	mov	r0, r5
  4009d4:	4b58      	ldr	r3, [pc, #352]	; (400b38 <ili9488_init+0x194>)
  4009d6:	4798      	blx	r3
	spi_select_device(BOARD_ILI9488_SPI, &ILI9488_SPI_DEVICE);
  4009d8:	4631      	mov	r1, r6
  4009da:	4628      	mov	r0, r5
  4009dc:	4b57      	ldr	r3, [pc, #348]	; (400b3c <ili9488_init+0x198>)
  4009de:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4009e0:	2001      	movs	r0, #1
  4009e2:	6028      	str	r0, [r5, #0]
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IER = ul_sources;
  4009e4:	6168      	str	r0, [r5, #20]
	ili9488_write_register(ILI9488_CMD_SOFTWARE_RESET, 0x0000, 0);
  4009e6:	4622      	mov	r2, r4
  4009e8:	4621      	mov	r1, r4
  4009ea:	4e55      	ldr	r6, [pc, #340]	; (400b40 <ili9488_init+0x19c>)
  4009ec:	47b0      	blx	r6
	ili9488_delay(200);
  4009ee:	20c8      	movs	r0, #200	; 0xc8
  4009f0:	4d54      	ldr	r5, [pc, #336]	; (400b44 <ili9488_init+0x1a0>)
  4009f2:	47a8      	blx	r5
	ili9488_write_register(ILI9488_CMD_SLEEP_OUT, 0x0000, 0);
  4009f4:	4622      	mov	r2, r4
  4009f6:	4621      	mov	r1, r4
  4009f8:	2011      	movs	r0, #17
  4009fa:	47b0      	blx	r6
	ili9488_delay(200);
  4009fc:	20c8      	movs	r0, #200	; 0xc8
  4009fe:	47a8      	blx	r5
	reg = 0x81;
  400a00:	2381      	movs	r3, #129	; 0x81
  400a02:	f88d 300a 	strb.w	r3, [sp, #10]
	param = 0x0;
  400a06:	f88d 400b 	strb.w	r4, [sp, #11]
  400a0a:	2610      	movs	r6, #16
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &reg, 1);
  400a0c:	f04f 0801 	mov.w	r8, #1
  400a10:	4f4b      	ldr	r7, [pc, #300]	; (400b40 <ili9488_init+0x19c>)
		for(j = 0; j < 0xFF; j++);
  400a12:	4625      	mov	r5, r4
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &reg, 1);
  400a14:	4642      	mov	r2, r8
  400a16:	f10d 010a 	add.w	r1, sp, #10
  400a1a:	20fb      	movs	r0, #251	; 0xfb
  400a1c:	47b8      	blx	r7
		reg++;
  400a1e:	f89d 300a 	ldrb.w	r3, [sp, #10]
  400a22:	3301      	adds	r3, #1
  400a24:	f88d 300a 	strb.w	r3, [sp, #10]
		for(j = 0; j < 0xFF; j++);
  400a28:	9503      	str	r5, [sp, #12]
  400a2a:	9b03      	ldr	r3, [sp, #12]
  400a2c:	2bfe      	cmp	r3, #254	; 0xfe
  400a2e:	d805      	bhi.n	400a3c <ili9488_init+0x98>
  400a30:	9b03      	ldr	r3, [sp, #12]
  400a32:	3301      	adds	r3, #1
  400a34:	9303      	str	r3, [sp, #12]
  400a36:	9b03      	ldr	r3, [sp, #12]
  400a38:	2bfe      	cmp	r3, #254	; 0xfe
  400a3a:	d9f9      	bls.n	400a30 <ili9488_init+0x8c>
		ili9488_write_register(ILI9488_CMD_READ_ID4, 0, 0);
  400a3c:	462a      	mov	r2, r5
  400a3e:	4629      	mov	r1, r5
  400a40:	20d3      	movs	r0, #211	; 0xd3
  400a42:	47b8      	blx	r7
			pio_set_pin_high(LCD_SPI_CDS_PIO);
  400a44:	2006      	movs	r0, #6
  400a46:	4b40      	ldr	r3, [pc, #256]	; (400b48 <ili9488_init+0x1a4>)
  400a48:	4798      	blx	r3
			spi_read_packet(BOARD_ILI9488_SPI, &chipidBuf, 1);
  400a4a:	4642      	mov	r2, r8
  400a4c:	f10d 0109 	add.w	r1, sp, #9
  400a50:	4836      	ldr	r0, [pc, #216]	; (400b2c <ili9488_init+0x188>)
  400a52:	4b3e      	ldr	r3, [pc, #248]	; (400b4c <ili9488_init+0x1a8>)
  400a54:	4798      	blx	r3
			for(j = 0; j < 0xFF; j++);
  400a56:	9503      	str	r5, [sp, #12]
  400a58:	9b03      	ldr	r3, [sp, #12]
  400a5a:	2bfe      	cmp	r3, #254	; 0xfe
  400a5c:	d805      	bhi.n	400a6a <ili9488_init+0xc6>
  400a5e:	9b03      	ldr	r3, [sp, #12]
  400a60:	3301      	adds	r3, #1
  400a62:	9303      	str	r3, [sp, #12]
  400a64:	9b03      	ldr	r3, [sp, #12]
  400a66:	2bfe      	cmp	r3, #254	; 0xfe
  400a68:	d9f9      	bls.n	400a5e <ili9488_init+0xba>
		chipid |= (chipidBuf & 0xFF) << ((i - 1) << 3);
  400a6a:	f89d 3009 	ldrb.w	r3, [sp, #9]
  400a6e:	40b3      	lsls	r3, r6
  400a70:	431c      	orrs	r4, r3
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &param, 1);
  400a72:	4642      	mov	r2, r8
  400a74:	f10d 010b 	add.w	r1, sp, #11
  400a78:	20fb      	movs	r0, #251	; 0xfb
  400a7a:	47b8      	blx	r7
		for(j = 0; j < 0xFFF; j++);
  400a7c:	9503      	str	r5, [sp, #12]
  400a7e:	9a03      	ldr	r2, [sp, #12]
  400a80:	f640 73fe 	movw	r3, #4094	; 0xffe
  400a84:	429a      	cmp	r2, r3
  400a86:	d806      	bhi.n	400a96 <ili9488_init+0xf2>
  400a88:	461a      	mov	r2, r3
  400a8a:	9b03      	ldr	r3, [sp, #12]
  400a8c:	3301      	adds	r3, #1
  400a8e:	9303      	str	r3, [sp, #12]
  400a90:	9b03      	ldr	r3, [sp, #12]
  400a92:	4293      	cmp	r3, r2
  400a94:	d9f9      	bls.n	400a8a <ili9488_init+0xe6>
  400a96:	3e08      	subs	r6, #8
	for (i = 3; i > 0; i--) {
  400a98:	f116 0f08 	cmn.w	r6, #8
  400a9c:	d1ba      	bne.n	400a14 <ili9488_init+0x70>
	if (chipid != ILI9488_DEVICE_CODE) {
  400a9e:	f249 4388 	movw	r3, #38024	; 0x9488
  400aa2:	429c      	cmp	r4, r3
  400aa4:	d003      	beq.n	400aae <ili9488_init+0x10a>
		return 1;
  400aa6:	2001      	movs	r0, #1
}
  400aa8:	b007      	add	sp, #28
  400aaa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	param = 0x48;
  400aae:	ad06      	add	r5, sp, #24
  400ab0:	2348      	movs	r3, #72	; 0x48
  400ab2:	f805 3d01 	strb.w	r3, [r5, #-1]!
	ili9488_write_register(ILI9488_CMD_MEMORY_ACCESS_CONTROL, &param, 1);
  400ab6:	2201      	movs	r2, #1
  400ab8:	4629      	mov	r1, r5
  400aba:	2036      	movs	r0, #54	; 0x36
  400abc:	4e20      	ldr	r6, [pc, #128]	; (400b40 <ili9488_init+0x19c>)
  400abe:	47b0      	blx	r6
	ili9488_delay(100);
  400ac0:	2064      	movs	r0, #100	; 0x64
  400ac2:	4c20      	ldr	r4, [pc, #128]	; (400b44 <ili9488_init+0x1a0>)
  400ac4:	47a0      	blx	r4
	param = 0x04;
  400ac6:	2304      	movs	r3, #4
  400ac8:	f88d 3017 	strb.w	r3, [sp, #23]
	ili9488_write_register(ILI9488_CMD_CABC_CONTROL_9, &param, 1);
  400acc:	2201      	movs	r2, #1
  400ace:	4629      	mov	r1, r5
  400ad0:	20cf      	movs	r0, #207	; 0xcf
  400ad2:	47b0      	blx	r6
	ili9488_delay(100);
  400ad4:	2064      	movs	r0, #100	; 0x64
  400ad6:	47a0      	blx	r4
	param = 0x06;
  400ad8:	2306      	movs	r3, #6
  400ada:	f88d 3017 	strb.w	r3, [sp, #23]
	ili9488_write_register(ILI9488_CMD_COLMOD_PIXEL_FORMAT_SET, &param, 1);
  400ade:	2201      	movs	r2, #1
  400ae0:	4629      	mov	r1, r5
  400ae2:	203a      	movs	r0, #58	; 0x3a
  400ae4:	47b0      	blx	r6
	ili9488_delay(100);
  400ae6:	2064      	movs	r0, #100	; 0x64
  400ae8:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NORMAL_DISP_MODE_ON, 0, 0);
  400aea:	2200      	movs	r2, #0
  400aec:	4611      	mov	r1, r2
  400aee:	2013      	movs	r0, #19
  400af0:	47b0      	blx	r6
	ili9488_delay(100);
  400af2:	2064      	movs	r0, #100	; 0x64
  400af4:	47a0      	blx	r4
	ili9488_display_on();
  400af6:	4b16      	ldr	r3, [pc, #88]	; (400b50 <ili9488_init+0x1ac>)
  400af8:	4798      	blx	r3
	ili9488_delay(100);
  400afa:	2064      	movs	r0, #100	; 0x64
  400afc:	47a0      	blx	r4
	ili9488_set_display_direction(LANDSCAPE);
  400afe:	2000      	movs	r0, #0
  400b00:	4b14      	ldr	r3, [pc, #80]	; (400b54 <ili9488_init+0x1b0>)
  400b02:	4798      	blx	r3
	ili9488_delay(100);
  400b04:	2064      	movs	r0, #100	; 0x64
  400b06:	47a0      	blx	r4
	ili9488_set_window(0, 0,p_opt->ul_width,p_opt->ul_height);
  400b08:	f8b9 3004 	ldrh.w	r3, [r9, #4]
  400b0c:	f8b9 2000 	ldrh.w	r2, [r9]
  400b10:	2100      	movs	r1, #0
  400b12:	4608      	mov	r0, r1
  400b14:	4c10      	ldr	r4, [pc, #64]	; (400b58 <ili9488_init+0x1b4>)
  400b16:	47a0      	blx	r4
	ili9488_set_foreground_color(p_opt->foreground_color);
  400b18:	f8d9 0008 	ldr.w	r0, [r9, #8]
  400b1c:	4b0f      	ldr	r3, [pc, #60]	; (400b5c <ili9488_init+0x1b8>)
  400b1e:	4798      	blx	r3
	ili9488_set_cursor_position(0, 0);
  400b20:	2100      	movs	r1, #0
  400b22:	4608      	mov	r0, r1
  400b24:	4b0e      	ldr	r3, [pc, #56]	; (400b60 <ili9488_init+0x1bc>)
  400b26:	4798      	blx	r3
	return 0;
  400b28:	2000      	movs	r0, #0
  400b2a:	e7bd      	b.n	400aa8 <ili9488_init+0x104>
  400b2c:	40008000 	.word	0x40008000
  400b30:	0040021d 	.word	0x0040021d
  400b34:	01312d00 	.word	0x01312d00
  400b38:	00401369 	.word	0x00401369
  400b3c:	004002f1 	.word	0x004002f1
  400b40:	00400789 	.word	0x00400789
  400b44:	0040083d 	.word	0x0040083d
  400b48:	00400f15 	.word	0x00400f15
  400b4c:	00400357 	.word	0x00400357
  400b50:	00400905 	.word	0x00400905
  400b54:	00400859 	.word	0x00400859
  400b58:	00400885 	.word	0x00400885
  400b5c:	00400919 	.word	0x00400919
  400b60:	00400941 	.word	0x00400941
  400b64:	00400271 	.word	0x00400271

00400b68 <ili9488_draw_pixel>:
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9488_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= ILI9488_LCD_WIDTH) || (ul_y >= ILI9488_LCD_HEIGHT)) {
  400b68:	f5b0 7fa0 	cmp.w	r0, #320	; 0x140
  400b6c:	d20f      	bcs.n	400b8e <ili9488_draw_pixel+0x26>
  400b6e:	f5b1 7ff0 	cmp.w	r1, #480	; 0x1e0
  400b72:	d20c      	bcs.n	400b8e <ili9488_draw_pixel+0x26>
{
  400b74:	b508      	push	{r3, lr}
		return 1;
	}

	/* Set cursor */
	ili9488_set_cursor_position(ul_x, ul_y);
  400b76:	b289      	uxth	r1, r1
  400b78:	b280      	uxth	r0, r0
  400b7a:	4b06      	ldr	r3, [pc, #24]	; (400b94 <ili9488_draw_pixel+0x2c>)
  400b7c:	4798      	blx	r3

	/* Prepare to write in GRAM */
	ili9488_write_ram_prepare();
  400b7e:	4b06      	ldr	r3, [pc, #24]	; (400b98 <ili9488_draw_pixel+0x30>)
  400b80:	4798      	blx	r3
	ili9488_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_COLOR_UNIT);
  400b82:	2103      	movs	r1, #3
  400b84:	4805      	ldr	r0, [pc, #20]	; (400b9c <ili9488_draw_pixel+0x34>)
  400b86:	4b06      	ldr	r3, [pc, #24]	; (400ba0 <ili9488_draw_pixel+0x38>)
  400b88:	4798      	blx	r3
	return 0;
  400b8a:	2000      	movs	r0, #0
  400b8c:	bd08      	pop	{r3, pc}
		return 1;
  400b8e:	2001      	movs	r0, #1
  400b90:	4770      	bx	lr
  400b92:	bf00      	nop
  400b94:	00400941 	.word	0x00400941
  400b98:	0040074d 	.word	0x0040074d
  400b9c:	204009d4 	.word	0x204009d4
  400ba0:	004007fd 	.word	0x004007fd

00400ba4 <ili9488_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9488_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  400ba4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400ba8:	b084      	sub	sp, #16
  400baa:	9003      	str	r0, [sp, #12]
  400bac:	9102      	str	r1, [sp, #8]
  400bae:	9201      	str	r2, [sp, #4]
  400bb0:	aa04      	add	r2, sp, #16
  400bb2:	f842 3d10 	str.w	r3, [r2, #-16]!
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9488_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  400bb6:	4613      	mov	r3, r2
  400bb8:	aa01      	add	r2, sp, #4
  400bba:	a902      	add	r1, sp, #8
  400bbc:	a803      	add	r0, sp, #12
  400bbe:	4c22      	ldr	r4, [pc, #136]	; (400c48 <ili9488_draw_filled_rectangle+0xa4>)
  400bc0:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9488_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  400bc2:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  400bc6:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  400bca:	9b00      	ldr	r3, [sp, #0]
  400bcc:	3301      	adds	r3, #1
  400bce:	1a5b      	subs	r3, r3, r1
  400bd0:	9a01      	ldr	r2, [sp, #4]
  400bd2:	3201      	adds	r2, #1
  400bd4:	1a12      	subs	r2, r2, r0
  400bd6:	b29b      	uxth	r3, r3
  400bd8:	b292      	uxth	r2, r2
  400bda:	4c1c      	ldr	r4, [pc, #112]	; (400c4c <ili9488_draw_filled_rectangle+0xa8>)
  400bdc:	47a0      	blx	r4

	/* Prepare to write in GRAM */
	ili9488_write_ram_prepare();
  400bde:	4b1c      	ldr	r3, [pc, #112]	; (400c50 <ili9488_draw_filled_rectangle+0xac>)
  400be0:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  400be2:	9903      	ldr	r1, [sp, #12]
  400be4:	9d01      	ldr	r5, [sp, #4]
  400be6:	1a69      	subs	r1, r5, r1
  400be8:	9d00      	ldr	r5, [sp, #0]
  400bea:	3501      	adds	r5, #1
  400bec:	9b02      	ldr	r3, [sp, #8]
  400bee:	1aed      	subs	r5, r5, r3
  400bf0:	fb01 5505 	mla	r5, r1, r5, r5
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  400bf4:	4b17      	ldr	r3, [pc, #92]	; (400c54 <ili9488_draw_filled_rectangle+0xb0>)
  400bf6:	fba3 2305 	umull	r2, r3, r3, r5
  400bfa:	0a1b      	lsrs	r3, r3, #8
	while (blocks--) {
  400bfc:	b163      	cbz	r3, 400c18 <ili9488_draw_filled_rectangle+0x74>
  400bfe:	1e5c      	subs	r4, r3, #1
		ili9488_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT);
  400c00:	f8df 8058 	ldr.w	r8, [pc, #88]	; 400c5c <ili9488_draw_filled_rectangle+0xb8>
  400c04:	f44f 7770 	mov.w	r7, #960	; 0x3c0
  400c08:	4e13      	ldr	r6, [pc, #76]	; (400c58 <ili9488_draw_filled_rectangle+0xb4>)
  400c0a:	4639      	mov	r1, r7
  400c0c:	4640      	mov	r0, r8
  400c0e:	47b0      	blx	r6
	while (blocks--) {
  400c10:	3c01      	subs	r4, #1
  400c12:	f1b4 3fff 	cmp.w	r4, #4294967295
  400c16:	d1f8      	bne.n	400c0a <ili9488_draw_filled_rectangle+0x66>
	}

	/* Send remaining pixels */
	ili9488_write_ram_buffer(g_ul_pixel_cache, (size % LCD_DATA_CACHE_SIZE) * LCD_DATA_COLOR_UNIT);
  400c18:	490e      	ldr	r1, [pc, #56]	; (400c54 <ili9488_draw_filled_rectangle+0xb0>)
  400c1a:	fba1 3105 	umull	r3, r1, r1, r5
  400c1e:	0a09      	lsrs	r1, r1, #8
  400c20:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  400c24:	eba5 1181 	sub.w	r1, r5, r1, lsl #6
  400c28:	eb01 0141 	add.w	r1, r1, r1, lsl #1
  400c2c:	480b      	ldr	r0, [pc, #44]	; (400c5c <ili9488_draw_filled_rectangle+0xb8>)
  400c2e:	4b0a      	ldr	r3, [pc, #40]	; (400c58 <ili9488_draw_filled_rectangle+0xb4>)
  400c30:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9488_set_window(0, 0, ILI9488_LCD_WIDTH, ILI9488_LCD_HEIGHT);
  400c32:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
  400c36:	f44f 72a0 	mov.w	r2, #320	; 0x140
  400c3a:	2100      	movs	r1, #0
  400c3c:	4608      	mov	r0, r1
  400c3e:	4c03      	ldr	r4, [pc, #12]	; (400c4c <ili9488_draw_filled_rectangle+0xa8>)
  400c40:	47a0      	blx	r4

}
  400c42:	b004      	add	sp, #16
  400c44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400c48:	004006f5 	.word	0x004006f5
  400c4c:	00400885 	.word	0x00400885
  400c50:	0040074d 	.word	0x0040074d
  400c54:	cccccccd 	.word	0xcccccccd
  400c58:	004007fd 	.word	0x004007fd
  400c5c:	204009d4 	.word	0x204009d4

00400c60 <ili9488_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili9488_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  400c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400c64:	b085      	sub	sp, #20
  400c66:	9003      	str	r0, [sp, #12]
  400c68:	9202      	str	r2, [sp, #8]
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400c6a:	7813      	ldrb	r3, [r2, #0]
  400c6c:	2b00      	cmp	r3, #0
  400c6e:	d048      	beq.n	400d02 <ili9488_draw_string+0xa2>
  400c70:	468b      	mov	fp, r1
  400c72:	9001      	str	r0, [sp, #4]
				ili9488_draw_pixel(ul_x + col, ul_y + row);
  400c74:	f8df 8094 	ldr.w	r8, [pc, #148]	; 400d0c <ili9488_draw_string+0xac>
  400c78:	e033      	b.n	400ce2 <ili9488_draw_string+0x82>
		/* If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
			ul_y += gfont.height + 2;
  400c7a:	f10b 0b10 	add.w	fp, fp, #16
			ul_x = xorg;
  400c7e:	9b03      	ldr	r3, [sp, #12]
  400c80:	9301      	str	r3, [sp, #4]
  400c82:	e029      	b.n	400cd8 <ili9488_draw_string+0x78>
  400c84:	3c01      	subs	r4, #1
		for (row = 0; row < 8; row++) {
  400c86:	f1b4 3fff 	cmp.w	r4, #4294967295
  400c8a:	d009      	beq.n	400ca0 <ili9488_draw_string+0x40>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  400c8c:	782b      	ldrb	r3, [r5, #0]
  400c8e:	4123      	asrs	r3, r4
  400c90:	f013 0f01 	tst.w	r3, #1
  400c94:	d0f6      	beq.n	400c84 <ili9488_draw_string+0x24>
				ili9488_draw_pixel(ul_x + col, ul_y + row);
  400c96:	ebaa 0104 	sub.w	r1, sl, r4
  400c9a:	4630      	mov	r0, r6
  400c9c:	47c0      	blx	r8
  400c9e:	e7f1      	b.n	400c84 <ili9488_draw_string+0x24>
		for (row = 0; row < 8; row++) {
  400ca0:	2407      	movs	r4, #7
				ili9488_draw_pixel(ul_x + col, ul_y + row + 8);
  400ca2:	f10b 090f 	add.w	r9, fp, #15
  400ca6:	e002      	b.n	400cae <ili9488_draw_string+0x4e>
  400ca8:	3c01      	subs	r4, #1
		for (row = 0; row < 6; row++) {
  400caa:	2c01      	cmp	r4, #1
  400cac:	d009      	beq.n	400cc2 <ili9488_draw_string+0x62>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  400cae:	787b      	ldrb	r3, [r7, #1]
  400cb0:	4123      	asrs	r3, r4
  400cb2:	f013 0f01 	tst.w	r3, #1
  400cb6:	d0f7      	beq.n	400ca8 <ili9488_draw_string+0x48>
				ili9488_draw_pixel(ul_x + col, ul_y + row + 8);
  400cb8:	eba9 0104 	sub.w	r1, r9, r4
  400cbc:	4630      	mov	r0, r6
  400cbe:	47c0      	blx	r8
  400cc0:	e7f2      	b.n	400ca8 <ili9488_draw_string+0x48>
  400cc2:	3502      	adds	r5, #2
  400cc4:	3601      	adds	r6, #1
	for (col = 0; col < 10; col++) {
  400cc6:	9b00      	ldr	r3, [sp, #0]
  400cc8:	42b3      	cmp	r3, r6
  400cca:	d002      	beq.n	400cd2 <ili9488_draw_string+0x72>
	offset = ((uint32_t)uc_c - 0x20) * 20;
  400ccc:	2407      	movs	r4, #7
  400cce:	462f      	mov	r7, r5
  400cd0:	e7dc      	b.n	400c8c <ili9488_draw_string+0x2c>
		} else {
			/* Draw the character and place cursor right after (font width + 2) */
			ili9488_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  400cd2:	9b01      	ldr	r3, [sp, #4]
  400cd4:	330c      	adds	r3, #12
  400cd6:	9301      	str	r3, [sp, #4]
	while (*p_str != 0) {
  400cd8:	9a02      	ldr	r2, [sp, #8]
  400cda:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  400cde:	9202      	str	r2, [sp, #8]
  400ce0:	b17b      	cbz	r3, 400d02 <ili9488_draw_string+0xa2>
		if (*p_str == '\n') {
  400ce2:	2b0a      	cmp	r3, #10
  400ce4:	d0c9      	beq.n	400c7a <ili9488_draw_string+0x1a>
	offset = ((uint32_t)uc_c - 0x20) * 20;
  400ce6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400cea:	4d07      	ldr	r5, [pc, #28]	; (400d08 <ili9488_draw_string+0xa8>)
  400cec:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  400cf0:	f5a3 7520 	sub.w	r5, r3, #640	; 0x280
  400cf4:	9e01      	ldr	r6, [sp, #4]
  400cf6:	4633      	mov	r3, r6
  400cf8:	330a      	adds	r3, #10
  400cfa:	9300      	str	r3, [sp, #0]
				ili9488_draw_pixel(ul_x + col, ul_y + row);
  400cfc:	f10b 0a07 	add.w	sl, fp, #7
  400d00:	e7e4      	b.n	400ccc <ili9488_draw_string+0x6c>
		}
		p_str++;
	}
}
  400d02:	b005      	add	sp, #20
  400d04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400d08:	00407f84 	.word	0x00407f84
  400d0c:	00400b69 	.word	0x00400b69

00400d10 <ili9488_draw_pixmap>:
 * \param ul_height height of the picture.
 * \param p_ul_pixmap pixmap of the image.
 */
void ili9488_draw_pixmap(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height, const ili9488_color_t *p_ul_pixmap)
{
  400d10:	b510      	push	{r4, lr}
  400d12:	b084      	sub	sp, #16
	uint32_t size;
	uint32_t dwX1, dwY1, dwX2, dwY2;
	dwX1 = ul_x;
  400d14:	9003      	str	r0, [sp, #12]
	dwY1 = ul_y;
  400d16:	9102      	str	r1, [sp, #8]
	dwX2 = ul_x + ul_width - 1;
  400d18:	3a01      	subs	r2, #1
  400d1a:	4410      	add	r0, r2
  400d1c:	9001      	str	r0, [sp, #4]
	dwY2 = ul_y + ul_height - 1;
  400d1e:	3b01      	subs	r3, #1
  400d20:	4419      	add	r1, r3
  400d22:	ab04      	add	r3, sp, #16
  400d24:	f843 1d10 	str.w	r1, [r3, #-16]!

	/* Swap coordinates if necessary */
	ili9488_check_box_coordinates(&dwX1, &dwY1, &dwX2, &dwY2);
  400d28:	aa01      	add	r2, sp, #4
  400d2a:	a902      	add	r1, sp, #8
  400d2c:	a803      	add	r0, sp, #12
  400d2e:	4c13      	ldr	r4, [pc, #76]	; (400d7c <ili9488_draw_pixmap+0x6c>)
  400d30:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9488_set_window(dwX1, dwY1, (dwX2 - dwX1 + 1), (dwY2 - dwY1 + 1));
  400d32:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  400d36:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  400d3a:	9b00      	ldr	r3, [sp, #0]
  400d3c:	3301      	adds	r3, #1
  400d3e:	1a5b      	subs	r3, r3, r1
  400d40:	9a01      	ldr	r2, [sp, #4]
  400d42:	3201      	adds	r2, #1
  400d44:	1a12      	subs	r2, r2, r0
  400d46:	b29b      	uxth	r3, r3
  400d48:	b292      	uxth	r2, r2
  400d4a:	4c0d      	ldr	r4, [pc, #52]	; (400d80 <ili9488_draw_pixmap+0x70>)
  400d4c:	47a0      	blx	r4

	size = (dwX2 - dwX1) * (dwY2 - dwY1);
  400d4e:	9903      	ldr	r1, [sp, #12]
  400d50:	9a01      	ldr	r2, [sp, #4]
  400d52:	1a51      	subs	r1, r2, r1
  400d54:	9a02      	ldr	r2, [sp, #8]
  400d56:	9b00      	ldr	r3, [sp, #0]
  400d58:	1a9a      	subs	r2, r3, r2
  400d5a:	fb02 f201 	mul.w	r2, r2, r1

	ili9488_write_register(ILI9488_CMD_MEMORY_WRITE, p_ul_pixmap, size * LCD_DATA_COLOR_UNIT);
  400d5e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
  400d62:	9906      	ldr	r1, [sp, #24]
  400d64:	202c      	movs	r0, #44	; 0x2c
  400d66:	4b07      	ldr	r3, [pc, #28]	; (400d84 <ili9488_draw_pixmap+0x74>)
  400d68:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9488_set_window(0, 0, ILI9488_LCD_WIDTH, ILI9488_LCD_HEIGHT);
  400d6a:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
  400d6e:	f44f 72a0 	mov.w	r2, #320	; 0x140
  400d72:	2100      	movs	r1, #0
  400d74:	4608      	mov	r0, r1
  400d76:	47a0      	blx	r4
}
  400d78:	b004      	add	sp, #16
  400d7a:	bd10      	pop	{r4, pc}
  400d7c:	004006f5 	.word	0x004006f5
  400d80:	00400885 	.word	0x00400885
  400d84:	00400789 	.word	0x00400789

00400d88 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400d88:	6301      	str	r1, [r0, #48]	; 0x30
  400d8a:	4770      	bx	lr

00400d8c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400d8c:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400d8e:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400d92:	d03a      	beq.n	400e0a <pio_set_peripheral+0x7e>
  400d94:	d813      	bhi.n	400dbe <pio_set_peripheral+0x32>
  400d96:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400d9a:	d025      	beq.n	400de8 <pio_set_peripheral+0x5c>
  400d9c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400da0:	d10a      	bne.n	400db8 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400da2:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400da4:	4313      	orrs	r3, r2
  400da6:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400da8:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400daa:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400dac:	400b      	ands	r3, r1
  400dae:	ea23 0302 	bic.w	r3, r3, r2
  400db2:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400db4:	6042      	str	r2, [r0, #4]
  400db6:	4770      	bx	lr
	switch (ul_type) {
  400db8:	2900      	cmp	r1, #0
  400dba:	d1fb      	bne.n	400db4 <pio_set_peripheral+0x28>
  400dbc:	4770      	bx	lr
  400dbe:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400dc2:	d021      	beq.n	400e08 <pio_set_peripheral+0x7c>
  400dc4:	d809      	bhi.n	400dda <pio_set_peripheral+0x4e>
  400dc6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400dca:	d1f3      	bne.n	400db4 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400dcc:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400dce:	4313      	orrs	r3, r2
  400dd0:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400dd2:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400dd4:	4313      	orrs	r3, r2
  400dd6:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400dd8:	e7ec      	b.n	400db4 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400dda:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400dde:	d013      	beq.n	400e08 <pio_set_peripheral+0x7c>
  400de0:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400de4:	d010      	beq.n	400e08 <pio_set_peripheral+0x7c>
  400de6:	e7e5      	b.n	400db4 <pio_set_peripheral+0x28>
{
  400de8:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400dea:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400dec:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400dee:	43d3      	mvns	r3, r2
  400df0:	4021      	ands	r1, r4
  400df2:	461c      	mov	r4, r3
  400df4:	4019      	ands	r1, r3
  400df6:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400df8:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400dfa:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400dfc:	400b      	ands	r3, r1
  400dfe:	4023      	ands	r3, r4
  400e00:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400e02:	6042      	str	r2, [r0, #4]
}
  400e04:	f85d 4b04 	ldr.w	r4, [sp], #4
  400e08:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400e0a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400e0c:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400e0e:	400b      	ands	r3, r1
  400e10:	ea23 0302 	bic.w	r3, r3, r2
  400e14:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400e16:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400e18:	4313      	orrs	r3, r2
  400e1a:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400e1c:	e7ca      	b.n	400db4 <pio_set_peripheral+0x28>

00400e1e <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400e1e:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400e20:	f012 0f01 	tst.w	r2, #1
  400e24:	d10d      	bne.n	400e42 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400e26:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400e28:	f012 0f0a 	tst.w	r2, #10
  400e2c:	d00b      	beq.n	400e46 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400e2e:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400e30:	f012 0f02 	tst.w	r2, #2
  400e34:	d109      	bne.n	400e4a <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400e36:	f012 0f08 	tst.w	r2, #8
  400e3a:	d008      	beq.n	400e4e <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400e3c:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400e40:	e005      	b.n	400e4e <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400e42:	6641      	str	r1, [r0, #100]	; 0x64
  400e44:	e7f0      	b.n	400e28 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400e46:	6241      	str	r1, [r0, #36]	; 0x24
  400e48:	e7f2      	b.n	400e30 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400e4a:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400e4e:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400e50:	6001      	str	r1, [r0, #0]
  400e52:	4770      	bx	lr

00400e54 <pio_set_output>:
{
  400e54:	b410      	push	{r4}
  400e56:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400e58:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400e5a:	b94c      	cbnz	r4, 400e70 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400e5c:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400e5e:	b14b      	cbz	r3, 400e74 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400e60:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400e62:	b94a      	cbnz	r2, 400e78 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400e64:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400e66:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400e68:	6001      	str	r1, [r0, #0]
}
  400e6a:	f85d 4b04 	ldr.w	r4, [sp], #4
  400e6e:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400e70:	6641      	str	r1, [r0, #100]	; 0x64
  400e72:	e7f4      	b.n	400e5e <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400e74:	6541      	str	r1, [r0, #84]	; 0x54
  400e76:	e7f4      	b.n	400e62 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400e78:	6301      	str	r1, [r0, #48]	; 0x30
  400e7a:	e7f4      	b.n	400e66 <pio_set_output+0x12>

00400e7c <pio_configure>:
{
  400e7c:	b570      	push	{r4, r5, r6, lr}
  400e7e:	b082      	sub	sp, #8
  400e80:	4605      	mov	r5, r0
  400e82:	4616      	mov	r6, r2
  400e84:	461c      	mov	r4, r3
	switch (ul_type) {
  400e86:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400e8a:	d014      	beq.n	400eb6 <pio_configure+0x3a>
  400e8c:	d90a      	bls.n	400ea4 <pio_configure+0x28>
  400e8e:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400e92:	d024      	beq.n	400ede <pio_configure+0x62>
  400e94:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400e98:	d021      	beq.n	400ede <pio_configure+0x62>
  400e9a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400e9e:	d017      	beq.n	400ed0 <pio_configure+0x54>
		return 0;
  400ea0:	2000      	movs	r0, #0
  400ea2:	e01a      	b.n	400eda <pio_configure+0x5e>
	switch (ul_type) {
  400ea4:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400ea8:	d005      	beq.n	400eb6 <pio_configure+0x3a>
  400eaa:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400eae:	d002      	beq.n	400eb6 <pio_configure+0x3a>
  400eb0:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400eb4:	d1f4      	bne.n	400ea0 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400eb6:	4632      	mov	r2, r6
  400eb8:	4628      	mov	r0, r5
  400eba:	4b11      	ldr	r3, [pc, #68]	; (400f00 <pio_configure+0x84>)
  400ebc:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400ebe:	f014 0f01 	tst.w	r4, #1
  400ec2:	d102      	bne.n	400eca <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400ec4:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400ec6:	2001      	movs	r0, #1
  400ec8:	e007      	b.n	400eda <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400eca:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400ecc:	2001      	movs	r0, #1
  400ece:	e004      	b.n	400eda <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400ed0:	461a      	mov	r2, r3
  400ed2:	4631      	mov	r1, r6
  400ed4:	4b0b      	ldr	r3, [pc, #44]	; (400f04 <pio_configure+0x88>)
  400ed6:	4798      	blx	r3
	return 1;
  400ed8:	2001      	movs	r0, #1
}
  400eda:	b002      	add	sp, #8
  400edc:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400ede:	f004 0301 	and.w	r3, r4, #1
  400ee2:	9300      	str	r3, [sp, #0]
  400ee4:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400ee8:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400eec:	bf14      	ite	ne
  400eee:	2200      	movne	r2, #0
  400ef0:	2201      	moveq	r2, #1
  400ef2:	4631      	mov	r1, r6
  400ef4:	4628      	mov	r0, r5
  400ef6:	4c04      	ldr	r4, [pc, #16]	; (400f08 <pio_configure+0x8c>)
  400ef8:	47a0      	blx	r4
	return 1;
  400efa:	2001      	movs	r0, #1
		break;
  400efc:	e7ed      	b.n	400eda <pio_configure+0x5e>
  400efe:	bf00      	nop
  400f00:	00400d8d 	.word	0x00400d8d
  400f04:	00400e1f 	.word	0x00400e1f
  400f08:	00400e55 	.word	0x00400e55

00400f0c <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400f0c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400f0e:	4770      	bx	lr

00400f10 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400f10:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400f12:	4770      	bx	lr

00400f14 <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400f14:	4b05      	ldr	r3, [pc, #20]	; (400f2c <pio_set_pin_high+0x18>)
  400f16:	eb03 1350 	add.w	r3, r3, r0, lsr #5
  400f1a:	025b      	lsls	r3, r3, #9
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  400f1c:	f000 001f 	and.w	r0, r0, #31
  400f20:	2201      	movs	r2, #1
  400f22:	fa02 f000 	lsl.w	r0, r2, r0
  400f26:	6318      	str	r0, [r3, #48]	; 0x30
  400f28:	4770      	bx	lr
  400f2a:	bf00      	nop
  400f2c:	00200707 	.word	0x00200707

00400f30 <pio_set_pin_low>:
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400f30:	4b05      	ldr	r3, [pc, #20]	; (400f48 <pio_set_pin_low+0x18>)
  400f32:	eb03 1350 	add.w	r3, r3, r0, lsr #5
  400f36:	025b      	lsls	r3, r3, #9
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400f38:	f000 001f 	and.w	r0, r0, #31
  400f3c:	2201      	movs	r2, #1
  400f3e:	fa02 f000 	lsl.w	r0, r2, r0
  400f42:	6358      	str	r0, [r3, #52]	; 0x34
  400f44:	4770      	bx	lr
  400f46:	bf00      	nop
  400f48:	00200707 	.word	0x00200707

00400f4c <pio_configure_pin>:
{
  400f4c:	b570      	push	{r4, r5, r6, lr}
  400f4e:	b082      	sub	sp, #8
  400f50:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400f52:	4c46      	ldr	r4, [pc, #280]	; (40106c <pio_configure_pin+0x120>)
  400f54:	eb04 1450 	add.w	r4, r4, r0, lsr #5
  400f58:	0264      	lsls	r4, r4, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  400f5a:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400f5e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400f62:	d059      	beq.n	401018 <pio_configure_pin+0xcc>
  400f64:	d80a      	bhi.n	400f7c <pio_configure_pin+0x30>
  400f66:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400f6a:	d02f      	beq.n	400fcc <pio_configure_pin+0x80>
  400f6c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400f70:	d03f      	beq.n	400ff2 <pio_configure_pin+0xa6>
  400f72:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400f76:	d016      	beq.n	400fa6 <pio_configure_pin+0x5a>
		return 0;
  400f78:	2000      	movs	r0, #0
  400f7a:	e012      	b.n	400fa2 <pio_configure_pin+0x56>
	switch (ul_flags & PIO_TYPE_Msk) {
  400f7c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400f80:	d05d      	beq.n	40103e <pio_configure_pin+0xf2>
  400f82:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400f86:	d05a      	beq.n	40103e <pio_configure_pin+0xf2>
  400f88:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400f8c:	d1f4      	bne.n	400f78 <pio_configure_pin+0x2c>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400f8e:	f000 011f 	and.w	r1, r0, #31
  400f92:	2601      	movs	r6, #1
  400f94:	462a      	mov	r2, r5
  400f96:	fa06 f101 	lsl.w	r1, r6, r1
  400f9a:	4620      	mov	r0, r4
  400f9c:	4b34      	ldr	r3, [pc, #208]	; (401070 <pio_configure_pin+0x124>)
  400f9e:	4798      	blx	r3
	return 1;
  400fa0:	4630      	mov	r0, r6
}
  400fa2:	b002      	add	sp, #8
  400fa4:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400fa6:	f000 001f 	and.w	r0, r0, #31
  400faa:	2601      	movs	r6, #1
  400fac:	4086      	lsls	r6, r0
  400fae:	4632      	mov	r2, r6
  400fb0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400fb4:	4620      	mov	r0, r4
  400fb6:	4b2f      	ldr	r3, [pc, #188]	; (401074 <pio_configure_pin+0x128>)
  400fb8:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400fba:	f015 0f01 	tst.w	r5, #1
  400fbe:	d102      	bne.n	400fc6 <pio_configure_pin+0x7a>
		p_pio->PIO_PUDR = ul_mask;
  400fc0:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  400fc2:	2001      	movs	r0, #1
  400fc4:	e7ed      	b.n	400fa2 <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  400fc6:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  400fc8:	2001      	movs	r0, #1
  400fca:	e7ea      	b.n	400fa2 <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400fcc:	f000 001f 	and.w	r0, r0, #31
  400fd0:	2601      	movs	r6, #1
  400fd2:	4086      	lsls	r6, r0
  400fd4:	4632      	mov	r2, r6
  400fd6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400fda:	4620      	mov	r0, r4
  400fdc:	4b25      	ldr	r3, [pc, #148]	; (401074 <pio_configure_pin+0x128>)
  400fde:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400fe0:	f015 0f01 	tst.w	r5, #1
  400fe4:	d102      	bne.n	400fec <pio_configure_pin+0xa0>
		p_pio->PIO_PUDR = ul_mask;
  400fe6:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  400fe8:	2001      	movs	r0, #1
  400fea:	e7da      	b.n	400fa2 <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  400fec:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  400fee:	2001      	movs	r0, #1
  400ff0:	e7d7      	b.n	400fa2 <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400ff2:	f000 001f 	and.w	r0, r0, #31
  400ff6:	2601      	movs	r6, #1
  400ff8:	4086      	lsls	r6, r0
  400ffa:	4632      	mov	r2, r6
  400ffc:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401000:	4620      	mov	r0, r4
  401002:	4b1c      	ldr	r3, [pc, #112]	; (401074 <pio_configure_pin+0x128>)
  401004:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401006:	f015 0f01 	tst.w	r5, #1
  40100a:	d102      	bne.n	401012 <pio_configure_pin+0xc6>
		p_pio->PIO_PUDR = ul_mask;
  40100c:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  40100e:	2001      	movs	r0, #1
  401010:	e7c7      	b.n	400fa2 <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  401012:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  401014:	2001      	movs	r0, #1
  401016:	e7c4      	b.n	400fa2 <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  401018:	f000 001f 	and.w	r0, r0, #31
  40101c:	2601      	movs	r6, #1
  40101e:	4086      	lsls	r6, r0
  401020:	4632      	mov	r2, r6
  401022:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401026:	4620      	mov	r0, r4
  401028:	4b12      	ldr	r3, [pc, #72]	; (401074 <pio_configure_pin+0x128>)
  40102a:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40102c:	f015 0f01 	tst.w	r5, #1
  401030:	d102      	bne.n	401038 <pio_configure_pin+0xec>
		p_pio->PIO_PUDR = ul_mask;
  401032:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  401034:	2001      	movs	r0, #1
  401036:	e7b4      	b.n	400fa2 <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  401038:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  40103a:	2001      	movs	r0, #1
  40103c:	e7b1      	b.n	400fa2 <pio_configure_pin+0x56>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40103e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401042:	f000 011f 	and.w	r1, r0, #31
  401046:	2601      	movs	r6, #1
  401048:	ea05 0306 	and.w	r3, r5, r6
  40104c:	9300      	str	r3, [sp, #0]
  40104e:	f3c5 0380 	ubfx	r3, r5, #2, #1
  401052:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  401056:	bf14      	ite	ne
  401058:	2200      	movne	r2, #0
  40105a:	2201      	moveq	r2, #1
  40105c:	fa06 f101 	lsl.w	r1, r6, r1
  401060:	4620      	mov	r0, r4
  401062:	4c05      	ldr	r4, [pc, #20]	; (401078 <pio_configure_pin+0x12c>)
  401064:	47a0      	blx	r4
	return 1;
  401066:	4630      	mov	r0, r6
		break;
  401068:	e79b      	b.n	400fa2 <pio_configure_pin+0x56>
  40106a:	bf00      	nop
  40106c:	00200707 	.word	0x00200707
  401070:	00400e1f 	.word	0x00400e1f
  401074:	00400d8d 	.word	0x00400d8d
  401078:	00400e55 	.word	0x00400e55

0040107c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40107c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401080:	4604      	mov	r4, r0
  401082:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401084:	4b0e      	ldr	r3, [pc, #56]	; (4010c0 <pio_handler_process+0x44>)
  401086:	4798      	blx	r3
  401088:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40108a:	4620      	mov	r0, r4
  40108c:	4b0d      	ldr	r3, [pc, #52]	; (4010c4 <pio_handler_process+0x48>)
  40108e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  401090:	4005      	ands	r5, r0
  401092:	d013      	beq.n	4010bc <pio_handler_process+0x40>
  401094:	4c0c      	ldr	r4, [pc, #48]	; (4010c8 <pio_handler_process+0x4c>)
  401096:	f104 0660 	add.w	r6, r4, #96	; 0x60
  40109a:	e003      	b.n	4010a4 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  40109c:	42b4      	cmp	r4, r6
  40109e:	d00d      	beq.n	4010bc <pio_handler_process+0x40>
  4010a0:	3410      	adds	r4, #16
		while (status != 0) {
  4010a2:	b15d      	cbz	r5, 4010bc <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  4010a4:	6820      	ldr	r0, [r4, #0]
  4010a6:	4540      	cmp	r0, r8
  4010a8:	d1f8      	bne.n	40109c <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4010aa:	6861      	ldr	r1, [r4, #4]
  4010ac:	4229      	tst	r1, r5
  4010ae:	d0f5      	beq.n	40109c <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4010b0:	68e3      	ldr	r3, [r4, #12]
  4010b2:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4010b4:	6863      	ldr	r3, [r4, #4]
  4010b6:	ea25 0503 	bic.w	r5, r5, r3
  4010ba:	e7ef      	b.n	40109c <pio_handler_process+0x20>
  4010bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4010c0:	00400f0d 	.word	0x00400f0d
  4010c4:	00400f11 	.word	0x00400f11
  4010c8:	20400d94 	.word	0x20400d94

004010cc <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4010cc:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4010ce:	210a      	movs	r1, #10
  4010d0:	4801      	ldr	r0, [pc, #4]	; (4010d8 <PIOA_Handler+0xc>)
  4010d2:	4b02      	ldr	r3, [pc, #8]	; (4010dc <PIOA_Handler+0x10>)
  4010d4:	4798      	blx	r3
  4010d6:	bd08      	pop	{r3, pc}
  4010d8:	400e0e00 	.word	0x400e0e00
  4010dc:	0040107d 	.word	0x0040107d

004010e0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4010e0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4010e2:	210b      	movs	r1, #11
  4010e4:	4801      	ldr	r0, [pc, #4]	; (4010ec <PIOB_Handler+0xc>)
  4010e6:	4b02      	ldr	r3, [pc, #8]	; (4010f0 <PIOB_Handler+0x10>)
  4010e8:	4798      	blx	r3
  4010ea:	bd08      	pop	{r3, pc}
  4010ec:	400e1000 	.word	0x400e1000
  4010f0:	0040107d 	.word	0x0040107d

004010f4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4010f4:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  4010f6:	210c      	movs	r1, #12
  4010f8:	4801      	ldr	r0, [pc, #4]	; (401100 <PIOC_Handler+0xc>)
  4010fa:	4b02      	ldr	r3, [pc, #8]	; (401104 <PIOC_Handler+0x10>)
  4010fc:	4798      	blx	r3
  4010fe:	bd08      	pop	{r3, pc}
  401100:	400e1200 	.word	0x400e1200
  401104:	0040107d 	.word	0x0040107d

00401108 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401108:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  40110a:	2110      	movs	r1, #16
  40110c:	4801      	ldr	r0, [pc, #4]	; (401114 <PIOD_Handler+0xc>)
  40110e:	4b02      	ldr	r3, [pc, #8]	; (401118 <PIOD_Handler+0x10>)
  401110:	4798      	blx	r3
  401112:	bd08      	pop	{r3, pc}
  401114:	400e1400 	.word	0x400e1400
  401118:	0040107d 	.word	0x0040107d

0040111c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  40111c:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  40111e:	2111      	movs	r1, #17
  401120:	4801      	ldr	r0, [pc, #4]	; (401128 <PIOE_Handler+0xc>)
  401122:	4b02      	ldr	r3, [pc, #8]	; (40112c <PIOE_Handler+0x10>)
  401124:	4798      	blx	r3
  401126:	bd08      	pop	{r3, pc}
  401128:	400e1600 	.word	0x400e1600
  40112c:	0040107d 	.word	0x0040107d

00401130 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  401130:	2803      	cmp	r0, #3
  401132:	d011      	beq.n	401158 <pmc_mck_set_division+0x28>
  401134:	2804      	cmp	r0, #4
  401136:	d012      	beq.n	40115e <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401138:	2802      	cmp	r0, #2
  40113a:	bf0c      	ite	eq
  40113c:	f44f 7180 	moveq.w	r1, #256	; 0x100
  401140:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  401142:	4a08      	ldr	r2, [pc, #32]	; (401164 <pmc_mck_set_division+0x34>)
  401144:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401146:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  40114a:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  40114c:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40114e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401150:	f013 0f08 	tst.w	r3, #8
  401154:	d0fb      	beq.n	40114e <pmc_mck_set_division+0x1e>
}
  401156:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  401158:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  40115c:	e7f1      	b.n	401142 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  40115e:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  401162:	e7ee      	b.n	401142 <pmc_mck_set_division+0x12>
  401164:	400e0600 	.word	0x400e0600

00401168 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401168:	4a17      	ldr	r2, [pc, #92]	; (4011c8 <pmc_switch_mck_to_pllack+0x60>)
  40116a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40116c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401170:	4318      	orrs	r0, r3
  401172:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401174:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401176:	f013 0f08 	tst.w	r3, #8
  40117a:	d10a      	bne.n	401192 <pmc_switch_mck_to_pllack+0x2a>
  40117c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401180:	4911      	ldr	r1, [pc, #68]	; (4011c8 <pmc_switch_mck_to_pllack+0x60>)
  401182:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401184:	f012 0f08 	tst.w	r2, #8
  401188:	d103      	bne.n	401192 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40118a:	3b01      	subs	r3, #1
  40118c:	d1f9      	bne.n	401182 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  40118e:	2001      	movs	r0, #1
  401190:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401192:	4a0d      	ldr	r2, [pc, #52]	; (4011c8 <pmc_switch_mck_to_pllack+0x60>)
  401194:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401196:	f023 0303 	bic.w	r3, r3, #3
  40119a:	f043 0302 	orr.w	r3, r3, #2
  40119e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4011a0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011a2:	f013 0f08 	tst.w	r3, #8
  4011a6:	d10a      	bne.n	4011be <pmc_switch_mck_to_pllack+0x56>
  4011a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4011ac:	4906      	ldr	r1, [pc, #24]	; (4011c8 <pmc_switch_mck_to_pllack+0x60>)
  4011ae:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4011b0:	f012 0f08 	tst.w	r2, #8
  4011b4:	d105      	bne.n	4011c2 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4011b6:	3b01      	subs	r3, #1
  4011b8:	d1f9      	bne.n	4011ae <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4011ba:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4011bc:	4770      	bx	lr
	return 0;
  4011be:	2000      	movs	r0, #0
  4011c0:	4770      	bx	lr
  4011c2:	2000      	movs	r0, #0
  4011c4:	4770      	bx	lr
  4011c6:	bf00      	nop
  4011c8:	400e0600 	.word	0x400e0600

004011cc <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4011cc:	b9a0      	cbnz	r0, 4011f8 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4011ce:	480e      	ldr	r0, [pc, #56]	; (401208 <pmc_switch_mainck_to_xtal+0x3c>)
  4011d0:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4011d2:	0209      	lsls	r1, r1, #8
  4011d4:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4011d6:	4a0d      	ldr	r2, [pc, #52]	; (40120c <pmc_switch_mainck_to_xtal+0x40>)
  4011d8:	401a      	ands	r2, r3
  4011da:	4b0d      	ldr	r3, [pc, #52]	; (401210 <pmc_switch_mainck_to_xtal+0x44>)
  4011dc:	4313      	orrs	r3, r2
  4011de:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4011e0:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4011e2:	4602      	mov	r2, r0
  4011e4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011e6:	f013 0f01 	tst.w	r3, #1
  4011ea:	d0fb      	beq.n	4011e4 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4011ec:	4a06      	ldr	r2, [pc, #24]	; (401208 <pmc_switch_mainck_to_xtal+0x3c>)
  4011ee:	6a11      	ldr	r1, [r2, #32]
  4011f0:	4b08      	ldr	r3, [pc, #32]	; (401214 <pmc_switch_mainck_to_xtal+0x48>)
  4011f2:	430b      	orrs	r3, r1
  4011f4:	6213      	str	r3, [r2, #32]
  4011f6:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4011f8:	4903      	ldr	r1, [pc, #12]	; (401208 <pmc_switch_mainck_to_xtal+0x3c>)
  4011fa:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4011fc:	4a06      	ldr	r2, [pc, #24]	; (401218 <pmc_switch_mainck_to_xtal+0x4c>)
  4011fe:	401a      	ands	r2, r3
  401200:	4b06      	ldr	r3, [pc, #24]	; (40121c <pmc_switch_mainck_to_xtal+0x50>)
  401202:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401204:	620b      	str	r3, [r1, #32]
  401206:	4770      	bx	lr
  401208:	400e0600 	.word	0x400e0600
  40120c:	ffc8fffc 	.word	0xffc8fffc
  401210:	00370001 	.word	0x00370001
  401214:	01370000 	.word	0x01370000
  401218:	fec8fffc 	.word	0xfec8fffc
  40121c:	01370002 	.word	0x01370002

00401220 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401220:	4b02      	ldr	r3, [pc, #8]	; (40122c <pmc_osc_is_ready_mainck+0xc>)
  401222:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401224:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401228:	4770      	bx	lr
  40122a:	bf00      	nop
  40122c:	400e0600 	.word	0x400e0600

00401230 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401230:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401234:	4b01      	ldr	r3, [pc, #4]	; (40123c <pmc_disable_pllack+0xc>)
  401236:	629a      	str	r2, [r3, #40]	; 0x28
  401238:	4770      	bx	lr
  40123a:	bf00      	nop
  40123c:	400e0600 	.word	0x400e0600

00401240 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401240:	4b02      	ldr	r3, [pc, #8]	; (40124c <pmc_is_locked_pllack+0xc>)
  401242:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401244:	f000 0002 	and.w	r0, r0, #2
  401248:	4770      	bx	lr
  40124a:	bf00      	nop
  40124c:	400e0600 	.word	0x400e0600

00401250 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401250:	283f      	cmp	r0, #63	; 0x3f
  401252:	d81e      	bhi.n	401292 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401254:	281f      	cmp	r0, #31
  401256:	d80c      	bhi.n	401272 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401258:	4b11      	ldr	r3, [pc, #68]	; (4012a0 <pmc_enable_periph_clk+0x50>)
  40125a:	699a      	ldr	r2, [r3, #24]
  40125c:	2301      	movs	r3, #1
  40125e:	4083      	lsls	r3, r0
  401260:	4393      	bics	r3, r2
  401262:	d018      	beq.n	401296 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401264:	2301      	movs	r3, #1
  401266:	fa03 f000 	lsl.w	r0, r3, r0
  40126a:	4b0d      	ldr	r3, [pc, #52]	; (4012a0 <pmc_enable_periph_clk+0x50>)
  40126c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40126e:	2000      	movs	r0, #0
  401270:	4770      	bx	lr
		ul_id -= 32;
  401272:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401274:	4b0a      	ldr	r3, [pc, #40]	; (4012a0 <pmc_enable_periph_clk+0x50>)
  401276:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40127a:	2301      	movs	r3, #1
  40127c:	4083      	lsls	r3, r0
  40127e:	4393      	bics	r3, r2
  401280:	d00b      	beq.n	40129a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  401282:	2301      	movs	r3, #1
  401284:	fa03 f000 	lsl.w	r0, r3, r0
  401288:	4b05      	ldr	r3, [pc, #20]	; (4012a0 <pmc_enable_periph_clk+0x50>)
  40128a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  40128e:	2000      	movs	r0, #0
  401290:	4770      	bx	lr
		return 1;
  401292:	2001      	movs	r0, #1
  401294:	4770      	bx	lr
	return 0;
  401296:	2000      	movs	r0, #0
  401298:	4770      	bx	lr
  40129a:	2000      	movs	r0, #0
}
  40129c:	4770      	bx	lr
  40129e:	bf00      	nop
  4012a0:	400e0600 	.word	0x400e0600

004012a4 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4012a4:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  4012a6:	4b07      	ldr	r3, [pc, #28]	; (4012c4 <spi_enable_clock+0x20>)
  4012a8:	4298      	cmp	r0, r3
  4012aa:	d003      	beq.n	4012b4 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  4012ac:	4b06      	ldr	r3, [pc, #24]	; (4012c8 <spi_enable_clock+0x24>)
  4012ae:	4298      	cmp	r0, r3
  4012b0:	d004      	beq.n	4012bc <spi_enable_clock+0x18>
  4012b2:	bd08      	pop	{r3, pc}
  4012b4:	2015      	movs	r0, #21
  4012b6:	4b05      	ldr	r3, [pc, #20]	; (4012cc <spi_enable_clock+0x28>)
  4012b8:	4798      	blx	r3
  4012ba:	bd08      	pop	{r3, pc}
  4012bc:	202a      	movs	r0, #42	; 0x2a
  4012be:	4b03      	ldr	r3, [pc, #12]	; (4012cc <spi_enable_clock+0x28>)
  4012c0:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4012c2:	e7f6      	b.n	4012b2 <spi_enable_clock+0xe>
  4012c4:	40008000 	.word	0x40008000
  4012c8:	40058000 	.word	0x40058000
  4012cc:	00401251 	.word	0x00401251

004012d0 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4012d0:	6843      	ldr	r3, [r0, #4]
  4012d2:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4012d6:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4012d8:	6843      	ldr	r3, [r0, #4]
  4012da:	0409      	lsls	r1, r1, #16
  4012dc:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4012e0:	4319      	orrs	r1, r3
  4012e2:	6041      	str	r1, [r0, #4]
  4012e4:	4770      	bx	lr

004012e6 <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  4012e6:	6843      	ldr	r3, [r0, #4]
  4012e8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4012ec:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  4012ee:	6843      	ldr	r3, [r0, #4]
  4012f0:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  4012f4:	6041      	str	r1, [r0, #4]
  4012f6:	4770      	bx	lr

004012f8 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4012f8:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4012fa:	f643 2499 	movw	r4, #15001	; 0x3a99
  4012fe:	6905      	ldr	r5, [r0, #16]
  401300:	f015 0f02 	tst.w	r5, #2
  401304:	d103      	bne.n	40130e <spi_write+0x16>
		if (!timeout--) {
  401306:	3c01      	subs	r4, #1
  401308:	d1f9      	bne.n	4012fe <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  40130a:	2001      	movs	r0, #1
  40130c:	e00c      	b.n	401328 <spi_write+0x30>
	if (p_spi->SPI_MR & SPI_MR_PS) {
  40130e:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  401310:	f014 0f02 	tst.w	r4, #2
  401314:	d006      	beq.n	401324 <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  401316:	0412      	lsls	r2, r2, #16
  401318:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  40131c:	4311      	orrs	r1, r2
		if (uc_last) {
  40131e:	b10b      	cbz	r3, 401324 <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  401320:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  401324:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  401326:	2000      	movs	r0, #0
}
  401328:	bc30      	pop	{r4, r5}
  40132a:	4770      	bx	lr

0040132c <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  40132c:	b932      	cbnz	r2, 40133c <spi_set_clock_polarity+0x10>
  40132e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  401332:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401334:	f023 0301 	bic.w	r3, r3, #1
  401338:	6303      	str	r3, [r0, #48]	; 0x30
  40133a:	4770      	bx	lr
  40133c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  401340:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401342:	f043 0301 	orr.w	r3, r3, #1
  401346:	6303      	str	r3, [r0, #48]	; 0x30
  401348:	4770      	bx	lr

0040134a <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  40134a:	b932      	cbnz	r2, 40135a <spi_set_clock_phase+0x10>
  40134c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  401350:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401352:	f023 0302 	bic.w	r3, r3, #2
  401356:	6303      	str	r3, [r0, #48]	; 0x30
  401358:	4770      	bx	lr
  40135a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  40135e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401360:	f043 0302 	orr.w	r3, r3, #2
  401364:	6303      	str	r3, [r0, #48]	; 0x30
  401366:	4770      	bx	lr

00401368 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  401368:	2a04      	cmp	r2, #4
  40136a:	d003      	beq.n	401374 <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  40136c:	b16a      	cbz	r2, 40138a <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  40136e:	2a08      	cmp	r2, #8
  401370:	d016      	beq.n	4013a0 <spi_configure_cs_behavior+0x38>
  401372:	4770      	bx	lr
  401374:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  401378:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40137a:	f023 0308 	bic.w	r3, r3, #8
  40137e:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  401380:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401382:	f043 0304 	orr.w	r3, r3, #4
  401386:	6303      	str	r3, [r0, #48]	; 0x30
  401388:	4770      	bx	lr
  40138a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40138e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401390:	f023 0308 	bic.w	r3, r3, #8
  401394:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  401396:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401398:	f023 0304 	bic.w	r3, r3, #4
  40139c:	6303      	str	r3, [r0, #48]	; 0x30
  40139e:	4770      	bx	lr
  4013a0:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  4013a4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4013a6:	f043 0308 	orr.w	r3, r3, #8
  4013aa:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  4013ac:	e7e1      	b.n	401372 <spi_configure_cs_behavior+0xa>

004013ae <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4013ae:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4013b2:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4013b4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4013b8:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4013ba:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4013bc:	431a      	orrs	r2, r3
  4013be:	630a      	str	r2, [r1, #48]	; 0x30
  4013c0:	4770      	bx	lr

004013c2 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  4013c2:	1e43      	subs	r3, r0, #1
  4013c4:	4419      	add	r1, r3
  4013c6:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4013ca:	1e43      	subs	r3, r0, #1
  4013cc:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4013ce:	bf94      	ite	ls
  4013d0:	b200      	sxthls	r0, r0
		return -1;
  4013d2:	f04f 30ff 	movhi.w	r0, #4294967295
}
  4013d6:	4770      	bx	lr

004013d8 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  4013d8:	b17a      	cbz	r2, 4013fa <spi_set_baudrate_div+0x22>
{
  4013da:	b410      	push	{r4}
  4013dc:	4614      	mov	r4, r2
  4013de:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4013e2:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4013e4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4013e8:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4013ea:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4013ec:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4013f0:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4013f2:	2000      	movs	r0, #0
}
  4013f4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4013f8:	4770      	bx	lr
        return -1;
  4013fa:	f04f 30ff 	mov.w	r0, #4294967295
  4013fe:	4770      	bx	lr

00401400 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  401400:	b410      	push	{r4}
  401402:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  401406:	6b08      	ldr	r0, [r1, #48]	; 0x30
  401408:	b280      	uxth	r0, r0
  40140a:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  40140c:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  40140e:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  401412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  401416:	630b      	str	r3, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  401418:	f85d 4b04 	ldr.w	r4, [sp], #4
  40141c:	4770      	bx	lr

0040141e <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  40141e:	6943      	ldr	r3, [r0, #20]
  401420:	f013 0f02 	tst.w	r3, #2
  401424:	d002      	beq.n	40142c <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401426:	61c1      	str	r1, [r0, #28]
	return 0;
  401428:	2000      	movs	r0, #0
  40142a:	4770      	bx	lr
		return 1;
  40142c:	2001      	movs	r0, #1
}
  40142e:	4770      	bx	lr

00401430 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401430:	6943      	ldr	r3, [r0, #20]
  401432:	f013 0f01 	tst.w	r3, #1
  401436:	d003      	beq.n	401440 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401438:	6983      	ldr	r3, [r0, #24]
  40143a:	700b      	strb	r3, [r1, #0]
	return 0;
  40143c:	2000      	movs	r0, #0
  40143e:	4770      	bx	lr
		return 1;
  401440:	2001      	movs	r0, #1
}
  401442:	4770      	bx	lr

00401444 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401444:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401446:	010b      	lsls	r3, r1, #4
  401448:	4293      	cmp	r3, r2
  40144a:	d914      	bls.n	401476 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  40144c:	00c9      	lsls	r1, r1, #3
  40144e:	084b      	lsrs	r3, r1, #1
  401450:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  401454:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  401458:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40145a:	1e5c      	subs	r4, r3, #1
  40145c:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401460:	428c      	cmp	r4, r1
  401462:	d901      	bls.n	401468 <usart_set_async_baudrate+0x24>
		return 1;
  401464:	2001      	movs	r0, #1
  401466:	e017      	b.n	401498 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  401468:	6841      	ldr	r1, [r0, #4]
  40146a:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  40146e:	6041      	str	r1, [r0, #4]
  401470:	e00c      	b.n	40148c <usart_set_async_baudrate+0x48>
		return 1;
  401472:	2001      	movs	r0, #1
  401474:	e010      	b.n	401498 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401476:	0859      	lsrs	r1, r3, #1
  401478:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  40147c:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  401480:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401482:	1e5c      	subs	r4, r3, #1
  401484:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401488:	428c      	cmp	r4, r1
  40148a:	d8f2      	bhi.n	401472 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  40148c:	0412      	lsls	r2, r2, #16
  40148e:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  401492:	431a      	orrs	r2, r3
  401494:	6202      	str	r2, [r0, #32]

	return 0;
  401496:	2000      	movs	r0, #0
}
  401498:	f85d 4b04 	ldr.w	r4, [sp], #4
  40149c:	4770      	bx	lr
	...

004014a0 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4014a0:	4b08      	ldr	r3, [pc, #32]	; (4014c4 <usart_reset+0x24>)
  4014a2:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  4014a6:	2300      	movs	r3, #0
  4014a8:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  4014aa:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4014ac:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4014ae:	2388      	movs	r3, #136	; 0x88
  4014b0:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4014b2:	2324      	movs	r3, #36	; 0x24
  4014b4:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  4014b6:	f44f 7380 	mov.w	r3, #256	; 0x100
  4014ba:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  4014bc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  4014c0:	6003      	str	r3, [r0, #0]
  4014c2:	4770      	bx	lr
  4014c4:	55534100 	.word	0x55534100

004014c8 <usart_init_rs232>:
{
  4014c8:	b570      	push	{r4, r5, r6, lr}
  4014ca:	4605      	mov	r5, r0
  4014cc:	460c      	mov	r4, r1
  4014ce:	4616      	mov	r6, r2
	usart_reset(p_usart);
  4014d0:	4b0f      	ldr	r3, [pc, #60]	; (401510 <usart_init_rs232+0x48>)
  4014d2:	4798      	blx	r3
	ul_reg_val = 0;
  4014d4:	2200      	movs	r2, #0
  4014d6:	4b0f      	ldr	r3, [pc, #60]	; (401514 <usart_init_rs232+0x4c>)
  4014d8:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4014da:	b1a4      	cbz	r4, 401506 <usart_init_rs232+0x3e>
  4014dc:	4632      	mov	r2, r6
  4014de:	6821      	ldr	r1, [r4, #0]
  4014e0:	4628      	mov	r0, r5
  4014e2:	4b0d      	ldr	r3, [pc, #52]	; (401518 <usart_init_rs232+0x50>)
  4014e4:	4798      	blx	r3
  4014e6:	4602      	mov	r2, r0
  4014e8:	b978      	cbnz	r0, 40150a <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4014ea:	6863      	ldr	r3, [r4, #4]
  4014ec:	68a1      	ldr	r1, [r4, #8]
  4014ee:	430b      	orrs	r3, r1
  4014f0:	6921      	ldr	r1, [r4, #16]
  4014f2:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4014f4:	68e1      	ldr	r1, [r4, #12]
  4014f6:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4014f8:	4906      	ldr	r1, [pc, #24]	; (401514 <usart_init_rs232+0x4c>)
  4014fa:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  4014fc:	6869      	ldr	r1, [r5, #4]
  4014fe:	430b      	orrs	r3, r1
  401500:	606b      	str	r3, [r5, #4]
}
  401502:	4610      	mov	r0, r2
  401504:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  401506:	2201      	movs	r2, #1
  401508:	e7fb      	b.n	401502 <usart_init_rs232+0x3a>
  40150a:	2201      	movs	r2, #1
  40150c:	e7f9      	b.n	401502 <usart_init_rs232+0x3a>
  40150e:	bf00      	nop
  401510:	004014a1 	.word	0x004014a1
  401514:	20400e04 	.word	0x20400e04
  401518:	00401445 	.word	0x00401445

0040151c <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  40151c:	2340      	movs	r3, #64	; 0x40
  40151e:	6003      	str	r3, [r0, #0]
  401520:	4770      	bx	lr

00401522 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  401522:	2310      	movs	r3, #16
  401524:	6003      	str	r3, [r0, #0]
  401526:	4770      	bx	lr

00401528 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401528:	6943      	ldr	r3, [r0, #20]
  40152a:	f013 0f02 	tst.w	r3, #2
  40152e:	d004      	beq.n	40153a <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  401530:	f3c1 0108 	ubfx	r1, r1, #0, #9
  401534:	61c1      	str	r1, [r0, #28]
	return 0;
  401536:	2000      	movs	r0, #0
  401538:	4770      	bx	lr
		return 1;
  40153a:	2001      	movs	r0, #1
}
  40153c:	4770      	bx	lr

0040153e <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40153e:	6943      	ldr	r3, [r0, #20]
  401540:	f013 0f01 	tst.w	r3, #1
  401544:	d005      	beq.n	401552 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401546:	6983      	ldr	r3, [r0, #24]
  401548:	f3c3 0308 	ubfx	r3, r3, #0, #9
  40154c:	600b      	str	r3, [r1, #0]
	return 0;
  40154e:	2000      	movs	r0, #0
  401550:	4770      	bx	lr
		return 1;
  401552:	2001      	movs	r0, #1
}
  401554:	4770      	bx	lr

00401556 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401556:	e7fe      	b.n	401556 <Dummy_Handler>

00401558 <Reset_Handler>:
{
  401558:	b500      	push	{lr}
  40155a:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  40155c:	4b25      	ldr	r3, [pc, #148]	; (4015f4 <Reset_Handler+0x9c>)
  40155e:	4a26      	ldr	r2, [pc, #152]	; (4015f8 <Reset_Handler+0xa0>)
  401560:	429a      	cmp	r2, r3
  401562:	d010      	beq.n	401586 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  401564:	4b25      	ldr	r3, [pc, #148]	; (4015fc <Reset_Handler+0xa4>)
  401566:	4a23      	ldr	r2, [pc, #140]	; (4015f4 <Reset_Handler+0x9c>)
  401568:	429a      	cmp	r2, r3
  40156a:	d20c      	bcs.n	401586 <Reset_Handler+0x2e>
  40156c:	3b01      	subs	r3, #1
  40156e:	1a9b      	subs	r3, r3, r2
  401570:	f023 0303 	bic.w	r3, r3, #3
  401574:	3304      	adds	r3, #4
  401576:	4413      	add	r3, r2
  401578:	491f      	ldr	r1, [pc, #124]	; (4015f8 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  40157a:	f851 0b04 	ldr.w	r0, [r1], #4
  40157e:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  401582:	429a      	cmp	r2, r3
  401584:	d1f9      	bne.n	40157a <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  401586:	4b1e      	ldr	r3, [pc, #120]	; (401600 <Reset_Handler+0xa8>)
  401588:	4a1e      	ldr	r2, [pc, #120]	; (401604 <Reset_Handler+0xac>)
  40158a:	429a      	cmp	r2, r3
  40158c:	d20a      	bcs.n	4015a4 <Reset_Handler+0x4c>
  40158e:	3b01      	subs	r3, #1
  401590:	1a9b      	subs	r3, r3, r2
  401592:	f023 0303 	bic.w	r3, r3, #3
  401596:	3304      	adds	r3, #4
  401598:	4413      	add	r3, r2
                *pDest++ = 0;
  40159a:	2100      	movs	r1, #0
  40159c:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  4015a0:	4293      	cmp	r3, r2
  4015a2:	d1fb      	bne.n	40159c <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4015a4:	4a18      	ldr	r2, [pc, #96]	; (401608 <Reset_Handler+0xb0>)
  4015a6:	4b19      	ldr	r3, [pc, #100]	; (40160c <Reset_Handler+0xb4>)
  4015a8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4015ac:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4015ae:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4015b2:	fab3 f383 	clz	r3, r3
  4015b6:	095b      	lsrs	r3, r3, #5
  4015b8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4015ba:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4015bc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4015c0:	2200      	movs	r2, #0
  4015c2:	4b13      	ldr	r3, [pc, #76]	; (401610 <Reset_Handler+0xb8>)
  4015c4:	701a      	strb	r2, [r3, #0]
	return flags;
  4015c6:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4015c8:	4a12      	ldr	r2, [pc, #72]	; (401614 <Reset_Handler+0xbc>)
  4015ca:	6813      	ldr	r3, [r2, #0]
  4015cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4015d0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4015d2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4015d6:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4015da:	b129      	cbz	r1, 4015e8 <Reset_Handler+0x90>
		cpu_irq_enable();
  4015dc:	2201      	movs	r2, #1
  4015de:	4b0c      	ldr	r3, [pc, #48]	; (401610 <Reset_Handler+0xb8>)
  4015e0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4015e2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4015e6:	b662      	cpsie	i
        __libc_init_array();
  4015e8:	4b0b      	ldr	r3, [pc, #44]	; (401618 <Reset_Handler+0xc0>)
  4015ea:	4798      	blx	r3
        main();
  4015ec:	4b0b      	ldr	r3, [pc, #44]	; (40161c <Reset_Handler+0xc4>)
  4015ee:	4798      	blx	r3
  4015f0:	e7fe      	b.n	4015f0 <Reset_Handler+0x98>
  4015f2:	bf00      	nop
  4015f4:	20400000 	.word	0x20400000
  4015f8:	00408f1c 	.word	0x00408f1c
  4015fc:	204009b8 	.word	0x204009b8
  401600:	20400e84 	.word	0x20400e84
  401604:	204009b8 	.word	0x204009b8
  401608:	e000ed00 	.word	0xe000ed00
  40160c:	00400000 	.word	0x00400000
  401610:	20400000 	.word	0x20400000
  401614:	e000ed88 	.word	0xe000ed88
  401618:	00401b2d 	.word	0x00401b2d
  40161c:	004019a1 	.word	0x004019a1

00401620 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401620:	4b3b      	ldr	r3, [pc, #236]	; (401710 <SystemCoreClockUpdate+0xf0>)
  401622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401624:	f003 0303 	and.w	r3, r3, #3
  401628:	2b01      	cmp	r3, #1
  40162a:	d01d      	beq.n	401668 <SystemCoreClockUpdate+0x48>
  40162c:	b183      	cbz	r3, 401650 <SystemCoreClockUpdate+0x30>
  40162e:	2b02      	cmp	r3, #2
  401630:	d036      	beq.n	4016a0 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401632:	4b37      	ldr	r3, [pc, #220]	; (401710 <SystemCoreClockUpdate+0xf0>)
  401634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401636:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40163a:	2b70      	cmp	r3, #112	; 0x70
  40163c:	d05f      	beq.n	4016fe <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40163e:	4b34      	ldr	r3, [pc, #208]	; (401710 <SystemCoreClockUpdate+0xf0>)
  401640:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401642:	4934      	ldr	r1, [pc, #208]	; (401714 <SystemCoreClockUpdate+0xf4>)
  401644:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401648:	680b      	ldr	r3, [r1, #0]
  40164a:	40d3      	lsrs	r3, r2
  40164c:	600b      	str	r3, [r1, #0]
  40164e:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401650:	4b31      	ldr	r3, [pc, #196]	; (401718 <SystemCoreClockUpdate+0xf8>)
  401652:	695b      	ldr	r3, [r3, #20]
  401654:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401658:	bf14      	ite	ne
  40165a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40165e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401662:	4b2c      	ldr	r3, [pc, #176]	; (401714 <SystemCoreClockUpdate+0xf4>)
  401664:	601a      	str	r2, [r3, #0]
  401666:	e7e4      	b.n	401632 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401668:	4b29      	ldr	r3, [pc, #164]	; (401710 <SystemCoreClockUpdate+0xf0>)
  40166a:	6a1b      	ldr	r3, [r3, #32]
  40166c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401670:	d003      	beq.n	40167a <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401672:	4a2a      	ldr	r2, [pc, #168]	; (40171c <SystemCoreClockUpdate+0xfc>)
  401674:	4b27      	ldr	r3, [pc, #156]	; (401714 <SystemCoreClockUpdate+0xf4>)
  401676:	601a      	str	r2, [r3, #0]
  401678:	e7db      	b.n	401632 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40167a:	4a29      	ldr	r2, [pc, #164]	; (401720 <SystemCoreClockUpdate+0x100>)
  40167c:	4b25      	ldr	r3, [pc, #148]	; (401714 <SystemCoreClockUpdate+0xf4>)
  40167e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401680:	4b23      	ldr	r3, [pc, #140]	; (401710 <SystemCoreClockUpdate+0xf0>)
  401682:	6a1b      	ldr	r3, [r3, #32]
  401684:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401688:	2b10      	cmp	r3, #16
  40168a:	d005      	beq.n	401698 <SystemCoreClockUpdate+0x78>
  40168c:	2b20      	cmp	r3, #32
  40168e:	d1d0      	bne.n	401632 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  401690:	4a22      	ldr	r2, [pc, #136]	; (40171c <SystemCoreClockUpdate+0xfc>)
  401692:	4b20      	ldr	r3, [pc, #128]	; (401714 <SystemCoreClockUpdate+0xf4>)
  401694:	601a      	str	r2, [r3, #0]
          break;
  401696:	e7cc      	b.n	401632 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401698:	4a22      	ldr	r2, [pc, #136]	; (401724 <SystemCoreClockUpdate+0x104>)
  40169a:	4b1e      	ldr	r3, [pc, #120]	; (401714 <SystemCoreClockUpdate+0xf4>)
  40169c:	601a      	str	r2, [r3, #0]
          break;
  40169e:	e7c8      	b.n	401632 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4016a0:	4b1b      	ldr	r3, [pc, #108]	; (401710 <SystemCoreClockUpdate+0xf0>)
  4016a2:	6a1b      	ldr	r3, [r3, #32]
  4016a4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4016a8:	d016      	beq.n	4016d8 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4016aa:	4a1c      	ldr	r2, [pc, #112]	; (40171c <SystemCoreClockUpdate+0xfc>)
  4016ac:	4b19      	ldr	r3, [pc, #100]	; (401714 <SystemCoreClockUpdate+0xf4>)
  4016ae:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4016b0:	4b17      	ldr	r3, [pc, #92]	; (401710 <SystemCoreClockUpdate+0xf0>)
  4016b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4016b4:	f003 0303 	and.w	r3, r3, #3
  4016b8:	2b02      	cmp	r3, #2
  4016ba:	d1ba      	bne.n	401632 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4016bc:	4a14      	ldr	r2, [pc, #80]	; (401710 <SystemCoreClockUpdate+0xf0>)
  4016be:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4016c0:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4016c2:	4814      	ldr	r0, [pc, #80]	; (401714 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4016c4:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4016c8:	6803      	ldr	r3, [r0, #0]
  4016ca:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4016ce:	b2d2      	uxtb	r2, r2
  4016d0:	fbb3 f3f2 	udiv	r3, r3, r2
  4016d4:	6003      	str	r3, [r0, #0]
  4016d6:	e7ac      	b.n	401632 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4016d8:	4a11      	ldr	r2, [pc, #68]	; (401720 <SystemCoreClockUpdate+0x100>)
  4016da:	4b0e      	ldr	r3, [pc, #56]	; (401714 <SystemCoreClockUpdate+0xf4>)
  4016dc:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4016de:	4b0c      	ldr	r3, [pc, #48]	; (401710 <SystemCoreClockUpdate+0xf0>)
  4016e0:	6a1b      	ldr	r3, [r3, #32]
  4016e2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4016e6:	2b10      	cmp	r3, #16
  4016e8:	d005      	beq.n	4016f6 <SystemCoreClockUpdate+0xd6>
  4016ea:	2b20      	cmp	r3, #32
  4016ec:	d1e0      	bne.n	4016b0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  4016ee:	4a0b      	ldr	r2, [pc, #44]	; (40171c <SystemCoreClockUpdate+0xfc>)
  4016f0:	4b08      	ldr	r3, [pc, #32]	; (401714 <SystemCoreClockUpdate+0xf4>)
  4016f2:	601a      	str	r2, [r3, #0]
          break;
  4016f4:	e7dc      	b.n	4016b0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  4016f6:	4a0b      	ldr	r2, [pc, #44]	; (401724 <SystemCoreClockUpdate+0x104>)
  4016f8:	4b06      	ldr	r3, [pc, #24]	; (401714 <SystemCoreClockUpdate+0xf4>)
  4016fa:	601a      	str	r2, [r3, #0]
          break;
  4016fc:	e7d8      	b.n	4016b0 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  4016fe:	4a05      	ldr	r2, [pc, #20]	; (401714 <SystemCoreClockUpdate+0xf4>)
  401700:	6813      	ldr	r3, [r2, #0]
  401702:	4909      	ldr	r1, [pc, #36]	; (401728 <SystemCoreClockUpdate+0x108>)
  401704:	fba1 1303 	umull	r1, r3, r1, r3
  401708:	085b      	lsrs	r3, r3, #1
  40170a:	6013      	str	r3, [r2, #0]
  40170c:	4770      	bx	lr
  40170e:	bf00      	nop
  401710:	400e0600 	.word	0x400e0600
  401714:	20400004 	.word	0x20400004
  401718:	400e1810 	.word	0x400e1810
  40171c:	00b71b00 	.word	0x00b71b00
  401720:	003d0900 	.word	0x003d0900
  401724:	007a1200 	.word	0x007a1200
  401728:	aaaaaaab 	.word	0xaaaaaaab

0040172c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  40172c:	4b12      	ldr	r3, [pc, #72]	; (401778 <system_init_flash+0x4c>)
  40172e:	4298      	cmp	r0, r3
  401730:	d911      	bls.n	401756 <system_init_flash+0x2a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401732:	4b12      	ldr	r3, [pc, #72]	; (40177c <system_init_flash+0x50>)
  401734:	4298      	cmp	r0, r3
  401736:	d913      	bls.n	401760 <system_init_flash+0x34>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401738:	4b11      	ldr	r3, [pc, #68]	; (401780 <system_init_flash+0x54>)
  40173a:	4298      	cmp	r0, r3
  40173c:	d914      	bls.n	401768 <system_init_flash+0x3c>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40173e:	4b11      	ldr	r3, [pc, #68]	; (401784 <system_init_flash+0x58>)
  401740:	4298      	cmp	r0, r3
  401742:	d915      	bls.n	401770 <system_init_flash+0x44>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401744:	4b10      	ldr	r3, [pc, #64]	; (401788 <system_init_flash+0x5c>)
  401746:	4298      	cmp	r0, r3
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401748:	bf94      	ite	ls
  40174a:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40174e:	4a0f      	ldrhi	r2, [pc, #60]	; (40178c <system_init_flash+0x60>)
  401750:	4b0f      	ldr	r3, [pc, #60]	; (401790 <system_init_flash+0x64>)
  401752:	601a      	str	r2, [r3, #0]
  401754:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401756:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40175a:	4b0d      	ldr	r3, [pc, #52]	; (401790 <system_init_flash+0x64>)
  40175c:	601a      	str	r2, [r3, #0]
  40175e:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401760:	4a0c      	ldr	r2, [pc, #48]	; (401794 <system_init_flash+0x68>)
  401762:	4b0b      	ldr	r3, [pc, #44]	; (401790 <system_init_flash+0x64>)
  401764:	601a      	str	r2, [r3, #0]
  401766:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401768:	4a0b      	ldr	r2, [pc, #44]	; (401798 <system_init_flash+0x6c>)
  40176a:	4b09      	ldr	r3, [pc, #36]	; (401790 <system_init_flash+0x64>)
  40176c:	601a      	str	r2, [r3, #0]
  40176e:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401770:	4a0a      	ldr	r2, [pc, #40]	; (40179c <system_init_flash+0x70>)
  401772:	4b07      	ldr	r3, [pc, #28]	; (401790 <system_init_flash+0x64>)
  401774:	601a      	str	r2, [r3, #0]
  401776:	4770      	bx	lr
  401778:	01312cff 	.word	0x01312cff
  40177c:	026259ff 	.word	0x026259ff
  401780:	039386ff 	.word	0x039386ff
  401784:	04c4b3ff 	.word	0x04c4b3ff
  401788:	05f5e0ff 	.word	0x05f5e0ff
  40178c:	04000500 	.word	0x04000500
  401790:	400e0c00 	.word	0x400e0c00
  401794:	04000100 	.word	0x04000100
  401798:	04000200 	.word	0x04000200
  40179c:	04000300 	.word	0x04000300

004017a0 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4017a0:	4b0a      	ldr	r3, [pc, #40]	; (4017cc <_sbrk+0x2c>)
  4017a2:	681b      	ldr	r3, [r3, #0]
  4017a4:	b153      	cbz	r3, 4017bc <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4017a6:	4b09      	ldr	r3, [pc, #36]	; (4017cc <_sbrk+0x2c>)
  4017a8:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4017aa:	181a      	adds	r2, r3, r0
  4017ac:	4908      	ldr	r1, [pc, #32]	; (4017d0 <_sbrk+0x30>)
  4017ae:	4291      	cmp	r1, r2
  4017b0:	db08      	blt.n	4017c4 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4017b2:	4610      	mov	r0, r2
  4017b4:	4a05      	ldr	r2, [pc, #20]	; (4017cc <_sbrk+0x2c>)
  4017b6:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4017b8:	4618      	mov	r0, r3
  4017ba:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4017bc:	4a05      	ldr	r2, [pc, #20]	; (4017d4 <_sbrk+0x34>)
  4017be:	4b03      	ldr	r3, [pc, #12]	; (4017cc <_sbrk+0x2c>)
  4017c0:	601a      	str	r2, [r3, #0]
  4017c2:	e7f0      	b.n	4017a6 <_sbrk+0x6>
		return (caddr_t) -1;	
  4017c4:	f04f 30ff 	mov.w	r0, #4294967295
}
  4017c8:	4770      	bx	lr
  4017ca:	bf00      	nop
  4017cc:	20400e08 	.word	0x20400e08
  4017d0:	2045fffc 	.word	0x2045fffc
  4017d4:	20403088 	.word	0x20403088

004017d8 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4017d8:	f04f 30ff 	mov.w	r0, #4294967295
  4017dc:	4770      	bx	lr

004017de <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  4017de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4017e2:	604b      	str	r3, [r1, #4]

	return 0;
}
  4017e4:	2000      	movs	r0, #0
  4017e6:	4770      	bx	lr

004017e8 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  4017e8:	2001      	movs	r0, #1
  4017ea:	4770      	bx	lr

004017ec <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4017ec:	2000      	movs	r0, #0
  4017ee:	4770      	bx	lr

004017f0 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4017f0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4017f2:	b083      	sub	sp, #12
  4017f4:	4605      	mov	r5, r0
  4017f6:	460c      	mov	r4, r1
	uint32_t val = 0;
  4017f8:	2300      	movs	r3, #0
  4017fa:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4017fc:	4b2a      	ldr	r3, [pc, #168]	; (4018a8 <usart_serial_getchar+0xb8>)
  4017fe:	4298      	cmp	r0, r3
  401800:	d013      	beq.n	40182a <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401802:	4b2a      	ldr	r3, [pc, #168]	; (4018ac <usart_serial_getchar+0xbc>)
  401804:	4298      	cmp	r0, r3
  401806:	d018      	beq.n	40183a <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401808:	4b29      	ldr	r3, [pc, #164]	; (4018b0 <usart_serial_getchar+0xc0>)
  40180a:	4298      	cmp	r0, r3
  40180c:	d01d      	beq.n	40184a <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40180e:	4b29      	ldr	r3, [pc, #164]	; (4018b4 <usart_serial_getchar+0xc4>)
  401810:	429d      	cmp	r5, r3
  401812:	d022      	beq.n	40185a <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401814:	4b28      	ldr	r3, [pc, #160]	; (4018b8 <usart_serial_getchar+0xc8>)
  401816:	429d      	cmp	r5, r3
  401818:	d027      	beq.n	40186a <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40181a:	4b28      	ldr	r3, [pc, #160]	; (4018bc <usart_serial_getchar+0xcc>)
  40181c:	429d      	cmp	r5, r3
  40181e:	d02e      	beq.n	40187e <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401820:	4b27      	ldr	r3, [pc, #156]	; (4018c0 <usart_serial_getchar+0xd0>)
  401822:	429d      	cmp	r5, r3
  401824:	d035      	beq.n	401892 <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401826:	b003      	add	sp, #12
  401828:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  40182a:	461f      	mov	r7, r3
  40182c:	4e25      	ldr	r6, [pc, #148]	; (4018c4 <usart_serial_getchar+0xd4>)
  40182e:	4621      	mov	r1, r4
  401830:	4638      	mov	r0, r7
  401832:	47b0      	blx	r6
  401834:	2800      	cmp	r0, #0
  401836:	d1fa      	bne.n	40182e <usart_serial_getchar+0x3e>
  401838:	e7e9      	b.n	40180e <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  40183a:	461f      	mov	r7, r3
  40183c:	4e21      	ldr	r6, [pc, #132]	; (4018c4 <usart_serial_getchar+0xd4>)
  40183e:	4621      	mov	r1, r4
  401840:	4638      	mov	r0, r7
  401842:	47b0      	blx	r6
  401844:	2800      	cmp	r0, #0
  401846:	d1fa      	bne.n	40183e <usart_serial_getchar+0x4e>
  401848:	e7e4      	b.n	401814 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  40184a:	461f      	mov	r7, r3
  40184c:	4e1d      	ldr	r6, [pc, #116]	; (4018c4 <usart_serial_getchar+0xd4>)
  40184e:	4621      	mov	r1, r4
  401850:	4638      	mov	r0, r7
  401852:	47b0      	blx	r6
  401854:	2800      	cmp	r0, #0
  401856:	d1fa      	bne.n	40184e <usart_serial_getchar+0x5e>
  401858:	e7df      	b.n	40181a <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  40185a:	461f      	mov	r7, r3
  40185c:	4e19      	ldr	r6, [pc, #100]	; (4018c4 <usart_serial_getchar+0xd4>)
  40185e:	4621      	mov	r1, r4
  401860:	4638      	mov	r0, r7
  401862:	47b0      	blx	r6
  401864:	2800      	cmp	r0, #0
  401866:	d1fa      	bne.n	40185e <usart_serial_getchar+0x6e>
  401868:	e7da      	b.n	401820 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  40186a:	461e      	mov	r6, r3
  40186c:	4d16      	ldr	r5, [pc, #88]	; (4018c8 <usart_serial_getchar+0xd8>)
  40186e:	a901      	add	r1, sp, #4
  401870:	4630      	mov	r0, r6
  401872:	47a8      	blx	r5
  401874:	2800      	cmp	r0, #0
  401876:	d1fa      	bne.n	40186e <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  401878:	9b01      	ldr	r3, [sp, #4]
  40187a:	7023      	strb	r3, [r4, #0]
  40187c:	e7d3      	b.n	401826 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40187e:	461e      	mov	r6, r3
  401880:	4d11      	ldr	r5, [pc, #68]	; (4018c8 <usart_serial_getchar+0xd8>)
  401882:	a901      	add	r1, sp, #4
  401884:	4630      	mov	r0, r6
  401886:	47a8      	blx	r5
  401888:	2800      	cmp	r0, #0
  40188a:	d1fa      	bne.n	401882 <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  40188c:	9b01      	ldr	r3, [sp, #4]
  40188e:	7023      	strb	r3, [r4, #0]
  401890:	e7c9      	b.n	401826 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  401892:	461e      	mov	r6, r3
  401894:	4d0c      	ldr	r5, [pc, #48]	; (4018c8 <usart_serial_getchar+0xd8>)
  401896:	a901      	add	r1, sp, #4
  401898:	4630      	mov	r0, r6
  40189a:	47a8      	blx	r5
  40189c:	2800      	cmp	r0, #0
  40189e:	d1fa      	bne.n	401896 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  4018a0:	9b01      	ldr	r3, [sp, #4]
  4018a2:	7023      	strb	r3, [r4, #0]
}
  4018a4:	e7bf      	b.n	401826 <usart_serial_getchar+0x36>
  4018a6:	bf00      	nop
  4018a8:	400e0800 	.word	0x400e0800
  4018ac:	400e0a00 	.word	0x400e0a00
  4018b0:	400e1a00 	.word	0x400e1a00
  4018b4:	400e1c00 	.word	0x400e1c00
  4018b8:	40024000 	.word	0x40024000
  4018bc:	40028000 	.word	0x40028000
  4018c0:	4002c000 	.word	0x4002c000
  4018c4:	00401431 	.word	0x00401431
  4018c8:	0040153f 	.word	0x0040153f

004018cc <usart_serial_putchar>:
{
  4018cc:	b570      	push	{r4, r5, r6, lr}
  4018ce:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  4018d0:	4b2a      	ldr	r3, [pc, #168]	; (40197c <usart_serial_putchar+0xb0>)
  4018d2:	4298      	cmp	r0, r3
  4018d4:	d013      	beq.n	4018fe <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  4018d6:	4b2a      	ldr	r3, [pc, #168]	; (401980 <usart_serial_putchar+0xb4>)
  4018d8:	4298      	cmp	r0, r3
  4018da:	d019      	beq.n	401910 <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  4018dc:	4b29      	ldr	r3, [pc, #164]	; (401984 <usart_serial_putchar+0xb8>)
  4018de:	4298      	cmp	r0, r3
  4018e0:	d01f      	beq.n	401922 <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  4018e2:	4b29      	ldr	r3, [pc, #164]	; (401988 <usart_serial_putchar+0xbc>)
  4018e4:	4298      	cmp	r0, r3
  4018e6:	d025      	beq.n	401934 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  4018e8:	4b28      	ldr	r3, [pc, #160]	; (40198c <usart_serial_putchar+0xc0>)
  4018ea:	4298      	cmp	r0, r3
  4018ec:	d02b      	beq.n	401946 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  4018ee:	4b28      	ldr	r3, [pc, #160]	; (401990 <usart_serial_putchar+0xc4>)
  4018f0:	4298      	cmp	r0, r3
  4018f2:	d031      	beq.n	401958 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  4018f4:	4b27      	ldr	r3, [pc, #156]	; (401994 <usart_serial_putchar+0xc8>)
  4018f6:	4298      	cmp	r0, r3
  4018f8:	d037      	beq.n	40196a <usart_serial_putchar+0x9e>
	return 0;
  4018fa:	2000      	movs	r0, #0
}
  4018fc:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4018fe:	461e      	mov	r6, r3
  401900:	4d25      	ldr	r5, [pc, #148]	; (401998 <usart_serial_putchar+0xcc>)
  401902:	4621      	mov	r1, r4
  401904:	4630      	mov	r0, r6
  401906:	47a8      	blx	r5
  401908:	2800      	cmp	r0, #0
  40190a:	d1fa      	bne.n	401902 <usart_serial_putchar+0x36>
		return 1;
  40190c:	2001      	movs	r0, #1
  40190e:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  401910:	461e      	mov	r6, r3
  401912:	4d21      	ldr	r5, [pc, #132]	; (401998 <usart_serial_putchar+0xcc>)
  401914:	4621      	mov	r1, r4
  401916:	4630      	mov	r0, r6
  401918:	47a8      	blx	r5
  40191a:	2800      	cmp	r0, #0
  40191c:	d1fa      	bne.n	401914 <usart_serial_putchar+0x48>
		return 1;
  40191e:	2001      	movs	r0, #1
  401920:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  401922:	461e      	mov	r6, r3
  401924:	4d1c      	ldr	r5, [pc, #112]	; (401998 <usart_serial_putchar+0xcc>)
  401926:	4621      	mov	r1, r4
  401928:	4630      	mov	r0, r6
  40192a:	47a8      	blx	r5
  40192c:	2800      	cmp	r0, #0
  40192e:	d1fa      	bne.n	401926 <usart_serial_putchar+0x5a>
		return 1;
  401930:	2001      	movs	r0, #1
  401932:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  401934:	461e      	mov	r6, r3
  401936:	4d18      	ldr	r5, [pc, #96]	; (401998 <usart_serial_putchar+0xcc>)
  401938:	4621      	mov	r1, r4
  40193a:	4630      	mov	r0, r6
  40193c:	47a8      	blx	r5
  40193e:	2800      	cmp	r0, #0
  401940:	d1fa      	bne.n	401938 <usart_serial_putchar+0x6c>
		return 1;
  401942:	2001      	movs	r0, #1
  401944:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  401946:	461e      	mov	r6, r3
  401948:	4d14      	ldr	r5, [pc, #80]	; (40199c <usart_serial_putchar+0xd0>)
  40194a:	4621      	mov	r1, r4
  40194c:	4630      	mov	r0, r6
  40194e:	47a8      	blx	r5
  401950:	2800      	cmp	r0, #0
  401952:	d1fa      	bne.n	40194a <usart_serial_putchar+0x7e>
		return 1;
  401954:	2001      	movs	r0, #1
  401956:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  401958:	461e      	mov	r6, r3
  40195a:	4d10      	ldr	r5, [pc, #64]	; (40199c <usart_serial_putchar+0xd0>)
  40195c:	4621      	mov	r1, r4
  40195e:	4630      	mov	r0, r6
  401960:	47a8      	blx	r5
  401962:	2800      	cmp	r0, #0
  401964:	d1fa      	bne.n	40195c <usart_serial_putchar+0x90>
		return 1;
  401966:	2001      	movs	r0, #1
  401968:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  40196a:	461e      	mov	r6, r3
  40196c:	4d0b      	ldr	r5, [pc, #44]	; (40199c <usart_serial_putchar+0xd0>)
  40196e:	4621      	mov	r1, r4
  401970:	4630      	mov	r0, r6
  401972:	47a8      	blx	r5
  401974:	2800      	cmp	r0, #0
  401976:	d1fa      	bne.n	40196e <usart_serial_putchar+0xa2>
		return 1;
  401978:	2001      	movs	r0, #1
  40197a:	bd70      	pop	{r4, r5, r6, pc}
  40197c:	400e0800 	.word	0x400e0800
  401980:	400e0a00 	.word	0x400e0a00
  401984:	400e1a00 	.word	0x400e1a00
  401988:	400e1c00 	.word	0x400e1c00
  40198c:	40024000 	.word	0x40024000
  401990:	40028000 	.word	0x40028000
  401994:	4002c000 	.word	0x4002c000
  401998:	0040141f 	.word	0x0040141f
  40199c:	00401529 	.word	0x00401529

004019a0 <main>:
 * Initialize system, UART console, network then start weather client.
 *
 * \return Program return value.
 */
int main(void)
{
  4019a0:	b580      	push	{r7, lr}
  4019a2:	b0c8      	sub	sp, #288	; 0x120
	// array para escrita no LCD
	uint8_t stingLCD[256];
	
	/* Initialize the board. */
	sysclk_init();
  4019a4:	4b46      	ldr	r3, [pc, #280]	; (401ac0 <main+0x120>)
  4019a6:	4798      	blx	r3
	board_init();
  4019a8:	4b46      	ldr	r3, [pc, #280]	; (401ac4 <main+0x124>)
  4019aa:	4798      	blx	r3
  4019ac:	200a      	movs	r0, #10
  4019ae:	4d46      	ldr	r5, [pc, #280]	; (401ac8 <main+0x128>)
  4019b0:	47a8      	blx	r5
  4019b2:	200b      	movs	r0, #11
  4019b4:	47a8      	blx	r5
  4019b6:	200c      	movs	r0, #12
  4019b8:	47a8      	blx	r5
  4019ba:	2010      	movs	r0, #16
  4019bc:	47a8      	blx	r5
  4019be:	2011      	movs	r0, #17
  4019c0:	47a8      	blx	r5
  4019c2:	200e      	movs	r0, #14
  4019c4:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  4019c6:	4e41      	ldr	r6, [pc, #260]	; (401acc <main+0x12c>)
  4019c8:	4b41      	ldr	r3, [pc, #260]	; (401ad0 <main+0x130>)
  4019ca:	601e      	str	r6, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4019cc:	4a41      	ldr	r2, [pc, #260]	; (401ad4 <main+0x134>)
  4019ce:	4b42      	ldr	r3, [pc, #264]	; (401ad8 <main+0x138>)
  4019d0:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4019d2:	4a42      	ldr	r2, [pc, #264]	; (401adc <main+0x13c>)
  4019d4:	4b42      	ldr	r3, [pc, #264]	; (401ae0 <main+0x140>)
  4019d6:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  4019d8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  4019dc:	9302      	str	r3, [sp, #8]
	usart_settings.char_length = opt->charlength;
  4019de:	23c0      	movs	r3, #192	; 0xc0
  4019e0:	9303      	str	r3, [sp, #12]
	usart_settings.parity_type = opt->paritytype;
  4019e2:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4019e6:	9304      	str	r3, [sp, #16]
	usart_settings.stop_bits= opt->stopbits;
  4019e8:	2400      	movs	r4, #0
  4019ea:	9405      	str	r4, [sp, #20]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4019ec:	9406      	str	r4, [sp, #24]
  4019ee:	200e      	movs	r0, #14
  4019f0:	47a8      	blx	r5
		usart_init_rs232(p_usart, &usart_settings,
  4019f2:	4a3c      	ldr	r2, [pc, #240]	; (401ae4 <main+0x144>)
  4019f4:	a902      	add	r1, sp, #8
  4019f6:	4630      	mov	r0, r6
  4019f8:	4b3b      	ldr	r3, [pc, #236]	; (401ae8 <main+0x148>)
  4019fa:	4798      	blx	r3
		usart_enable_tx(p_usart);
  4019fc:	4630      	mov	r0, r6
  4019fe:	4b3b      	ldr	r3, [pc, #236]	; (401aec <main+0x14c>)
  401a00:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401a02:	4630      	mov	r0, r6
  401a04:	4b3a      	ldr	r3, [pc, #232]	; (401af0 <main+0x150>)
  401a06:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  401a08:	4e3a      	ldr	r6, [pc, #232]	; (401af4 <main+0x154>)
  401a0a:	6833      	ldr	r3, [r6, #0]
  401a0c:	4621      	mov	r1, r4
  401a0e:	6898      	ldr	r0, [r3, #8]
  401a10:	4d39      	ldr	r5, [pc, #228]	; (401af8 <main+0x158>)
  401a12:	47a8      	blx	r5
	setbuf(stdin, NULL);
  401a14:	6833      	ldr	r3, [r6, #0]
  401a16:	4621      	mov	r1, r4
  401a18:	6858      	ldr	r0, [r3, #4]
  401a1a:	47a8      	blx	r5
	ioport_init();
	
	/* Initialize the UART console. */
	configure_console();
	printf(STRING_HEADER);
  401a1c:	4837      	ldr	r0, [pc, #220]	; (401afc <main+0x15c>)
  401a1e:	4b38      	ldr	r3, [pc, #224]	; (401b00 <main+0x160>)
  401a20:	4798      	blx	r3
	g_ili9488_display_opt.ul_width = ILI9488_LCD_WIDTH;
  401a22:	4838      	ldr	r0, [pc, #224]	; (401b04 <main+0x164>)
  401a24:	f44f 73a0 	mov.w	r3, #320	; 0x140
  401a28:	6003      	str	r3, [r0, #0]
	g_ili9488_display_opt.ul_height = ILI9488_LCD_HEIGHT;
  401a2a:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
  401a2e:	6043      	str	r3, [r0, #4]
	g_ili9488_display_opt.foreground_color = COLOR_CONVERT(COLOR_BLACK);
  401a30:	6084      	str	r4, [r0, #8]
	g_ili9488_display_opt.background_color = COLOR_CONVERT(COLOR_BLACK);
  401a32:	60c4      	str	r4, [r0, #12]
	ili9488_init(&g_ili9488_display_opt);
  401a34:	4b34      	ldr	r3, [pc, #208]	; (401b08 <main+0x168>)
  401a36:	4798      	blx	r3
	ili9488_draw_filled_rectangle(0, 0, ILI9488_LCD_WIDTH-1, ILI9488_LCD_HEIGHT-1);
  401a38:	f240 13df 	movw	r3, #479	; 0x1df
  401a3c:	f240 123f 	movw	r2, #319	; 0x13f
  401a40:	4621      	mov	r1, r4
  401a42:	4620      	mov	r0, r4
  401a44:	4d31      	ldr	r5, [pc, #196]	; (401b0c <main+0x16c>)
  401a46:	47a8      	blx	r5
	ili9488_set_foreground_color(COLOR_CONVERT(COLOR_BLACK));
  401a48:	4620      	mov	r0, r4
  401a4a:	4e31      	ldr	r6, [pc, #196]	; (401b10 <main+0x170>)
  401a4c:	47b0      	blx	r6
	ili9488_draw_filled_rectangle(0, 0, ILI9488_LCD_WIDTH-1, 120-1);
  401a4e:	2377      	movs	r3, #119	; 0x77
  401a50:	f240 123f 	movw	r2, #319	; 0x13f
  401a54:	4621      	mov	r1, r4
  401a56:	4620      	mov	r0, r4
  401a58:	47a8      	blx	r5
	ili9488_draw_filled_rectangle(0, 360, ILI9488_LCD_WIDTH-1, 480-1);
  401a5a:	f240 13df 	movw	r3, #479	; 0x1df
  401a5e:	f240 123f 	movw	r2, #319	; 0x13f
  401a62:	f44f 71b4 	mov.w	r1, #360	; 0x168
  401a66:	4620      	mov	r0, r4
  401a68:	47a8      	blx	r5
	ili9488_draw_pixmap(ILI9488_LCD_WIDTH-33, 25, icone_destravar.width, icone_destravar.height, icone_destravar.data);
  401a6a:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 401b28 <main+0x188>
  401a6e:	f8cd 8000 	str.w	r8, [sp]
  401a72:	2317      	movs	r3, #23
  401a74:	2212      	movs	r2, #18
  401a76:	2119      	movs	r1, #25
  401a78:	f240 101f 	movw	r0, #287	; 0x11f
  401a7c:	4f25      	ldr	r7, [pc, #148]	; (401b14 <main+0x174>)
  401a7e:	47b8      	blx	r7
	ili9488_draw_pixmap(10, 25, icone_destravar.width, icone_destravar.height, icone_destravar.data);
  401a80:	f8cd 8000 	str.w	r8, [sp]
  401a84:	2317      	movs	r3, #23
  401a86:	2212      	movs	r2, #18
  401a88:	2119      	movs	r1, #25
  401a8a:	200a      	movs	r0, #10
  401a8c:	47b8      	blx	r7

    /* Inicializa e configura o LCD */
	configure_lcd();

    /* Escreve na tela Computacao Embarcada 2018 */
	ili9488_set_foreground_color(COLOR_CONVERT(COLOR_BLACK));
  401a8e:	4620      	mov	r0, r4
  401a90:	47b0      	blx	r6
	ili9488_draw_filled_rectangle(0, 300, ILI9488_LCD_WIDTH-1, 315);
  401a92:	f240 133b 	movw	r3, #315	; 0x13b
  401a96:	f240 123f 	movw	r2, #319	; 0x13f
  401a9a:	f44f 7196 	mov.w	r1, #300	; 0x12c
  401a9e:	4620      	mov	r0, r4
  401aa0:	47a8      	blx	r5
	ili9488_set_foreground_color(COLOR_CONVERT(COLOR_WHITE));
  401aa2:	481d      	ldr	r0, [pc, #116]	; (401b18 <main+0x178>)
  401aa4:	47b0      	blx	r6
	
	sprintf(stingLCD, "EMBACADOS %d", 2019);
  401aa6:	f240 72e3 	movw	r2, #2019	; 0x7e3
  401aaa:	491c      	ldr	r1, [pc, #112]	; (401b1c <main+0x17c>)
  401aac:	a808      	add	r0, sp, #32
  401aae:	4b1c      	ldr	r3, [pc, #112]	; (401b20 <main+0x180>)
  401ab0:	4798      	blx	r3
	ili9488_draw_string(75, 300, stingLCD);
  401ab2:	aa08      	add	r2, sp, #32
  401ab4:	f44f 7196 	mov.w	r1, #300	; 0x12c
  401ab8:	204b      	movs	r0, #75	; 0x4b
  401aba:	4b1a      	ldr	r3, [pc, #104]	; (401b24 <main+0x184>)
  401abc:	4798      	blx	r3
  401abe:	e7fe      	b.n	401abe <main+0x11e>
  401ac0:	004001ad 	.word	0x004001ad
  401ac4:	00400439 	.word	0x00400439
  401ac8:	00401251 	.word	0x00401251
  401acc:	40028000 	.word	0x40028000
  401ad0:	20400e48 	.word	0x20400e48
  401ad4:	004018cd 	.word	0x004018cd
  401ad8:	20400e44 	.word	0x20400e44
  401adc:	004017f1 	.word	0x004017f1
  401ae0:	20400e40 	.word	0x20400e40
  401ae4:	08f0d180 	.word	0x08f0d180
  401ae8:	004014c9 	.word	0x004014c9
  401aec:	0040151d 	.word	0x0040151d
  401af0:	00401523 	.word	0x00401523
  401af4:	20400008 	.word	0x20400008
  401af8:	00401d75 	.word	0x00401d75
  401afc:	00408be0 	.word	0x00408be0
  401b00:	00401b7d 	.word	0x00401b7d
  401b04:	20400e4c 	.word	0x20400e4c
  401b08:	004009a5 	.word	0x004009a5
  401b0c:	00400ba5 	.word	0x00400ba5
  401b10:	00400919 	.word	0x00400919
  401b14:	00400d11 	.word	0x00400d11
  401b18:	00fcfcfc 	.word	0x00fcfcfc
  401b1c:	00408c34 	.word	0x00408c34
  401b20:	00401f15 	.word	0x00401f15
  401b24:	00400c61 	.word	0x00400c61
  401b28:	00408704 	.word	0x00408704

00401b2c <__libc_init_array>:
  401b2c:	b570      	push	{r4, r5, r6, lr}
  401b2e:	4e0f      	ldr	r6, [pc, #60]	; (401b6c <__libc_init_array+0x40>)
  401b30:	4d0f      	ldr	r5, [pc, #60]	; (401b70 <__libc_init_array+0x44>)
  401b32:	1b76      	subs	r6, r6, r5
  401b34:	10b6      	asrs	r6, r6, #2
  401b36:	bf18      	it	ne
  401b38:	2400      	movne	r4, #0
  401b3a:	d005      	beq.n	401b48 <__libc_init_array+0x1c>
  401b3c:	3401      	adds	r4, #1
  401b3e:	f855 3b04 	ldr.w	r3, [r5], #4
  401b42:	4798      	blx	r3
  401b44:	42a6      	cmp	r6, r4
  401b46:	d1f9      	bne.n	401b3c <__libc_init_array+0x10>
  401b48:	4e0a      	ldr	r6, [pc, #40]	; (401b74 <__libc_init_array+0x48>)
  401b4a:	4d0b      	ldr	r5, [pc, #44]	; (401b78 <__libc_init_array+0x4c>)
  401b4c:	1b76      	subs	r6, r6, r5
  401b4e:	f007 f9cf 	bl	408ef0 <_init>
  401b52:	10b6      	asrs	r6, r6, #2
  401b54:	bf18      	it	ne
  401b56:	2400      	movne	r4, #0
  401b58:	d006      	beq.n	401b68 <__libc_init_array+0x3c>
  401b5a:	3401      	adds	r4, #1
  401b5c:	f855 3b04 	ldr.w	r3, [r5], #4
  401b60:	4798      	blx	r3
  401b62:	42a6      	cmp	r6, r4
  401b64:	d1f9      	bne.n	401b5a <__libc_init_array+0x2e>
  401b66:	bd70      	pop	{r4, r5, r6, pc}
  401b68:	bd70      	pop	{r4, r5, r6, pc}
  401b6a:	bf00      	nop
  401b6c:	00408efc 	.word	0x00408efc
  401b70:	00408efc 	.word	0x00408efc
  401b74:	00408f04 	.word	0x00408f04
  401b78:	00408efc 	.word	0x00408efc

00401b7c <iprintf>:
  401b7c:	b40f      	push	{r0, r1, r2, r3}
  401b7e:	b500      	push	{lr}
  401b80:	4907      	ldr	r1, [pc, #28]	; (401ba0 <iprintf+0x24>)
  401b82:	b083      	sub	sp, #12
  401b84:	ab04      	add	r3, sp, #16
  401b86:	6808      	ldr	r0, [r1, #0]
  401b88:	f853 2b04 	ldr.w	r2, [r3], #4
  401b8c:	6881      	ldr	r1, [r0, #8]
  401b8e:	9301      	str	r3, [sp, #4]
  401b90:	f001 fc54 	bl	40343c <_vfiprintf_r>
  401b94:	b003      	add	sp, #12
  401b96:	f85d eb04 	ldr.w	lr, [sp], #4
  401b9a:	b004      	add	sp, #16
  401b9c:	4770      	bx	lr
  401b9e:	bf00      	nop
  401ba0:	20400008 	.word	0x20400008

00401ba4 <memcpy>:
  401ba4:	4684      	mov	ip, r0
  401ba6:	ea41 0300 	orr.w	r3, r1, r0
  401baa:	f013 0303 	ands.w	r3, r3, #3
  401bae:	d16d      	bne.n	401c8c <memcpy+0xe8>
  401bb0:	3a40      	subs	r2, #64	; 0x40
  401bb2:	d341      	bcc.n	401c38 <memcpy+0x94>
  401bb4:	f851 3b04 	ldr.w	r3, [r1], #4
  401bb8:	f840 3b04 	str.w	r3, [r0], #4
  401bbc:	f851 3b04 	ldr.w	r3, [r1], #4
  401bc0:	f840 3b04 	str.w	r3, [r0], #4
  401bc4:	f851 3b04 	ldr.w	r3, [r1], #4
  401bc8:	f840 3b04 	str.w	r3, [r0], #4
  401bcc:	f851 3b04 	ldr.w	r3, [r1], #4
  401bd0:	f840 3b04 	str.w	r3, [r0], #4
  401bd4:	f851 3b04 	ldr.w	r3, [r1], #4
  401bd8:	f840 3b04 	str.w	r3, [r0], #4
  401bdc:	f851 3b04 	ldr.w	r3, [r1], #4
  401be0:	f840 3b04 	str.w	r3, [r0], #4
  401be4:	f851 3b04 	ldr.w	r3, [r1], #4
  401be8:	f840 3b04 	str.w	r3, [r0], #4
  401bec:	f851 3b04 	ldr.w	r3, [r1], #4
  401bf0:	f840 3b04 	str.w	r3, [r0], #4
  401bf4:	f851 3b04 	ldr.w	r3, [r1], #4
  401bf8:	f840 3b04 	str.w	r3, [r0], #4
  401bfc:	f851 3b04 	ldr.w	r3, [r1], #4
  401c00:	f840 3b04 	str.w	r3, [r0], #4
  401c04:	f851 3b04 	ldr.w	r3, [r1], #4
  401c08:	f840 3b04 	str.w	r3, [r0], #4
  401c0c:	f851 3b04 	ldr.w	r3, [r1], #4
  401c10:	f840 3b04 	str.w	r3, [r0], #4
  401c14:	f851 3b04 	ldr.w	r3, [r1], #4
  401c18:	f840 3b04 	str.w	r3, [r0], #4
  401c1c:	f851 3b04 	ldr.w	r3, [r1], #4
  401c20:	f840 3b04 	str.w	r3, [r0], #4
  401c24:	f851 3b04 	ldr.w	r3, [r1], #4
  401c28:	f840 3b04 	str.w	r3, [r0], #4
  401c2c:	f851 3b04 	ldr.w	r3, [r1], #4
  401c30:	f840 3b04 	str.w	r3, [r0], #4
  401c34:	3a40      	subs	r2, #64	; 0x40
  401c36:	d2bd      	bcs.n	401bb4 <memcpy+0x10>
  401c38:	3230      	adds	r2, #48	; 0x30
  401c3a:	d311      	bcc.n	401c60 <memcpy+0xbc>
  401c3c:	f851 3b04 	ldr.w	r3, [r1], #4
  401c40:	f840 3b04 	str.w	r3, [r0], #4
  401c44:	f851 3b04 	ldr.w	r3, [r1], #4
  401c48:	f840 3b04 	str.w	r3, [r0], #4
  401c4c:	f851 3b04 	ldr.w	r3, [r1], #4
  401c50:	f840 3b04 	str.w	r3, [r0], #4
  401c54:	f851 3b04 	ldr.w	r3, [r1], #4
  401c58:	f840 3b04 	str.w	r3, [r0], #4
  401c5c:	3a10      	subs	r2, #16
  401c5e:	d2ed      	bcs.n	401c3c <memcpy+0x98>
  401c60:	320c      	adds	r2, #12
  401c62:	d305      	bcc.n	401c70 <memcpy+0xcc>
  401c64:	f851 3b04 	ldr.w	r3, [r1], #4
  401c68:	f840 3b04 	str.w	r3, [r0], #4
  401c6c:	3a04      	subs	r2, #4
  401c6e:	d2f9      	bcs.n	401c64 <memcpy+0xc0>
  401c70:	3204      	adds	r2, #4
  401c72:	d008      	beq.n	401c86 <memcpy+0xe2>
  401c74:	07d2      	lsls	r2, r2, #31
  401c76:	bf1c      	itt	ne
  401c78:	f811 3b01 	ldrbne.w	r3, [r1], #1
  401c7c:	f800 3b01 	strbne.w	r3, [r0], #1
  401c80:	d301      	bcc.n	401c86 <memcpy+0xe2>
  401c82:	880b      	ldrh	r3, [r1, #0]
  401c84:	8003      	strh	r3, [r0, #0]
  401c86:	4660      	mov	r0, ip
  401c88:	4770      	bx	lr
  401c8a:	bf00      	nop
  401c8c:	2a08      	cmp	r2, #8
  401c8e:	d313      	bcc.n	401cb8 <memcpy+0x114>
  401c90:	078b      	lsls	r3, r1, #30
  401c92:	d08d      	beq.n	401bb0 <memcpy+0xc>
  401c94:	f010 0303 	ands.w	r3, r0, #3
  401c98:	d08a      	beq.n	401bb0 <memcpy+0xc>
  401c9a:	f1c3 0304 	rsb	r3, r3, #4
  401c9e:	1ad2      	subs	r2, r2, r3
  401ca0:	07db      	lsls	r3, r3, #31
  401ca2:	bf1c      	itt	ne
  401ca4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  401ca8:	f800 3b01 	strbne.w	r3, [r0], #1
  401cac:	d380      	bcc.n	401bb0 <memcpy+0xc>
  401cae:	f831 3b02 	ldrh.w	r3, [r1], #2
  401cb2:	f820 3b02 	strh.w	r3, [r0], #2
  401cb6:	e77b      	b.n	401bb0 <memcpy+0xc>
  401cb8:	3a04      	subs	r2, #4
  401cba:	d3d9      	bcc.n	401c70 <memcpy+0xcc>
  401cbc:	3a01      	subs	r2, #1
  401cbe:	f811 3b01 	ldrb.w	r3, [r1], #1
  401cc2:	f800 3b01 	strb.w	r3, [r0], #1
  401cc6:	d2f9      	bcs.n	401cbc <memcpy+0x118>
  401cc8:	780b      	ldrb	r3, [r1, #0]
  401cca:	7003      	strb	r3, [r0, #0]
  401ccc:	784b      	ldrb	r3, [r1, #1]
  401cce:	7043      	strb	r3, [r0, #1]
  401cd0:	788b      	ldrb	r3, [r1, #2]
  401cd2:	7083      	strb	r3, [r0, #2]
  401cd4:	4660      	mov	r0, ip
  401cd6:	4770      	bx	lr

00401cd8 <memset>:
  401cd8:	b470      	push	{r4, r5, r6}
  401cda:	0786      	lsls	r6, r0, #30
  401cdc:	d046      	beq.n	401d6c <memset+0x94>
  401cde:	1e54      	subs	r4, r2, #1
  401ce0:	2a00      	cmp	r2, #0
  401ce2:	d041      	beq.n	401d68 <memset+0x90>
  401ce4:	b2ca      	uxtb	r2, r1
  401ce6:	4603      	mov	r3, r0
  401ce8:	e002      	b.n	401cf0 <memset+0x18>
  401cea:	f114 34ff 	adds.w	r4, r4, #4294967295
  401cee:	d33b      	bcc.n	401d68 <memset+0x90>
  401cf0:	f803 2b01 	strb.w	r2, [r3], #1
  401cf4:	079d      	lsls	r5, r3, #30
  401cf6:	d1f8      	bne.n	401cea <memset+0x12>
  401cf8:	2c03      	cmp	r4, #3
  401cfa:	d92e      	bls.n	401d5a <memset+0x82>
  401cfc:	b2cd      	uxtb	r5, r1
  401cfe:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401d02:	2c0f      	cmp	r4, #15
  401d04:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401d08:	d919      	bls.n	401d3e <memset+0x66>
  401d0a:	f103 0210 	add.w	r2, r3, #16
  401d0e:	4626      	mov	r6, r4
  401d10:	3e10      	subs	r6, #16
  401d12:	2e0f      	cmp	r6, #15
  401d14:	f842 5c10 	str.w	r5, [r2, #-16]
  401d18:	f842 5c0c 	str.w	r5, [r2, #-12]
  401d1c:	f842 5c08 	str.w	r5, [r2, #-8]
  401d20:	f842 5c04 	str.w	r5, [r2, #-4]
  401d24:	f102 0210 	add.w	r2, r2, #16
  401d28:	d8f2      	bhi.n	401d10 <memset+0x38>
  401d2a:	f1a4 0210 	sub.w	r2, r4, #16
  401d2e:	f022 020f 	bic.w	r2, r2, #15
  401d32:	f004 040f 	and.w	r4, r4, #15
  401d36:	3210      	adds	r2, #16
  401d38:	2c03      	cmp	r4, #3
  401d3a:	4413      	add	r3, r2
  401d3c:	d90d      	bls.n	401d5a <memset+0x82>
  401d3e:	461e      	mov	r6, r3
  401d40:	4622      	mov	r2, r4
  401d42:	3a04      	subs	r2, #4
  401d44:	2a03      	cmp	r2, #3
  401d46:	f846 5b04 	str.w	r5, [r6], #4
  401d4a:	d8fa      	bhi.n	401d42 <memset+0x6a>
  401d4c:	1f22      	subs	r2, r4, #4
  401d4e:	f022 0203 	bic.w	r2, r2, #3
  401d52:	3204      	adds	r2, #4
  401d54:	4413      	add	r3, r2
  401d56:	f004 0403 	and.w	r4, r4, #3
  401d5a:	b12c      	cbz	r4, 401d68 <memset+0x90>
  401d5c:	b2c9      	uxtb	r1, r1
  401d5e:	441c      	add	r4, r3
  401d60:	f803 1b01 	strb.w	r1, [r3], #1
  401d64:	429c      	cmp	r4, r3
  401d66:	d1fb      	bne.n	401d60 <memset+0x88>
  401d68:	bc70      	pop	{r4, r5, r6}
  401d6a:	4770      	bx	lr
  401d6c:	4614      	mov	r4, r2
  401d6e:	4603      	mov	r3, r0
  401d70:	e7c2      	b.n	401cf8 <memset+0x20>
  401d72:	bf00      	nop

00401d74 <setbuf>:
  401d74:	2900      	cmp	r1, #0
  401d76:	bf0c      	ite	eq
  401d78:	2202      	moveq	r2, #2
  401d7a:	2200      	movne	r2, #0
  401d7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401d80:	f000 b800 	b.w	401d84 <setvbuf>

00401d84 <setvbuf>:
  401d84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401d88:	4c61      	ldr	r4, [pc, #388]	; (401f10 <setvbuf+0x18c>)
  401d8a:	6825      	ldr	r5, [r4, #0]
  401d8c:	b083      	sub	sp, #12
  401d8e:	4604      	mov	r4, r0
  401d90:	460f      	mov	r7, r1
  401d92:	4690      	mov	r8, r2
  401d94:	461e      	mov	r6, r3
  401d96:	b115      	cbz	r5, 401d9e <setvbuf+0x1a>
  401d98:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401d9a:	2b00      	cmp	r3, #0
  401d9c:	d064      	beq.n	401e68 <setvbuf+0xe4>
  401d9e:	f1b8 0f02 	cmp.w	r8, #2
  401da2:	d006      	beq.n	401db2 <setvbuf+0x2e>
  401da4:	f1b8 0f01 	cmp.w	r8, #1
  401da8:	f200 809f 	bhi.w	401eea <setvbuf+0x166>
  401dac:	2e00      	cmp	r6, #0
  401dae:	f2c0 809c 	blt.w	401eea <setvbuf+0x166>
  401db2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401db4:	07d8      	lsls	r0, r3, #31
  401db6:	d534      	bpl.n	401e22 <setvbuf+0x9e>
  401db8:	4621      	mov	r1, r4
  401dba:	4628      	mov	r0, r5
  401dbc:	f003 fa9a 	bl	4052f4 <_fflush_r>
  401dc0:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401dc2:	b141      	cbz	r1, 401dd6 <setvbuf+0x52>
  401dc4:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401dc8:	4299      	cmp	r1, r3
  401dca:	d002      	beq.n	401dd2 <setvbuf+0x4e>
  401dcc:	4628      	mov	r0, r5
  401dce:	f003 fc0f 	bl	4055f0 <_free_r>
  401dd2:	2300      	movs	r3, #0
  401dd4:	6323      	str	r3, [r4, #48]	; 0x30
  401dd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401dda:	2200      	movs	r2, #0
  401ddc:	61a2      	str	r2, [r4, #24]
  401dde:	6062      	str	r2, [r4, #4]
  401de0:	061a      	lsls	r2, r3, #24
  401de2:	d43a      	bmi.n	401e5a <setvbuf+0xd6>
  401de4:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  401de8:	f023 0303 	bic.w	r3, r3, #3
  401dec:	f1b8 0f02 	cmp.w	r8, #2
  401df0:	81a3      	strh	r3, [r4, #12]
  401df2:	d01d      	beq.n	401e30 <setvbuf+0xac>
  401df4:	ab01      	add	r3, sp, #4
  401df6:	466a      	mov	r2, sp
  401df8:	4621      	mov	r1, r4
  401dfa:	4628      	mov	r0, r5
  401dfc:	f003 fea4 	bl	405b48 <__swhatbuf_r>
  401e00:	89a3      	ldrh	r3, [r4, #12]
  401e02:	4318      	orrs	r0, r3
  401e04:	81a0      	strh	r0, [r4, #12]
  401e06:	2e00      	cmp	r6, #0
  401e08:	d132      	bne.n	401e70 <setvbuf+0xec>
  401e0a:	9e00      	ldr	r6, [sp, #0]
  401e0c:	4630      	mov	r0, r6
  401e0e:	f003 ff13 	bl	405c38 <malloc>
  401e12:	4607      	mov	r7, r0
  401e14:	2800      	cmp	r0, #0
  401e16:	d06b      	beq.n	401ef0 <setvbuf+0x16c>
  401e18:	89a3      	ldrh	r3, [r4, #12]
  401e1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401e1e:	81a3      	strh	r3, [r4, #12]
  401e20:	e028      	b.n	401e74 <setvbuf+0xf0>
  401e22:	89a3      	ldrh	r3, [r4, #12]
  401e24:	0599      	lsls	r1, r3, #22
  401e26:	d4c7      	bmi.n	401db8 <setvbuf+0x34>
  401e28:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401e2a:	f003 fe89 	bl	405b40 <__retarget_lock_acquire_recursive>
  401e2e:	e7c3      	b.n	401db8 <setvbuf+0x34>
  401e30:	2500      	movs	r5, #0
  401e32:	6e61      	ldr	r1, [r4, #100]	; 0x64
  401e34:	2600      	movs	r6, #0
  401e36:	f104 0243 	add.w	r2, r4, #67	; 0x43
  401e3a:	f043 0302 	orr.w	r3, r3, #2
  401e3e:	2001      	movs	r0, #1
  401e40:	60a6      	str	r6, [r4, #8]
  401e42:	07ce      	lsls	r6, r1, #31
  401e44:	81a3      	strh	r3, [r4, #12]
  401e46:	6022      	str	r2, [r4, #0]
  401e48:	6122      	str	r2, [r4, #16]
  401e4a:	6160      	str	r0, [r4, #20]
  401e4c:	d401      	bmi.n	401e52 <setvbuf+0xce>
  401e4e:	0598      	lsls	r0, r3, #22
  401e50:	d53e      	bpl.n	401ed0 <setvbuf+0x14c>
  401e52:	4628      	mov	r0, r5
  401e54:	b003      	add	sp, #12
  401e56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401e5a:	6921      	ldr	r1, [r4, #16]
  401e5c:	4628      	mov	r0, r5
  401e5e:	f003 fbc7 	bl	4055f0 <_free_r>
  401e62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401e66:	e7bd      	b.n	401de4 <setvbuf+0x60>
  401e68:	4628      	mov	r0, r5
  401e6a:	f003 fa9b 	bl	4053a4 <__sinit>
  401e6e:	e796      	b.n	401d9e <setvbuf+0x1a>
  401e70:	2f00      	cmp	r7, #0
  401e72:	d0cb      	beq.n	401e0c <setvbuf+0x88>
  401e74:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401e76:	2b00      	cmp	r3, #0
  401e78:	d033      	beq.n	401ee2 <setvbuf+0x15e>
  401e7a:	9b00      	ldr	r3, [sp, #0]
  401e7c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  401e80:	6027      	str	r7, [r4, #0]
  401e82:	429e      	cmp	r6, r3
  401e84:	bf1c      	itt	ne
  401e86:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  401e8a:	81a2      	strhne	r2, [r4, #12]
  401e8c:	f1b8 0f01 	cmp.w	r8, #1
  401e90:	bf04      	itt	eq
  401e92:	f042 0201 	orreq.w	r2, r2, #1
  401e96:	81a2      	strheq	r2, [r4, #12]
  401e98:	b292      	uxth	r2, r2
  401e9a:	f012 0308 	ands.w	r3, r2, #8
  401e9e:	6127      	str	r7, [r4, #16]
  401ea0:	6166      	str	r6, [r4, #20]
  401ea2:	d00e      	beq.n	401ec2 <setvbuf+0x13e>
  401ea4:	07d1      	lsls	r1, r2, #31
  401ea6:	d51a      	bpl.n	401ede <setvbuf+0x15a>
  401ea8:	6e65      	ldr	r5, [r4, #100]	; 0x64
  401eaa:	4276      	negs	r6, r6
  401eac:	2300      	movs	r3, #0
  401eae:	f015 0501 	ands.w	r5, r5, #1
  401eb2:	61a6      	str	r6, [r4, #24]
  401eb4:	60a3      	str	r3, [r4, #8]
  401eb6:	d009      	beq.n	401ecc <setvbuf+0x148>
  401eb8:	2500      	movs	r5, #0
  401eba:	4628      	mov	r0, r5
  401ebc:	b003      	add	sp, #12
  401ebe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401ec2:	60a3      	str	r3, [r4, #8]
  401ec4:	6e65      	ldr	r5, [r4, #100]	; 0x64
  401ec6:	f015 0501 	ands.w	r5, r5, #1
  401eca:	d1f5      	bne.n	401eb8 <setvbuf+0x134>
  401ecc:	0593      	lsls	r3, r2, #22
  401ece:	d4c0      	bmi.n	401e52 <setvbuf+0xce>
  401ed0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401ed2:	f003 fe37 	bl	405b44 <__retarget_lock_release_recursive>
  401ed6:	4628      	mov	r0, r5
  401ed8:	b003      	add	sp, #12
  401eda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401ede:	60a6      	str	r6, [r4, #8]
  401ee0:	e7f0      	b.n	401ec4 <setvbuf+0x140>
  401ee2:	4628      	mov	r0, r5
  401ee4:	f003 fa5e 	bl	4053a4 <__sinit>
  401ee8:	e7c7      	b.n	401e7a <setvbuf+0xf6>
  401eea:	f04f 35ff 	mov.w	r5, #4294967295
  401eee:	e7b0      	b.n	401e52 <setvbuf+0xce>
  401ef0:	f8dd 9000 	ldr.w	r9, [sp]
  401ef4:	45b1      	cmp	r9, r6
  401ef6:	d004      	beq.n	401f02 <setvbuf+0x17e>
  401ef8:	4648      	mov	r0, r9
  401efa:	f003 fe9d 	bl	405c38 <malloc>
  401efe:	4607      	mov	r7, r0
  401f00:	b920      	cbnz	r0, 401f0c <setvbuf+0x188>
  401f02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401f06:	f04f 35ff 	mov.w	r5, #4294967295
  401f0a:	e792      	b.n	401e32 <setvbuf+0xae>
  401f0c:	464e      	mov	r6, r9
  401f0e:	e783      	b.n	401e18 <setvbuf+0x94>
  401f10:	20400008 	.word	0x20400008

00401f14 <sprintf>:
  401f14:	b40e      	push	{r1, r2, r3}
  401f16:	b5f0      	push	{r4, r5, r6, r7, lr}
  401f18:	b09c      	sub	sp, #112	; 0x70
  401f1a:	ab21      	add	r3, sp, #132	; 0x84
  401f1c:	490f      	ldr	r1, [pc, #60]	; (401f5c <sprintf+0x48>)
  401f1e:	f853 2b04 	ldr.w	r2, [r3], #4
  401f22:	9301      	str	r3, [sp, #4]
  401f24:	4605      	mov	r5, r0
  401f26:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401f2a:	6808      	ldr	r0, [r1, #0]
  401f2c:	9502      	str	r5, [sp, #8]
  401f2e:	f44f 7702 	mov.w	r7, #520	; 0x208
  401f32:	f64f 76ff 	movw	r6, #65535	; 0xffff
  401f36:	a902      	add	r1, sp, #8
  401f38:	9506      	str	r5, [sp, #24]
  401f3a:	f8ad 7014 	strh.w	r7, [sp, #20]
  401f3e:	9404      	str	r4, [sp, #16]
  401f40:	9407      	str	r4, [sp, #28]
  401f42:	f8ad 6016 	strh.w	r6, [sp, #22]
  401f46:	f000 f80b 	bl	401f60 <_svfprintf_r>
  401f4a:	9b02      	ldr	r3, [sp, #8]
  401f4c:	2200      	movs	r2, #0
  401f4e:	701a      	strb	r2, [r3, #0]
  401f50:	b01c      	add	sp, #112	; 0x70
  401f52:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401f56:	b003      	add	sp, #12
  401f58:	4770      	bx	lr
  401f5a:	bf00      	nop
  401f5c:	20400008 	.word	0x20400008

00401f60 <_svfprintf_r>:
  401f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401f64:	b0c3      	sub	sp, #268	; 0x10c
  401f66:	460c      	mov	r4, r1
  401f68:	910b      	str	r1, [sp, #44]	; 0x2c
  401f6a:	4692      	mov	sl, r2
  401f6c:	930f      	str	r3, [sp, #60]	; 0x3c
  401f6e:	900c      	str	r0, [sp, #48]	; 0x30
  401f70:	f003 fdd4 	bl	405b1c <_localeconv_r>
  401f74:	6803      	ldr	r3, [r0, #0]
  401f76:	931a      	str	r3, [sp, #104]	; 0x68
  401f78:	4618      	mov	r0, r3
  401f7a:	f004 ff01 	bl	406d80 <strlen>
  401f7e:	89a3      	ldrh	r3, [r4, #12]
  401f80:	9019      	str	r0, [sp, #100]	; 0x64
  401f82:	0619      	lsls	r1, r3, #24
  401f84:	d503      	bpl.n	401f8e <_svfprintf_r+0x2e>
  401f86:	6923      	ldr	r3, [r4, #16]
  401f88:	2b00      	cmp	r3, #0
  401f8a:	f001 8003 	beq.w	402f94 <_svfprintf_r+0x1034>
  401f8e:	2300      	movs	r3, #0
  401f90:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  401f94:	9313      	str	r3, [sp, #76]	; 0x4c
  401f96:	9315      	str	r3, [sp, #84]	; 0x54
  401f98:	9314      	str	r3, [sp, #80]	; 0x50
  401f9a:	9327      	str	r3, [sp, #156]	; 0x9c
  401f9c:	9326      	str	r3, [sp, #152]	; 0x98
  401f9e:	9318      	str	r3, [sp, #96]	; 0x60
  401fa0:	931b      	str	r3, [sp, #108]	; 0x6c
  401fa2:	9309      	str	r3, [sp, #36]	; 0x24
  401fa4:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  401fa8:	46c8      	mov	r8, r9
  401faa:	9316      	str	r3, [sp, #88]	; 0x58
  401fac:	9317      	str	r3, [sp, #92]	; 0x5c
  401fae:	f89a 3000 	ldrb.w	r3, [sl]
  401fb2:	4654      	mov	r4, sl
  401fb4:	b1e3      	cbz	r3, 401ff0 <_svfprintf_r+0x90>
  401fb6:	2b25      	cmp	r3, #37	; 0x25
  401fb8:	d102      	bne.n	401fc0 <_svfprintf_r+0x60>
  401fba:	e019      	b.n	401ff0 <_svfprintf_r+0x90>
  401fbc:	2b25      	cmp	r3, #37	; 0x25
  401fbe:	d003      	beq.n	401fc8 <_svfprintf_r+0x68>
  401fc0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401fc4:	2b00      	cmp	r3, #0
  401fc6:	d1f9      	bne.n	401fbc <_svfprintf_r+0x5c>
  401fc8:	eba4 050a 	sub.w	r5, r4, sl
  401fcc:	b185      	cbz	r5, 401ff0 <_svfprintf_r+0x90>
  401fce:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401fd0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401fd2:	f8c8 a000 	str.w	sl, [r8]
  401fd6:	3301      	adds	r3, #1
  401fd8:	442a      	add	r2, r5
  401fda:	2b07      	cmp	r3, #7
  401fdc:	f8c8 5004 	str.w	r5, [r8, #4]
  401fe0:	9227      	str	r2, [sp, #156]	; 0x9c
  401fe2:	9326      	str	r3, [sp, #152]	; 0x98
  401fe4:	dc7f      	bgt.n	4020e6 <_svfprintf_r+0x186>
  401fe6:	f108 0808 	add.w	r8, r8, #8
  401fea:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401fec:	442b      	add	r3, r5
  401fee:	9309      	str	r3, [sp, #36]	; 0x24
  401ff0:	7823      	ldrb	r3, [r4, #0]
  401ff2:	2b00      	cmp	r3, #0
  401ff4:	d07f      	beq.n	4020f6 <_svfprintf_r+0x196>
  401ff6:	2300      	movs	r3, #0
  401ff8:	461a      	mov	r2, r3
  401ffa:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401ffe:	4619      	mov	r1, r3
  402000:	930d      	str	r3, [sp, #52]	; 0x34
  402002:	469b      	mov	fp, r3
  402004:	f04f 30ff 	mov.w	r0, #4294967295
  402008:	7863      	ldrb	r3, [r4, #1]
  40200a:	900a      	str	r0, [sp, #40]	; 0x28
  40200c:	f104 0a01 	add.w	sl, r4, #1
  402010:	f10a 0a01 	add.w	sl, sl, #1
  402014:	f1a3 0020 	sub.w	r0, r3, #32
  402018:	2858      	cmp	r0, #88	; 0x58
  40201a:	f200 83c1 	bhi.w	4027a0 <_svfprintf_r+0x840>
  40201e:	e8df f010 	tbh	[pc, r0, lsl #1]
  402022:	0238      	.short	0x0238
  402024:	03bf03bf 	.word	0x03bf03bf
  402028:	03bf0240 	.word	0x03bf0240
  40202c:	03bf03bf 	.word	0x03bf03bf
  402030:	03bf03bf 	.word	0x03bf03bf
  402034:	024503bf 	.word	0x024503bf
  402038:	03bf0203 	.word	0x03bf0203
  40203c:	026b005d 	.word	0x026b005d
  402040:	028603bf 	.word	0x028603bf
  402044:	039d039d 	.word	0x039d039d
  402048:	039d039d 	.word	0x039d039d
  40204c:	039d039d 	.word	0x039d039d
  402050:	039d039d 	.word	0x039d039d
  402054:	03bf039d 	.word	0x03bf039d
  402058:	03bf03bf 	.word	0x03bf03bf
  40205c:	03bf03bf 	.word	0x03bf03bf
  402060:	03bf03bf 	.word	0x03bf03bf
  402064:	03bf03bf 	.word	0x03bf03bf
  402068:	033703bf 	.word	0x033703bf
  40206c:	03bf0357 	.word	0x03bf0357
  402070:	03bf0357 	.word	0x03bf0357
  402074:	03bf03bf 	.word	0x03bf03bf
  402078:	039803bf 	.word	0x039803bf
  40207c:	03bf03bf 	.word	0x03bf03bf
  402080:	03bf03ad 	.word	0x03bf03ad
  402084:	03bf03bf 	.word	0x03bf03bf
  402088:	03bf03bf 	.word	0x03bf03bf
  40208c:	03bf0259 	.word	0x03bf0259
  402090:	031e03bf 	.word	0x031e03bf
  402094:	03bf03bf 	.word	0x03bf03bf
  402098:	03bf03bf 	.word	0x03bf03bf
  40209c:	03bf03bf 	.word	0x03bf03bf
  4020a0:	03bf03bf 	.word	0x03bf03bf
  4020a4:	03bf03bf 	.word	0x03bf03bf
  4020a8:	02db02c6 	.word	0x02db02c6
  4020ac:	03570357 	.word	0x03570357
  4020b0:	028b0357 	.word	0x028b0357
  4020b4:	03bf02db 	.word	0x03bf02db
  4020b8:	029003bf 	.word	0x029003bf
  4020bc:	029d03bf 	.word	0x029d03bf
  4020c0:	02b401cc 	.word	0x02b401cc
  4020c4:	03bf0208 	.word	0x03bf0208
  4020c8:	03bf01e1 	.word	0x03bf01e1
  4020cc:	03bf007e 	.word	0x03bf007e
  4020d0:	020d03bf 	.word	0x020d03bf
  4020d4:	980d      	ldr	r0, [sp, #52]	; 0x34
  4020d6:	930f      	str	r3, [sp, #60]	; 0x3c
  4020d8:	4240      	negs	r0, r0
  4020da:	900d      	str	r0, [sp, #52]	; 0x34
  4020dc:	f04b 0b04 	orr.w	fp, fp, #4
  4020e0:	f89a 3000 	ldrb.w	r3, [sl]
  4020e4:	e794      	b.n	402010 <_svfprintf_r+0xb0>
  4020e6:	aa25      	add	r2, sp, #148	; 0x94
  4020e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4020ea:	980c      	ldr	r0, [sp, #48]	; 0x30
  4020ec:	f004 feb6 	bl	406e5c <__ssprint_r>
  4020f0:	b940      	cbnz	r0, 402104 <_svfprintf_r+0x1a4>
  4020f2:	46c8      	mov	r8, r9
  4020f4:	e779      	b.n	401fea <_svfprintf_r+0x8a>
  4020f6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4020f8:	b123      	cbz	r3, 402104 <_svfprintf_r+0x1a4>
  4020fa:	980c      	ldr	r0, [sp, #48]	; 0x30
  4020fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4020fe:	aa25      	add	r2, sp, #148	; 0x94
  402100:	f004 feac 	bl	406e5c <__ssprint_r>
  402104:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402106:	899b      	ldrh	r3, [r3, #12]
  402108:	f013 0f40 	tst.w	r3, #64	; 0x40
  40210c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40210e:	bf18      	it	ne
  402110:	f04f 33ff 	movne.w	r3, #4294967295
  402114:	9309      	str	r3, [sp, #36]	; 0x24
  402116:	9809      	ldr	r0, [sp, #36]	; 0x24
  402118:	b043      	add	sp, #268	; 0x10c
  40211a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40211e:	f01b 0f20 	tst.w	fp, #32
  402122:	9311      	str	r3, [sp, #68]	; 0x44
  402124:	f040 81dd 	bne.w	4024e2 <_svfprintf_r+0x582>
  402128:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40212a:	f01b 0f10 	tst.w	fp, #16
  40212e:	4613      	mov	r3, r2
  402130:	f040 856e 	bne.w	402c10 <_svfprintf_r+0xcb0>
  402134:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402138:	f000 856a 	beq.w	402c10 <_svfprintf_r+0xcb0>
  40213c:	8814      	ldrh	r4, [r2, #0]
  40213e:	3204      	adds	r2, #4
  402140:	2500      	movs	r5, #0
  402142:	2301      	movs	r3, #1
  402144:	920f      	str	r2, [sp, #60]	; 0x3c
  402146:	2700      	movs	r7, #0
  402148:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40214c:	990a      	ldr	r1, [sp, #40]	; 0x28
  40214e:	1c4a      	adds	r2, r1, #1
  402150:	f000 8265 	beq.w	40261e <_svfprintf_r+0x6be>
  402154:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  402158:	9207      	str	r2, [sp, #28]
  40215a:	ea54 0205 	orrs.w	r2, r4, r5
  40215e:	f040 8264 	bne.w	40262a <_svfprintf_r+0x6ca>
  402162:	2900      	cmp	r1, #0
  402164:	f040 843c 	bne.w	4029e0 <_svfprintf_r+0xa80>
  402168:	2b00      	cmp	r3, #0
  40216a:	f040 84d7 	bne.w	402b1c <_svfprintf_r+0xbbc>
  40216e:	f01b 0301 	ands.w	r3, fp, #1
  402172:	930e      	str	r3, [sp, #56]	; 0x38
  402174:	f000 8604 	beq.w	402d80 <_svfprintf_r+0xe20>
  402178:	ae42      	add	r6, sp, #264	; 0x108
  40217a:	2330      	movs	r3, #48	; 0x30
  40217c:	f806 3d41 	strb.w	r3, [r6, #-65]!
  402180:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402182:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402184:	4293      	cmp	r3, r2
  402186:	bfb8      	it	lt
  402188:	4613      	movlt	r3, r2
  40218a:	9308      	str	r3, [sp, #32]
  40218c:	2300      	movs	r3, #0
  40218e:	9312      	str	r3, [sp, #72]	; 0x48
  402190:	b117      	cbz	r7, 402198 <_svfprintf_r+0x238>
  402192:	9b08      	ldr	r3, [sp, #32]
  402194:	3301      	adds	r3, #1
  402196:	9308      	str	r3, [sp, #32]
  402198:	9b07      	ldr	r3, [sp, #28]
  40219a:	f013 0302 	ands.w	r3, r3, #2
  40219e:	9310      	str	r3, [sp, #64]	; 0x40
  4021a0:	d002      	beq.n	4021a8 <_svfprintf_r+0x248>
  4021a2:	9b08      	ldr	r3, [sp, #32]
  4021a4:	3302      	adds	r3, #2
  4021a6:	9308      	str	r3, [sp, #32]
  4021a8:	9b07      	ldr	r3, [sp, #28]
  4021aa:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4021ae:	f040 830e 	bne.w	4027ce <_svfprintf_r+0x86e>
  4021b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4021b4:	9a08      	ldr	r2, [sp, #32]
  4021b6:	eba3 0b02 	sub.w	fp, r3, r2
  4021ba:	f1bb 0f00 	cmp.w	fp, #0
  4021be:	f340 8306 	ble.w	4027ce <_svfprintf_r+0x86e>
  4021c2:	f1bb 0f10 	cmp.w	fp, #16
  4021c6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4021c8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4021ca:	dd29      	ble.n	402220 <_svfprintf_r+0x2c0>
  4021cc:	4643      	mov	r3, r8
  4021ce:	4621      	mov	r1, r4
  4021d0:	46a8      	mov	r8, r5
  4021d2:	2710      	movs	r7, #16
  4021d4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4021d6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4021d8:	e006      	b.n	4021e8 <_svfprintf_r+0x288>
  4021da:	f1ab 0b10 	sub.w	fp, fp, #16
  4021de:	f1bb 0f10 	cmp.w	fp, #16
  4021e2:	f103 0308 	add.w	r3, r3, #8
  4021e6:	dd18      	ble.n	40221a <_svfprintf_r+0x2ba>
  4021e8:	3201      	adds	r2, #1
  4021ea:	48b7      	ldr	r0, [pc, #732]	; (4024c8 <_svfprintf_r+0x568>)
  4021ec:	9226      	str	r2, [sp, #152]	; 0x98
  4021ee:	3110      	adds	r1, #16
  4021f0:	2a07      	cmp	r2, #7
  4021f2:	9127      	str	r1, [sp, #156]	; 0x9c
  4021f4:	e883 0081 	stmia.w	r3, {r0, r7}
  4021f8:	ddef      	ble.n	4021da <_svfprintf_r+0x27a>
  4021fa:	aa25      	add	r2, sp, #148	; 0x94
  4021fc:	4629      	mov	r1, r5
  4021fe:	4620      	mov	r0, r4
  402200:	f004 fe2c 	bl	406e5c <__ssprint_r>
  402204:	2800      	cmp	r0, #0
  402206:	f47f af7d 	bne.w	402104 <_svfprintf_r+0x1a4>
  40220a:	f1ab 0b10 	sub.w	fp, fp, #16
  40220e:	f1bb 0f10 	cmp.w	fp, #16
  402212:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402214:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402216:	464b      	mov	r3, r9
  402218:	dce6      	bgt.n	4021e8 <_svfprintf_r+0x288>
  40221a:	4645      	mov	r5, r8
  40221c:	460c      	mov	r4, r1
  40221e:	4698      	mov	r8, r3
  402220:	3201      	adds	r2, #1
  402222:	4ba9      	ldr	r3, [pc, #676]	; (4024c8 <_svfprintf_r+0x568>)
  402224:	9226      	str	r2, [sp, #152]	; 0x98
  402226:	445c      	add	r4, fp
  402228:	2a07      	cmp	r2, #7
  40222a:	9427      	str	r4, [sp, #156]	; 0x9c
  40222c:	e888 0808 	stmia.w	r8, {r3, fp}
  402230:	f300 8498 	bgt.w	402b64 <_svfprintf_r+0xc04>
  402234:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402238:	f108 0808 	add.w	r8, r8, #8
  40223c:	b177      	cbz	r7, 40225c <_svfprintf_r+0x2fc>
  40223e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402240:	3301      	adds	r3, #1
  402242:	3401      	adds	r4, #1
  402244:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  402248:	2201      	movs	r2, #1
  40224a:	2b07      	cmp	r3, #7
  40224c:	9427      	str	r4, [sp, #156]	; 0x9c
  40224e:	9326      	str	r3, [sp, #152]	; 0x98
  402250:	e888 0006 	stmia.w	r8, {r1, r2}
  402254:	f300 83db 	bgt.w	402a0e <_svfprintf_r+0xaae>
  402258:	f108 0808 	add.w	r8, r8, #8
  40225c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40225e:	b16b      	cbz	r3, 40227c <_svfprintf_r+0x31c>
  402260:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402262:	3301      	adds	r3, #1
  402264:	3402      	adds	r4, #2
  402266:	a91e      	add	r1, sp, #120	; 0x78
  402268:	2202      	movs	r2, #2
  40226a:	2b07      	cmp	r3, #7
  40226c:	9427      	str	r4, [sp, #156]	; 0x9c
  40226e:	9326      	str	r3, [sp, #152]	; 0x98
  402270:	e888 0006 	stmia.w	r8, {r1, r2}
  402274:	f300 83d6 	bgt.w	402a24 <_svfprintf_r+0xac4>
  402278:	f108 0808 	add.w	r8, r8, #8
  40227c:	2d80      	cmp	r5, #128	; 0x80
  40227e:	f000 8315 	beq.w	4028ac <_svfprintf_r+0x94c>
  402282:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402284:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402286:	1a9f      	subs	r7, r3, r2
  402288:	2f00      	cmp	r7, #0
  40228a:	dd36      	ble.n	4022fa <_svfprintf_r+0x39a>
  40228c:	2f10      	cmp	r7, #16
  40228e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402290:	4d8e      	ldr	r5, [pc, #568]	; (4024cc <_svfprintf_r+0x56c>)
  402292:	dd27      	ble.n	4022e4 <_svfprintf_r+0x384>
  402294:	4642      	mov	r2, r8
  402296:	4621      	mov	r1, r4
  402298:	46b0      	mov	r8, r6
  40229a:	f04f 0b10 	mov.w	fp, #16
  40229e:	462e      	mov	r6, r5
  4022a0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4022a2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4022a4:	e004      	b.n	4022b0 <_svfprintf_r+0x350>
  4022a6:	3f10      	subs	r7, #16
  4022a8:	2f10      	cmp	r7, #16
  4022aa:	f102 0208 	add.w	r2, r2, #8
  4022ae:	dd15      	ble.n	4022dc <_svfprintf_r+0x37c>
  4022b0:	3301      	adds	r3, #1
  4022b2:	3110      	adds	r1, #16
  4022b4:	2b07      	cmp	r3, #7
  4022b6:	9127      	str	r1, [sp, #156]	; 0x9c
  4022b8:	9326      	str	r3, [sp, #152]	; 0x98
  4022ba:	e882 0840 	stmia.w	r2, {r6, fp}
  4022be:	ddf2      	ble.n	4022a6 <_svfprintf_r+0x346>
  4022c0:	aa25      	add	r2, sp, #148	; 0x94
  4022c2:	4629      	mov	r1, r5
  4022c4:	4620      	mov	r0, r4
  4022c6:	f004 fdc9 	bl	406e5c <__ssprint_r>
  4022ca:	2800      	cmp	r0, #0
  4022cc:	f47f af1a 	bne.w	402104 <_svfprintf_r+0x1a4>
  4022d0:	3f10      	subs	r7, #16
  4022d2:	2f10      	cmp	r7, #16
  4022d4:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4022d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4022d8:	464a      	mov	r2, r9
  4022da:	dce9      	bgt.n	4022b0 <_svfprintf_r+0x350>
  4022dc:	4635      	mov	r5, r6
  4022de:	460c      	mov	r4, r1
  4022e0:	4646      	mov	r6, r8
  4022e2:	4690      	mov	r8, r2
  4022e4:	3301      	adds	r3, #1
  4022e6:	443c      	add	r4, r7
  4022e8:	2b07      	cmp	r3, #7
  4022ea:	9427      	str	r4, [sp, #156]	; 0x9c
  4022ec:	9326      	str	r3, [sp, #152]	; 0x98
  4022ee:	e888 00a0 	stmia.w	r8, {r5, r7}
  4022f2:	f300 8381 	bgt.w	4029f8 <_svfprintf_r+0xa98>
  4022f6:	f108 0808 	add.w	r8, r8, #8
  4022fa:	9b07      	ldr	r3, [sp, #28]
  4022fc:	05df      	lsls	r7, r3, #23
  4022fe:	f100 8268 	bmi.w	4027d2 <_svfprintf_r+0x872>
  402302:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402304:	990e      	ldr	r1, [sp, #56]	; 0x38
  402306:	f8c8 6000 	str.w	r6, [r8]
  40230a:	3301      	adds	r3, #1
  40230c:	440c      	add	r4, r1
  40230e:	2b07      	cmp	r3, #7
  402310:	9427      	str	r4, [sp, #156]	; 0x9c
  402312:	f8c8 1004 	str.w	r1, [r8, #4]
  402316:	9326      	str	r3, [sp, #152]	; 0x98
  402318:	f300 834d 	bgt.w	4029b6 <_svfprintf_r+0xa56>
  40231c:	f108 0808 	add.w	r8, r8, #8
  402320:	9b07      	ldr	r3, [sp, #28]
  402322:	075b      	lsls	r3, r3, #29
  402324:	d53a      	bpl.n	40239c <_svfprintf_r+0x43c>
  402326:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402328:	9a08      	ldr	r2, [sp, #32]
  40232a:	1a9d      	subs	r5, r3, r2
  40232c:	2d00      	cmp	r5, #0
  40232e:	dd35      	ble.n	40239c <_svfprintf_r+0x43c>
  402330:	2d10      	cmp	r5, #16
  402332:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402334:	dd20      	ble.n	402378 <_svfprintf_r+0x418>
  402336:	2610      	movs	r6, #16
  402338:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40233a:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  40233e:	e004      	b.n	40234a <_svfprintf_r+0x3ea>
  402340:	3d10      	subs	r5, #16
  402342:	2d10      	cmp	r5, #16
  402344:	f108 0808 	add.w	r8, r8, #8
  402348:	dd16      	ble.n	402378 <_svfprintf_r+0x418>
  40234a:	3301      	adds	r3, #1
  40234c:	4a5e      	ldr	r2, [pc, #376]	; (4024c8 <_svfprintf_r+0x568>)
  40234e:	9326      	str	r3, [sp, #152]	; 0x98
  402350:	3410      	adds	r4, #16
  402352:	2b07      	cmp	r3, #7
  402354:	9427      	str	r4, [sp, #156]	; 0x9c
  402356:	e888 0044 	stmia.w	r8, {r2, r6}
  40235a:	ddf1      	ble.n	402340 <_svfprintf_r+0x3e0>
  40235c:	aa25      	add	r2, sp, #148	; 0x94
  40235e:	4659      	mov	r1, fp
  402360:	4638      	mov	r0, r7
  402362:	f004 fd7b 	bl	406e5c <__ssprint_r>
  402366:	2800      	cmp	r0, #0
  402368:	f47f aecc 	bne.w	402104 <_svfprintf_r+0x1a4>
  40236c:	3d10      	subs	r5, #16
  40236e:	2d10      	cmp	r5, #16
  402370:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402372:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402374:	46c8      	mov	r8, r9
  402376:	dce8      	bgt.n	40234a <_svfprintf_r+0x3ea>
  402378:	3301      	adds	r3, #1
  40237a:	4a53      	ldr	r2, [pc, #332]	; (4024c8 <_svfprintf_r+0x568>)
  40237c:	9326      	str	r3, [sp, #152]	; 0x98
  40237e:	442c      	add	r4, r5
  402380:	2b07      	cmp	r3, #7
  402382:	9427      	str	r4, [sp, #156]	; 0x9c
  402384:	e888 0024 	stmia.w	r8, {r2, r5}
  402388:	dd08      	ble.n	40239c <_svfprintf_r+0x43c>
  40238a:	aa25      	add	r2, sp, #148	; 0x94
  40238c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40238e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402390:	f004 fd64 	bl	406e5c <__ssprint_r>
  402394:	2800      	cmp	r0, #0
  402396:	f47f aeb5 	bne.w	402104 <_svfprintf_r+0x1a4>
  40239a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40239c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40239e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4023a0:	9908      	ldr	r1, [sp, #32]
  4023a2:	428a      	cmp	r2, r1
  4023a4:	bfac      	ite	ge
  4023a6:	189b      	addge	r3, r3, r2
  4023a8:	185b      	addlt	r3, r3, r1
  4023aa:	9309      	str	r3, [sp, #36]	; 0x24
  4023ac:	2c00      	cmp	r4, #0
  4023ae:	f040 830d 	bne.w	4029cc <_svfprintf_r+0xa6c>
  4023b2:	2300      	movs	r3, #0
  4023b4:	9326      	str	r3, [sp, #152]	; 0x98
  4023b6:	46c8      	mov	r8, r9
  4023b8:	e5f9      	b.n	401fae <_svfprintf_r+0x4e>
  4023ba:	9311      	str	r3, [sp, #68]	; 0x44
  4023bc:	f01b 0320 	ands.w	r3, fp, #32
  4023c0:	f040 81e3 	bne.w	40278a <_svfprintf_r+0x82a>
  4023c4:	f01b 0210 	ands.w	r2, fp, #16
  4023c8:	f040 842e 	bne.w	402c28 <_svfprintf_r+0xcc8>
  4023cc:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4023d0:	f000 842a 	beq.w	402c28 <_svfprintf_r+0xcc8>
  4023d4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4023d6:	4613      	mov	r3, r2
  4023d8:	460a      	mov	r2, r1
  4023da:	3204      	adds	r2, #4
  4023dc:	880c      	ldrh	r4, [r1, #0]
  4023de:	920f      	str	r2, [sp, #60]	; 0x3c
  4023e0:	2500      	movs	r5, #0
  4023e2:	e6b0      	b.n	402146 <_svfprintf_r+0x1e6>
  4023e4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4023e6:	9311      	str	r3, [sp, #68]	; 0x44
  4023e8:	6816      	ldr	r6, [r2, #0]
  4023ea:	2400      	movs	r4, #0
  4023ec:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4023f0:	1d15      	adds	r5, r2, #4
  4023f2:	2e00      	cmp	r6, #0
  4023f4:	f000 86a7 	beq.w	403146 <_svfprintf_r+0x11e6>
  4023f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4023fa:	1c53      	adds	r3, r2, #1
  4023fc:	f000 8609 	beq.w	403012 <_svfprintf_r+0x10b2>
  402400:	4621      	mov	r1, r4
  402402:	4630      	mov	r0, r6
  402404:	f003 feec 	bl	4061e0 <memchr>
  402408:	2800      	cmp	r0, #0
  40240a:	f000 86e1 	beq.w	4031d0 <_svfprintf_r+0x1270>
  40240e:	1b83      	subs	r3, r0, r6
  402410:	930e      	str	r3, [sp, #56]	; 0x38
  402412:	940a      	str	r4, [sp, #40]	; 0x28
  402414:	950f      	str	r5, [sp, #60]	; 0x3c
  402416:	f8cd b01c 	str.w	fp, [sp, #28]
  40241a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40241e:	9308      	str	r3, [sp, #32]
  402420:	9412      	str	r4, [sp, #72]	; 0x48
  402422:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402426:	e6b3      	b.n	402190 <_svfprintf_r+0x230>
  402428:	f89a 3000 	ldrb.w	r3, [sl]
  40242c:	2201      	movs	r2, #1
  40242e:	212b      	movs	r1, #43	; 0x2b
  402430:	e5ee      	b.n	402010 <_svfprintf_r+0xb0>
  402432:	f04b 0b20 	orr.w	fp, fp, #32
  402436:	f89a 3000 	ldrb.w	r3, [sl]
  40243a:	e5e9      	b.n	402010 <_svfprintf_r+0xb0>
  40243c:	9311      	str	r3, [sp, #68]	; 0x44
  40243e:	2a00      	cmp	r2, #0
  402440:	f040 8795 	bne.w	40336e <_svfprintf_r+0x140e>
  402444:	4b22      	ldr	r3, [pc, #136]	; (4024d0 <_svfprintf_r+0x570>)
  402446:	9318      	str	r3, [sp, #96]	; 0x60
  402448:	f01b 0f20 	tst.w	fp, #32
  40244c:	f040 8111 	bne.w	402672 <_svfprintf_r+0x712>
  402450:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402452:	f01b 0f10 	tst.w	fp, #16
  402456:	4613      	mov	r3, r2
  402458:	f040 83e1 	bne.w	402c1e <_svfprintf_r+0xcbe>
  40245c:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402460:	f000 83dd 	beq.w	402c1e <_svfprintf_r+0xcbe>
  402464:	3304      	adds	r3, #4
  402466:	8814      	ldrh	r4, [r2, #0]
  402468:	930f      	str	r3, [sp, #60]	; 0x3c
  40246a:	2500      	movs	r5, #0
  40246c:	f01b 0f01 	tst.w	fp, #1
  402470:	f000 810c 	beq.w	40268c <_svfprintf_r+0x72c>
  402474:	ea54 0305 	orrs.w	r3, r4, r5
  402478:	f000 8108 	beq.w	40268c <_svfprintf_r+0x72c>
  40247c:	2330      	movs	r3, #48	; 0x30
  40247e:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  402482:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  402486:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  40248a:	f04b 0b02 	orr.w	fp, fp, #2
  40248e:	2302      	movs	r3, #2
  402490:	e659      	b.n	402146 <_svfprintf_r+0x1e6>
  402492:	f89a 3000 	ldrb.w	r3, [sl]
  402496:	2900      	cmp	r1, #0
  402498:	f47f adba 	bne.w	402010 <_svfprintf_r+0xb0>
  40249c:	2201      	movs	r2, #1
  40249e:	2120      	movs	r1, #32
  4024a0:	e5b6      	b.n	402010 <_svfprintf_r+0xb0>
  4024a2:	f04b 0b01 	orr.w	fp, fp, #1
  4024a6:	f89a 3000 	ldrb.w	r3, [sl]
  4024aa:	e5b1      	b.n	402010 <_svfprintf_r+0xb0>
  4024ac:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4024ae:	6823      	ldr	r3, [r4, #0]
  4024b0:	930d      	str	r3, [sp, #52]	; 0x34
  4024b2:	4618      	mov	r0, r3
  4024b4:	2800      	cmp	r0, #0
  4024b6:	4623      	mov	r3, r4
  4024b8:	f103 0304 	add.w	r3, r3, #4
  4024bc:	f6ff ae0a 	blt.w	4020d4 <_svfprintf_r+0x174>
  4024c0:	930f      	str	r3, [sp, #60]	; 0x3c
  4024c2:	f89a 3000 	ldrb.w	r3, [sl]
  4024c6:	e5a3      	b.n	402010 <_svfprintf_r+0xb0>
  4024c8:	00408c8c 	.word	0x00408c8c
  4024cc:	00408c9c 	.word	0x00408c9c
  4024d0:	00408c6c 	.word	0x00408c6c
  4024d4:	f04b 0b10 	orr.w	fp, fp, #16
  4024d8:	f01b 0f20 	tst.w	fp, #32
  4024dc:	9311      	str	r3, [sp, #68]	; 0x44
  4024de:	f43f ae23 	beq.w	402128 <_svfprintf_r+0x1c8>
  4024e2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4024e4:	3507      	adds	r5, #7
  4024e6:	f025 0307 	bic.w	r3, r5, #7
  4024ea:	f103 0208 	add.w	r2, r3, #8
  4024ee:	e9d3 4500 	ldrd	r4, r5, [r3]
  4024f2:	920f      	str	r2, [sp, #60]	; 0x3c
  4024f4:	2301      	movs	r3, #1
  4024f6:	e626      	b.n	402146 <_svfprintf_r+0x1e6>
  4024f8:	f89a 3000 	ldrb.w	r3, [sl]
  4024fc:	2b2a      	cmp	r3, #42	; 0x2a
  4024fe:	f10a 0401 	add.w	r4, sl, #1
  402502:	f000 8727 	beq.w	403354 <_svfprintf_r+0x13f4>
  402506:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40250a:	2809      	cmp	r0, #9
  40250c:	46a2      	mov	sl, r4
  40250e:	f200 86ad 	bhi.w	40326c <_svfprintf_r+0x130c>
  402512:	2300      	movs	r3, #0
  402514:	461c      	mov	r4, r3
  402516:	f81a 3b01 	ldrb.w	r3, [sl], #1
  40251a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40251e:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402522:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402526:	2809      	cmp	r0, #9
  402528:	d9f5      	bls.n	402516 <_svfprintf_r+0x5b6>
  40252a:	940a      	str	r4, [sp, #40]	; 0x28
  40252c:	e572      	b.n	402014 <_svfprintf_r+0xb4>
  40252e:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  402532:	f89a 3000 	ldrb.w	r3, [sl]
  402536:	e56b      	b.n	402010 <_svfprintf_r+0xb0>
  402538:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  40253c:	f89a 3000 	ldrb.w	r3, [sl]
  402540:	e566      	b.n	402010 <_svfprintf_r+0xb0>
  402542:	f89a 3000 	ldrb.w	r3, [sl]
  402546:	2b6c      	cmp	r3, #108	; 0x6c
  402548:	bf03      	ittte	eq
  40254a:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40254e:	f04b 0b20 	orreq.w	fp, fp, #32
  402552:	f10a 0a01 	addeq.w	sl, sl, #1
  402556:	f04b 0b10 	orrne.w	fp, fp, #16
  40255a:	e559      	b.n	402010 <_svfprintf_r+0xb0>
  40255c:	2a00      	cmp	r2, #0
  40255e:	f040 8711 	bne.w	403384 <_svfprintf_r+0x1424>
  402562:	f01b 0f20 	tst.w	fp, #32
  402566:	f040 84f9 	bne.w	402f5c <_svfprintf_r+0xffc>
  40256a:	f01b 0f10 	tst.w	fp, #16
  40256e:	f040 84ac 	bne.w	402eca <_svfprintf_r+0xf6a>
  402572:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402576:	f000 84a8 	beq.w	402eca <_svfprintf_r+0xf6a>
  40257a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40257c:	6813      	ldr	r3, [r2, #0]
  40257e:	3204      	adds	r2, #4
  402580:	920f      	str	r2, [sp, #60]	; 0x3c
  402582:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  402586:	801a      	strh	r2, [r3, #0]
  402588:	e511      	b.n	401fae <_svfprintf_r+0x4e>
  40258a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40258c:	4bb3      	ldr	r3, [pc, #716]	; (40285c <_svfprintf_r+0x8fc>)
  40258e:	680c      	ldr	r4, [r1, #0]
  402590:	9318      	str	r3, [sp, #96]	; 0x60
  402592:	2230      	movs	r2, #48	; 0x30
  402594:	2378      	movs	r3, #120	; 0x78
  402596:	3104      	adds	r1, #4
  402598:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  40259c:	9311      	str	r3, [sp, #68]	; 0x44
  40259e:	f04b 0b02 	orr.w	fp, fp, #2
  4025a2:	910f      	str	r1, [sp, #60]	; 0x3c
  4025a4:	2500      	movs	r5, #0
  4025a6:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  4025aa:	2302      	movs	r3, #2
  4025ac:	e5cb      	b.n	402146 <_svfprintf_r+0x1e6>
  4025ae:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4025b0:	9311      	str	r3, [sp, #68]	; 0x44
  4025b2:	680a      	ldr	r2, [r1, #0]
  4025b4:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4025b8:	2300      	movs	r3, #0
  4025ba:	460a      	mov	r2, r1
  4025bc:	461f      	mov	r7, r3
  4025be:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4025c2:	3204      	adds	r2, #4
  4025c4:	2301      	movs	r3, #1
  4025c6:	9308      	str	r3, [sp, #32]
  4025c8:	f8cd b01c 	str.w	fp, [sp, #28]
  4025cc:	970a      	str	r7, [sp, #40]	; 0x28
  4025ce:	9712      	str	r7, [sp, #72]	; 0x48
  4025d0:	920f      	str	r2, [sp, #60]	; 0x3c
  4025d2:	930e      	str	r3, [sp, #56]	; 0x38
  4025d4:	ae28      	add	r6, sp, #160	; 0xa0
  4025d6:	e5df      	b.n	402198 <_svfprintf_r+0x238>
  4025d8:	9311      	str	r3, [sp, #68]	; 0x44
  4025da:	2a00      	cmp	r2, #0
  4025dc:	f040 86ea 	bne.w	4033b4 <_svfprintf_r+0x1454>
  4025e0:	f01b 0f20 	tst.w	fp, #32
  4025e4:	d15d      	bne.n	4026a2 <_svfprintf_r+0x742>
  4025e6:	f01b 0f10 	tst.w	fp, #16
  4025ea:	f040 8308 	bne.w	402bfe <_svfprintf_r+0xc9e>
  4025ee:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4025f2:	f000 8304 	beq.w	402bfe <_svfprintf_r+0xc9e>
  4025f6:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4025f8:	f9b1 4000 	ldrsh.w	r4, [r1]
  4025fc:	3104      	adds	r1, #4
  4025fe:	17e5      	asrs	r5, r4, #31
  402600:	4622      	mov	r2, r4
  402602:	462b      	mov	r3, r5
  402604:	910f      	str	r1, [sp, #60]	; 0x3c
  402606:	2a00      	cmp	r2, #0
  402608:	f173 0300 	sbcs.w	r3, r3, #0
  40260c:	db58      	blt.n	4026c0 <_svfprintf_r+0x760>
  40260e:	990a      	ldr	r1, [sp, #40]	; 0x28
  402610:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402614:	1c4a      	adds	r2, r1, #1
  402616:	f04f 0301 	mov.w	r3, #1
  40261a:	f47f ad9b 	bne.w	402154 <_svfprintf_r+0x1f4>
  40261e:	ea54 0205 	orrs.w	r2, r4, r5
  402622:	f000 81df 	beq.w	4029e4 <_svfprintf_r+0xa84>
  402626:	f8cd b01c 	str.w	fp, [sp, #28]
  40262a:	2b01      	cmp	r3, #1
  40262c:	f000 827b 	beq.w	402b26 <_svfprintf_r+0xbc6>
  402630:	2b02      	cmp	r3, #2
  402632:	f040 8206 	bne.w	402a42 <_svfprintf_r+0xae2>
  402636:	9818      	ldr	r0, [sp, #96]	; 0x60
  402638:	464e      	mov	r6, r9
  40263a:	0923      	lsrs	r3, r4, #4
  40263c:	f004 010f 	and.w	r1, r4, #15
  402640:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402644:	092a      	lsrs	r2, r5, #4
  402646:	461c      	mov	r4, r3
  402648:	4615      	mov	r5, r2
  40264a:	5c43      	ldrb	r3, [r0, r1]
  40264c:	f806 3d01 	strb.w	r3, [r6, #-1]!
  402650:	ea54 0305 	orrs.w	r3, r4, r5
  402654:	d1f1      	bne.n	40263a <_svfprintf_r+0x6da>
  402656:	eba9 0306 	sub.w	r3, r9, r6
  40265a:	930e      	str	r3, [sp, #56]	; 0x38
  40265c:	e590      	b.n	402180 <_svfprintf_r+0x220>
  40265e:	9311      	str	r3, [sp, #68]	; 0x44
  402660:	2a00      	cmp	r2, #0
  402662:	f040 86a3 	bne.w	4033ac <_svfprintf_r+0x144c>
  402666:	4b7e      	ldr	r3, [pc, #504]	; (402860 <_svfprintf_r+0x900>)
  402668:	9318      	str	r3, [sp, #96]	; 0x60
  40266a:	f01b 0f20 	tst.w	fp, #32
  40266e:	f43f aeef 	beq.w	402450 <_svfprintf_r+0x4f0>
  402672:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402674:	3507      	adds	r5, #7
  402676:	f025 0307 	bic.w	r3, r5, #7
  40267a:	f103 0208 	add.w	r2, r3, #8
  40267e:	f01b 0f01 	tst.w	fp, #1
  402682:	920f      	str	r2, [sp, #60]	; 0x3c
  402684:	e9d3 4500 	ldrd	r4, r5, [r3]
  402688:	f47f aef4 	bne.w	402474 <_svfprintf_r+0x514>
  40268c:	2302      	movs	r3, #2
  40268e:	e55a      	b.n	402146 <_svfprintf_r+0x1e6>
  402690:	9311      	str	r3, [sp, #68]	; 0x44
  402692:	2a00      	cmp	r2, #0
  402694:	f040 8686 	bne.w	4033a4 <_svfprintf_r+0x1444>
  402698:	f04b 0b10 	orr.w	fp, fp, #16
  40269c:	f01b 0f20 	tst.w	fp, #32
  4026a0:	d0a1      	beq.n	4025e6 <_svfprintf_r+0x686>
  4026a2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4026a4:	3507      	adds	r5, #7
  4026a6:	f025 0507 	bic.w	r5, r5, #7
  4026aa:	e9d5 2300 	ldrd	r2, r3, [r5]
  4026ae:	2a00      	cmp	r2, #0
  4026b0:	f105 0108 	add.w	r1, r5, #8
  4026b4:	461d      	mov	r5, r3
  4026b6:	f173 0300 	sbcs.w	r3, r3, #0
  4026ba:	910f      	str	r1, [sp, #60]	; 0x3c
  4026bc:	4614      	mov	r4, r2
  4026be:	daa6      	bge.n	40260e <_svfprintf_r+0x6ae>
  4026c0:	272d      	movs	r7, #45	; 0x2d
  4026c2:	4264      	negs	r4, r4
  4026c4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4026c8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4026cc:	2301      	movs	r3, #1
  4026ce:	e53d      	b.n	40214c <_svfprintf_r+0x1ec>
  4026d0:	9311      	str	r3, [sp, #68]	; 0x44
  4026d2:	2a00      	cmp	r2, #0
  4026d4:	f040 8662 	bne.w	40339c <_svfprintf_r+0x143c>
  4026d8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4026da:	3507      	adds	r5, #7
  4026dc:	f025 0307 	bic.w	r3, r5, #7
  4026e0:	f103 0208 	add.w	r2, r3, #8
  4026e4:	920f      	str	r2, [sp, #60]	; 0x3c
  4026e6:	681a      	ldr	r2, [r3, #0]
  4026e8:	9215      	str	r2, [sp, #84]	; 0x54
  4026ea:	685b      	ldr	r3, [r3, #4]
  4026ec:	9314      	str	r3, [sp, #80]	; 0x50
  4026ee:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4026f0:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4026f2:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4026f6:	4628      	mov	r0, r5
  4026f8:	4621      	mov	r1, r4
  4026fa:	f04f 32ff 	mov.w	r2, #4294967295
  4026fe:	4b59      	ldr	r3, [pc, #356]	; (402864 <_svfprintf_r+0x904>)
  402700:	f005 fa7a 	bl	407bf8 <__aeabi_dcmpun>
  402704:	2800      	cmp	r0, #0
  402706:	f040 834a 	bne.w	402d9e <_svfprintf_r+0xe3e>
  40270a:	4628      	mov	r0, r5
  40270c:	4621      	mov	r1, r4
  40270e:	f04f 32ff 	mov.w	r2, #4294967295
  402712:	4b54      	ldr	r3, [pc, #336]	; (402864 <_svfprintf_r+0x904>)
  402714:	f005 fa52 	bl	407bbc <__aeabi_dcmple>
  402718:	2800      	cmp	r0, #0
  40271a:	f040 8340 	bne.w	402d9e <_svfprintf_r+0xe3e>
  40271e:	a815      	add	r0, sp, #84	; 0x54
  402720:	c80d      	ldmia	r0, {r0, r2, r3}
  402722:	9914      	ldr	r1, [sp, #80]	; 0x50
  402724:	f005 fa40 	bl	407ba8 <__aeabi_dcmplt>
  402728:	2800      	cmp	r0, #0
  40272a:	f040 8530 	bne.w	40318e <_svfprintf_r+0x122e>
  40272e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402732:	4e4d      	ldr	r6, [pc, #308]	; (402868 <_svfprintf_r+0x908>)
  402734:	4b4d      	ldr	r3, [pc, #308]	; (40286c <_svfprintf_r+0x90c>)
  402736:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  40273a:	9007      	str	r0, [sp, #28]
  40273c:	9811      	ldr	r0, [sp, #68]	; 0x44
  40273e:	2203      	movs	r2, #3
  402740:	2100      	movs	r1, #0
  402742:	9208      	str	r2, [sp, #32]
  402744:	910a      	str	r1, [sp, #40]	; 0x28
  402746:	2847      	cmp	r0, #71	; 0x47
  402748:	bfd8      	it	le
  40274a:	461e      	movle	r6, r3
  40274c:	920e      	str	r2, [sp, #56]	; 0x38
  40274e:	9112      	str	r1, [sp, #72]	; 0x48
  402750:	e51e      	b.n	402190 <_svfprintf_r+0x230>
  402752:	f04b 0b08 	orr.w	fp, fp, #8
  402756:	f89a 3000 	ldrb.w	r3, [sl]
  40275a:	e459      	b.n	402010 <_svfprintf_r+0xb0>
  40275c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402760:	2300      	movs	r3, #0
  402762:	461c      	mov	r4, r3
  402764:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402768:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40276c:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402770:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402774:	2809      	cmp	r0, #9
  402776:	d9f5      	bls.n	402764 <_svfprintf_r+0x804>
  402778:	940d      	str	r4, [sp, #52]	; 0x34
  40277a:	e44b      	b.n	402014 <_svfprintf_r+0xb4>
  40277c:	f04b 0b10 	orr.w	fp, fp, #16
  402780:	9311      	str	r3, [sp, #68]	; 0x44
  402782:	f01b 0320 	ands.w	r3, fp, #32
  402786:	f43f ae1d 	beq.w	4023c4 <_svfprintf_r+0x464>
  40278a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40278c:	3507      	adds	r5, #7
  40278e:	f025 0307 	bic.w	r3, r5, #7
  402792:	f103 0208 	add.w	r2, r3, #8
  402796:	e9d3 4500 	ldrd	r4, r5, [r3]
  40279a:	920f      	str	r2, [sp, #60]	; 0x3c
  40279c:	2300      	movs	r3, #0
  40279e:	e4d2      	b.n	402146 <_svfprintf_r+0x1e6>
  4027a0:	9311      	str	r3, [sp, #68]	; 0x44
  4027a2:	2a00      	cmp	r2, #0
  4027a4:	f040 85e7 	bne.w	403376 <_svfprintf_r+0x1416>
  4027a8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4027aa:	2a00      	cmp	r2, #0
  4027ac:	f43f aca3 	beq.w	4020f6 <_svfprintf_r+0x196>
  4027b0:	2300      	movs	r3, #0
  4027b2:	2101      	movs	r1, #1
  4027b4:	461f      	mov	r7, r3
  4027b6:	9108      	str	r1, [sp, #32]
  4027b8:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4027bc:	f8cd b01c 	str.w	fp, [sp, #28]
  4027c0:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4027c4:	930a      	str	r3, [sp, #40]	; 0x28
  4027c6:	9312      	str	r3, [sp, #72]	; 0x48
  4027c8:	910e      	str	r1, [sp, #56]	; 0x38
  4027ca:	ae28      	add	r6, sp, #160	; 0xa0
  4027cc:	e4e4      	b.n	402198 <_svfprintf_r+0x238>
  4027ce:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4027d0:	e534      	b.n	40223c <_svfprintf_r+0x2dc>
  4027d2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4027d4:	2b65      	cmp	r3, #101	; 0x65
  4027d6:	f340 80a7 	ble.w	402928 <_svfprintf_r+0x9c8>
  4027da:	a815      	add	r0, sp, #84	; 0x54
  4027dc:	c80d      	ldmia	r0, {r0, r2, r3}
  4027de:	9914      	ldr	r1, [sp, #80]	; 0x50
  4027e0:	f005 f9d8 	bl	407b94 <__aeabi_dcmpeq>
  4027e4:	2800      	cmp	r0, #0
  4027e6:	f000 8150 	beq.w	402a8a <_svfprintf_r+0xb2a>
  4027ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4027ec:	4a20      	ldr	r2, [pc, #128]	; (402870 <_svfprintf_r+0x910>)
  4027ee:	f8c8 2000 	str.w	r2, [r8]
  4027f2:	3301      	adds	r3, #1
  4027f4:	3401      	adds	r4, #1
  4027f6:	2201      	movs	r2, #1
  4027f8:	2b07      	cmp	r3, #7
  4027fa:	9427      	str	r4, [sp, #156]	; 0x9c
  4027fc:	9326      	str	r3, [sp, #152]	; 0x98
  4027fe:	f8c8 2004 	str.w	r2, [r8, #4]
  402802:	f300 836a 	bgt.w	402eda <_svfprintf_r+0xf7a>
  402806:	f108 0808 	add.w	r8, r8, #8
  40280a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40280c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40280e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402810:	4293      	cmp	r3, r2
  402812:	db03      	blt.n	40281c <_svfprintf_r+0x8bc>
  402814:	9b07      	ldr	r3, [sp, #28]
  402816:	07dd      	lsls	r5, r3, #31
  402818:	f57f ad82 	bpl.w	402320 <_svfprintf_r+0x3c0>
  40281c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40281e:	9919      	ldr	r1, [sp, #100]	; 0x64
  402820:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402822:	f8c8 2000 	str.w	r2, [r8]
  402826:	3301      	adds	r3, #1
  402828:	440c      	add	r4, r1
  40282a:	2b07      	cmp	r3, #7
  40282c:	f8c8 1004 	str.w	r1, [r8, #4]
  402830:	9427      	str	r4, [sp, #156]	; 0x9c
  402832:	9326      	str	r3, [sp, #152]	; 0x98
  402834:	f300 839e 	bgt.w	402f74 <_svfprintf_r+0x1014>
  402838:	f108 0808 	add.w	r8, r8, #8
  40283c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40283e:	1e5e      	subs	r6, r3, #1
  402840:	2e00      	cmp	r6, #0
  402842:	f77f ad6d 	ble.w	402320 <_svfprintf_r+0x3c0>
  402846:	2e10      	cmp	r6, #16
  402848:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40284a:	4d0a      	ldr	r5, [pc, #40]	; (402874 <_svfprintf_r+0x914>)
  40284c:	f340 81f5 	ble.w	402c3a <_svfprintf_r+0xcda>
  402850:	4622      	mov	r2, r4
  402852:	2710      	movs	r7, #16
  402854:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402858:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40285a:	e013      	b.n	402884 <_svfprintf_r+0x924>
  40285c:	00408c6c 	.word	0x00408c6c
  402860:	00408c58 	.word	0x00408c58
  402864:	7fefffff 	.word	0x7fefffff
  402868:	00408c4c 	.word	0x00408c4c
  40286c:	00408c48 	.word	0x00408c48
  402870:	00408c88 	.word	0x00408c88
  402874:	00408c9c 	.word	0x00408c9c
  402878:	f108 0808 	add.w	r8, r8, #8
  40287c:	3e10      	subs	r6, #16
  40287e:	2e10      	cmp	r6, #16
  402880:	f340 81da 	ble.w	402c38 <_svfprintf_r+0xcd8>
  402884:	3301      	adds	r3, #1
  402886:	3210      	adds	r2, #16
  402888:	2b07      	cmp	r3, #7
  40288a:	9227      	str	r2, [sp, #156]	; 0x9c
  40288c:	9326      	str	r3, [sp, #152]	; 0x98
  40288e:	e888 00a0 	stmia.w	r8, {r5, r7}
  402892:	ddf1      	ble.n	402878 <_svfprintf_r+0x918>
  402894:	aa25      	add	r2, sp, #148	; 0x94
  402896:	4621      	mov	r1, r4
  402898:	4658      	mov	r0, fp
  40289a:	f004 fadf 	bl	406e5c <__ssprint_r>
  40289e:	2800      	cmp	r0, #0
  4028a0:	f47f ac30 	bne.w	402104 <_svfprintf_r+0x1a4>
  4028a4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4028a6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4028a8:	46c8      	mov	r8, r9
  4028aa:	e7e7      	b.n	40287c <_svfprintf_r+0x91c>
  4028ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4028ae:	9a08      	ldr	r2, [sp, #32]
  4028b0:	1a9f      	subs	r7, r3, r2
  4028b2:	2f00      	cmp	r7, #0
  4028b4:	f77f ace5 	ble.w	402282 <_svfprintf_r+0x322>
  4028b8:	2f10      	cmp	r7, #16
  4028ba:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4028bc:	4db6      	ldr	r5, [pc, #728]	; (402b98 <_svfprintf_r+0xc38>)
  4028be:	dd27      	ble.n	402910 <_svfprintf_r+0x9b0>
  4028c0:	4642      	mov	r2, r8
  4028c2:	4621      	mov	r1, r4
  4028c4:	46b0      	mov	r8, r6
  4028c6:	f04f 0b10 	mov.w	fp, #16
  4028ca:	462e      	mov	r6, r5
  4028cc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4028ce:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4028d0:	e004      	b.n	4028dc <_svfprintf_r+0x97c>
  4028d2:	3f10      	subs	r7, #16
  4028d4:	2f10      	cmp	r7, #16
  4028d6:	f102 0208 	add.w	r2, r2, #8
  4028da:	dd15      	ble.n	402908 <_svfprintf_r+0x9a8>
  4028dc:	3301      	adds	r3, #1
  4028de:	3110      	adds	r1, #16
  4028e0:	2b07      	cmp	r3, #7
  4028e2:	9127      	str	r1, [sp, #156]	; 0x9c
  4028e4:	9326      	str	r3, [sp, #152]	; 0x98
  4028e6:	e882 0840 	stmia.w	r2, {r6, fp}
  4028ea:	ddf2      	ble.n	4028d2 <_svfprintf_r+0x972>
  4028ec:	aa25      	add	r2, sp, #148	; 0x94
  4028ee:	4629      	mov	r1, r5
  4028f0:	4620      	mov	r0, r4
  4028f2:	f004 fab3 	bl	406e5c <__ssprint_r>
  4028f6:	2800      	cmp	r0, #0
  4028f8:	f47f ac04 	bne.w	402104 <_svfprintf_r+0x1a4>
  4028fc:	3f10      	subs	r7, #16
  4028fe:	2f10      	cmp	r7, #16
  402900:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402902:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402904:	464a      	mov	r2, r9
  402906:	dce9      	bgt.n	4028dc <_svfprintf_r+0x97c>
  402908:	4635      	mov	r5, r6
  40290a:	460c      	mov	r4, r1
  40290c:	4646      	mov	r6, r8
  40290e:	4690      	mov	r8, r2
  402910:	3301      	adds	r3, #1
  402912:	443c      	add	r4, r7
  402914:	2b07      	cmp	r3, #7
  402916:	9427      	str	r4, [sp, #156]	; 0x9c
  402918:	9326      	str	r3, [sp, #152]	; 0x98
  40291a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40291e:	f300 8232 	bgt.w	402d86 <_svfprintf_r+0xe26>
  402922:	f108 0808 	add.w	r8, r8, #8
  402926:	e4ac      	b.n	402282 <_svfprintf_r+0x322>
  402928:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40292a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40292c:	2b01      	cmp	r3, #1
  40292e:	f340 81fe 	ble.w	402d2e <_svfprintf_r+0xdce>
  402932:	3701      	adds	r7, #1
  402934:	3401      	adds	r4, #1
  402936:	2301      	movs	r3, #1
  402938:	2f07      	cmp	r7, #7
  40293a:	9427      	str	r4, [sp, #156]	; 0x9c
  40293c:	9726      	str	r7, [sp, #152]	; 0x98
  40293e:	f8c8 6000 	str.w	r6, [r8]
  402942:	f8c8 3004 	str.w	r3, [r8, #4]
  402946:	f300 8203 	bgt.w	402d50 <_svfprintf_r+0xdf0>
  40294a:	f108 0808 	add.w	r8, r8, #8
  40294e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402950:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402952:	f8c8 3000 	str.w	r3, [r8]
  402956:	3701      	adds	r7, #1
  402958:	4414      	add	r4, r2
  40295a:	2f07      	cmp	r7, #7
  40295c:	9427      	str	r4, [sp, #156]	; 0x9c
  40295e:	9726      	str	r7, [sp, #152]	; 0x98
  402960:	f8c8 2004 	str.w	r2, [r8, #4]
  402964:	f300 8200 	bgt.w	402d68 <_svfprintf_r+0xe08>
  402968:	f108 0808 	add.w	r8, r8, #8
  40296c:	a815      	add	r0, sp, #84	; 0x54
  40296e:	c80d      	ldmia	r0, {r0, r2, r3}
  402970:	9914      	ldr	r1, [sp, #80]	; 0x50
  402972:	f005 f90f 	bl	407b94 <__aeabi_dcmpeq>
  402976:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402978:	2800      	cmp	r0, #0
  40297a:	f040 8101 	bne.w	402b80 <_svfprintf_r+0xc20>
  40297e:	3b01      	subs	r3, #1
  402980:	3701      	adds	r7, #1
  402982:	3601      	adds	r6, #1
  402984:	441c      	add	r4, r3
  402986:	2f07      	cmp	r7, #7
  402988:	9726      	str	r7, [sp, #152]	; 0x98
  40298a:	9427      	str	r4, [sp, #156]	; 0x9c
  40298c:	f8c8 6000 	str.w	r6, [r8]
  402990:	f8c8 3004 	str.w	r3, [r8, #4]
  402994:	f300 8127 	bgt.w	402be6 <_svfprintf_r+0xc86>
  402998:	f108 0808 	add.w	r8, r8, #8
  40299c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  40299e:	f8c8 2004 	str.w	r2, [r8, #4]
  4029a2:	3701      	adds	r7, #1
  4029a4:	4414      	add	r4, r2
  4029a6:	ab21      	add	r3, sp, #132	; 0x84
  4029a8:	2f07      	cmp	r7, #7
  4029aa:	9427      	str	r4, [sp, #156]	; 0x9c
  4029ac:	9726      	str	r7, [sp, #152]	; 0x98
  4029ae:	f8c8 3000 	str.w	r3, [r8]
  4029b2:	f77f acb3 	ble.w	40231c <_svfprintf_r+0x3bc>
  4029b6:	aa25      	add	r2, sp, #148	; 0x94
  4029b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4029ba:	980c      	ldr	r0, [sp, #48]	; 0x30
  4029bc:	f004 fa4e 	bl	406e5c <__ssprint_r>
  4029c0:	2800      	cmp	r0, #0
  4029c2:	f47f ab9f 	bne.w	402104 <_svfprintf_r+0x1a4>
  4029c6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4029c8:	46c8      	mov	r8, r9
  4029ca:	e4a9      	b.n	402320 <_svfprintf_r+0x3c0>
  4029cc:	aa25      	add	r2, sp, #148	; 0x94
  4029ce:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4029d0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4029d2:	f004 fa43 	bl	406e5c <__ssprint_r>
  4029d6:	2800      	cmp	r0, #0
  4029d8:	f43f aceb 	beq.w	4023b2 <_svfprintf_r+0x452>
  4029dc:	f7ff bb92 	b.w	402104 <_svfprintf_r+0x1a4>
  4029e0:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4029e4:	2b01      	cmp	r3, #1
  4029e6:	f000 8134 	beq.w	402c52 <_svfprintf_r+0xcf2>
  4029ea:	2b02      	cmp	r3, #2
  4029ec:	d125      	bne.n	402a3a <_svfprintf_r+0xada>
  4029ee:	f8cd b01c 	str.w	fp, [sp, #28]
  4029f2:	2400      	movs	r4, #0
  4029f4:	2500      	movs	r5, #0
  4029f6:	e61e      	b.n	402636 <_svfprintf_r+0x6d6>
  4029f8:	aa25      	add	r2, sp, #148	; 0x94
  4029fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4029fc:	980c      	ldr	r0, [sp, #48]	; 0x30
  4029fe:	f004 fa2d 	bl	406e5c <__ssprint_r>
  402a02:	2800      	cmp	r0, #0
  402a04:	f47f ab7e 	bne.w	402104 <_svfprintf_r+0x1a4>
  402a08:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402a0a:	46c8      	mov	r8, r9
  402a0c:	e475      	b.n	4022fa <_svfprintf_r+0x39a>
  402a0e:	aa25      	add	r2, sp, #148	; 0x94
  402a10:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a12:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a14:	f004 fa22 	bl	406e5c <__ssprint_r>
  402a18:	2800      	cmp	r0, #0
  402a1a:	f47f ab73 	bne.w	402104 <_svfprintf_r+0x1a4>
  402a1e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402a20:	46c8      	mov	r8, r9
  402a22:	e41b      	b.n	40225c <_svfprintf_r+0x2fc>
  402a24:	aa25      	add	r2, sp, #148	; 0x94
  402a26:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a28:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a2a:	f004 fa17 	bl	406e5c <__ssprint_r>
  402a2e:	2800      	cmp	r0, #0
  402a30:	f47f ab68 	bne.w	402104 <_svfprintf_r+0x1a4>
  402a34:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402a36:	46c8      	mov	r8, r9
  402a38:	e420      	b.n	40227c <_svfprintf_r+0x31c>
  402a3a:	f8cd b01c 	str.w	fp, [sp, #28]
  402a3e:	2400      	movs	r4, #0
  402a40:	2500      	movs	r5, #0
  402a42:	4649      	mov	r1, r9
  402a44:	e000      	b.n	402a48 <_svfprintf_r+0xae8>
  402a46:	4631      	mov	r1, r6
  402a48:	08e2      	lsrs	r2, r4, #3
  402a4a:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402a4e:	08e8      	lsrs	r0, r5, #3
  402a50:	f004 0307 	and.w	r3, r4, #7
  402a54:	4605      	mov	r5, r0
  402a56:	4614      	mov	r4, r2
  402a58:	3330      	adds	r3, #48	; 0x30
  402a5a:	ea54 0205 	orrs.w	r2, r4, r5
  402a5e:	f801 3c01 	strb.w	r3, [r1, #-1]
  402a62:	f101 36ff 	add.w	r6, r1, #4294967295
  402a66:	d1ee      	bne.n	402a46 <_svfprintf_r+0xae6>
  402a68:	9a07      	ldr	r2, [sp, #28]
  402a6a:	07d2      	lsls	r2, r2, #31
  402a6c:	f57f adf3 	bpl.w	402656 <_svfprintf_r+0x6f6>
  402a70:	2b30      	cmp	r3, #48	; 0x30
  402a72:	f43f adf0 	beq.w	402656 <_svfprintf_r+0x6f6>
  402a76:	3902      	subs	r1, #2
  402a78:	2330      	movs	r3, #48	; 0x30
  402a7a:	f806 3c01 	strb.w	r3, [r6, #-1]
  402a7e:	eba9 0301 	sub.w	r3, r9, r1
  402a82:	930e      	str	r3, [sp, #56]	; 0x38
  402a84:	460e      	mov	r6, r1
  402a86:	f7ff bb7b 	b.w	402180 <_svfprintf_r+0x220>
  402a8a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402a8c:	2900      	cmp	r1, #0
  402a8e:	f340 822e 	ble.w	402eee <_svfprintf_r+0xf8e>
  402a92:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402a94:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402a96:	4293      	cmp	r3, r2
  402a98:	bfa8      	it	ge
  402a9a:	4613      	movge	r3, r2
  402a9c:	2b00      	cmp	r3, #0
  402a9e:	461f      	mov	r7, r3
  402aa0:	dd0d      	ble.n	402abe <_svfprintf_r+0xb5e>
  402aa2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402aa4:	f8c8 6000 	str.w	r6, [r8]
  402aa8:	3301      	adds	r3, #1
  402aaa:	443c      	add	r4, r7
  402aac:	2b07      	cmp	r3, #7
  402aae:	9427      	str	r4, [sp, #156]	; 0x9c
  402ab0:	f8c8 7004 	str.w	r7, [r8, #4]
  402ab4:	9326      	str	r3, [sp, #152]	; 0x98
  402ab6:	f300 831f 	bgt.w	4030f8 <_svfprintf_r+0x1198>
  402aba:	f108 0808 	add.w	r8, r8, #8
  402abe:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402ac0:	2f00      	cmp	r7, #0
  402ac2:	bfa8      	it	ge
  402ac4:	1bdb      	subge	r3, r3, r7
  402ac6:	2b00      	cmp	r3, #0
  402ac8:	461f      	mov	r7, r3
  402aca:	f340 80d6 	ble.w	402c7a <_svfprintf_r+0xd1a>
  402ace:	2f10      	cmp	r7, #16
  402ad0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ad2:	4d31      	ldr	r5, [pc, #196]	; (402b98 <_svfprintf_r+0xc38>)
  402ad4:	f340 81ed 	ble.w	402eb2 <_svfprintf_r+0xf52>
  402ad8:	4642      	mov	r2, r8
  402ada:	4621      	mov	r1, r4
  402adc:	46b0      	mov	r8, r6
  402ade:	f04f 0b10 	mov.w	fp, #16
  402ae2:	462e      	mov	r6, r5
  402ae4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402ae6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402ae8:	e004      	b.n	402af4 <_svfprintf_r+0xb94>
  402aea:	3208      	adds	r2, #8
  402aec:	3f10      	subs	r7, #16
  402aee:	2f10      	cmp	r7, #16
  402af0:	f340 81db 	ble.w	402eaa <_svfprintf_r+0xf4a>
  402af4:	3301      	adds	r3, #1
  402af6:	3110      	adds	r1, #16
  402af8:	2b07      	cmp	r3, #7
  402afa:	9127      	str	r1, [sp, #156]	; 0x9c
  402afc:	9326      	str	r3, [sp, #152]	; 0x98
  402afe:	e882 0840 	stmia.w	r2, {r6, fp}
  402b02:	ddf2      	ble.n	402aea <_svfprintf_r+0xb8a>
  402b04:	aa25      	add	r2, sp, #148	; 0x94
  402b06:	4629      	mov	r1, r5
  402b08:	4620      	mov	r0, r4
  402b0a:	f004 f9a7 	bl	406e5c <__ssprint_r>
  402b0e:	2800      	cmp	r0, #0
  402b10:	f47f aaf8 	bne.w	402104 <_svfprintf_r+0x1a4>
  402b14:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402b16:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b18:	464a      	mov	r2, r9
  402b1a:	e7e7      	b.n	402aec <_svfprintf_r+0xb8c>
  402b1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402b1e:	930e      	str	r3, [sp, #56]	; 0x38
  402b20:	464e      	mov	r6, r9
  402b22:	f7ff bb2d 	b.w	402180 <_svfprintf_r+0x220>
  402b26:	2d00      	cmp	r5, #0
  402b28:	bf08      	it	eq
  402b2a:	2c0a      	cmpeq	r4, #10
  402b2c:	f0c0 808f 	bcc.w	402c4e <_svfprintf_r+0xcee>
  402b30:	464e      	mov	r6, r9
  402b32:	4620      	mov	r0, r4
  402b34:	4629      	mov	r1, r5
  402b36:	220a      	movs	r2, #10
  402b38:	2300      	movs	r3, #0
  402b3a:	f005 f89b 	bl	407c74 <__aeabi_uldivmod>
  402b3e:	3230      	adds	r2, #48	; 0x30
  402b40:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402b44:	4620      	mov	r0, r4
  402b46:	4629      	mov	r1, r5
  402b48:	2300      	movs	r3, #0
  402b4a:	220a      	movs	r2, #10
  402b4c:	f005 f892 	bl	407c74 <__aeabi_uldivmod>
  402b50:	4604      	mov	r4, r0
  402b52:	460d      	mov	r5, r1
  402b54:	ea54 0305 	orrs.w	r3, r4, r5
  402b58:	d1eb      	bne.n	402b32 <_svfprintf_r+0xbd2>
  402b5a:	eba9 0306 	sub.w	r3, r9, r6
  402b5e:	930e      	str	r3, [sp, #56]	; 0x38
  402b60:	f7ff bb0e 	b.w	402180 <_svfprintf_r+0x220>
  402b64:	aa25      	add	r2, sp, #148	; 0x94
  402b66:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b68:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b6a:	f004 f977 	bl	406e5c <__ssprint_r>
  402b6e:	2800      	cmp	r0, #0
  402b70:	f47f aac8 	bne.w	402104 <_svfprintf_r+0x1a4>
  402b74:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402b78:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b7a:	46c8      	mov	r8, r9
  402b7c:	f7ff bb5e 	b.w	40223c <_svfprintf_r+0x2dc>
  402b80:	1e5e      	subs	r6, r3, #1
  402b82:	2e00      	cmp	r6, #0
  402b84:	f77f af0a 	ble.w	40299c <_svfprintf_r+0xa3c>
  402b88:	2e10      	cmp	r6, #16
  402b8a:	4d03      	ldr	r5, [pc, #12]	; (402b98 <_svfprintf_r+0xc38>)
  402b8c:	dd22      	ble.n	402bd4 <_svfprintf_r+0xc74>
  402b8e:	4622      	mov	r2, r4
  402b90:	f04f 0b10 	mov.w	fp, #16
  402b94:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402b96:	e006      	b.n	402ba6 <_svfprintf_r+0xc46>
  402b98:	00408c9c 	.word	0x00408c9c
  402b9c:	3e10      	subs	r6, #16
  402b9e:	2e10      	cmp	r6, #16
  402ba0:	f108 0808 	add.w	r8, r8, #8
  402ba4:	dd15      	ble.n	402bd2 <_svfprintf_r+0xc72>
  402ba6:	3701      	adds	r7, #1
  402ba8:	3210      	adds	r2, #16
  402baa:	2f07      	cmp	r7, #7
  402bac:	9227      	str	r2, [sp, #156]	; 0x9c
  402bae:	9726      	str	r7, [sp, #152]	; 0x98
  402bb0:	e888 0820 	stmia.w	r8, {r5, fp}
  402bb4:	ddf2      	ble.n	402b9c <_svfprintf_r+0xc3c>
  402bb6:	aa25      	add	r2, sp, #148	; 0x94
  402bb8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402bba:	4620      	mov	r0, r4
  402bbc:	f004 f94e 	bl	406e5c <__ssprint_r>
  402bc0:	2800      	cmp	r0, #0
  402bc2:	f47f aa9f 	bne.w	402104 <_svfprintf_r+0x1a4>
  402bc6:	3e10      	subs	r6, #16
  402bc8:	2e10      	cmp	r6, #16
  402bca:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402bcc:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402bce:	46c8      	mov	r8, r9
  402bd0:	dce9      	bgt.n	402ba6 <_svfprintf_r+0xc46>
  402bd2:	4614      	mov	r4, r2
  402bd4:	3701      	adds	r7, #1
  402bd6:	4434      	add	r4, r6
  402bd8:	2f07      	cmp	r7, #7
  402bda:	9427      	str	r4, [sp, #156]	; 0x9c
  402bdc:	9726      	str	r7, [sp, #152]	; 0x98
  402bde:	e888 0060 	stmia.w	r8, {r5, r6}
  402be2:	f77f aed9 	ble.w	402998 <_svfprintf_r+0xa38>
  402be6:	aa25      	add	r2, sp, #148	; 0x94
  402be8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402bea:	980c      	ldr	r0, [sp, #48]	; 0x30
  402bec:	f004 f936 	bl	406e5c <__ssprint_r>
  402bf0:	2800      	cmp	r0, #0
  402bf2:	f47f aa87 	bne.w	402104 <_svfprintf_r+0x1a4>
  402bf6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402bf8:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402bfa:	46c8      	mov	r8, r9
  402bfc:	e6ce      	b.n	40299c <_svfprintf_r+0xa3c>
  402bfe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402c00:	6814      	ldr	r4, [r2, #0]
  402c02:	4613      	mov	r3, r2
  402c04:	3304      	adds	r3, #4
  402c06:	17e5      	asrs	r5, r4, #31
  402c08:	930f      	str	r3, [sp, #60]	; 0x3c
  402c0a:	4622      	mov	r2, r4
  402c0c:	462b      	mov	r3, r5
  402c0e:	e4fa      	b.n	402606 <_svfprintf_r+0x6a6>
  402c10:	3204      	adds	r2, #4
  402c12:	681c      	ldr	r4, [r3, #0]
  402c14:	920f      	str	r2, [sp, #60]	; 0x3c
  402c16:	2301      	movs	r3, #1
  402c18:	2500      	movs	r5, #0
  402c1a:	f7ff ba94 	b.w	402146 <_svfprintf_r+0x1e6>
  402c1e:	681c      	ldr	r4, [r3, #0]
  402c20:	3304      	adds	r3, #4
  402c22:	930f      	str	r3, [sp, #60]	; 0x3c
  402c24:	2500      	movs	r5, #0
  402c26:	e421      	b.n	40246c <_svfprintf_r+0x50c>
  402c28:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402c2a:	460a      	mov	r2, r1
  402c2c:	3204      	adds	r2, #4
  402c2e:	680c      	ldr	r4, [r1, #0]
  402c30:	920f      	str	r2, [sp, #60]	; 0x3c
  402c32:	2500      	movs	r5, #0
  402c34:	f7ff ba87 	b.w	402146 <_svfprintf_r+0x1e6>
  402c38:	4614      	mov	r4, r2
  402c3a:	3301      	adds	r3, #1
  402c3c:	4434      	add	r4, r6
  402c3e:	2b07      	cmp	r3, #7
  402c40:	9427      	str	r4, [sp, #156]	; 0x9c
  402c42:	9326      	str	r3, [sp, #152]	; 0x98
  402c44:	e888 0060 	stmia.w	r8, {r5, r6}
  402c48:	f77f ab68 	ble.w	40231c <_svfprintf_r+0x3bc>
  402c4c:	e6b3      	b.n	4029b6 <_svfprintf_r+0xa56>
  402c4e:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402c52:	f8cd b01c 	str.w	fp, [sp, #28]
  402c56:	ae42      	add	r6, sp, #264	; 0x108
  402c58:	3430      	adds	r4, #48	; 0x30
  402c5a:	2301      	movs	r3, #1
  402c5c:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402c60:	930e      	str	r3, [sp, #56]	; 0x38
  402c62:	f7ff ba8d 	b.w	402180 <_svfprintf_r+0x220>
  402c66:	aa25      	add	r2, sp, #148	; 0x94
  402c68:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c6a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c6c:	f004 f8f6 	bl	406e5c <__ssprint_r>
  402c70:	2800      	cmp	r0, #0
  402c72:	f47f aa47 	bne.w	402104 <_svfprintf_r+0x1a4>
  402c76:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c78:	46c8      	mov	r8, r9
  402c7a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402c7c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402c7e:	429a      	cmp	r2, r3
  402c80:	db44      	blt.n	402d0c <_svfprintf_r+0xdac>
  402c82:	9b07      	ldr	r3, [sp, #28]
  402c84:	07d9      	lsls	r1, r3, #31
  402c86:	d441      	bmi.n	402d0c <_svfprintf_r+0xdac>
  402c88:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402c8a:	9812      	ldr	r0, [sp, #72]	; 0x48
  402c8c:	1a9a      	subs	r2, r3, r2
  402c8e:	1a1d      	subs	r5, r3, r0
  402c90:	4295      	cmp	r5, r2
  402c92:	bfa8      	it	ge
  402c94:	4615      	movge	r5, r2
  402c96:	2d00      	cmp	r5, #0
  402c98:	dd0e      	ble.n	402cb8 <_svfprintf_r+0xd58>
  402c9a:	9926      	ldr	r1, [sp, #152]	; 0x98
  402c9c:	f8c8 5004 	str.w	r5, [r8, #4]
  402ca0:	3101      	adds	r1, #1
  402ca2:	4406      	add	r6, r0
  402ca4:	442c      	add	r4, r5
  402ca6:	2907      	cmp	r1, #7
  402ca8:	f8c8 6000 	str.w	r6, [r8]
  402cac:	9427      	str	r4, [sp, #156]	; 0x9c
  402cae:	9126      	str	r1, [sp, #152]	; 0x98
  402cb0:	f300 823b 	bgt.w	40312a <_svfprintf_r+0x11ca>
  402cb4:	f108 0808 	add.w	r8, r8, #8
  402cb8:	2d00      	cmp	r5, #0
  402cba:	bfac      	ite	ge
  402cbc:	1b56      	subge	r6, r2, r5
  402cbe:	4616      	movlt	r6, r2
  402cc0:	2e00      	cmp	r6, #0
  402cc2:	f77f ab2d 	ble.w	402320 <_svfprintf_r+0x3c0>
  402cc6:	2e10      	cmp	r6, #16
  402cc8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402cca:	4db0      	ldr	r5, [pc, #704]	; (402f8c <_svfprintf_r+0x102c>)
  402ccc:	ddb5      	ble.n	402c3a <_svfprintf_r+0xcda>
  402cce:	4622      	mov	r2, r4
  402cd0:	2710      	movs	r7, #16
  402cd2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402cd6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402cd8:	e004      	b.n	402ce4 <_svfprintf_r+0xd84>
  402cda:	f108 0808 	add.w	r8, r8, #8
  402cde:	3e10      	subs	r6, #16
  402ce0:	2e10      	cmp	r6, #16
  402ce2:	dda9      	ble.n	402c38 <_svfprintf_r+0xcd8>
  402ce4:	3301      	adds	r3, #1
  402ce6:	3210      	adds	r2, #16
  402ce8:	2b07      	cmp	r3, #7
  402cea:	9227      	str	r2, [sp, #156]	; 0x9c
  402cec:	9326      	str	r3, [sp, #152]	; 0x98
  402cee:	e888 00a0 	stmia.w	r8, {r5, r7}
  402cf2:	ddf2      	ble.n	402cda <_svfprintf_r+0xd7a>
  402cf4:	aa25      	add	r2, sp, #148	; 0x94
  402cf6:	4621      	mov	r1, r4
  402cf8:	4658      	mov	r0, fp
  402cfa:	f004 f8af 	bl	406e5c <__ssprint_r>
  402cfe:	2800      	cmp	r0, #0
  402d00:	f47f aa00 	bne.w	402104 <_svfprintf_r+0x1a4>
  402d04:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402d06:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d08:	46c8      	mov	r8, r9
  402d0a:	e7e8      	b.n	402cde <_svfprintf_r+0xd7e>
  402d0c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d0e:	9819      	ldr	r0, [sp, #100]	; 0x64
  402d10:	991a      	ldr	r1, [sp, #104]	; 0x68
  402d12:	f8c8 1000 	str.w	r1, [r8]
  402d16:	3301      	adds	r3, #1
  402d18:	4404      	add	r4, r0
  402d1a:	2b07      	cmp	r3, #7
  402d1c:	9427      	str	r4, [sp, #156]	; 0x9c
  402d1e:	f8c8 0004 	str.w	r0, [r8, #4]
  402d22:	9326      	str	r3, [sp, #152]	; 0x98
  402d24:	f300 81f5 	bgt.w	403112 <_svfprintf_r+0x11b2>
  402d28:	f108 0808 	add.w	r8, r8, #8
  402d2c:	e7ac      	b.n	402c88 <_svfprintf_r+0xd28>
  402d2e:	9b07      	ldr	r3, [sp, #28]
  402d30:	07da      	lsls	r2, r3, #31
  402d32:	f53f adfe 	bmi.w	402932 <_svfprintf_r+0x9d2>
  402d36:	3701      	adds	r7, #1
  402d38:	3401      	adds	r4, #1
  402d3a:	2301      	movs	r3, #1
  402d3c:	2f07      	cmp	r7, #7
  402d3e:	9427      	str	r4, [sp, #156]	; 0x9c
  402d40:	9726      	str	r7, [sp, #152]	; 0x98
  402d42:	f8c8 6000 	str.w	r6, [r8]
  402d46:	f8c8 3004 	str.w	r3, [r8, #4]
  402d4a:	f77f ae25 	ble.w	402998 <_svfprintf_r+0xa38>
  402d4e:	e74a      	b.n	402be6 <_svfprintf_r+0xc86>
  402d50:	aa25      	add	r2, sp, #148	; 0x94
  402d52:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d54:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d56:	f004 f881 	bl	406e5c <__ssprint_r>
  402d5a:	2800      	cmp	r0, #0
  402d5c:	f47f a9d2 	bne.w	402104 <_svfprintf_r+0x1a4>
  402d60:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d62:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402d64:	46c8      	mov	r8, r9
  402d66:	e5f2      	b.n	40294e <_svfprintf_r+0x9ee>
  402d68:	aa25      	add	r2, sp, #148	; 0x94
  402d6a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d6c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d6e:	f004 f875 	bl	406e5c <__ssprint_r>
  402d72:	2800      	cmp	r0, #0
  402d74:	f47f a9c6 	bne.w	402104 <_svfprintf_r+0x1a4>
  402d78:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d7a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402d7c:	46c8      	mov	r8, r9
  402d7e:	e5f5      	b.n	40296c <_svfprintf_r+0xa0c>
  402d80:	464e      	mov	r6, r9
  402d82:	f7ff b9fd 	b.w	402180 <_svfprintf_r+0x220>
  402d86:	aa25      	add	r2, sp, #148	; 0x94
  402d88:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d8a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d8c:	f004 f866 	bl	406e5c <__ssprint_r>
  402d90:	2800      	cmp	r0, #0
  402d92:	f47f a9b7 	bne.w	402104 <_svfprintf_r+0x1a4>
  402d96:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d98:	46c8      	mov	r8, r9
  402d9a:	f7ff ba72 	b.w	402282 <_svfprintf_r+0x322>
  402d9e:	9c15      	ldr	r4, [sp, #84]	; 0x54
  402da0:	4622      	mov	r2, r4
  402da2:	4620      	mov	r0, r4
  402da4:	9c14      	ldr	r4, [sp, #80]	; 0x50
  402da6:	4623      	mov	r3, r4
  402da8:	4621      	mov	r1, r4
  402daa:	f004 ff25 	bl	407bf8 <__aeabi_dcmpun>
  402dae:	2800      	cmp	r0, #0
  402db0:	f040 8286 	bne.w	4032c0 <_svfprintf_r+0x1360>
  402db4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402db6:	3301      	adds	r3, #1
  402db8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402dba:	f023 0320 	bic.w	r3, r3, #32
  402dbe:	930e      	str	r3, [sp, #56]	; 0x38
  402dc0:	f000 81e2 	beq.w	403188 <_svfprintf_r+0x1228>
  402dc4:	2b47      	cmp	r3, #71	; 0x47
  402dc6:	f000 811e 	beq.w	403006 <_svfprintf_r+0x10a6>
  402dca:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  402dce:	9307      	str	r3, [sp, #28]
  402dd0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402dd2:	1e1f      	subs	r7, r3, #0
  402dd4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402dd6:	9308      	str	r3, [sp, #32]
  402dd8:	bfbb      	ittet	lt
  402dda:	463b      	movlt	r3, r7
  402ddc:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402de0:	2300      	movge	r3, #0
  402de2:	232d      	movlt	r3, #45	; 0x2d
  402de4:	9310      	str	r3, [sp, #64]	; 0x40
  402de6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402de8:	2b66      	cmp	r3, #102	; 0x66
  402dea:	f000 81bb 	beq.w	403164 <_svfprintf_r+0x1204>
  402dee:	2b46      	cmp	r3, #70	; 0x46
  402df0:	f000 80df 	beq.w	402fb2 <_svfprintf_r+0x1052>
  402df4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402df6:	9a08      	ldr	r2, [sp, #32]
  402df8:	2b45      	cmp	r3, #69	; 0x45
  402dfa:	bf0c      	ite	eq
  402dfc:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  402dfe:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  402e00:	a823      	add	r0, sp, #140	; 0x8c
  402e02:	a920      	add	r1, sp, #128	; 0x80
  402e04:	bf08      	it	eq
  402e06:	1c5d      	addeq	r5, r3, #1
  402e08:	9004      	str	r0, [sp, #16]
  402e0a:	9103      	str	r1, [sp, #12]
  402e0c:	a81f      	add	r0, sp, #124	; 0x7c
  402e0e:	2102      	movs	r1, #2
  402e10:	463b      	mov	r3, r7
  402e12:	9002      	str	r0, [sp, #8]
  402e14:	9501      	str	r5, [sp, #4]
  402e16:	9100      	str	r1, [sp, #0]
  402e18:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e1a:	f001 faa1 	bl	404360 <_dtoa_r>
  402e1e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402e20:	2b67      	cmp	r3, #103	; 0x67
  402e22:	4606      	mov	r6, r0
  402e24:	f040 81e0 	bne.w	4031e8 <_svfprintf_r+0x1288>
  402e28:	f01b 0f01 	tst.w	fp, #1
  402e2c:	f000 8246 	beq.w	4032bc <_svfprintf_r+0x135c>
  402e30:	1974      	adds	r4, r6, r5
  402e32:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402e34:	9808      	ldr	r0, [sp, #32]
  402e36:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402e38:	4639      	mov	r1, r7
  402e3a:	f004 feab 	bl	407b94 <__aeabi_dcmpeq>
  402e3e:	2800      	cmp	r0, #0
  402e40:	f040 8165 	bne.w	40310e <_svfprintf_r+0x11ae>
  402e44:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402e46:	42a3      	cmp	r3, r4
  402e48:	d206      	bcs.n	402e58 <_svfprintf_r+0xef8>
  402e4a:	2130      	movs	r1, #48	; 0x30
  402e4c:	1c5a      	adds	r2, r3, #1
  402e4e:	9223      	str	r2, [sp, #140]	; 0x8c
  402e50:	7019      	strb	r1, [r3, #0]
  402e52:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402e54:	429c      	cmp	r4, r3
  402e56:	d8f9      	bhi.n	402e4c <_svfprintf_r+0xeec>
  402e58:	1b9b      	subs	r3, r3, r6
  402e5a:	9313      	str	r3, [sp, #76]	; 0x4c
  402e5c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402e5e:	2b47      	cmp	r3, #71	; 0x47
  402e60:	f000 80e9 	beq.w	403036 <_svfprintf_r+0x10d6>
  402e64:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402e66:	2b65      	cmp	r3, #101	; 0x65
  402e68:	f340 81cd 	ble.w	403206 <_svfprintf_r+0x12a6>
  402e6c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402e6e:	2b66      	cmp	r3, #102	; 0x66
  402e70:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402e72:	9312      	str	r3, [sp, #72]	; 0x48
  402e74:	f000 819e 	beq.w	4031b4 <_svfprintf_r+0x1254>
  402e78:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402e7a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402e7c:	4619      	mov	r1, r3
  402e7e:	4291      	cmp	r1, r2
  402e80:	f300 818a 	bgt.w	403198 <_svfprintf_r+0x1238>
  402e84:	f01b 0f01 	tst.w	fp, #1
  402e88:	f040 8213 	bne.w	4032b2 <_svfprintf_r+0x1352>
  402e8c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402e90:	9308      	str	r3, [sp, #32]
  402e92:	2367      	movs	r3, #103	; 0x67
  402e94:	920e      	str	r2, [sp, #56]	; 0x38
  402e96:	9311      	str	r3, [sp, #68]	; 0x44
  402e98:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402e9a:	2b00      	cmp	r3, #0
  402e9c:	f040 80c4 	bne.w	403028 <_svfprintf_r+0x10c8>
  402ea0:	930a      	str	r3, [sp, #40]	; 0x28
  402ea2:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402ea6:	f7ff b973 	b.w	402190 <_svfprintf_r+0x230>
  402eaa:	4635      	mov	r5, r6
  402eac:	460c      	mov	r4, r1
  402eae:	4646      	mov	r6, r8
  402eb0:	4690      	mov	r8, r2
  402eb2:	3301      	adds	r3, #1
  402eb4:	443c      	add	r4, r7
  402eb6:	2b07      	cmp	r3, #7
  402eb8:	9427      	str	r4, [sp, #156]	; 0x9c
  402eba:	9326      	str	r3, [sp, #152]	; 0x98
  402ebc:	e888 00a0 	stmia.w	r8, {r5, r7}
  402ec0:	f73f aed1 	bgt.w	402c66 <_svfprintf_r+0xd06>
  402ec4:	f108 0808 	add.w	r8, r8, #8
  402ec8:	e6d7      	b.n	402c7a <_svfprintf_r+0xd1a>
  402eca:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402ecc:	6813      	ldr	r3, [r2, #0]
  402ece:	3204      	adds	r2, #4
  402ed0:	920f      	str	r2, [sp, #60]	; 0x3c
  402ed2:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402ed4:	601a      	str	r2, [r3, #0]
  402ed6:	f7ff b86a 	b.w	401fae <_svfprintf_r+0x4e>
  402eda:	aa25      	add	r2, sp, #148	; 0x94
  402edc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ede:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ee0:	f003 ffbc 	bl	406e5c <__ssprint_r>
  402ee4:	2800      	cmp	r0, #0
  402ee6:	f47f a90d 	bne.w	402104 <_svfprintf_r+0x1a4>
  402eea:	46c8      	mov	r8, r9
  402eec:	e48d      	b.n	40280a <_svfprintf_r+0x8aa>
  402eee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ef0:	4a27      	ldr	r2, [pc, #156]	; (402f90 <_svfprintf_r+0x1030>)
  402ef2:	f8c8 2000 	str.w	r2, [r8]
  402ef6:	3301      	adds	r3, #1
  402ef8:	3401      	adds	r4, #1
  402efa:	2201      	movs	r2, #1
  402efc:	2b07      	cmp	r3, #7
  402efe:	9427      	str	r4, [sp, #156]	; 0x9c
  402f00:	9326      	str	r3, [sp, #152]	; 0x98
  402f02:	f8c8 2004 	str.w	r2, [r8, #4]
  402f06:	dc72      	bgt.n	402fee <_svfprintf_r+0x108e>
  402f08:	f108 0808 	add.w	r8, r8, #8
  402f0c:	b929      	cbnz	r1, 402f1a <_svfprintf_r+0xfba>
  402f0e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402f10:	b91b      	cbnz	r3, 402f1a <_svfprintf_r+0xfba>
  402f12:	9b07      	ldr	r3, [sp, #28]
  402f14:	07d8      	lsls	r0, r3, #31
  402f16:	f57f aa03 	bpl.w	402320 <_svfprintf_r+0x3c0>
  402f1a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f1c:	9819      	ldr	r0, [sp, #100]	; 0x64
  402f1e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402f20:	f8c8 2000 	str.w	r2, [r8]
  402f24:	3301      	adds	r3, #1
  402f26:	4602      	mov	r2, r0
  402f28:	4422      	add	r2, r4
  402f2a:	2b07      	cmp	r3, #7
  402f2c:	9227      	str	r2, [sp, #156]	; 0x9c
  402f2e:	f8c8 0004 	str.w	r0, [r8, #4]
  402f32:	9326      	str	r3, [sp, #152]	; 0x98
  402f34:	f300 818d 	bgt.w	403252 <_svfprintf_r+0x12f2>
  402f38:	f108 0808 	add.w	r8, r8, #8
  402f3c:	2900      	cmp	r1, #0
  402f3e:	f2c0 8165 	blt.w	40320c <_svfprintf_r+0x12ac>
  402f42:	9913      	ldr	r1, [sp, #76]	; 0x4c
  402f44:	f8c8 6000 	str.w	r6, [r8]
  402f48:	3301      	adds	r3, #1
  402f4a:	188c      	adds	r4, r1, r2
  402f4c:	2b07      	cmp	r3, #7
  402f4e:	9427      	str	r4, [sp, #156]	; 0x9c
  402f50:	9326      	str	r3, [sp, #152]	; 0x98
  402f52:	f8c8 1004 	str.w	r1, [r8, #4]
  402f56:	f77f a9e1 	ble.w	40231c <_svfprintf_r+0x3bc>
  402f5a:	e52c      	b.n	4029b6 <_svfprintf_r+0xa56>
  402f5c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402f5e:	9909      	ldr	r1, [sp, #36]	; 0x24
  402f60:	6813      	ldr	r3, [r2, #0]
  402f62:	17cd      	asrs	r5, r1, #31
  402f64:	4608      	mov	r0, r1
  402f66:	3204      	adds	r2, #4
  402f68:	4629      	mov	r1, r5
  402f6a:	920f      	str	r2, [sp, #60]	; 0x3c
  402f6c:	e9c3 0100 	strd	r0, r1, [r3]
  402f70:	f7ff b81d 	b.w	401fae <_svfprintf_r+0x4e>
  402f74:	aa25      	add	r2, sp, #148	; 0x94
  402f76:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f78:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f7a:	f003 ff6f 	bl	406e5c <__ssprint_r>
  402f7e:	2800      	cmp	r0, #0
  402f80:	f47f a8c0 	bne.w	402104 <_svfprintf_r+0x1a4>
  402f84:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f86:	46c8      	mov	r8, r9
  402f88:	e458      	b.n	40283c <_svfprintf_r+0x8dc>
  402f8a:	bf00      	nop
  402f8c:	00408c9c 	.word	0x00408c9c
  402f90:	00408c88 	.word	0x00408c88
  402f94:	2140      	movs	r1, #64	; 0x40
  402f96:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f98:	f002 fe56 	bl	405c48 <_malloc_r>
  402f9c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402f9e:	6010      	str	r0, [r2, #0]
  402fa0:	6110      	str	r0, [r2, #16]
  402fa2:	2800      	cmp	r0, #0
  402fa4:	f000 81f2 	beq.w	40338c <_svfprintf_r+0x142c>
  402fa8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402faa:	2340      	movs	r3, #64	; 0x40
  402fac:	6153      	str	r3, [r2, #20]
  402fae:	f7fe bfee 	b.w	401f8e <_svfprintf_r+0x2e>
  402fb2:	a823      	add	r0, sp, #140	; 0x8c
  402fb4:	a920      	add	r1, sp, #128	; 0x80
  402fb6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402fb8:	9004      	str	r0, [sp, #16]
  402fba:	9103      	str	r1, [sp, #12]
  402fbc:	a81f      	add	r0, sp, #124	; 0x7c
  402fbe:	2103      	movs	r1, #3
  402fc0:	9002      	str	r0, [sp, #8]
  402fc2:	9a08      	ldr	r2, [sp, #32]
  402fc4:	9401      	str	r4, [sp, #4]
  402fc6:	463b      	mov	r3, r7
  402fc8:	9100      	str	r1, [sp, #0]
  402fca:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fcc:	f001 f9c8 	bl	404360 <_dtoa_r>
  402fd0:	4625      	mov	r5, r4
  402fd2:	4606      	mov	r6, r0
  402fd4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402fd6:	2b46      	cmp	r3, #70	; 0x46
  402fd8:	eb06 0405 	add.w	r4, r6, r5
  402fdc:	f47f af29 	bne.w	402e32 <_svfprintf_r+0xed2>
  402fe0:	7833      	ldrb	r3, [r6, #0]
  402fe2:	2b30      	cmp	r3, #48	; 0x30
  402fe4:	f000 8178 	beq.w	4032d8 <_svfprintf_r+0x1378>
  402fe8:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  402fea:	442c      	add	r4, r5
  402fec:	e721      	b.n	402e32 <_svfprintf_r+0xed2>
  402fee:	aa25      	add	r2, sp, #148	; 0x94
  402ff0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ff2:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ff4:	f003 ff32 	bl	406e5c <__ssprint_r>
  402ff8:	2800      	cmp	r0, #0
  402ffa:	f47f a883 	bne.w	402104 <_svfprintf_r+0x1a4>
  402ffe:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403000:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403002:	46c8      	mov	r8, r9
  403004:	e782      	b.n	402f0c <_svfprintf_r+0xfac>
  403006:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403008:	2b00      	cmp	r3, #0
  40300a:	bf08      	it	eq
  40300c:	2301      	moveq	r3, #1
  40300e:	930a      	str	r3, [sp, #40]	; 0x28
  403010:	e6db      	b.n	402dca <_svfprintf_r+0xe6a>
  403012:	4630      	mov	r0, r6
  403014:	940a      	str	r4, [sp, #40]	; 0x28
  403016:	f003 feb3 	bl	406d80 <strlen>
  40301a:	950f      	str	r5, [sp, #60]	; 0x3c
  40301c:	900e      	str	r0, [sp, #56]	; 0x38
  40301e:	f8cd b01c 	str.w	fp, [sp, #28]
  403022:	4603      	mov	r3, r0
  403024:	f7ff b9f9 	b.w	40241a <_svfprintf_r+0x4ba>
  403028:	272d      	movs	r7, #45	; 0x2d
  40302a:	2300      	movs	r3, #0
  40302c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403030:	930a      	str	r3, [sp, #40]	; 0x28
  403032:	f7ff b8ae 	b.w	402192 <_svfprintf_r+0x232>
  403036:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403038:	9312      	str	r3, [sp, #72]	; 0x48
  40303a:	461a      	mov	r2, r3
  40303c:	3303      	adds	r3, #3
  40303e:	db04      	blt.n	40304a <_svfprintf_r+0x10ea>
  403040:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403042:	4619      	mov	r1, r3
  403044:	4291      	cmp	r1, r2
  403046:	f6bf af17 	bge.w	402e78 <_svfprintf_r+0xf18>
  40304a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40304c:	3b02      	subs	r3, #2
  40304e:	9311      	str	r3, [sp, #68]	; 0x44
  403050:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  403054:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  403058:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40305a:	3b01      	subs	r3, #1
  40305c:	2b00      	cmp	r3, #0
  40305e:	931f      	str	r3, [sp, #124]	; 0x7c
  403060:	bfbd      	ittte	lt
  403062:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  403064:	f1c3 0301 	rsblt	r3, r3, #1
  403068:	222d      	movlt	r2, #45	; 0x2d
  40306a:	222b      	movge	r2, #43	; 0x2b
  40306c:	2b09      	cmp	r3, #9
  40306e:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  403072:	f340 8116 	ble.w	4032a2 <_svfprintf_r+0x1342>
  403076:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  40307a:	4620      	mov	r0, r4
  40307c:	4dab      	ldr	r5, [pc, #684]	; (40332c <_svfprintf_r+0x13cc>)
  40307e:	e000      	b.n	403082 <_svfprintf_r+0x1122>
  403080:	4610      	mov	r0, r2
  403082:	fb85 1203 	smull	r1, r2, r5, r3
  403086:	17d9      	asrs	r1, r3, #31
  403088:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  40308c:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  403090:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  403094:	3230      	adds	r2, #48	; 0x30
  403096:	2909      	cmp	r1, #9
  403098:	f800 2c01 	strb.w	r2, [r0, #-1]
  40309c:	460b      	mov	r3, r1
  40309e:	f100 32ff 	add.w	r2, r0, #4294967295
  4030a2:	dced      	bgt.n	403080 <_svfprintf_r+0x1120>
  4030a4:	3330      	adds	r3, #48	; 0x30
  4030a6:	3802      	subs	r0, #2
  4030a8:	b2d9      	uxtb	r1, r3
  4030aa:	4284      	cmp	r4, r0
  4030ac:	f802 1c01 	strb.w	r1, [r2, #-1]
  4030b0:	f240 8165 	bls.w	40337e <_svfprintf_r+0x141e>
  4030b4:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4030b8:	4613      	mov	r3, r2
  4030ba:	e001      	b.n	4030c0 <_svfprintf_r+0x1160>
  4030bc:	f813 1b01 	ldrb.w	r1, [r3], #1
  4030c0:	f800 1b01 	strb.w	r1, [r0], #1
  4030c4:	42a3      	cmp	r3, r4
  4030c6:	d1f9      	bne.n	4030bc <_svfprintf_r+0x115c>
  4030c8:	3301      	adds	r3, #1
  4030ca:	1a9b      	subs	r3, r3, r2
  4030cc:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  4030d0:	4413      	add	r3, r2
  4030d2:	aa21      	add	r2, sp, #132	; 0x84
  4030d4:	1a9b      	subs	r3, r3, r2
  4030d6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4030d8:	931b      	str	r3, [sp, #108]	; 0x6c
  4030da:	2a01      	cmp	r2, #1
  4030dc:	4413      	add	r3, r2
  4030de:	930e      	str	r3, [sp, #56]	; 0x38
  4030e0:	f340 8119 	ble.w	403316 <_svfprintf_r+0x13b6>
  4030e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4030e6:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4030e8:	4413      	add	r3, r2
  4030ea:	930e      	str	r3, [sp, #56]	; 0x38
  4030ec:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4030f0:	9308      	str	r3, [sp, #32]
  4030f2:	2300      	movs	r3, #0
  4030f4:	9312      	str	r3, [sp, #72]	; 0x48
  4030f6:	e6cf      	b.n	402e98 <_svfprintf_r+0xf38>
  4030f8:	aa25      	add	r2, sp, #148	; 0x94
  4030fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030fc:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030fe:	f003 fead 	bl	406e5c <__ssprint_r>
  403102:	2800      	cmp	r0, #0
  403104:	f47e affe 	bne.w	402104 <_svfprintf_r+0x1a4>
  403108:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40310a:	46c8      	mov	r8, r9
  40310c:	e4d7      	b.n	402abe <_svfprintf_r+0xb5e>
  40310e:	4623      	mov	r3, r4
  403110:	e6a2      	b.n	402e58 <_svfprintf_r+0xef8>
  403112:	aa25      	add	r2, sp, #148	; 0x94
  403114:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403116:	980c      	ldr	r0, [sp, #48]	; 0x30
  403118:	f003 fea0 	bl	406e5c <__ssprint_r>
  40311c:	2800      	cmp	r0, #0
  40311e:	f47e aff1 	bne.w	402104 <_svfprintf_r+0x1a4>
  403122:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403124:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403126:	46c8      	mov	r8, r9
  403128:	e5ae      	b.n	402c88 <_svfprintf_r+0xd28>
  40312a:	aa25      	add	r2, sp, #148	; 0x94
  40312c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40312e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403130:	f003 fe94 	bl	406e5c <__ssprint_r>
  403134:	2800      	cmp	r0, #0
  403136:	f47e afe5 	bne.w	402104 <_svfprintf_r+0x1a4>
  40313a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40313c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40313e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403140:	1a9a      	subs	r2, r3, r2
  403142:	46c8      	mov	r8, r9
  403144:	e5b8      	b.n	402cb8 <_svfprintf_r+0xd58>
  403146:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403148:	9612      	str	r6, [sp, #72]	; 0x48
  40314a:	2b06      	cmp	r3, #6
  40314c:	bf28      	it	cs
  40314e:	2306      	movcs	r3, #6
  403150:	960a      	str	r6, [sp, #40]	; 0x28
  403152:	4637      	mov	r7, r6
  403154:	9308      	str	r3, [sp, #32]
  403156:	950f      	str	r5, [sp, #60]	; 0x3c
  403158:	f8cd b01c 	str.w	fp, [sp, #28]
  40315c:	930e      	str	r3, [sp, #56]	; 0x38
  40315e:	4e74      	ldr	r6, [pc, #464]	; (403330 <_svfprintf_r+0x13d0>)
  403160:	f7ff b816 	b.w	402190 <_svfprintf_r+0x230>
  403164:	a823      	add	r0, sp, #140	; 0x8c
  403166:	a920      	add	r1, sp, #128	; 0x80
  403168:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40316a:	9004      	str	r0, [sp, #16]
  40316c:	9103      	str	r1, [sp, #12]
  40316e:	a81f      	add	r0, sp, #124	; 0x7c
  403170:	2103      	movs	r1, #3
  403172:	9002      	str	r0, [sp, #8]
  403174:	9a08      	ldr	r2, [sp, #32]
  403176:	9501      	str	r5, [sp, #4]
  403178:	463b      	mov	r3, r7
  40317a:	9100      	str	r1, [sp, #0]
  40317c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40317e:	f001 f8ef 	bl	404360 <_dtoa_r>
  403182:	4606      	mov	r6, r0
  403184:	1944      	adds	r4, r0, r5
  403186:	e72b      	b.n	402fe0 <_svfprintf_r+0x1080>
  403188:	2306      	movs	r3, #6
  40318a:	930a      	str	r3, [sp, #40]	; 0x28
  40318c:	e61d      	b.n	402dca <_svfprintf_r+0xe6a>
  40318e:	272d      	movs	r7, #45	; 0x2d
  403190:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403194:	f7ff bacd 	b.w	402732 <_svfprintf_r+0x7d2>
  403198:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40319a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40319c:	4413      	add	r3, r2
  40319e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4031a0:	930e      	str	r3, [sp, #56]	; 0x38
  4031a2:	2a00      	cmp	r2, #0
  4031a4:	f340 80b0 	ble.w	403308 <_svfprintf_r+0x13a8>
  4031a8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4031ac:	9308      	str	r3, [sp, #32]
  4031ae:	2367      	movs	r3, #103	; 0x67
  4031b0:	9311      	str	r3, [sp, #68]	; 0x44
  4031b2:	e671      	b.n	402e98 <_svfprintf_r+0xf38>
  4031b4:	2b00      	cmp	r3, #0
  4031b6:	f340 80c3 	ble.w	403340 <_svfprintf_r+0x13e0>
  4031ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4031bc:	2a00      	cmp	r2, #0
  4031be:	f040 8099 	bne.w	4032f4 <_svfprintf_r+0x1394>
  4031c2:	f01b 0f01 	tst.w	fp, #1
  4031c6:	f040 8095 	bne.w	4032f4 <_svfprintf_r+0x1394>
  4031ca:	9308      	str	r3, [sp, #32]
  4031cc:	930e      	str	r3, [sp, #56]	; 0x38
  4031ce:	e663      	b.n	402e98 <_svfprintf_r+0xf38>
  4031d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4031d2:	9308      	str	r3, [sp, #32]
  4031d4:	930e      	str	r3, [sp, #56]	; 0x38
  4031d6:	900a      	str	r0, [sp, #40]	; 0x28
  4031d8:	950f      	str	r5, [sp, #60]	; 0x3c
  4031da:	f8cd b01c 	str.w	fp, [sp, #28]
  4031de:	9012      	str	r0, [sp, #72]	; 0x48
  4031e0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4031e4:	f7fe bfd4 	b.w	402190 <_svfprintf_r+0x230>
  4031e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4031ea:	2b47      	cmp	r3, #71	; 0x47
  4031ec:	f47f ae20 	bne.w	402e30 <_svfprintf_r+0xed0>
  4031f0:	f01b 0f01 	tst.w	fp, #1
  4031f4:	f47f aeee 	bne.w	402fd4 <_svfprintf_r+0x1074>
  4031f8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4031fa:	1b9b      	subs	r3, r3, r6
  4031fc:	9313      	str	r3, [sp, #76]	; 0x4c
  4031fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403200:	2b47      	cmp	r3, #71	; 0x47
  403202:	f43f af18 	beq.w	403036 <_svfprintf_r+0x10d6>
  403206:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403208:	9312      	str	r3, [sp, #72]	; 0x48
  40320a:	e721      	b.n	403050 <_svfprintf_r+0x10f0>
  40320c:	424f      	negs	r7, r1
  40320e:	3110      	adds	r1, #16
  403210:	4d48      	ldr	r5, [pc, #288]	; (403334 <_svfprintf_r+0x13d4>)
  403212:	da2f      	bge.n	403274 <_svfprintf_r+0x1314>
  403214:	2410      	movs	r4, #16
  403216:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40321a:	e004      	b.n	403226 <_svfprintf_r+0x12c6>
  40321c:	f108 0808 	add.w	r8, r8, #8
  403220:	3f10      	subs	r7, #16
  403222:	2f10      	cmp	r7, #16
  403224:	dd26      	ble.n	403274 <_svfprintf_r+0x1314>
  403226:	3301      	adds	r3, #1
  403228:	3210      	adds	r2, #16
  40322a:	2b07      	cmp	r3, #7
  40322c:	9227      	str	r2, [sp, #156]	; 0x9c
  40322e:	9326      	str	r3, [sp, #152]	; 0x98
  403230:	f8c8 5000 	str.w	r5, [r8]
  403234:	f8c8 4004 	str.w	r4, [r8, #4]
  403238:	ddf0      	ble.n	40321c <_svfprintf_r+0x12bc>
  40323a:	aa25      	add	r2, sp, #148	; 0x94
  40323c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40323e:	4658      	mov	r0, fp
  403240:	f003 fe0c 	bl	406e5c <__ssprint_r>
  403244:	2800      	cmp	r0, #0
  403246:	f47e af5d 	bne.w	402104 <_svfprintf_r+0x1a4>
  40324a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40324c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40324e:	46c8      	mov	r8, r9
  403250:	e7e6      	b.n	403220 <_svfprintf_r+0x12c0>
  403252:	aa25      	add	r2, sp, #148	; 0x94
  403254:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403256:	980c      	ldr	r0, [sp, #48]	; 0x30
  403258:	f003 fe00 	bl	406e5c <__ssprint_r>
  40325c:	2800      	cmp	r0, #0
  40325e:	f47e af51 	bne.w	402104 <_svfprintf_r+0x1a4>
  403262:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403264:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403266:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403268:	46c8      	mov	r8, r9
  40326a:	e667      	b.n	402f3c <_svfprintf_r+0xfdc>
  40326c:	2000      	movs	r0, #0
  40326e:	900a      	str	r0, [sp, #40]	; 0x28
  403270:	f7fe bed0 	b.w	402014 <_svfprintf_r+0xb4>
  403274:	3301      	adds	r3, #1
  403276:	443a      	add	r2, r7
  403278:	2b07      	cmp	r3, #7
  40327a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40327e:	9227      	str	r2, [sp, #156]	; 0x9c
  403280:	9326      	str	r3, [sp, #152]	; 0x98
  403282:	f108 0808 	add.w	r8, r8, #8
  403286:	f77f ae5c 	ble.w	402f42 <_svfprintf_r+0xfe2>
  40328a:	aa25      	add	r2, sp, #148	; 0x94
  40328c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40328e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403290:	f003 fde4 	bl	406e5c <__ssprint_r>
  403294:	2800      	cmp	r0, #0
  403296:	f47e af35 	bne.w	402104 <_svfprintf_r+0x1a4>
  40329a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40329c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40329e:	46c8      	mov	r8, r9
  4032a0:	e64f      	b.n	402f42 <_svfprintf_r+0xfe2>
  4032a2:	3330      	adds	r3, #48	; 0x30
  4032a4:	2230      	movs	r2, #48	; 0x30
  4032a6:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4032aa:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4032ae:	ab22      	add	r3, sp, #136	; 0x88
  4032b0:	e70f      	b.n	4030d2 <_svfprintf_r+0x1172>
  4032b2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4032b4:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4032b6:	4413      	add	r3, r2
  4032b8:	930e      	str	r3, [sp, #56]	; 0x38
  4032ba:	e775      	b.n	4031a8 <_svfprintf_r+0x1248>
  4032bc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4032be:	e5cb      	b.n	402e58 <_svfprintf_r+0xef8>
  4032c0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4032c2:	4e1d      	ldr	r6, [pc, #116]	; (403338 <_svfprintf_r+0x13d8>)
  4032c4:	2b00      	cmp	r3, #0
  4032c6:	bfb6      	itet	lt
  4032c8:	272d      	movlt	r7, #45	; 0x2d
  4032ca:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  4032ce:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  4032d2:	4b1a      	ldr	r3, [pc, #104]	; (40333c <_svfprintf_r+0x13dc>)
  4032d4:	f7ff ba2f 	b.w	402736 <_svfprintf_r+0x7d6>
  4032d8:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4032da:	9808      	ldr	r0, [sp, #32]
  4032dc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4032de:	4639      	mov	r1, r7
  4032e0:	f004 fc58 	bl	407b94 <__aeabi_dcmpeq>
  4032e4:	2800      	cmp	r0, #0
  4032e6:	f47f ae7f 	bne.w	402fe8 <_svfprintf_r+0x1088>
  4032ea:	f1c5 0501 	rsb	r5, r5, #1
  4032ee:	951f      	str	r5, [sp, #124]	; 0x7c
  4032f0:	442c      	add	r4, r5
  4032f2:	e59e      	b.n	402e32 <_svfprintf_r+0xed2>
  4032f4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4032f6:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4032f8:	4413      	add	r3, r2
  4032fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4032fc:	441a      	add	r2, r3
  4032fe:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  403302:	920e      	str	r2, [sp, #56]	; 0x38
  403304:	9308      	str	r3, [sp, #32]
  403306:	e5c7      	b.n	402e98 <_svfprintf_r+0xf38>
  403308:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40330a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40330c:	f1c3 0301 	rsb	r3, r3, #1
  403310:	441a      	add	r2, r3
  403312:	4613      	mov	r3, r2
  403314:	e7d0      	b.n	4032b8 <_svfprintf_r+0x1358>
  403316:	f01b 0301 	ands.w	r3, fp, #1
  40331a:	9312      	str	r3, [sp, #72]	; 0x48
  40331c:	f47f aee2 	bne.w	4030e4 <_svfprintf_r+0x1184>
  403320:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403322:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403326:	9308      	str	r3, [sp, #32]
  403328:	e5b6      	b.n	402e98 <_svfprintf_r+0xf38>
  40332a:	bf00      	nop
  40332c:	66666667 	.word	0x66666667
  403330:	00408c80 	.word	0x00408c80
  403334:	00408c9c 	.word	0x00408c9c
  403338:	00408c54 	.word	0x00408c54
  40333c:	00408c50 	.word	0x00408c50
  403340:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403342:	b913      	cbnz	r3, 40334a <_svfprintf_r+0x13ea>
  403344:	f01b 0f01 	tst.w	fp, #1
  403348:	d002      	beq.n	403350 <_svfprintf_r+0x13f0>
  40334a:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40334c:	3301      	adds	r3, #1
  40334e:	e7d4      	b.n	4032fa <_svfprintf_r+0x139a>
  403350:	2301      	movs	r3, #1
  403352:	e73a      	b.n	4031ca <_svfprintf_r+0x126a>
  403354:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403356:	f89a 3001 	ldrb.w	r3, [sl, #1]
  40335a:	6828      	ldr	r0, [r5, #0]
  40335c:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  403360:	900a      	str	r0, [sp, #40]	; 0x28
  403362:	4628      	mov	r0, r5
  403364:	3004      	adds	r0, #4
  403366:	46a2      	mov	sl, r4
  403368:	900f      	str	r0, [sp, #60]	; 0x3c
  40336a:	f7fe be51 	b.w	402010 <_svfprintf_r+0xb0>
  40336e:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403372:	f7ff b867 	b.w	402444 <_svfprintf_r+0x4e4>
  403376:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40337a:	f7ff ba15 	b.w	4027a8 <_svfprintf_r+0x848>
  40337e:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  403382:	e6a6      	b.n	4030d2 <_svfprintf_r+0x1172>
  403384:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403388:	f7ff b8eb 	b.w	402562 <_svfprintf_r+0x602>
  40338c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40338e:	230c      	movs	r3, #12
  403390:	6013      	str	r3, [r2, #0]
  403392:	f04f 33ff 	mov.w	r3, #4294967295
  403396:	9309      	str	r3, [sp, #36]	; 0x24
  403398:	f7fe bebd 	b.w	402116 <_svfprintf_r+0x1b6>
  40339c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4033a0:	f7ff b99a 	b.w	4026d8 <_svfprintf_r+0x778>
  4033a4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4033a8:	f7ff b976 	b.w	402698 <_svfprintf_r+0x738>
  4033ac:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4033b0:	f7ff b959 	b.w	402666 <_svfprintf_r+0x706>
  4033b4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4033b8:	f7ff b912 	b.w	4025e0 <_svfprintf_r+0x680>

004033bc <__sprint_r.part.0>:
  4033bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4033c0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4033c2:	049c      	lsls	r4, r3, #18
  4033c4:	4693      	mov	fp, r2
  4033c6:	d52f      	bpl.n	403428 <__sprint_r.part.0+0x6c>
  4033c8:	6893      	ldr	r3, [r2, #8]
  4033ca:	6812      	ldr	r2, [r2, #0]
  4033cc:	b353      	cbz	r3, 403424 <__sprint_r.part.0+0x68>
  4033ce:	460e      	mov	r6, r1
  4033d0:	4607      	mov	r7, r0
  4033d2:	f102 0908 	add.w	r9, r2, #8
  4033d6:	e919 0420 	ldmdb	r9, {r5, sl}
  4033da:	ea5f 089a 	movs.w	r8, sl, lsr #2
  4033de:	d017      	beq.n	403410 <__sprint_r.part.0+0x54>
  4033e0:	3d04      	subs	r5, #4
  4033e2:	2400      	movs	r4, #0
  4033e4:	e001      	b.n	4033ea <__sprint_r.part.0+0x2e>
  4033e6:	45a0      	cmp	r8, r4
  4033e8:	d010      	beq.n	40340c <__sprint_r.part.0+0x50>
  4033ea:	4632      	mov	r2, r6
  4033ec:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4033f0:	4638      	mov	r0, r7
  4033f2:	f002 f879 	bl	4054e8 <_fputwc_r>
  4033f6:	1c43      	adds	r3, r0, #1
  4033f8:	f104 0401 	add.w	r4, r4, #1
  4033fc:	d1f3      	bne.n	4033e6 <__sprint_r.part.0+0x2a>
  4033fe:	2300      	movs	r3, #0
  403400:	f8cb 3008 	str.w	r3, [fp, #8]
  403404:	f8cb 3004 	str.w	r3, [fp, #4]
  403408:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40340c:	f8db 3008 	ldr.w	r3, [fp, #8]
  403410:	f02a 0a03 	bic.w	sl, sl, #3
  403414:	eba3 030a 	sub.w	r3, r3, sl
  403418:	f8cb 3008 	str.w	r3, [fp, #8]
  40341c:	f109 0908 	add.w	r9, r9, #8
  403420:	2b00      	cmp	r3, #0
  403422:	d1d8      	bne.n	4033d6 <__sprint_r.part.0+0x1a>
  403424:	2000      	movs	r0, #0
  403426:	e7ea      	b.n	4033fe <__sprint_r.part.0+0x42>
  403428:	f002 f9c8 	bl	4057bc <__sfvwrite_r>
  40342c:	2300      	movs	r3, #0
  40342e:	f8cb 3008 	str.w	r3, [fp, #8]
  403432:	f8cb 3004 	str.w	r3, [fp, #4]
  403436:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40343a:	bf00      	nop

0040343c <_vfiprintf_r>:
  40343c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403440:	b0ad      	sub	sp, #180	; 0xb4
  403442:	461d      	mov	r5, r3
  403444:	468b      	mov	fp, r1
  403446:	4690      	mov	r8, r2
  403448:	9307      	str	r3, [sp, #28]
  40344a:	9006      	str	r0, [sp, #24]
  40344c:	b118      	cbz	r0, 403456 <_vfiprintf_r+0x1a>
  40344e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403450:	2b00      	cmp	r3, #0
  403452:	f000 80f3 	beq.w	40363c <_vfiprintf_r+0x200>
  403456:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40345a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40345e:	07df      	lsls	r7, r3, #31
  403460:	b281      	uxth	r1, r0
  403462:	d402      	bmi.n	40346a <_vfiprintf_r+0x2e>
  403464:	058e      	lsls	r6, r1, #22
  403466:	f140 80fc 	bpl.w	403662 <_vfiprintf_r+0x226>
  40346a:	048c      	lsls	r4, r1, #18
  40346c:	d40a      	bmi.n	403484 <_vfiprintf_r+0x48>
  40346e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403472:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  403476:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40347a:	f8ab 100c 	strh.w	r1, [fp, #12]
  40347e:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  403482:	b289      	uxth	r1, r1
  403484:	0708      	lsls	r0, r1, #28
  403486:	f140 80b3 	bpl.w	4035f0 <_vfiprintf_r+0x1b4>
  40348a:	f8db 3010 	ldr.w	r3, [fp, #16]
  40348e:	2b00      	cmp	r3, #0
  403490:	f000 80ae 	beq.w	4035f0 <_vfiprintf_r+0x1b4>
  403494:	f001 031a 	and.w	r3, r1, #26
  403498:	2b0a      	cmp	r3, #10
  40349a:	f000 80b5 	beq.w	403608 <_vfiprintf_r+0x1cc>
  40349e:	2300      	movs	r3, #0
  4034a0:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  4034a4:	930b      	str	r3, [sp, #44]	; 0x2c
  4034a6:	9311      	str	r3, [sp, #68]	; 0x44
  4034a8:	9310      	str	r3, [sp, #64]	; 0x40
  4034aa:	9303      	str	r3, [sp, #12]
  4034ac:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  4034b0:	46ca      	mov	sl, r9
  4034b2:	f8cd b010 	str.w	fp, [sp, #16]
  4034b6:	f898 3000 	ldrb.w	r3, [r8]
  4034ba:	4644      	mov	r4, r8
  4034bc:	b1fb      	cbz	r3, 4034fe <_vfiprintf_r+0xc2>
  4034be:	2b25      	cmp	r3, #37	; 0x25
  4034c0:	d102      	bne.n	4034c8 <_vfiprintf_r+0x8c>
  4034c2:	e01c      	b.n	4034fe <_vfiprintf_r+0xc2>
  4034c4:	2b25      	cmp	r3, #37	; 0x25
  4034c6:	d003      	beq.n	4034d0 <_vfiprintf_r+0x94>
  4034c8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4034cc:	2b00      	cmp	r3, #0
  4034ce:	d1f9      	bne.n	4034c4 <_vfiprintf_r+0x88>
  4034d0:	eba4 0508 	sub.w	r5, r4, r8
  4034d4:	b19d      	cbz	r5, 4034fe <_vfiprintf_r+0xc2>
  4034d6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4034d8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4034da:	f8ca 8000 	str.w	r8, [sl]
  4034de:	3301      	adds	r3, #1
  4034e0:	442a      	add	r2, r5
  4034e2:	2b07      	cmp	r3, #7
  4034e4:	f8ca 5004 	str.w	r5, [sl, #4]
  4034e8:	9211      	str	r2, [sp, #68]	; 0x44
  4034ea:	9310      	str	r3, [sp, #64]	; 0x40
  4034ec:	dd7a      	ble.n	4035e4 <_vfiprintf_r+0x1a8>
  4034ee:	2a00      	cmp	r2, #0
  4034f0:	f040 84b0 	bne.w	403e54 <_vfiprintf_r+0xa18>
  4034f4:	9b03      	ldr	r3, [sp, #12]
  4034f6:	9210      	str	r2, [sp, #64]	; 0x40
  4034f8:	442b      	add	r3, r5
  4034fa:	46ca      	mov	sl, r9
  4034fc:	9303      	str	r3, [sp, #12]
  4034fe:	7823      	ldrb	r3, [r4, #0]
  403500:	2b00      	cmp	r3, #0
  403502:	f000 83e0 	beq.w	403cc6 <_vfiprintf_r+0x88a>
  403506:	2000      	movs	r0, #0
  403508:	f04f 0300 	mov.w	r3, #0
  40350c:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  403510:	f104 0801 	add.w	r8, r4, #1
  403514:	7862      	ldrb	r2, [r4, #1]
  403516:	4605      	mov	r5, r0
  403518:	4606      	mov	r6, r0
  40351a:	4603      	mov	r3, r0
  40351c:	f04f 34ff 	mov.w	r4, #4294967295
  403520:	f108 0801 	add.w	r8, r8, #1
  403524:	f1a2 0120 	sub.w	r1, r2, #32
  403528:	2958      	cmp	r1, #88	; 0x58
  40352a:	f200 82de 	bhi.w	403aea <_vfiprintf_r+0x6ae>
  40352e:	e8df f011 	tbh	[pc, r1, lsl #1]
  403532:	0221      	.short	0x0221
  403534:	02dc02dc 	.word	0x02dc02dc
  403538:	02dc0229 	.word	0x02dc0229
  40353c:	02dc02dc 	.word	0x02dc02dc
  403540:	02dc02dc 	.word	0x02dc02dc
  403544:	028902dc 	.word	0x028902dc
  403548:	02dc0295 	.word	0x02dc0295
  40354c:	02bd00a2 	.word	0x02bd00a2
  403550:	019f02dc 	.word	0x019f02dc
  403554:	01a401a4 	.word	0x01a401a4
  403558:	01a401a4 	.word	0x01a401a4
  40355c:	01a401a4 	.word	0x01a401a4
  403560:	01a401a4 	.word	0x01a401a4
  403564:	02dc01a4 	.word	0x02dc01a4
  403568:	02dc02dc 	.word	0x02dc02dc
  40356c:	02dc02dc 	.word	0x02dc02dc
  403570:	02dc02dc 	.word	0x02dc02dc
  403574:	02dc02dc 	.word	0x02dc02dc
  403578:	01b202dc 	.word	0x01b202dc
  40357c:	02dc02dc 	.word	0x02dc02dc
  403580:	02dc02dc 	.word	0x02dc02dc
  403584:	02dc02dc 	.word	0x02dc02dc
  403588:	02dc02dc 	.word	0x02dc02dc
  40358c:	02dc02dc 	.word	0x02dc02dc
  403590:	02dc0197 	.word	0x02dc0197
  403594:	02dc02dc 	.word	0x02dc02dc
  403598:	02dc02dc 	.word	0x02dc02dc
  40359c:	02dc019b 	.word	0x02dc019b
  4035a0:	025302dc 	.word	0x025302dc
  4035a4:	02dc02dc 	.word	0x02dc02dc
  4035a8:	02dc02dc 	.word	0x02dc02dc
  4035ac:	02dc02dc 	.word	0x02dc02dc
  4035b0:	02dc02dc 	.word	0x02dc02dc
  4035b4:	02dc02dc 	.word	0x02dc02dc
  4035b8:	021b025a 	.word	0x021b025a
  4035bc:	02dc02dc 	.word	0x02dc02dc
  4035c0:	026e02dc 	.word	0x026e02dc
  4035c4:	02dc021b 	.word	0x02dc021b
  4035c8:	027302dc 	.word	0x027302dc
  4035cc:	01f502dc 	.word	0x01f502dc
  4035d0:	02090182 	.word	0x02090182
  4035d4:	02dc02d7 	.word	0x02dc02d7
  4035d8:	02dc029a 	.word	0x02dc029a
  4035dc:	02dc00a7 	.word	0x02dc00a7
  4035e0:	022e02dc 	.word	0x022e02dc
  4035e4:	f10a 0a08 	add.w	sl, sl, #8
  4035e8:	9b03      	ldr	r3, [sp, #12]
  4035ea:	442b      	add	r3, r5
  4035ec:	9303      	str	r3, [sp, #12]
  4035ee:	e786      	b.n	4034fe <_vfiprintf_r+0xc2>
  4035f0:	4659      	mov	r1, fp
  4035f2:	9806      	ldr	r0, [sp, #24]
  4035f4:	f000 fdac 	bl	404150 <__swsetup_r>
  4035f8:	bb18      	cbnz	r0, 403642 <_vfiprintf_r+0x206>
  4035fa:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  4035fe:	f001 031a 	and.w	r3, r1, #26
  403602:	2b0a      	cmp	r3, #10
  403604:	f47f af4b 	bne.w	40349e <_vfiprintf_r+0x62>
  403608:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  40360c:	2b00      	cmp	r3, #0
  40360e:	f6ff af46 	blt.w	40349e <_vfiprintf_r+0x62>
  403612:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403616:	07db      	lsls	r3, r3, #31
  403618:	d405      	bmi.n	403626 <_vfiprintf_r+0x1ea>
  40361a:	058f      	lsls	r7, r1, #22
  40361c:	d403      	bmi.n	403626 <_vfiprintf_r+0x1ea>
  40361e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403622:	f002 fa8f 	bl	405b44 <__retarget_lock_release_recursive>
  403626:	462b      	mov	r3, r5
  403628:	4642      	mov	r2, r8
  40362a:	4659      	mov	r1, fp
  40362c:	9806      	ldr	r0, [sp, #24]
  40362e:	f000 fd4d 	bl	4040cc <__sbprintf>
  403632:	9003      	str	r0, [sp, #12]
  403634:	9803      	ldr	r0, [sp, #12]
  403636:	b02d      	add	sp, #180	; 0xb4
  403638:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40363c:	f001 feb2 	bl	4053a4 <__sinit>
  403640:	e709      	b.n	403456 <_vfiprintf_r+0x1a>
  403642:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403646:	07d9      	lsls	r1, r3, #31
  403648:	d404      	bmi.n	403654 <_vfiprintf_r+0x218>
  40364a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40364e:	059a      	lsls	r2, r3, #22
  403650:	f140 84aa 	bpl.w	403fa8 <_vfiprintf_r+0xb6c>
  403654:	f04f 33ff 	mov.w	r3, #4294967295
  403658:	9303      	str	r3, [sp, #12]
  40365a:	9803      	ldr	r0, [sp, #12]
  40365c:	b02d      	add	sp, #180	; 0xb4
  40365e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403662:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403666:	f002 fa6b 	bl	405b40 <__retarget_lock_acquire_recursive>
  40366a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40366e:	b281      	uxth	r1, r0
  403670:	e6fb      	b.n	40346a <_vfiprintf_r+0x2e>
  403672:	4276      	negs	r6, r6
  403674:	9207      	str	r2, [sp, #28]
  403676:	f043 0304 	orr.w	r3, r3, #4
  40367a:	f898 2000 	ldrb.w	r2, [r8]
  40367e:	e74f      	b.n	403520 <_vfiprintf_r+0xe4>
  403680:	9608      	str	r6, [sp, #32]
  403682:	069e      	lsls	r6, r3, #26
  403684:	f100 8450 	bmi.w	403f28 <_vfiprintf_r+0xaec>
  403688:	9907      	ldr	r1, [sp, #28]
  40368a:	06dd      	lsls	r5, r3, #27
  40368c:	460a      	mov	r2, r1
  40368e:	f100 83ef 	bmi.w	403e70 <_vfiprintf_r+0xa34>
  403692:	0658      	lsls	r0, r3, #25
  403694:	f140 83ec 	bpl.w	403e70 <_vfiprintf_r+0xa34>
  403698:	880e      	ldrh	r6, [r1, #0]
  40369a:	3104      	adds	r1, #4
  40369c:	2700      	movs	r7, #0
  40369e:	2201      	movs	r2, #1
  4036a0:	9107      	str	r1, [sp, #28]
  4036a2:	f04f 0100 	mov.w	r1, #0
  4036a6:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  4036aa:	2500      	movs	r5, #0
  4036ac:	1c61      	adds	r1, r4, #1
  4036ae:	f000 8116 	beq.w	4038de <_vfiprintf_r+0x4a2>
  4036b2:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  4036b6:	9102      	str	r1, [sp, #8]
  4036b8:	ea56 0107 	orrs.w	r1, r6, r7
  4036bc:	f040 8114 	bne.w	4038e8 <_vfiprintf_r+0x4ac>
  4036c0:	2c00      	cmp	r4, #0
  4036c2:	f040 835c 	bne.w	403d7e <_vfiprintf_r+0x942>
  4036c6:	2a00      	cmp	r2, #0
  4036c8:	f040 83b7 	bne.w	403e3a <_vfiprintf_r+0x9fe>
  4036cc:	f013 0301 	ands.w	r3, r3, #1
  4036d0:	9305      	str	r3, [sp, #20]
  4036d2:	f000 8457 	beq.w	403f84 <_vfiprintf_r+0xb48>
  4036d6:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  4036da:	2330      	movs	r3, #48	; 0x30
  4036dc:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  4036e0:	9b05      	ldr	r3, [sp, #20]
  4036e2:	42a3      	cmp	r3, r4
  4036e4:	bfb8      	it	lt
  4036e6:	4623      	movlt	r3, r4
  4036e8:	9301      	str	r3, [sp, #4]
  4036ea:	b10d      	cbz	r5, 4036f0 <_vfiprintf_r+0x2b4>
  4036ec:	3301      	adds	r3, #1
  4036ee:	9301      	str	r3, [sp, #4]
  4036f0:	9b02      	ldr	r3, [sp, #8]
  4036f2:	f013 0302 	ands.w	r3, r3, #2
  4036f6:	9309      	str	r3, [sp, #36]	; 0x24
  4036f8:	d002      	beq.n	403700 <_vfiprintf_r+0x2c4>
  4036fa:	9b01      	ldr	r3, [sp, #4]
  4036fc:	3302      	adds	r3, #2
  4036fe:	9301      	str	r3, [sp, #4]
  403700:	9b02      	ldr	r3, [sp, #8]
  403702:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  403706:	930a      	str	r3, [sp, #40]	; 0x28
  403708:	f040 8217 	bne.w	403b3a <_vfiprintf_r+0x6fe>
  40370c:	9b08      	ldr	r3, [sp, #32]
  40370e:	9a01      	ldr	r2, [sp, #4]
  403710:	1a9d      	subs	r5, r3, r2
  403712:	2d00      	cmp	r5, #0
  403714:	f340 8211 	ble.w	403b3a <_vfiprintf_r+0x6fe>
  403718:	2d10      	cmp	r5, #16
  40371a:	f340 8490 	ble.w	40403e <_vfiprintf_r+0xc02>
  40371e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403720:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403722:	4ec4      	ldr	r6, [pc, #784]	; (403a34 <_vfiprintf_r+0x5f8>)
  403724:	46d6      	mov	lr, sl
  403726:	2710      	movs	r7, #16
  403728:	46a2      	mov	sl, r4
  40372a:	4619      	mov	r1, r3
  40372c:	9c06      	ldr	r4, [sp, #24]
  40372e:	e007      	b.n	403740 <_vfiprintf_r+0x304>
  403730:	f101 0c02 	add.w	ip, r1, #2
  403734:	f10e 0e08 	add.w	lr, lr, #8
  403738:	4601      	mov	r1, r0
  40373a:	3d10      	subs	r5, #16
  40373c:	2d10      	cmp	r5, #16
  40373e:	dd11      	ble.n	403764 <_vfiprintf_r+0x328>
  403740:	1c48      	adds	r0, r1, #1
  403742:	3210      	adds	r2, #16
  403744:	2807      	cmp	r0, #7
  403746:	9211      	str	r2, [sp, #68]	; 0x44
  403748:	e88e 00c0 	stmia.w	lr, {r6, r7}
  40374c:	9010      	str	r0, [sp, #64]	; 0x40
  40374e:	ddef      	ble.n	403730 <_vfiprintf_r+0x2f4>
  403750:	2a00      	cmp	r2, #0
  403752:	f040 81e4 	bne.w	403b1e <_vfiprintf_r+0x6e2>
  403756:	3d10      	subs	r5, #16
  403758:	2d10      	cmp	r5, #16
  40375a:	4611      	mov	r1, r2
  40375c:	f04f 0c01 	mov.w	ip, #1
  403760:	46ce      	mov	lr, r9
  403762:	dced      	bgt.n	403740 <_vfiprintf_r+0x304>
  403764:	4654      	mov	r4, sl
  403766:	4661      	mov	r1, ip
  403768:	46f2      	mov	sl, lr
  40376a:	442a      	add	r2, r5
  40376c:	2907      	cmp	r1, #7
  40376e:	9211      	str	r2, [sp, #68]	; 0x44
  403770:	f8ca 6000 	str.w	r6, [sl]
  403774:	f8ca 5004 	str.w	r5, [sl, #4]
  403778:	9110      	str	r1, [sp, #64]	; 0x40
  40377a:	f300 82ec 	bgt.w	403d56 <_vfiprintf_r+0x91a>
  40377e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403782:	f10a 0a08 	add.w	sl, sl, #8
  403786:	1c48      	adds	r0, r1, #1
  403788:	2d00      	cmp	r5, #0
  40378a:	f040 81de 	bne.w	403b4a <_vfiprintf_r+0x70e>
  40378e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403790:	2b00      	cmp	r3, #0
  403792:	f000 81f8 	beq.w	403b86 <_vfiprintf_r+0x74a>
  403796:	3202      	adds	r2, #2
  403798:	a90e      	add	r1, sp, #56	; 0x38
  40379a:	2302      	movs	r3, #2
  40379c:	2807      	cmp	r0, #7
  40379e:	9211      	str	r2, [sp, #68]	; 0x44
  4037a0:	9010      	str	r0, [sp, #64]	; 0x40
  4037a2:	e88a 000a 	stmia.w	sl, {r1, r3}
  4037a6:	f340 81ea 	ble.w	403b7e <_vfiprintf_r+0x742>
  4037aa:	2a00      	cmp	r2, #0
  4037ac:	f040 838c 	bne.w	403ec8 <_vfiprintf_r+0xa8c>
  4037b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4037b2:	2b80      	cmp	r3, #128	; 0x80
  4037b4:	f04f 0001 	mov.w	r0, #1
  4037b8:	4611      	mov	r1, r2
  4037ba:	46ca      	mov	sl, r9
  4037bc:	f040 81e7 	bne.w	403b8e <_vfiprintf_r+0x752>
  4037c0:	9b08      	ldr	r3, [sp, #32]
  4037c2:	9d01      	ldr	r5, [sp, #4]
  4037c4:	1b5e      	subs	r6, r3, r5
  4037c6:	2e00      	cmp	r6, #0
  4037c8:	f340 81e1 	ble.w	403b8e <_vfiprintf_r+0x752>
  4037cc:	2e10      	cmp	r6, #16
  4037ce:	4d9a      	ldr	r5, [pc, #616]	; (403a38 <_vfiprintf_r+0x5fc>)
  4037d0:	f340 8450 	ble.w	404074 <_vfiprintf_r+0xc38>
  4037d4:	46d4      	mov	ip, sl
  4037d6:	2710      	movs	r7, #16
  4037d8:	46a2      	mov	sl, r4
  4037da:	9c06      	ldr	r4, [sp, #24]
  4037dc:	e007      	b.n	4037ee <_vfiprintf_r+0x3b2>
  4037de:	f101 0e02 	add.w	lr, r1, #2
  4037e2:	f10c 0c08 	add.w	ip, ip, #8
  4037e6:	4601      	mov	r1, r0
  4037e8:	3e10      	subs	r6, #16
  4037ea:	2e10      	cmp	r6, #16
  4037ec:	dd11      	ble.n	403812 <_vfiprintf_r+0x3d6>
  4037ee:	1c48      	adds	r0, r1, #1
  4037f0:	3210      	adds	r2, #16
  4037f2:	2807      	cmp	r0, #7
  4037f4:	9211      	str	r2, [sp, #68]	; 0x44
  4037f6:	e88c 00a0 	stmia.w	ip, {r5, r7}
  4037fa:	9010      	str	r0, [sp, #64]	; 0x40
  4037fc:	ddef      	ble.n	4037de <_vfiprintf_r+0x3a2>
  4037fe:	2a00      	cmp	r2, #0
  403800:	f040 829d 	bne.w	403d3e <_vfiprintf_r+0x902>
  403804:	3e10      	subs	r6, #16
  403806:	2e10      	cmp	r6, #16
  403808:	f04f 0e01 	mov.w	lr, #1
  40380c:	4611      	mov	r1, r2
  40380e:	46cc      	mov	ip, r9
  403810:	dced      	bgt.n	4037ee <_vfiprintf_r+0x3b2>
  403812:	4654      	mov	r4, sl
  403814:	46e2      	mov	sl, ip
  403816:	4432      	add	r2, r6
  403818:	f1be 0f07 	cmp.w	lr, #7
  40381c:	9211      	str	r2, [sp, #68]	; 0x44
  40381e:	e88a 0060 	stmia.w	sl, {r5, r6}
  403822:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  403826:	f300 8369 	bgt.w	403efc <_vfiprintf_r+0xac0>
  40382a:	f10a 0a08 	add.w	sl, sl, #8
  40382e:	f10e 0001 	add.w	r0, lr, #1
  403832:	4671      	mov	r1, lr
  403834:	e1ab      	b.n	403b8e <_vfiprintf_r+0x752>
  403836:	9608      	str	r6, [sp, #32]
  403838:	f013 0220 	ands.w	r2, r3, #32
  40383c:	f040 838c 	bne.w	403f58 <_vfiprintf_r+0xb1c>
  403840:	f013 0110 	ands.w	r1, r3, #16
  403844:	f040 831a 	bne.w	403e7c <_vfiprintf_r+0xa40>
  403848:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  40384c:	f000 8316 	beq.w	403e7c <_vfiprintf_r+0xa40>
  403850:	9807      	ldr	r0, [sp, #28]
  403852:	460a      	mov	r2, r1
  403854:	4601      	mov	r1, r0
  403856:	3104      	adds	r1, #4
  403858:	8806      	ldrh	r6, [r0, #0]
  40385a:	9107      	str	r1, [sp, #28]
  40385c:	2700      	movs	r7, #0
  40385e:	e720      	b.n	4036a2 <_vfiprintf_r+0x266>
  403860:	9608      	str	r6, [sp, #32]
  403862:	f043 0310 	orr.w	r3, r3, #16
  403866:	e7e7      	b.n	403838 <_vfiprintf_r+0x3fc>
  403868:	9608      	str	r6, [sp, #32]
  40386a:	f043 0310 	orr.w	r3, r3, #16
  40386e:	e708      	b.n	403682 <_vfiprintf_r+0x246>
  403870:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403874:	f898 2000 	ldrb.w	r2, [r8]
  403878:	e652      	b.n	403520 <_vfiprintf_r+0xe4>
  40387a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40387e:	2600      	movs	r6, #0
  403880:	f818 2b01 	ldrb.w	r2, [r8], #1
  403884:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  403888:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  40388c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  403890:	2909      	cmp	r1, #9
  403892:	d9f5      	bls.n	403880 <_vfiprintf_r+0x444>
  403894:	e646      	b.n	403524 <_vfiprintf_r+0xe8>
  403896:	9608      	str	r6, [sp, #32]
  403898:	2800      	cmp	r0, #0
  40389a:	f040 8408 	bne.w	4040ae <_vfiprintf_r+0xc72>
  40389e:	f043 0310 	orr.w	r3, r3, #16
  4038a2:	069e      	lsls	r6, r3, #26
  4038a4:	f100 834c 	bmi.w	403f40 <_vfiprintf_r+0xb04>
  4038a8:	06dd      	lsls	r5, r3, #27
  4038aa:	f100 82f3 	bmi.w	403e94 <_vfiprintf_r+0xa58>
  4038ae:	0658      	lsls	r0, r3, #25
  4038b0:	f140 82f0 	bpl.w	403e94 <_vfiprintf_r+0xa58>
  4038b4:	9d07      	ldr	r5, [sp, #28]
  4038b6:	f9b5 6000 	ldrsh.w	r6, [r5]
  4038ba:	462a      	mov	r2, r5
  4038bc:	17f7      	asrs	r7, r6, #31
  4038be:	3204      	adds	r2, #4
  4038c0:	4630      	mov	r0, r6
  4038c2:	4639      	mov	r1, r7
  4038c4:	9207      	str	r2, [sp, #28]
  4038c6:	2800      	cmp	r0, #0
  4038c8:	f171 0200 	sbcs.w	r2, r1, #0
  4038cc:	f2c0 835d 	blt.w	403f8a <_vfiprintf_r+0xb4e>
  4038d0:	1c61      	adds	r1, r4, #1
  4038d2:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4038d6:	f04f 0201 	mov.w	r2, #1
  4038da:	f47f aeea 	bne.w	4036b2 <_vfiprintf_r+0x276>
  4038de:	ea56 0107 	orrs.w	r1, r6, r7
  4038e2:	f000 824d 	beq.w	403d80 <_vfiprintf_r+0x944>
  4038e6:	9302      	str	r3, [sp, #8]
  4038e8:	2a01      	cmp	r2, #1
  4038ea:	f000 828c 	beq.w	403e06 <_vfiprintf_r+0x9ca>
  4038ee:	2a02      	cmp	r2, #2
  4038f0:	f040 825c 	bne.w	403dac <_vfiprintf_r+0x970>
  4038f4:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4038f6:	46cb      	mov	fp, r9
  4038f8:	0933      	lsrs	r3, r6, #4
  4038fa:	f006 010f 	and.w	r1, r6, #15
  4038fe:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  403902:	093a      	lsrs	r2, r7, #4
  403904:	461e      	mov	r6, r3
  403906:	4617      	mov	r7, r2
  403908:	5c43      	ldrb	r3, [r0, r1]
  40390a:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  40390e:	ea56 0307 	orrs.w	r3, r6, r7
  403912:	d1f1      	bne.n	4038f8 <_vfiprintf_r+0x4bc>
  403914:	eba9 030b 	sub.w	r3, r9, fp
  403918:	9305      	str	r3, [sp, #20]
  40391a:	e6e1      	b.n	4036e0 <_vfiprintf_r+0x2a4>
  40391c:	2800      	cmp	r0, #0
  40391e:	f040 83c0 	bne.w	4040a2 <_vfiprintf_r+0xc66>
  403922:	0699      	lsls	r1, r3, #26
  403924:	f100 8367 	bmi.w	403ff6 <_vfiprintf_r+0xbba>
  403928:	06da      	lsls	r2, r3, #27
  40392a:	f100 80f1 	bmi.w	403b10 <_vfiprintf_r+0x6d4>
  40392e:	065b      	lsls	r3, r3, #25
  403930:	f140 80ee 	bpl.w	403b10 <_vfiprintf_r+0x6d4>
  403934:	9a07      	ldr	r2, [sp, #28]
  403936:	6813      	ldr	r3, [r2, #0]
  403938:	3204      	adds	r2, #4
  40393a:	9207      	str	r2, [sp, #28]
  40393c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  403940:	801a      	strh	r2, [r3, #0]
  403942:	e5b8      	b.n	4034b6 <_vfiprintf_r+0x7a>
  403944:	9807      	ldr	r0, [sp, #28]
  403946:	4a3d      	ldr	r2, [pc, #244]	; (403a3c <_vfiprintf_r+0x600>)
  403948:	9608      	str	r6, [sp, #32]
  40394a:	920b      	str	r2, [sp, #44]	; 0x2c
  40394c:	6806      	ldr	r6, [r0, #0]
  40394e:	2278      	movs	r2, #120	; 0x78
  403950:	2130      	movs	r1, #48	; 0x30
  403952:	3004      	adds	r0, #4
  403954:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  403958:	f043 0302 	orr.w	r3, r3, #2
  40395c:	9007      	str	r0, [sp, #28]
  40395e:	2700      	movs	r7, #0
  403960:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  403964:	2202      	movs	r2, #2
  403966:	e69c      	b.n	4036a2 <_vfiprintf_r+0x266>
  403968:	9608      	str	r6, [sp, #32]
  40396a:	2800      	cmp	r0, #0
  40396c:	d099      	beq.n	4038a2 <_vfiprintf_r+0x466>
  40396e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403972:	e796      	b.n	4038a2 <_vfiprintf_r+0x466>
  403974:	f898 2000 	ldrb.w	r2, [r8]
  403978:	2d00      	cmp	r5, #0
  40397a:	f47f add1 	bne.w	403520 <_vfiprintf_r+0xe4>
  40397e:	2001      	movs	r0, #1
  403980:	2520      	movs	r5, #32
  403982:	e5cd      	b.n	403520 <_vfiprintf_r+0xe4>
  403984:	f043 0301 	orr.w	r3, r3, #1
  403988:	f898 2000 	ldrb.w	r2, [r8]
  40398c:	e5c8      	b.n	403520 <_vfiprintf_r+0xe4>
  40398e:	9608      	str	r6, [sp, #32]
  403990:	2800      	cmp	r0, #0
  403992:	f040 8393 	bne.w	4040bc <_vfiprintf_r+0xc80>
  403996:	4929      	ldr	r1, [pc, #164]	; (403a3c <_vfiprintf_r+0x600>)
  403998:	910b      	str	r1, [sp, #44]	; 0x2c
  40399a:	069f      	lsls	r7, r3, #26
  40399c:	f100 82e8 	bmi.w	403f70 <_vfiprintf_r+0xb34>
  4039a0:	9807      	ldr	r0, [sp, #28]
  4039a2:	06de      	lsls	r6, r3, #27
  4039a4:	4601      	mov	r1, r0
  4039a6:	f100 8270 	bmi.w	403e8a <_vfiprintf_r+0xa4e>
  4039aa:	065d      	lsls	r5, r3, #25
  4039ac:	f140 826d 	bpl.w	403e8a <_vfiprintf_r+0xa4e>
  4039b0:	3104      	adds	r1, #4
  4039b2:	8806      	ldrh	r6, [r0, #0]
  4039b4:	9107      	str	r1, [sp, #28]
  4039b6:	2700      	movs	r7, #0
  4039b8:	07d8      	lsls	r0, r3, #31
  4039ba:	f140 8222 	bpl.w	403e02 <_vfiprintf_r+0x9c6>
  4039be:	ea56 0107 	orrs.w	r1, r6, r7
  4039c2:	f000 821e 	beq.w	403e02 <_vfiprintf_r+0x9c6>
  4039c6:	2130      	movs	r1, #48	; 0x30
  4039c8:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4039cc:	f043 0302 	orr.w	r3, r3, #2
  4039d0:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  4039d4:	2202      	movs	r2, #2
  4039d6:	e664      	b.n	4036a2 <_vfiprintf_r+0x266>
  4039d8:	9608      	str	r6, [sp, #32]
  4039da:	2800      	cmp	r0, #0
  4039dc:	f040 836b 	bne.w	4040b6 <_vfiprintf_r+0xc7a>
  4039e0:	4917      	ldr	r1, [pc, #92]	; (403a40 <_vfiprintf_r+0x604>)
  4039e2:	910b      	str	r1, [sp, #44]	; 0x2c
  4039e4:	e7d9      	b.n	40399a <_vfiprintf_r+0x55e>
  4039e6:	9907      	ldr	r1, [sp, #28]
  4039e8:	9608      	str	r6, [sp, #32]
  4039ea:	680a      	ldr	r2, [r1, #0]
  4039ec:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4039f0:	f04f 0000 	mov.w	r0, #0
  4039f4:	460a      	mov	r2, r1
  4039f6:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  4039fa:	3204      	adds	r2, #4
  4039fc:	2001      	movs	r0, #1
  4039fe:	9001      	str	r0, [sp, #4]
  403a00:	9207      	str	r2, [sp, #28]
  403a02:	9005      	str	r0, [sp, #20]
  403a04:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  403a08:	9302      	str	r3, [sp, #8]
  403a0a:	2400      	movs	r4, #0
  403a0c:	e670      	b.n	4036f0 <_vfiprintf_r+0x2b4>
  403a0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403a12:	f898 2000 	ldrb.w	r2, [r8]
  403a16:	e583      	b.n	403520 <_vfiprintf_r+0xe4>
  403a18:	f898 2000 	ldrb.w	r2, [r8]
  403a1c:	2a6c      	cmp	r2, #108	; 0x6c
  403a1e:	bf03      	ittte	eq
  403a20:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  403a24:	f043 0320 	orreq.w	r3, r3, #32
  403a28:	f108 0801 	addeq.w	r8, r8, #1
  403a2c:	f043 0310 	orrne.w	r3, r3, #16
  403a30:	e576      	b.n	403520 <_vfiprintf_r+0xe4>
  403a32:	bf00      	nop
  403a34:	00408cac 	.word	0x00408cac
  403a38:	00408cbc 	.word	0x00408cbc
  403a3c:	00408c6c 	.word	0x00408c6c
  403a40:	00408c58 	.word	0x00408c58
  403a44:	9907      	ldr	r1, [sp, #28]
  403a46:	680e      	ldr	r6, [r1, #0]
  403a48:	460a      	mov	r2, r1
  403a4a:	2e00      	cmp	r6, #0
  403a4c:	f102 0204 	add.w	r2, r2, #4
  403a50:	f6ff ae0f 	blt.w	403672 <_vfiprintf_r+0x236>
  403a54:	9207      	str	r2, [sp, #28]
  403a56:	f898 2000 	ldrb.w	r2, [r8]
  403a5a:	e561      	b.n	403520 <_vfiprintf_r+0xe4>
  403a5c:	f898 2000 	ldrb.w	r2, [r8]
  403a60:	2001      	movs	r0, #1
  403a62:	252b      	movs	r5, #43	; 0x2b
  403a64:	e55c      	b.n	403520 <_vfiprintf_r+0xe4>
  403a66:	9907      	ldr	r1, [sp, #28]
  403a68:	9608      	str	r6, [sp, #32]
  403a6a:	f8d1 b000 	ldr.w	fp, [r1]
  403a6e:	f04f 0200 	mov.w	r2, #0
  403a72:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403a76:	1d0e      	adds	r6, r1, #4
  403a78:	f1bb 0f00 	cmp.w	fp, #0
  403a7c:	f000 82e5 	beq.w	40404a <_vfiprintf_r+0xc0e>
  403a80:	1c67      	adds	r7, r4, #1
  403a82:	f000 82c4 	beq.w	40400e <_vfiprintf_r+0xbd2>
  403a86:	4622      	mov	r2, r4
  403a88:	2100      	movs	r1, #0
  403a8a:	4658      	mov	r0, fp
  403a8c:	9301      	str	r3, [sp, #4]
  403a8e:	f002 fba7 	bl	4061e0 <memchr>
  403a92:	9b01      	ldr	r3, [sp, #4]
  403a94:	2800      	cmp	r0, #0
  403a96:	f000 82e5 	beq.w	404064 <_vfiprintf_r+0xc28>
  403a9a:	eba0 020b 	sub.w	r2, r0, fp
  403a9e:	9205      	str	r2, [sp, #20]
  403aa0:	9607      	str	r6, [sp, #28]
  403aa2:	9302      	str	r3, [sp, #8]
  403aa4:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403aa8:	2400      	movs	r4, #0
  403aaa:	e619      	b.n	4036e0 <_vfiprintf_r+0x2a4>
  403aac:	f898 2000 	ldrb.w	r2, [r8]
  403ab0:	2a2a      	cmp	r2, #42	; 0x2a
  403ab2:	f108 0701 	add.w	r7, r8, #1
  403ab6:	f000 82e9 	beq.w	40408c <_vfiprintf_r+0xc50>
  403aba:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  403abe:	2909      	cmp	r1, #9
  403ac0:	46b8      	mov	r8, r7
  403ac2:	f04f 0400 	mov.w	r4, #0
  403ac6:	f63f ad2d 	bhi.w	403524 <_vfiprintf_r+0xe8>
  403aca:	f818 2b01 	ldrb.w	r2, [r8], #1
  403ace:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  403ad2:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  403ad6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  403ada:	2909      	cmp	r1, #9
  403adc:	d9f5      	bls.n	403aca <_vfiprintf_r+0x68e>
  403ade:	e521      	b.n	403524 <_vfiprintf_r+0xe8>
  403ae0:	f043 0320 	orr.w	r3, r3, #32
  403ae4:	f898 2000 	ldrb.w	r2, [r8]
  403ae8:	e51a      	b.n	403520 <_vfiprintf_r+0xe4>
  403aea:	9608      	str	r6, [sp, #32]
  403aec:	2800      	cmp	r0, #0
  403aee:	f040 82db 	bne.w	4040a8 <_vfiprintf_r+0xc6c>
  403af2:	2a00      	cmp	r2, #0
  403af4:	f000 80e7 	beq.w	403cc6 <_vfiprintf_r+0x88a>
  403af8:	2101      	movs	r1, #1
  403afa:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  403afe:	f04f 0200 	mov.w	r2, #0
  403b02:	9101      	str	r1, [sp, #4]
  403b04:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403b08:	9105      	str	r1, [sp, #20]
  403b0a:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  403b0e:	e77b      	b.n	403a08 <_vfiprintf_r+0x5cc>
  403b10:	9a07      	ldr	r2, [sp, #28]
  403b12:	6813      	ldr	r3, [r2, #0]
  403b14:	3204      	adds	r2, #4
  403b16:	9207      	str	r2, [sp, #28]
  403b18:	9a03      	ldr	r2, [sp, #12]
  403b1a:	601a      	str	r2, [r3, #0]
  403b1c:	e4cb      	b.n	4034b6 <_vfiprintf_r+0x7a>
  403b1e:	aa0f      	add	r2, sp, #60	; 0x3c
  403b20:	9904      	ldr	r1, [sp, #16]
  403b22:	4620      	mov	r0, r4
  403b24:	f7ff fc4a 	bl	4033bc <__sprint_r.part.0>
  403b28:	2800      	cmp	r0, #0
  403b2a:	f040 8139 	bne.w	403da0 <_vfiprintf_r+0x964>
  403b2e:	9910      	ldr	r1, [sp, #64]	; 0x40
  403b30:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403b32:	f101 0c01 	add.w	ip, r1, #1
  403b36:	46ce      	mov	lr, r9
  403b38:	e5ff      	b.n	40373a <_vfiprintf_r+0x2fe>
  403b3a:	9910      	ldr	r1, [sp, #64]	; 0x40
  403b3c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403b3e:	1c48      	adds	r0, r1, #1
  403b40:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403b44:	2d00      	cmp	r5, #0
  403b46:	f43f ae22 	beq.w	40378e <_vfiprintf_r+0x352>
  403b4a:	3201      	adds	r2, #1
  403b4c:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  403b50:	2101      	movs	r1, #1
  403b52:	2807      	cmp	r0, #7
  403b54:	9211      	str	r2, [sp, #68]	; 0x44
  403b56:	9010      	str	r0, [sp, #64]	; 0x40
  403b58:	f8ca 5000 	str.w	r5, [sl]
  403b5c:	f8ca 1004 	str.w	r1, [sl, #4]
  403b60:	f340 8108 	ble.w	403d74 <_vfiprintf_r+0x938>
  403b64:	2a00      	cmp	r2, #0
  403b66:	f040 81bc 	bne.w	403ee2 <_vfiprintf_r+0xaa6>
  403b6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403b6c:	2b00      	cmp	r3, #0
  403b6e:	f43f ae1f 	beq.w	4037b0 <_vfiprintf_r+0x374>
  403b72:	ab0e      	add	r3, sp, #56	; 0x38
  403b74:	2202      	movs	r2, #2
  403b76:	4608      	mov	r0, r1
  403b78:	931c      	str	r3, [sp, #112]	; 0x70
  403b7a:	921d      	str	r2, [sp, #116]	; 0x74
  403b7c:	46ca      	mov	sl, r9
  403b7e:	4601      	mov	r1, r0
  403b80:	f10a 0a08 	add.w	sl, sl, #8
  403b84:	3001      	adds	r0, #1
  403b86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403b88:	2b80      	cmp	r3, #128	; 0x80
  403b8a:	f43f ae19 	beq.w	4037c0 <_vfiprintf_r+0x384>
  403b8e:	9b05      	ldr	r3, [sp, #20]
  403b90:	1ae4      	subs	r4, r4, r3
  403b92:	2c00      	cmp	r4, #0
  403b94:	dd2e      	ble.n	403bf4 <_vfiprintf_r+0x7b8>
  403b96:	2c10      	cmp	r4, #16
  403b98:	4db3      	ldr	r5, [pc, #716]	; (403e68 <_vfiprintf_r+0xa2c>)
  403b9a:	dd1e      	ble.n	403bda <_vfiprintf_r+0x79e>
  403b9c:	46d6      	mov	lr, sl
  403b9e:	2610      	movs	r6, #16
  403ba0:	9f06      	ldr	r7, [sp, #24]
  403ba2:	f8dd a010 	ldr.w	sl, [sp, #16]
  403ba6:	e006      	b.n	403bb6 <_vfiprintf_r+0x77a>
  403ba8:	1c88      	adds	r0, r1, #2
  403baa:	f10e 0e08 	add.w	lr, lr, #8
  403bae:	4619      	mov	r1, r3
  403bb0:	3c10      	subs	r4, #16
  403bb2:	2c10      	cmp	r4, #16
  403bb4:	dd10      	ble.n	403bd8 <_vfiprintf_r+0x79c>
  403bb6:	1c4b      	adds	r3, r1, #1
  403bb8:	3210      	adds	r2, #16
  403bba:	2b07      	cmp	r3, #7
  403bbc:	9211      	str	r2, [sp, #68]	; 0x44
  403bbe:	e88e 0060 	stmia.w	lr, {r5, r6}
  403bc2:	9310      	str	r3, [sp, #64]	; 0x40
  403bc4:	ddf0      	ble.n	403ba8 <_vfiprintf_r+0x76c>
  403bc6:	2a00      	cmp	r2, #0
  403bc8:	d165      	bne.n	403c96 <_vfiprintf_r+0x85a>
  403bca:	3c10      	subs	r4, #16
  403bcc:	2c10      	cmp	r4, #16
  403bce:	f04f 0001 	mov.w	r0, #1
  403bd2:	4611      	mov	r1, r2
  403bd4:	46ce      	mov	lr, r9
  403bd6:	dcee      	bgt.n	403bb6 <_vfiprintf_r+0x77a>
  403bd8:	46f2      	mov	sl, lr
  403bda:	4422      	add	r2, r4
  403bdc:	2807      	cmp	r0, #7
  403bde:	9211      	str	r2, [sp, #68]	; 0x44
  403be0:	f8ca 5000 	str.w	r5, [sl]
  403be4:	f8ca 4004 	str.w	r4, [sl, #4]
  403be8:	9010      	str	r0, [sp, #64]	; 0x40
  403bea:	f300 8085 	bgt.w	403cf8 <_vfiprintf_r+0x8bc>
  403bee:	f10a 0a08 	add.w	sl, sl, #8
  403bf2:	3001      	adds	r0, #1
  403bf4:	9905      	ldr	r1, [sp, #20]
  403bf6:	f8ca b000 	str.w	fp, [sl]
  403bfa:	440a      	add	r2, r1
  403bfc:	2807      	cmp	r0, #7
  403bfe:	9211      	str	r2, [sp, #68]	; 0x44
  403c00:	f8ca 1004 	str.w	r1, [sl, #4]
  403c04:	9010      	str	r0, [sp, #64]	; 0x40
  403c06:	f340 8082 	ble.w	403d0e <_vfiprintf_r+0x8d2>
  403c0a:	2a00      	cmp	r2, #0
  403c0c:	f040 8118 	bne.w	403e40 <_vfiprintf_r+0xa04>
  403c10:	9b02      	ldr	r3, [sp, #8]
  403c12:	9210      	str	r2, [sp, #64]	; 0x40
  403c14:	0758      	lsls	r0, r3, #29
  403c16:	d535      	bpl.n	403c84 <_vfiprintf_r+0x848>
  403c18:	9b08      	ldr	r3, [sp, #32]
  403c1a:	9901      	ldr	r1, [sp, #4]
  403c1c:	1a5c      	subs	r4, r3, r1
  403c1e:	2c00      	cmp	r4, #0
  403c20:	f340 80e7 	ble.w	403df2 <_vfiprintf_r+0x9b6>
  403c24:	46ca      	mov	sl, r9
  403c26:	2c10      	cmp	r4, #16
  403c28:	f340 8218 	ble.w	40405c <_vfiprintf_r+0xc20>
  403c2c:	9910      	ldr	r1, [sp, #64]	; 0x40
  403c2e:	4e8f      	ldr	r6, [pc, #572]	; (403e6c <_vfiprintf_r+0xa30>)
  403c30:	9f06      	ldr	r7, [sp, #24]
  403c32:	f8dd b010 	ldr.w	fp, [sp, #16]
  403c36:	2510      	movs	r5, #16
  403c38:	e006      	b.n	403c48 <_vfiprintf_r+0x80c>
  403c3a:	1c88      	adds	r0, r1, #2
  403c3c:	f10a 0a08 	add.w	sl, sl, #8
  403c40:	4619      	mov	r1, r3
  403c42:	3c10      	subs	r4, #16
  403c44:	2c10      	cmp	r4, #16
  403c46:	dd11      	ble.n	403c6c <_vfiprintf_r+0x830>
  403c48:	1c4b      	adds	r3, r1, #1
  403c4a:	3210      	adds	r2, #16
  403c4c:	2b07      	cmp	r3, #7
  403c4e:	9211      	str	r2, [sp, #68]	; 0x44
  403c50:	f8ca 6000 	str.w	r6, [sl]
  403c54:	f8ca 5004 	str.w	r5, [sl, #4]
  403c58:	9310      	str	r3, [sp, #64]	; 0x40
  403c5a:	ddee      	ble.n	403c3a <_vfiprintf_r+0x7fe>
  403c5c:	bb42      	cbnz	r2, 403cb0 <_vfiprintf_r+0x874>
  403c5e:	3c10      	subs	r4, #16
  403c60:	2c10      	cmp	r4, #16
  403c62:	f04f 0001 	mov.w	r0, #1
  403c66:	4611      	mov	r1, r2
  403c68:	46ca      	mov	sl, r9
  403c6a:	dced      	bgt.n	403c48 <_vfiprintf_r+0x80c>
  403c6c:	4422      	add	r2, r4
  403c6e:	2807      	cmp	r0, #7
  403c70:	9211      	str	r2, [sp, #68]	; 0x44
  403c72:	f8ca 6000 	str.w	r6, [sl]
  403c76:	f8ca 4004 	str.w	r4, [sl, #4]
  403c7a:	9010      	str	r0, [sp, #64]	; 0x40
  403c7c:	dd51      	ble.n	403d22 <_vfiprintf_r+0x8e6>
  403c7e:	2a00      	cmp	r2, #0
  403c80:	f040 819b 	bne.w	403fba <_vfiprintf_r+0xb7e>
  403c84:	9b03      	ldr	r3, [sp, #12]
  403c86:	9a08      	ldr	r2, [sp, #32]
  403c88:	9901      	ldr	r1, [sp, #4]
  403c8a:	428a      	cmp	r2, r1
  403c8c:	bfac      	ite	ge
  403c8e:	189b      	addge	r3, r3, r2
  403c90:	185b      	addlt	r3, r3, r1
  403c92:	9303      	str	r3, [sp, #12]
  403c94:	e04e      	b.n	403d34 <_vfiprintf_r+0x8f8>
  403c96:	aa0f      	add	r2, sp, #60	; 0x3c
  403c98:	4651      	mov	r1, sl
  403c9a:	4638      	mov	r0, r7
  403c9c:	f7ff fb8e 	bl	4033bc <__sprint_r.part.0>
  403ca0:	2800      	cmp	r0, #0
  403ca2:	f040 813f 	bne.w	403f24 <_vfiprintf_r+0xae8>
  403ca6:	9910      	ldr	r1, [sp, #64]	; 0x40
  403ca8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403caa:	1c48      	adds	r0, r1, #1
  403cac:	46ce      	mov	lr, r9
  403cae:	e77f      	b.n	403bb0 <_vfiprintf_r+0x774>
  403cb0:	aa0f      	add	r2, sp, #60	; 0x3c
  403cb2:	4659      	mov	r1, fp
  403cb4:	4638      	mov	r0, r7
  403cb6:	f7ff fb81 	bl	4033bc <__sprint_r.part.0>
  403cba:	b960      	cbnz	r0, 403cd6 <_vfiprintf_r+0x89a>
  403cbc:	9910      	ldr	r1, [sp, #64]	; 0x40
  403cbe:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403cc0:	1c48      	adds	r0, r1, #1
  403cc2:	46ca      	mov	sl, r9
  403cc4:	e7bd      	b.n	403c42 <_vfiprintf_r+0x806>
  403cc6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403cc8:	f8dd b010 	ldr.w	fp, [sp, #16]
  403ccc:	2b00      	cmp	r3, #0
  403cce:	f040 81d4 	bne.w	40407a <_vfiprintf_r+0xc3e>
  403cd2:	2300      	movs	r3, #0
  403cd4:	9310      	str	r3, [sp, #64]	; 0x40
  403cd6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403cda:	f013 0f01 	tst.w	r3, #1
  403cde:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  403ce2:	d102      	bne.n	403cea <_vfiprintf_r+0x8ae>
  403ce4:	059a      	lsls	r2, r3, #22
  403ce6:	f140 80de 	bpl.w	403ea6 <_vfiprintf_r+0xa6a>
  403cea:	065b      	lsls	r3, r3, #25
  403cec:	f53f acb2 	bmi.w	403654 <_vfiprintf_r+0x218>
  403cf0:	9803      	ldr	r0, [sp, #12]
  403cf2:	b02d      	add	sp, #180	; 0xb4
  403cf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403cf8:	2a00      	cmp	r2, #0
  403cfa:	f040 8106 	bne.w	403f0a <_vfiprintf_r+0xace>
  403cfe:	9a05      	ldr	r2, [sp, #20]
  403d00:	921d      	str	r2, [sp, #116]	; 0x74
  403d02:	2301      	movs	r3, #1
  403d04:	9211      	str	r2, [sp, #68]	; 0x44
  403d06:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  403d0a:	9310      	str	r3, [sp, #64]	; 0x40
  403d0c:	46ca      	mov	sl, r9
  403d0e:	f10a 0a08 	add.w	sl, sl, #8
  403d12:	9b02      	ldr	r3, [sp, #8]
  403d14:	0759      	lsls	r1, r3, #29
  403d16:	d504      	bpl.n	403d22 <_vfiprintf_r+0x8e6>
  403d18:	9b08      	ldr	r3, [sp, #32]
  403d1a:	9901      	ldr	r1, [sp, #4]
  403d1c:	1a5c      	subs	r4, r3, r1
  403d1e:	2c00      	cmp	r4, #0
  403d20:	dc81      	bgt.n	403c26 <_vfiprintf_r+0x7ea>
  403d22:	9b03      	ldr	r3, [sp, #12]
  403d24:	9908      	ldr	r1, [sp, #32]
  403d26:	9801      	ldr	r0, [sp, #4]
  403d28:	4281      	cmp	r1, r0
  403d2a:	bfac      	ite	ge
  403d2c:	185b      	addge	r3, r3, r1
  403d2e:	181b      	addlt	r3, r3, r0
  403d30:	9303      	str	r3, [sp, #12]
  403d32:	bb72      	cbnz	r2, 403d92 <_vfiprintf_r+0x956>
  403d34:	2300      	movs	r3, #0
  403d36:	9310      	str	r3, [sp, #64]	; 0x40
  403d38:	46ca      	mov	sl, r9
  403d3a:	f7ff bbbc 	b.w	4034b6 <_vfiprintf_r+0x7a>
  403d3e:	aa0f      	add	r2, sp, #60	; 0x3c
  403d40:	9904      	ldr	r1, [sp, #16]
  403d42:	4620      	mov	r0, r4
  403d44:	f7ff fb3a 	bl	4033bc <__sprint_r.part.0>
  403d48:	bb50      	cbnz	r0, 403da0 <_vfiprintf_r+0x964>
  403d4a:	9910      	ldr	r1, [sp, #64]	; 0x40
  403d4c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403d4e:	f101 0e01 	add.w	lr, r1, #1
  403d52:	46cc      	mov	ip, r9
  403d54:	e548      	b.n	4037e8 <_vfiprintf_r+0x3ac>
  403d56:	2a00      	cmp	r2, #0
  403d58:	f040 8140 	bne.w	403fdc <_vfiprintf_r+0xba0>
  403d5c:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  403d60:	2900      	cmp	r1, #0
  403d62:	f000 811b 	beq.w	403f9c <_vfiprintf_r+0xb60>
  403d66:	2201      	movs	r2, #1
  403d68:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  403d6c:	4610      	mov	r0, r2
  403d6e:	921d      	str	r2, [sp, #116]	; 0x74
  403d70:	911c      	str	r1, [sp, #112]	; 0x70
  403d72:	46ca      	mov	sl, r9
  403d74:	4601      	mov	r1, r0
  403d76:	f10a 0a08 	add.w	sl, sl, #8
  403d7a:	3001      	adds	r0, #1
  403d7c:	e507      	b.n	40378e <_vfiprintf_r+0x352>
  403d7e:	9b02      	ldr	r3, [sp, #8]
  403d80:	2a01      	cmp	r2, #1
  403d82:	f000 8098 	beq.w	403eb6 <_vfiprintf_r+0xa7a>
  403d86:	2a02      	cmp	r2, #2
  403d88:	d10d      	bne.n	403da6 <_vfiprintf_r+0x96a>
  403d8a:	9302      	str	r3, [sp, #8]
  403d8c:	2600      	movs	r6, #0
  403d8e:	2700      	movs	r7, #0
  403d90:	e5b0      	b.n	4038f4 <_vfiprintf_r+0x4b8>
  403d92:	aa0f      	add	r2, sp, #60	; 0x3c
  403d94:	9904      	ldr	r1, [sp, #16]
  403d96:	9806      	ldr	r0, [sp, #24]
  403d98:	f7ff fb10 	bl	4033bc <__sprint_r.part.0>
  403d9c:	2800      	cmp	r0, #0
  403d9e:	d0c9      	beq.n	403d34 <_vfiprintf_r+0x8f8>
  403da0:	f8dd b010 	ldr.w	fp, [sp, #16]
  403da4:	e797      	b.n	403cd6 <_vfiprintf_r+0x89a>
  403da6:	9302      	str	r3, [sp, #8]
  403da8:	2600      	movs	r6, #0
  403daa:	2700      	movs	r7, #0
  403dac:	4649      	mov	r1, r9
  403dae:	e000      	b.n	403db2 <_vfiprintf_r+0x976>
  403db0:	4659      	mov	r1, fp
  403db2:	08f2      	lsrs	r2, r6, #3
  403db4:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  403db8:	08f8      	lsrs	r0, r7, #3
  403dba:	f006 0307 	and.w	r3, r6, #7
  403dbe:	4607      	mov	r7, r0
  403dc0:	4616      	mov	r6, r2
  403dc2:	3330      	adds	r3, #48	; 0x30
  403dc4:	ea56 0207 	orrs.w	r2, r6, r7
  403dc8:	f801 3c01 	strb.w	r3, [r1, #-1]
  403dcc:	f101 3bff 	add.w	fp, r1, #4294967295
  403dd0:	d1ee      	bne.n	403db0 <_vfiprintf_r+0x974>
  403dd2:	9a02      	ldr	r2, [sp, #8]
  403dd4:	07d6      	lsls	r6, r2, #31
  403dd6:	f57f ad9d 	bpl.w	403914 <_vfiprintf_r+0x4d8>
  403dda:	2b30      	cmp	r3, #48	; 0x30
  403ddc:	f43f ad9a 	beq.w	403914 <_vfiprintf_r+0x4d8>
  403de0:	3902      	subs	r1, #2
  403de2:	2330      	movs	r3, #48	; 0x30
  403de4:	f80b 3c01 	strb.w	r3, [fp, #-1]
  403de8:	eba9 0301 	sub.w	r3, r9, r1
  403dec:	9305      	str	r3, [sp, #20]
  403dee:	468b      	mov	fp, r1
  403df0:	e476      	b.n	4036e0 <_vfiprintf_r+0x2a4>
  403df2:	9b03      	ldr	r3, [sp, #12]
  403df4:	9a08      	ldr	r2, [sp, #32]
  403df6:	428a      	cmp	r2, r1
  403df8:	bfac      	ite	ge
  403dfa:	189b      	addge	r3, r3, r2
  403dfc:	185b      	addlt	r3, r3, r1
  403dfe:	9303      	str	r3, [sp, #12]
  403e00:	e798      	b.n	403d34 <_vfiprintf_r+0x8f8>
  403e02:	2202      	movs	r2, #2
  403e04:	e44d      	b.n	4036a2 <_vfiprintf_r+0x266>
  403e06:	2f00      	cmp	r7, #0
  403e08:	bf08      	it	eq
  403e0a:	2e0a      	cmpeq	r6, #10
  403e0c:	d352      	bcc.n	403eb4 <_vfiprintf_r+0xa78>
  403e0e:	46cb      	mov	fp, r9
  403e10:	4630      	mov	r0, r6
  403e12:	4639      	mov	r1, r7
  403e14:	220a      	movs	r2, #10
  403e16:	2300      	movs	r3, #0
  403e18:	f003 ff2c 	bl	407c74 <__aeabi_uldivmod>
  403e1c:	3230      	adds	r2, #48	; 0x30
  403e1e:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  403e22:	4630      	mov	r0, r6
  403e24:	4639      	mov	r1, r7
  403e26:	2300      	movs	r3, #0
  403e28:	220a      	movs	r2, #10
  403e2a:	f003 ff23 	bl	407c74 <__aeabi_uldivmod>
  403e2e:	4606      	mov	r6, r0
  403e30:	460f      	mov	r7, r1
  403e32:	ea56 0307 	orrs.w	r3, r6, r7
  403e36:	d1eb      	bne.n	403e10 <_vfiprintf_r+0x9d4>
  403e38:	e56c      	b.n	403914 <_vfiprintf_r+0x4d8>
  403e3a:	9405      	str	r4, [sp, #20]
  403e3c:	46cb      	mov	fp, r9
  403e3e:	e44f      	b.n	4036e0 <_vfiprintf_r+0x2a4>
  403e40:	aa0f      	add	r2, sp, #60	; 0x3c
  403e42:	9904      	ldr	r1, [sp, #16]
  403e44:	9806      	ldr	r0, [sp, #24]
  403e46:	f7ff fab9 	bl	4033bc <__sprint_r.part.0>
  403e4a:	2800      	cmp	r0, #0
  403e4c:	d1a8      	bne.n	403da0 <_vfiprintf_r+0x964>
  403e4e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403e50:	46ca      	mov	sl, r9
  403e52:	e75e      	b.n	403d12 <_vfiprintf_r+0x8d6>
  403e54:	aa0f      	add	r2, sp, #60	; 0x3c
  403e56:	9904      	ldr	r1, [sp, #16]
  403e58:	9806      	ldr	r0, [sp, #24]
  403e5a:	f7ff faaf 	bl	4033bc <__sprint_r.part.0>
  403e5e:	2800      	cmp	r0, #0
  403e60:	d19e      	bne.n	403da0 <_vfiprintf_r+0x964>
  403e62:	46ca      	mov	sl, r9
  403e64:	f7ff bbc0 	b.w	4035e8 <_vfiprintf_r+0x1ac>
  403e68:	00408cbc 	.word	0x00408cbc
  403e6c:	00408cac 	.word	0x00408cac
  403e70:	3104      	adds	r1, #4
  403e72:	6816      	ldr	r6, [r2, #0]
  403e74:	9107      	str	r1, [sp, #28]
  403e76:	2201      	movs	r2, #1
  403e78:	2700      	movs	r7, #0
  403e7a:	e412      	b.n	4036a2 <_vfiprintf_r+0x266>
  403e7c:	9807      	ldr	r0, [sp, #28]
  403e7e:	4601      	mov	r1, r0
  403e80:	3104      	adds	r1, #4
  403e82:	6806      	ldr	r6, [r0, #0]
  403e84:	9107      	str	r1, [sp, #28]
  403e86:	2700      	movs	r7, #0
  403e88:	e40b      	b.n	4036a2 <_vfiprintf_r+0x266>
  403e8a:	680e      	ldr	r6, [r1, #0]
  403e8c:	3104      	adds	r1, #4
  403e8e:	9107      	str	r1, [sp, #28]
  403e90:	2700      	movs	r7, #0
  403e92:	e591      	b.n	4039b8 <_vfiprintf_r+0x57c>
  403e94:	9907      	ldr	r1, [sp, #28]
  403e96:	680e      	ldr	r6, [r1, #0]
  403e98:	460a      	mov	r2, r1
  403e9a:	17f7      	asrs	r7, r6, #31
  403e9c:	3204      	adds	r2, #4
  403e9e:	9207      	str	r2, [sp, #28]
  403ea0:	4630      	mov	r0, r6
  403ea2:	4639      	mov	r1, r7
  403ea4:	e50f      	b.n	4038c6 <_vfiprintf_r+0x48a>
  403ea6:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403eaa:	f001 fe4b 	bl	405b44 <__retarget_lock_release_recursive>
  403eae:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  403eb2:	e71a      	b.n	403cea <_vfiprintf_r+0x8ae>
  403eb4:	9b02      	ldr	r3, [sp, #8]
  403eb6:	9302      	str	r3, [sp, #8]
  403eb8:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  403ebc:	3630      	adds	r6, #48	; 0x30
  403ebe:	2301      	movs	r3, #1
  403ec0:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  403ec4:	9305      	str	r3, [sp, #20]
  403ec6:	e40b      	b.n	4036e0 <_vfiprintf_r+0x2a4>
  403ec8:	aa0f      	add	r2, sp, #60	; 0x3c
  403eca:	9904      	ldr	r1, [sp, #16]
  403ecc:	9806      	ldr	r0, [sp, #24]
  403ece:	f7ff fa75 	bl	4033bc <__sprint_r.part.0>
  403ed2:	2800      	cmp	r0, #0
  403ed4:	f47f af64 	bne.w	403da0 <_vfiprintf_r+0x964>
  403ed8:	9910      	ldr	r1, [sp, #64]	; 0x40
  403eda:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403edc:	1c48      	adds	r0, r1, #1
  403ede:	46ca      	mov	sl, r9
  403ee0:	e651      	b.n	403b86 <_vfiprintf_r+0x74a>
  403ee2:	aa0f      	add	r2, sp, #60	; 0x3c
  403ee4:	9904      	ldr	r1, [sp, #16]
  403ee6:	9806      	ldr	r0, [sp, #24]
  403ee8:	f7ff fa68 	bl	4033bc <__sprint_r.part.0>
  403eec:	2800      	cmp	r0, #0
  403eee:	f47f af57 	bne.w	403da0 <_vfiprintf_r+0x964>
  403ef2:	9910      	ldr	r1, [sp, #64]	; 0x40
  403ef4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403ef6:	1c48      	adds	r0, r1, #1
  403ef8:	46ca      	mov	sl, r9
  403efa:	e448      	b.n	40378e <_vfiprintf_r+0x352>
  403efc:	2a00      	cmp	r2, #0
  403efe:	f040 8091 	bne.w	404024 <_vfiprintf_r+0xbe8>
  403f02:	2001      	movs	r0, #1
  403f04:	4611      	mov	r1, r2
  403f06:	46ca      	mov	sl, r9
  403f08:	e641      	b.n	403b8e <_vfiprintf_r+0x752>
  403f0a:	aa0f      	add	r2, sp, #60	; 0x3c
  403f0c:	9904      	ldr	r1, [sp, #16]
  403f0e:	9806      	ldr	r0, [sp, #24]
  403f10:	f7ff fa54 	bl	4033bc <__sprint_r.part.0>
  403f14:	2800      	cmp	r0, #0
  403f16:	f47f af43 	bne.w	403da0 <_vfiprintf_r+0x964>
  403f1a:	9810      	ldr	r0, [sp, #64]	; 0x40
  403f1c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403f1e:	3001      	adds	r0, #1
  403f20:	46ca      	mov	sl, r9
  403f22:	e667      	b.n	403bf4 <_vfiprintf_r+0x7b8>
  403f24:	46d3      	mov	fp, sl
  403f26:	e6d6      	b.n	403cd6 <_vfiprintf_r+0x89a>
  403f28:	9e07      	ldr	r6, [sp, #28]
  403f2a:	3607      	adds	r6, #7
  403f2c:	f026 0207 	bic.w	r2, r6, #7
  403f30:	f102 0108 	add.w	r1, r2, #8
  403f34:	e9d2 6700 	ldrd	r6, r7, [r2]
  403f38:	9107      	str	r1, [sp, #28]
  403f3a:	2201      	movs	r2, #1
  403f3c:	f7ff bbb1 	b.w	4036a2 <_vfiprintf_r+0x266>
  403f40:	9e07      	ldr	r6, [sp, #28]
  403f42:	3607      	adds	r6, #7
  403f44:	f026 0607 	bic.w	r6, r6, #7
  403f48:	e9d6 0100 	ldrd	r0, r1, [r6]
  403f4c:	f106 0208 	add.w	r2, r6, #8
  403f50:	9207      	str	r2, [sp, #28]
  403f52:	4606      	mov	r6, r0
  403f54:	460f      	mov	r7, r1
  403f56:	e4b6      	b.n	4038c6 <_vfiprintf_r+0x48a>
  403f58:	9e07      	ldr	r6, [sp, #28]
  403f5a:	3607      	adds	r6, #7
  403f5c:	f026 0207 	bic.w	r2, r6, #7
  403f60:	f102 0108 	add.w	r1, r2, #8
  403f64:	e9d2 6700 	ldrd	r6, r7, [r2]
  403f68:	9107      	str	r1, [sp, #28]
  403f6a:	2200      	movs	r2, #0
  403f6c:	f7ff bb99 	b.w	4036a2 <_vfiprintf_r+0x266>
  403f70:	9e07      	ldr	r6, [sp, #28]
  403f72:	3607      	adds	r6, #7
  403f74:	f026 0107 	bic.w	r1, r6, #7
  403f78:	f101 0008 	add.w	r0, r1, #8
  403f7c:	9007      	str	r0, [sp, #28]
  403f7e:	e9d1 6700 	ldrd	r6, r7, [r1]
  403f82:	e519      	b.n	4039b8 <_vfiprintf_r+0x57c>
  403f84:	46cb      	mov	fp, r9
  403f86:	f7ff bbab 	b.w	4036e0 <_vfiprintf_r+0x2a4>
  403f8a:	252d      	movs	r5, #45	; 0x2d
  403f8c:	4276      	negs	r6, r6
  403f8e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  403f92:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403f96:	2201      	movs	r2, #1
  403f98:	f7ff bb88 	b.w	4036ac <_vfiprintf_r+0x270>
  403f9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403f9e:	b9b3      	cbnz	r3, 403fce <_vfiprintf_r+0xb92>
  403fa0:	4611      	mov	r1, r2
  403fa2:	2001      	movs	r0, #1
  403fa4:	46ca      	mov	sl, r9
  403fa6:	e5f2      	b.n	403b8e <_vfiprintf_r+0x752>
  403fa8:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403fac:	f001 fdca 	bl	405b44 <__retarget_lock_release_recursive>
  403fb0:	f04f 33ff 	mov.w	r3, #4294967295
  403fb4:	9303      	str	r3, [sp, #12]
  403fb6:	f7ff bb50 	b.w	40365a <_vfiprintf_r+0x21e>
  403fba:	aa0f      	add	r2, sp, #60	; 0x3c
  403fbc:	9904      	ldr	r1, [sp, #16]
  403fbe:	9806      	ldr	r0, [sp, #24]
  403fc0:	f7ff f9fc 	bl	4033bc <__sprint_r.part.0>
  403fc4:	2800      	cmp	r0, #0
  403fc6:	f47f aeeb 	bne.w	403da0 <_vfiprintf_r+0x964>
  403fca:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403fcc:	e6a9      	b.n	403d22 <_vfiprintf_r+0x8e6>
  403fce:	ab0e      	add	r3, sp, #56	; 0x38
  403fd0:	2202      	movs	r2, #2
  403fd2:	931c      	str	r3, [sp, #112]	; 0x70
  403fd4:	921d      	str	r2, [sp, #116]	; 0x74
  403fd6:	2001      	movs	r0, #1
  403fd8:	46ca      	mov	sl, r9
  403fda:	e5d0      	b.n	403b7e <_vfiprintf_r+0x742>
  403fdc:	aa0f      	add	r2, sp, #60	; 0x3c
  403fde:	9904      	ldr	r1, [sp, #16]
  403fe0:	9806      	ldr	r0, [sp, #24]
  403fe2:	f7ff f9eb 	bl	4033bc <__sprint_r.part.0>
  403fe6:	2800      	cmp	r0, #0
  403fe8:	f47f aeda 	bne.w	403da0 <_vfiprintf_r+0x964>
  403fec:	9910      	ldr	r1, [sp, #64]	; 0x40
  403fee:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403ff0:	1c48      	adds	r0, r1, #1
  403ff2:	46ca      	mov	sl, r9
  403ff4:	e5a4      	b.n	403b40 <_vfiprintf_r+0x704>
  403ff6:	9a07      	ldr	r2, [sp, #28]
  403ff8:	9903      	ldr	r1, [sp, #12]
  403ffa:	6813      	ldr	r3, [r2, #0]
  403ffc:	17cd      	asrs	r5, r1, #31
  403ffe:	4608      	mov	r0, r1
  404000:	3204      	adds	r2, #4
  404002:	4629      	mov	r1, r5
  404004:	9207      	str	r2, [sp, #28]
  404006:	e9c3 0100 	strd	r0, r1, [r3]
  40400a:	f7ff ba54 	b.w	4034b6 <_vfiprintf_r+0x7a>
  40400e:	4658      	mov	r0, fp
  404010:	9607      	str	r6, [sp, #28]
  404012:	9302      	str	r3, [sp, #8]
  404014:	f002 feb4 	bl	406d80 <strlen>
  404018:	2400      	movs	r4, #0
  40401a:	9005      	str	r0, [sp, #20]
  40401c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404020:	f7ff bb5e 	b.w	4036e0 <_vfiprintf_r+0x2a4>
  404024:	aa0f      	add	r2, sp, #60	; 0x3c
  404026:	9904      	ldr	r1, [sp, #16]
  404028:	9806      	ldr	r0, [sp, #24]
  40402a:	f7ff f9c7 	bl	4033bc <__sprint_r.part.0>
  40402e:	2800      	cmp	r0, #0
  404030:	f47f aeb6 	bne.w	403da0 <_vfiprintf_r+0x964>
  404034:	9910      	ldr	r1, [sp, #64]	; 0x40
  404036:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404038:	1c48      	adds	r0, r1, #1
  40403a:	46ca      	mov	sl, r9
  40403c:	e5a7      	b.n	403b8e <_vfiprintf_r+0x752>
  40403e:	9910      	ldr	r1, [sp, #64]	; 0x40
  404040:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404042:	4e20      	ldr	r6, [pc, #128]	; (4040c4 <_vfiprintf_r+0xc88>)
  404044:	3101      	adds	r1, #1
  404046:	f7ff bb90 	b.w	40376a <_vfiprintf_r+0x32e>
  40404a:	2c06      	cmp	r4, #6
  40404c:	bf28      	it	cs
  40404e:	2406      	movcs	r4, #6
  404050:	9405      	str	r4, [sp, #20]
  404052:	9607      	str	r6, [sp, #28]
  404054:	9401      	str	r4, [sp, #4]
  404056:	f8df b070 	ldr.w	fp, [pc, #112]	; 4040c8 <_vfiprintf_r+0xc8c>
  40405a:	e4d5      	b.n	403a08 <_vfiprintf_r+0x5cc>
  40405c:	9810      	ldr	r0, [sp, #64]	; 0x40
  40405e:	4e19      	ldr	r6, [pc, #100]	; (4040c4 <_vfiprintf_r+0xc88>)
  404060:	3001      	adds	r0, #1
  404062:	e603      	b.n	403c6c <_vfiprintf_r+0x830>
  404064:	9405      	str	r4, [sp, #20]
  404066:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40406a:	9607      	str	r6, [sp, #28]
  40406c:	9302      	str	r3, [sp, #8]
  40406e:	4604      	mov	r4, r0
  404070:	f7ff bb36 	b.w	4036e0 <_vfiprintf_r+0x2a4>
  404074:	4686      	mov	lr, r0
  404076:	f7ff bbce 	b.w	403816 <_vfiprintf_r+0x3da>
  40407a:	9806      	ldr	r0, [sp, #24]
  40407c:	aa0f      	add	r2, sp, #60	; 0x3c
  40407e:	4659      	mov	r1, fp
  404080:	f7ff f99c 	bl	4033bc <__sprint_r.part.0>
  404084:	2800      	cmp	r0, #0
  404086:	f43f ae24 	beq.w	403cd2 <_vfiprintf_r+0x896>
  40408a:	e624      	b.n	403cd6 <_vfiprintf_r+0x89a>
  40408c:	9907      	ldr	r1, [sp, #28]
  40408e:	f898 2001 	ldrb.w	r2, [r8, #1]
  404092:	680c      	ldr	r4, [r1, #0]
  404094:	3104      	adds	r1, #4
  404096:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  40409a:	46b8      	mov	r8, r7
  40409c:	9107      	str	r1, [sp, #28]
  40409e:	f7ff ba3f 	b.w	403520 <_vfiprintf_r+0xe4>
  4040a2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4040a6:	e43c      	b.n	403922 <_vfiprintf_r+0x4e6>
  4040a8:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4040ac:	e521      	b.n	403af2 <_vfiprintf_r+0x6b6>
  4040ae:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4040b2:	f7ff bbf4 	b.w	40389e <_vfiprintf_r+0x462>
  4040b6:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4040ba:	e491      	b.n	4039e0 <_vfiprintf_r+0x5a4>
  4040bc:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4040c0:	e469      	b.n	403996 <_vfiprintf_r+0x55a>
  4040c2:	bf00      	nop
  4040c4:	00408cac 	.word	0x00408cac
  4040c8:	00408c80 	.word	0x00408c80

004040cc <__sbprintf>:
  4040cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4040d0:	460c      	mov	r4, r1
  4040d2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  4040d6:	8989      	ldrh	r1, [r1, #12]
  4040d8:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4040da:	89e5      	ldrh	r5, [r4, #14]
  4040dc:	9619      	str	r6, [sp, #100]	; 0x64
  4040de:	f021 0102 	bic.w	r1, r1, #2
  4040e2:	4606      	mov	r6, r0
  4040e4:	69e0      	ldr	r0, [r4, #28]
  4040e6:	f8ad 100c 	strh.w	r1, [sp, #12]
  4040ea:	4617      	mov	r7, r2
  4040ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4040f0:	6a62      	ldr	r2, [r4, #36]	; 0x24
  4040f2:	f8ad 500e 	strh.w	r5, [sp, #14]
  4040f6:	4698      	mov	r8, r3
  4040f8:	ad1a      	add	r5, sp, #104	; 0x68
  4040fa:	2300      	movs	r3, #0
  4040fc:	9007      	str	r0, [sp, #28]
  4040fe:	a816      	add	r0, sp, #88	; 0x58
  404100:	9209      	str	r2, [sp, #36]	; 0x24
  404102:	9306      	str	r3, [sp, #24]
  404104:	9500      	str	r5, [sp, #0]
  404106:	9504      	str	r5, [sp, #16]
  404108:	9102      	str	r1, [sp, #8]
  40410a:	9105      	str	r1, [sp, #20]
  40410c:	f001 fd14 	bl	405b38 <__retarget_lock_init_recursive>
  404110:	4643      	mov	r3, r8
  404112:	463a      	mov	r2, r7
  404114:	4669      	mov	r1, sp
  404116:	4630      	mov	r0, r6
  404118:	f7ff f990 	bl	40343c <_vfiprintf_r>
  40411c:	1e05      	subs	r5, r0, #0
  40411e:	db07      	blt.n	404130 <__sbprintf+0x64>
  404120:	4630      	mov	r0, r6
  404122:	4669      	mov	r1, sp
  404124:	f001 f8e6 	bl	4052f4 <_fflush_r>
  404128:	2800      	cmp	r0, #0
  40412a:	bf18      	it	ne
  40412c:	f04f 35ff 	movne.w	r5, #4294967295
  404130:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  404134:	065b      	lsls	r3, r3, #25
  404136:	d503      	bpl.n	404140 <__sbprintf+0x74>
  404138:	89a3      	ldrh	r3, [r4, #12]
  40413a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40413e:	81a3      	strh	r3, [r4, #12]
  404140:	9816      	ldr	r0, [sp, #88]	; 0x58
  404142:	f001 fcfb 	bl	405b3c <__retarget_lock_close_recursive>
  404146:	4628      	mov	r0, r5
  404148:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  40414c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00404150 <__swsetup_r>:
  404150:	b538      	push	{r3, r4, r5, lr}
  404152:	4b30      	ldr	r3, [pc, #192]	; (404214 <__swsetup_r+0xc4>)
  404154:	681b      	ldr	r3, [r3, #0]
  404156:	4605      	mov	r5, r0
  404158:	460c      	mov	r4, r1
  40415a:	b113      	cbz	r3, 404162 <__swsetup_r+0x12>
  40415c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40415e:	2a00      	cmp	r2, #0
  404160:	d038      	beq.n	4041d4 <__swsetup_r+0x84>
  404162:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404166:	b293      	uxth	r3, r2
  404168:	0718      	lsls	r0, r3, #28
  40416a:	d50c      	bpl.n	404186 <__swsetup_r+0x36>
  40416c:	6920      	ldr	r0, [r4, #16]
  40416e:	b1a8      	cbz	r0, 40419c <__swsetup_r+0x4c>
  404170:	f013 0201 	ands.w	r2, r3, #1
  404174:	d01e      	beq.n	4041b4 <__swsetup_r+0x64>
  404176:	6963      	ldr	r3, [r4, #20]
  404178:	2200      	movs	r2, #0
  40417a:	425b      	negs	r3, r3
  40417c:	61a3      	str	r3, [r4, #24]
  40417e:	60a2      	str	r2, [r4, #8]
  404180:	b1f0      	cbz	r0, 4041c0 <__swsetup_r+0x70>
  404182:	2000      	movs	r0, #0
  404184:	bd38      	pop	{r3, r4, r5, pc}
  404186:	06d9      	lsls	r1, r3, #27
  404188:	d53c      	bpl.n	404204 <__swsetup_r+0xb4>
  40418a:	0758      	lsls	r0, r3, #29
  40418c:	d426      	bmi.n	4041dc <__swsetup_r+0x8c>
  40418e:	6920      	ldr	r0, [r4, #16]
  404190:	f042 0308 	orr.w	r3, r2, #8
  404194:	81a3      	strh	r3, [r4, #12]
  404196:	b29b      	uxth	r3, r3
  404198:	2800      	cmp	r0, #0
  40419a:	d1e9      	bne.n	404170 <__swsetup_r+0x20>
  40419c:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4041a0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4041a4:	d0e4      	beq.n	404170 <__swsetup_r+0x20>
  4041a6:	4628      	mov	r0, r5
  4041a8:	4621      	mov	r1, r4
  4041aa:	f001 fcfb 	bl	405ba4 <__smakebuf_r>
  4041ae:	89a3      	ldrh	r3, [r4, #12]
  4041b0:	6920      	ldr	r0, [r4, #16]
  4041b2:	e7dd      	b.n	404170 <__swsetup_r+0x20>
  4041b4:	0799      	lsls	r1, r3, #30
  4041b6:	bf58      	it	pl
  4041b8:	6962      	ldrpl	r2, [r4, #20]
  4041ba:	60a2      	str	r2, [r4, #8]
  4041bc:	2800      	cmp	r0, #0
  4041be:	d1e0      	bne.n	404182 <__swsetup_r+0x32>
  4041c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4041c4:	061a      	lsls	r2, r3, #24
  4041c6:	d5dd      	bpl.n	404184 <__swsetup_r+0x34>
  4041c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4041cc:	81a3      	strh	r3, [r4, #12]
  4041ce:	f04f 30ff 	mov.w	r0, #4294967295
  4041d2:	bd38      	pop	{r3, r4, r5, pc}
  4041d4:	4618      	mov	r0, r3
  4041d6:	f001 f8e5 	bl	4053a4 <__sinit>
  4041da:	e7c2      	b.n	404162 <__swsetup_r+0x12>
  4041dc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4041de:	b151      	cbz	r1, 4041f6 <__swsetup_r+0xa6>
  4041e0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4041e4:	4299      	cmp	r1, r3
  4041e6:	d004      	beq.n	4041f2 <__swsetup_r+0xa2>
  4041e8:	4628      	mov	r0, r5
  4041ea:	f001 fa01 	bl	4055f0 <_free_r>
  4041ee:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4041f2:	2300      	movs	r3, #0
  4041f4:	6323      	str	r3, [r4, #48]	; 0x30
  4041f6:	2300      	movs	r3, #0
  4041f8:	6920      	ldr	r0, [r4, #16]
  4041fa:	6063      	str	r3, [r4, #4]
  4041fc:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  404200:	6020      	str	r0, [r4, #0]
  404202:	e7c5      	b.n	404190 <__swsetup_r+0x40>
  404204:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  404208:	2309      	movs	r3, #9
  40420a:	602b      	str	r3, [r5, #0]
  40420c:	f04f 30ff 	mov.w	r0, #4294967295
  404210:	81a2      	strh	r2, [r4, #12]
  404212:	bd38      	pop	{r3, r4, r5, pc}
  404214:	20400008 	.word	0x20400008

00404218 <register_fini>:
  404218:	4b02      	ldr	r3, [pc, #8]	; (404224 <register_fini+0xc>)
  40421a:	b113      	cbz	r3, 404222 <register_fini+0xa>
  40421c:	4802      	ldr	r0, [pc, #8]	; (404228 <register_fini+0x10>)
  40421e:	f000 b805 	b.w	40422c <atexit>
  404222:	4770      	bx	lr
  404224:	00000000 	.word	0x00000000
  404228:	00405415 	.word	0x00405415

0040422c <atexit>:
  40422c:	2300      	movs	r3, #0
  40422e:	4601      	mov	r1, r0
  404230:	461a      	mov	r2, r3
  404232:	4618      	mov	r0, r3
  404234:	f002 bf36 	b.w	4070a4 <__register_exitproc>

00404238 <quorem>:
  404238:	6902      	ldr	r2, [r0, #16]
  40423a:	690b      	ldr	r3, [r1, #16]
  40423c:	4293      	cmp	r3, r2
  40423e:	f300 808d 	bgt.w	40435c <quorem+0x124>
  404242:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404246:	f103 38ff 	add.w	r8, r3, #4294967295
  40424a:	f101 0714 	add.w	r7, r1, #20
  40424e:	f100 0b14 	add.w	fp, r0, #20
  404252:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  404256:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  40425a:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40425e:	b083      	sub	sp, #12
  404260:	3201      	adds	r2, #1
  404262:	fbb3 f9f2 	udiv	r9, r3, r2
  404266:	eb0b 0304 	add.w	r3, fp, r4
  40426a:	9400      	str	r4, [sp, #0]
  40426c:	eb07 0a04 	add.w	sl, r7, r4
  404270:	9301      	str	r3, [sp, #4]
  404272:	f1b9 0f00 	cmp.w	r9, #0
  404276:	d039      	beq.n	4042ec <quorem+0xb4>
  404278:	2500      	movs	r5, #0
  40427a:	462e      	mov	r6, r5
  40427c:	46bc      	mov	ip, r7
  40427e:	46de      	mov	lr, fp
  404280:	f85c 4b04 	ldr.w	r4, [ip], #4
  404284:	f8de 3000 	ldr.w	r3, [lr]
  404288:	b2a2      	uxth	r2, r4
  40428a:	fb09 5502 	mla	r5, r9, r2, r5
  40428e:	0c22      	lsrs	r2, r4, #16
  404290:	0c2c      	lsrs	r4, r5, #16
  404292:	fb09 4202 	mla	r2, r9, r2, r4
  404296:	b2ad      	uxth	r5, r5
  404298:	1b75      	subs	r5, r6, r5
  40429a:	b296      	uxth	r6, r2
  40429c:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  4042a0:	fa15 f383 	uxtah	r3, r5, r3
  4042a4:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4042a8:	b29b      	uxth	r3, r3
  4042aa:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4042ae:	45e2      	cmp	sl, ip
  4042b0:	ea4f 4512 	mov.w	r5, r2, lsr #16
  4042b4:	f84e 3b04 	str.w	r3, [lr], #4
  4042b8:	ea4f 4626 	mov.w	r6, r6, asr #16
  4042bc:	d2e0      	bcs.n	404280 <quorem+0x48>
  4042be:	9b00      	ldr	r3, [sp, #0]
  4042c0:	f85b 3003 	ldr.w	r3, [fp, r3]
  4042c4:	b993      	cbnz	r3, 4042ec <quorem+0xb4>
  4042c6:	9c01      	ldr	r4, [sp, #4]
  4042c8:	1f23      	subs	r3, r4, #4
  4042ca:	459b      	cmp	fp, r3
  4042cc:	d20c      	bcs.n	4042e8 <quorem+0xb0>
  4042ce:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4042d2:	b94b      	cbnz	r3, 4042e8 <quorem+0xb0>
  4042d4:	f1a4 0308 	sub.w	r3, r4, #8
  4042d8:	e002      	b.n	4042e0 <quorem+0xa8>
  4042da:	681a      	ldr	r2, [r3, #0]
  4042dc:	3b04      	subs	r3, #4
  4042de:	b91a      	cbnz	r2, 4042e8 <quorem+0xb0>
  4042e0:	459b      	cmp	fp, r3
  4042e2:	f108 38ff 	add.w	r8, r8, #4294967295
  4042e6:	d3f8      	bcc.n	4042da <quorem+0xa2>
  4042e8:	f8c0 8010 	str.w	r8, [r0, #16]
  4042ec:	4604      	mov	r4, r0
  4042ee:	f002 fa35 	bl	40675c <__mcmp>
  4042f2:	2800      	cmp	r0, #0
  4042f4:	db2e      	blt.n	404354 <quorem+0x11c>
  4042f6:	f109 0901 	add.w	r9, r9, #1
  4042fa:	465d      	mov	r5, fp
  4042fc:	2300      	movs	r3, #0
  4042fe:	f857 1b04 	ldr.w	r1, [r7], #4
  404302:	6828      	ldr	r0, [r5, #0]
  404304:	b28a      	uxth	r2, r1
  404306:	1a9a      	subs	r2, r3, r2
  404308:	0c0b      	lsrs	r3, r1, #16
  40430a:	fa12 f280 	uxtah	r2, r2, r0
  40430e:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  404312:	eb03 4322 	add.w	r3, r3, r2, asr #16
  404316:	b292      	uxth	r2, r2
  404318:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40431c:	45ba      	cmp	sl, r7
  40431e:	f845 2b04 	str.w	r2, [r5], #4
  404322:	ea4f 4323 	mov.w	r3, r3, asr #16
  404326:	d2ea      	bcs.n	4042fe <quorem+0xc6>
  404328:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  40432c:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  404330:	b982      	cbnz	r2, 404354 <quorem+0x11c>
  404332:	1f1a      	subs	r2, r3, #4
  404334:	4593      	cmp	fp, r2
  404336:	d20b      	bcs.n	404350 <quorem+0x118>
  404338:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40433c:	b942      	cbnz	r2, 404350 <quorem+0x118>
  40433e:	3b08      	subs	r3, #8
  404340:	e002      	b.n	404348 <quorem+0x110>
  404342:	681a      	ldr	r2, [r3, #0]
  404344:	3b04      	subs	r3, #4
  404346:	b91a      	cbnz	r2, 404350 <quorem+0x118>
  404348:	459b      	cmp	fp, r3
  40434a:	f108 38ff 	add.w	r8, r8, #4294967295
  40434e:	d3f8      	bcc.n	404342 <quorem+0x10a>
  404350:	f8c4 8010 	str.w	r8, [r4, #16]
  404354:	4648      	mov	r0, r9
  404356:	b003      	add	sp, #12
  404358:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40435c:	2000      	movs	r0, #0
  40435e:	4770      	bx	lr

00404360 <_dtoa_r>:
  404360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404364:	6c01      	ldr	r1, [r0, #64]	; 0x40
  404366:	b09b      	sub	sp, #108	; 0x6c
  404368:	4604      	mov	r4, r0
  40436a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40436c:	4692      	mov	sl, r2
  40436e:	469b      	mov	fp, r3
  404370:	b141      	cbz	r1, 404384 <_dtoa_r+0x24>
  404372:	6c42      	ldr	r2, [r0, #68]	; 0x44
  404374:	604a      	str	r2, [r1, #4]
  404376:	2301      	movs	r3, #1
  404378:	4093      	lsls	r3, r2
  40437a:	608b      	str	r3, [r1, #8]
  40437c:	f002 f816 	bl	4063ac <_Bfree>
  404380:	2300      	movs	r3, #0
  404382:	6423      	str	r3, [r4, #64]	; 0x40
  404384:	f1bb 0f00 	cmp.w	fp, #0
  404388:	465d      	mov	r5, fp
  40438a:	db35      	blt.n	4043f8 <_dtoa_r+0x98>
  40438c:	2300      	movs	r3, #0
  40438e:	6033      	str	r3, [r6, #0]
  404390:	4b9d      	ldr	r3, [pc, #628]	; (404608 <_dtoa_r+0x2a8>)
  404392:	43ab      	bics	r3, r5
  404394:	d015      	beq.n	4043c2 <_dtoa_r+0x62>
  404396:	4650      	mov	r0, sl
  404398:	4659      	mov	r1, fp
  40439a:	2200      	movs	r2, #0
  40439c:	2300      	movs	r3, #0
  40439e:	f003 fbf9 	bl	407b94 <__aeabi_dcmpeq>
  4043a2:	4680      	mov	r8, r0
  4043a4:	2800      	cmp	r0, #0
  4043a6:	d02d      	beq.n	404404 <_dtoa_r+0xa4>
  4043a8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4043aa:	2301      	movs	r3, #1
  4043ac:	6013      	str	r3, [r2, #0]
  4043ae:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4043b0:	2b00      	cmp	r3, #0
  4043b2:	f000 80bd 	beq.w	404530 <_dtoa_r+0x1d0>
  4043b6:	4895      	ldr	r0, [pc, #596]	; (40460c <_dtoa_r+0x2ac>)
  4043b8:	6018      	str	r0, [r3, #0]
  4043ba:	3801      	subs	r0, #1
  4043bc:	b01b      	add	sp, #108	; 0x6c
  4043be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4043c2:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4043c4:	f242 730f 	movw	r3, #9999	; 0x270f
  4043c8:	6013      	str	r3, [r2, #0]
  4043ca:	f1ba 0f00 	cmp.w	sl, #0
  4043ce:	d10d      	bne.n	4043ec <_dtoa_r+0x8c>
  4043d0:	f3c5 0513 	ubfx	r5, r5, #0, #20
  4043d4:	b955      	cbnz	r5, 4043ec <_dtoa_r+0x8c>
  4043d6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4043d8:	488d      	ldr	r0, [pc, #564]	; (404610 <_dtoa_r+0x2b0>)
  4043da:	2b00      	cmp	r3, #0
  4043dc:	d0ee      	beq.n	4043bc <_dtoa_r+0x5c>
  4043de:	f100 0308 	add.w	r3, r0, #8
  4043e2:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  4043e4:	6013      	str	r3, [r2, #0]
  4043e6:	b01b      	add	sp, #108	; 0x6c
  4043e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4043ec:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4043ee:	4889      	ldr	r0, [pc, #548]	; (404614 <_dtoa_r+0x2b4>)
  4043f0:	2b00      	cmp	r3, #0
  4043f2:	d0e3      	beq.n	4043bc <_dtoa_r+0x5c>
  4043f4:	1cc3      	adds	r3, r0, #3
  4043f6:	e7f4      	b.n	4043e2 <_dtoa_r+0x82>
  4043f8:	2301      	movs	r3, #1
  4043fa:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  4043fe:	6033      	str	r3, [r6, #0]
  404400:	46ab      	mov	fp, r5
  404402:	e7c5      	b.n	404390 <_dtoa_r+0x30>
  404404:	aa18      	add	r2, sp, #96	; 0x60
  404406:	ab19      	add	r3, sp, #100	; 0x64
  404408:	9201      	str	r2, [sp, #4]
  40440a:	9300      	str	r3, [sp, #0]
  40440c:	4652      	mov	r2, sl
  40440e:	465b      	mov	r3, fp
  404410:	4620      	mov	r0, r4
  404412:	f002 fa43 	bl	40689c <__d2b>
  404416:	0d2b      	lsrs	r3, r5, #20
  404418:	4681      	mov	r9, r0
  40441a:	d071      	beq.n	404500 <_dtoa_r+0x1a0>
  40441c:	f3cb 0213 	ubfx	r2, fp, #0, #20
  404420:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  404424:	9f18      	ldr	r7, [sp, #96]	; 0x60
  404426:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  40442a:	4650      	mov	r0, sl
  40442c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  404430:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  404434:	2200      	movs	r2, #0
  404436:	4b78      	ldr	r3, [pc, #480]	; (404618 <_dtoa_r+0x2b8>)
  404438:	f002 ff90 	bl	40735c <__aeabi_dsub>
  40443c:	a36c      	add	r3, pc, #432	; (adr r3, 4045f0 <_dtoa_r+0x290>)
  40443e:	e9d3 2300 	ldrd	r2, r3, [r3]
  404442:	f003 f93f 	bl	4076c4 <__aeabi_dmul>
  404446:	a36c      	add	r3, pc, #432	; (adr r3, 4045f8 <_dtoa_r+0x298>)
  404448:	e9d3 2300 	ldrd	r2, r3, [r3]
  40444c:	f002 ff88 	bl	407360 <__adddf3>
  404450:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404454:	4630      	mov	r0, r6
  404456:	f003 f8cf 	bl	4075f8 <__aeabi_i2d>
  40445a:	a369      	add	r3, pc, #420	; (adr r3, 404600 <_dtoa_r+0x2a0>)
  40445c:	e9d3 2300 	ldrd	r2, r3, [r3]
  404460:	f003 f930 	bl	4076c4 <__aeabi_dmul>
  404464:	4602      	mov	r2, r0
  404466:	460b      	mov	r3, r1
  404468:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40446c:	f002 ff78 	bl	407360 <__adddf3>
  404470:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404474:	f003 fbd6 	bl	407c24 <__aeabi_d2iz>
  404478:	2200      	movs	r2, #0
  40447a:	9002      	str	r0, [sp, #8]
  40447c:	2300      	movs	r3, #0
  40447e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404482:	f003 fb91 	bl	407ba8 <__aeabi_dcmplt>
  404486:	2800      	cmp	r0, #0
  404488:	f040 8173 	bne.w	404772 <_dtoa_r+0x412>
  40448c:	9d02      	ldr	r5, [sp, #8]
  40448e:	2d16      	cmp	r5, #22
  404490:	f200 815d 	bhi.w	40474e <_dtoa_r+0x3ee>
  404494:	4b61      	ldr	r3, [pc, #388]	; (40461c <_dtoa_r+0x2bc>)
  404496:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  40449a:	e9d3 0100 	ldrd	r0, r1, [r3]
  40449e:	4652      	mov	r2, sl
  4044a0:	465b      	mov	r3, fp
  4044a2:	f003 fb9f 	bl	407be4 <__aeabi_dcmpgt>
  4044a6:	2800      	cmp	r0, #0
  4044a8:	f000 81c5 	beq.w	404836 <_dtoa_r+0x4d6>
  4044ac:	1e6b      	subs	r3, r5, #1
  4044ae:	9302      	str	r3, [sp, #8]
  4044b0:	2300      	movs	r3, #0
  4044b2:	930e      	str	r3, [sp, #56]	; 0x38
  4044b4:	1bbf      	subs	r7, r7, r6
  4044b6:	1e7b      	subs	r3, r7, #1
  4044b8:	9306      	str	r3, [sp, #24]
  4044ba:	f100 8154 	bmi.w	404766 <_dtoa_r+0x406>
  4044be:	2300      	movs	r3, #0
  4044c0:	9308      	str	r3, [sp, #32]
  4044c2:	9b02      	ldr	r3, [sp, #8]
  4044c4:	2b00      	cmp	r3, #0
  4044c6:	f2c0 8145 	blt.w	404754 <_dtoa_r+0x3f4>
  4044ca:	9a06      	ldr	r2, [sp, #24]
  4044cc:	930d      	str	r3, [sp, #52]	; 0x34
  4044ce:	4611      	mov	r1, r2
  4044d0:	4419      	add	r1, r3
  4044d2:	2300      	movs	r3, #0
  4044d4:	9106      	str	r1, [sp, #24]
  4044d6:	930c      	str	r3, [sp, #48]	; 0x30
  4044d8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4044da:	2b09      	cmp	r3, #9
  4044dc:	d82a      	bhi.n	404534 <_dtoa_r+0x1d4>
  4044de:	2b05      	cmp	r3, #5
  4044e0:	f340 865b 	ble.w	40519a <_dtoa_r+0xe3a>
  4044e4:	3b04      	subs	r3, #4
  4044e6:	9324      	str	r3, [sp, #144]	; 0x90
  4044e8:	2500      	movs	r5, #0
  4044ea:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4044ec:	3b02      	subs	r3, #2
  4044ee:	2b03      	cmp	r3, #3
  4044f0:	f200 8642 	bhi.w	405178 <_dtoa_r+0xe18>
  4044f4:	e8df f013 	tbh	[pc, r3, lsl #1]
  4044f8:	02c903d4 	.word	0x02c903d4
  4044fc:	046103df 	.word	0x046103df
  404500:	9f18      	ldr	r7, [sp, #96]	; 0x60
  404502:	9e19      	ldr	r6, [sp, #100]	; 0x64
  404504:	443e      	add	r6, r7
  404506:	f206 4332 	addw	r3, r6, #1074	; 0x432
  40450a:	2b20      	cmp	r3, #32
  40450c:	f340 818e 	ble.w	40482c <_dtoa_r+0x4cc>
  404510:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  404514:	f206 4012 	addw	r0, r6, #1042	; 0x412
  404518:	409d      	lsls	r5, r3
  40451a:	fa2a f000 	lsr.w	r0, sl, r0
  40451e:	4328      	orrs	r0, r5
  404520:	f003 f85a 	bl	4075d8 <__aeabi_ui2d>
  404524:	2301      	movs	r3, #1
  404526:	3e01      	subs	r6, #1
  404528:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40452c:	9314      	str	r3, [sp, #80]	; 0x50
  40452e:	e781      	b.n	404434 <_dtoa_r+0xd4>
  404530:	483b      	ldr	r0, [pc, #236]	; (404620 <_dtoa_r+0x2c0>)
  404532:	e743      	b.n	4043bc <_dtoa_r+0x5c>
  404534:	2100      	movs	r1, #0
  404536:	6461      	str	r1, [r4, #68]	; 0x44
  404538:	4620      	mov	r0, r4
  40453a:	9125      	str	r1, [sp, #148]	; 0x94
  40453c:	f001 ff10 	bl	406360 <_Balloc>
  404540:	f04f 33ff 	mov.w	r3, #4294967295
  404544:	930a      	str	r3, [sp, #40]	; 0x28
  404546:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404548:	930f      	str	r3, [sp, #60]	; 0x3c
  40454a:	2301      	movs	r3, #1
  40454c:	9004      	str	r0, [sp, #16]
  40454e:	6420      	str	r0, [r4, #64]	; 0x40
  404550:	9224      	str	r2, [sp, #144]	; 0x90
  404552:	930b      	str	r3, [sp, #44]	; 0x2c
  404554:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404556:	2b00      	cmp	r3, #0
  404558:	f2c0 80d9 	blt.w	40470e <_dtoa_r+0x3ae>
  40455c:	9a02      	ldr	r2, [sp, #8]
  40455e:	2a0e      	cmp	r2, #14
  404560:	f300 80d5 	bgt.w	40470e <_dtoa_r+0x3ae>
  404564:	4b2d      	ldr	r3, [pc, #180]	; (40461c <_dtoa_r+0x2bc>)
  404566:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40456a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40456e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  404572:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404574:	2b00      	cmp	r3, #0
  404576:	f2c0 83ba 	blt.w	404cee <_dtoa_r+0x98e>
  40457a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40457e:	4650      	mov	r0, sl
  404580:	462a      	mov	r2, r5
  404582:	4633      	mov	r3, r6
  404584:	4659      	mov	r1, fp
  404586:	f003 f9c7 	bl	407918 <__aeabi_ddiv>
  40458a:	f003 fb4b 	bl	407c24 <__aeabi_d2iz>
  40458e:	4680      	mov	r8, r0
  404590:	f003 f832 	bl	4075f8 <__aeabi_i2d>
  404594:	462a      	mov	r2, r5
  404596:	4633      	mov	r3, r6
  404598:	f003 f894 	bl	4076c4 <__aeabi_dmul>
  40459c:	460b      	mov	r3, r1
  40459e:	4602      	mov	r2, r0
  4045a0:	4659      	mov	r1, fp
  4045a2:	4650      	mov	r0, sl
  4045a4:	f002 feda 	bl	40735c <__aeabi_dsub>
  4045a8:	9d04      	ldr	r5, [sp, #16]
  4045aa:	f108 0330 	add.w	r3, r8, #48	; 0x30
  4045ae:	702b      	strb	r3, [r5, #0]
  4045b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4045b2:	2b01      	cmp	r3, #1
  4045b4:	4606      	mov	r6, r0
  4045b6:	460f      	mov	r7, r1
  4045b8:	f105 0501 	add.w	r5, r5, #1
  4045bc:	d068      	beq.n	404690 <_dtoa_r+0x330>
  4045be:	2200      	movs	r2, #0
  4045c0:	4b18      	ldr	r3, [pc, #96]	; (404624 <_dtoa_r+0x2c4>)
  4045c2:	f003 f87f 	bl	4076c4 <__aeabi_dmul>
  4045c6:	2200      	movs	r2, #0
  4045c8:	2300      	movs	r3, #0
  4045ca:	4606      	mov	r6, r0
  4045cc:	460f      	mov	r7, r1
  4045ce:	f003 fae1 	bl	407b94 <__aeabi_dcmpeq>
  4045d2:	2800      	cmp	r0, #0
  4045d4:	f040 8088 	bne.w	4046e8 <_dtoa_r+0x388>
  4045d8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  4045dc:	f04f 0a00 	mov.w	sl, #0
  4045e0:	f8df b040 	ldr.w	fp, [pc, #64]	; 404624 <_dtoa_r+0x2c4>
  4045e4:	940c      	str	r4, [sp, #48]	; 0x30
  4045e6:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  4045ea:	e028      	b.n	40463e <_dtoa_r+0x2de>
  4045ec:	f3af 8000 	nop.w
  4045f0:	636f4361 	.word	0x636f4361
  4045f4:	3fd287a7 	.word	0x3fd287a7
  4045f8:	8b60c8b3 	.word	0x8b60c8b3
  4045fc:	3fc68a28 	.word	0x3fc68a28
  404600:	509f79fb 	.word	0x509f79fb
  404604:	3fd34413 	.word	0x3fd34413
  404608:	7ff00000 	.word	0x7ff00000
  40460c:	00408c89 	.word	0x00408c89
  404610:	00408ccc 	.word	0x00408ccc
  404614:	00408cd8 	.word	0x00408cd8
  404618:	3ff80000 	.word	0x3ff80000
  40461c:	00408d18 	.word	0x00408d18
  404620:	00408c88 	.word	0x00408c88
  404624:	40240000 	.word	0x40240000
  404628:	f003 f84c 	bl	4076c4 <__aeabi_dmul>
  40462c:	2200      	movs	r2, #0
  40462e:	2300      	movs	r3, #0
  404630:	4606      	mov	r6, r0
  404632:	460f      	mov	r7, r1
  404634:	f003 faae 	bl	407b94 <__aeabi_dcmpeq>
  404638:	2800      	cmp	r0, #0
  40463a:	f040 83c1 	bne.w	404dc0 <_dtoa_r+0xa60>
  40463e:	4642      	mov	r2, r8
  404640:	464b      	mov	r3, r9
  404642:	4630      	mov	r0, r6
  404644:	4639      	mov	r1, r7
  404646:	f003 f967 	bl	407918 <__aeabi_ddiv>
  40464a:	f003 faeb 	bl	407c24 <__aeabi_d2iz>
  40464e:	4604      	mov	r4, r0
  404650:	f002 ffd2 	bl	4075f8 <__aeabi_i2d>
  404654:	4642      	mov	r2, r8
  404656:	464b      	mov	r3, r9
  404658:	f003 f834 	bl	4076c4 <__aeabi_dmul>
  40465c:	4602      	mov	r2, r0
  40465e:	460b      	mov	r3, r1
  404660:	4630      	mov	r0, r6
  404662:	4639      	mov	r1, r7
  404664:	f002 fe7a 	bl	40735c <__aeabi_dsub>
  404668:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40466c:	9e04      	ldr	r6, [sp, #16]
  40466e:	f805 eb01 	strb.w	lr, [r5], #1
  404672:	eba5 0e06 	sub.w	lr, r5, r6
  404676:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  404678:	45b6      	cmp	lr, r6
  40467a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40467e:	4652      	mov	r2, sl
  404680:	465b      	mov	r3, fp
  404682:	d1d1      	bne.n	404628 <_dtoa_r+0x2c8>
  404684:	46a0      	mov	r8, r4
  404686:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40468a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40468c:	4606      	mov	r6, r0
  40468e:	460f      	mov	r7, r1
  404690:	4632      	mov	r2, r6
  404692:	463b      	mov	r3, r7
  404694:	4630      	mov	r0, r6
  404696:	4639      	mov	r1, r7
  404698:	f002 fe62 	bl	407360 <__adddf3>
  40469c:	4606      	mov	r6, r0
  40469e:	460f      	mov	r7, r1
  4046a0:	4602      	mov	r2, r0
  4046a2:	460b      	mov	r3, r1
  4046a4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4046a8:	f003 fa7e 	bl	407ba8 <__aeabi_dcmplt>
  4046ac:	b948      	cbnz	r0, 4046c2 <_dtoa_r+0x362>
  4046ae:	4632      	mov	r2, r6
  4046b0:	463b      	mov	r3, r7
  4046b2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4046b6:	f003 fa6d 	bl	407b94 <__aeabi_dcmpeq>
  4046ba:	b1a8      	cbz	r0, 4046e8 <_dtoa_r+0x388>
  4046bc:	f018 0f01 	tst.w	r8, #1
  4046c0:	d012      	beq.n	4046e8 <_dtoa_r+0x388>
  4046c2:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4046c6:	9a04      	ldr	r2, [sp, #16]
  4046c8:	1e6b      	subs	r3, r5, #1
  4046ca:	e004      	b.n	4046d6 <_dtoa_r+0x376>
  4046cc:	429a      	cmp	r2, r3
  4046ce:	f000 8401 	beq.w	404ed4 <_dtoa_r+0xb74>
  4046d2:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  4046d6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4046da:	f103 0501 	add.w	r5, r3, #1
  4046de:	d0f5      	beq.n	4046cc <_dtoa_r+0x36c>
  4046e0:	f108 0801 	add.w	r8, r8, #1
  4046e4:	f883 8000 	strb.w	r8, [r3]
  4046e8:	4649      	mov	r1, r9
  4046ea:	4620      	mov	r0, r4
  4046ec:	f001 fe5e 	bl	4063ac <_Bfree>
  4046f0:	2200      	movs	r2, #0
  4046f2:	9b02      	ldr	r3, [sp, #8]
  4046f4:	702a      	strb	r2, [r5, #0]
  4046f6:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4046f8:	3301      	adds	r3, #1
  4046fa:	6013      	str	r3, [r2, #0]
  4046fc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4046fe:	2b00      	cmp	r3, #0
  404700:	f000 839e 	beq.w	404e40 <_dtoa_r+0xae0>
  404704:	9804      	ldr	r0, [sp, #16]
  404706:	601d      	str	r5, [r3, #0]
  404708:	b01b      	add	sp, #108	; 0x6c
  40470a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40470e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404710:	2a00      	cmp	r2, #0
  404712:	d03e      	beq.n	404792 <_dtoa_r+0x432>
  404714:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404716:	2a01      	cmp	r2, #1
  404718:	f340 8311 	ble.w	404d3e <_dtoa_r+0x9de>
  40471c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40471e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404720:	1e5f      	subs	r7, r3, #1
  404722:	42ba      	cmp	r2, r7
  404724:	f2c0 838f 	blt.w	404e46 <_dtoa_r+0xae6>
  404728:	1bd7      	subs	r7, r2, r7
  40472a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40472c:	2b00      	cmp	r3, #0
  40472e:	f2c0 848b 	blt.w	405048 <_dtoa_r+0xce8>
  404732:	9d08      	ldr	r5, [sp, #32]
  404734:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404736:	9a08      	ldr	r2, [sp, #32]
  404738:	441a      	add	r2, r3
  40473a:	9208      	str	r2, [sp, #32]
  40473c:	9a06      	ldr	r2, [sp, #24]
  40473e:	2101      	movs	r1, #1
  404740:	441a      	add	r2, r3
  404742:	4620      	mov	r0, r4
  404744:	9206      	str	r2, [sp, #24]
  404746:	f001 fecb 	bl	4064e0 <__i2b>
  40474a:	4606      	mov	r6, r0
  40474c:	e024      	b.n	404798 <_dtoa_r+0x438>
  40474e:	2301      	movs	r3, #1
  404750:	930e      	str	r3, [sp, #56]	; 0x38
  404752:	e6af      	b.n	4044b4 <_dtoa_r+0x154>
  404754:	9a08      	ldr	r2, [sp, #32]
  404756:	9b02      	ldr	r3, [sp, #8]
  404758:	1ad2      	subs	r2, r2, r3
  40475a:	425b      	negs	r3, r3
  40475c:	930c      	str	r3, [sp, #48]	; 0x30
  40475e:	2300      	movs	r3, #0
  404760:	9208      	str	r2, [sp, #32]
  404762:	930d      	str	r3, [sp, #52]	; 0x34
  404764:	e6b8      	b.n	4044d8 <_dtoa_r+0x178>
  404766:	f1c7 0301 	rsb	r3, r7, #1
  40476a:	9308      	str	r3, [sp, #32]
  40476c:	2300      	movs	r3, #0
  40476e:	9306      	str	r3, [sp, #24]
  404770:	e6a7      	b.n	4044c2 <_dtoa_r+0x162>
  404772:	9d02      	ldr	r5, [sp, #8]
  404774:	4628      	mov	r0, r5
  404776:	f002 ff3f 	bl	4075f8 <__aeabi_i2d>
  40477a:	4602      	mov	r2, r0
  40477c:	460b      	mov	r3, r1
  40477e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404782:	f003 fa07 	bl	407b94 <__aeabi_dcmpeq>
  404786:	2800      	cmp	r0, #0
  404788:	f47f ae80 	bne.w	40448c <_dtoa_r+0x12c>
  40478c:	1e6b      	subs	r3, r5, #1
  40478e:	9302      	str	r3, [sp, #8]
  404790:	e67c      	b.n	40448c <_dtoa_r+0x12c>
  404792:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404794:	9d08      	ldr	r5, [sp, #32]
  404796:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  404798:	2d00      	cmp	r5, #0
  40479a:	dd0c      	ble.n	4047b6 <_dtoa_r+0x456>
  40479c:	9906      	ldr	r1, [sp, #24]
  40479e:	2900      	cmp	r1, #0
  4047a0:	460b      	mov	r3, r1
  4047a2:	dd08      	ble.n	4047b6 <_dtoa_r+0x456>
  4047a4:	42a9      	cmp	r1, r5
  4047a6:	9a08      	ldr	r2, [sp, #32]
  4047a8:	bfa8      	it	ge
  4047aa:	462b      	movge	r3, r5
  4047ac:	1ad2      	subs	r2, r2, r3
  4047ae:	1aed      	subs	r5, r5, r3
  4047b0:	1acb      	subs	r3, r1, r3
  4047b2:	9208      	str	r2, [sp, #32]
  4047b4:	9306      	str	r3, [sp, #24]
  4047b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4047b8:	b1d3      	cbz	r3, 4047f0 <_dtoa_r+0x490>
  4047ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4047bc:	2b00      	cmp	r3, #0
  4047be:	f000 82b7 	beq.w	404d30 <_dtoa_r+0x9d0>
  4047c2:	2f00      	cmp	r7, #0
  4047c4:	dd10      	ble.n	4047e8 <_dtoa_r+0x488>
  4047c6:	4631      	mov	r1, r6
  4047c8:	463a      	mov	r2, r7
  4047ca:	4620      	mov	r0, r4
  4047cc:	f001 ff24 	bl	406618 <__pow5mult>
  4047d0:	464a      	mov	r2, r9
  4047d2:	4601      	mov	r1, r0
  4047d4:	4606      	mov	r6, r0
  4047d6:	4620      	mov	r0, r4
  4047d8:	f001 fe8c 	bl	4064f4 <__multiply>
  4047dc:	4649      	mov	r1, r9
  4047de:	4680      	mov	r8, r0
  4047e0:	4620      	mov	r0, r4
  4047e2:	f001 fde3 	bl	4063ac <_Bfree>
  4047e6:	46c1      	mov	r9, r8
  4047e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4047ea:	1bda      	subs	r2, r3, r7
  4047ec:	f040 82a1 	bne.w	404d32 <_dtoa_r+0x9d2>
  4047f0:	2101      	movs	r1, #1
  4047f2:	4620      	mov	r0, r4
  4047f4:	f001 fe74 	bl	4064e0 <__i2b>
  4047f8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4047fa:	2b00      	cmp	r3, #0
  4047fc:	4680      	mov	r8, r0
  4047fe:	dd1c      	ble.n	40483a <_dtoa_r+0x4da>
  404800:	4601      	mov	r1, r0
  404802:	461a      	mov	r2, r3
  404804:	4620      	mov	r0, r4
  404806:	f001 ff07 	bl	406618 <__pow5mult>
  40480a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40480c:	2b01      	cmp	r3, #1
  40480e:	4680      	mov	r8, r0
  404810:	f340 8254 	ble.w	404cbc <_dtoa_r+0x95c>
  404814:	2300      	movs	r3, #0
  404816:	930c      	str	r3, [sp, #48]	; 0x30
  404818:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40481c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  404820:	6918      	ldr	r0, [r3, #16]
  404822:	f001 fe0d 	bl	406440 <__hi0bits>
  404826:	f1c0 0020 	rsb	r0, r0, #32
  40482a:	e010      	b.n	40484e <_dtoa_r+0x4ee>
  40482c:	f1c3 0520 	rsb	r5, r3, #32
  404830:	fa0a f005 	lsl.w	r0, sl, r5
  404834:	e674      	b.n	404520 <_dtoa_r+0x1c0>
  404836:	900e      	str	r0, [sp, #56]	; 0x38
  404838:	e63c      	b.n	4044b4 <_dtoa_r+0x154>
  40483a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40483c:	2b01      	cmp	r3, #1
  40483e:	f340 8287 	ble.w	404d50 <_dtoa_r+0x9f0>
  404842:	2300      	movs	r3, #0
  404844:	930c      	str	r3, [sp, #48]	; 0x30
  404846:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404848:	2001      	movs	r0, #1
  40484a:	2b00      	cmp	r3, #0
  40484c:	d1e4      	bne.n	404818 <_dtoa_r+0x4b8>
  40484e:	9a06      	ldr	r2, [sp, #24]
  404850:	4410      	add	r0, r2
  404852:	f010 001f 	ands.w	r0, r0, #31
  404856:	f000 80a1 	beq.w	40499c <_dtoa_r+0x63c>
  40485a:	f1c0 0320 	rsb	r3, r0, #32
  40485e:	2b04      	cmp	r3, #4
  404860:	f340 849e 	ble.w	4051a0 <_dtoa_r+0xe40>
  404864:	9b08      	ldr	r3, [sp, #32]
  404866:	f1c0 001c 	rsb	r0, r0, #28
  40486a:	4403      	add	r3, r0
  40486c:	9308      	str	r3, [sp, #32]
  40486e:	4613      	mov	r3, r2
  404870:	4403      	add	r3, r0
  404872:	4405      	add	r5, r0
  404874:	9306      	str	r3, [sp, #24]
  404876:	9b08      	ldr	r3, [sp, #32]
  404878:	2b00      	cmp	r3, #0
  40487a:	dd05      	ble.n	404888 <_dtoa_r+0x528>
  40487c:	4649      	mov	r1, r9
  40487e:	461a      	mov	r2, r3
  404880:	4620      	mov	r0, r4
  404882:	f001 ff19 	bl	4066b8 <__lshift>
  404886:	4681      	mov	r9, r0
  404888:	9b06      	ldr	r3, [sp, #24]
  40488a:	2b00      	cmp	r3, #0
  40488c:	dd05      	ble.n	40489a <_dtoa_r+0x53a>
  40488e:	4641      	mov	r1, r8
  404890:	461a      	mov	r2, r3
  404892:	4620      	mov	r0, r4
  404894:	f001 ff10 	bl	4066b8 <__lshift>
  404898:	4680      	mov	r8, r0
  40489a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40489c:	2b00      	cmp	r3, #0
  40489e:	f040 8086 	bne.w	4049ae <_dtoa_r+0x64e>
  4048a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4048a4:	2b00      	cmp	r3, #0
  4048a6:	f340 8266 	ble.w	404d76 <_dtoa_r+0xa16>
  4048aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4048ac:	2b00      	cmp	r3, #0
  4048ae:	f000 8098 	beq.w	4049e2 <_dtoa_r+0x682>
  4048b2:	2d00      	cmp	r5, #0
  4048b4:	dd05      	ble.n	4048c2 <_dtoa_r+0x562>
  4048b6:	4631      	mov	r1, r6
  4048b8:	462a      	mov	r2, r5
  4048ba:	4620      	mov	r0, r4
  4048bc:	f001 fefc 	bl	4066b8 <__lshift>
  4048c0:	4606      	mov	r6, r0
  4048c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4048c4:	2b00      	cmp	r3, #0
  4048c6:	f040 8337 	bne.w	404f38 <_dtoa_r+0xbd8>
  4048ca:	9606      	str	r6, [sp, #24]
  4048cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4048ce:	9a04      	ldr	r2, [sp, #16]
  4048d0:	f8dd b018 	ldr.w	fp, [sp, #24]
  4048d4:	3b01      	subs	r3, #1
  4048d6:	18d3      	adds	r3, r2, r3
  4048d8:	930b      	str	r3, [sp, #44]	; 0x2c
  4048da:	f00a 0301 	and.w	r3, sl, #1
  4048de:	930c      	str	r3, [sp, #48]	; 0x30
  4048e0:	4617      	mov	r7, r2
  4048e2:	46c2      	mov	sl, r8
  4048e4:	4651      	mov	r1, sl
  4048e6:	4648      	mov	r0, r9
  4048e8:	f7ff fca6 	bl	404238 <quorem>
  4048ec:	4631      	mov	r1, r6
  4048ee:	4605      	mov	r5, r0
  4048f0:	4648      	mov	r0, r9
  4048f2:	f001 ff33 	bl	40675c <__mcmp>
  4048f6:	465a      	mov	r2, fp
  4048f8:	900a      	str	r0, [sp, #40]	; 0x28
  4048fa:	4651      	mov	r1, sl
  4048fc:	4620      	mov	r0, r4
  4048fe:	f001 ff49 	bl	406794 <__mdiff>
  404902:	68c2      	ldr	r2, [r0, #12]
  404904:	4680      	mov	r8, r0
  404906:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40490a:	2a00      	cmp	r2, #0
  40490c:	f040 822b 	bne.w	404d66 <_dtoa_r+0xa06>
  404910:	4601      	mov	r1, r0
  404912:	4648      	mov	r0, r9
  404914:	9308      	str	r3, [sp, #32]
  404916:	f001 ff21 	bl	40675c <__mcmp>
  40491a:	4641      	mov	r1, r8
  40491c:	9006      	str	r0, [sp, #24]
  40491e:	4620      	mov	r0, r4
  404920:	f001 fd44 	bl	4063ac <_Bfree>
  404924:	9a06      	ldr	r2, [sp, #24]
  404926:	9b08      	ldr	r3, [sp, #32]
  404928:	b932      	cbnz	r2, 404938 <_dtoa_r+0x5d8>
  40492a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40492c:	b921      	cbnz	r1, 404938 <_dtoa_r+0x5d8>
  40492e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404930:	2a00      	cmp	r2, #0
  404932:	f000 83ef 	beq.w	405114 <_dtoa_r+0xdb4>
  404936:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404938:	990a      	ldr	r1, [sp, #40]	; 0x28
  40493a:	2900      	cmp	r1, #0
  40493c:	f2c0 829f 	blt.w	404e7e <_dtoa_r+0xb1e>
  404940:	d105      	bne.n	40494e <_dtoa_r+0x5ee>
  404942:	9924      	ldr	r1, [sp, #144]	; 0x90
  404944:	b919      	cbnz	r1, 40494e <_dtoa_r+0x5ee>
  404946:	990c      	ldr	r1, [sp, #48]	; 0x30
  404948:	2900      	cmp	r1, #0
  40494a:	f000 8298 	beq.w	404e7e <_dtoa_r+0xb1e>
  40494e:	2a00      	cmp	r2, #0
  404950:	f300 8306 	bgt.w	404f60 <_dtoa_r+0xc00>
  404954:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404956:	703b      	strb	r3, [r7, #0]
  404958:	f107 0801 	add.w	r8, r7, #1
  40495c:	4297      	cmp	r7, r2
  40495e:	4645      	mov	r5, r8
  404960:	f000 830c 	beq.w	404f7c <_dtoa_r+0xc1c>
  404964:	4649      	mov	r1, r9
  404966:	2300      	movs	r3, #0
  404968:	220a      	movs	r2, #10
  40496a:	4620      	mov	r0, r4
  40496c:	f001 fd28 	bl	4063c0 <__multadd>
  404970:	455e      	cmp	r6, fp
  404972:	4681      	mov	r9, r0
  404974:	4631      	mov	r1, r6
  404976:	f04f 0300 	mov.w	r3, #0
  40497a:	f04f 020a 	mov.w	r2, #10
  40497e:	4620      	mov	r0, r4
  404980:	f000 81eb 	beq.w	404d5a <_dtoa_r+0x9fa>
  404984:	f001 fd1c 	bl	4063c0 <__multadd>
  404988:	4659      	mov	r1, fp
  40498a:	4606      	mov	r6, r0
  40498c:	2300      	movs	r3, #0
  40498e:	220a      	movs	r2, #10
  404990:	4620      	mov	r0, r4
  404992:	f001 fd15 	bl	4063c0 <__multadd>
  404996:	4647      	mov	r7, r8
  404998:	4683      	mov	fp, r0
  40499a:	e7a3      	b.n	4048e4 <_dtoa_r+0x584>
  40499c:	201c      	movs	r0, #28
  40499e:	9b08      	ldr	r3, [sp, #32]
  4049a0:	4403      	add	r3, r0
  4049a2:	9308      	str	r3, [sp, #32]
  4049a4:	9b06      	ldr	r3, [sp, #24]
  4049a6:	4403      	add	r3, r0
  4049a8:	4405      	add	r5, r0
  4049aa:	9306      	str	r3, [sp, #24]
  4049ac:	e763      	b.n	404876 <_dtoa_r+0x516>
  4049ae:	4641      	mov	r1, r8
  4049b0:	4648      	mov	r0, r9
  4049b2:	f001 fed3 	bl	40675c <__mcmp>
  4049b6:	2800      	cmp	r0, #0
  4049b8:	f6bf af73 	bge.w	4048a2 <_dtoa_r+0x542>
  4049bc:	9f02      	ldr	r7, [sp, #8]
  4049be:	4649      	mov	r1, r9
  4049c0:	2300      	movs	r3, #0
  4049c2:	220a      	movs	r2, #10
  4049c4:	4620      	mov	r0, r4
  4049c6:	3f01      	subs	r7, #1
  4049c8:	9702      	str	r7, [sp, #8]
  4049ca:	f001 fcf9 	bl	4063c0 <__multadd>
  4049ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4049d0:	4681      	mov	r9, r0
  4049d2:	2b00      	cmp	r3, #0
  4049d4:	f040 83b6 	bne.w	405144 <_dtoa_r+0xde4>
  4049d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4049da:	2b00      	cmp	r3, #0
  4049dc:	f340 83bf 	ble.w	40515e <_dtoa_r+0xdfe>
  4049e0:	930a      	str	r3, [sp, #40]	; 0x28
  4049e2:	f8dd b010 	ldr.w	fp, [sp, #16]
  4049e6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4049e8:	465d      	mov	r5, fp
  4049ea:	e002      	b.n	4049f2 <_dtoa_r+0x692>
  4049ec:	f001 fce8 	bl	4063c0 <__multadd>
  4049f0:	4681      	mov	r9, r0
  4049f2:	4641      	mov	r1, r8
  4049f4:	4648      	mov	r0, r9
  4049f6:	f7ff fc1f 	bl	404238 <quorem>
  4049fa:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  4049fe:	f805 ab01 	strb.w	sl, [r5], #1
  404a02:	eba5 030b 	sub.w	r3, r5, fp
  404a06:	42bb      	cmp	r3, r7
  404a08:	f04f 020a 	mov.w	r2, #10
  404a0c:	f04f 0300 	mov.w	r3, #0
  404a10:	4649      	mov	r1, r9
  404a12:	4620      	mov	r0, r4
  404a14:	dbea      	blt.n	4049ec <_dtoa_r+0x68c>
  404a16:	9b04      	ldr	r3, [sp, #16]
  404a18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404a1a:	2a01      	cmp	r2, #1
  404a1c:	bfac      	ite	ge
  404a1e:	189b      	addge	r3, r3, r2
  404a20:	3301      	addlt	r3, #1
  404a22:	461d      	mov	r5, r3
  404a24:	f04f 0b00 	mov.w	fp, #0
  404a28:	4649      	mov	r1, r9
  404a2a:	2201      	movs	r2, #1
  404a2c:	4620      	mov	r0, r4
  404a2e:	f001 fe43 	bl	4066b8 <__lshift>
  404a32:	4641      	mov	r1, r8
  404a34:	4681      	mov	r9, r0
  404a36:	f001 fe91 	bl	40675c <__mcmp>
  404a3a:	2800      	cmp	r0, #0
  404a3c:	f340 823d 	ble.w	404eba <_dtoa_r+0xb5a>
  404a40:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  404a44:	9904      	ldr	r1, [sp, #16]
  404a46:	1e6b      	subs	r3, r5, #1
  404a48:	e004      	b.n	404a54 <_dtoa_r+0x6f4>
  404a4a:	428b      	cmp	r3, r1
  404a4c:	f000 81ae 	beq.w	404dac <_dtoa_r+0xa4c>
  404a50:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  404a54:	2a39      	cmp	r2, #57	; 0x39
  404a56:	f103 0501 	add.w	r5, r3, #1
  404a5a:	d0f6      	beq.n	404a4a <_dtoa_r+0x6ea>
  404a5c:	3201      	adds	r2, #1
  404a5e:	701a      	strb	r2, [r3, #0]
  404a60:	4641      	mov	r1, r8
  404a62:	4620      	mov	r0, r4
  404a64:	f001 fca2 	bl	4063ac <_Bfree>
  404a68:	2e00      	cmp	r6, #0
  404a6a:	f43f ae3d 	beq.w	4046e8 <_dtoa_r+0x388>
  404a6e:	f1bb 0f00 	cmp.w	fp, #0
  404a72:	d005      	beq.n	404a80 <_dtoa_r+0x720>
  404a74:	45b3      	cmp	fp, r6
  404a76:	d003      	beq.n	404a80 <_dtoa_r+0x720>
  404a78:	4659      	mov	r1, fp
  404a7a:	4620      	mov	r0, r4
  404a7c:	f001 fc96 	bl	4063ac <_Bfree>
  404a80:	4631      	mov	r1, r6
  404a82:	4620      	mov	r0, r4
  404a84:	f001 fc92 	bl	4063ac <_Bfree>
  404a88:	e62e      	b.n	4046e8 <_dtoa_r+0x388>
  404a8a:	2300      	movs	r3, #0
  404a8c:	930b      	str	r3, [sp, #44]	; 0x2c
  404a8e:	9b02      	ldr	r3, [sp, #8]
  404a90:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404a92:	4413      	add	r3, r2
  404a94:	930f      	str	r3, [sp, #60]	; 0x3c
  404a96:	3301      	adds	r3, #1
  404a98:	2b01      	cmp	r3, #1
  404a9a:	461f      	mov	r7, r3
  404a9c:	461e      	mov	r6, r3
  404a9e:	930a      	str	r3, [sp, #40]	; 0x28
  404aa0:	bfb8      	it	lt
  404aa2:	2701      	movlt	r7, #1
  404aa4:	2100      	movs	r1, #0
  404aa6:	2f17      	cmp	r7, #23
  404aa8:	6461      	str	r1, [r4, #68]	; 0x44
  404aaa:	d90a      	bls.n	404ac2 <_dtoa_r+0x762>
  404aac:	2201      	movs	r2, #1
  404aae:	2304      	movs	r3, #4
  404ab0:	005b      	lsls	r3, r3, #1
  404ab2:	f103 0014 	add.w	r0, r3, #20
  404ab6:	4287      	cmp	r7, r0
  404ab8:	4611      	mov	r1, r2
  404aba:	f102 0201 	add.w	r2, r2, #1
  404abe:	d2f7      	bcs.n	404ab0 <_dtoa_r+0x750>
  404ac0:	6461      	str	r1, [r4, #68]	; 0x44
  404ac2:	4620      	mov	r0, r4
  404ac4:	f001 fc4c 	bl	406360 <_Balloc>
  404ac8:	2e0e      	cmp	r6, #14
  404aca:	9004      	str	r0, [sp, #16]
  404acc:	6420      	str	r0, [r4, #64]	; 0x40
  404ace:	f63f ad41 	bhi.w	404554 <_dtoa_r+0x1f4>
  404ad2:	2d00      	cmp	r5, #0
  404ad4:	f43f ad3e 	beq.w	404554 <_dtoa_r+0x1f4>
  404ad8:	9902      	ldr	r1, [sp, #8]
  404ada:	2900      	cmp	r1, #0
  404adc:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  404ae0:	f340 8202 	ble.w	404ee8 <_dtoa_r+0xb88>
  404ae4:	4bb8      	ldr	r3, [pc, #736]	; (404dc8 <_dtoa_r+0xa68>)
  404ae6:	f001 020f 	and.w	r2, r1, #15
  404aea:	110d      	asrs	r5, r1, #4
  404aec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404af0:	06e9      	lsls	r1, r5, #27
  404af2:	e9d3 6700 	ldrd	r6, r7, [r3]
  404af6:	f140 81ae 	bpl.w	404e56 <_dtoa_r+0xaf6>
  404afa:	4bb4      	ldr	r3, [pc, #720]	; (404dcc <_dtoa_r+0xa6c>)
  404afc:	4650      	mov	r0, sl
  404afe:	4659      	mov	r1, fp
  404b00:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  404b04:	f002 ff08 	bl	407918 <__aeabi_ddiv>
  404b08:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  404b0c:	f005 050f 	and.w	r5, r5, #15
  404b10:	f04f 0a03 	mov.w	sl, #3
  404b14:	b18d      	cbz	r5, 404b3a <_dtoa_r+0x7da>
  404b16:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 404dcc <_dtoa_r+0xa6c>
  404b1a:	07ea      	lsls	r2, r5, #31
  404b1c:	d509      	bpl.n	404b32 <_dtoa_r+0x7d2>
  404b1e:	4630      	mov	r0, r6
  404b20:	4639      	mov	r1, r7
  404b22:	e9d8 2300 	ldrd	r2, r3, [r8]
  404b26:	f002 fdcd 	bl	4076c4 <__aeabi_dmul>
  404b2a:	f10a 0a01 	add.w	sl, sl, #1
  404b2e:	4606      	mov	r6, r0
  404b30:	460f      	mov	r7, r1
  404b32:	106d      	asrs	r5, r5, #1
  404b34:	f108 0808 	add.w	r8, r8, #8
  404b38:	d1ef      	bne.n	404b1a <_dtoa_r+0x7ba>
  404b3a:	463b      	mov	r3, r7
  404b3c:	4632      	mov	r2, r6
  404b3e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  404b42:	f002 fee9 	bl	407918 <__aeabi_ddiv>
  404b46:	4607      	mov	r7, r0
  404b48:	4688      	mov	r8, r1
  404b4a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404b4c:	b143      	cbz	r3, 404b60 <_dtoa_r+0x800>
  404b4e:	2200      	movs	r2, #0
  404b50:	4b9f      	ldr	r3, [pc, #636]	; (404dd0 <_dtoa_r+0xa70>)
  404b52:	4638      	mov	r0, r7
  404b54:	4641      	mov	r1, r8
  404b56:	f003 f827 	bl	407ba8 <__aeabi_dcmplt>
  404b5a:	2800      	cmp	r0, #0
  404b5c:	f040 8286 	bne.w	40506c <_dtoa_r+0xd0c>
  404b60:	4650      	mov	r0, sl
  404b62:	f002 fd49 	bl	4075f8 <__aeabi_i2d>
  404b66:	463a      	mov	r2, r7
  404b68:	4643      	mov	r3, r8
  404b6a:	f002 fdab 	bl	4076c4 <__aeabi_dmul>
  404b6e:	4b99      	ldr	r3, [pc, #612]	; (404dd4 <_dtoa_r+0xa74>)
  404b70:	2200      	movs	r2, #0
  404b72:	f002 fbf5 	bl	407360 <__adddf3>
  404b76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404b78:	4605      	mov	r5, r0
  404b7a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404b7e:	2b00      	cmp	r3, #0
  404b80:	f000 813e 	beq.w	404e00 <_dtoa_r+0xaa0>
  404b84:	9b02      	ldr	r3, [sp, #8]
  404b86:	9315      	str	r3, [sp, #84]	; 0x54
  404b88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404b8a:	9312      	str	r3, [sp, #72]	; 0x48
  404b8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404b8e:	2b00      	cmp	r3, #0
  404b90:	f000 81fa 	beq.w	404f88 <_dtoa_r+0xc28>
  404b94:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404b96:	4b8c      	ldr	r3, [pc, #560]	; (404dc8 <_dtoa_r+0xa68>)
  404b98:	498f      	ldr	r1, [pc, #572]	; (404dd8 <_dtoa_r+0xa78>)
  404b9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404b9e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  404ba2:	2000      	movs	r0, #0
  404ba4:	f002 feb8 	bl	407918 <__aeabi_ddiv>
  404ba8:	462a      	mov	r2, r5
  404baa:	4633      	mov	r3, r6
  404bac:	f002 fbd6 	bl	40735c <__aeabi_dsub>
  404bb0:	4682      	mov	sl, r0
  404bb2:	468b      	mov	fp, r1
  404bb4:	4638      	mov	r0, r7
  404bb6:	4641      	mov	r1, r8
  404bb8:	f003 f834 	bl	407c24 <__aeabi_d2iz>
  404bbc:	4605      	mov	r5, r0
  404bbe:	f002 fd1b 	bl	4075f8 <__aeabi_i2d>
  404bc2:	4602      	mov	r2, r0
  404bc4:	460b      	mov	r3, r1
  404bc6:	4638      	mov	r0, r7
  404bc8:	4641      	mov	r1, r8
  404bca:	f002 fbc7 	bl	40735c <__aeabi_dsub>
  404bce:	3530      	adds	r5, #48	; 0x30
  404bd0:	fa5f f885 	uxtb.w	r8, r5
  404bd4:	9d04      	ldr	r5, [sp, #16]
  404bd6:	4606      	mov	r6, r0
  404bd8:	460f      	mov	r7, r1
  404bda:	f885 8000 	strb.w	r8, [r5]
  404bde:	4602      	mov	r2, r0
  404be0:	460b      	mov	r3, r1
  404be2:	4650      	mov	r0, sl
  404be4:	4659      	mov	r1, fp
  404be6:	3501      	adds	r5, #1
  404be8:	f002 fffc 	bl	407be4 <__aeabi_dcmpgt>
  404bec:	2800      	cmp	r0, #0
  404bee:	d154      	bne.n	404c9a <_dtoa_r+0x93a>
  404bf0:	4632      	mov	r2, r6
  404bf2:	463b      	mov	r3, r7
  404bf4:	2000      	movs	r0, #0
  404bf6:	4976      	ldr	r1, [pc, #472]	; (404dd0 <_dtoa_r+0xa70>)
  404bf8:	f002 fbb0 	bl	40735c <__aeabi_dsub>
  404bfc:	4602      	mov	r2, r0
  404bfe:	460b      	mov	r3, r1
  404c00:	4650      	mov	r0, sl
  404c02:	4659      	mov	r1, fp
  404c04:	f002 ffee 	bl	407be4 <__aeabi_dcmpgt>
  404c08:	2800      	cmp	r0, #0
  404c0a:	f040 8270 	bne.w	4050ee <_dtoa_r+0xd8e>
  404c0e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404c10:	2a01      	cmp	r2, #1
  404c12:	f000 8111 	beq.w	404e38 <_dtoa_r+0xad8>
  404c16:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404c18:	9a04      	ldr	r2, [sp, #16]
  404c1a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  404c1e:	4413      	add	r3, r2
  404c20:	4699      	mov	r9, r3
  404c22:	e00d      	b.n	404c40 <_dtoa_r+0x8e0>
  404c24:	2000      	movs	r0, #0
  404c26:	496a      	ldr	r1, [pc, #424]	; (404dd0 <_dtoa_r+0xa70>)
  404c28:	f002 fb98 	bl	40735c <__aeabi_dsub>
  404c2c:	4652      	mov	r2, sl
  404c2e:	465b      	mov	r3, fp
  404c30:	f002 ffba 	bl	407ba8 <__aeabi_dcmplt>
  404c34:	2800      	cmp	r0, #0
  404c36:	f040 8258 	bne.w	4050ea <_dtoa_r+0xd8a>
  404c3a:	454d      	cmp	r5, r9
  404c3c:	f000 80fa 	beq.w	404e34 <_dtoa_r+0xad4>
  404c40:	4650      	mov	r0, sl
  404c42:	4659      	mov	r1, fp
  404c44:	2200      	movs	r2, #0
  404c46:	4b65      	ldr	r3, [pc, #404]	; (404ddc <_dtoa_r+0xa7c>)
  404c48:	f002 fd3c 	bl	4076c4 <__aeabi_dmul>
  404c4c:	2200      	movs	r2, #0
  404c4e:	4b63      	ldr	r3, [pc, #396]	; (404ddc <_dtoa_r+0xa7c>)
  404c50:	4682      	mov	sl, r0
  404c52:	468b      	mov	fp, r1
  404c54:	4630      	mov	r0, r6
  404c56:	4639      	mov	r1, r7
  404c58:	f002 fd34 	bl	4076c4 <__aeabi_dmul>
  404c5c:	460f      	mov	r7, r1
  404c5e:	4606      	mov	r6, r0
  404c60:	f002 ffe0 	bl	407c24 <__aeabi_d2iz>
  404c64:	4680      	mov	r8, r0
  404c66:	f002 fcc7 	bl	4075f8 <__aeabi_i2d>
  404c6a:	4602      	mov	r2, r0
  404c6c:	460b      	mov	r3, r1
  404c6e:	4630      	mov	r0, r6
  404c70:	4639      	mov	r1, r7
  404c72:	f002 fb73 	bl	40735c <__aeabi_dsub>
  404c76:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404c7a:	fa5f f888 	uxtb.w	r8, r8
  404c7e:	4652      	mov	r2, sl
  404c80:	465b      	mov	r3, fp
  404c82:	f805 8b01 	strb.w	r8, [r5], #1
  404c86:	4606      	mov	r6, r0
  404c88:	460f      	mov	r7, r1
  404c8a:	f002 ff8d 	bl	407ba8 <__aeabi_dcmplt>
  404c8e:	4632      	mov	r2, r6
  404c90:	463b      	mov	r3, r7
  404c92:	2800      	cmp	r0, #0
  404c94:	d0c6      	beq.n	404c24 <_dtoa_r+0x8c4>
  404c96:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404c9a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404c9c:	9302      	str	r3, [sp, #8]
  404c9e:	e523      	b.n	4046e8 <_dtoa_r+0x388>
  404ca0:	2300      	movs	r3, #0
  404ca2:	930b      	str	r3, [sp, #44]	; 0x2c
  404ca4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404ca6:	2b00      	cmp	r3, #0
  404ca8:	f340 80dc 	ble.w	404e64 <_dtoa_r+0xb04>
  404cac:	461f      	mov	r7, r3
  404cae:	461e      	mov	r6, r3
  404cb0:	930f      	str	r3, [sp, #60]	; 0x3c
  404cb2:	930a      	str	r3, [sp, #40]	; 0x28
  404cb4:	e6f6      	b.n	404aa4 <_dtoa_r+0x744>
  404cb6:	2301      	movs	r3, #1
  404cb8:	930b      	str	r3, [sp, #44]	; 0x2c
  404cba:	e7f3      	b.n	404ca4 <_dtoa_r+0x944>
  404cbc:	f1ba 0f00 	cmp.w	sl, #0
  404cc0:	f47f ada8 	bne.w	404814 <_dtoa_r+0x4b4>
  404cc4:	f3cb 0313 	ubfx	r3, fp, #0, #20
  404cc8:	2b00      	cmp	r3, #0
  404cca:	f47f adba 	bne.w	404842 <_dtoa_r+0x4e2>
  404cce:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  404cd2:	0d3f      	lsrs	r7, r7, #20
  404cd4:	053f      	lsls	r7, r7, #20
  404cd6:	2f00      	cmp	r7, #0
  404cd8:	f000 820d 	beq.w	4050f6 <_dtoa_r+0xd96>
  404cdc:	9b08      	ldr	r3, [sp, #32]
  404cde:	3301      	adds	r3, #1
  404ce0:	9308      	str	r3, [sp, #32]
  404ce2:	9b06      	ldr	r3, [sp, #24]
  404ce4:	3301      	adds	r3, #1
  404ce6:	9306      	str	r3, [sp, #24]
  404ce8:	2301      	movs	r3, #1
  404cea:	930c      	str	r3, [sp, #48]	; 0x30
  404cec:	e5ab      	b.n	404846 <_dtoa_r+0x4e6>
  404cee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404cf0:	2b00      	cmp	r3, #0
  404cf2:	f73f ac42 	bgt.w	40457a <_dtoa_r+0x21a>
  404cf6:	f040 8221 	bne.w	40513c <_dtoa_r+0xddc>
  404cfa:	2200      	movs	r2, #0
  404cfc:	4b38      	ldr	r3, [pc, #224]	; (404de0 <_dtoa_r+0xa80>)
  404cfe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404d02:	f002 fcdf 	bl	4076c4 <__aeabi_dmul>
  404d06:	4652      	mov	r2, sl
  404d08:	465b      	mov	r3, fp
  404d0a:	f002 ff61 	bl	407bd0 <__aeabi_dcmpge>
  404d0e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  404d12:	4646      	mov	r6, r8
  404d14:	2800      	cmp	r0, #0
  404d16:	d041      	beq.n	404d9c <_dtoa_r+0xa3c>
  404d18:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404d1a:	9d04      	ldr	r5, [sp, #16]
  404d1c:	43db      	mvns	r3, r3
  404d1e:	9302      	str	r3, [sp, #8]
  404d20:	4641      	mov	r1, r8
  404d22:	4620      	mov	r0, r4
  404d24:	f001 fb42 	bl	4063ac <_Bfree>
  404d28:	2e00      	cmp	r6, #0
  404d2a:	f43f acdd 	beq.w	4046e8 <_dtoa_r+0x388>
  404d2e:	e6a7      	b.n	404a80 <_dtoa_r+0x720>
  404d30:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404d32:	4649      	mov	r1, r9
  404d34:	4620      	mov	r0, r4
  404d36:	f001 fc6f 	bl	406618 <__pow5mult>
  404d3a:	4681      	mov	r9, r0
  404d3c:	e558      	b.n	4047f0 <_dtoa_r+0x490>
  404d3e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404d40:	2a00      	cmp	r2, #0
  404d42:	f000 8187 	beq.w	405054 <_dtoa_r+0xcf4>
  404d46:	f203 4333 	addw	r3, r3, #1075	; 0x433
  404d4a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404d4c:	9d08      	ldr	r5, [sp, #32]
  404d4e:	e4f2      	b.n	404736 <_dtoa_r+0x3d6>
  404d50:	f1ba 0f00 	cmp.w	sl, #0
  404d54:	f47f ad75 	bne.w	404842 <_dtoa_r+0x4e2>
  404d58:	e7b4      	b.n	404cc4 <_dtoa_r+0x964>
  404d5a:	f001 fb31 	bl	4063c0 <__multadd>
  404d5e:	4647      	mov	r7, r8
  404d60:	4606      	mov	r6, r0
  404d62:	4683      	mov	fp, r0
  404d64:	e5be      	b.n	4048e4 <_dtoa_r+0x584>
  404d66:	4601      	mov	r1, r0
  404d68:	4620      	mov	r0, r4
  404d6a:	9306      	str	r3, [sp, #24]
  404d6c:	f001 fb1e 	bl	4063ac <_Bfree>
  404d70:	2201      	movs	r2, #1
  404d72:	9b06      	ldr	r3, [sp, #24]
  404d74:	e5e0      	b.n	404938 <_dtoa_r+0x5d8>
  404d76:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404d78:	2b02      	cmp	r3, #2
  404d7a:	f77f ad96 	ble.w	4048aa <_dtoa_r+0x54a>
  404d7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404d80:	2b00      	cmp	r3, #0
  404d82:	d1c9      	bne.n	404d18 <_dtoa_r+0x9b8>
  404d84:	4641      	mov	r1, r8
  404d86:	2205      	movs	r2, #5
  404d88:	4620      	mov	r0, r4
  404d8a:	f001 fb19 	bl	4063c0 <__multadd>
  404d8e:	4601      	mov	r1, r0
  404d90:	4680      	mov	r8, r0
  404d92:	4648      	mov	r0, r9
  404d94:	f001 fce2 	bl	40675c <__mcmp>
  404d98:	2800      	cmp	r0, #0
  404d9a:	ddbd      	ble.n	404d18 <_dtoa_r+0x9b8>
  404d9c:	9a02      	ldr	r2, [sp, #8]
  404d9e:	9904      	ldr	r1, [sp, #16]
  404da0:	2331      	movs	r3, #49	; 0x31
  404da2:	3201      	adds	r2, #1
  404da4:	9202      	str	r2, [sp, #8]
  404da6:	700b      	strb	r3, [r1, #0]
  404da8:	1c4d      	adds	r5, r1, #1
  404daa:	e7b9      	b.n	404d20 <_dtoa_r+0x9c0>
  404dac:	9a02      	ldr	r2, [sp, #8]
  404dae:	3201      	adds	r2, #1
  404db0:	9202      	str	r2, [sp, #8]
  404db2:	9a04      	ldr	r2, [sp, #16]
  404db4:	2331      	movs	r3, #49	; 0x31
  404db6:	7013      	strb	r3, [r2, #0]
  404db8:	e652      	b.n	404a60 <_dtoa_r+0x700>
  404dba:	2301      	movs	r3, #1
  404dbc:	930b      	str	r3, [sp, #44]	; 0x2c
  404dbe:	e666      	b.n	404a8e <_dtoa_r+0x72e>
  404dc0:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  404dc4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404dc6:	e48f      	b.n	4046e8 <_dtoa_r+0x388>
  404dc8:	00408d18 	.word	0x00408d18
  404dcc:	00408cf0 	.word	0x00408cf0
  404dd0:	3ff00000 	.word	0x3ff00000
  404dd4:	401c0000 	.word	0x401c0000
  404dd8:	3fe00000 	.word	0x3fe00000
  404ddc:	40240000 	.word	0x40240000
  404de0:	40140000 	.word	0x40140000
  404de4:	4650      	mov	r0, sl
  404de6:	f002 fc07 	bl	4075f8 <__aeabi_i2d>
  404dea:	463a      	mov	r2, r7
  404dec:	4643      	mov	r3, r8
  404dee:	f002 fc69 	bl	4076c4 <__aeabi_dmul>
  404df2:	2200      	movs	r2, #0
  404df4:	4bc1      	ldr	r3, [pc, #772]	; (4050fc <_dtoa_r+0xd9c>)
  404df6:	f002 fab3 	bl	407360 <__adddf3>
  404dfa:	4605      	mov	r5, r0
  404dfc:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404e00:	4641      	mov	r1, r8
  404e02:	2200      	movs	r2, #0
  404e04:	4bbe      	ldr	r3, [pc, #760]	; (405100 <_dtoa_r+0xda0>)
  404e06:	4638      	mov	r0, r7
  404e08:	f002 faa8 	bl	40735c <__aeabi_dsub>
  404e0c:	462a      	mov	r2, r5
  404e0e:	4633      	mov	r3, r6
  404e10:	4682      	mov	sl, r0
  404e12:	468b      	mov	fp, r1
  404e14:	f002 fee6 	bl	407be4 <__aeabi_dcmpgt>
  404e18:	4680      	mov	r8, r0
  404e1a:	2800      	cmp	r0, #0
  404e1c:	f040 8110 	bne.w	405040 <_dtoa_r+0xce0>
  404e20:	462a      	mov	r2, r5
  404e22:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  404e26:	4650      	mov	r0, sl
  404e28:	4659      	mov	r1, fp
  404e2a:	f002 febd 	bl	407ba8 <__aeabi_dcmplt>
  404e2e:	b118      	cbz	r0, 404e38 <_dtoa_r+0xad8>
  404e30:	4646      	mov	r6, r8
  404e32:	e771      	b.n	404d18 <_dtoa_r+0x9b8>
  404e34:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404e38:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  404e3c:	f7ff bb8a 	b.w	404554 <_dtoa_r+0x1f4>
  404e40:	9804      	ldr	r0, [sp, #16]
  404e42:	f7ff babb 	b.w	4043bc <_dtoa_r+0x5c>
  404e46:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404e48:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404e4a:	970c      	str	r7, [sp, #48]	; 0x30
  404e4c:	1afb      	subs	r3, r7, r3
  404e4e:	441a      	add	r2, r3
  404e50:	920d      	str	r2, [sp, #52]	; 0x34
  404e52:	2700      	movs	r7, #0
  404e54:	e469      	b.n	40472a <_dtoa_r+0x3ca>
  404e56:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  404e5a:	f04f 0a02 	mov.w	sl, #2
  404e5e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  404e62:	e657      	b.n	404b14 <_dtoa_r+0x7b4>
  404e64:	2100      	movs	r1, #0
  404e66:	2301      	movs	r3, #1
  404e68:	6461      	str	r1, [r4, #68]	; 0x44
  404e6a:	4620      	mov	r0, r4
  404e6c:	9325      	str	r3, [sp, #148]	; 0x94
  404e6e:	f001 fa77 	bl	406360 <_Balloc>
  404e72:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404e74:	9004      	str	r0, [sp, #16]
  404e76:	6420      	str	r0, [r4, #64]	; 0x40
  404e78:	930a      	str	r3, [sp, #40]	; 0x28
  404e7a:	930f      	str	r3, [sp, #60]	; 0x3c
  404e7c:	e629      	b.n	404ad2 <_dtoa_r+0x772>
  404e7e:	2a00      	cmp	r2, #0
  404e80:	46d0      	mov	r8, sl
  404e82:	f8cd b018 	str.w	fp, [sp, #24]
  404e86:	469a      	mov	sl, r3
  404e88:	dd11      	ble.n	404eae <_dtoa_r+0xb4e>
  404e8a:	4649      	mov	r1, r9
  404e8c:	2201      	movs	r2, #1
  404e8e:	4620      	mov	r0, r4
  404e90:	f001 fc12 	bl	4066b8 <__lshift>
  404e94:	4641      	mov	r1, r8
  404e96:	4681      	mov	r9, r0
  404e98:	f001 fc60 	bl	40675c <__mcmp>
  404e9c:	2800      	cmp	r0, #0
  404e9e:	f340 8146 	ble.w	40512e <_dtoa_r+0xdce>
  404ea2:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  404ea6:	f000 8106 	beq.w	4050b6 <_dtoa_r+0xd56>
  404eaa:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  404eae:	46b3      	mov	fp, r6
  404eb0:	f887 a000 	strb.w	sl, [r7]
  404eb4:	1c7d      	adds	r5, r7, #1
  404eb6:	9e06      	ldr	r6, [sp, #24]
  404eb8:	e5d2      	b.n	404a60 <_dtoa_r+0x700>
  404eba:	d104      	bne.n	404ec6 <_dtoa_r+0xb66>
  404ebc:	f01a 0f01 	tst.w	sl, #1
  404ec0:	d001      	beq.n	404ec6 <_dtoa_r+0xb66>
  404ec2:	e5bd      	b.n	404a40 <_dtoa_r+0x6e0>
  404ec4:	4615      	mov	r5, r2
  404ec6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404eca:	2b30      	cmp	r3, #48	; 0x30
  404ecc:	f105 32ff 	add.w	r2, r5, #4294967295
  404ed0:	d0f8      	beq.n	404ec4 <_dtoa_r+0xb64>
  404ed2:	e5c5      	b.n	404a60 <_dtoa_r+0x700>
  404ed4:	9904      	ldr	r1, [sp, #16]
  404ed6:	2230      	movs	r2, #48	; 0x30
  404ed8:	700a      	strb	r2, [r1, #0]
  404eda:	9a02      	ldr	r2, [sp, #8]
  404edc:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404ee0:	3201      	adds	r2, #1
  404ee2:	9202      	str	r2, [sp, #8]
  404ee4:	f7ff bbfc 	b.w	4046e0 <_dtoa_r+0x380>
  404ee8:	f000 80bb 	beq.w	405062 <_dtoa_r+0xd02>
  404eec:	9b02      	ldr	r3, [sp, #8]
  404eee:	425d      	negs	r5, r3
  404ef0:	4b84      	ldr	r3, [pc, #528]	; (405104 <_dtoa_r+0xda4>)
  404ef2:	f005 020f 	and.w	r2, r5, #15
  404ef6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404efa:	e9d3 2300 	ldrd	r2, r3, [r3]
  404efe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  404f02:	f002 fbdf 	bl	4076c4 <__aeabi_dmul>
  404f06:	112d      	asrs	r5, r5, #4
  404f08:	4607      	mov	r7, r0
  404f0a:	4688      	mov	r8, r1
  404f0c:	f000 812c 	beq.w	405168 <_dtoa_r+0xe08>
  404f10:	4e7d      	ldr	r6, [pc, #500]	; (405108 <_dtoa_r+0xda8>)
  404f12:	f04f 0a02 	mov.w	sl, #2
  404f16:	07eb      	lsls	r3, r5, #31
  404f18:	d509      	bpl.n	404f2e <_dtoa_r+0xbce>
  404f1a:	4638      	mov	r0, r7
  404f1c:	4641      	mov	r1, r8
  404f1e:	e9d6 2300 	ldrd	r2, r3, [r6]
  404f22:	f002 fbcf 	bl	4076c4 <__aeabi_dmul>
  404f26:	f10a 0a01 	add.w	sl, sl, #1
  404f2a:	4607      	mov	r7, r0
  404f2c:	4688      	mov	r8, r1
  404f2e:	106d      	asrs	r5, r5, #1
  404f30:	f106 0608 	add.w	r6, r6, #8
  404f34:	d1ef      	bne.n	404f16 <_dtoa_r+0xbb6>
  404f36:	e608      	b.n	404b4a <_dtoa_r+0x7ea>
  404f38:	6871      	ldr	r1, [r6, #4]
  404f3a:	4620      	mov	r0, r4
  404f3c:	f001 fa10 	bl	406360 <_Balloc>
  404f40:	6933      	ldr	r3, [r6, #16]
  404f42:	3302      	adds	r3, #2
  404f44:	009a      	lsls	r2, r3, #2
  404f46:	4605      	mov	r5, r0
  404f48:	f106 010c 	add.w	r1, r6, #12
  404f4c:	300c      	adds	r0, #12
  404f4e:	f7fc fe29 	bl	401ba4 <memcpy>
  404f52:	4629      	mov	r1, r5
  404f54:	2201      	movs	r2, #1
  404f56:	4620      	mov	r0, r4
  404f58:	f001 fbae 	bl	4066b8 <__lshift>
  404f5c:	9006      	str	r0, [sp, #24]
  404f5e:	e4b5      	b.n	4048cc <_dtoa_r+0x56c>
  404f60:	2b39      	cmp	r3, #57	; 0x39
  404f62:	f8cd b018 	str.w	fp, [sp, #24]
  404f66:	46d0      	mov	r8, sl
  404f68:	f000 80a5 	beq.w	4050b6 <_dtoa_r+0xd56>
  404f6c:	f103 0a01 	add.w	sl, r3, #1
  404f70:	46b3      	mov	fp, r6
  404f72:	f887 a000 	strb.w	sl, [r7]
  404f76:	1c7d      	adds	r5, r7, #1
  404f78:	9e06      	ldr	r6, [sp, #24]
  404f7a:	e571      	b.n	404a60 <_dtoa_r+0x700>
  404f7c:	465a      	mov	r2, fp
  404f7e:	46d0      	mov	r8, sl
  404f80:	46b3      	mov	fp, r6
  404f82:	469a      	mov	sl, r3
  404f84:	4616      	mov	r6, r2
  404f86:	e54f      	b.n	404a28 <_dtoa_r+0x6c8>
  404f88:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404f8a:	495e      	ldr	r1, [pc, #376]	; (405104 <_dtoa_r+0xda4>)
  404f8c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  404f90:	462a      	mov	r2, r5
  404f92:	4633      	mov	r3, r6
  404f94:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  404f98:	f002 fb94 	bl	4076c4 <__aeabi_dmul>
  404f9c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  404fa0:	4638      	mov	r0, r7
  404fa2:	4641      	mov	r1, r8
  404fa4:	f002 fe3e 	bl	407c24 <__aeabi_d2iz>
  404fa8:	4605      	mov	r5, r0
  404faa:	f002 fb25 	bl	4075f8 <__aeabi_i2d>
  404fae:	460b      	mov	r3, r1
  404fb0:	4602      	mov	r2, r0
  404fb2:	4641      	mov	r1, r8
  404fb4:	4638      	mov	r0, r7
  404fb6:	f002 f9d1 	bl	40735c <__aeabi_dsub>
  404fba:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404fbc:	460f      	mov	r7, r1
  404fbe:	9904      	ldr	r1, [sp, #16]
  404fc0:	3530      	adds	r5, #48	; 0x30
  404fc2:	2b01      	cmp	r3, #1
  404fc4:	700d      	strb	r5, [r1, #0]
  404fc6:	4606      	mov	r6, r0
  404fc8:	f101 0501 	add.w	r5, r1, #1
  404fcc:	d026      	beq.n	40501c <_dtoa_r+0xcbc>
  404fce:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404fd0:	9a04      	ldr	r2, [sp, #16]
  404fd2:	f8df b13c 	ldr.w	fp, [pc, #316]	; 405110 <_dtoa_r+0xdb0>
  404fd6:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  404fda:	4413      	add	r3, r2
  404fdc:	f04f 0a00 	mov.w	sl, #0
  404fe0:	4699      	mov	r9, r3
  404fe2:	4652      	mov	r2, sl
  404fe4:	465b      	mov	r3, fp
  404fe6:	4630      	mov	r0, r6
  404fe8:	4639      	mov	r1, r7
  404fea:	f002 fb6b 	bl	4076c4 <__aeabi_dmul>
  404fee:	460f      	mov	r7, r1
  404ff0:	4606      	mov	r6, r0
  404ff2:	f002 fe17 	bl	407c24 <__aeabi_d2iz>
  404ff6:	4680      	mov	r8, r0
  404ff8:	f002 fafe 	bl	4075f8 <__aeabi_i2d>
  404ffc:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405000:	4602      	mov	r2, r0
  405002:	460b      	mov	r3, r1
  405004:	4630      	mov	r0, r6
  405006:	4639      	mov	r1, r7
  405008:	f002 f9a8 	bl	40735c <__aeabi_dsub>
  40500c:	f805 8b01 	strb.w	r8, [r5], #1
  405010:	454d      	cmp	r5, r9
  405012:	4606      	mov	r6, r0
  405014:	460f      	mov	r7, r1
  405016:	d1e4      	bne.n	404fe2 <_dtoa_r+0xc82>
  405018:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40501c:	4b3b      	ldr	r3, [pc, #236]	; (40510c <_dtoa_r+0xdac>)
  40501e:	2200      	movs	r2, #0
  405020:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  405024:	f002 f99c 	bl	407360 <__adddf3>
  405028:	4632      	mov	r2, r6
  40502a:	463b      	mov	r3, r7
  40502c:	f002 fdbc 	bl	407ba8 <__aeabi_dcmplt>
  405030:	2800      	cmp	r0, #0
  405032:	d046      	beq.n	4050c2 <_dtoa_r+0xd62>
  405034:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405036:	9302      	str	r3, [sp, #8]
  405038:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40503c:	f7ff bb43 	b.w	4046c6 <_dtoa_r+0x366>
  405040:	f04f 0800 	mov.w	r8, #0
  405044:	4646      	mov	r6, r8
  405046:	e6a9      	b.n	404d9c <_dtoa_r+0xa3c>
  405048:	9b08      	ldr	r3, [sp, #32]
  40504a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40504c:	1a9d      	subs	r5, r3, r2
  40504e:	2300      	movs	r3, #0
  405050:	f7ff bb71 	b.w	404736 <_dtoa_r+0x3d6>
  405054:	9b18      	ldr	r3, [sp, #96]	; 0x60
  405056:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405058:	9d08      	ldr	r5, [sp, #32]
  40505a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40505e:	f7ff bb6a 	b.w	404736 <_dtoa_r+0x3d6>
  405062:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  405066:	f04f 0a02 	mov.w	sl, #2
  40506a:	e56e      	b.n	404b4a <_dtoa_r+0x7ea>
  40506c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40506e:	2b00      	cmp	r3, #0
  405070:	f43f aeb8 	beq.w	404de4 <_dtoa_r+0xa84>
  405074:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405076:	2b00      	cmp	r3, #0
  405078:	f77f aede 	ble.w	404e38 <_dtoa_r+0xad8>
  40507c:	2200      	movs	r2, #0
  40507e:	4b24      	ldr	r3, [pc, #144]	; (405110 <_dtoa_r+0xdb0>)
  405080:	4638      	mov	r0, r7
  405082:	4641      	mov	r1, r8
  405084:	f002 fb1e 	bl	4076c4 <__aeabi_dmul>
  405088:	4607      	mov	r7, r0
  40508a:	4688      	mov	r8, r1
  40508c:	f10a 0001 	add.w	r0, sl, #1
  405090:	f002 fab2 	bl	4075f8 <__aeabi_i2d>
  405094:	463a      	mov	r2, r7
  405096:	4643      	mov	r3, r8
  405098:	f002 fb14 	bl	4076c4 <__aeabi_dmul>
  40509c:	2200      	movs	r2, #0
  40509e:	4b17      	ldr	r3, [pc, #92]	; (4050fc <_dtoa_r+0xd9c>)
  4050a0:	f002 f95e 	bl	407360 <__adddf3>
  4050a4:	9a02      	ldr	r2, [sp, #8]
  4050a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4050a8:	9312      	str	r3, [sp, #72]	; 0x48
  4050aa:	3a01      	subs	r2, #1
  4050ac:	4605      	mov	r5, r0
  4050ae:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4050b2:	9215      	str	r2, [sp, #84]	; 0x54
  4050b4:	e56a      	b.n	404b8c <_dtoa_r+0x82c>
  4050b6:	2239      	movs	r2, #57	; 0x39
  4050b8:	46b3      	mov	fp, r6
  4050ba:	703a      	strb	r2, [r7, #0]
  4050bc:	9e06      	ldr	r6, [sp, #24]
  4050be:	1c7d      	adds	r5, r7, #1
  4050c0:	e4c0      	b.n	404a44 <_dtoa_r+0x6e4>
  4050c2:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  4050c6:	2000      	movs	r0, #0
  4050c8:	4910      	ldr	r1, [pc, #64]	; (40510c <_dtoa_r+0xdac>)
  4050ca:	f002 f947 	bl	40735c <__aeabi_dsub>
  4050ce:	4632      	mov	r2, r6
  4050d0:	463b      	mov	r3, r7
  4050d2:	f002 fd87 	bl	407be4 <__aeabi_dcmpgt>
  4050d6:	b908      	cbnz	r0, 4050dc <_dtoa_r+0xd7c>
  4050d8:	e6ae      	b.n	404e38 <_dtoa_r+0xad8>
  4050da:	4615      	mov	r5, r2
  4050dc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4050e0:	2b30      	cmp	r3, #48	; 0x30
  4050e2:	f105 32ff 	add.w	r2, r5, #4294967295
  4050e6:	d0f8      	beq.n	4050da <_dtoa_r+0xd7a>
  4050e8:	e5d7      	b.n	404c9a <_dtoa_r+0x93a>
  4050ea:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4050ee:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4050f0:	9302      	str	r3, [sp, #8]
  4050f2:	f7ff bae8 	b.w	4046c6 <_dtoa_r+0x366>
  4050f6:	970c      	str	r7, [sp, #48]	; 0x30
  4050f8:	f7ff bba5 	b.w	404846 <_dtoa_r+0x4e6>
  4050fc:	401c0000 	.word	0x401c0000
  405100:	40140000 	.word	0x40140000
  405104:	00408d18 	.word	0x00408d18
  405108:	00408cf0 	.word	0x00408cf0
  40510c:	3fe00000 	.word	0x3fe00000
  405110:	40240000 	.word	0x40240000
  405114:	2b39      	cmp	r3, #57	; 0x39
  405116:	f8cd b018 	str.w	fp, [sp, #24]
  40511a:	46d0      	mov	r8, sl
  40511c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  405120:	469a      	mov	sl, r3
  405122:	d0c8      	beq.n	4050b6 <_dtoa_r+0xd56>
  405124:	f1bb 0f00 	cmp.w	fp, #0
  405128:	f73f aebf 	bgt.w	404eaa <_dtoa_r+0xb4a>
  40512c:	e6bf      	b.n	404eae <_dtoa_r+0xb4e>
  40512e:	f47f aebe 	bne.w	404eae <_dtoa_r+0xb4e>
  405132:	f01a 0f01 	tst.w	sl, #1
  405136:	f43f aeba 	beq.w	404eae <_dtoa_r+0xb4e>
  40513a:	e6b2      	b.n	404ea2 <_dtoa_r+0xb42>
  40513c:	f04f 0800 	mov.w	r8, #0
  405140:	4646      	mov	r6, r8
  405142:	e5e9      	b.n	404d18 <_dtoa_r+0x9b8>
  405144:	4631      	mov	r1, r6
  405146:	2300      	movs	r3, #0
  405148:	220a      	movs	r2, #10
  40514a:	4620      	mov	r0, r4
  40514c:	f001 f938 	bl	4063c0 <__multadd>
  405150:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405152:	2b00      	cmp	r3, #0
  405154:	4606      	mov	r6, r0
  405156:	dd0a      	ble.n	40516e <_dtoa_r+0xe0e>
  405158:	930a      	str	r3, [sp, #40]	; 0x28
  40515a:	f7ff bbaa 	b.w	4048b2 <_dtoa_r+0x552>
  40515e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405160:	2b02      	cmp	r3, #2
  405162:	dc23      	bgt.n	4051ac <_dtoa_r+0xe4c>
  405164:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405166:	e43b      	b.n	4049e0 <_dtoa_r+0x680>
  405168:	f04f 0a02 	mov.w	sl, #2
  40516c:	e4ed      	b.n	404b4a <_dtoa_r+0x7ea>
  40516e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405170:	2b02      	cmp	r3, #2
  405172:	dc1b      	bgt.n	4051ac <_dtoa_r+0xe4c>
  405174:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405176:	e7ef      	b.n	405158 <_dtoa_r+0xdf8>
  405178:	2500      	movs	r5, #0
  40517a:	6465      	str	r5, [r4, #68]	; 0x44
  40517c:	4629      	mov	r1, r5
  40517e:	4620      	mov	r0, r4
  405180:	f001 f8ee 	bl	406360 <_Balloc>
  405184:	f04f 33ff 	mov.w	r3, #4294967295
  405188:	930a      	str	r3, [sp, #40]	; 0x28
  40518a:	930f      	str	r3, [sp, #60]	; 0x3c
  40518c:	2301      	movs	r3, #1
  40518e:	9004      	str	r0, [sp, #16]
  405190:	9525      	str	r5, [sp, #148]	; 0x94
  405192:	6420      	str	r0, [r4, #64]	; 0x40
  405194:	930b      	str	r3, [sp, #44]	; 0x2c
  405196:	f7ff b9dd 	b.w	404554 <_dtoa_r+0x1f4>
  40519a:	2501      	movs	r5, #1
  40519c:	f7ff b9a5 	b.w	4044ea <_dtoa_r+0x18a>
  4051a0:	f43f ab69 	beq.w	404876 <_dtoa_r+0x516>
  4051a4:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4051a8:	f7ff bbf9 	b.w	40499e <_dtoa_r+0x63e>
  4051ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4051ae:	930a      	str	r3, [sp, #40]	; 0x28
  4051b0:	e5e5      	b.n	404d7e <_dtoa_r+0xa1e>
  4051b2:	bf00      	nop

004051b4 <__sflush_r>:
  4051b4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4051b8:	b29a      	uxth	r2, r3
  4051ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4051be:	460d      	mov	r5, r1
  4051c0:	0711      	lsls	r1, r2, #28
  4051c2:	4680      	mov	r8, r0
  4051c4:	d43a      	bmi.n	40523c <__sflush_r+0x88>
  4051c6:	686a      	ldr	r2, [r5, #4]
  4051c8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4051cc:	2a00      	cmp	r2, #0
  4051ce:	81ab      	strh	r3, [r5, #12]
  4051d0:	dd6f      	ble.n	4052b2 <__sflush_r+0xfe>
  4051d2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4051d4:	2c00      	cmp	r4, #0
  4051d6:	d049      	beq.n	40526c <__sflush_r+0xb8>
  4051d8:	2200      	movs	r2, #0
  4051da:	b29b      	uxth	r3, r3
  4051dc:	f8d8 6000 	ldr.w	r6, [r8]
  4051e0:	f8c8 2000 	str.w	r2, [r8]
  4051e4:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4051e8:	d067      	beq.n	4052ba <__sflush_r+0x106>
  4051ea:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4051ec:	075f      	lsls	r7, r3, #29
  4051ee:	d505      	bpl.n	4051fc <__sflush_r+0x48>
  4051f0:	6869      	ldr	r1, [r5, #4]
  4051f2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4051f4:	1a52      	subs	r2, r2, r1
  4051f6:	b10b      	cbz	r3, 4051fc <__sflush_r+0x48>
  4051f8:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4051fa:	1ad2      	subs	r2, r2, r3
  4051fc:	2300      	movs	r3, #0
  4051fe:	69e9      	ldr	r1, [r5, #28]
  405200:	4640      	mov	r0, r8
  405202:	47a0      	blx	r4
  405204:	1c44      	adds	r4, r0, #1
  405206:	d03c      	beq.n	405282 <__sflush_r+0xce>
  405208:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40520c:	692a      	ldr	r2, [r5, #16]
  40520e:	602a      	str	r2, [r5, #0]
  405210:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  405214:	2200      	movs	r2, #0
  405216:	81ab      	strh	r3, [r5, #12]
  405218:	04db      	lsls	r3, r3, #19
  40521a:	606a      	str	r2, [r5, #4]
  40521c:	d447      	bmi.n	4052ae <__sflush_r+0xfa>
  40521e:	6b29      	ldr	r1, [r5, #48]	; 0x30
  405220:	f8c8 6000 	str.w	r6, [r8]
  405224:	b311      	cbz	r1, 40526c <__sflush_r+0xb8>
  405226:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40522a:	4299      	cmp	r1, r3
  40522c:	d002      	beq.n	405234 <__sflush_r+0x80>
  40522e:	4640      	mov	r0, r8
  405230:	f000 f9de 	bl	4055f0 <_free_r>
  405234:	2000      	movs	r0, #0
  405236:	6328      	str	r0, [r5, #48]	; 0x30
  405238:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40523c:	692e      	ldr	r6, [r5, #16]
  40523e:	b1ae      	cbz	r6, 40526c <__sflush_r+0xb8>
  405240:	682c      	ldr	r4, [r5, #0]
  405242:	602e      	str	r6, [r5, #0]
  405244:	0791      	lsls	r1, r2, #30
  405246:	bf0c      	ite	eq
  405248:	696b      	ldreq	r3, [r5, #20]
  40524a:	2300      	movne	r3, #0
  40524c:	1ba4      	subs	r4, r4, r6
  40524e:	60ab      	str	r3, [r5, #8]
  405250:	e00a      	b.n	405268 <__sflush_r+0xb4>
  405252:	4623      	mov	r3, r4
  405254:	4632      	mov	r2, r6
  405256:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  405258:	69e9      	ldr	r1, [r5, #28]
  40525a:	4640      	mov	r0, r8
  40525c:	47b8      	blx	r7
  40525e:	2800      	cmp	r0, #0
  405260:	eba4 0400 	sub.w	r4, r4, r0
  405264:	4406      	add	r6, r0
  405266:	dd04      	ble.n	405272 <__sflush_r+0xbe>
  405268:	2c00      	cmp	r4, #0
  40526a:	dcf2      	bgt.n	405252 <__sflush_r+0x9e>
  40526c:	2000      	movs	r0, #0
  40526e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405272:	89ab      	ldrh	r3, [r5, #12]
  405274:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405278:	81ab      	strh	r3, [r5, #12]
  40527a:	f04f 30ff 	mov.w	r0, #4294967295
  40527e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405282:	f8d8 4000 	ldr.w	r4, [r8]
  405286:	2c1d      	cmp	r4, #29
  405288:	d8f3      	bhi.n	405272 <__sflush_r+0xbe>
  40528a:	4b19      	ldr	r3, [pc, #100]	; (4052f0 <__sflush_r+0x13c>)
  40528c:	40e3      	lsrs	r3, r4
  40528e:	43db      	mvns	r3, r3
  405290:	f013 0301 	ands.w	r3, r3, #1
  405294:	d1ed      	bne.n	405272 <__sflush_r+0xbe>
  405296:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  40529a:	606b      	str	r3, [r5, #4]
  40529c:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  4052a0:	6929      	ldr	r1, [r5, #16]
  4052a2:	81ab      	strh	r3, [r5, #12]
  4052a4:	04da      	lsls	r2, r3, #19
  4052a6:	6029      	str	r1, [r5, #0]
  4052a8:	d5b9      	bpl.n	40521e <__sflush_r+0x6a>
  4052aa:	2c00      	cmp	r4, #0
  4052ac:	d1b7      	bne.n	40521e <__sflush_r+0x6a>
  4052ae:	6528      	str	r0, [r5, #80]	; 0x50
  4052b0:	e7b5      	b.n	40521e <__sflush_r+0x6a>
  4052b2:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4052b4:	2a00      	cmp	r2, #0
  4052b6:	dc8c      	bgt.n	4051d2 <__sflush_r+0x1e>
  4052b8:	e7d8      	b.n	40526c <__sflush_r+0xb8>
  4052ba:	2301      	movs	r3, #1
  4052bc:	69e9      	ldr	r1, [r5, #28]
  4052be:	4640      	mov	r0, r8
  4052c0:	47a0      	blx	r4
  4052c2:	1c43      	adds	r3, r0, #1
  4052c4:	4602      	mov	r2, r0
  4052c6:	d002      	beq.n	4052ce <__sflush_r+0x11a>
  4052c8:	89ab      	ldrh	r3, [r5, #12]
  4052ca:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4052cc:	e78e      	b.n	4051ec <__sflush_r+0x38>
  4052ce:	f8d8 3000 	ldr.w	r3, [r8]
  4052d2:	2b00      	cmp	r3, #0
  4052d4:	d0f8      	beq.n	4052c8 <__sflush_r+0x114>
  4052d6:	2b1d      	cmp	r3, #29
  4052d8:	d001      	beq.n	4052de <__sflush_r+0x12a>
  4052da:	2b16      	cmp	r3, #22
  4052dc:	d102      	bne.n	4052e4 <__sflush_r+0x130>
  4052de:	f8c8 6000 	str.w	r6, [r8]
  4052e2:	e7c3      	b.n	40526c <__sflush_r+0xb8>
  4052e4:	89ab      	ldrh	r3, [r5, #12]
  4052e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4052ea:	81ab      	strh	r3, [r5, #12]
  4052ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4052f0:	20400001 	.word	0x20400001

004052f4 <_fflush_r>:
  4052f4:	b538      	push	{r3, r4, r5, lr}
  4052f6:	460d      	mov	r5, r1
  4052f8:	4604      	mov	r4, r0
  4052fa:	b108      	cbz	r0, 405300 <_fflush_r+0xc>
  4052fc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4052fe:	b1bb      	cbz	r3, 405330 <_fflush_r+0x3c>
  405300:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  405304:	b188      	cbz	r0, 40532a <_fflush_r+0x36>
  405306:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  405308:	07db      	lsls	r3, r3, #31
  40530a:	d401      	bmi.n	405310 <_fflush_r+0x1c>
  40530c:	0581      	lsls	r1, r0, #22
  40530e:	d517      	bpl.n	405340 <_fflush_r+0x4c>
  405310:	4620      	mov	r0, r4
  405312:	4629      	mov	r1, r5
  405314:	f7ff ff4e 	bl	4051b4 <__sflush_r>
  405318:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40531a:	07da      	lsls	r2, r3, #31
  40531c:	4604      	mov	r4, r0
  40531e:	d402      	bmi.n	405326 <_fflush_r+0x32>
  405320:	89ab      	ldrh	r3, [r5, #12]
  405322:	059b      	lsls	r3, r3, #22
  405324:	d507      	bpl.n	405336 <_fflush_r+0x42>
  405326:	4620      	mov	r0, r4
  405328:	bd38      	pop	{r3, r4, r5, pc}
  40532a:	4604      	mov	r4, r0
  40532c:	4620      	mov	r0, r4
  40532e:	bd38      	pop	{r3, r4, r5, pc}
  405330:	f000 f838 	bl	4053a4 <__sinit>
  405334:	e7e4      	b.n	405300 <_fflush_r+0xc>
  405336:	6da8      	ldr	r0, [r5, #88]	; 0x58
  405338:	f000 fc04 	bl	405b44 <__retarget_lock_release_recursive>
  40533c:	4620      	mov	r0, r4
  40533e:	bd38      	pop	{r3, r4, r5, pc}
  405340:	6da8      	ldr	r0, [r5, #88]	; 0x58
  405342:	f000 fbfd 	bl	405b40 <__retarget_lock_acquire_recursive>
  405346:	e7e3      	b.n	405310 <_fflush_r+0x1c>

00405348 <_cleanup_r>:
  405348:	4901      	ldr	r1, [pc, #4]	; (405350 <_cleanup_r+0x8>)
  40534a:	f000 bbaf 	b.w	405aac <_fwalk_reent>
  40534e:	bf00      	nop
  405350:	004071ed 	.word	0x004071ed

00405354 <std.isra.0>:
  405354:	b510      	push	{r4, lr}
  405356:	2300      	movs	r3, #0
  405358:	4604      	mov	r4, r0
  40535a:	8181      	strh	r1, [r0, #12]
  40535c:	81c2      	strh	r2, [r0, #14]
  40535e:	6003      	str	r3, [r0, #0]
  405360:	6043      	str	r3, [r0, #4]
  405362:	6083      	str	r3, [r0, #8]
  405364:	6643      	str	r3, [r0, #100]	; 0x64
  405366:	6103      	str	r3, [r0, #16]
  405368:	6143      	str	r3, [r0, #20]
  40536a:	6183      	str	r3, [r0, #24]
  40536c:	4619      	mov	r1, r3
  40536e:	2208      	movs	r2, #8
  405370:	305c      	adds	r0, #92	; 0x5c
  405372:	f7fc fcb1 	bl	401cd8 <memset>
  405376:	4807      	ldr	r0, [pc, #28]	; (405394 <std.isra.0+0x40>)
  405378:	4907      	ldr	r1, [pc, #28]	; (405398 <std.isra.0+0x44>)
  40537a:	4a08      	ldr	r2, [pc, #32]	; (40539c <std.isra.0+0x48>)
  40537c:	4b08      	ldr	r3, [pc, #32]	; (4053a0 <std.isra.0+0x4c>)
  40537e:	6220      	str	r0, [r4, #32]
  405380:	61e4      	str	r4, [r4, #28]
  405382:	6261      	str	r1, [r4, #36]	; 0x24
  405384:	62a2      	str	r2, [r4, #40]	; 0x28
  405386:	62e3      	str	r3, [r4, #44]	; 0x2c
  405388:	f104 0058 	add.w	r0, r4, #88	; 0x58
  40538c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  405390:	f000 bbd2 	b.w	405b38 <__retarget_lock_init_recursive>
  405394:	00406cc5 	.word	0x00406cc5
  405398:	00406ce9 	.word	0x00406ce9
  40539c:	00406d25 	.word	0x00406d25
  4053a0:	00406d45 	.word	0x00406d45

004053a4 <__sinit>:
  4053a4:	b510      	push	{r4, lr}
  4053a6:	4604      	mov	r4, r0
  4053a8:	4812      	ldr	r0, [pc, #72]	; (4053f4 <__sinit+0x50>)
  4053aa:	f000 fbc9 	bl	405b40 <__retarget_lock_acquire_recursive>
  4053ae:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4053b0:	b9d2      	cbnz	r2, 4053e8 <__sinit+0x44>
  4053b2:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  4053b6:	4810      	ldr	r0, [pc, #64]	; (4053f8 <__sinit+0x54>)
  4053b8:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  4053bc:	2103      	movs	r1, #3
  4053be:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  4053c2:	63e0      	str	r0, [r4, #60]	; 0x3c
  4053c4:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  4053c8:	6860      	ldr	r0, [r4, #4]
  4053ca:	2104      	movs	r1, #4
  4053cc:	f7ff ffc2 	bl	405354 <std.isra.0>
  4053d0:	2201      	movs	r2, #1
  4053d2:	2109      	movs	r1, #9
  4053d4:	68a0      	ldr	r0, [r4, #8]
  4053d6:	f7ff ffbd 	bl	405354 <std.isra.0>
  4053da:	2202      	movs	r2, #2
  4053dc:	2112      	movs	r1, #18
  4053de:	68e0      	ldr	r0, [r4, #12]
  4053e0:	f7ff ffb8 	bl	405354 <std.isra.0>
  4053e4:	2301      	movs	r3, #1
  4053e6:	63a3      	str	r3, [r4, #56]	; 0x38
  4053e8:	4802      	ldr	r0, [pc, #8]	; (4053f4 <__sinit+0x50>)
  4053ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4053ee:	f000 bba9 	b.w	405b44 <__retarget_lock_release_recursive>
  4053f2:	bf00      	nop
  4053f4:	20400e68 	.word	0x20400e68
  4053f8:	00405349 	.word	0x00405349

004053fc <__sfp_lock_acquire>:
  4053fc:	4801      	ldr	r0, [pc, #4]	; (405404 <__sfp_lock_acquire+0x8>)
  4053fe:	f000 bb9f 	b.w	405b40 <__retarget_lock_acquire_recursive>
  405402:	bf00      	nop
  405404:	20400e7c 	.word	0x20400e7c

00405408 <__sfp_lock_release>:
  405408:	4801      	ldr	r0, [pc, #4]	; (405410 <__sfp_lock_release+0x8>)
  40540a:	f000 bb9b 	b.w	405b44 <__retarget_lock_release_recursive>
  40540e:	bf00      	nop
  405410:	20400e7c 	.word	0x20400e7c

00405414 <__libc_fini_array>:
  405414:	b538      	push	{r3, r4, r5, lr}
  405416:	4c0a      	ldr	r4, [pc, #40]	; (405440 <__libc_fini_array+0x2c>)
  405418:	4d0a      	ldr	r5, [pc, #40]	; (405444 <__libc_fini_array+0x30>)
  40541a:	1b64      	subs	r4, r4, r5
  40541c:	10a4      	asrs	r4, r4, #2
  40541e:	d00a      	beq.n	405436 <__libc_fini_array+0x22>
  405420:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  405424:	3b01      	subs	r3, #1
  405426:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40542a:	3c01      	subs	r4, #1
  40542c:	f855 3904 	ldr.w	r3, [r5], #-4
  405430:	4798      	blx	r3
  405432:	2c00      	cmp	r4, #0
  405434:	d1f9      	bne.n	40542a <__libc_fini_array+0x16>
  405436:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40543a:	f003 bd63 	b.w	408f04 <_fini>
  40543e:	bf00      	nop
  405440:	00408f14 	.word	0x00408f14
  405444:	00408f10 	.word	0x00408f10

00405448 <__fputwc>:
  405448:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40544c:	b082      	sub	sp, #8
  40544e:	4680      	mov	r8, r0
  405450:	4689      	mov	r9, r1
  405452:	4614      	mov	r4, r2
  405454:	f000 fb54 	bl	405b00 <__locale_mb_cur_max>
  405458:	2801      	cmp	r0, #1
  40545a:	d036      	beq.n	4054ca <__fputwc+0x82>
  40545c:	464a      	mov	r2, r9
  40545e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  405462:	a901      	add	r1, sp, #4
  405464:	4640      	mov	r0, r8
  405466:	f001 fdcf 	bl	407008 <_wcrtomb_r>
  40546a:	1c42      	adds	r2, r0, #1
  40546c:	4606      	mov	r6, r0
  40546e:	d025      	beq.n	4054bc <__fputwc+0x74>
  405470:	b3a8      	cbz	r0, 4054de <__fputwc+0x96>
  405472:	f89d e004 	ldrb.w	lr, [sp, #4]
  405476:	2500      	movs	r5, #0
  405478:	f10d 0a04 	add.w	sl, sp, #4
  40547c:	e009      	b.n	405492 <__fputwc+0x4a>
  40547e:	6823      	ldr	r3, [r4, #0]
  405480:	1c5a      	adds	r2, r3, #1
  405482:	6022      	str	r2, [r4, #0]
  405484:	f883 e000 	strb.w	lr, [r3]
  405488:	3501      	adds	r5, #1
  40548a:	42b5      	cmp	r5, r6
  40548c:	d227      	bcs.n	4054de <__fputwc+0x96>
  40548e:	f815 e00a 	ldrb.w	lr, [r5, sl]
  405492:	68a3      	ldr	r3, [r4, #8]
  405494:	3b01      	subs	r3, #1
  405496:	2b00      	cmp	r3, #0
  405498:	60a3      	str	r3, [r4, #8]
  40549a:	daf0      	bge.n	40547e <__fputwc+0x36>
  40549c:	69a7      	ldr	r7, [r4, #24]
  40549e:	42bb      	cmp	r3, r7
  4054a0:	4671      	mov	r1, lr
  4054a2:	4622      	mov	r2, r4
  4054a4:	4640      	mov	r0, r8
  4054a6:	db02      	blt.n	4054ae <__fputwc+0x66>
  4054a8:	f1be 0f0a 	cmp.w	lr, #10
  4054ac:	d1e7      	bne.n	40547e <__fputwc+0x36>
  4054ae:	f001 fd53 	bl	406f58 <__swbuf_r>
  4054b2:	1c43      	adds	r3, r0, #1
  4054b4:	d1e8      	bne.n	405488 <__fputwc+0x40>
  4054b6:	b002      	add	sp, #8
  4054b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4054bc:	89a3      	ldrh	r3, [r4, #12]
  4054be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4054c2:	81a3      	strh	r3, [r4, #12]
  4054c4:	b002      	add	sp, #8
  4054c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4054ca:	f109 33ff 	add.w	r3, r9, #4294967295
  4054ce:	2bfe      	cmp	r3, #254	; 0xfe
  4054d0:	d8c4      	bhi.n	40545c <__fputwc+0x14>
  4054d2:	fa5f fe89 	uxtb.w	lr, r9
  4054d6:	4606      	mov	r6, r0
  4054d8:	f88d e004 	strb.w	lr, [sp, #4]
  4054dc:	e7cb      	b.n	405476 <__fputwc+0x2e>
  4054de:	4648      	mov	r0, r9
  4054e0:	b002      	add	sp, #8
  4054e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4054e6:	bf00      	nop

004054e8 <_fputwc_r>:
  4054e8:	b530      	push	{r4, r5, lr}
  4054ea:	6e53      	ldr	r3, [r2, #100]	; 0x64
  4054ec:	f013 0f01 	tst.w	r3, #1
  4054f0:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  4054f4:	4614      	mov	r4, r2
  4054f6:	b083      	sub	sp, #12
  4054f8:	4605      	mov	r5, r0
  4054fa:	b29a      	uxth	r2, r3
  4054fc:	d101      	bne.n	405502 <_fputwc_r+0x1a>
  4054fe:	0590      	lsls	r0, r2, #22
  405500:	d51c      	bpl.n	40553c <_fputwc_r+0x54>
  405502:	0490      	lsls	r0, r2, #18
  405504:	d406      	bmi.n	405514 <_fputwc_r+0x2c>
  405506:	6e62      	ldr	r2, [r4, #100]	; 0x64
  405508:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40550c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  405510:	81a3      	strh	r3, [r4, #12]
  405512:	6662      	str	r2, [r4, #100]	; 0x64
  405514:	4628      	mov	r0, r5
  405516:	4622      	mov	r2, r4
  405518:	f7ff ff96 	bl	405448 <__fputwc>
  40551c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40551e:	07da      	lsls	r2, r3, #31
  405520:	4605      	mov	r5, r0
  405522:	d402      	bmi.n	40552a <_fputwc_r+0x42>
  405524:	89a3      	ldrh	r3, [r4, #12]
  405526:	059b      	lsls	r3, r3, #22
  405528:	d502      	bpl.n	405530 <_fputwc_r+0x48>
  40552a:	4628      	mov	r0, r5
  40552c:	b003      	add	sp, #12
  40552e:	bd30      	pop	{r4, r5, pc}
  405530:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405532:	f000 fb07 	bl	405b44 <__retarget_lock_release_recursive>
  405536:	4628      	mov	r0, r5
  405538:	b003      	add	sp, #12
  40553a:	bd30      	pop	{r4, r5, pc}
  40553c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40553e:	9101      	str	r1, [sp, #4]
  405540:	f000 fafe 	bl	405b40 <__retarget_lock_acquire_recursive>
  405544:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405548:	9901      	ldr	r1, [sp, #4]
  40554a:	b29a      	uxth	r2, r3
  40554c:	e7d9      	b.n	405502 <_fputwc_r+0x1a>
  40554e:	bf00      	nop

00405550 <_malloc_trim_r>:
  405550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405552:	4f24      	ldr	r7, [pc, #144]	; (4055e4 <_malloc_trim_r+0x94>)
  405554:	460c      	mov	r4, r1
  405556:	4606      	mov	r6, r0
  405558:	f000 fef6 	bl	406348 <__malloc_lock>
  40555c:	68bb      	ldr	r3, [r7, #8]
  40555e:	685d      	ldr	r5, [r3, #4]
  405560:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405564:	310f      	adds	r1, #15
  405566:	f025 0503 	bic.w	r5, r5, #3
  40556a:	4429      	add	r1, r5
  40556c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  405570:	f021 010f 	bic.w	r1, r1, #15
  405574:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405578:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40557c:	db07      	blt.n	40558e <_malloc_trim_r+0x3e>
  40557e:	2100      	movs	r1, #0
  405580:	4630      	mov	r0, r6
  405582:	f001 fb8d 	bl	406ca0 <_sbrk_r>
  405586:	68bb      	ldr	r3, [r7, #8]
  405588:	442b      	add	r3, r5
  40558a:	4298      	cmp	r0, r3
  40558c:	d004      	beq.n	405598 <_malloc_trim_r+0x48>
  40558e:	4630      	mov	r0, r6
  405590:	f000 fee0 	bl	406354 <__malloc_unlock>
  405594:	2000      	movs	r0, #0
  405596:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405598:	4261      	negs	r1, r4
  40559a:	4630      	mov	r0, r6
  40559c:	f001 fb80 	bl	406ca0 <_sbrk_r>
  4055a0:	3001      	adds	r0, #1
  4055a2:	d00d      	beq.n	4055c0 <_malloc_trim_r+0x70>
  4055a4:	4b10      	ldr	r3, [pc, #64]	; (4055e8 <_malloc_trim_r+0x98>)
  4055a6:	68ba      	ldr	r2, [r7, #8]
  4055a8:	6819      	ldr	r1, [r3, #0]
  4055aa:	1b2d      	subs	r5, r5, r4
  4055ac:	f045 0501 	orr.w	r5, r5, #1
  4055b0:	4630      	mov	r0, r6
  4055b2:	1b09      	subs	r1, r1, r4
  4055b4:	6055      	str	r5, [r2, #4]
  4055b6:	6019      	str	r1, [r3, #0]
  4055b8:	f000 fecc 	bl	406354 <__malloc_unlock>
  4055bc:	2001      	movs	r0, #1
  4055be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4055c0:	2100      	movs	r1, #0
  4055c2:	4630      	mov	r0, r6
  4055c4:	f001 fb6c 	bl	406ca0 <_sbrk_r>
  4055c8:	68ba      	ldr	r2, [r7, #8]
  4055ca:	1a83      	subs	r3, r0, r2
  4055cc:	2b0f      	cmp	r3, #15
  4055ce:	ddde      	ble.n	40558e <_malloc_trim_r+0x3e>
  4055d0:	4c06      	ldr	r4, [pc, #24]	; (4055ec <_malloc_trim_r+0x9c>)
  4055d2:	4905      	ldr	r1, [pc, #20]	; (4055e8 <_malloc_trim_r+0x98>)
  4055d4:	6824      	ldr	r4, [r4, #0]
  4055d6:	f043 0301 	orr.w	r3, r3, #1
  4055da:	1b00      	subs	r0, r0, r4
  4055dc:	6053      	str	r3, [r2, #4]
  4055de:	6008      	str	r0, [r1, #0]
  4055e0:	e7d5      	b.n	40558e <_malloc_trim_r+0x3e>
  4055e2:	bf00      	nop
  4055e4:	204005a8 	.word	0x204005a8
  4055e8:	20400e0c 	.word	0x20400e0c
  4055ec:	204009b0 	.word	0x204009b0

004055f0 <_free_r>:
  4055f0:	2900      	cmp	r1, #0
  4055f2:	d044      	beq.n	40567e <_free_r+0x8e>
  4055f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4055f8:	460d      	mov	r5, r1
  4055fa:	4680      	mov	r8, r0
  4055fc:	f000 fea4 	bl	406348 <__malloc_lock>
  405600:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405604:	4969      	ldr	r1, [pc, #420]	; (4057ac <_free_r+0x1bc>)
  405606:	f027 0301 	bic.w	r3, r7, #1
  40560a:	f1a5 0408 	sub.w	r4, r5, #8
  40560e:	18e2      	adds	r2, r4, r3
  405610:	688e      	ldr	r6, [r1, #8]
  405612:	6850      	ldr	r0, [r2, #4]
  405614:	42b2      	cmp	r2, r6
  405616:	f020 0003 	bic.w	r0, r0, #3
  40561a:	d05e      	beq.n	4056da <_free_r+0xea>
  40561c:	07fe      	lsls	r6, r7, #31
  40561e:	6050      	str	r0, [r2, #4]
  405620:	d40b      	bmi.n	40563a <_free_r+0x4a>
  405622:	f855 7c08 	ldr.w	r7, [r5, #-8]
  405626:	1be4      	subs	r4, r4, r7
  405628:	f101 0e08 	add.w	lr, r1, #8
  40562c:	68a5      	ldr	r5, [r4, #8]
  40562e:	4575      	cmp	r5, lr
  405630:	443b      	add	r3, r7
  405632:	d06d      	beq.n	405710 <_free_r+0x120>
  405634:	68e7      	ldr	r7, [r4, #12]
  405636:	60ef      	str	r7, [r5, #12]
  405638:	60bd      	str	r5, [r7, #8]
  40563a:	1815      	adds	r5, r2, r0
  40563c:	686d      	ldr	r5, [r5, #4]
  40563e:	07ed      	lsls	r5, r5, #31
  405640:	d53e      	bpl.n	4056c0 <_free_r+0xd0>
  405642:	f043 0201 	orr.w	r2, r3, #1
  405646:	6062      	str	r2, [r4, #4]
  405648:	50e3      	str	r3, [r4, r3]
  40564a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40564e:	d217      	bcs.n	405680 <_free_r+0x90>
  405650:	08db      	lsrs	r3, r3, #3
  405652:	1c58      	adds	r0, r3, #1
  405654:	109a      	asrs	r2, r3, #2
  405656:	684d      	ldr	r5, [r1, #4]
  405658:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  40565c:	60a7      	str	r7, [r4, #8]
  40565e:	2301      	movs	r3, #1
  405660:	4093      	lsls	r3, r2
  405662:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  405666:	432b      	orrs	r3, r5
  405668:	3a08      	subs	r2, #8
  40566a:	60e2      	str	r2, [r4, #12]
  40566c:	604b      	str	r3, [r1, #4]
  40566e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  405672:	60fc      	str	r4, [r7, #12]
  405674:	4640      	mov	r0, r8
  405676:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40567a:	f000 be6b 	b.w	406354 <__malloc_unlock>
  40567e:	4770      	bx	lr
  405680:	0a5a      	lsrs	r2, r3, #9
  405682:	2a04      	cmp	r2, #4
  405684:	d852      	bhi.n	40572c <_free_r+0x13c>
  405686:	099a      	lsrs	r2, r3, #6
  405688:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40568c:	00ff      	lsls	r7, r7, #3
  40568e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  405692:	19c8      	adds	r0, r1, r7
  405694:	59ca      	ldr	r2, [r1, r7]
  405696:	3808      	subs	r0, #8
  405698:	4290      	cmp	r0, r2
  40569a:	d04f      	beq.n	40573c <_free_r+0x14c>
  40569c:	6851      	ldr	r1, [r2, #4]
  40569e:	f021 0103 	bic.w	r1, r1, #3
  4056a2:	428b      	cmp	r3, r1
  4056a4:	d232      	bcs.n	40570c <_free_r+0x11c>
  4056a6:	6892      	ldr	r2, [r2, #8]
  4056a8:	4290      	cmp	r0, r2
  4056aa:	d1f7      	bne.n	40569c <_free_r+0xac>
  4056ac:	68c3      	ldr	r3, [r0, #12]
  4056ae:	60a0      	str	r0, [r4, #8]
  4056b0:	60e3      	str	r3, [r4, #12]
  4056b2:	609c      	str	r4, [r3, #8]
  4056b4:	60c4      	str	r4, [r0, #12]
  4056b6:	4640      	mov	r0, r8
  4056b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4056bc:	f000 be4a 	b.w	406354 <__malloc_unlock>
  4056c0:	6895      	ldr	r5, [r2, #8]
  4056c2:	4f3b      	ldr	r7, [pc, #236]	; (4057b0 <_free_r+0x1c0>)
  4056c4:	42bd      	cmp	r5, r7
  4056c6:	4403      	add	r3, r0
  4056c8:	d040      	beq.n	40574c <_free_r+0x15c>
  4056ca:	68d0      	ldr	r0, [r2, #12]
  4056cc:	60e8      	str	r0, [r5, #12]
  4056ce:	f043 0201 	orr.w	r2, r3, #1
  4056d2:	6085      	str	r5, [r0, #8]
  4056d4:	6062      	str	r2, [r4, #4]
  4056d6:	50e3      	str	r3, [r4, r3]
  4056d8:	e7b7      	b.n	40564a <_free_r+0x5a>
  4056da:	07ff      	lsls	r7, r7, #31
  4056dc:	4403      	add	r3, r0
  4056de:	d407      	bmi.n	4056f0 <_free_r+0x100>
  4056e0:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4056e4:	1aa4      	subs	r4, r4, r2
  4056e6:	4413      	add	r3, r2
  4056e8:	68a0      	ldr	r0, [r4, #8]
  4056ea:	68e2      	ldr	r2, [r4, #12]
  4056ec:	60c2      	str	r2, [r0, #12]
  4056ee:	6090      	str	r0, [r2, #8]
  4056f0:	4a30      	ldr	r2, [pc, #192]	; (4057b4 <_free_r+0x1c4>)
  4056f2:	6812      	ldr	r2, [r2, #0]
  4056f4:	f043 0001 	orr.w	r0, r3, #1
  4056f8:	4293      	cmp	r3, r2
  4056fa:	6060      	str	r0, [r4, #4]
  4056fc:	608c      	str	r4, [r1, #8]
  4056fe:	d3b9      	bcc.n	405674 <_free_r+0x84>
  405700:	4b2d      	ldr	r3, [pc, #180]	; (4057b8 <_free_r+0x1c8>)
  405702:	4640      	mov	r0, r8
  405704:	6819      	ldr	r1, [r3, #0]
  405706:	f7ff ff23 	bl	405550 <_malloc_trim_r>
  40570a:	e7b3      	b.n	405674 <_free_r+0x84>
  40570c:	4610      	mov	r0, r2
  40570e:	e7cd      	b.n	4056ac <_free_r+0xbc>
  405710:	1811      	adds	r1, r2, r0
  405712:	6849      	ldr	r1, [r1, #4]
  405714:	07c9      	lsls	r1, r1, #31
  405716:	d444      	bmi.n	4057a2 <_free_r+0x1b2>
  405718:	6891      	ldr	r1, [r2, #8]
  40571a:	68d2      	ldr	r2, [r2, #12]
  40571c:	60ca      	str	r2, [r1, #12]
  40571e:	4403      	add	r3, r0
  405720:	f043 0001 	orr.w	r0, r3, #1
  405724:	6091      	str	r1, [r2, #8]
  405726:	6060      	str	r0, [r4, #4]
  405728:	50e3      	str	r3, [r4, r3]
  40572a:	e7a3      	b.n	405674 <_free_r+0x84>
  40572c:	2a14      	cmp	r2, #20
  40572e:	d816      	bhi.n	40575e <_free_r+0x16e>
  405730:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405734:	00ff      	lsls	r7, r7, #3
  405736:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40573a:	e7aa      	b.n	405692 <_free_r+0xa2>
  40573c:	10aa      	asrs	r2, r5, #2
  40573e:	2301      	movs	r3, #1
  405740:	684d      	ldr	r5, [r1, #4]
  405742:	4093      	lsls	r3, r2
  405744:	432b      	orrs	r3, r5
  405746:	604b      	str	r3, [r1, #4]
  405748:	4603      	mov	r3, r0
  40574a:	e7b0      	b.n	4056ae <_free_r+0xbe>
  40574c:	f043 0201 	orr.w	r2, r3, #1
  405750:	614c      	str	r4, [r1, #20]
  405752:	610c      	str	r4, [r1, #16]
  405754:	60e5      	str	r5, [r4, #12]
  405756:	60a5      	str	r5, [r4, #8]
  405758:	6062      	str	r2, [r4, #4]
  40575a:	50e3      	str	r3, [r4, r3]
  40575c:	e78a      	b.n	405674 <_free_r+0x84>
  40575e:	2a54      	cmp	r2, #84	; 0x54
  405760:	d806      	bhi.n	405770 <_free_r+0x180>
  405762:	0b1a      	lsrs	r2, r3, #12
  405764:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405768:	00ff      	lsls	r7, r7, #3
  40576a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40576e:	e790      	b.n	405692 <_free_r+0xa2>
  405770:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405774:	d806      	bhi.n	405784 <_free_r+0x194>
  405776:	0bda      	lsrs	r2, r3, #15
  405778:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40577c:	00ff      	lsls	r7, r7, #3
  40577e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  405782:	e786      	b.n	405692 <_free_r+0xa2>
  405784:	f240 5054 	movw	r0, #1364	; 0x554
  405788:	4282      	cmp	r2, r0
  40578a:	d806      	bhi.n	40579a <_free_r+0x1aa>
  40578c:	0c9a      	lsrs	r2, r3, #18
  40578e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  405792:	00ff      	lsls	r7, r7, #3
  405794:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  405798:	e77b      	b.n	405692 <_free_r+0xa2>
  40579a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40579e:	257e      	movs	r5, #126	; 0x7e
  4057a0:	e777      	b.n	405692 <_free_r+0xa2>
  4057a2:	f043 0101 	orr.w	r1, r3, #1
  4057a6:	6061      	str	r1, [r4, #4]
  4057a8:	6013      	str	r3, [r2, #0]
  4057aa:	e763      	b.n	405674 <_free_r+0x84>
  4057ac:	204005a8 	.word	0x204005a8
  4057b0:	204005b0 	.word	0x204005b0
  4057b4:	204009b4 	.word	0x204009b4
  4057b8:	20400e3c 	.word	0x20400e3c

004057bc <__sfvwrite_r>:
  4057bc:	6893      	ldr	r3, [r2, #8]
  4057be:	2b00      	cmp	r3, #0
  4057c0:	d073      	beq.n	4058aa <__sfvwrite_r+0xee>
  4057c2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4057c6:	898b      	ldrh	r3, [r1, #12]
  4057c8:	b083      	sub	sp, #12
  4057ca:	460c      	mov	r4, r1
  4057cc:	0719      	lsls	r1, r3, #28
  4057ce:	9000      	str	r0, [sp, #0]
  4057d0:	4616      	mov	r6, r2
  4057d2:	d526      	bpl.n	405822 <__sfvwrite_r+0x66>
  4057d4:	6922      	ldr	r2, [r4, #16]
  4057d6:	b322      	cbz	r2, 405822 <__sfvwrite_r+0x66>
  4057d8:	f013 0002 	ands.w	r0, r3, #2
  4057dc:	6835      	ldr	r5, [r6, #0]
  4057de:	d02c      	beq.n	40583a <__sfvwrite_r+0x7e>
  4057e0:	f04f 0900 	mov.w	r9, #0
  4057e4:	4fb0      	ldr	r7, [pc, #704]	; (405aa8 <__sfvwrite_r+0x2ec>)
  4057e6:	46c8      	mov	r8, r9
  4057e8:	46b2      	mov	sl, r6
  4057ea:	45b8      	cmp	r8, r7
  4057ec:	4643      	mov	r3, r8
  4057ee:	464a      	mov	r2, r9
  4057f0:	bf28      	it	cs
  4057f2:	463b      	movcs	r3, r7
  4057f4:	9800      	ldr	r0, [sp, #0]
  4057f6:	f1b8 0f00 	cmp.w	r8, #0
  4057fa:	d050      	beq.n	40589e <__sfvwrite_r+0xe2>
  4057fc:	69e1      	ldr	r1, [r4, #28]
  4057fe:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405800:	47b0      	blx	r6
  405802:	2800      	cmp	r0, #0
  405804:	dd58      	ble.n	4058b8 <__sfvwrite_r+0xfc>
  405806:	f8da 3008 	ldr.w	r3, [sl, #8]
  40580a:	1a1b      	subs	r3, r3, r0
  40580c:	4481      	add	r9, r0
  40580e:	eba8 0800 	sub.w	r8, r8, r0
  405812:	f8ca 3008 	str.w	r3, [sl, #8]
  405816:	2b00      	cmp	r3, #0
  405818:	d1e7      	bne.n	4057ea <__sfvwrite_r+0x2e>
  40581a:	2000      	movs	r0, #0
  40581c:	b003      	add	sp, #12
  40581e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405822:	4621      	mov	r1, r4
  405824:	9800      	ldr	r0, [sp, #0]
  405826:	f7fe fc93 	bl	404150 <__swsetup_r>
  40582a:	2800      	cmp	r0, #0
  40582c:	f040 8133 	bne.w	405a96 <__sfvwrite_r+0x2da>
  405830:	89a3      	ldrh	r3, [r4, #12]
  405832:	6835      	ldr	r5, [r6, #0]
  405834:	f013 0002 	ands.w	r0, r3, #2
  405838:	d1d2      	bne.n	4057e0 <__sfvwrite_r+0x24>
  40583a:	f013 0901 	ands.w	r9, r3, #1
  40583e:	d145      	bne.n	4058cc <__sfvwrite_r+0x110>
  405840:	464f      	mov	r7, r9
  405842:	9601      	str	r6, [sp, #4]
  405844:	b337      	cbz	r7, 405894 <__sfvwrite_r+0xd8>
  405846:	059a      	lsls	r2, r3, #22
  405848:	f8d4 8008 	ldr.w	r8, [r4, #8]
  40584c:	f140 8083 	bpl.w	405956 <__sfvwrite_r+0x19a>
  405850:	4547      	cmp	r7, r8
  405852:	46c3      	mov	fp, r8
  405854:	f0c0 80ab 	bcc.w	4059ae <__sfvwrite_r+0x1f2>
  405858:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40585c:	f040 80ac 	bne.w	4059b8 <__sfvwrite_r+0x1fc>
  405860:	6820      	ldr	r0, [r4, #0]
  405862:	46ba      	mov	sl, r7
  405864:	465a      	mov	r2, fp
  405866:	4649      	mov	r1, r9
  405868:	f000 fd0a 	bl	406280 <memmove>
  40586c:	68a2      	ldr	r2, [r4, #8]
  40586e:	6823      	ldr	r3, [r4, #0]
  405870:	eba2 0208 	sub.w	r2, r2, r8
  405874:	445b      	add	r3, fp
  405876:	60a2      	str	r2, [r4, #8]
  405878:	6023      	str	r3, [r4, #0]
  40587a:	9a01      	ldr	r2, [sp, #4]
  40587c:	6893      	ldr	r3, [r2, #8]
  40587e:	eba3 030a 	sub.w	r3, r3, sl
  405882:	44d1      	add	r9, sl
  405884:	eba7 070a 	sub.w	r7, r7, sl
  405888:	6093      	str	r3, [r2, #8]
  40588a:	2b00      	cmp	r3, #0
  40588c:	d0c5      	beq.n	40581a <__sfvwrite_r+0x5e>
  40588e:	89a3      	ldrh	r3, [r4, #12]
  405890:	2f00      	cmp	r7, #0
  405892:	d1d8      	bne.n	405846 <__sfvwrite_r+0x8a>
  405894:	f8d5 9000 	ldr.w	r9, [r5]
  405898:	686f      	ldr	r7, [r5, #4]
  40589a:	3508      	adds	r5, #8
  40589c:	e7d2      	b.n	405844 <__sfvwrite_r+0x88>
  40589e:	f8d5 9000 	ldr.w	r9, [r5]
  4058a2:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4058a6:	3508      	adds	r5, #8
  4058a8:	e79f      	b.n	4057ea <__sfvwrite_r+0x2e>
  4058aa:	2000      	movs	r0, #0
  4058ac:	4770      	bx	lr
  4058ae:	4621      	mov	r1, r4
  4058b0:	9800      	ldr	r0, [sp, #0]
  4058b2:	f7ff fd1f 	bl	4052f4 <_fflush_r>
  4058b6:	b370      	cbz	r0, 405916 <__sfvwrite_r+0x15a>
  4058b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4058bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4058c0:	f04f 30ff 	mov.w	r0, #4294967295
  4058c4:	81a3      	strh	r3, [r4, #12]
  4058c6:	b003      	add	sp, #12
  4058c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4058cc:	4681      	mov	r9, r0
  4058ce:	4633      	mov	r3, r6
  4058d0:	464e      	mov	r6, r9
  4058d2:	46a8      	mov	r8, r5
  4058d4:	469a      	mov	sl, r3
  4058d6:	464d      	mov	r5, r9
  4058d8:	b34e      	cbz	r6, 40592e <__sfvwrite_r+0x172>
  4058da:	b380      	cbz	r0, 40593e <__sfvwrite_r+0x182>
  4058dc:	6820      	ldr	r0, [r4, #0]
  4058de:	6923      	ldr	r3, [r4, #16]
  4058e0:	6962      	ldr	r2, [r4, #20]
  4058e2:	45b1      	cmp	r9, r6
  4058e4:	46cb      	mov	fp, r9
  4058e6:	bf28      	it	cs
  4058e8:	46b3      	movcs	fp, r6
  4058ea:	4298      	cmp	r0, r3
  4058ec:	465f      	mov	r7, fp
  4058ee:	d904      	bls.n	4058fa <__sfvwrite_r+0x13e>
  4058f0:	68a3      	ldr	r3, [r4, #8]
  4058f2:	4413      	add	r3, r2
  4058f4:	459b      	cmp	fp, r3
  4058f6:	f300 80a6 	bgt.w	405a46 <__sfvwrite_r+0x28a>
  4058fa:	4593      	cmp	fp, r2
  4058fc:	db4b      	blt.n	405996 <__sfvwrite_r+0x1da>
  4058fe:	4613      	mov	r3, r2
  405900:	6a67      	ldr	r7, [r4, #36]	; 0x24
  405902:	69e1      	ldr	r1, [r4, #28]
  405904:	9800      	ldr	r0, [sp, #0]
  405906:	462a      	mov	r2, r5
  405908:	47b8      	blx	r7
  40590a:	1e07      	subs	r7, r0, #0
  40590c:	ddd4      	ble.n	4058b8 <__sfvwrite_r+0xfc>
  40590e:	ebb9 0907 	subs.w	r9, r9, r7
  405912:	d0cc      	beq.n	4058ae <__sfvwrite_r+0xf2>
  405914:	2001      	movs	r0, #1
  405916:	f8da 3008 	ldr.w	r3, [sl, #8]
  40591a:	1bdb      	subs	r3, r3, r7
  40591c:	443d      	add	r5, r7
  40591e:	1bf6      	subs	r6, r6, r7
  405920:	f8ca 3008 	str.w	r3, [sl, #8]
  405924:	2b00      	cmp	r3, #0
  405926:	f43f af78 	beq.w	40581a <__sfvwrite_r+0x5e>
  40592a:	2e00      	cmp	r6, #0
  40592c:	d1d5      	bne.n	4058da <__sfvwrite_r+0x11e>
  40592e:	f108 0308 	add.w	r3, r8, #8
  405932:	e913 0060 	ldmdb	r3, {r5, r6}
  405936:	4698      	mov	r8, r3
  405938:	3308      	adds	r3, #8
  40593a:	2e00      	cmp	r6, #0
  40593c:	d0f9      	beq.n	405932 <__sfvwrite_r+0x176>
  40593e:	4632      	mov	r2, r6
  405940:	210a      	movs	r1, #10
  405942:	4628      	mov	r0, r5
  405944:	f000 fc4c 	bl	4061e0 <memchr>
  405948:	2800      	cmp	r0, #0
  40594a:	f000 80a1 	beq.w	405a90 <__sfvwrite_r+0x2d4>
  40594e:	3001      	adds	r0, #1
  405950:	eba0 0905 	sub.w	r9, r0, r5
  405954:	e7c2      	b.n	4058dc <__sfvwrite_r+0x120>
  405956:	6820      	ldr	r0, [r4, #0]
  405958:	6923      	ldr	r3, [r4, #16]
  40595a:	4298      	cmp	r0, r3
  40595c:	d802      	bhi.n	405964 <__sfvwrite_r+0x1a8>
  40595e:	6963      	ldr	r3, [r4, #20]
  405960:	429f      	cmp	r7, r3
  405962:	d25d      	bcs.n	405a20 <__sfvwrite_r+0x264>
  405964:	45b8      	cmp	r8, r7
  405966:	bf28      	it	cs
  405968:	46b8      	movcs	r8, r7
  40596a:	4642      	mov	r2, r8
  40596c:	4649      	mov	r1, r9
  40596e:	f000 fc87 	bl	406280 <memmove>
  405972:	68a3      	ldr	r3, [r4, #8]
  405974:	6822      	ldr	r2, [r4, #0]
  405976:	eba3 0308 	sub.w	r3, r3, r8
  40597a:	4442      	add	r2, r8
  40597c:	60a3      	str	r3, [r4, #8]
  40597e:	6022      	str	r2, [r4, #0]
  405980:	b10b      	cbz	r3, 405986 <__sfvwrite_r+0x1ca>
  405982:	46c2      	mov	sl, r8
  405984:	e779      	b.n	40587a <__sfvwrite_r+0xbe>
  405986:	4621      	mov	r1, r4
  405988:	9800      	ldr	r0, [sp, #0]
  40598a:	f7ff fcb3 	bl	4052f4 <_fflush_r>
  40598e:	2800      	cmp	r0, #0
  405990:	d192      	bne.n	4058b8 <__sfvwrite_r+0xfc>
  405992:	46c2      	mov	sl, r8
  405994:	e771      	b.n	40587a <__sfvwrite_r+0xbe>
  405996:	465a      	mov	r2, fp
  405998:	4629      	mov	r1, r5
  40599a:	f000 fc71 	bl	406280 <memmove>
  40599e:	68a2      	ldr	r2, [r4, #8]
  4059a0:	6823      	ldr	r3, [r4, #0]
  4059a2:	eba2 020b 	sub.w	r2, r2, fp
  4059a6:	445b      	add	r3, fp
  4059a8:	60a2      	str	r2, [r4, #8]
  4059aa:	6023      	str	r3, [r4, #0]
  4059ac:	e7af      	b.n	40590e <__sfvwrite_r+0x152>
  4059ae:	6820      	ldr	r0, [r4, #0]
  4059b0:	46b8      	mov	r8, r7
  4059b2:	46ba      	mov	sl, r7
  4059b4:	46bb      	mov	fp, r7
  4059b6:	e755      	b.n	405864 <__sfvwrite_r+0xa8>
  4059b8:	6962      	ldr	r2, [r4, #20]
  4059ba:	6820      	ldr	r0, [r4, #0]
  4059bc:	6921      	ldr	r1, [r4, #16]
  4059be:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  4059c2:	eba0 0a01 	sub.w	sl, r0, r1
  4059c6:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4059ca:	f10a 0001 	add.w	r0, sl, #1
  4059ce:	ea4f 0868 	mov.w	r8, r8, asr #1
  4059d2:	4438      	add	r0, r7
  4059d4:	4540      	cmp	r0, r8
  4059d6:	4642      	mov	r2, r8
  4059d8:	bf84      	itt	hi
  4059da:	4680      	movhi	r8, r0
  4059dc:	4642      	movhi	r2, r8
  4059de:	055b      	lsls	r3, r3, #21
  4059e0:	d544      	bpl.n	405a6c <__sfvwrite_r+0x2b0>
  4059e2:	4611      	mov	r1, r2
  4059e4:	9800      	ldr	r0, [sp, #0]
  4059e6:	f000 f92f 	bl	405c48 <_malloc_r>
  4059ea:	4683      	mov	fp, r0
  4059ec:	2800      	cmp	r0, #0
  4059ee:	d055      	beq.n	405a9c <__sfvwrite_r+0x2e0>
  4059f0:	4652      	mov	r2, sl
  4059f2:	6921      	ldr	r1, [r4, #16]
  4059f4:	f7fc f8d6 	bl	401ba4 <memcpy>
  4059f8:	89a3      	ldrh	r3, [r4, #12]
  4059fa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  4059fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405a02:	81a3      	strh	r3, [r4, #12]
  405a04:	eb0b 000a 	add.w	r0, fp, sl
  405a08:	eba8 030a 	sub.w	r3, r8, sl
  405a0c:	f8c4 b010 	str.w	fp, [r4, #16]
  405a10:	f8c4 8014 	str.w	r8, [r4, #20]
  405a14:	6020      	str	r0, [r4, #0]
  405a16:	60a3      	str	r3, [r4, #8]
  405a18:	46b8      	mov	r8, r7
  405a1a:	46ba      	mov	sl, r7
  405a1c:	46bb      	mov	fp, r7
  405a1e:	e721      	b.n	405864 <__sfvwrite_r+0xa8>
  405a20:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  405a24:	42b9      	cmp	r1, r7
  405a26:	bf28      	it	cs
  405a28:	4639      	movcs	r1, r7
  405a2a:	464a      	mov	r2, r9
  405a2c:	fb91 f1f3 	sdiv	r1, r1, r3
  405a30:	9800      	ldr	r0, [sp, #0]
  405a32:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405a34:	fb03 f301 	mul.w	r3, r3, r1
  405a38:	69e1      	ldr	r1, [r4, #28]
  405a3a:	47b0      	blx	r6
  405a3c:	f1b0 0a00 	subs.w	sl, r0, #0
  405a40:	f73f af1b 	bgt.w	40587a <__sfvwrite_r+0xbe>
  405a44:	e738      	b.n	4058b8 <__sfvwrite_r+0xfc>
  405a46:	461a      	mov	r2, r3
  405a48:	4629      	mov	r1, r5
  405a4a:	9301      	str	r3, [sp, #4]
  405a4c:	f000 fc18 	bl	406280 <memmove>
  405a50:	6822      	ldr	r2, [r4, #0]
  405a52:	9b01      	ldr	r3, [sp, #4]
  405a54:	9800      	ldr	r0, [sp, #0]
  405a56:	441a      	add	r2, r3
  405a58:	6022      	str	r2, [r4, #0]
  405a5a:	4621      	mov	r1, r4
  405a5c:	f7ff fc4a 	bl	4052f4 <_fflush_r>
  405a60:	9b01      	ldr	r3, [sp, #4]
  405a62:	2800      	cmp	r0, #0
  405a64:	f47f af28 	bne.w	4058b8 <__sfvwrite_r+0xfc>
  405a68:	461f      	mov	r7, r3
  405a6a:	e750      	b.n	40590e <__sfvwrite_r+0x152>
  405a6c:	9800      	ldr	r0, [sp, #0]
  405a6e:	f000 ff71 	bl	406954 <_realloc_r>
  405a72:	4683      	mov	fp, r0
  405a74:	2800      	cmp	r0, #0
  405a76:	d1c5      	bne.n	405a04 <__sfvwrite_r+0x248>
  405a78:	9d00      	ldr	r5, [sp, #0]
  405a7a:	6921      	ldr	r1, [r4, #16]
  405a7c:	4628      	mov	r0, r5
  405a7e:	f7ff fdb7 	bl	4055f0 <_free_r>
  405a82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405a86:	220c      	movs	r2, #12
  405a88:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  405a8c:	602a      	str	r2, [r5, #0]
  405a8e:	e715      	b.n	4058bc <__sfvwrite_r+0x100>
  405a90:	f106 0901 	add.w	r9, r6, #1
  405a94:	e722      	b.n	4058dc <__sfvwrite_r+0x120>
  405a96:	f04f 30ff 	mov.w	r0, #4294967295
  405a9a:	e6bf      	b.n	40581c <__sfvwrite_r+0x60>
  405a9c:	9a00      	ldr	r2, [sp, #0]
  405a9e:	230c      	movs	r3, #12
  405aa0:	6013      	str	r3, [r2, #0]
  405aa2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405aa6:	e709      	b.n	4058bc <__sfvwrite_r+0x100>
  405aa8:	7ffffc00 	.word	0x7ffffc00

00405aac <_fwalk_reent>:
  405aac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405ab0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  405ab4:	d01f      	beq.n	405af6 <_fwalk_reent+0x4a>
  405ab6:	4688      	mov	r8, r1
  405ab8:	4606      	mov	r6, r0
  405aba:	f04f 0900 	mov.w	r9, #0
  405abe:	687d      	ldr	r5, [r7, #4]
  405ac0:	68bc      	ldr	r4, [r7, #8]
  405ac2:	3d01      	subs	r5, #1
  405ac4:	d411      	bmi.n	405aea <_fwalk_reent+0x3e>
  405ac6:	89a3      	ldrh	r3, [r4, #12]
  405ac8:	2b01      	cmp	r3, #1
  405aca:	f105 35ff 	add.w	r5, r5, #4294967295
  405ace:	d908      	bls.n	405ae2 <_fwalk_reent+0x36>
  405ad0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  405ad4:	3301      	adds	r3, #1
  405ad6:	4621      	mov	r1, r4
  405ad8:	4630      	mov	r0, r6
  405ada:	d002      	beq.n	405ae2 <_fwalk_reent+0x36>
  405adc:	47c0      	blx	r8
  405ade:	ea49 0900 	orr.w	r9, r9, r0
  405ae2:	1c6b      	adds	r3, r5, #1
  405ae4:	f104 0468 	add.w	r4, r4, #104	; 0x68
  405ae8:	d1ed      	bne.n	405ac6 <_fwalk_reent+0x1a>
  405aea:	683f      	ldr	r7, [r7, #0]
  405aec:	2f00      	cmp	r7, #0
  405aee:	d1e6      	bne.n	405abe <_fwalk_reent+0x12>
  405af0:	4648      	mov	r0, r9
  405af2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405af6:	46b9      	mov	r9, r7
  405af8:	4648      	mov	r0, r9
  405afa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405afe:	bf00      	nop

00405b00 <__locale_mb_cur_max>:
  405b00:	4b04      	ldr	r3, [pc, #16]	; (405b14 <__locale_mb_cur_max+0x14>)
  405b02:	4a05      	ldr	r2, [pc, #20]	; (405b18 <__locale_mb_cur_max+0x18>)
  405b04:	681b      	ldr	r3, [r3, #0]
  405b06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  405b08:	2b00      	cmp	r3, #0
  405b0a:	bf08      	it	eq
  405b0c:	4613      	moveq	r3, r2
  405b0e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  405b12:	4770      	bx	lr
  405b14:	20400008 	.word	0x20400008
  405b18:	2040043c 	.word	0x2040043c

00405b1c <_localeconv_r>:
  405b1c:	4a04      	ldr	r2, [pc, #16]	; (405b30 <_localeconv_r+0x14>)
  405b1e:	4b05      	ldr	r3, [pc, #20]	; (405b34 <_localeconv_r+0x18>)
  405b20:	6812      	ldr	r2, [r2, #0]
  405b22:	6b50      	ldr	r0, [r2, #52]	; 0x34
  405b24:	2800      	cmp	r0, #0
  405b26:	bf08      	it	eq
  405b28:	4618      	moveq	r0, r3
  405b2a:	30f0      	adds	r0, #240	; 0xf0
  405b2c:	4770      	bx	lr
  405b2e:	bf00      	nop
  405b30:	20400008 	.word	0x20400008
  405b34:	2040043c 	.word	0x2040043c

00405b38 <__retarget_lock_init_recursive>:
  405b38:	4770      	bx	lr
  405b3a:	bf00      	nop

00405b3c <__retarget_lock_close_recursive>:
  405b3c:	4770      	bx	lr
  405b3e:	bf00      	nop

00405b40 <__retarget_lock_acquire_recursive>:
  405b40:	4770      	bx	lr
  405b42:	bf00      	nop

00405b44 <__retarget_lock_release_recursive>:
  405b44:	4770      	bx	lr
  405b46:	bf00      	nop

00405b48 <__swhatbuf_r>:
  405b48:	b570      	push	{r4, r5, r6, lr}
  405b4a:	460c      	mov	r4, r1
  405b4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405b50:	2900      	cmp	r1, #0
  405b52:	b090      	sub	sp, #64	; 0x40
  405b54:	4615      	mov	r5, r2
  405b56:	461e      	mov	r6, r3
  405b58:	db14      	blt.n	405b84 <__swhatbuf_r+0x3c>
  405b5a:	aa01      	add	r2, sp, #4
  405b5c:	f001 fba8 	bl	4072b0 <_fstat_r>
  405b60:	2800      	cmp	r0, #0
  405b62:	db0f      	blt.n	405b84 <__swhatbuf_r+0x3c>
  405b64:	9a02      	ldr	r2, [sp, #8]
  405b66:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  405b6a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  405b6e:	fab2 f282 	clz	r2, r2
  405b72:	0952      	lsrs	r2, r2, #5
  405b74:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405b78:	f44f 6000 	mov.w	r0, #2048	; 0x800
  405b7c:	6032      	str	r2, [r6, #0]
  405b7e:	602b      	str	r3, [r5, #0]
  405b80:	b010      	add	sp, #64	; 0x40
  405b82:	bd70      	pop	{r4, r5, r6, pc}
  405b84:	89a2      	ldrh	r2, [r4, #12]
  405b86:	2300      	movs	r3, #0
  405b88:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  405b8c:	6033      	str	r3, [r6, #0]
  405b8e:	d004      	beq.n	405b9a <__swhatbuf_r+0x52>
  405b90:	2240      	movs	r2, #64	; 0x40
  405b92:	4618      	mov	r0, r3
  405b94:	602a      	str	r2, [r5, #0]
  405b96:	b010      	add	sp, #64	; 0x40
  405b98:	bd70      	pop	{r4, r5, r6, pc}
  405b9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405b9e:	602b      	str	r3, [r5, #0]
  405ba0:	b010      	add	sp, #64	; 0x40
  405ba2:	bd70      	pop	{r4, r5, r6, pc}

00405ba4 <__smakebuf_r>:
  405ba4:	898a      	ldrh	r2, [r1, #12]
  405ba6:	0792      	lsls	r2, r2, #30
  405ba8:	460b      	mov	r3, r1
  405baa:	d506      	bpl.n	405bba <__smakebuf_r+0x16>
  405bac:	f101 0243 	add.w	r2, r1, #67	; 0x43
  405bb0:	2101      	movs	r1, #1
  405bb2:	601a      	str	r2, [r3, #0]
  405bb4:	611a      	str	r2, [r3, #16]
  405bb6:	6159      	str	r1, [r3, #20]
  405bb8:	4770      	bx	lr
  405bba:	b5f0      	push	{r4, r5, r6, r7, lr}
  405bbc:	b083      	sub	sp, #12
  405bbe:	ab01      	add	r3, sp, #4
  405bc0:	466a      	mov	r2, sp
  405bc2:	460c      	mov	r4, r1
  405bc4:	4606      	mov	r6, r0
  405bc6:	f7ff ffbf 	bl	405b48 <__swhatbuf_r>
  405bca:	9900      	ldr	r1, [sp, #0]
  405bcc:	4605      	mov	r5, r0
  405bce:	4630      	mov	r0, r6
  405bd0:	f000 f83a 	bl	405c48 <_malloc_r>
  405bd4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405bd8:	b1d8      	cbz	r0, 405c12 <__smakebuf_r+0x6e>
  405bda:	9a01      	ldr	r2, [sp, #4]
  405bdc:	4f15      	ldr	r7, [pc, #84]	; (405c34 <__smakebuf_r+0x90>)
  405bde:	9900      	ldr	r1, [sp, #0]
  405be0:	63f7      	str	r7, [r6, #60]	; 0x3c
  405be2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405be6:	81a3      	strh	r3, [r4, #12]
  405be8:	6020      	str	r0, [r4, #0]
  405bea:	6120      	str	r0, [r4, #16]
  405bec:	6161      	str	r1, [r4, #20]
  405bee:	b91a      	cbnz	r2, 405bf8 <__smakebuf_r+0x54>
  405bf0:	432b      	orrs	r3, r5
  405bf2:	81a3      	strh	r3, [r4, #12]
  405bf4:	b003      	add	sp, #12
  405bf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405bf8:	4630      	mov	r0, r6
  405bfa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405bfe:	f001 fb6b 	bl	4072d8 <_isatty_r>
  405c02:	b1a0      	cbz	r0, 405c2e <__smakebuf_r+0x8a>
  405c04:	89a3      	ldrh	r3, [r4, #12]
  405c06:	f023 0303 	bic.w	r3, r3, #3
  405c0a:	f043 0301 	orr.w	r3, r3, #1
  405c0e:	b21b      	sxth	r3, r3
  405c10:	e7ee      	b.n	405bf0 <__smakebuf_r+0x4c>
  405c12:	059a      	lsls	r2, r3, #22
  405c14:	d4ee      	bmi.n	405bf4 <__smakebuf_r+0x50>
  405c16:	f023 0303 	bic.w	r3, r3, #3
  405c1a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  405c1e:	f043 0302 	orr.w	r3, r3, #2
  405c22:	2101      	movs	r1, #1
  405c24:	81a3      	strh	r3, [r4, #12]
  405c26:	6022      	str	r2, [r4, #0]
  405c28:	6122      	str	r2, [r4, #16]
  405c2a:	6161      	str	r1, [r4, #20]
  405c2c:	e7e2      	b.n	405bf4 <__smakebuf_r+0x50>
  405c2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405c32:	e7dd      	b.n	405bf0 <__smakebuf_r+0x4c>
  405c34:	00405349 	.word	0x00405349

00405c38 <malloc>:
  405c38:	4b02      	ldr	r3, [pc, #8]	; (405c44 <malloc+0xc>)
  405c3a:	4601      	mov	r1, r0
  405c3c:	6818      	ldr	r0, [r3, #0]
  405c3e:	f000 b803 	b.w	405c48 <_malloc_r>
  405c42:	bf00      	nop
  405c44:	20400008 	.word	0x20400008

00405c48 <_malloc_r>:
  405c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405c4c:	f101 060b 	add.w	r6, r1, #11
  405c50:	2e16      	cmp	r6, #22
  405c52:	b083      	sub	sp, #12
  405c54:	4605      	mov	r5, r0
  405c56:	f240 809e 	bls.w	405d96 <_malloc_r+0x14e>
  405c5a:	f036 0607 	bics.w	r6, r6, #7
  405c5e:	f100 80bd 	bmi.w	405ddc <_malloc_r+0x194>
  405c62:	42b1      	cmp	r1, r6
  405c64:	f200 80ba 	bhi.w	405ddc <_malloc_r+0x194>
  405c68:	f000 fb6e 	bl	406348 <__malloc_lock>
  405c6c:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  405c70:	f0c0 8293 	bcc.w	40619a <_malloc_r+0x552>
  405c74:	0a73      	lsrs	r3, r6, #9
  405c76:	f000 80b8 	beq.w	405dea <_malloc_r+0x1a2>
  405c7a:	2b04      	cmp	r3, #4
  405c7c:	f200 8179 	bhi.w	405f72 <_malloc_r+0x32a>
  405c80:	09b3      	lsrs	r3, r6, #6
  405c82:	f103 0039 	add.w	r0, r3, #57	; 0x39
  405c86:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  405c8a:	00c3      	lsls	r3, r0, #3
  405c8c:	4fbf      	ldr	r7, [pc, #764]	; (405f8c <_malloc_r+0x344>)
  405c8e:	443b      	add	r3, r7
  405c90:	f1a3 0108 	sub.w	r1, r3, #8
  405c94:	685c      	ldr	r4, [r3, #4]
  405c96:	42a1      	cmp	r1, r4
  405c98:	d106      	bne.n	405ca8 <_malloc_r+0x60>
  405c9a:	e00c      	b.n	405cb6 <_malloc_r+0x6e>
  405c9c:	2a00      	cmp	r2, #0
  405c9e:	f280 80aa 	bge.w	405df6 <_malloc_r+0x1ae>
  405ca2:	68e4      	ldr	r4, [r4, #12]
  405ca4:	42a1      	cmp	r1, r4
  405ca6:	d006      	beq.n	405cb6 <_malloc_r+0x6e>
  405ca8:	6863      	ldr	r3, [r4, #4]
  405caa:	f023 0303 	bic.w	r3, r3, #3
  405cae:	1b9a      	subs	r2, r3, r6
  405cb0:	2a0f      	cmp	r2, #15
  405cb2:	ddf3      	ble.n	405c9c <_malloc_r+0x54>
  405cb4:	4670      	mov	r0, lr
  405cb6:	693c      	ldr	r4, [r7, #16]
  405cb8:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 405fa0 <_malloc_r+0x358>
  405cbc:	4574      	cmp	r4, lr
  405cbe:	f000 81ab 	beq.w	406018 <_malloc_r+0x3d0>
  405cc2:	6863      	ldr	r3, [r4, #4]
  405cc4:	f023 0303 	bic.w	r3, r3, #3
  405cc8:	1b9a      	subs	r2, r3, r6
  405cca:	2a0f      	cmp	r2, #15
  405ccc:	f300 8190 	bgt.w	405ff0 <_malloc_r+0x3a8>
  405cd0:	2a00      	cmp	r2, #0
  405cd2:	f8c7 e014 	str.w	lr, [r7, #20]
  405cd6:	f8c7 e010 	str.w	lr, [r7, #16]
  405cda:	f280 809d 	bge.w	405e18 <_malloc_r+0x1d0>
  405cde:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405ce2:	f080 8161 	bcs.w	405fa8 <_malloc_r+0x360>
  405ce6:	08db      	lsrs	r3, r3, #3
  405ce8:	f103 0c01 	add.w	ip, r3, #1
  405cec:	1099      	asrs	r1, r3, #2
  405cee:	687a      	ldr	r2, [r7, #4]
  405cf0:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  405cf4:	f8c4 8008 	str.w	r8, [r4, #8]
  405cf8:	2301      	movs	r3, #1
  405cfa:	408b      	lsls	r3, r1
  405cfc:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  405d00:	4313      	orrs	r3, r2
  405d02:	3908      	subs	r1, #8
  405d04:	60e1      	str	r1, [r4, #12]
  405d06:	607b      	str	r3, [r7, #4]
  405d08:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  405d0c:	f8c8 400c 	str.w	r4, [r8, #12]
  405d10:	1082      	asrs	r2, r0, #2
  405d12:	2401      	movs	r4, #1
  405d14:	4094      	lsls	r4, r2
  405d16:	429c      	cmp	r4, r3
  405d18:	f200 808b 	bhi.w	405e32 <_malloc_r+0x1ea>
  405d1c:	421c      	tst	r4, r3
  405d1e:	d106      	bne.n	405d2e <_malloc_r+0xe6>
  405d20:	f020 0003 	bic.w	r0, r0, #3
  405d24:	0064      	lsls	r4, r4, #1
  405d26:	421c      	tst	r4, r3
  405d28:	f100 0004 	add.w	r0, r0, #4
  405d2c:	d0fa      	beq.n	405d24 <_malloc_r+0xdc>
  405d2e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  405d32:	46cc      	mov	ip, r9
  405d34:	4680      	mov	r8, r0
  405d36:	f8dc 300c 	ldr.w	r3, [ip, #12]
  405d3a:	459c      	cmp	ip, r3
  405d3c:	d107      	bne.n	405d4e <_malloc_r+0x106>
  405d3e:	e16d      	b.n	40601c <_malloc_r+0x3d4>
  405d40:	2a00      	cmp	r2, #0
  405d42:	f280 817b 	bge.w	40603c <_malloc_r+0x3f4>
  405d46:	68db      	ldr	r3, [r3, #12]
  405d48:	459c      	cmp	ip, r3
  405d4a:	f000 8167 	beq.w	40601c <_malloc_r+0x3d4>
  405d4e:	6859      	ldr	r1, [r3, #4]
  405d50:	f021 0103 	bic.w	r1, r1, #3
  405d54:	1b8a      	subs	r2, r1, r6
  405d56:	2a0f      	cmp	r2, #15
  405d58:	ddf2      	ble.n	405d40 <_malloc_r+0xf8>
  405d5a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  405d5e:	f8d3 8008 	ldr.w	r8, [r3, #8]
  405d62:	9300      	str	r3, [sp, #0]
  405d64:	199c      	adds	r4, r3, r6
  405d66:	4628      	mov	r0, r5
  405d68:	f046 0601 	orr.w	r6, r6, #1
  405d6c:	f042 0501 	orr.w	r5, r2, #1
  405d70:	605e      	str	r6, [r3, #4]
  405d72:	f8c8 c00c 	str.w	ip, [r8, #12]
  405d76:	f8cc 8008 	str.w	r8, [ip, #8]
  405d7a:	617c      	str	r4, [r7, #20]
  405d7c:	613c      	str	r4, [r7, #16]
  405d7e:	f8c4 e00c 	str.w	lr, [r4, #12]
  405d82:	f8c4 e008 	str.w	lr, [r4, #8]
  405d86:	6065      	str	r5, [r4, #4]
  405d88:	505a      	str	r2, [r3, r1]
  405d8a:	f000 fae3 	bl	406354 <__malloc_unlock>
  405d8e:	9b00      	ldr	r3, [sp, #0]
  405d90:	f103 0408 	add.w	r4, r3, #8
  405d94:	e01e      	b.n	405dd4 <_malloc_r+0x18c>
  405d96:	2910      	cmp	r1, #16
  405d98:	d820      	bhi.n	405ddc <_malloc_r+0x194>
  405d9a:	f000 fad5 	bl	406348 <__malloc_lock>
  405d9e:	2610      	movs	r6, #16
  405da0:	2318      	movs	r3, #24
  405da2:	2002      	movs	r0, #2
  405da4:	4f79      	ldr	r7, [pc, #484]	; (405f8c <_malloc_r+0x344>)
  405da6:	443b      	add	r3, r7
  405da8:	f1a3 0208 	sub.w	r2, r3, #8
  405dac:	685c      	ldr	r4, [r3, #4]
  405dae:	4294      	cmp	r4, r2
  405db0:	f000 813d 	beq.w	40602e <_malloc_r+0x3e6>
  405db4:	6863      	ldr	r3, [r4, #4]
  405db6:	68e1      	ldr	r1, [r4, #12]
  405db8:	68a6      	ldr	r6, [r4, #8]
  405dba:	f023 0303 	bic.w	r3, r3, #3
  405dbe:	4423      	add	r3, r4
  405dc0:	4628      	mov	r0, r5
  405dc2:	685a      	ldr	r2, [r3, #4]
  405dc4:	60f1      	str	r1, [r6, #12]
  405dc6:	f042 0201 	orr.w	r2, r2, #1
  405dca:	608e      	str	r6, [r1, #8]
  405dcc:	605a      	str	r2, [r3, #4]
  405dce:	f000 fac1 	bl	406354 <__malloc_unlock>
  405dd2:	3408      	adds	r4, #8
  405dd4:	4620      	mov	r0, r4
  405dd6:	b003      	add	sp, #12
  405dd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405ddc:	2400      	movs	r4, #0
  405dde:	230c      	movs	r3, #12
  405de0:	4620      	mov	r0, r4
  405de2:	602b      	str	r3, [r5, #0]
  405de4:	b003      	add	sp, #12
  405de6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405dea:	2040      	movs	r0, #64	; 0x40
  405dec:	f44f 7300 	mov.w	r3, #512	; 0x200
  405df0:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  405df4:	e74a      	b.n	405c8c <_malloc_r+0x44>
  405df6:	4423      	add	r3, r4
  405df8:	68e1      	ldr	r1, [r4, #12]
  405dfa:	685a      	ldr	r2, [r3, #4]
  405dfc:	68a6      	ldr	r6, [r4, #8]
  405dfe:	f042 0201 	orr.w	r2, r2, #1
  405e02:	60f1      	str	r1, [r6, #12]
  405e04:	4628      	mov	r0, r5
  405e06:	608e      	str	r6, [r1, #8]
  405e08:	605a      	str	r2, [r3, #4]
  405e0a:	f000 faa3 	bl	406354 <__malloc_unlock>
  405e0e:	3408      	adds	r4, #8
  405e10:	4620      	mov	r0, r4
  405e12:	b003      	add	sp, #12
  405e14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405e18:	4423      	add	r3, r4
  405e1a:	4628      	mov	r0, r5
  405e1c:	685a      	ldr	r2, [r3, #4]
  405e1e:	f042 0201 	orr.w	r2, r2, #1
  405e22:	605a      	str	r2, [r3, #4]
  405e24:	f000 fa96 	bl	406354 <__malloc_unlock>
  405e28:	3408      	adds	r4, #8
  405e2a:	4620      	mov	r0, r4
  405e2c:	b003      	add	sp, #12
  405e2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405e32:	68bc      	ldr	r4, [r7, #8]
  405e34:	6863      	ldr	r3, [r4, #4]
  405e36:	f023 0803 	bic.w	r8, r3, #3
  405e3a:	45b0      	cmp	r8, r6
  405e3c:	d304      	bcc.n	405e48 <_malloc_r+0x200>
  405e3e:	eba8 0306 	sub.w	r3, r8, r6
  405e42:	2b0f      	cmp	r3, #15
  405e44:	f300 8085 	bgt.w	405f52 <_malloc_r+0x30a>
  405e48:	f8df 9158 	ldr.w	r9, [pc, #344]	; 405fa4 <_malloc_r+0x35c>
  405e4c:	4b50      	ldr	r3, [pc, #320]	; (405f90 <_malloc_r+0x348>)
  405e4e:	f8d9 2000 	ldr.w	r2, [r9]
  405e52:	681b      	ldr	r3, [r3, #0]
  405e54:	3201      	adds	r2, #1
  405e56:	4433      	add	r3, r6
  405e58:	eb04 0a08 	add.w	sl, r4, r8
  405e5c:	f000 8155 	beq.w	40610a <_malloc_r+0x4c2>
  405e60:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  405e64:	330f      	adds	r3, #15
  405e66:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  405e6a:	f02b 0b0f 	bic.w	fp, fp, #15
  405e6e:	4659      	mov	r1, fp
  405e70:	4628      	mov	r0, r5
  405e72:	f000 ff15 	bl	406ca0 <_sbrk_r>
  405e76:	1c41      	adds	r1, r0, #1
  405e78:	4602      	mov	r2, r0
  405e7a:	f000 80fc 	beq.w	406076 <_malloc_r+0x42e>
  405e7e:	4582      	cmp	sl, r0
  405e80:	f200 80f7 	bhi.w	406072 <_malloc_r+0x42a>
  405e84:	4b43      	ldr	r3, [pc, #268]	; (405f94 <_malloc_r+0x34c>)
  405e86:	6819      	ldr	r1, [r3, #0]
  405e88:	4459      	add	r1, fp
  405e8a:	6019      	str	r1, [r3, #0]
  405e8c:	f000 814d 	beq.w	40612a <_malloc_r+0x4e2>
  405e90:	f8d9 0000 	ldr.w	r0, [r9]
  405e94:	3001      	adds	r0, #1
  405e96:	bf1b      	ittet	ne
  405e98:	eba2 0a0a 	subne.w	sl, r2, sl
  405e9c:	4451      	addne	r1, sl
  405e9e:	f8c9 2000 	streq.w	r2, [r9]
  405ea2:	6019      	strne	r1, [r3, #0]
  405ea4:	f012 0107 	ands.w	r1, r2, #7
  405ea8:	f000 8115 	beq.w	4060d6 <_malloc_r+0x48e>
  405eac:	f1c1 0008 	rsb	r0, r1, #8
  405eb0:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  405eb4:	4402      	add	r2, r0
  405eb6:	3108      	adds	r1, #8
  405eb8:	eb02 090b 	add.w	r9, r2, fp
  405ebc:	f3c9 090b 	ubfx	r9, r9, #0, #12
  405ec0:	eba1 0909 	sub.w	r9, r1, r9
  405ec4:	4649      	mov	r1, r9
  405ec6:	4628      	mov	r0, r5
  405ec8:	9301      	str	r3, [sp, #4]
  405eca:	9200      	str	r2, [sp, #0]
  405ecc:	f000 fee8 	bl	406ca0 <_sbrk_r>
  405ed0:	1c43      	adds	r3, r0, #1
  405ed2:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405ed6:	f000 8143 	beq.w	406160 <_malloc_r+0x518>
  405eda:	1a80      	subs	r0, r0, r2
  405edc:	4448      	add	r0, r9
  405ede:	f040 0001 	orr.w	r0, r0, #1
  405ee2:	6819      	ldr	r1, [r3, #0]
  405ee4:	60ba      	str	r2, [r7, #8]
  405ee6:	4449      	add	r1, r9
  405ee8:	42bc      	cmp	r4, r7
  405eea:	6050      	str	r0, [r2, #4]
  405eec:	6019      	str	r1, [r3, #0]
  405eee:	d017      	beq.n	405f20 <_malloc_r+0x2d8>
  405ef0:	f1b8 0f0f 	cmp.w	r8, #15
  405ef4:	f240 80fb 	bls.w	4060ee <_malloc_r+0x4a6>
  405ef8:	6860      	ldr	r0, [r4, #4]
  405efa:	f1a8 020c 	sub.w	r2, r8, #12
  405efe:	f022 0207 	bic.w	r2, r2, #7
  405f02:	eb04 0e02 	add.w	lr, r4, r2
  405f06:	f000 0001 	and.w	r0, r0, #1
  405f0a:	f04f 0c05 	mov.w	ip, #5
  405f0e:	4310      	orrs	r0, r2
  405f10:	2a0f      	cmp	r2, #15
  405f12:	6060      	str	r0, [r4, #4]
  405f14:	f8ce c004 	str.w	ip, [lr, #4]
  405f18:	f8ce c008 	str.w	ip, [lr, #8]
  405f1c:	f200 8117 	bhi.w	40614e <_malloc_r+0x506>
  405f20:	4b1d      	ldr	r3, [pc, #116]	; (405f98 <_malloc_r+0x350>)
  405f22:	68bc      	ldr	r4, [r7, #8]
  405f24:	681a      	ldr	r2, [r3, #0]
  405f26:	4291      	cmp	r1, r2
  405f28:	bf88      	it	hi
  405f2a:	6019      	strhi	r1, [r3, #0]
  405f2c:	4b1b      	ldr	r3, [pc, #108]	; (405f9c <_malloc_r+0x354>)
  405f2e:	681a      	ldr	r2, [r3, #0]
  405f30:	4291      	cmp	r1, r2
  405f32:	6862      	ldr	r2, [r4, #4]
  405f34:	bf88      	it	hi
  405f36:	6019      	strhi	r1, [r3, #0]
  405f38:	f022 0203 	bic.w	r2, r2, #3
  405f3c:	4296      	cmp	r6, r2
  405f3e:	eba2 0306 	sub.w	r3, r2, r6
  405f42:	d801      	bhi.n	405f48 <_malloc_r+0x300>
  405f44:	2b0f      	cmp	r3, #15
  405f46:	dc04      	bgt.n	405f52 <_malloc_r+0x30a>
  405f48:	4628      	mov	r0, r5
  405f4a:	f000 fa03 	bl	406354 <__malloc_unlock>
  405f4e:	2400      	movs	r4, #0
  405f50:	e740      	b.n	405dd4 <_malloc_r+0x18c>
  405f52:	19a2      	adds	r2, r4, r6
  405f54:	f043 0301 	orr.w	r3, r3, #1
  405f58:	f046 0601 	orr.w	r6, r6, #1
  405f5c:	6066      	str	r6, [r4, #4]
  405f5e:	4628      	mov	r0, r5
  405f60:	60ba      	str	r2, [r7, #8]
  405f62:	6053      	str	r3, [r2, #4]
  405f64:	f000 f9f6 	bl	406354 <__malloc_unlock>
  405f68:	3408      	adds	r4, #8
  405f6a:	4620      	mov	r0, r4
  405f6c:	b003      	add	sp, #12
  405f6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405f72:	2b14      	cmp	r3, #20
  405f74:	d971      	bls.n	40605a <_malloc_r+0x412>
  405f76:	2b54      	cmp	r3, #84	; 0x54
  405f78:	f200 80a3 	bhi.w	4060c2 <_malloc_r+0x47a>
  405f7c:	0b33      	lsrs	r3, r6, #12
  405f7e:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  405f82:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  405f86:	00c3      	lsls	r3, r0, #3
  405f88:	e680      	b.n	405c8c <_malloc_r+0x44>
  405f8a:	bf00      	nop
  405f8c:	204005a8 	.word	0x204005a8
  405f90:	20400e3c 	.word	0x20400e3c
  405f94:	20400e0c 	.word	0x20400e0c
  405f98:	20400e34 	.word	0x20400e34
  405f9c:	20400e38 	.word	0x20400e38
  405fa0:	204005b0 	.word	0x204005b0
  405fa4:	204009b0 	.word	0x204009b0
  405fa8:	0a5a      	lsrs	r2, r3, #9
  405faa:	2a04      	cmp	r2, #4
  405fac:	d95b      	bls.n	406066 <_malloc_r+0x41e>
  405fae:	2a14      	cmp	r2, #20
  405fb0:	f200 80ae 	bhi.w	406110 <_malloc_r+0x4c8>
  405fb4:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  405fb8:	00c9      	lsls	r1, r1, #3
  405fba:	325b      	adds	r2, #91	; 0x5b
  405fbc:	eb07 0c01 	add.w	ip, r7, r1
  405fc0:	5879      	ldr	r1, [r7, r1]
  405fc2:	f1ac 0c08 	sub.w	ip, ip, #8
  405fc6:	458c      	cmp	ip, r1
  405fc8:	f000 8088 	beq.w	4060dc <_malloc_r+0x494>
  405fcc:	684a      	ldr	r2, [r1, #4]
  405fce:	f022 0203 	bic.w	r2, r2, #3
  405fd2:	4293      	cmp	r3, r2
  405fd4:	d273      	bcs.n	4060be <_malloc_r+0x476>
  405fd6:	6889      	ldr	r1, [r1, #8]
  405fd8:	458c      	cmp	ip, r1
  405fda:	d1f7      	bne.n	405fcc <_malloc_r+0x384>
  405fdc:	f8dc 200c 	ldr.w	r2, [ip, #12]
  405fe0:	687b      	ldr	r3, [r7, #4]
  405fe2:	60e2      	str	r2, [r4, #12]
  405fe4:	f8c4 c008 	str.w	ip, [r4, #8]
  405fe8:	6094      	str	r4, [r2, #8]
  405fea:	f8cc 400c 	str.w	r4, [ip, #12]
  405fee:	e68f      	b.n	405d10 <_malloc_r+0xc8>
  405ff0:	19a1      	adds	r1, r4, r6
  405ff2:	f046 0c01 	orr.w	ip, r6, #1
  405ff6:	f042 0601 	orr.w	r6, r2, #1
  405ffa:	f8c4 c004 	str.w	ip, [r4, #4]
  405ffe:	4628      	mov	r0, r5
  406000:	6179      	str	r1, [r7, #20]
  406002:	6139      	str	r1, [r7, #16]
  406004:	f8c1 e00c 	str.w	lr, [r1, #12]
  406008:	f8c1 e008 	str.w	lr, [r1, #8]
  40600c:	604e      	str	r6, [r1, #4]
  40600e:	50e2      	str	r2, [r4, r3]
  406010:	f000 f9a0 	bl	406354 <__malloc_unlock>
  406014:	3408      	adds	r4, #8
  406016:	e6dd      	b.n	405dd4 <_malloc_r+0x18c>
  406018:	687b      	ldr	r3, [r7, #4]
  40601a:	e679      	b.n	405d10 <_malloc_r+0xc8>
  40601c:	f108 0801 	add.w	r8, r8, #1
  406020:	f018 0f03 	tst.w	r8, #3
  406024:	f10c 0c08 	add.w	ip, ip, #8
  406028:	f47f ae85 	bne.w	405d36 <_malloc_r+0xee>
  40602c:	e02d      	b.n	40608a <_malloc_r+0x442>
  40602e:	68dc      	ldr	r4, [r3, #12]
  406030:	42a3      	cmp	r3, r4
  406032:	bf08      	it	eq
  406034:	3002      	addeq	r0, #2
  406036:	f43f ae3e 	beq.w	405cb6 <_malloc_r+0x6e>
  40603a:	e6bb      	b.n	405db4 <_malloc_r+0x16c>
  40603c:	4419      	add	r1, r3
  40603e:	461c      	mov	r4, r3
  406040:	684a      	ldr	r2, [r1, #4]
  406042:	68db      	ldr	r3, [r3, #12]
  406044:	f854 6f08 	ldr.w	r6, [r4, #8]!
  406048:	f042 0201 	orr.w	r2, r2, #1
  40604c:	604a      	str	r2, [r1, #4]
  40604e:	4628      	mov	r0, r5
  406050:	60f3      	str	r3, [r6, #12]
  406052:	609e      	str	r6, [r3, #8]
  406054:	f000 f97e 	bl	406354 <__malloc_unlock>
  406058:	e6bc      	b.n	405dd4 <_malloc_r+0x18c>
  40605a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40605e:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  406062:	00c3      	lsls	r3, r0, #3
  406064:	e612      	b.n	405c8c <_malloc_r+0x44>
  406066:	099a      	lsrs	r2, r3, #6
  406068:	f102 0139 	add.w	r1, r2, #57	; 0x39
  40606c:	00c9      	lsls	r1, r1, #3
  40606e:	3238      	adds	r2, #56	; 0x38
  406070:	e7a4      	b.n	405fbc <_malloc_r+0x374>
  406072:	42bc      	cmp	r4, r7
  406074:	d054      	beq.n	406120 <_malloc_r+0x4d8>
  406076:	68bc      	ldr	r4, [r7, #8]
  406078:	6862      	ldr	r2, [r4, #4]
  40607a:	f022 0203 	bic.w	r2, r2, #3
  40607e:	e75d      	b.n	405f3c <_malloc_r+0x2f4>
  406080:	f859 3908 	ldr.w	r3, [r9], #-8
  406084:	4599      	cmp	r9, r3
  406086:	f040 8086 	bne.w	406196 <_malloc_r+0x54e>
  40608a:	f010 0f03 	tst.w	r0, #3
  40608e:	f100 30ff 	add.w	r0, r0, #4294967295
  406092:	d1f5      	bne.n	406080 <_malloc_r+0x438>
  406094:	687b      	ldr	r3, [r7, #4]
  406096:	ea23 0304 	bic.w	r3, r3, r4
  40609a:	607b      	str	r3, [r7, #4]
  40609c:	0064      	lsls	r4, r4, #1
  40609e:	429c      	cmp	r4, r3
  4060a0:	f63f aec7 	bhi.w	405e32 <_malloc_r+0x1ea>
  4060a4:	2c00      	cmp	r4, #0
  4060a6:	f43f aec4 	beq.w	405e32 <_malloc_r+0x1ea>
  4060aa:	421c      	tst	r4, r3
  4060ac:	4640      	mov	r0, r8
  4060ae:	f47f ae3e 	bne.w	405d2e <_malloc_r+0xe6>
  4060b2:	0064      	lsls	r4, r4, #1
  4060b4:	421c      	tst	r4, r3
  4060b6:	f100 0004 	add.w	r0, r0, #4
  4060ba:	d0fa      	beq.n	4060b2 <_malloc_r+0x46a>
  4060bc:	e637      	b.n	405d2e <_malloc_r+0xe6>
  4060be:	468c      	mov	ip, r1
  4060c0:	e78c      	b.n	405fdc <_malloc_r+0x394>
  4060c2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4060c6:	d815      	bhi.n	4060f4 <_malloc_r+0x4ac>
  4060c8:	0bf3      	lsrs	r3, r6, #15
  4060ca:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4060ce:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4060d2:	00c3      	lsls	r3, r0, #3
  4060d4:	e5da      	b.n	405c8c <_malloc_r+0x44>
  4060d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4060da:	e6ed      	b.n	405eb8 <_malloc_r+0x270>
  4060dc:	687b      	ldr	r3, [r7, #4]
  4060de:	1092      	asrs	r2, r2, #2
  4060e0:	2101      	movs	r1, #1
  4060e2:	fa01 f202 	lsl.w	r2, r1, r2
  4060e6:	4313      	orrs	r3, r2
  4060e8:	607b      	str	r3, [r7, #4]
  4060ea:	4662      	mov	r2, ip
  4060ec:	e779      	b.n	405fe2 <_malloc_r+0x39a>
  4060ee:	2301      	movs	r3, #1
  4060f0:	6053      	str	r3, [r2, #4]
  4060f2:	e729      	b.n	405f48 <_malloc_r+0x300>
  4060f4:	f240 5254 	movw	r2, #1364	; 0x554
  4060f8:	4293      	cmp	r3, r2
  4060fa:	d822      	bhi.n	406142 <_malloc_r+0x4fa>
  4060fc:	0cb3      	lsrs	r3, r6, #18
  4060fe:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  406102:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  406106:	00c3      	lsls	r3, r0, #3
  406108:	e5c0      	b.n	405c8c <_malloc_r+0x44>
  40610a:	f103 0b10 	add.w	fp, r3, #16
  40610e:	e6ae      	b.n	405e6e <_malloc_r+0x226>
  406110:	2a54      	cmp	r2, #84	; 0x54
  406112:	d829      	bhi.n	406168 <_malloc_r+0x520>
  406114:	0b1a      	lsrs	r2, r3, #12
  406116:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40611a:	00c9      	lsls	r1, r1, #3
  40611c:	326e      	adds	r2, #110	; 0x6e
  40611e:	e74d      	b.n	405fbc <_malloc_r+0x374>
  406120:	4b20      	ldr	r3, [pc, #128]	; (4061a4 <_malloc_r+0x55c>)
  406122:	6819      	ldr	r1, [r3, #0]
  406124:	4459      	add	r1, fp
  406126:	6019      	str	r1, [r3, #0]
  406128:	e6b2      	b.n	405e90 <_malloc_r+0x248>
  40612a:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40612e:	2800      	cmp	r0, #0
  406130:	f47f aeae 	bne.w	405e90 <_malloc_r+0x248>
  406134:	eb08 030b 	add.w	r3, r8, fp
  406138:	68ba      	ldr	r2, [r7, #8]
  40613a:	f043 0301 	orr.w	r3, r3, #1
  40613e:	6053      	str	r3, [r2, #4]
  406140:	e6ee      	b.n	405f20 <_malloc_r+0x2d8>
  406142:	207f      	movs	r0, #127	; 0x7f
  406144:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  406148:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  40614c:	e59e      	b.n	405c8c <_malloc_r+0x44>
  40614e:	f104 0108 	add.w	r1, r4, #8
  406152:	4628      	mov	r0, r5
  406154:	9300      	str	r3, [sp, #0]
  406156:	f7ff fa4b 	bl	4055f0 <_free_r>
  40615a:	9b00      	ldr	r3, [sp, #0]
  40615c:	6819      	ldr	r1, [r3, #0]
  40615e:	e6df      	b.n	405f20 <_malloc_r+0x2d8>
  406160:	2001      	movs	r0, #1
  406162:	f04f 0900 	mov.w	r9, #0
  406166:	e6bc      	b.n	405ee2 <_malloc_r+0x29a>
  406168:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40616c:	d805      	bhi.n	40617a <_malloc_r+0x532>
  40616e:	0bda      	lsrs	r2, r3, #15
  406170:	f102 0178 	add.w	r1, r2, #120	; 0x78
  406174:	00c9      	lsls	r1, r1, #3
  406176:	3277      	adds	r2, #119	; 0x77
  406178:	e720      	b.n	405fbc <_malloc_r+0x374>
  40617a:	f240 5154 	movw	r1, #1364	; 0x554
  40617e:	428a      	cmp	r2, r1
  406180:	d805      	bhi.n	40618e <_malloc_r+0x546>
  406182:	0c9a      	lsrs	r2, r3, #18
  406184:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  406188:	00c9      	lsls	r1, r1, #3
  40618a:	327c      	adds	r2, #124	; 0x7c
  40618c:	e716      	b.n	405fbc <_malloc_r+0x374>
  40618e:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  406192:	227e      	movs	r2, #126	; 0x7e
  406194:	e712      	b.n	405fbc <_malloc_r+0x374>
  406196:	687b      	ldr	r3, [r7, #4]
  406198:	e780      	b.n	40609c <_malloc_r+0x454>
  40619a:	08f0      	lsrs	r0, r6, #3
  40619c:	f106 0308 	add.w	r3, r6, #8
  4061a0:	e600      	b.n	405da4 <_malloc_r+0x15c>
  4061a2:	bf00      	nop
  4061a4:	20400e0c 	.word	0x20400e0c

004061a8 <__ascii_mbtowc>:
  4061a8:	b082      	sub	sp, #8
  4061aa:	b149      	cbz	r1, 4061c0 <__ascii_mbtowc+0x18>
  4061ac:	b15a      	cbz	r2, 4061c6 <__ascii_mbtowc+0x1e>
  4061ae:	b16b      	cbz	r3, 4061cc <__ascii_mbtowc+0x24>
  4061b0:	7813      	ldrb	r3, [r2, #0]
  4061b2:	600b      	str	r3, [r1, #0]
  4061b4:	7812      	ldrb	r2, [r2, #0]
  4061b6:	1c10      	adds	r0, r2, #0
  4061b8:	bf18      	it	ne
  4061ba:	2001      	movne	r0, #1
  4061bc:	b002      	add	sp, #8
  4061be:	4770      	bx	lr
  4061c0:	a901      	add	r1, sp, #4
  4061c2:	2a00      	cmp	r2, #0
  4061c4:	d1f3      	bne.n	4061ae <__ascii_mbtowc+0x6>
  4061c6:	4610      	mov	r0, r2
  4061c8:	b002      	add	sp, #8
  4061ca:	4770      	bx	lr
  4061cc:	f06f 0001 	mvn.w	r0, #1
  4061d0:	e7f4      	b.n	4061bc <__ascii_mbtowc+0x14>
  4061d2:	bf00      	nop
	...

004061e0 <memchr>:
  4061e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4061e4:	2a10      	cmp	r2, #16
  4061e6:	db2b      	blt.n	406240 <memchr+0x60>
  4061e8:	f010 0f07 	tst.w	r0, #7
  4061ec:	d008      	beq.n	406200 <memchr+0x20>
  4061ee:	f810 3b01 	ldrb.w	r3, [r0], #1
  4061f2:	3a01      	subs	r2, #1
  4061f4:	428b      	cmp	r3, r1
  4061f6:	d02d      	beq.n	406254 <memchr+0x74>
  4061f8:	f010 0f07 	tst.w	r0, #7
  4061fc:	b342      	cbz	r2, 406250 <memchr+0x70>
  4061fe:	d1f6      	bne.n	4061ee <memchr+0xe>
  406200:	b4f0      	push	{r4, r5, r6, r7}
  406202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  406206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40620a:	f022 0407 	bic.w	r4, r2, #7
  40620e:	f07f 0700 	mvns.w	r7, #0
  406212:	2300      	movs	r3, #0
  406214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  406218:	3c08      	subs	r4, #8
  40621a:	ea85 0501 	eor.w	r5, r5, r1
  40621e:	ea86 0601 	eor.w	r6, r6, r1
  406222:	fa85 f547 	uadd8	r5, r5, r7
  406226:	faa3 f587 	sel	r5, r3, r7
  40622a:	fa86 f647 	uadd8	r6, r6, r7
  40622e:	faa5 f687 	sel	r6, r5, r7
  406232:	b98e      	cbnz	r6, 406258 <memchr+0x78>
  406234:	d1ee      	bne.n	406214 <memchr+0x34>
  406236:	bcf0      	pop	{r4, r5, r6, r7}
  406238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40623c:	f002 0207 	and.w	r2, r2, #7
  406240:	b132      	cbz	r2, 406250 <memchr+0x70>
  406242:	f810 3b01 	ldrb.w	r3, [r0], #1
  406246:	3a01      	subs	r2, #1
  406248:	ea83 0301 	eor.w	r3, r3, r1
  40624c:	b113      	cbz	r3, 406254 <memchr+0x74>
  40624e:	d1f8      	bne.n	406242 <memchr+0x62>
  406250:	2000      	movs	r0, #0
  406252:	4770      	bx	lr
  406254:	3801      	subs	r0, #1
  406256:	4770      	bx	lr
  406258:	2d00      	cmp	r5, #0
  40625a:	bf06      	itte	eq
  40625c:	4635      	moveq	r5, r6
  40625e:	3803      	subeq	r0, #3
  406260:	3807      	subne	r0, #7
  406262:	f015 0f01 	tst.w	r5, #1
  406266:	d107      	bne.n	406278 <memchr+0x98>
  406268:	3001      	adds	r0, #1
  40626a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40626e:	bf02      	ittt	eq
  406270:	3001      	addeq	r0, #1
  406272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  406276:	3001      	addeq	r0, #1
  406278:	bcf0      	pop	{r4, r5, r6, r7}
  40627a:	3801      	subs	r0, #1
  40627c:	4770      	bx	lr
  40627e:	bf00      	nop

00406280 <memmove>:
  406280:	4288      	cmp	r0, r1
  406282:	b5f0      	push	{r4, r5, r6, r7, lr}
  406284:	d90d      	bls.n	4062a2 <memmove+0x22>
  406286:	188b      	adds	r3, r1, r2
  406288:	4298      	cmp	r0, r3
  40628a:	d20a      	bcs.n	4062a2 <memmove+0x22>
  40628c:	1884      	adds	r4, r0, r2
  40628e:	2a00      	cmp	r2, #0
  406290:	d051      	beq.n	406336 <memmove+0xb6>
  406292:	4622      	mov	r2, r4
  406294:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  406298:	f802 4d01 	strb.w	r4, [r2, #-1]!
  40629c:	4299      	cmp	r1, r3
  40629e:	d1f9      	bne.n	406294 <memmove+0x14>
  4062a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4062a2:	2a0f      	cmp	r2, #15
  4062a4:	d948      	bls.n	406338 <memmove+0xb8>
  4062a6:	ea41 0300 	orr.w	r3, r1, r0
  4062aa:	079b      	lsls	r3, r3, #30
  4062ac:	d146      	bne.n	40633c <memmove+0xbc>
  4062ae:	f100 0410 	add.w	r4, r0, #16
  4062b2:	f101 0310 	add.w	r3, r1, #16
  4062b6:	4615      	mov	r5, r2
  4062b8:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4062bc:	f844 6c10 	str.w	r6, [r4, #-16]
  4062c0:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4062c4:	f844 6c0c 	str.w	r6, [r4, #-12]
  4062c8:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4062cc:	f844 6c08 	str.w	r6, [r4, #-8]
  4062d0:	3d10      	subs	r5, #16
  4062d2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4062d6:	f844 6c04 	str.w	r6, [r4, #-4]
  4062da:	2d0f      	cmp	r5, #15
  4062dc:	f103 0310 	add.w	r3, r3, #16
  4062e0:	f104 0410 	add.w	r4, r4, #16
  4062e4:	d8e8      	bhi.n	4062b8 <memmove+0x38>
  4062e6:	f1a2 0310 	sub.w	r3, r2, #16
  4062ea:	f023 030f 	bic.w	r3, r3, #15
  4062ee:	f002 0e0f 	and.w	lr, r2, #15
  4062f2:	3310      	adds	r3, #16
  4062f4:	f1be 0f03 	cmp.w	lr, #3
  4062f8:	4419      	add	r1, r3
  4062fa:	4403      	add	r3, r0
  4062fc:	d921      	bls.n	406342 <memmove+0xc2>
  4062fe:	1f1e      	subs	r6, r3, #4
  406300:	460d      	mov	r5, r1
  406302:	4674      	mov	r4, lr
  406304:	3c04      	subs	r4, #4
  406306:	f855 7b04 	ldr.w	r7, [r5], #4
  40630a:	f846 7f04 	str.w	r7, [r6, #4]!
  40630e:	2c03      	cmp	r4, #3
  406310:	d8f8      	bhi.n	406304 <memmove+0x84>
  406312:	f1ae 0404 	sub.w	r4, lr, #4
  406316:	f024 0403 	bic.w	r4, r4, #3
  40631a:	3404      	adds	r4, #4
  40631c:	4421      	add	r1, r4
  40631e:	4423      	add	r3, r4
  406320:	f002 0203 	and.w	r2, r2, #3
  406324:	b162      	cbz	r2, 406340 <memmove+0xc0>
  406326:	3b01      	subs	r3, #1
  406328:	440a      	add	r2, r1
  40632a:	f811 4b01 	ldrb.w	r4, [r1], #1
  40632e:	f803 4f01 	strb.w	r4, [r3, #1]!
  406332:	428a      	cmp	r2, r1
  406334:	d1f9      	bne.n	40632a <memmove+0xaa>
  406336:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406338:	4603      	mov	r3, r0
  40633a:	e7f3      	b.n	406324 <memmove+0xa4>
  40633c:	4603      	mov	r3, r0
  40633e:	e7f2      	b.n	406326 <memmove+0xa6>
  406340:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406342:	4672      	mov	r2, lr
  406344:	e7ee      	b.n	406324 <memmove+0xa4>
  406346:	bf00      	nop

00406348 <__malloc_lock>:
  406348:	4801      	ldr	r0, [pc, #4]	; (406350 <__malloc_lock+0x8>)
  40634a:	f7ff bbf9 	b.w	405b40 <__retarget_lock_acquire_recursive>
  40634e:	bf00      	nop
  406350:	20400e6c 	.word	0x20400e6c

00406354 <__malloc_unlock>:
  406354:	4801      	ldr	r0, [pc, #4]	; (40635c <__malloc_unlock+0x8>)
  406356:	f7ff bbf5 	b.w	405b44 <__retarget_lock_release_recursive>
  40635a:	bf00      	nop
  40635c:	20400e6c 	.word	0x20400e6c

00406360 <_Balloc>:
  406360:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406362:	b570      	push	{r4, r5, r6, lr}
  406364:	4605      	mov	r5, r0
  406366:	460c      	mov	r4, r1
  406368:	b14b      	cbz	r3, 40637e <_Balloc+0x1e>
  40636a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40636e:	b180      	cbz	r0, 406392 <_Balloc+0x32>
  406370:	6802      	ldr	r2, [r0, #0]
  406372:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  406376:	2300      	movs	r3, #0
  406378:	6103      	str	r3, [r0, #16]
  40637a:	60c3      	str	r3, [r0, #12]
  40637c:	bd70      	pop	{r4, r5, r6, pc}
  40637e:	2221      	movs	r2, #33	; 0x21
  406380:	2104      	movs	r1, #4
  406382:	f000 fef1 	bl	407168 <_calloc_r>
  406386:	64e8      	str	r0, [r5, #76]	; 0x4c
  406388:	4603      	mov	r3, r0
  40638a:	2800      	cmp	r0, #0
  40638c:	d1ed      	bne.n	40636a <_Balloc+0xa>
  40638e:	2000      	movs	r0, #0
  406390:	bd70      	pop	{r4, r5, r6, pc}
  406392:	2101      	movs	r1, #1
  406394:	fa01 f604 	lsl.w	r6, r1, r4
  406398:	1d72      	adds	r2, r6, #5
  40639a:	4628      	mov	r0, r5
  40639c:	0092      	lsls	r2, r2, #2
  40639e:	f000 fee3 	bl	407168 <_calloc_r>
  4063a2:	2800      	cmp	r0, #0
  4063a4:	d0f3      	beq.n	40638e <_Balloc+0x2e>
  4063a6:	6044      	str	r4, [r0, #4]
  4063a8:	6086      	str	r6, [r0, #8]
  4063aa:	e7e4      	b.n	406376 <_Balloc+0x16>

004063ac <_Bfree>:
  4063ac:	b131      	cbz	r1, 4063bc <_Bfree+0x10>
  4063ae:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4063b0:	684a      	ldr	r2, [r1, #4]
  4063b2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4063b6:	6008      	str	r0, [r1, #0]
  4063b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4063bc:	4770      	bx	lr
  4063be:	bf00      	nop

004063c0 <__multadd>:
  4063c0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4063c2:	690c      	ldr	r4, [r1, #16]
  4063c4:	b083      	sub	sp, #12
  4063c6:	460d      	mov	r5, r1
  4063c8:	4606      	mov	r6, r0
  4063ca:	f101 0e14 	add.w	lr, r1, #20
  4063ce:	2700      	movs	r7, #0
  4063d0:	f8de 0000 	ldr.w	r0, [lr]
  4063d4:	b281      	uxth	r1, r0
  4063d6:	fb02 3301 	mla	r3, r2, r1, r3
  4063da:	0c01      	lsrs	r1, r0, #16
  4063dc:	0c18      	lsrs	r0, r3, #16
  4063de:	fb02 0101 	mla	r1, r2, r1, r0
  4063e2:	b29b      	uxth	r3, r3
  4063e4:	3701      	adds	r7, #1
  4063e6:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  4063ea:	42bc      	cmp	r4, r7
  4063ec:	f84e 3b04 	str.w	r3, [lr], #4
  4063f0:	ea4f 4311 	mov.w	r3, r1, lsr #16
  4063f4:	dcec      	bgt.n	4063d0 <__multadd+0x10>
  4063f6:	b13b      	cbz	r3, 406408 <__multadd+0x48>
  4063f8:	68aa      	ldr	r2, [r5, #8]
  4063fa:	4294      	cmp	r4, r2
  4063fc:	da07      	bge.n	40640e <__multadd+0x4e>
  4063fe:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  406402:	3401      	adds	r4, #1
  406404:	6153      	str	r3, [r2, #20]
  406406:	612c      	str	r4, [r5, #16]
  406408:	4628      	mov	r0, r5
  40640a:	b003      	add	sp, #12
  40640c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40640e:	6869      	ldr	r1, [r5, #4]
  406410:	9301      	str	r3, [sp, #4]
  406412:	3101      	adds	r1, #1
  406414:	4630      	mov	r0, r6
  406416:	f7ff ffa3 	bl	406360 <_Balloc>
  40641a:	692a      	ldr	r2, [r5, #16]
  40641c:	3202      	adds	r2, #2
  40641e:	f105 010c 	add.w	r1, r5, #12
  406422:	4607      	mov	r7, r0
  406424:	0092      	lsls	r2, r2, #2
  406426:	300c      	adds	r0, #12
  406428:	f7fb fbbc 	bl	401ba4 <memcpy>
  40642c:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40642e:	6869      	ldr	r1, [r5, #4]
  406430:	9b01      	ldr	r3, [sp, #4]
  406432:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  406436:	6028      	str	r0, [r5, #0]
  406438:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  40643c:	463d      	mov	r5, r7
  40643e:	e7de      	b.n	4063fe <__multadd+0x3e>

00406440 <__hi0bits>:
  406440:	0c02      	lsrs	r2, r0, #16
  406442:	0412      	lsls	r2, r2, #16
  406444:	4603      	mov	r3, r0
  406446:	b9b2      	cbnz	r2, 406476 <__hi0bits+0x36>
  406448:	0403      	lsls	r3, r0, #16
  40644a:	2010      	movs	r0, #16
  40644c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  406450:	bf04      	itt	eq
  406452:	021b      	lsleq	r3, r3, #8
  406454:	3008      	addeq	r0, #8
  406456:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  40645a:	bf04      	itt	eq
  40645c:	011b      	lsleq	r3, r3, #4
  40645e:	3004      	addeq	r0, #4
  406460:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  406464:	bf04      	itt	eq
  406466:	009b      	lsleq	r3, r3, #2
  406468:	3002      	addeq	r0, #2
  40646a:	2b00      	cmp	r3, #0
  40646c:	db02      	blt.n	406474 <__hi0bits+0x34>
  40646e:	005b      	lsls	r3, r3, #1
  406470:	d403      	bmi.n	40647a <__hi0bits+0x3a>
  406472:	2020      	movs	r0, #32
  406474:	4770      	bx	lr
  406476:	2000      	movs	r0, #0
  406478:	e7e8      	b.n	40644c <__hi0bits+0xc>
  40647a:	3001      	adds	r0, #1
  40647c:	4770      	bx	lr
  40647e:	bf00      	nop

00406480 <__lo0bits>:
  406480:	6803      	ldr	r3, [r0, #0]
  406482:	f013 0207 	ands.w	r2, r3, #7
  406486:	4601      	mov	r1, r0
  406488:	d007      	beq.n	40649a <__lo0bits+0x1a>
  40648a:	07da      	lsls	r2, r3, #31
  40648c:	d421      	bmi.n	4064d2 <__lo0bits+0x52>
  40648e:	0798      	lsls	r0, r3, #30
  406490:	d421      	bmi.n	4064d6 <__lo0bits+0x56>
  406492:	089b      	lsrs	r3, r3, #2
  406494:	600b      	str	r3, [r1, #0]
  406496:	2002      	movs	r0, #2
  406498:	4770      	bx	lr
  40649a:	b298      	uxth	r0, r3
  40649c:	b198      	cbz	r0, 4064c6 <__lo0bits+0x46>
  40649e:	4610      	mov	r0, r2
  4064a0:	f013 0fff 	tst.w	r3, #255	; 0xff
  4064a4:	bf04      	itt	eq
  4064a6:	0a1b      	lsreq	r3, r3, #8
  4064a8:	3008      	addeq	r0, #8
  4064aa:	071a      	lsls	r2, r3, #28
  4064ac:	bf04      	itt	eq
  4064ae:	091b      	lsreq	r3, r3, #4
  4064b0:	3004      	addeq	r0, #4
  4064b2:	079a      	lsls	r2, r3, #30
  4064b4:	bf04      	itt	eq
  4064b6:	089b      	lsreq	r3, r3, #2
  4064b8:	3002      	addeq	r0, #2
  4064ba:	07da      	lsls	r2, r3, #31
  4064bc:	d407      	bmi.n	4064ce <__lo0bits+0x4e>
  4064be:	085b      	lsrs	r3, r3, #1
  4064c0:	d104      	bne.n	4064cc <__lo0bits+0x4c>
  4064c2:	2020      	movs	r0, #32
  4064c4:	4770      	bx	lr
  4064c6:	0c1b      	lsrs	r3, r3, #16
  4064c8:	2010      	movs	r0, #16
  4064ca:	e7e9      	b.n	4064a0 <__lo0bits+0x20>
  4064cc:	3001      	adds	r0, #1
  4064ce:	600b      	str	r3, [r1, #0]
  4064d0:	4770      	bx	lr
  4064d2:	2000      	movs	r0, #0
  4064d4:	4770      	bx	lr
  4064d6:	085b      	lsrs	r3, r3, #1
  4064d8:	600b      	str	r3, [r1, #0]
  4064da:	2001      	movs	r0, #1
  4064dc:	4770      	bx	lr
  4064de:	bf00      	nop

004064e0 <__i2b>:
  4064e0:	b510      	push	{r4, lr}
  4064e2:	460c      	mov	r4, r1
  4064e4:	2101      	movs	r1, #1
  4064e6:	f7ff ff3b 	bl	406360 <_Balloc>
  4064ea:	2201      	movs	r2, #1
  4064ec:	6144      	str	r4, [r0, #20]
  4064ee:	6102      	str	r2, [r0, #16]
  4064f0:	bd10      	pop	{r4, pc}
  4064f2:	bf00      	nop

004064f4 <__multiply>:
  4064f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4064f8:	690c      	ldr	r4, [r1, #16]
  4064fa:	6915      	ldr	r5, [r2, #16]
  4064fc:	42ac      	cmp	r4, r5
  4064fe:	b083      	sub	sp, #12
  406500:	468b      	mov	fp, r1
  406502:	4616      	mov	r6, r2
  406504:	da04      	bge.n	406510 <__multiply+0x1c>
  406506:	4622      	mov	r2, r4
  406508:	46b3      	mov	fp, r6
  40650a:	462c      	mov	r4, r5
  40650c:	460e      	mov	r6, r1
  40650e:	4615      	mov	r5, r2
  406510:	f8db 3008 	ldr.w	r3, [fp, #8]
  406514:	f8db 1004 	ldr.w	r1, [fp, #4]
  406518:	eb04 0805 	add.w	r8, r4, r5
  40651c:	4598      	cmp	r8, r3
  40651e:	bfc8      	it	gt
  406520:	3101      	addgt	r1, #1
  406522:	f7ff ff1d 	bl	406360 <_Balloc>
  406526:	f100 0914 	add.w	r9, r0, #20
  40652a:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  40652e:	45d1      	cmp	r9, sl
  406530:	9000      	str	r0, [sp, #0]
  406532:	d205      	bcs.n	406540 <__multiply+0x4c>
  406534:	464b      	mov	r3, r9
  406536:	2100      	movs	r1, #0
  406538:	f843 1b04 	str.w	r1, [r3], #4
  40653c:	459a      	cmp	sl, r3
  40653e:	d8fb      	bhi.n	406538 <__multiply+0x44>
  406540:	f106 0c14 	add.w	ip, r6, #20
  406544:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  406548:	f10b 0b14 	add.w	fp, fp, #20
  40654c:	459c      	cmp	ip, r3
  40654e:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  406552:	d24c      	bcs.n	4065ee <__multiply+0xfa>
  406554:	f8cd a004 	str.w	sl, [sp, #4]
  406558:	469a      	mov	sl, r3
  40655a:	f8dc 5000 	ldr.w	r5, [ip]
  40655e:	b2af      	uxth	r7, r5
  406560:	b1ef      	cbz	r7, 40659e <__multiply+0xaa>
  406562:	2100      	movs	r1, #0
  406564:	464d      	mov	r5, r9
  406566:	465e      	mov	r6, fp
  406568:	460c      	mov	r4, r1
  40656a:	f856 2b04 	ldr.w	r2, [r6], #4
  40656e:	6828      	ldr	r0, [r5, #0]
  406570:	b293      	uxth	r3, r2
  406572:	b281      	uxth	r1, r0
  406574:	fb07 1303 	mla	r3, r7, r3, r1
  406578:	0c12      	lsrs	r2, r2, #16
  40657a:	0c01      	lsrs	r1, r0, #16
  40657c:	4423      	add	r3, r4
  40657e:	fb07 1102 	mla	r1, r7, r2, r1
  406582:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  406586:	b29b      	uxth	r3, r3
  406588:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  40658c:	45b6      	cmp	lr, r6
  40658e:	f845 3b04 	str.w	r3, [r5], #4
  406592:	ea4f 4411 	mov.w	r4, r1, lsr #16
  406596:	d8e8      	bhi.n	40656a <__multiply+0x76>
  406598:	602c      	str	r4, [r5, #0]
  40659a:	f8dc 5000 	ldr.w	r5, [ip]
  40659e:	0c2d      	lsrs	r5, r5, #16
  4065a0:	d01d      	beq.n	4065de <__multiply+0xea>
  4065a2:	f8d9 3000 	ldr.w	r3, [r9]
  4065a6:	4648      	mov	r0, r9
  4065a8:	461c      	mov	r4, r3
  4065aa:	4659      	mov	r1, fp
  4065ac:	2200      	movs	r2, #0
  4065ae:	880e      	ldrh	r6, [r1, #0]
  4065b0:	0c24      	lsrs	r4, r4, #16
  4065b2:	fb05 4406 	mla	r4, r5, r6, r4
  4065b6:	4422      	add	r2, r4
  4065b8:	b29b      	uxth	r3, r3
  4065ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4065be:	f840 3b04 	str.w	r3, [r0], #4
  4065c2:	f851 3b04 	ldr.w	r3, [r1], #4
  4065c6:	6804      	ldr	r4, [r0, #0]
  4065c8:	0c1b      	lsrs	r3, r3, #16
  4065ca:	b2a6      	uxth	r6, r4
  4065cc:	fb05 6303 	mla	r3, r5, r3, r6
  4065d0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  4065d4:	458e      	cmp	lr, r1
  4065d6:	ea4f 4213 	mov.w	r2, r3, lsr #16
  4065da:	d8e8      	bhi.n	4065ae <__multiply+0xba>
  4065dc:	6003      	str	r3, [r0, #0]
  4065de:	f10c 0c04 	add.w	ip, ip, #4
  4065e2:	45e2      	cmp	sl, ip
  4065e4:	f109 0904 	add.w	r9, r9, #4
  4065e8:	d8b7      	bhi.n	40655a <__multiply+0x66>
  4065ea:	f8dd a004 	ldr.w	sl, [sp, #4]
  4065ee:	f1b8 0f00 	cmp.w	r8, #0
  4065f2:	dd0b      	ble.n	40660c <__multiply+0x118>
  4065f4:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  4065f8:	f1aa 0a04 	sub.w	sl, sl, #4
  4065fc:	b11b      	cbz	r3, 406606 <__multiply+0x112>
  4065fe:	e005      	b.n	40660c <__multiply+0x118>
  406600:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  406604:	b913      	cbnz	r3, 40660c <__multiply+0x118>
  406606:	f1b8 0801 	subs.w	r8, r8, #1
  40660a:	d1f9      	bne.n	406600 <__multiply+0x10c>
  40660c:	9800      	ldr	r0, [sp, #0]
  40660e:	f8c0 8010 	str.w	r8, [r0, #16]
  406612:	b003      	add	sp, #12
  406614:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406618 <__pow5mult>:
  406618:	f012 0303 	ands.w	r3, r2, #3
  40661c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406620:	4614      	mov	r4, r2
  406622:	4607      	mov	r7, r0
  406624:	d12e      	bne.n	406684 <__pow5mult+0x6c>
  406626:	460d      	mov	r5, r1
  406628:	10a4      	asrs	r4, r4, #2
  40662a:	d01c      	beq.n	406666 <__pow5mult+0x4e>
  40662c:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  40662e:	b396      	cbz	r6, 406696 <__pow5mult+0x7e>
  406630:	07e3      	lsls	r3, r4, #31
  406632:	f04f 0800 	mov.w	r8, #0
  406636:	d406      	bmi.n	406646 <__pow5mult+0x2e>
  406638:	1064      	asrs	r4, r4, #1
  40663a:	d014      	beq.n	406666 <__pow5mult+0x4e>
  40663c:	6830      	ldr	r0, [r6, #0]
  40663e:	b1a8      	cbz	r0, 40666c <__pow5mult+0x54>
  406640:	4606      	mov	r6, r0
  406642:	07e3      	lsls	r3, r4, #31
  406644:	d5f8      	bpl.n	406638 <__pow5mult+0x20>
  406646:	4632      	mov	r2, r6
  406648:	4629      	mov	r1, r5
  40664a:	4638      	mov	r0, r7
  40664c:	f7ff ff52 	bl	4064f4 <__multiply>
  406650:	b1b5      	cbz	r5, 406680 <__pow5mult+0x68>
  406652:	686a      	ldr	r2, [r5, #4]
  406654:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406656:	1064      	asrs	r4, r4, #1
  406658:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40665c:	6029      	str	r1, [r5, #0]
  40665e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  406662:	4605      	mov	r5, r0
  406664:	d1ea      	bne.n	40663c <__pow5mult+0x24>
  406666:	4628      	mov	r0, r5
  406668:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40666c:	4632      	mov	r2, r6
  40666e:	4631      	mov	r1, r6
  406670:	4638      	mov	r0, r7
  406672:	f7ff ff3f 	bl	4064f4 <__multiply>
  406676:	6030      	str	r0, [r6, #0]
  406678:	f8c0 8000 	str.w	r8, [r0]
  40667c:	4606      	mov	r6, r0
  40667e:	e7e0      	b.n	406642 <__pow5mult+0x2a>
  406680:	4605      	mov	r5, r0
  406682:	e7d9      	b.n	406638 <__pow5mult+0x20>
  406684:	1e5a      	subs	r2, r3, #1
  406686:	4d0b      	ldr	r5, [pc, #44]	; (4066b4 <__pow5mult+0x9c>)
  406688:	2300      	movs	r3, #0
  40668a:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40668e:	f7ff fe97 	bl	4063c0 <__multadd>
  406692:	4605      	mov	r5, r0
  406694:	e7c8      	b.n	406628 <__pow5mult+0x10>
  406696:	2101      	movs	r1, #1
  406698:	4638      	mov	r0, r7
  40669a:	f7ff fe61 	bl	406360 <_Balloc>
  40669e:	f240 2171 	movw	r1, #625	; 0x271
  4066a2:	2201      	movs	r2, #1
  4066a4:	2300      	movs	r3, #0
  4066a6:	6141      	str	r1, [r0, #20]
  4066a8:	6102      	str	r2, [r0, #16]
  4066aa:	4606      	mov	r6, r0
  4066ac:	64b8      	str	r0, [r7, #72]	; 0x48
  4066ae:	6003      	str	r3, [r0, #0]
  4066b0:	e7be      	b.n	406630 <__pow5mult+0x18>
  4066b2:	bf00      	nop
  4066b4:	00408de0 	.word	0x00408de0

004066b8 <__lshift>:
  4066b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4066bc:	4691      	mov	r9, r2
  4066be:	690a      	ldr	r2, [r1, #16]
  4066c0:	688b      	ldr	r3, [r1, #8]
  4066c2:	ea4f 1469 	mov.w	r4, r9, asr #5
  4066c6:	eb04 0802 	add.w	r8, r4, r2
  4066ca:	f108 0501 	add.w	r5, r8, #1
  4066ce:	429d      	cmp	r5, r3
  4066d0:	460e      	mov	r6, r1
  4066d2:	4607      	mov	r7, r0
  4066d4:	6849      	ldr	r1, [r1, #4]
  4066d6:	dd04      	ble.n	4066e2 <__lshift+0x2a>
  4066d8:	005b      	lsls	r3, r3, #1
  4066da:	429d      	cmp	r5, r3
  4066dc:	f101 0101 	add.w	r1, r1, #1
  4066e0:	dcfa      	bgt.n	4066d8 <__lshift+0x20>
  4066e2:	4638      	mov	r0, r7
  4066e4:	f7ff fe3c 	bl	406360 <_Balloc>
  4066e8:	2c00      	cmp	r4, #0
  4066ea:	f100 0314 	add.w	r3, r0, #20
  4066ee:	dd06      	ble.n	4066fe <__lshift+0x46>
  4066f0:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  4066f4:	2100      	movs	r1, #0
  4066f6:	f843 1b04 	str.w	r1, [r3], #4
  4066fa:	429a      	cmp	r2, r3
  4066fc:	d1fb      	bne.n	4066f6 <__lshift+0x3e>
  4066fe:	6934      	ldr	r4, [r6, #16]
  406700:	f106 0114 	add.w	r1, r6, #20
  406704:	f019 091f 	ands.w	r9, r9, #31
  406708:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  40670c:	d01d      	beq.n	40674a <__lshift+0x92>
  40670e:	f1c9 0c20 	rsb	ip, r9, #32
  406712:	2200      	movs	r2, #0
  406714:	680c      	ldr	r4, [r1, #0]
  406716:	fa04 f409 	lsl.w	r4, r4, r9
  40671a:	4314      	orrs	r4, r2
  40671c:	f843 4b04 	str.w	r4, [r3], #4
  406720:	f851 2b04 	ldr.w	r2, [r1], #4
  406724:	458e      	cmp	lr, r1
  406726:	fa22 f20c 	lsr.w	r2, r2, ip
  40672a:	d8f3      	bhi.n	406714 <__lshift+0x5c>
  40672c:	601a      	str	r2, [r3, #0]
  40672e:	b10a      	cbz	r2, 406734 <__lshift+0x7c>
  406730:	f108 0502 	add.w	r5, r8, #2
  406734:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406736:	6872      	ldr	r2, [r6, #4]
  406738:	3d01      	subs	r5, #1
  40673a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40673e:	6105      	str	r5, [r0, #16]
  406740:	6031      	str	r1, [r6, #0]
  406742:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  406746:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40674a:	3b04      	subs	r3, #4
  40674c:	f851 2b04 	ldr.w	r2, [r1], #4
  406750:	f843 2f04 	str.w	r2, [r3, #4]!
  406754:	458e      	cmp	lr, r1
  406756:	d8f9      	bhi.n	40674c <__lshift+0x94>
  406758:	e7ec      	b.n	406734 <__lshift+0x7c>
  40675a:	bf00      	nop

0040675c <__mcmp>:
  40675c:	b430      	push	{r4, r5}
  40675e:	690b      	ldr	r3, [r1, #16]
  406760:	4605      	mov	r5, r0
  406762:	6900      	ldr	r0, [r0, #16]
  406764:	1ac0      	subs	r0, r0, r3
  406766:	d10f      	bne.n	406788 <__mcmp+0x2c>
  406768:	009b      	lsls	r3, r3, #2
  40676a:	3514      	adds	r5, #20
  40676c:	3114      	adds	r1, #20
  40676e:	4419      	add	r1, r3
  406770:	442b      	add	r3, r5
  406772:	e001      	b.n	406778 <__mcmp+0x1c>
  406774:	429d      	cmp	r5, r3
  406776:	d207      	bcs.n	406788 <__mcmp+0x2c>
  406778:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  40677c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  406780:	4294      	cmp	r4, r2
  406782:	d0f7      	beq.n	406774 <__mcmp+0x18>
  406784:	d302      	bcc.n	40678c <__mcmp+0x30>
  406786:	2001      	movs	r0, #1
  406788:	bc30      	pop	{r4, r5}
  40678a:	4770      	bx	lr
  40678c:	f04f 30ff 	mov.w	r0, #4294967295
  406790:	e7fa      	b.n	406788 <__mcmp+0x2c>
  406792:	bf00      	nop

00406794 <__mdiff>:
  406794:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406798:	690f      	ldr	r7, [r1, #16]
  40679a:	460e      	mov	r6, r1
  40679c:	6911      	ldr	r1, [r2, #16]
  40679e:	1a7f      	subs	r7, r7, r1
  4067a0:	2f00      	cmp	r7, #0
  4067a2:	4690      	mov	r8, r2
  4067a4:	d117      	bne.n	4067d6 <__mdiff+0x42>
  4067a6:	0089      	lsls	r1, r1, #2
  4067a8:	f106 0514 	add.w	r5, r6, #20
  4067ac:	f102 0e14 	add.w	lr, r2, #20
  4067b0:	186b      	adds	r3, r5, r1
  4067b2:	4471      	add	r1, lr
  4067b4:	e001      	b.n	4067ba <__mdiff+0x26>
  4067b6:	429d      	cmp	r5, r3
  4067b8:	d25c      	bcs.n	406874 <__mdiff+0xe0>
  4067ba:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4067be:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  4067c2:	42a2      	cmp	r2, r4
  4067c4:	d0f7      	beq.n	4067b6 <__mdiff+0x22>
  4067c6:	d25e      	bcs.n	406886 <__mdiff+0xf2>
  4067c8:	4633      	mov	r3, r6
  4067ca:	462c      	mov	r4, r5
  4067cc:	4646      	mov	r6, r8
  4067ce:	4675      	mov	r5, lr
  4067d0:	4698      	mov	r8, r3
  4067d2:	2701      	movs	r7, #1
  4067d4:	e005      	b.n	4067e2 <__mdiff+0x4e>
  4067d6:	db58      	blt.n	40688a <__mdiff+0xf6>
  4067d8:	f106 0514 	add.w	r5, r6, #20
  4067dc:	f108 0414 	add.w	r4, r8, #20
  4067e0:	2700      	movs	r7, #0
  4067e2:	6871      	ldr	r1, [r6, #4]
  4067e4:	f7ff fdbc 	bl	406360 <_Balloc>
  4067e8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4067ec:	6936      	ldr	r6, [r6, #16]
  4067ee:	60c7      	str	r7, [r0, #12]
  4067f0:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  4067f4:	46a6      	mov	lr, r4
  4067f6:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  4067fa:	f100 0414 	add.w	r4, r0, #20
  4067fe:	2300      	movs	r3, #0
  406800:	f85e 1b04 	ldr.w	r1, [lr], #4
  406804:	f855 8b04 	ldr.w	r8, [r5], #4
  406808:	b28a      	uxth	r2, r1
  40680a:	fa13 f388 	uxtah	r3, r3, r8
  40680e:	0c09      	lsrs	r1, r1, #16
  406810:	1a9a      	subs	r2, r3, r2
  406812:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  406816:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40681a:	b292      	uxth	r2, r2
  40681c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  406820:	45f4      	cmp	ip, lr
  406822:	f844 2b04 	str.w	r2, [r4], #4
  406826:	ea4f 4323 	mov.w	r3, r3, asr #16
  40682a:	d8e9      	bhi.n	406800 <__mdiff+0x6c>
  40682c:	42af      	cmp	r7, r5
  40682e:	d917      	bls.n	406860 <__mdiff+0xcc>
  406830:	46a4      	mov	ip, r4
  406832:	46ae      	mov	lr, r5
  406834:	f85e 2b04 	ldr.w	r2, [lr], #4
  406838:	fa13 f382 	uxtah	r3, r3, r2
  40683c:	1419      	asrs	r1, r3, #16
  40683e:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  406842:	b29b      	uxth	r3, r3
  406844:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  406848:	4577      	cmp	r7, lr
  40684a:	f84c 2b04 	str.w	r2, [ip], #4
  40684e:	ea4f 4321 	mov.w	r3, r1, asr #16
  406852:	d8ef      	bhi.n	406834 <__mdiff+0xa0>
  406854:	43ed      	mvns	r5, r5
  406856:	442f      	add	r7, r5
  406858:	f027 0703 	bic.w	r7, r7, #3
  40685c:	3704      	adds	r7, #4
  40685e:	443c      	add	r4, r7
  406860:	3c04      	subs	r4, #4
  406862:	b922      	cbnz	r2, 40686e <__mdiff+0xda>
  406864:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  406868:	3e01      	subs	r6, #1
  40686a:	2b00      	cmp	r3, #0
  40686c:	d0fa      	beq.n	406864 <__mdiff+0xd0>
  40686e:	6106      	str	r6, [r0, #16]
  406870:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406874:	2100      	movs	r1, #0
  406876:	f7ff fd73 	bl	406360 <_Balloc>
  40687a:	2201      	movs	r2, #1
  40687c:	2300      	movs	r3, #0
  40687e:	6102      	str	r2, [r0, #16]
  406880:	6143      	str	r3, [r0, #20]
  406882:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406886:	4674      	mov	r4, lr
  406888:	e7ab      	b.n	4067e2 <__mdiff+0x4e>
  40688a:	4633      	mov	r3, r6
  40688c:	f106 0414 	add.w	r4, r6, #20
  406890:	f102 0514 	add.w	r5, r2, #20
  406894:	4616      	mov	r6, r2
  406896:	2701      	movs	r7, #1
  406898:	4698      	mov	r8, r3
  40689a:	e7a2      	b.n	4067e2 <__mdiff+0x4e>

0040689c <__d2b>:
  40689c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4068a0:	b082      	sub	sp, #8
  4068a2:	2101      	movs	r1, #1
  4068a4:	461c      	mov	r4, r3
  4068a6:	f3c3 570a 	ubfx	r7, r3, #20, #11
  4068aa:	4615      	mov	r5, r2
  4068ac:	9e08      	ldr	r6, [sp, #32]
  4068ae:	f7ff fd57 	bl	406360 <_Balloc>
  4068b2:	f3c4 0413 	ubfx	r4, r4, #0, #20
  4068b6:	4680      	mov	r8, r0
  4068b8:	b10f      	cbz	r7, 4068be <__d2b+0x22>
  4068ba:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4068be:	9401      	str	r4, [sp, #4]
  4068c0:	b31d      	cbz	r5, 40690a <__d2b+0x6e>
  4068c2:	a802      	add	r0, sp, #8
  4068c4:	f840 5d08 	str.w	r5, [r0, #-8]!
  4068c8:	f7ff fdda 	bl	406480 <__lo0bits>
  4068cc:	2800      	cmp	r0, #0
  4068ce:	d134      	bne.n	40693a <__d2b+0x9e>
  4068d0:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4068d4:	f8c8 2014 	str.w	r2, [r8, #20]
  4068d8:	2b00      	cmp	r3, #0
  4068da:	bf0c      	ite	eq
  4068dc:	2101      	moveq	r1, #1
  4068de:	2102      	movne	r1, #2
  4068e0:	f8c8 3018 	str.w	r3, [r8, #24]
  4068e4:	f8c8 1010 	str.w	r1, [r8, #16]
  4068e8:	b9df      	cbnz	r7, 406922 <__d2b+0x86>
  4068ea:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  4068ee:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4068f2:	6030      	str	r0, [r6, #0]
  4068f4:	6918      	ldr	r0, [r3, #16]
  4068f6:	f7ff fda3 	bl	406440 <__hi0bits>
  4068fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4068fc:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  406900:	6018      	str	r0, [r3, #0]
  406902:	4640      	mov	r0, r8
  406904:	b002      	add	sp, #8
  406906:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40690a:	a801      	add	r0, sp, #4
  40690c:	f7ff fdb8 	bl	406480 <__lo0bits>
  406910:	9b01      	ldr	r3, [sp, #4]
  406912:	f8c8 3014 	str.w	r3, [r8, #20]
  406916:	2101      	movs	r1, #1
  406918:	3020      	adds	r0, #32
  40691a:	f8c8 1010 	str.w	r1, [r8, #16]
  40691e:	2f00      	cmp	r7, #0
  406920:	d0e3      	beq.n	4068ea <__d2b+0x4e>
  406922:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406924:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  406928:	4407      	add	r7, r0
  40692a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40692e:	6037      	str	r7, [r6, #0]
  406930:	6018      	str	r0, [r3, #0]
  406932:	4640      	mov	r0, r8
  406934:	b002      	add	sp, #8
  406936:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40693a:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40693e:	f1c0 0220 	rsb	r2, r0, #32
  406942:	fa03 f202 	lsl.w	r2, r3, r2
  406946:	430a      	orrs	r2, r1
  406948:	40c3      	lsrs	r3, r0
  40694a:	9301      	str	r3, [sp, #4]
  40694c:	f8c8 2014 	str.w	r2, [r8, #20]
  406950:	e7c2      	b.n	4068d8 <__d2b+0x3c>
  406952:	bf00      	nop

00406954 <_realloc_r>:
  406954:	2900      	cmp	r1, #0
  406956:	f000 8095 	beq.w	406a84 <_realloc_r+0x130>
  40695a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40695e:	460d      	mov	r5, r1
  406960:	4616      	mov	r6, r2
  406962:	b083      	sub	sp, #12
  406964:	4680      	mov	r8, r0
  406966:	f106 070b 	add.w	r7, r6, #11
  40696a:	f7ff fced 	bl	406348 <__malloc_lock>
  40696e:	f855 ec04 	ldr.w	lr, [r5, #-4]
  406972:	2f16      	cmp	r7, #22
  406974:	f02e 0403 	bic.w	r4, lr, #3
  406978:	f1a5 0908 	sub.w	r9, r5, #8
  40697c:	d83c      	bhi.n	4069f8 <_realloc_r+0xa4>
  40697e:	2210      	movs	r2, #16
  406980:	4617      	mov	r7, r2
  406982:	42be      	cmp	r6, r7
  406984:	d83d      	bhi.n	406a02 <_realloc_r+0xae>
  406986:	4294      	cmp	r4, r2
  406988:	da43      	bge.n	406a12 <_realloc_r+0xbe>
  40698a:	4bc4      	ldr	r3, [pc, #784]	; (406c9c <_realloc_r+0x348>)
  40698c:	6899      	ldr	r1, [r3, #8]
  40698e:	eb09 0004 	add.w	r0, r9, r4
  406992:	4288      	cmp	r0, r1
  406994:	f000 80b4 	beq.w	406b00 <_realloc_r+0x1ac>
  406998:	6843      	ldr	r3, [r0, #4]
  40699a:	f023 0101 	bic.w	r1, r3, #1
  40699e:	4401      	add	r1, r0
  4069a0:	6849      	ldr	r1, [r1, #4]
  4069a2:	07c9      	lsls	r1, r1, #31
  4069a4:	d54c      	bpl.n	406a40 <_realloc_r+0xec>
  4069a6:	f01e 0f01 	tst.w	lr, #1
  4069aa:	f000 809b 	beq.w	406ae4 <_realloc_r+0x190>
  4069ae:	4631      	mov	r1, r6
  4069b0:	4640      	mov	r0, r8
  4069b2:	f7ff f949 	bl	405c48 <_malloc_r>
  4069b6:	4606      	mov	r6, r0
  4069b8:	2800      	cmp	r0, #0
  4069ba:	d03a      	beq.n	406a32 <_realloc_r+0xde>
  4069bc:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4069c0:	f023 0301 	bic.w	r3, r3, #1
  4069c4:	444b      	add	r3, r9
  4069c6:	f1a0 0208 	sub.w	r2, r0, #8
  4069ca:	429a      	cmp	r2, r3
  4069cc:	f000 8121 	beq.w	406c12 <_realloc_r+0x2be>
  4069d0:	1f22      	subs	r2, r4, #4
  4069d2:	2a24      	cmp	r2, #36	; 0x24
  4069d4:	f200 8107 	bhi.w	406be6 <_realloc_r+0x292>
  4069d8:	2a13      	cmp	r2, #19
  4069da:	f200 80db 	bhi.w	406b94 <_realloc_r+0x240>
  4069de:	4603      	mov	r3, r0
  4069e0:	462a      	mov	r2, r5
  4069e2:	6811      	ldr	r1, [r2, #0]
  4069e4:	6019      	str	r1, [r3, #0]
  4069e6:	6851      	ldr	r1, [r2, #4]
  4069e8:	6059      	str	r1, [r3, #4]
  4069ea:	6892      	ldr	r2, [r2, #8]
  4069ec:	609a      	str	r2, [r3, #8]
  4069ee:	4629      	mov	r1, r5
  4069f0:	4640      	mov	r0, r8
  4069f2:	f7fe fdfd 	bl	4055f0 <_free_r>
  4069f6:	e01c      	b.n	406a32 <_realloc_r+0xde>
  4069f8:	f027 0707 	bic.w	r7, r7, #7
  4069fc:	2f00      	cmp	r7, #0
  4069fe:	463a      	mov	r2, r7
  406a00:	dabf      	bge.n	406982 <_realloc_r+0x2e>
  406a02:	2600      	movs	r6, #0
  406a04:	230c      	movs	r3, #12
  406a06:	4630      	mov	r0, r6
  406a08:	f8c8 3000 	str.w	r3, [r8]
  406a0c:	b003      	add	sp, #12
  406a0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406a12:	462e      	mov	r6, r5
  406a14:	1be3      	subs	r3, r4, r7
  406a16:	2b0f      	cmp	r3, #15
  406a18:	d81e      	bhi.n	406a58 <_realloc_r+0x104>
  406a1a:	f8d9 3004 	ldr.w	r3, [r9, #4]
  406a1e:	f003 0301 	and.w	r3, r3, #1
  406a22:	4323      	orrs	r3, r4
  406a24:	444c      	add	r4, r9
  406a26:	f8c9 3004 	str.w	r3, [r9, #4]
  406a2a:	6863      	ldr	r3, [r4, #4]
  406a2c:	f043 0301 	orr.w	r3, r3, #1
  406a30:	6063      	str	r3, [r4, #4]
  406a32:	4640      	mov	r0, r8
  406a34:	f7ff fc8e 	bl	406354 <__malloc_unlock>
  406a38:	4630      	mov	r0, r6
  406a3a:	b003      	add	sp, #12
  406a3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406a40:	f023 0303 	bic.w	r3, r3, #3
  406a44:	18e1      	adds	r1, r4, r3
  406a46:	4291      	cmp	r1, r2
  406a48:	db1f      	blt.n	406a8a <_realloc_r+0x136>
  406a4a:	68c3      	ldr	r3, [r0, #12]
  406a4c:	6882      	ldr	r2, [r0, #8]
  406a4e:	462e      	mov	r6, r5
  406a50:	60d3      	str	r3, [r2, #12]
  406a52:	460c      	mov	r4, r1
  406a54:	609a      	str	r2, [r3, #8]
  406a56:	e7dd      	b.n	406a14 <_realloc_r+0xc0>
  406a58:	f8d9 2004 	ldr.w	r2, [r9, #4]
  406a5c:	eb09 0107 	add.w	r1, r9, r7
  406a60:	f002 0201 	and.w	r2, r2, #1
  406a64:	444c      	add	r4, r9
  406a66:	f043 0301 	orr.w	r3, r3, #1
  406a6a:	4317      	orrs	r7, r2
  406a6c:	f8c9 7004 	str.w	r7, [r9, #4]
  406a70:	604b      	str	r3, [r1, #4]
  406a72:	6863      	ldr	r3, [r4, #4]
  406a74:	f043 0301 	orr.w	r3, r3, #1
  406a78:	3108      	adds	r1, #8
  406a7a:	6063      	str	r3, [r4, #4]
  406a7c:	4640      	mov	r0, r8
  406a7e:	f7fe fdb7 	bl	4055f0 <_free_r>
  406a82:	e7d6      	b.n	406a32 <_realloc_r+0xde>
  406a84:	4611      	mov	r1, r2
  406a86:	f7ff b8df 	b.w	405c48 <_malloc_r>
  406a8a:	f01e 0f01 	tst.w	lr, #1
  406a8e:	d18e      	bne.n	4069ae <_realloc_r+0x5a>
  406a90:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406a94:	eba9 0a01 	sub.w	sl, r9, r1
  406a98:	f8da 1004 	ldr.w	r1, [sl, #4]
  406a9c:	f021 0103 	bic.w	r1, r1, #3
  406aa0:	440b      	add	r3, r1
  406aa2:	4423      	add	r3, r4
  406aa4:	4293      	cmp	r3, r2
  406aa6:	db25      	blt.n	406af4 <_realloc_r+0x1a0>
  406aa8:	68c2      	ldr	r2, [r0, #12]
  406aaa:	6881      	ldr	r1, [r0, #8]
  406aac:	4656      	mov	r6, sl
  406aae:	60ca      	str	r2, [r1, #12]
  406ab0:	6091      	str	r1, [r2, #8]
  406ab2:	f8da 100c 	ldr.w	r1, [sl, #12]
  406ab6:	f856 0f08 	ldr.w	r0, [r6, #8]!
  406aba:	1f22      	subs	r2, r4, #4
  406abc:	2a24      	cmp	r2, #36	; 0x24
  406abe:	60c1      	str	r1, [r0, #12]
  406ac0:	6088      	str	r0, [r1, #8]
  406ac2:	f200 8094 	bhi.w	406bee <_realloc_r+0x29a>
  406ac6:	2a13      	cmp	r2, #19
  406ac8:	d96f      	bls.n	406baa <_realloc_r+0x256>
  406aca:	6829      	ldr	r1, [r5, #0]
  406acc:	f8ca 1008 	str.w	r1, [sl, #8]
  406ad0:	6869      	ldr	r1, [r5, #4]
  406ad2:	f8ca 100c 	str.w	r1, [sl, #12]
  406ad6:	2a1b      	cmp	r2, #27
  406ad8:	f200 80a2 	bhi.w	406c20 <_realloc_r+0x2cc>
  406adc:	3508      	adds	r5, #8
  406ade:	f10a 0210 	add.w	r2, sl, #16
  406ae2:	e063      	b.n	406bac <_realloc_r+0x258>
  406ae4:	f855 3c08 	ldr.w	r3, [r5, #-8]
  406ae8:	eba9 0a03 	sub.w	sl, r9, r3
  406aec:	f8da 1004 	ldr.w	r1, [sl, #4]
  406af0:	f021 0103 	bic.w	r1, r1, #3
  406af4:	1863      	adds	r3, r4, r1
  406af6:	4293      	cmp	r3, r2
  406af8:	f6ff af59 	blt.w	4069ae <_realloc_r+0x5a>
  406afc:	4656      	mov	r6, sl
  406afe:	e7d8      	b.n	406ab2 <_realloc_r+0x15e>
  406b00:	6841      	ldr	r1, [r0, #4]
  406b02:	f021 0b03 	bic.w	fp, r1, #3
  406b06:	44a3      	add	fp, r4
  406b08:	f107 0010 	add.w	r0, r7, #16
  406b0c:	4583      	cmp	fp, r0
  406b0e:	da56      	bge.n	406bbe <_realloc_r+0x26a>
  406b10:	f01e 0f01 	tst.w	lr, #1
  406b14:	f47f af4b 	bne.w	4069ae <_realloc_r+0x5a>
  406b18:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406b1c:	eba9 0a01 	sub.w	sl, r9, r1
  406b20:	f8da 1004 	ldr.w	r1, [sl, #4]
  406b24:	f021 0103 	bic.w	r1, r1, #3
  406b28:	448b      	add	fp, r1
  406b2a:	4558      	cmp	r0, fp
  406b2c:	dce2      	bgt.n	406af4 <_realloc_r+0x1a0>
  406b2e:	4656      	mov	r6, sl
  406b30:	f8da 100c 	ldr.w	r1, [sl, #12]
  406b34:	f856 0f08 	ldr.w	r0, [r6, #8]!
  406b38:	1f22      	subs	r2, r4, #4
  406b3a:	2a24      	cmp	r2, #36	; 0x24
  406b3c:	60c1      	str	r1, [r0, #12]
  406b3e:	6088      	str	r0, [r1, #8]
  406b40:	f200 808f 	bhi.w	406c62 <_realloc_r+0x30e>
  406b44:	2a13      	cmp	r2, #19
  406b46:	f240 808a 	bls.w	406c5e <_realloc_r+0x30a>
  406b4a:	6829      	ldr	r1, [r5, #0]
  406b4c:	f8ca 1008 	str.w	r1, [sl, #8]
  406b50:	6869      	ldr	r1, [r5, #4]
  406b52:	f8ca 100c 	str.w	r1, [sl, #12]
  406b56:	2a1b      	cmp	r2, #27
  406b58:	f200 808a 	bhi.w	406c70 <_realloc_r+0x31c>
  406b5c:	3508      	adds	r5, #8
  406b5e:	f10a 0210 	add.w	r2, sl, #16
  406b62:	6829      	ldr	r1, [r5, #0]
  406b64:	6011      	str	r1, [r2, #0]
  406b66:	6869      	ldr	r1, [r5, #4]
  406b68:	6051      	str	r1, [r2, #4]
  406b6a:	68a9      	ldr	r1, [r5, #8]
  406b6c:	6091      	str	r1, [r2, #8]
  406b6e:	eb0a 0107 	add.w	r1, sl, r7
  406b72:	ebab 0207 	sub.w	r2, fp, r7
  406b76:	f042 0201 	orr.w	r2, r2, #1
  406b7a:	6099      	str	r1, [r3, #8]
  406b7c:	604a      	str	r2, [r1, #4]
  406b7e:	f8da 3004 	ldr.w	r3, [sl, #4]
  406b82:	f003 0301 	and.w	r3, r3, #1
  406b86:	431f      	orrs	r7, r3
  406b88:	4640      	mov	r0, r8
  406b8a:	f8ca 7004 	str.w	r7, [sl, #4]
  406b8e:	f7ff fbe1 	bl	406354 <__malloc_unlock>
  406b92:	e751      	b.n	406a38 <_realloc_r+0xe4>
  406b94:	682b      	ldr	r3, [r5, #0]
  406b96:	6003      	str	r3, [r0, #0]
  406b98:	686b      	ldr	r3, [r5, #4]
  406b9a:	6043      	str	r3, [r0, #4]
  406b9c:	2a1b      	cmp	r2, #27
  406b9e:	d82d      	bhi.n	406bfc <_realloc_r+0x2a8>
  406ba0:	f100 0308 	add.w	r3, r0, #8
  406ba4:	f105 0208 	add.w	r2, r5, #8
  406ba8:	e71b      	b.n	4069e2 <_realloc_r+0x8e>
  406baa:	4632      	mov	r2, r6
  406bac:	6829      	ldr	r1, [r5, #0]
  406bae:	6011      	str	r1, [r2, #0]
  406bb0:	6869      	ldr	r1, [r5, #4]
  406bb2:	6051      	str	r1, [r2, #4]
  406bb4:	68a9      	ldr	r1, [r5, #8]
  406bb6:	6091      	str	r1, [r2, #8]
  406bb8:	461c      	mov	r4, r3
  406bba:	46d1      	mov	r9, sl
  406bbc:	e72a      	b.n	406a14 <_realloc_r+0xc0>
  406bbe:	eb09 0107 	add.w	r1, r9, r7
  406bc2:	ebab 0b07 	sub.w	fp, fp, r7
  406bc6:	f04b 0201 	orr.w	r2, fp, #1
  406bca:	6099      	str	r1, [r3, #8]
  406bcc:	604a      	str	r2, [r1, #4]
  406bce:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406bd2:	f003 0301 	and.w	r3, r3, #1
  406bd6:	431f      	orrs	r7, r3
  406bd8:	4640      	mov	r0, r8
  406bda:	f845 7c04 	str.w	r7, [r5, #-4]
  406bde:	f7ff fbb9 	bl	406354 <__malloc_unlock>
  406be2:	462e      	mov	r6, r5
  406be4:	e728      	b.n	406a38 <_realloc_r+0xe4>
  406be6:	4629      	mov	r1, r5
  406be8:	f7ff fb4a 	bl	406280 <memmove>
  406bec:	e6ff      	b.n	4069ee <_realloc_r+0x9a>
  406bee:	4629      	mov	r1, r5
  406bf0:	4630      	mov	r0, r6
  406bf2:	461c      	mov	r4, r3
  406bf4:	46d1      	mov	r9, sl
  406bf6:	f7ff fb43 	bl	406280 <memmove>
  406bfa:	e70b      	b.n	406a14 <_realloc_r+0xc0>
  406bfc:	68ab      	ldr	r3, [r5, #8]
  406bfe:	6083      	str	r3, [r0, #8]
  406c00:	68eb      	ldr	r3, [r5, #12]
  406c02:	60c3      	str	r3, [r0, #12]
  406c04:	2a24      	cmp	r2, #36	; 0x24
  406c06:	d017      	beq.n	406c38 <_realloc_r+0x2e4>
  406c08:	f100 0310 	add.w	r3, r0, #16
  406c0c:	f105 0210 	add.w	r2, r5, #16
  406c10:	e6e7      	b.n	4069e2 <_realloc_r+0x8e>
  406c12:	f850 3c04 	ldr.w	r3, [r0, #-4]
  406c16:	f023 0303 	bic.w	r3, r3, #3
  406c1a:	441c      	add	r4, r3
  406c1c:	462e      	mov	r6, r5
  406c1e:	e6f9      	b.n	406a14 <_realloc_r+0xc0>
  406c20:	68a9      	ldr	r1, [r5, #8]
  406c22:	f8ca 1010 	str.w	r1, [sl, #16]
  406c26:	68e9      	ldr	r1, [r5, #12]
  406c28:	f8ca 1014 	str.w	r1, [sl, #20]
  406c2c:	2a24      	cmp	r2, #36	; 0x24
  406c2e:	d00c      	beq.n	406c4a <_realloc_r+0x2f6>
  406c30:	3510      	adds	r5, #16
  406c32:	f10a 0218 	add.w	r2, sl, #24
  406c36:	e7b9      	b.n	406bac <_realloc_r+0x258>
  406c38:	692b      	ldr	r3, [r5, #16]
  406c3a:	6103      	str	r3, [r0, #16]
  406c3c:	696b      	ldr	r3, [r5, #20]
  406c3e:	6143      	str	r3, [r0, #20]
  406c40:	f105 0218 	add.w	r2, r5, #24
  406c44:	f100 0318 	add.w	r3, r0, #24
  406c48:	e6cb      	b.n	4069e2 <_realloc_r+0x8e>
  406c4a:	692a      	ldr	r2, [r5, #16]
  406c4c:	f8ca 2018 	str.w	r2, [sl, #24]
  406c50:	696a      	ldr	r2, [r5, #20]
  406c52:	f8ca 201c 	str.w	r2, [sl, #28]
  406c56:	3518      	adds	r5, #24
  406c58:	f10a 0220 	add.w	r2, sl, #32
  406c5c:	e7a6      	b.n	406bac <_realloc_r+0x258>
  406c5e:	4632      	mov	r2, r6
  406c60:	e77f      	b.n	406b62 <_realloc_r+0x20e>
  406c62:	4629      	mov	r1, r5
  406c64:	4630      	mov	r0, r6
  406c66:	9301      	str	r3, [sp, #4]
  406c68:	f7ff fb0a 	bl	406280 <memmove>
  406c6c:	9b01      	ldr	r3, [sp, #4]
  406c6e:	e77e      	b.n	406b6e <_realloc_r+0x21a>
  406c70:	68a9      	ldr	r1, [r5, #8]
  406c72:	f8ca 1010 	str.w	r1, [sl, #16]
  406c76:	68e9      	ldr	r1, [r5, #12]
  406c78:	f8ca 1014 	str.w	r1, [sl, #20]
  406c7c:	2a24      	cmp	r2, #36	; 0x24
  406c7e:	d003      	beq.n	406c88 <_realloc_r+0x334>
  406c80:	3510      	adds	r5, #16
  406c82:	f10a 0218 	add.w	r2, sl, #24
  406c86:	e76c      	b.n	406b62 <_realloc_r+0x20e>
  406c88:	692a      	ldr	r2, [r5, #16]
  406c8a:	f8ca 2018 	str.w	r2, [sl, #24]
  406c8e:	696a      	ldr	r2, [r5, #20]
  406c90:	f8ca 201c 	str.w	r2, [sl, #28]
  406c94:	3518      	adds	r5, #24
  406c96:	f10a 0220 	add.w	r2, sl, #32
  406c9a:	e762      	b.n	406b62 <_realloc_r+0x20e>
  406c9c:	204005a8 	.word	0x204005a8

00406ca0 <_sbrk_r>:
  406ca0:	b538      	push	{r3, r4, r5, lr}
  406ca2:	4c07      	ldr	r4, [pc, #28]	; (406cc0 <_sbrk_r+0x20>)
  406ca4:	2300      	movs	r3, #0
  406ca6:	4605      	mov	r5, r0
  406ca8:	4608      	mov	r0, r1
  406caa:	6023      	str	r3, [r4, #0]
  406cac:	f7fa fd78 	bl	4017a0 <_sbrk>
  406cb0:	1c43      	adds	r3, r0, #1
  406cb2:	d000      	beq.n	406cb6 <_sbrk_r+0x16>
  406cb4:	bd38      	pop	{r3, r4, r5, pc}
  406cb6:	6823      	ldr	r3, [r4, #0]
  406cb8:	2b00      	cmp	r3, #0
  406cba:	d0fb      	beq.n	406cb4 <_sbrk_r+0x14>
  406cbc:	602b      	str	r3, [r5, #0]
  406cbe:	bd38      	pop	{r3, r4, r5, pc}
  406cc0:	20400e80 	.word	0x20400e80

00406cc4 <__sread>:
  406cc4:	b510      	push	{r4, lr}
  406cc6:	460c      	mov	r4, r1
  406cc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406ccc:	f000 fb2c 	bl	407328 <_read_r>
  406cd0:	2800      	cmp	r0, #0
  406cd2:	db03      	blt.n	406cdc <__sread+0x18>
  406cd4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  406cd6:	4403      	add	r3, r0
  406cd8:	6523      	str	r3, [r4, #80]	; 0x50
  406cda:	bd10      	pop	{r4, pc}
  406cdc:	89a3      	ldrh	r3, [r4, #12]
  406cde:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406ce2:	81a3      	strh	r3, [r4, #12]
  406ce4:	bd10      	pop	{r4, pc}
  406ce6:	bf00      	nop

00406ce8 <__swrite>:
  406ce8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406cec:	4616      	mov	r6, r2
  406cee:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  406cf2:	461f      	mov	r7, r3
  406cf4:	05d3      	lsls	r3, r2, #23
  406cf6:	460c      	mov	r4, r1
  406cf8:	4605      	mov	r5, r0
  406cfa:	d507      	bpl.n	406d0c <__swrite+0x24>
  406cfc:	2200      	movs	r2, #0
  406cfe:	2302      	movs	r3, #2
  406d00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406d04:	f000 fafa 	bl	4072fc <_lseek_r>
  406d08:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406d0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406d10:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  406d14:	81a2      	strh	r2, [r4, #12]
  406d16:	463b      	mov	r3, r7
  406d18:	4632      	mov	r2, r6
  406d1a:	4628      	mov	r0, r5
  406d1c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406d20:	f000 b9aa 	b.w	407078 <_write_r>

00406d24 <__sseek>:
  406d24:	b510      	push	{r4, lr}
  406d26:	460c      	mov	r4, r1
  406d28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406d2c:	f000 fae6 	bl	4072fc <_lseek_r>
  406d30:	89a3      	ldrh	r3, [r4, #12]
  406d32:	1c42      	adds	r2, r0, #1
  406d34:	bf0e      	itee	eq
  406d36:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  406d3a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  406d3e:	6520      	strne	r0, [r4, #80]	; 0x50
  406d40:	81a3      	strh	r3, [r4, #12]
  406d42:	bd10      	pop	{r4, pc}

00406d44 <__sclose>:
  406d44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406d48:	f000 ba3e 	b.w	4071c8 <_close_r>
	...

00406d80 <strlen>:
  406d80:	f890 f000 	pld	[r0]
  406d84:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  406d88:	f020 0107 	bic.w	r1, r0, #7
  406d8c:	f06f 0c00 	mvn.w	ip, #0
  406d90:	f010 0407 	ands.w	r4, r0, #7
  406d94:	f891 f020 	pld	[r1, #32]
  406d98:	f040 8049 	bne.w	406e2e <strlen+0xae>
  406d9c:	f04f 0400 	mov.w	r4, #0
  406da0:	f06f 0007 	mvn.w	r0, #7
  406da4:	e9d1 2300 	ldrd	r2, r3, [r1]
  406da8:	f891 f040 	pld	[r1, #64]	; 0x40
  406dac:	f100 0008 	add.w	r0, r0, #8
  406db0:	fa82 f24c 	uadd8	r2, r2, ip
  406db4:	faa4 f28c 	sel	r2, r4, ip
  406db8:	fa83 f34c 	uadd8	r3, r3, ip
  406dbc:	faa2 f38c 	sel	r3, r2, ip
  406dc0:	bb4b      	cbnz	r3, 406e16 <strlen+0x96>
  406dc2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  406dc6:	fa82 f24c 	uadd8	r2, r2, ip
  406dca:	f100 0008 	add.w	r0, r0, #8
  406dce:	faa4 f28c 	sel	r2, r4, ip
  406dd2:	fa83 f34c 	uadd8	r3, r3, ip
  406dd6:	faa2 f38c 	sel	r3, r2, ip
  406dda:	b9e3      	cbnz	r3, 406e16 <strlen+0x96>
  406ddc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  406de0:	fa82 f24c 	uadd8	r2, r2, ip
  406de4:	f100 0008 	add.w	r0, r0, #8
  406de8:	faa4 f28c 	sel	r2, r4, ip
  406dec:	fa83 f34c 	uadd8	r3, r3, ip
  406df0:	faa2 f38c 	sel	r3, r2, ip
  406df4:	b97b      	cbnz	r3, 406e16 <strlen+0x96>
  406df6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  406dfa:	f101 0120 	add.w	r1, r1, #32
  406dfe:	fa82 f24c 	uadd8	r2, r2, ip
  406e02:	f100 0008 	add.w	r0, r0, #8
  406e06:	faa4 f28c 	sel	r2, r4, ip
  406e0a:	fa83 f34c 	uadd8	r3, r3, ip
  406e0e:	faa2 f38c 	sel	r3, r2, ip
  406e12:	2b00      	cmp	r3, #0
  406e14:	d0c6      	beq.n	406da4 <strlen+0x24>
  406e16:	2a00      	cmp	r2, #0
  406e18:	bf04      	itt	eq
  406e1a:	3004      	addeq	r0, #4
  406e1c:	461a      	moveq	r2, r3
  406e1e:	ba12      	rev	r2, r2
  406e20:	fab2 f282 	clz	r2, r2
  406e24:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  406e28:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  406e2c:	4770      	bx	lr
  406e2e:	e9d1 2300 	ldrd	r2, r3, [r1]
  406e32:	f004 0503 	and.w	r5, r4, #3
  406e36:	f1c4 0000 	rsb	r0, r4, #0
  406e3a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  406e3e:	f014 0f04 	tst.w	r4, #4
  406e42:	f891 f040 	pld	[r1, #64]	; 0x40
  406e46:	fa0c f505 	lsl.w	r5, ip, r5
  406e4a:	ea62 0205 	orn	r2, r2, r5
  406e4e:	bf1c      	itt	ne
  406e50:	ea63 0305 	ornne	r3, r3, r5
  406e54:	4662      	movne	r2, ip
  406e56:	f04f 0400 	mov.w	r4, #0
  406e5a:	e7a9      	b.n	406db0 <strlen+0x30>

00406e5c <__ssprint_r>:
  406e5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406e60:	6893      	ldr	r3, [r2, #8]
  406e62:	b083      	sub	sp, #12
  406e64:	4690      	mov	r8, r2
  406e66:	2b00      	cmp	r3, #0
  406e68:	d070      	beq.n	406f4c <__ssprint_r+0xf0>
  406e6a:	4682      	mov	sl, r0
  406e6c:	460c      	mov	r4, r1
  406e6e:	6817      	ldr	r7, [r2, #0]
  406e70:	688d      	ldr	r5, [r1, #8]
  406e72:	6808      	ldr	r0, [r1, #0]
  406e74:	e042      	b.n	406efc <__ssprint_r+0xa0>
  406e76:	89a3      	ldrh	r3, [r4, #12]
  406e78:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406e7c:	d02e      	beq.n	406edc <__ssprint_r+0x80>
  406e7e:	6965      	ldr	r5, [r4, #20]
  406e80:	6921      	ldr	r1, [r4, #16]
  406e82:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  406e86:	eba0 0b01 	sub.w	fp, r0, r1
  406e8a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  406e8e:	f10b 0001 	add.w	r0, fp, #1
  406e92:	106d      	asrs	r5, r5, #1
  406e94:	4430      	add	r0, r6
  406e96:	42a8      	cmp	r0, r5
  406e98:	462a      	mov	r2, r5
  406e9a:	bf84      	itt	hi
  406e9c:	4605      	movhi	r5, r0
  406e9e:	462a      	movhi	r2, r5
  406ea0:	055b      	lsls	r3, r3, #21
  406ea2:	d538      	bpl.n	406f16 <__ssprint_r+0xba>
  406ea4:	4611      	mov	r1, r2
  406ea6:	4650      	mov	r0, sl
  406ea8:	f7fe fece 	bl	405c48 <_malloc_r>
  406eac:	2800      	cmp	r0, #0
  406eae:	d03c      	beq.n	406f2a <__ssprint_r+0xce>
  406eb0:	465a      	mov	r2, fp
  406eb2:	6921      	ldr	r1, [r4, #16]
  406eb4:	9001      	str	r0, [sp, #4]
  406eb6:	f7fa fe75 	bl	401ba4 <memcpy>
  406eba:	89a2      	ldrh	r2, [r4, #12]
  406ebc:	9b01      	ldr	r3, [sp, #4]
  406ebe:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  406ec2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  406ec6:	81a2      	strh	r2, [r4, #12]
  406ec8:	eba5 020b 	sub.w	r2, r5, fp
  406ecc:	eb03 000b 	add.w	r0, r3, fp
  406ed0:	6165      	str	r5, [r4, #20]
  406ed2:	6123      	str	r3, [r4, #16]
  406ed4:	6020      	str	r0, [r4, #0]
  406ed6:	60a2      	str	r2, [r4, #8]
  406ed8:	4635      	mov	r5, r6
  406eda:	46b3      	mov	fp, r6
  406edc:	465a      	mov	r2, fp
  406ede:	4649      	mov	r1, r9
  406ee0:	f7ff f9ce 	bl	406280 <memmove>
  406ee4:	f8d8 3008 	ldr.w	r3, [r8, #8]
  406ee8:	68a2      	ldr	r2, [r4, #8]
  406eea:	6820      	ldr	r0, [r4, #0]
  406eec:	1b55      	subs	r5, r2, r5
  406eee:	4458      	add	r0, fp
  406ef0:	1b9e      	subs	r6, r3, r6
  406ef2:	60a5      	str	r5, [r4, #8]
  406ef4:	6020      	str	r0, [r4, #0]
  406ef6:	f8c8 6008 	str.w	r6, [r8, #8]
  406efa:	b33e      	cbz	r6, 406f4c <__ssprint_r+0xf0>
  406efc:	687e      	ldr	r6, [r7, #4]
  406efe:	463b      	mov	r3, r7
  406f00:	3708      	adds	r7, #8
  406f02:	2e00      	cmp	r6, #0
  406f04:	d0fa      	beq.n	406efc <__ssprint_r+0xa0>
  406f06:	42ae      	cmp	r6, r5
  406f08:	f8d3 9000 	ldr.w	r9, [r3]
  406f0c:	46ab      	mov	fp, r5
  406f0e:	d2b2      	bcs.n	406e76 <__ssprint_r+0x1a>
  406f10:	4635      	mov	r5, r6
  406f12:	46b3      	mov	fp, r6
  406f14:	e7e2      	b.n	406edc <__ssprint_r+0x80>
  406f16:	4650      	mov	r0, sl
  406f18:	f7ff fd1c 	bl	406954 <_realloc_r>
  406f1c:	4603      	mov	r3, r0
  406f1e:	2800      	cmp	r0, #0
  406f20:	d1d2      	bne.n	406ec8 <__ssprint_r+0x6c>
  406f22:	6921      	ldr	r1, [r4, #16]
  406f24:	4650      	mov	r0, sl
  406f26:	f7fe fb63 	bl	4055f0 <_free_r>
  406f2a:	230c      	movs	r3, #12
  406f2c:	f8ca 3000 	str.w	r3, [sl]
  406f30:	89a3      	ldrh	r3, [r4, #12]
  406f32:	2200      	movs	r2, #0
  406f34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406f38:	f04f 30ff 	mov.w	r0, #4294967295
  406f3c:	81a3      	strh	r3, [r4, #12]
  406f3e:	f8c8 2008 	str.w	r2, [r8, #8]
  406f42:	f8c8 2004 	str.w	r2, [r8, #4]
  406f46:	b003      	add	sp, #12
  406f48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406f4c:	2000      	movs	r0, #0
  406f4e:	f8c8 0004 	str.w	r0, [r8, #4]
  406f52:	b003      	add	sp, #12
  406f54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406f58 <__swbuf_r>:
  406f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406f5a:	460d      	mov	r5, r1
  406f5c:	4614      	mov	r4, r2
  406f5e:	4606      	mov	r6, r0
  406f60:	b110      	cbz	r0, 406f68 <__swbuf_r+0x10>
  406f62:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406f64:	2b00      	cmp	r3, #0
  406f66:	d04b      	beq.n	407000 <__swbuf_r+0xa8>
  406f68:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406f6c:	69a3      	ldr	r3, [r4, #24]
  406f6e:	60a3      	str	r3, [r4, #8]
  406f70:	b291      	uxth	r1, r2
  406f72:	0708      	lsls	r0, r1, #28
  406f74:	d539      	bpl.n	406fea <__swbuf_r+0x92>
  406f76:	6923      	ldr	r3, [r4, #16]
  406f78:	2b00      	cmp	r3, #0
  406f7a:	d036      	beq.n	406fea <__swbuf_r+0x92>
  406f7c:	b2ed      	uxtb	r5, r5
  406f7e:	0489      	lsls	r1, r1, #18
  406f80:	462f      	mov	r7, r5
  406f82:	d515      	bpl.n	406fb0 <__swbuf_r+0x58>
  406f84:	6822      	ldr	r2, [r4, #0]
  406f86:	6961      	ldr	r1, [r4, #20]
  406f88:	1ad3      	subs	r3, r2, r3
  406f8a:	428b      	cmp	r3, r1
  406f8c:	da1c      	bge.n	406fc8 <__swbuf_r+0x70>
  406f8e:	3301      	adds	r3, #1
  406f90:	68a1      	ldr	r1, [r4, #8]
  406f92:	1c50      	adds	r0, r2, #1
  406f94:	3901      	subs	r1, #1
  406f96:	60a1      	str	r1, [r4, #8]
  406f98:	6020      	str	r0, [r4, #0]
  406f9a:	7015      	strb	r5, [r2, #0]
  406f9c:	6962      	ldr	r2, [r4, #20]
  406f9e:	429a      	cmp	r2, r3
  406fa0:	d01a      	beq.n	406fd8 <__swbuf_r+0x80>
  406fa2:	89a3      	ldrh	r3, [r4, #12]
  406fa4:	07db      	lsls	r3, r3, #31
  406fa6:	d501      	bpl.n	406fac <__swbuf_r+0x54>
  406fa8:	2d0a      	cmp	r5, #10
  406faa:	d015      	beq.n	406fd8 <__swbuf_r+0x80>
  406fac:	4638      	mov	r0, r7
  406fae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406fb0:	6e61      	ldr	r1, [r4, #100]	; 0x64
  406fb2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  406fb6:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  406fba:	81a2      	strh	r2, [r4, #12]
  406fbc:	6822      	ldr	r2, [r4, #0]
  406fbe:	6661      	str	r1, [r4, #100]	; 0x64
  406fc0:	6961      	ldr	r1, [r4, #20]
  406fc2:	1ad3      	subs	r3, r2, r3
  406fc4:	428b      	cmp	r3, r1
  406fc6:	dbe2      	blt.n	406f8e <__swbuf_r+0x36>
  406fc8:	4621      	mov	r1, r4
  406fca:	4630      	mov	r0, r6
  406fcc:	f7fe f992 	bl	4052f4 <_fflush_r>
  406fd0:	b940      	cbnz	r0, 406fe4 <__swbuf_r+0x8c>
  406fd2:	6822      	ldr	r2, [r4, #0]
  406fd4:	2301      	movs	r3, #1
  406fd6:	e7db      	b.n	406f90 <__swbuf_r+0x38>
  406fd8:	4621      	mov	r1, r4
  406fda:	4630      	mov	r0, r6
  406fdc:	f7fe f98a 	bl	4052f4 <_fflush_r>
  406fe0:	2800      	cmp	r0, #0
  406fe2:	d0e3      	beq.n	406fac <__swbuf_r+0x54>
  406fe4:	f04f 37ff 	mov.w	r7, #4294967295
  406fe8:	e7e0      	b.n	406fac <__swbuf_r+0x54>
  406fea:	4621      	mov	r1, r4
  406fec:	4630      	mov	r0, r6
  406fee:	f7fd f8af 	bl	404150 <__swsetup_r>
  406ff2:	2800      	cmp	r0, #0
  406ff4:	d1f6      	bne.n	406fe4 <__swbuf_r+0x8c>
  406ff6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406ffa:	6923      	ldr	r3, [r4, #16]
  406ffc:	b291      	uxth	r1, r2
  406ffe:	e7bd      	b.n	406f7c <__swbuf_r+0x24>
  407000:	f7fe f9d0 	bl	4053a4 <__sinit>
  407004:	e7b0      	b.n	406f68 <__swbuf_r+0x10>
  407006:	bf00      	nop

00407008 <_wcrtomb_r>:
  407008:	b5f0      	push	{r4, r5, r6, r7, lr}
  40700a:	4606      	mov	r6, r0
  40700c:	b085      	sub	sp, #20
  40700e:	461f      	mov	r7, r3
  407010:	b189      	cbz	r1, 407036 <_wcrtomb_r+0x2e>
  407012:	4c10      	ldr	r4, [pc, #64]	; (407054 <_wcrtomb_r+0x4c>)
  407014:	4d10      	ldr	r5, [pc, #64]	; (407058 <_wcrtomb_r+0x50>)
  407016:	6824      	ldr	r4, [r4, #0]
  407018:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40701a:	2c00      	cmp	r4, #0
  40701c:	bf08      	it	eq
  40701e:	462c      	moveq	r4, r5
  407020:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  407024:	47a0      	blx	r4
  407026:	1c43      	adds	r3, r0, #1
  407028:	d103      	bne.n	407032 <_wcrtomb_r+0x2a>
  40702a:	2200      	movs	r2, #0
  40702c:	238a      	movs	r3, #138	; 0x8a
  40702e:	603a      	str	r2, [r7, #0]
  407030:	6033      	str	r3, [r6, #0]
  407032:	b005      	add	sp, #20
  407034:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407036:	460c      	mov	r4, r1
  407038:	4906      	ldr	r1, [pc, #24]	; (407054 <_wcrtomb_r+0x4c>)
  40703a:	4a07      	ldr	r2, [pc, #28]	; (407058 <_wcrtomb_r+0x50>)
  40703c:	6809      	ldr	r1, [r1, #0]
  40703e:	6b49      	ldr	r1, [r1, #52]	; 0x34
  407040:	2900      	cmp	r1, #0
  407042:	bf08      	it	eq
  407044:	4611      	moveq	r1, r2
  407046:	4622      	mov	r2, r4
  407048:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  40704c:	a901      	add	r1, sp, #4
  40704e:	47a0      	blx	r4
  407050:	e7e9      	b.n	407026 <_wcrtomb_r+0x1e>
  407052:	bf00      	nop
  407054:	20400008 	.word	0x20400008
  407058:	2040043c 	.word	0x2040043c

0040705c <__ascii_wctomb>:
  40705c:	b121      	cbz	r1, 407068 <__ascii_wctomb+0xc>
  40705e:	2aff      	cmp	r2, #255	; 0xff
  407060:	d804      	bhi.n	40706c <__ascii_wctomb+0x10>
  407062:	700a      	strb	r2, [r1, #0]
  407064:	2001      	movs	r0, #1
  407066:	4770      	bx	lr
  407068:	4608      	mov	r0, r1
  40706a:	4770      	bx	lr
  40706c:	238a      	movs	r3, #138	; 0x8a
  40706e:	6003      	str	r3, [r0, #0]
  407070:	f04f 30ff 	mov.w	r0, #4294967295
  407074:	4770      	bx	lr
  407076:	bf00      	nop

00407078 <_write_r>:
  407078:	b570      	push	{r4, r5, r6, lr}
  40707a:	460d      	mov	r5, r1
  40707c:	4c08      	ldr	r4, [pc, #32]	; (4070a0 <_write_r+0x28>)
  40707e:	4611      	mov	r1, r2
  407080:	4606      	mov	r6, r0
  407082:	461a      	mov	r2, r3
  407084:	4628      	mov	r0, r5
  407086:	2300      	movs	r3, #0
  407088:	6023      	str	r3, [r4, #0]
  40708a:	f7f9 f9ad 	bl	4003e8 <_write>
  40708e:	1c43      	adds	r3, r0, #1
  407090:	d000      	beq.n	407094 <_write_r+0x1c>
  407092:	bd70      	pop	{r4, r5, r6, pc}
  407094:	6823      	ldr	r3, [r4, #0]
  407096:	2b00      	cmp	r3, #0
  407098:	d0fb      	beq.n	407092 <_write_r+0x1a>
  40709a:	6033      	str	r3, [r6, #0]
  40709c:	bd70      	pop	{r4, r5, r6, pc}
  40709e:	bf00      	nop
  4070a0:	20400e80 	.word	0x20400e80

004070a4 <__register_exitproc>:
  4070a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4070a8:	4d2c      	ldr	r5, [pc, #176]	; (40715c <__register_exitproc+0xb8>)
  4070aa:	4606      	mov	r6, r0
  4070ac:	6828      	ldr	r0, [r5, #0]
  4070ae:	4698      	mov	r8, r3
  4070b0:	460f      	mov	r7, r1
  4070b2:	4691      	mov	r9, r2
  4070b4:	f7fe fd44 	bl	405b40 <__retarget_lock_acquire_recursive>
  4070b8:	4b29      	ldr	r3, [pc, #164]	; (407160 <__register_exitproc+0xbc>)
  4070ba:	681c      	ldr	r4, [r3, #0]
  4070bc:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4070c0:	2b00      	cmp	r3, #0
  4070c2:	d03e      	beq.n	407142 <__register_exitproc+0x9e>
  4070c4:	685a      	ldr	r2, [r3, #4]
  4070c6:	2a1f      	cmp	r2, #31
  4070c8:	dc1c      	bgt.n	407104 <__register_exitproc+0x60>
  4070ca:	f102 0e01 	add.w	lr, r2, #1
  4070ce:	b176      	cbz	r6, 4070ee <__register_exitproc+0x4a>
  4070d0:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4070d4:	2401      	movs	r4, #1
  4070d6:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4070da:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4070de:	4094      	lsls	r4, r2
  4070e0:	4320      	orrs	r0, r4
  4070e2:	2e02      	cmp	r6, #2
  4070e4:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4070e8:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4070ec:	d023      	beq.n	407136 <__register_exitproc+0x92>
  4070ee:	3202      	adds	r2, #2
  4070f0:	f8c3 e004 	str.w	lr, [r3, #4]
  4070f4:	6828      	ldr	r0, [r5, #0]
  4070f6:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4070fa:	f7fe fd23 	bl	405b44 <__retarget_lock_release_recursive>
  4070fe:	2000      	movs	r0, #0
  407100:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407104:	4b17      	ldr	r3, [pc, #92]	; (407164 <__register_exitproc+0xc0>)
  407106:	b30b      	cbz	r3, 40714c <__register_exitproc+0xa8>
  407108:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40710c:	f7fe fd94 	bl	405c38 <malloc>
  407110:	4603      	mov	r3, r0
  407112:	b1d8      	cbz	r0, 40714c <__register_exitproc+0xa8>
  407114:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  407118:	6002      	str	r2, [r0, #0]
  40711a:	2100      	movs	r1, #0
  40711c:	6041      	str	r1, [r0, #4]
  40711e:	460a      	mov	r2, r1
  407120:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  407124:	f04f 0e01 	mov.w	lr, #1
  407128:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  40712c:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  407130:	2e00      	cmp	r6, #0
  407132:	d0dc      	beq.n	4070ee <__register_exitproc+0x4a>
  407134:	e7cc      	b.n	4070d0 <__register_exitproc+0x2c>
  407136:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40713a:	430c      	orrs	r4, r1
  40713c:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  407140:	e7d5      	b.n	4070ee <__register_exitproc+0x4a>
  407142:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  407146:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40714a:	e7bb      	b.n	4070c4 <__register_exitproc+0x20>
  40714c:	6828      	ldr	r0, [r5, #0]
  40714e:	f7fe fcf9 	bl	405b44 <__retarget_lock_release_recursive>
  407152:	f04f 30ff 	mov.w	r0, #4294967295
  407156:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40715a:	bf00      	nop
  40715c:	20400438 	.word	0x20400438
  407160:	00408c44 	.word	0x00408c44
  407164:	00405c39 	.word	0x00405c39

00407168 <_calloc_r>:
  407168:	b510      	push	{r4, lr}
  40716a:	fb02 f101 	mul.w	r1, r2, r1
  40716e:	f7fe fd6b 	bl	405c48 <_malloc_r>
  407172:	4604      	mov	r4, r0
  407174:	b1d8      	cbz	r0, 4071ae <_calloc_r+0x46>
  407176:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40717a:	f022 0203 	bic.w	r2, r2, #3
  40717e:	3a04      	subs	r2, #4
  407180:	2a24      	cmp	r2, #36	; 0x24
  407182:	d818      	bhi.n	4071b6 <_calloc_r+0x4e>
  407184:	2a13      	cmp	r2, #19
  407186:	d914      	bls.n	4071b2 <_calloc_r+0x4a>
  407188:	2300      	movs	r3, #0
  40718a:	2a1b      	cmp	r2, #27
  40718c:	6003      	str	r3, [r0, #0]
  40718e:	6043      	str	r3, [r0, #4]
  407190:	d916      	bls.n	4071c0 <_calloc_r+0x58>
  407192:	2a24      	cmp	r2, #36	; 0x24
  407194:	6083      	str	r3, [r0, #8]
  407196:	60c3      	str	r3, [r0, #12]
  407198:	bf11      	iteee	ne
  40719a:	f100 0210 	addne.w	r2, r0, #16
  40719e:	6103      	streq	r3, [r0, #16]
  4071a0:	6143      	streq	r3, [r0, #20]
  4071a2:	f100 0218 	addeq.w	r2, r0, #24
  4071a6:	2300      	movs	r3, #0
  4071a8:	6013      	str	r3, [r2, #0]
  4071aa:	6053      	str	r3, [r2, #4]
  4071ac:	6093      	str	r3, [r2, #8]
  4071ae:	4620      	mov	r0, r4
  4071b0:	bd10      	pop	{r4, pc}
  4071b2:	4602      	mov	r2, r0
  4071b4:	e7f7      	b.n	4071a6 <_calloc_r+0x3e>
  4071b6:	2100      	movs	r1, #0
  4071b8:	f7fa fd8e 	bl	401cd8 <memset>
  4071bc:	4620      	mov	r0, r4
  4071be:	bd10      	pop	{r4, pc}
  4071c0:	f100 0208 	add.w	r2, r0, #8
  4071c4:	e7ef      	b.n	4071a6 <_calloc_r+0x3e>
  4071c6:	bf00      	nop

004071c8 <_close_r>:
  4071c8:	b538      	push	{r3, r4, r5, lr}
  4071ca:	4c07      	ldr	r4, [pc, #28]	; (4071e8 <_close_r+0x20>)
  4071cc:	2300      	movs	r3, #0
  4071ce:	4605      	mov	r5, r0
  4071d0:	4608      	mov	r0, r1
  4071d2:	6023      	str	r3, [r4, #0]
  4071d4:	f7fa fb00 	bl	4017d8 <_close>
  4071d8:	1c43      	adds	r3, r0, #1
  4071da:	d000      	beq.n	4071de <_close_r+0x16>
  4071dc:	bd38      	pop	{r3, r4, r5, pc}
  4071de:	6823      	ldr	r3, [r4, #0]
  4071e0:	2b00      	cmp	r3, #0
  4071e2:	d0fb      	beq.n	4071dc <_close_r+0x14>
  4071e4:	602b      	str	r3, [r5, #0]
  4071e6:	bd38      	pop	{r3, r4, r5, pc}
  4071e8:	20400e80 	.word	0x20400e80

004071ec <_fclose_r>:
  4071ec:	b570      	push	{r4, r5, r6, lr}
  4071ee:	b159      	cbz	r1, 407208 <_fclose_r+0x1c>
  4071f0:	4605      	mov	r5, r0
  4071f2:	460c      	mov	r4, r1
  4071f4:	b110      	cbz	r0, 4071fc <_fclose_r+0x10>
  4071f6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4071f8:	2b00      	cmp	r3, #0
  4071fa:	d03c      	beq.n	407276 <_fclose_r+0x8a>
  4071fc:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4071fe:	07d8      	lsls	r0, r3, #31
  407200:	d505      	bpl.n	40720e <_fclose_r+0x22>
  407202:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407206:	b92b      	cbnz	r3, 407214 <_fclose_r+0x28>
  407208:	2600      	movs	r6, #0
  40720a:	4630      	mov	r0, r6
  40720c:	bd70      	pop	{r4, r5, r6, pc}
  40720e:	89a3      	ldrh	r3, [r4, #12]
  407210:	0599      	lsls	r1, r3, #22
  407212:	d53c      	bpl.n	40728e <_fclose_r+0xa2>
  407214:	4621      	mov	r1, r4
  407216:	4628      	mov	r0, r5
  407218:	f7fd ffcc 	bl	4051b4 <__sflush_r>
  40721c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40721e:	4606      	mov	r6, r0
  407220:	b133      	cbz	r3, 407230 <_fclose_r+0x44>
  407222:	69e1      	ldr	r1, [r4, #28]
  407224:	4628      	mov	r0, r5
  407226:	4798      	blx	r3
  407228:	2800      	cmp	r0, #0
  40722a:	bfb8      	it	lt
  40722c:	f04f 36ff 	movlt.w	r6, #4294967295
  407230:	89a3      	ldrh	r3, [r4, #12]
  407232:	061a      	lsls	r2, r3, #24
  407234:	d422      	bmi.n	40727c <_fclose_r+0x90>
  407236:	6b21      	ldr	r1, [r4, #48]	; 0x30
  407238:	b141      	cbz	r1, 40724c <_fclose_r+0x60>
  40723a:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40723e:	4299      	cmp	r1, r3
  407240:	d002      	beq.n	407248 <_fclose_r+0x5c>
  407242:	4628      	mov	r0, r5
  407244:	f7fe f9d4 	bl	4055f0 <_free_r>
  407248:	2300      	movs	r3, #0
  40724a:	6323      	str	r3, [r4, #48]	; 0x30
  40724c:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40724e:	b121      	cbz	r1, 40725a <_fclose_r+0x6e>
  407250:	4628      	mov	r0, r5
  407252:	f7fe f9cd 	bl	4055f0 <_free_r>
  407256:	2300      	movs	r3, #0
  407258:	6463      	str	r3, [r4, #68]	; 0x44
  40725a:	f7fe f8cf 	bl	4053fc <__sfp_lock_acquire>
  40725e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407260:	2200      	movs	r2, #0
  407262:	07db      	lsls	r3, r3, #31
  407264:	81a2      	strh	r2, [r4, #12]
  407266:	d50e      	bpl.n	407286 <_fclose_r+0x9a>
  407268:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40726a:	f7fe fc67 	bl	405b3c <__retarget_lock_close_recursive>
  40726e:	f7fe f8cb 	bl	405408 <__sfp_lock_release>
  407272:	4630      	mov	r0, r6
  407274:	bd70      	pop	{r4, r5, r6, pc}
  407276:	f7fe f895 	bl	4053a4 <__sinit>
  40727a:	e7bf      	b.n	4071fc <_fclose_r+0x10>
  40727c:	6921      	ldr	r1, [r4, #16]
  40727e:	4628      	mov	r0, r5
  407280:	f7fe f9b6 	bl	4055f0 <_free_r>
  407284:	e7d7      	b.n	407236 <_fclose_r+0x4a>
  407286:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407288:	f7fe fc5c 	bl	405b44 <__retarget_lock_release_recursive>
  40728c:	e7ec      	b.n	407268 <_fclose_r+0x7c>
  40728e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407290:	f7fe fc56 	bl	405b40 <__retarget_lock_acquire_recursive>
  407294:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407298:	2b00      	cmp	r3, #0
  40729a:	d1bb      	bne.n	407214 <_fclose_r+0x28>
  40729c:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40729e:	f016 0601 	ands.w	r6, r6, #1
  4072a2:	d1b1      	bne.n	407208 <_fclose_r+0x1c>
  4072a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4072a6:	f7fe fc4d 	bl	405b44 <__retarget_lock_release_recursive>
  4072aa:	4630      	mov	r0, r6
  4072ac:	bd70      	pop	{r4, r5, r6, pc}
  4072ae:	bf00      	nop

004072b0 <_fstat_r>:
  4072b0:	b538      	push	{r3, r4, r5, lr}
  4072b2:	460b      	mov	r3, r1
  4072b4:	4c07      	ldr	r4, [pc, #28]	; (4072d4 <_fstat_r+0x24>)
  4072b6:	4605      	mov	r5, r0
  4072b8:	4611      	mov	r1, r2
  4072ba:	4618      	mov	r0, r3
  4072bc:	2300      	movs	r3, #0
  4072be:	6023      	str	r3, [r4, #0]
  4072c0:	f7fa fa8d 	bl	4017de <_fstat>
  4072c4:	1c43      	adds	r3, r0, #1
  4072c6:	d000      	beq.n	4072ca <_fstat_r+0x1a>
  4072c8:	bd38      	pop	{r3, r4, r5, pc}
  4072ca:	6823      	ldr	r3, [r4, #0]
  4072cc:	2b00      	cmp	r3, #0
  4072ce:	d0fb      	beq.n	4072c8 <_fstat_r+0x18>
  4072d0:	602b      	str	r3, [r5, #0]
  4072d2:	bd38      	pop	{r3, r4, r5, pc}
  4072d4:	20400e80 	.word	0x20400e80

004072d8 <_isatty_r>:
  4072d8:	b538      	push	{r3, r4, r5, lr}
  4072da:	4c07      	ldr	r4, [pc, #28]	; (4072f8 <_isatty_r+0x20>)
  4072dc:	2300      	movs	r3, #0
  4072de:	4605      	mov	r5, r0
  4072e0:	4608      	mov	r0, r1
  4072e2:	6023      	str	r3, [r4, #0]
  4072e4:	f7fa fa80 	bl	4017e8 <_isatty>
  4072e8:	1c43      	adds	r3, r0, #1
  4072ea:	d000      	beq.n	4072ee <_isatty_r+0x16>
  4072ec:	bd38      	pop	{r3, r4, r5, pc}
  4072ee:	6823      	ldr	r3, [r4, #0]
  4072f0:	2b00      	cmp	r3, #0
  4072f2:	d0fb      	beq.n	4072ec <_isatty_r+0x14>
  4072f4:	602b      	str	r3, [r5, #0]
  4072f6:	bd38      	pop	{r3, r4, r5, pc}
  4072f8:	20400e80 	.word	0x20400e80

004072fc <_lseek_r>:
  4072fc:	b570      	push	{r4, r5, r6, lr}
  4072fe:	460d      	mov	r5, r1
  407300:	4c08      	ldr	r4, [pc, #32]	; (407324 <_lseek_r+0x28>)
  407302:	4611      	mov	r1, r2
  407304:	4606      	mov	r6, r0
  407306:	461a      	mov	r2, r3
  407308:	4628      	mov	r0, r5
  40730a:	2300      	movs	r3, #0
  40730c:	6023      	str	r3, [r4, #0]
  40730e:	f7fa fa6d 	bl	4017ec <_lseek>
  407312:	1c43      	adds	r3, r0, #1
  407314:	d000      	beq.n	407318 <_lseek_r+0x1c>
  407316:	bd70      	pop	{r4, r5, r6, pc}
  407318:	6823      	ldr	r3, [r4, #0]
  40731a:	2b00      	cmp	r3, #0
  40731c:	d0fb      	beq.n	407316 <_lseek_r+0x1a>
  40731e:	6033      	str	r3, [r6, #0]
  407320:	bd70      	pop	{r4, r5, r6, pc}
  407322:	bf00      	nop
  407324:	20400e80 	.word	0x20400e80

00407328 <_read_r>:
  407328:	b570      	push	{r4, r5, r6, lr}
  40732a:	460d      	mov	r5, r1
  40732c:	4c08      	ldr	r4, [pc, #32]	; (407350 <_read_r+0x28>)
  40732e:	4611      	mov	r1, r2
  407330:	4606      	mov	r6, r0
  407332:	461a      	mov	r2, r3
  407334:	4628      	mov	r0, r5
  407336:	2300      	movs	r3, #0
  407338:	6023      	str	r3, [r4, #0]
  40733a:	f7f9 f837 	bl	4003ac <_read>
  40733e:	1c43      	adds	r3, r0, #1
  407340:	d000      	beq.n	407344 <_read_r+0x1c>
  407342:	bd70      	pop	{r4, r5, r6, pc}
  407344:	6823      	ldr	r3, [r4, #0]
  407346:	2b00      	cmp	r3, #0
  407348:	d0fb      	beq.n	407342 <_read_r+0x1a>
  40734a:	6033      	str	r3, [r6, #0]
  40734c:	bd70      	pop	{r4, r5, r6, pc}
  40734e:	bf00      	nop
  407350:	20400e80 	.word	0x20400e80

00407354 <__aeabi_drsub>:
  407354:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  407358:	e002      	b.n	407360 <__adddf3>
  40735a:	bf00      	nop

0040735c <__aeabi_dsub>:
  40735c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00407360 <__adddf3>:
  407360:	b530      	push	{r4, r5, lr}
  407362:	ea4f 0441 	mov.w	r4, r1, lsl #1
  407366:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40736a:	ea94 0f05 	teq	r4, r5
  40736e:	bf08      	it	eq
  407370:	ea90 0f02 	teqeq	r0, r2
  407374:	bf1f      	itttt	ne
  407376:	ea54 0c00 	orrsne.w	ip, r4, r0
  40737a:	ea55 0c02 	orrsne.w	ip, r5, r2
  40737e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  407382:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407386:	f000 80e2 	beq.w	40754e <__adddf3+0x1ee>
  40738a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40738e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  407392:	bfb8      	it	lt
  407394:	426d      	neglt	r5, r5
  407396:	dd0c      	ble.n	4073b2 <__adddf3+0x52>
  407398:	442c      	add	r4, r5
  40739a:	ea80 0202 	eor.w	r2, r0, r2
  40739e:	ea81 0303 	eor.w	r3, r1, r3
  4073a2:	ea82 0000 	eor.w	r0, r2, r0
  4073a6:	ea83 0101 	eor.w	r1, r3, r1
  4073aa:	ea80 0202 	eor.w	r2, r0, r2
  4073ae:	ea81 0303 	eor.w	r3, r1, r3
  4073b2:	2d36      	cmp	r5, #54	; 0x36
  4073b4:	bf88      	it	hi
  4073b6:	bd30      	pophi	{r4, r5, pc}
  4073b8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4073bc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4073c0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4073c4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4073c8:	d002      	beq.n	4073d0 <__adddf3+0x70>
  4073ca:	4240      	negs	r0, r0
  4073cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4073d0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4073d4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4073d8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4073dc:	d002      	beq.n	4073e4 <__adddf3+0x84>
  4073de:	4252      	negs	r2, r2
  4073e0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4073e4:	ea94 0f05 	teq	r4, r5
  4073e8:	f000 80a7 	beq.w	40753a <__adddf3+0x1da>
  4073ec:	f1a4 0401 	sub.w	r4, r4, #1
  4073f0:	f1d5 0e20 	rsbs	lr, r5, #32
  4073f4:	db0d      	blt.n	407412 <__adddf3+0xb2>
  4073f6:	fa02 fc0e 	lsl.w	ip, r2, lr
  4073fa:	fa22 f205 	lsr.w	r2, r2, r5
  4073fe:	1880      	adds	r0, r0, r2
  407400:	f141 0100 	adc.w	r1, r1, #0
  407404:	fa03 f20e 	lsl.w	r2, r3, lr
  407408:	1880      	adds	r0, r0, r2
  40740a:	fa43 f305 	asr.w	r3, r3, r5
  40740e:	4159      	adcs	r1, r3
  407410:	e00e      	b.n	407430 <__adddf3+0xd0>
  407412:	f1a5 0520 	sub.w	r5, r5, #32
  407416:	f10e 0e20 	add.w	lr, lr, #32
  40741a:	2a01      	cmp	r2, #1
  40741c:	fa03 fc0e 	lsl.w	ip, r3, lr
  407420:	bf28      	it	cs
  407422:	f04c 0c02 	orrcs.w	ip, ip, #2
  407426:	fa43 f305 	asr.w	r3, r3, r5
  40742a:	18c0      	adds	r0, r0, r3
  40742c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  407430:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407434:	d507      	bpl.n	407446 <__adddf3+0xe6>
  407436:	f04f 0e00 	mov.w	lr, #0
  40743a:	f1dc 0c00 	rsbs	ip, ip, #0
  40743e:	eb7e 0000 	sbcs.w	r0, lr, r0
  407442:	eb6e 0101 	sbc.w	r1, lr, r1
  407446:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40744a:	d31b      	bcc.n	407484 <__adddf3+0x124>
  40744c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  407450:	d30c      	bcc.n	40746c <__adddf3+0x10c>
  407452:	0849      	lsrs	r1, r1, #1
  407454:	ea5f 0030 	movs.w	r0, r0, rrx
  407458:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40745c:	f104 0401 	add.w	r4, r4, #1
  407460:	ea4f 5244 	mov.w	r2, r4, lsl #21
  407464:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  407468:	f080 809a 	bcs.w	4075a0 <__adddf3+0x240>
  40746c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  407470:	bf08      	it	eq
  407472:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407476:	f150 0000 	adcs.w	r0, r0, #0
  40747a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40747e:	ea41 0105 	orr.w	r1, r1, r5
  407482:	bd30      	pop	{r4, r5, pc}
  407484:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  407488:	4140      	adcs	r0, r0
  40748a:	eb41 0101 	adc.w	r1, r1, r1
  40748e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407492:	f1a4 0401 	sub.w	r4, r4, #1
  407496:	d1e9      	bne.n	40746c <__adddf3+0x10c>
  407498:	f091 0f00 	teq	r1, #0
  40749c:	bf04      	itt	eq
  40749e:	4601      	moveq	r1, r0
  4074a0:	2000      	moveq	r0, #0
  4074a2:	fab1 f381 	clz	r3, r1
  4074a6:	bf08      	it	eq
  4074a8:	3320      	addeq	r3, #32
  4074aa:	f1a3 030b 	sub.w	r3, r3, #11
  4074ae:	f1b3 0220 	subs.w	r2, r3, #32
  4074b2:	da0c      	bge.n	4074ce <__adddf3+0x16e>
  4074b4:	320c      	adds	r2, #12
  4074b6:	dd08      	ble.n	4074ca <__adddf3+0x16a>
  4074b8:	f102 0c14 	add.w	ip, r2, #20
  4074bc:	f1c2 020c 	rsb	r2, r2, #12
  4074c0:	fa01 f00c 	lsl.w	r0, r1, ip
  4074c4:	fa21 f102 	lsr.w	r1, r1, r2
  4074c8:	e00c      	b.n	4074e4 <__adddf3+0x184>
  4074ca:	f102 0214 	add.w	r2, r2, #20
  4074ce:	bfd8      	it	le
  4074d0:	f1c2 0c20 	rsble	ip, r2, #32
  4074d4:	fa01 f102 	lsl.w	r1, r1, r2
  4074d8:	fa20 fc0c 	lsr.w	ip, r0, ip
  4074dc:	bfdc      	itt	le
  4074de:	ea41 010c 	orrle.w	r1, r1, ip
  4074e2:	4090      	lslle	r0, r2
  4074e4:	1ae4      	subs	r4, r4, r3
  4074e6:	bfa2      	ittt	ge
  4074e8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4074ec:	4329      	orrge	r1, r5
  4074ee:	bd30      	popge	{r4, r5, pc}
  4074f0:	ea6f 0404 	mvn.w	r4, r4
  4074f4:	3c1f      	subs	r4, #31
  4074f6:	da1c      	bge.n	407532 <__adddf3+0x1d2>
  4074f8:	340c      	adds	r4, #12
  4074fa:	dc0e      	bgt.n	40751a <__adddf3+0x1ba>
  4074fc:	f104 0414 	add.w	r4, r4, #20
  407500:	f1c4 0220 	rsb	r2, r4, #32
  407504:	fa20 f004 	lsr.w	r0, r0, r4
  407508:	fa01 f302 	lsl.w	r3, r1, r2
  40750c:	ea40 0003 	orr.w	r0, r0, r3
  407510:	fa21 f304 	lsr.w	r3, r1, r4
  407514:	ea45 0103 	orr.w	r1, r5, r3
  407518:	bd30      	pop	{r4, r5, pc}
  40751a:	f1c4 040c 	rsb	r4, r4, #12
  40751e:	f1c4 0220 	rsb	r2, r4, #32
  407522:	fa20 f002 	lsr.w	r0, r0, r2
  407526:	fa01 f304 	lsl.w	r3, r1, r4
  40752a:	ea40 0003 	orr.w	r0, r0, r3
  40752e:	4629      	mov	r1, r5
  407530:	bd30      	pop	{r4, r5, pc}
  407532:	fa21 f004 	lsr.w	r0, r1, r4
  407536:	4629      	mov	r1, r5
  407538:	bd30      	pop	{r4, r5, pc}
  40753a:	f094 0f00 	teq	r4, #0
  40753e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  407542:	bf06      	itte	eq
  407544:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  407548:	3401      	addeq	r4, #1
  40754a:	3d01      	subne	r5, #1
  40754c:	e74e      	b.n	4073ec <__adddf3+0x8c>
  40754e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407552:	bf18      	it	ne
  407554:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407558:	d029      	beq.n	4075ae <__adddf3+0x24e>
  40755a:	ea94 0f05 	teq	r4, r5
  40755e:	bf08      	it	eq
  407560:	ea90 0f02 	teqeq	r0, r2
  407564:	d005      	beq.n	407572 <__adddf3+0x212>
  407566:	ea54 0c00 	orrs.w	ip, r4, r0
  40756a:	bf04      	itt	eq
  40756c:	4619      	moveq	r1, r3
  40756e:	4610      	moveq	r0, r2
  407570:	bd30      	pop	{r4, r5, pc}
  407572:	ea91 0f03 	teq	r1, r3
  407576:	bf1e      	ittt	ne
  407578:	2100      	movne	r1, #0
  40757a:	2000      	movne	r0, #0
  40757c:	bd30      	popne	{r4, r5, pc}
  40757e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  407582:	d105      	bne.n	407590 <__adddf3+0x230>
  407584:	0040      	lsls	r0, r0, #1
  407586:	4149      	adcs	r1, r1
  407588:	bf28      	it	cs
  40758a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40758e:	bd30      	pop	{r4, r5, pc}
  407590:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  407594:	bf3c      	itt	cc
  407596:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40759a:	bd30      	popcc	{r4, r5, pc}
  40759c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4075a0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4075a4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4075a8:	f04f 0000 	mov.w	r0, #0
  4075ac:	bd30      	pop	{r4, r5, pc}
  4075ae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4075b2:	bf1a      	itte	ne
  4075b4:	4619      	movne	r1, r3
  4075b6:	4610      	movne	r0, r2
  4075b8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4075bc:	bf1c      	itt	ne
  4075be:	460b      	movne	r3, r1
  4075c0:	4602      	movne	r2, r0
  4075c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4075c6:	bf06      	itte	eq
  4075c8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4075cc:	ea91 0f03 	teqeq	r1, r3
  4075d0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4075d4:	bd30      	pop	{r4, r5, pc}
  4075d6:	bf00      	nop

004075d8 <__aeabi_ui2d>:
  4075d8:	f090 0f00 	teq	r0, #0
  4075dc:	bf04      	itt	eq
  4075de:	2100      	moveq	r1, #0
  4075e0:	4770      	bxeq	lr
  4075e2:	b530      	push	{r4, r5, lr}
  4075e4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4075e8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4075ec:	f04f 0500 	mov.w	r5, #0
  4075f0:	f04f 0100 	mov.w	r1, #0
  4075f4:	e750      	b.n	407498 <__adddf3+0x138>
  4075f6:	bf00      	nop

004075f8 <__aeabi_i2d>:
  4075f8:	f090 0f00 	teq	r0, #0
  4075fc:	bf04      	itt	eq
  4075fe:	2100      	moveq	r1, #0
  407600:	4770      	bxeq	lr
  407602:	b530      	push	{r4, r5, lr}
  407604:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407608:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40760c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  407610:	bf48      	it	mi
  407612:	4240      	negmi	r0, r0
  407614:	f04f 0100 	mov.w	r1, #0
  407618:	e73e      	b.n	407498 <__adddf3+0x138>
  40761a:	bf00      	nop

0040761c <__aeabi_f2d>:
  40761c:	0042      	lsls	r2, r0, #1
  40761e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  407622:	ea4f 0131 	mov.w	r1, r1, rrx
  407626:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40762a:	bf1f      	itttt	ne
  40762c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  407630:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407634:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  407638:	4770      	bxne	lr
  40763a:	f092 0f00 	teq	r2, #0
  40763e:	bf14      	ite	ne
  407640:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407644:	4770      	bxeq	lr
  407646:	b530      	push	{r4, r5, lr}
  407648:	f44f 7460 	mov.w	r4, #896	; 0x380
  40764c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407650:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407654:	e720      	b.n	407498 <__adddf3+0x138>
  407656:	bf00      	nop

00407658 <__aeabi_ul2d>:
  407658:	ea50 0201 	orrs.w	r2, r0, r1
  40765c:	bf08      	it	eq
  40765e:	4770      	bxeq	lr
  407660:	b530      	push	{r4, r5, lr}
  407662:	f04f 0500 	mov.w	r5, #0
  407666:	e00a      	b.n	40767e <__aeabi_l2d+0x16>

00407668 <__aeabi_l2d>:
  407668:	ea50 0201 	orrs.w	r2, r0, r1
  40766c:	bf08      	it	eq
  40766e:	4770      	bxeq	lr
  407670:	b530      	push	{r4, r5, lr}
  407672:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  407676:	d502      	bpl.n	40767e <__aeabi_l2d+0x16>
  407678:	4240      	negs	r0, r0
  40767a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40767e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407682:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407686:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40768a:	f43f aedc 	beq.w	407446 <__adddf3+0xe6>
  40768e:	f04f 0203 	mov.w	r2, #3
  407692:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407696:	bf18      	it	ne
  407698:	3203      	addne	r2, #3
  40769a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40769e:	bf18      	it	ne
  4076a0:	3203      	addne	r2, #3
  4076a2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4076a6:	f1c2 0320 	rsb	r3, r2, #32
  4076aa:	fa00 fc03 	lsl.w	ip, r0, r3
  4076ae:	fa20 f002 	lsr.w	r0, r0, r2
  4076b2:	fa01 fe03 	lsl.w	lr, r1, r3
  4076b6:	ea40 000e 	orr.w	r0, r0, lr
  4076ba:	fa21 f102 	lsr.w	r1, r1, r2
  4076be:	4414      	add	r4, r2
  4076c0:	e6c1      	b.n	407446 <__adddf3+0xe6>
  4076c2:	bf00      	nop

004076c4 <__aeabi_dmul>:
  4076c4:	b570      	push	{r4, r5, r6, lr}
  4076c6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4076ca:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4076ce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4076d2:	bf1d      	ittte	ne
  4076d4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4076d8:	ea94 0f0c 	teqne	r4, ip
  4076dc:	ea95 0f0c 	teqne	r5, ip
  4076e0:	f000 f8de 	bleq	4078a0 <__aeabi_dmul+0x1dc>
  4076e4:	442c      	add	r4, r5
  4076e6:	ea81 0603 	eor.w	r6, r1, r3
  4076ea:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4076ee:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4076f2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4076f6:	bf18      	it	ne
  4076f8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4076fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407700:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  407704:	d038      	beq.n	407778 <__aeabi_dmul+0xb4>
  407706:	fba0 ce02 	umull	ip, lr, r0, r2
  40770a:	f04f 0500 	mov.w	r5, #0
  40770e:	fbe1 e502 	umlal	lr, r5, r1, r2
  407712:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  407716:	fbe0 e503 	umlal	lr, r5, r0, r3
  40771a:	f04f 0600 	mov.w	r6, #0
  40771e:	fbe1 5603 	umlal	r5, r6, r1, r3
  407722:	f09c 0f00 	teq	ip, #0
  407726:	bf18      	it	ne
  407728:	f04e 0e01 	orrne.w	lr, lr, #1
  40772c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  407730:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  407734:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  407738:	d204      	bcs.n	407744 <__aeabi_dmul+0x80>
  40773a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40773e:	416d      	adcs	r5, r5
  407740:	eb46 0606 	adc.w	r6, r6, r6
  407744:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  407748:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40774c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  407750:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  407754:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  407758:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40775c:	bf88      	it	hi
  40775e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407762:	d81e      	bhi.n	4077a2 <__aeabi_dmul+0xde>
  407764:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  407768:	bf08      	it	eq
  40776a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40776e:	f150 0000 	adcs.w	r0, r0, #0
  407772:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407776:	bd70      	pop	{r4, r5, r6, pc}
  407778:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40777c:	ea46 0101 	orr.w	r1, r6, r1
  407780:	ea40 0002 	orr.w	r0, r0, r2
  407784:	ea81 0103 	eor.w	r1, r1, r3
  407788:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40778c:	bfc2      	ittt	gt
  40778e:	ebd4 050c 	rsbsgt	r5, r4, ip
  407792:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407796:	bd70      	popgt	{r4, r5, r6, pc}
  407798:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40779c:	f04f 0e00 	mov.w	lr, #0
  4077a0:	3c01      	subs	r4, #1
  4077a2:	f300 80ab 	bgt.w	4078fc <__aeabi_dmul+0x238>
  4077a6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4077aa:	bfde      	ittt	le
  4077ac:	2000      	movle	r0, #0
  4077ae:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4077b2:	bd70      	pople	{r4, r5, r6, pc}
  4077b4:	f1c4 0400 	rsb	r4, r4, #0
  4077b8:	3c20      	subs	r4, #32
  4077ba:	da35      	bge.n	407828 <__aeabi_dmul+0x164>
  4077bc:	340c      	adds	r4, #12
  4077be:	dc1b      	bgt.n	4077f8 <__aeabi_dmul+0x134>
  4077c0:	f104 0414 	add.w	r4, r4, #20
  4077c4:	f1c4 0520 	rsb	r5, r4, #32
  4077c8:	fa00 f305 	lsl.w	r3, r0, r5
  4077cc:	fa20 f004 	lsr.w	r0, r0, r4
  4077d0:	fa01 f205 	lsl.w	r2, r1, r5
  4077d4:	ea40 0002 	orr.w	r0, r0, r2
  4077d8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4077dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4077e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4077e4:	fa21 f604 	lsr.w	r6, r1, r4
  4077e8:	eb42 0106 	adc.w	r1, r2, r6
  4077ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4077f0:	bf08      	it	eq
  4077f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4077f6:	bd70      	pop	{r4, r5, r6, pc}
  4077f8:	f1c4 040c 	rsb	r4, r4, #12
  4077fc:	f1c4 0520 	rsb	r5, r4, #32
  407800:	fa00 f304 	lsl.w	r3, r0, r4
  407804:	fa20 f005 	lsr.w	r0, r0, r5
  407808:	fa01 f204 	lsl.w	r2, r1, r4
  40780c:	ea40 0002 	orr.w	r0, r0, r2
  407810:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407814:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407818:	f141 0100 	adc.w	r1, r1, #0
  40781c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407820:	bf08      	it	eq
  407822:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407826:	bd70      	pop	{r4, r5, r6, pc}
  407828:	f1c4 0520 	rsb	r5, r4, #32
  40782c:	fa00 f205 	lsl.w	r2, r0, r5
  407830:	ea4e 0e02 	orr.w	lr, lr, r2
  407834:	fa20 f304 	lsr.w	r3, r0, r4
  407838:	fa01 f205 	lsl.w	r2, r1, r5
  40783c:	ea43 0302 	orr.w	r3, r3, r2
  407840:	fa21 f004 	lsr.w	r0, r1, r4
  407844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407848:	fa21 f204 	lsr.w	r2, r1, r4
  40784c:	ea20 0002 	bic.w	r0, r0, r2
  407850:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  407854:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407858:	bf08      	it	eq
  40785a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40785e:	bd70      	pop	{r4, r5, r6, pc}
  407860:	f094 0f00 	teq	r4, #0
  407864:	d10f      	bne.n	407886 <__aeabi_dmul+0x1c2>
  407866:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40786a:	0040      	lsls	r0, r0, #1
  40786c:	eb41 0101 	adc.w	r1, r1, r1
  407870:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407874:	bf08      	it	eq
  407876:	3c01      	subeq	r4, #1
  407878:	d0f7      	beq.n	40786a <__aeabi_dmul+0x1a6>
  40787a:	ea41 0106 	orr.w	r1, r1, r6
  40787e:	f095 0f00 	teq	r5, #0
  407882:	bf18      	it	ne
  407884:	4770      	bxne	lr
  407886:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40788a:	0052      	lsls	r2, r2, #1
  40788c:	eb43 0303 	adc.w	r3, r3, r3
  407890:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  407894:	bf08      	it	eq
  407896:	3d01      	subeq	r5, #1
  407898:	d0f7      	beq.n	40788a <__aeabi_dmul+0x1c6>
  40789a:	ea43 0306 	orr.w	r3, r3, r6
  40789e:	4770      	bx	lr
  4078a0:	ea94 0f0c 	teq	r4, ip
  4078a4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4078a8:	bf18      	it	ne
  4078aa:	ea95 0f0c 	teqne	r5, ip
  4078ae:	d00c      	beq.n	4078ca <__aeabi_dmul+0x206>
  4078b0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4078b4:	bf18      	it	ne
  4078b6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4078ba:	d1d1      	bne.n	407860 <__aeabi_dmul+0x19c>
  4078bc:	ea81 0103 	eor.w	r1, r1, r3
  4078c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4078c4:	f04f 0000 	mov.w	r0, #0
  4078c8:	bd70      	pop	{r4, r5, r6, pc}
  4078ca:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4078ce:	bf06      	itte	eq
  4078d0:	4610      	moveq	r0, r2
  4078d2:	4619      	moveq	r1, r3
  4078d4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4078d8:	d019      	beq.n	40790e <__aeabi_dmul+0x24a>
  4078da:	ea94 0f0c 	teq	r4, ip
  4078de:	d102      	bne.n	4078e6 <__aeabi_dmul+0x222>
  4078e0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4078e4:	d113      	bne.n	40790e <__aeabi_dmul+0x24a>
  4078e6:	ea95 0f0c 	teq	r5, ip
  4078ea:	d105      	bne.n	4078f8 <__aeabi_dmul+0x234>
  4078ec:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4078f0:	bf1c      	itt	ne
  4078f2:	4610      	movne	r0, r2
  4078f4:	4619      	movne	r1, r3
  4078f6:	d10a      	bne.n	40790e <__aeabi_dmul+0x24a>
  4078f8:	ea81 0103 	eor.w	r1, r1, r3
  4078fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407900:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407904:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407908:	f04f 0000 	mov.w	r0, #0
  40790c:	bd70      	pop	{r4, r5, r6, pc}
  40790e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407912:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  407916:	bd70      	pop	{r4, r5, r6, pc}

00407918 <__aeabi_ddiv>:
  407918:	b570      	push	{r4, r5, r6, lr}
  40791a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40791e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  407922:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407926:	bf1d      	ittte	ne
  407928:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40792c:	ea94 0f0c 	teqne	r4, ip
  407930:	ea95 0f0c 	teqne	r5, ip
  407934:	f000 f8a7 	bleq	407a86 <__aeabi_ddiv+0x16e>
  407938:	eba4 0405 	sub.w	r4, r4, r5
  40793c:	ea81 0e03 	eor.w	lr, r1, r3
  407940:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  407944:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407948:	f000 8088 	beq.w	407a5c <__aeabi_ddiv+0x144>
  40794c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407950:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  407954:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  407958:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40795c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  407960:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  407964:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  407968:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40796c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  407970:	429d      	cmp	r5, r3
  407972:	bf08      	it	eq
  407974:	4296      	cmpeq	r6, r2
  407976:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40797a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40797e:	d202      	bcs.n	407986 <__aeabi_ddiv+0x6e>
  407980:	085b      	lsrs	r3, r3, #1
  407982:	ea4f 0232 	mov.w	r2, r2, rrx
  407986:	1ab6      	subs	r6, r6, r2
  407988:	eb65 0503 	sbc.w	r5, r5, r3
  40798c:	085b      	lsrs	r3, r3, #1
  40798e:	ea4f 0232 	mov.w	r2, r2, rrx
  407992:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  407996:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40799a:	ebb6 0e02 	subs.w	lr, r6, r2
  40799e:	eb75 0e03 	sbcs.w	lr, r5, r3
  4079a2:	bf22      	ittt	cs
  4079a4:	1ab6      	subcs	r6, r6, r2
  4079a6:	4675      	movcs	r5, lr
  4079a8:	ea40 000c 	orrcs.w	r0, r0, ip
  4079ac:	085b      	lsrs	r3, r3, #1
  4079ae:	ea4f 0232 	mov.w	r2, r2, rrx
  4079b2:	ebb6 0e02 	subs.w	lr, r6, r2
  4079b6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4079ba:	bf22      	ittt	cs
  4079bc:	1ab6      	subcs	r6, r6, r2
  4079be:	4675      	movcs	r5, lr
  4079c0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4079c4:	085b      	lsrs	r3, r3, #1
  4079c6:	ea4f 0232 	mov.w	r2, r2, rrx
  4079ca:	ebb6 0e02 	subs.w	lr, r6, r2
  4079ce:	eb75 0e03 	sbcs.w	lr, r5, r3
  4079d2:	bf22      	ittt	cs
  4079d4:	1ab6      	subcs	r6, r6, r2
  4079d6:	4675      	movcs	r5, lr
  4079d8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4079dc:	085b      	lsrs	r3, r3, #1
  4079de:	ea4f 0232 	mov.w	r2, r2, rrx
  4079e2:	ebb6 0e02 	subs.w	lr, r6, r2
  4079e6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4079ea:	bf22      	ittt	cs
  4079ec:	1ab6      	subcs	r6, r6, r2
  4079ee:	4675      	movcs	r5, lr
  4079f0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4079f4:	ea55 0e06 	orrs.w	lr, r5, r6
  4079f8:	d018      	beq.n	407a2c <__aeabi_ddiv+0x114>
  4079fa:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4079fe:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  407a02:	ea4f 1606 	mov.w	r6, r6, lsl #4
  407a06:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  407a0a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  407a0e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  407a12:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  407a16:	d1c0      	bne.n	40799a <__aeabi_ddiv+0x82>
  407a18:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407a1c:	d10b      	bne.n	407a36 <__aeabi_ddiv+0x11e>
  407a1e:	ea41 0100 	orr.w	r1, r1, r0
  407a22:	f04f 0000 	mov.w	r0, #0
  407a26:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  407a2a:	e7b6      	b.n	40799a <__aeabi_ddiv+0x82>
  407a2c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407a30:	bf04      	itt	eq
  407a32:	4301      	orreq	r1, r0
  407a34:	2000      	moveq	r0, #0
  407a36:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  407a3a:	bf88      	it	hi
  407a3c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407a40:	f63f aeaf 	bhi.w	4077a2 <__aeabi_dmul+0xde>
  407a44:	ebb5 0c03 	subs.w	ip, r5, r3
  407a48:	bf04      	itt	eq
  407a4a:	ebb6 0c02 	subseq.w	ip, r6, r2
  407a4e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407a52:	f150 0000 	adcs.w	r0, r0, #0
  407a56:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407a5a:	bd70      	pop	{r4, r5, r6, pc}
  407a5c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  407a60:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  407a64:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  407a68:	bfc2      	ittt	gt
  407a6a:	ebd4 050c 	rsbsgt	r5, r4, ip
  407a6e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407a72:	bd70      	popgt	{r4, r5, r6, pc}
  407a74:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407a78:	f04f 0e00 	mov.w	lr, #0
  407a7c:	3c01      	subs	r4, #1
  407a7e:	e690      	b.n	4077a2 <__aeabi_dmul+0xde>
  407a80:	ea45 0e06 	orr.w	lr, r5, r6
  407a84:	e68d      	b.n	4077a2 <__aeabi_dmul+0xde>
  407a86:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  407a8a:	ea94 0f0c 	teq	r4, ip
  407a8e:	bf08      	it	eq
  407a90:	ea95 0f0c 	teqeq	r5, ip
  407a94:	f43f af3b 	beq.w	40790e <__aeabi_dmul+0x24a>
  407a98:	ea94 0f0c 	teq	r4, ip
  407a9c:	d10a      	bne.n	407ab4 <__aeabi_ddiv+0x19c>
  407a9e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407aa2:	f47f af34 	bne.w	40790e <__aeabi_dmul+0x24a>
  407aa6:	ea95 0f0c 	teq	r5, ip
  407aaa:	f47f af25 	bne.w	4078f8 <__aeabi_dmul+0x234>
  407aae:	4610      	mov	r0, r2
  407ab0:	4619      	mov	r1, r3
  407ab2:	e72c      	b.n	40790e <__aeabi_dmul+0x24a>
  407ab4:	ea95 0f0c 	teq	r5, ip
  407ab8:	d106      	bne.n	407ac8 <__aeabi_ddiv+0x1b0>
  407aba:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  407abe:	f43f aefd 	beq.w	4078bc <__aeabi_dmul+0x1f8>
  407ac2:	4610      	mov	r0, r2
  407ac4:	4619      	mov	r1, r3
  407ac6:	e722      	b.n	40790e <__aeabi_dmul+0x24a>
  407ac8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407acc:	bf18      	it	ne
  407ace:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407ad2:	f47f aec5 	bne.w	407860 <__aeabi_dmul+0x19c>
  407ad6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  407ada:	f47f af0d 	bne.w	4078f8 <__aeabi_dmul+0x234>
  407ade:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  407ae2:	f47f aeeb 	bne.w	4078bc <__aeabi_dmul+0x1f8>
  407ae6:	e712      	b.n	40790e <__aeabi_dmul+0x24a>

00407ae8 <__gedf2>:
  407ae8:	f04f 3cff 	mov.w	ip, #4294967295
  407aec:	e006      	b.n	407afc <__cmpdf2+0x4>
  407aee:	bf00      	nop

00407af0 <__ledf2>:
  407af0:	f04f 0c01 	mov.w	ip, #1
  407af4:	e002      	b.n	407afc <__cmpdf2+0x4>
  407af6:	bf00      	nop

00407af8 <__cmpdf2>:
  407af8:	f04f 0c01 	mov.w	ip, #1
  407afc:	f84d cd04 	str.w	ip, [sp, #-4]!
  407b00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407b08:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407b0c:	bf18      	it	ne
  407b0e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  407b12:	d01b      	beq.n	407b4c <__cmpdf2+0x54>
  407b14:	b001      	add	sp, #4
  407b16:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  407b1a:	bf0c      	ite	eq
  407b1c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  407b20:	ea91 0f03 	teqne	r1, r3
  407b24:	bf02      	ittt	eq
  407b26:	ea90 0f02 	teqeq	r0, r2
  407b2a:	2000      	moveq	r0, #0
  407b2c:	4770      	bxeq	lr
  407b2e:	f110 0f00 	cmn.w	r0, #0
  407b32:	ea91 0f03 	teq	r1, r3
  407b36:	bf58      	it	pl
  407b38:	4299      	cmppl	r1, r3
  407b3a:	bf08      	it	eq
  407b3c:	4290      	cmpeq	r0, r2
  407b3e:	bf2c      	ite	cs
  407b40:	17d8      	asrcs	r0, r3, #31
  407b42:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  407b46:	f040 0001 	orr.w	r0, r0, #1
  407b4a:	4770      	bx	lr
  407b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407b54:	d102      	bne.n	407b5c <__cmpdf2+0x64>
  407b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  407b5a:	d107      	bne.n	407b6c <__cmpdf2+0x74>
  407b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407b64:	d1d6      	bne.n	407b14 <__cmpdf2+0x1c>
  407b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  407b6a:	d0d3      	beq.n	407b14 <__cmpdf2+0x1c>
  407b6c:	f85d 0b04 	ldr.w	r0, [sp], #4
  407b70:	4770      	bx	lr
  407b72:	bf00      	nop

00407b74 <__aeabi_cdrcmple>:
  407b74:	4684      	mov	ip, r0
  407b76:	4610      	mov	r0, r2
  407b78:	4662      	mov	r2, ip
  407b7a:	468c      	mov	ip, r1
  407b7c:	4619      	mov	r1, r3
  407b7e:	4663      	mov	r3, ip
  407b80:	e000      	b.n	407b84 <__aeabi_cdcmpeq>
  407b82:	bf00      	nop

00407b84 <__aeabi_cdcmpeq>:
  407b84:	b501      	push	{r0, lr}
  407b86:	f7ff ffb7 	bl	407af8 <__cmpdf2>
  407b8a:	2800      	cmp	r0, #0
  407b8c:	bf48      	it	mi
  407b8e:	f110 0f00 	cmnmi.w	r0, #0
  407b92:	bd01      	pop	{r0, pc}

00407b94 <__aeabi_dcmpeq>:
  407b94:	f84d ed08 	str.w	lr, [sp, #-8]!
  407b98:	f7ff fff4 	bl	407b84 <__aeabi_cdcmpeq>
  407b9c:	bf0c      	ite	eq
  407b9e:	2001      	moveq	r0, #1
  407ba0:	2000      	movne	r0, #0
  407ba2:	f85d fb08 	ldr.w	pc, [sp], #8
  407ba6:	bf00      	nop

00407ba8 <__aeabi_dcmplt>:
  407ba8:	f84d ed08 	str.w	lr, [sp, #-8]!
  407bac:	f7ff ffea 	bl	407b84 <__aeabi_cdcmpeq>
  407bb0:	bf34      	ite	cc
  407bb2:	2001      	movcc	r0, #1
  407bb4:	2000      	movcs	r0, #0
  407bb6:	f85d fb08 	ldr.w	pc, [sp], #8
  407bba:	bf00      	nop

00407bbc <__aeabi_dcmple>:
  407bbc:	f84d ed08 	str.w	lr, [sp, #-8]!
  407bc0:	f7ff ffe0 	bl	407b84 <__aeabi_cdcmpeq>
  407bc4:	bf94      	ite	ls
  407bc6:	2001      	movls	r0, #1
  407bc8:	2000      	movhi	r0, #0
  407bca:	f85d fb08 	ldr.w	pc, [sp], #8
  407bce:	bf00      	nop

00407bd0 <__aeabi_dcmpge>:
  407bd0:	f84d ed08 	str.w	lr, [sp, #-8]!
  407bd4:	f7ff ffce 	bl	407b74 <__aeabi_cdrcmple>
  407bd8:	bf94      	ite	ls
  407bda:	2001      	movls	r0, #1
  407bdc:	2000      	movhi	r0, #0
  407bde:	f85d fb08 	ldr.w	pc, [sp], #8
  407be2:	bf00      	nop

00407be4 <__aeabi_dcmpgt>:
  407be4:	f84d ed08 	str.w	lr, [sp, #-8]!
  407be8:	f7ff ffc4 	bl	407b74 <__aeabi_cdrcmple>
  407bec:	bf34      	ite	cc
  407bee:	2001      	movcc	r0, #1
  407bf0:	2000      	movcs	r0, #0
  407bf2:	f85d fb08 	ldr.w	pc, [sp], #8
  407bf6:	bf00      	nop

00407bf8 <__aeabi_dcmpun>:
  407bf8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407bfc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407c00:	d102      	bne.n	407c08 <__aeabi_dcmpun+0x10>
  407c02:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  407c06:	d10a      	bne.n	407c1e <__aeabi_dcmpun+0x26>
  407c08:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407c0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407c10:	d102      	bne.n	407c18 <__aeabi_dcmpun+0x20>
  407c12:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  407c16:	d102      	bne.n	407c1e <__aeabi_dcmpun+0x26>
  407c18:	f04f 0000 	mov.w	r0, #0
  407c1c:	4770      	bx	lr
  407c1e:	f04f 0001 	mov.w	r0, #1
  407c22:	4770      	bx	lr

00407c24 <__aeabi_d2iz>:
  407c24:	ea4f 0241 	mov.w	r2, r1, lsl #1
  407c28:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  407c2c:	d215      	bcs.n	407c5a <__aeabi_d2iz+0x36>
  407c2e:	d511      	bpl.n	407c54 <__aeabi_d2iz+0x30>
  407c30:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  407c34:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  407c38:	d912      	bls.n	407c60 <__aeabi_d2iz+0x3c>
  407c3a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  407c3e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  407c42:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  407c46:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407c4a:	fa23 f002 	lsr.w	r0, r3, r2
  407c4e:	bf18      	it	ne
  407c50:	4240      	negne	r0, r0
  407c52:	4770      	bx	lr
  407c54:	f04f 0000 	mov.w	r0, #0
  407c58:	4770      	bx	lr
  407c5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  407c5e:	d105      	bne.n	407c6c <__aeabi_d2iz+0x48>
  407c60:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  407c64:	bf08      	it	eq
  407c66:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  407c6a:	4770      	bx	lr
  407c6c:	f04f 0000 	mov.w	r0, #0
  407c70:	4770      	bx	lr
  407c72:	bf00      	nop

00407c74 <__aeabi_uldivmod>:
  407c74:	b953      	cbnz	r3, 407c8c <__aeabi_uldivmod+0x18>
  407c76:	b94a      	cbnz	r2, 407c8c <__aeabi_uldivmod+0x18>
  407c78:	2900      	cmp	r1, #0
  407c7a:	bf08      	it	eq
  407c7c:	2800      	cmpeq	r0, #0
  407c7e:	bf1c      	itt	ne
  407c80:	f04f 31ff 	movne.w	r1, #4294967295
  407c84:	f04f 30ff 	movne.w	r0, #4294967295
  407c88:	f000 b97a 	b.w	407f80 <__aeabi_idiv0>
  407c8c:	f1ad 0c08 	sub.w	ip, sp, #8
  407c90:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  407c94:	f000 f806 	bl	407ca4 <__udivmoddi4>
  407c98:	f8dd e004 	ldr.w	lr, [sp, #4]
  407c9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  407ca0:	b004      	add	sp, #16
  407ca2:	4770      	bx	lr

00407ca4 <__udivmoddi4>:
  407ca4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407ca8:	468c      	mov	ip, r1
  407caa:	460d      	mov	r5, r1
  407cac:	4604      	mov	r4, r0
  407cae:	9e08      	ldr	r6, [sp, #32]
  407cb0:	2b00      	cmp	r3, #0
  407cb2:	d151      	bne.n	407d58 <__udivmoddi4+0xb4>
  407cb4:	428a      	cmp	r2, r1
  407cb6:	4617      	mov	r7, r2
  407cb8:	d96d      	bls.n	407d96 <__udivmoddi4+0xf2>
  407cba:	fab2 fe82 	clz	lr, r2
  407cbe:	f1be 0f00 	cmp.w	lr, #0
  407cc2:	d00b      	beq.n	407cdc <__udivmoddi4+0x38>
  407cc4:	f1ce 0c20 	rsb	ip, lr, #32
  407cc8:	fa01 f50e 	lsl.w	r5, r1, lr
  407ccc:	fa20 fc0c 	lsr.w	ip, r0, ip
  407cd0:	fa02 f70e 	lsl.w	r7, r2, lr
  407cd4:	ea4c 0c05 	orr.w	ip, ip, r5
  407cd8:	fa00 f40e 	lsl.w	r4, r0, lr
  407cdc:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  407ce0:	0c25      	lsrs	r5, r4, #16
  407ce2:	fbbc f8fa 	udiv	r8, ip, sl
  407ce6:	fa1f f987 	uxth.w	r9, r7
  407cea:	fb0a cc18 	mls	ip, sl, r8, ip
  407cee:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  407cf2:	fb08 f309 	mul.w	r3, r8, r9
  407cf6:	42ab      	cmp	r3, r5
  407cf8:	d90a      	bls.n	407d10 <__udivmoddi4+0x6c>
  407cfa:	19ed      	adds	r5, r5, r7
  407cfc:	f108 32ff 	add.w	r2, r8, #4294967295
  407d00:	f080 8123 	bcs.w	407f4a <__udivmoddi4+0x2a6>
  407d04:	42ab      	cmp	r3, r5
  407d06:	f240 8120 	bls.w	407f4a <__udivmoddi4+0x2a6>
  407d0a:	f1a8 0802 	sub.w	r8, r8, #2
  407d0e:	443d      	add	r5, r7
  407d10:	1aed      	subs	r5, r5, r3
  407d12:	b2a4      	uxth	r4, r4
  407d14:	fbb5 f0fa 	udiv	r0, r5, sl
  407d18:	fb0a 5510 	mls	r5, sl, r0, r5
  407d1c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  407d20:	fb00 f909 	mul.w	r9, r0, r9
  407d24:	45a1      	cmp	r9, r4
  407d26:	d909      	bls.n	407d3c <__udivmoddi4+0x98>
  407d28:	19e4      	adds	r4, r4, r7
  407d2a:	f100 33ff 	add.w	r3, r0, #4294967295
  407d2e:	f080 810a 	bcs.w	407f46 <__udivmoddi4+0x2a2>
  407d32:	45a1      	cmp	r9, r4
  407d34:	f240 8107 	bls.w	407f46 <__udivmoddi4+0x2a2>
  407d38:	3802      	subs	r0, #2
  407d3a:	443c      	add	r4, r7
  407d3c:	eba4 0409 	sub.w	r4, r4, r9
  407d40:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  407d44:	2100      	movs	r1, #0
  407d46:	2e00      	cmp	r6, #0
  407d48:	d061      	beq.n	407e0e <__udivmoddi4+0x16a>
  407d4a:	fa24 f40e 	lsr.w	r4, r4, lr
  407d4e:	2300      	movs	r3, #0
  407d50:	6034      	str	r4, [r6, #0]
  407d52:	6073      	str	r3, [r6, #4]
  407d54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407d58:	428b      	cmp	r3, r1
  407d5a:	d907      	bls.n	407d6c <__udivmoddi4+0xc8>
  407d5c:	2e00      	cmp	r6, #0
  407d5e:	d054      	beq.n	407e0a <__udivmoddi4+0x166>
  407d60:	2100      	movs	r1, #0
  407d62:	e886 0021 	stmia.w	r6, {r0, r5}
  407d66:	4608      	mov	r0, r1
  407d68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407d6c:	fab3 f183 	clz	r1, r3
  407d70:	2900      	cmp	r1, #0
  407d72:	f040 808e 	bne.w	407e92 <__udivmoddi4+0x1ee>
  407d76:	42ab      	cmp	r3, r5
  407d78:	d302      	bcc.n	407d80 <__udivmoddi4+0xdc>
  407d7a:	4282      	cmp	r2, r0
  407d7c:	f200 80fa 	bhi.w	407f74 <__udivmoddi4+0x2d0>
  407d80:	1a84      	subs	r4, r0, r2
  407d82:	eb65 0503 	sbc.w	r5, r5, r3
  407d86:	2001      	movs	r0, #1
  407d88:	46ac      	mov	ip, r5
  407d8a:	2e00      	cmp	r6, #0
  407d8c:	d03f      	beq.n	407e0e <__udivmoddi4+0x16a>
  407d8e:	e886 1010 	stmia.w	r6, {r4, ip}
  407d92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407d96:	b912      	cbnz	r2, 407d9e <__udivmoddi4+0xfa>
  407d98:	2701      	movs	r7, #1
  407d9a:	fbb7 f7f2 	udiv	r7, r7, r2
  407d9e:	fab7 fe87 	clz	lr, r7
  407da2:	f1be 0f00 	cmp.w	lr, #0
  407da6:	d134      	bne.n	407e12 <__udivmoddi4+0x16e>
  407da8:	1beb      	subs	r3, r5, r7
  407daa:	0c3a      	lsrs	r2, r7, #16
  407dac:	fa1f fc87 	uxth.w	ip, r7
  407db0:	2101      	movs	r1, #1
  407db2:	fbb3 f8f2 	udiv	r8, r3, r2
  407db6:	0c25      	lsrs	r5, r4, #16
  407db8:	fb02 3318 	mls	r3, r2, r8, r3
  407dbc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  407dc0:	fb0c f308 	mul.w	r3, ip, r8
  407dc4:	42ab      	cmp	r3, r5
  407dc6:	d907      	bls.n	407dd8 <__udivmoddi4+0x134>
  407dc8:	19ed      	adds	r5, r5, r7
  407dca:	f108 30ff 	add.w	r0, r8, #4294967295
  407dce:	d202      	bcs.n	407dd6 <__udivmoddi4+0x132>
  407dd0:	42ab      	cmp	r3, r5
  407dd2:	f200 80d1 	bhi.w	407f78 <__udivmoddi4+0x2d4>
  407dd6:	4680      	mov	r8, r0
  407dd8:	1aed      	subs	r5, r5, r3
  407dda:	b2a3      	uxth	r3, r4
  407ddc:	fbb5 f0f2 	udiv	r0, r5, r2
  407de0:	fb02 5510 	mls	r5, r2, r0, r5
  407de4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  407de8:	fb0c fc00 	mul.w	ip, ip, r0
  407dec:	45a4      	cmp	ip, r4
  407dee:	d907      	bls.n	407e00 <__udivmoddi4+0x15c>
  407df0:	19e4      	adds	r4, r4, r7
  407df2:	f100 33ff 	add.w	r3, r0, #4294967295
  407df6:	d202      	bcs.n	407dfe <__udivmoddi4+0x15a>
  407df8:	45a4      	cmp	ip, r4
  407dfa:	f200 80b8 	bhi.w	407f6e <__udivmoddi4+0x2ca>
  407dfe:	4618      	mov	r0, r3
  407e00:	eba4 040c 	sub.w	r4, r4, ip
  407e04:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  407e08:	e79d      	b.n	407d46 <__udivmoddi4+0xa2>
  407e0a:	4631      	mov	r1, r6
  407e0c:	4630      	mov	r0, r6
  407e0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407e12:	f1ce 0420 	rsb	r4, lr, #32
  407e16:	fa05 f30e 	lsl.w	r3, r5, lr
  407e1a:	fa07 f70e 	lsl.w	r7, r7, lr
  407e1e:	fa20 f804 	lsr.w	r8, r0, r4
  407e22:	0c3a      	lsrs	r2, r7, #16
  407e24:	fa25 f404 	lsr.w	r4, r5, r4
  407e28:	ea48 0803 	orr.w	r8, r8, r3
  407e2c:	fbb4 f1f2 	udiv	r1, r4, r2
  407e30:	ea4f 4518 	mov.w	r5, r8, lsr #16
  407e34:	fb02 4411 	mls	r4, r2, r1, r4
  407e38:	fa1f fc87 	uxth.w	ip, r7
  407e3c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  407e40:	fb01 f30c 	mul.w	r3, r1, ip
  407e44:	42ab      	cmp	r3, r5
  407e46:	fa00 f40e 	lsl.w	r4, r0, lr
  407e4a:	d909      	bls.n	407e60 <__udivmoddi4+0x1bc>
  407e4c:	19ed      	adds	r5, r5, r7
  407e4e:	f101 30ff 	add.w	r0, r1, #4294967295
  407e52:	f080 808a 	bcs.w	407f6a <__udivmoddi4+0x2c6>
  407e56:	42ab      	cmp	r3, r5
  407e58:	f240 8087 	bls.w	407f6a <__udivmoddi4+0x2c6>
  407e5c:	3902      	subs	r1, #2
  407e5e:	443d      	add	r5, r7
  407e60:	1aeb      	subs	r3, r5, r3
  407e62:	fa1f f588 	uxth.w	r5, r8
  407e66:	fbb3 f0f2 	udiv	r0, r3, r2
  407e6a:	fb02 3310 	mls	r3, r2, r0, r3
  407e6e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  407e72:	fb00 f30c 	mul.w	r3, r0, ip
  407e76:	42ab      	cmp	r3, r5
  407e78:	d907      	bls.n	407e8a <__udivmoddi4+0x1e6>
  407e7a:	19ed      	adds	r5, r5, r7
  407e7c:	f100 38ff 	add.w	r8, r0, #4294967295
  407e80:	d26f      	bcs.n	407f62 <__udivmoddi4+0x2be>
  407e82:	42ab      	cmp	r3, r5
  407e84:	d96d      	bls.n	407f62 <__udivmoddi4+0x2be>
  407e86:	3802      	subs	r0, #2
  407e88:	443d      	add	r5, r7
  407e8a:	1aeb      	subs	r3, r5, r3
  407e8c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  407e90:	e78f      	b.n	407db2 <__udivmoddi4+0x10e>
  407e92:	f1c1 0720 	rsb	r7, r1, #32
  407e96:	fa22 f807 	lsr.w	r8, r2, r7
  407e9a:	408b      	lsls	r3, r1
  407e9c:	fa05 f401 	lsl.w	r4, r5, r1
  407ea0:	ea48 0303 	orr.w	r3, r8, r3
  407ea4:	fa20 fe07 	lsr.w	lr, r0, r7
  407ea8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  407eac:	40fd      	lsrs	r5, r7
  407eae:	ea4e 0e04 	orr.w	lr, lr, r4
  407eb2:	fbb5 f9fc 	udiv	r9, r5, ip
  407eb6:	ea4f 441e 	mov.w	r4, lr, lsr #16
  407eba:	fb0c 5519 	mls	r5, ip, r9, r5
  407ebe:	fa1f f883 	uxth.w	r8, r3
  407ec2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  407ec6:	fb09 f408 	mul.w	r4, r9, r8
  407eca:	42ac      	cmp	r4, r5
  407ecc:	fa02 f201 	lsl.w	r2, r2, r1
  407ed0:	fa00 fa01 	lsl.w	sl, r0, r1
  407ed4:	d908      	bls.n	407ee8 <__udivmoddi4+0x244>
  407ed6:	18ed      	adds	r5, r5, r3
  407ed8:	f109 30ff 	add.w	r0, r9, #4294967295
  407edc:	d243      	bcs.n	407f66 <__udivmoddi4+0x2c2>
  407ede:	42ac      	cmp	r4, r5
  407ee0:	d941      	bls.n	407f66 <__udivmoddi4+0x2c2>
  407ee2:	f1a9 0902 	sub.w	r9, r9, #2
  407ee6:	441d      	add	r5, r3
  407ee8:	1b2d      	subs	r5, r5, r4
  407eea:	fa1f fe8e 	uxth.w	lr, lr
  407eee:	fbb5 f0fc 	udiv	r0, r5, ip
  407ef2:	fb0c 5510 	mls	r5, ip, r0, r5
  407ef6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  407efa:	fb00 f808 	mul.w	r8, r0, r8
  407efe:	45a0      	cmp	r8, r4
  407f00:	d907      	bls.n	407f12 <__udivmoddi4+0x26e>
  407f02:	18e4      	adds	r4, r4, r3
  407f04:	f100 35ff 	add.w	r5, r0, #4294967295
  407f08:	d229      	bcs.n	407f5e <__udivmoddi4+0x2ba>
  407f0a:	45a0      	cmp	r8, r4
  407f0c:	d927      	bls.n	407f5e <__udivmoddi4+0x2ba>
  407f0e:	3802      	subs	r0, #2
  407f10:	441c      	add	r4, r3
  407f12:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  407f16:	eba4 0408 	sub.w	r4, r4, r8
  407f1a:	fba0 8902 	umull	r8, r9, r0, r2
  407f1e:	454c      	cmp	r4, r9
  407f20:	46c6      	mov	lr, r8
  407f22:	464d      	mov	r5, r9
  407f24:	d315      	bcc.n	407f52 <__udivmoddi4+0x2ae>
  407f26:	d012      	beq.n	407f4e <__udivmoddi4+0x2aa>
  407f28:	b156      	cbz	r6, 407f40 <__udivmoddi4+0x29c>
  407f2a:	ebba 030e 	subs.w	r3, sl, lr
  407f2e:	eb64 0405 	sbc.w	r4, r4, r5
  407f32:	fa04 f707 	lsl.w	r7, r4, r7
  407f36:	40cb      	lsrs	r3, r1
  407f38:	431f      	orrs	r7, r3
  407f3a:	40cc      	lsrs	r4, r1
  407f3c:	6037      	str	r7, [r6, #0]
  407f3e:	6074      	str	r4, [r6, #4]
  407f40:	2100      	movs	r1, #0
  407f42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407f46:	4618      	mov	r0, r3
  407f48:	e6f8      	b.n	407d3c <__udivmoddi4+0x98>
  407f4a:	4690      	mov	r8, r2
  407f4c:	e6e0      	b.n	407d10 <__udivmoddi4+0x6c>
  407f4e:	45c2      	cmp	sl, r8
  407f50:	d2ea      	bcs.n	407f28 <__udivmoddi4+0x284>
  407f52:	ebb8 0e02 	subs.w	lr, r8, r2
  407f56:	eb69 0503 	sbc.w	r5, r9, r3
  407f5a:	3801      	subs	r0, #1
  407f5c:	e7e4      	b.n	407f28 <__udivmoddi4+0x284>
  407f5e:	4628      	mov	r0, r5
  407f60:	e7d7      	b.n	407f12 <__udivmoddi4+0x26e>
  407f62:	4640      	mov	r0, r8
  407f64:	e791      	b.n	407e8a <__udivmoddi4+0x1e6>
  407f66:	4681      	mov	r9, r0
  407f68:	e7be      	b.n	407ee8 <__udivmoddi4+0x244>
  407f6a:	4601      	mov	r1, r0
  407f6c:	e778      	b.n	407e60 <__udivmoddi4+0x1bc>
  407f6e:	3802      	subs	r0, #2
  407f70:	443c      	add	r4, r7
  407f72:	e745      	b.n	407e00 <__udivmoddi4+0x15c>
  407f74:	4608      	mov	r0, r1
  407f76:	e708      	b.n	407d8a <__udivmoddi4+0xe6>
  407f78:	f1a8 0802 	sub.w	r8, r8, #2
  407f7c:	443d      	add	r5, r7
  407f7e:	e72b      	b.n	407dd8 <__udivmoddi4+0x134>

00407f80 <__aeabi_idiv0>:
  407f80:	4770      	bx	lr
  407f82:	bf00      	nop

00407f84 <p_uc_charset10x14>:
	...
  407fa0:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  407fb0:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  407fc0:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  407fd0:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  407fe0:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  407ff0:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  408000:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  408010:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  408028:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  408038:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  408048:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  408058:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  408068:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  408078:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  408088:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  408098:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  4080b0:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  4080c0:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  4080d0:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  4080e0:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  4080f0:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  408100:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  408110:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  408120:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  408130:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  408140:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  408150:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  408160:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  408170:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  408180:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  408190:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  4081a0:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  4081b0:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  4081c0:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  4081d0:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  4081e0:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  4081f0:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  408200:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  408210:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  408220:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  408230:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  408240:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  408250:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  408260:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  408270:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  408280:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  408290:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  4082a0:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  4082b0:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  4082c0:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  4082d0:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  4082e0:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  4082f0:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  408300:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  408310:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  408320:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  408330:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  408340:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  408350:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  408360:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  408370:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  408380:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  408390:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  4083a0:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  4083b0:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  4083c0:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  4083d0:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  4083e0:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  4083f0:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  408400:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  408410:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  408420:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  408430:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  408440:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  408450:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  408460:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  408470:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  408480:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  408490:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  4084a0:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  4084b0:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  4084c0:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  4084d0:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  4084e0:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  4084f0:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  408500:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  408510:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  408520:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  408530:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  408540:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  408550:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  408560:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  408570:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  408580:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  408590:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  4085a0:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  4085b0:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  4085c0:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  4085d0:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  4085e0:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  4085f0:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  408600:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  408610:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  408620:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  408630:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  408640:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  408650:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  408660:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  408670:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  408680:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  408690:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  4086a0:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  4086b0:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  4086c0:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  4086d0:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  4086e0:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  4086f0:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  408700:	fcff fcff                                   ....

00408704 <image_data_icone_destravar>:
	...
  408710:	0000 1a00 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408720:	1a1a 1a1a 1a1a 1a1a 1a1a 001a 0000 0000     ................
	...
  408744:	0000 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408754:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
	...
  408778:	1a00 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408788:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408798:	1a1a 1a1a 001a 0000 0000 0000 0000 0000     ................
  4087a8:	0000 0000 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  4087b8:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  4087c8:	1a1a 1a1a 1a1a 1a1a 1a1a 001a 0000 0000     ................
	...
  4087e0:	0000 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  4087f0:	001a 0000 0000 0000 0000 0000 1a00 1a1a     ................
  408800:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 0000 0000     ................
	...
  408818:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 0000 0000     ................
	...
  408834:	0000 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 0000     ................
	...
  40884c:	0000 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 0000     ................
	...
  40886c:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 0000 0000     ................
	...
  408884:	1a1a 1a1a 1a1a 1a1a 001a 0000 0000 0000     ................
	...
  4088a0:	0000 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 0000     ................
	...
  4088b8:	0000 1a1a 1a1a 1a1a 1a1a 001a 0000 0000     ................
	...
  4088d8:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 0000 0000     ................
  4088e8:	0000 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  4088f8:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408908:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408918:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408928:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408938:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408948:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408958:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408968:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408978:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408988:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408998:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  4089a8:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  4089b8:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  4089c8:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  4089d8:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  4089e8:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  4089f8:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408a08:	1a1a 1a1a 1a1a 1a1a 0000 0000 0000 1a1a     ................
  408a18:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408a28:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408a38:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 0000     ................
  408a48:	0000 0000 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408a58:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408a68:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408a78:	1a1a 1a1a 0000 0000 0000 1a1a 1a1a 1a1a     ................
  408a88:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408a98:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408aa8:	1a1a 1a1a 1a1a 1a1a 1a1a 0000 0000 0000     ................
  408ab8:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408ac8:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408ad8:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408ae8:	0000 0000 0000 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408af8:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408b08:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408b18:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408b28:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408b38:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408b48:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408b58:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408b68:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408b78:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408b88:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408b98:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408ba8:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408bb8:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408bc8:	1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a 1a1a     ................
  408bd8:	1a1a 1a1a 1a1a 0000 2d2d 5320 4d41 3745     ........-- SAME7
  408be8:	2030 434c 2044 4544 4f4d 2d20 0d2d 2d0a     0 LCD DEMO --..-
  408bf8:	202d 4153 454d 3037 582d 4c50 2044 2d2d     - SAME70-XPLD --
  408c08:	0a0d 2d2d 4320 6d6f 6970 656c 3a64 4120     ..-- Compiled: A
  408c18:	7270 3120 2038 3032 3931 3120 3a35 3130     pr 18 2019 15:01
  408c28:	353a 2034 2d2d 0a0d 0000 0000 4d45 4142     :54 --......EMBA
  408c38:	4143 4f44 2053 6425 0000 0000               CADOS %d....

00408c44 <_global_impure_ptr>:
  408c44:	0010 2040 4e49 0046 6e69 0066 414e 004e     ..@ INF.inf.NAN.
  408c54:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  408c64:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  408c74:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  408c84:	296c 0000 0030 0000                         l)..0...

00408c8c <blanks.7223>:
  408c8c:	2020 2020 2020 2020 2020 2020 2020 2020                     

00408c9c <zeroes.7224>:
  408c9c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

00408cac <blanks.7217>:
  408cac:	2020 2020 2020 2020 2020 2020 2020 2020                     

00408cbc <zeroes.7218>:
  408cbc:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  408ccc:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  408cdc:	0043 0000 4f50 4953 0058 0000 002e 0000     C...POSIX.......
  408cec:	0000 0000                                   ....

00408cf0 <__mprec_bigtens>:
  408cf0:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  408d00:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  408d10:	bf3c 7f73 4fdd 7515                         <.s..O.u

00408d18 <__mprec_tens>:
  408d18:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  408d28:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  408d38:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  408d48:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  408d58:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  408d68:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  408d78:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  408d88:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  408d98:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  408da8:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  408db8:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  408dc8:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  408dd8:	9db4 79d9 7843 44ea                         ...yCx.D

00408de0 <p05.6055>:
  408de0:	0005 0000 0019 0000 007d 0000               ........}...

00408dec <_ctype_>:
  408dec:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  408dfc:	2020 2020 2020 2020 2020 2020 2020 2020                     
  408e0c:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  408e1c:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  408e2c:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  408e3c:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  408e4c:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  408e5c:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  408e6c:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00408ef0 <_init>:
  408ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408ef2:	bf00      	nop
  408ef4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408ef6:	bc08      	pop	{r3}
  408ef8:	469e      	mov	lr, r3
  408efa:	4770      	bx	lr

00408efc <__init_array_start>:
  408efc:	00404219 	.word	0x00404219

00408f00 <__frame_dummy_init_array_entry>:
  408f00:	00400165                                e.@.

00408f04 <_fini>:
  408f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408f06:	bf00      	nop
  408f08:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408f0a:	bc08      	pop	{r3}
  408f0c:	469e      	mov	lr, r3
  408f0e:	4770      	bx	lr

00408f10 <__fini_array_start>:
  408f10:	00400141 	.word	0x00400141
