#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Dec 09 16:49:29 2016
# Process ID: 11320
# Log file: C:/Users/ZYZ/Desktop/ID_Display/vivado.log
# Journal file: C:/Users/ZYZ/Desktop/ID_Display\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ZYZ/Desktop/ID_Display/ID_Display.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 734.898 ; gain = 175.391
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZYZ/Desktop/ID_Display/ID_Display.srcs/sources_1/new/ID.v" into library work [C:/Users/ZYZ/Desktop/ID_Display/ID_Display.srcs/sources_1/new/ID.v:1]
[Fri Dec 09 16:51:42 2016] Launched synth_1...
Run output will be captured here: C:/Users/ZYZ/Desktop/ID_Display/ID_Display.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZYZ/Desktop/ID_Display/ID_Display.srcs/sources_1/new/ID.v" into library work [C:/Users/ZYZ/Desktop/ID_Display/ID_Display.srcs/sources_1/new/ID.v:1]
[Fri Dec 09 16:54:39 2016] Launched synth_1...
Run output will be captured here: C:/Users/ZYZ/Desktop/ID_Display/ID_Display.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZYZ/Desktop/ID_Display/ID_Display.srcs/sources_1/new/ID.v" into library work [C:/Users/ZYZ/Desktop/ID_Display/ID_Display.srcs/sources_1/new/ID.v:1]
[Fri Dec 09 16:56:53 2016] Launched synth_1...
Run output will be captured here: C:/Users/ZYZ/Desktop/ID_Display/ID_Display.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZYZ/Desktop/ID_Display/ID_Display.srcs/sources_1/new/ID.v" into library work [C:/Users/ZYZ/Desktop/ID_Display/ID_Display.srcs/sources_1/new/ID.v:1]
[Fri Dec 09 16:58:14 2016] Launched synth_1...
Run output will be captured here: C:/Users/ZYZ/Desktop/ID_Display/ID_Display.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZYZ/Desktop/ID_Display/ID_Display.srcs/sources_1/new/ID.v" into library work [C:/Users/ZYZ/Desktop/ID_Display/ID_Display.srcs/sources_1/new/ID.v:1]
[Fri Dec 09 17:03:52 2016] Launched synth_1...
Run output will be captured here: C:/Users/ZYZ/Desktop/ID_Display/ID_Display.runs/synth_1/runme.log
reset_run synth_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 09 17:06:10 2016...
