<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2404" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2404{left:531px;bottom:68px;letter-spacing:0.11px;}
#t2_2404{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2404{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_2404{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_2404{left:69px;bottom:1083px;letter-spacing:0.18px;word-spacing:0.01px;}
#t6_2404{left:359px;bottom:534px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_2404{left:69px;bottom:451px;letter-spacing:-0.13px;}
#t8_2404{left:69px;bottom:428px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_2404{left:69px;bottom:411px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_2404{left:69px;bottom:394px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#tb_2404{left:69px;bottom:377px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_2404{left:69px;bottom:354px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#td_2404{left:69px;bottom:331px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#te_2404{left:69px;bottom:309px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tf_2404{left:69px;bottom:292px;letter-spacing:-0.15px;word-spacing:-0.91px;}
#tg_2404{left:69px;bottom:275px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_2404{left:69px;bottom:258px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#ti_2404{left:69px;bottom:235px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#tj_2404{left:69px;bottom:218px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tk_2404{left:69px;bottom:202px;letter-spacing:-0.14px;}
#tl_2404{left:78px;bottom:1065px;letter-spacing:-0.14px;}
#tm_2404{left:78px;bottom:1050px;letter-spacing:-0.12px;}
#tn_2404{left:306px;bottom:1065px;letter-spacing:-0.18px;}
#to_2404{left:306px;bottom:1050px;letter-spacing:-0.18px;}
#tp_2404{left:351px;bottom:1065px;letter-spacing:-0.12px;}
#tq_2404{left:351px;bottom:1050px;letter-spacing:-0.11px;word-spacing:-1.05px;}
#tr_2404{left:351px;bottom:1034px;letter-spacing:-0.12px;}
#ts_2404{left:424px;bottom:1065px;letter-spacing:-0.12px;}
#tt_2404{left:424px;bottom:1050px;letter-spacing:-0.13px;}
#tu_2404{left:424px;bottom:1034px;letter-spacing:-0.12px;}
#tv_2404{left:513px;bottom:1065px;letter-spacing:-0.12px;}
#tw_2404{left:78px;bottom:1011px;letter-spacing:-0.12px;}
#tx_2404{left:78px;bottom:995px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ty_2404{left:78px;bottom:978px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tz_2404{left:306px;bottom:1011px;}
#t10_2404{left:351px;bottom:1011px;letter-spacing:-0.12px;}
#t11_2404{left:424px;bottom:1011px;letter-spacing:-0.17px;}
#t12_2404{left:424px;bottom:995px;letter-spacing:-0.18px;}
#t13_2404{left:513px;bottom:1011px;letter-spacing:-0.13px;}
#t14_2404{left:513px;bottom:995px;letter-spacing:-0.12px;}
#t15_2404{left:513px;bottom:978px;letter-spacing:-0.11px;}
#t16_2404{left:513px;bottom:961px;letter-spacing:-0.11px;}
#t17_2404{left:78px;bottom:938px;letter-spacing:-0.12px;}
#t18_2404{left:78px;bottom:921px;letter-spacing:-0.12px;}
#t19_2404{left:78px;bottom:904px;letter-spacing:-0.15px;}
#t1a_2404{left:306px;bottom:938px;}
#t1b_2404{left:351px;bottom:938px;letter-spacing:-0.12px;}
#t1c_2404{left:424px;bottom:938px;letter-spacing:-0.17px;}
#t1d_2404{left:424px;bottom:921px;letter-spacing:-0.18px;}
#t1e_2404{left:513px;bottom:938px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1f_2404{left:513px;bottom:921px;letter-spacing:-0.12px;}
#t1g_2404{left:513px;bottom:904px;letter-spacing:-0.11px;}
#t1h_2404{left:513px;bottom:888px;letter-spacing:-0.11px;}
#t1i_2404{left:78px;bottom:865px;letter-spacing:-0.12px;}
#t1j_2404{left:78px;bottom:848px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1k_2404{left:78px;bottom:831px;letter-spacing:-0.15px;}
#t1l_2404{left:306px;bottom:865px;}
#t1m_2404{left:351px;bottom:865px;letter-spacing:-0.11px;}
#t1n_2404{left:424px;bottom:865px;letter-spacing:-0.17px;}
#t1o_2404{left:513px;bottom:865px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1p_2404{left:513px;bottom:848px;letter-spacing:-0.12px;}
#t1q_2404{left:513px;bottom:831px;letter-spacing:-0.11px;}
#t1r_2404{left:513px;bottom:814px;letter-spacing:-0.11px;}
#t1s_2404{left:78px;bottom:791px;letter-spacing:-0.12px;}
#t1t_2404{left:78px;bottom:774px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1u_2404{left:78px;bottom:758px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1v_2404{left:306px;bottom:791px;}
#t1w_2404{left:351px;bottom:791px;letter-spacing:-0.12px;}
#t1x_2404{left:424px;bottom:791px;letter-spacing:-0.17px;}
#t1y_2404{left:424px;bottom:774px;letter-spacing:-0.18px;}
#t1z_2404{left:513px;bottom:791px;letter-spacing:-0.13px;word-spacing:-0.79px;}
#t20_2404{left:513px;bottom:774px;letter-spacing:-0.12px;}
#t21_2404{left:513px;bottom:758px;letter-spacing:-0.11px;}
#t22_2404{left:513px;bottom:741px;letter-spacing:-0.11px;}
#t23_2404{left:78px;bottom:718px;letter-spacing:-0.12px;}
#t24_2404{left:78px;bottom:701px;letter-spacing:-0.13px;}
#t25_2404{left:78px;bottom:684px;letter-spacing:-0.15px;}
#t26_2404{left:306px;bottom:718px;}
#t27_2404{left:351px;bottom:718px;letter-spacing:-0.12px;}
#t28_2404{left:424px;bottom:718px;letter-spacing:-0.17px;}
#t29_2404{left:424px;bottom:701px;letter-spacing:-0.18px;}
#t2a_2404{left:513px;bottom:718px;letter-spacing:-0.13px;word-spacing:-0.76px;}
#t2b_2404{left:513px;bottom:701px;letter-spacing:-0.12px;}
#t2c_2404{left:513px;bottom:684px;letter-spacing:-0.11px;}
#t2d_2404{left:513px;bottom:668px;letter-spacing:-0.11px;}
#t2e_2404{left:78px;bottom:645px;letter-spacing:-0.12px;}
#t2f_2404{left:78px;bottom:628px;letter-spacing:-0.13px;}
#t2g_2404{left:78px;bottom:611px;letter-spacing:-0.15px;}
#t2h_2404{left:306px;bottom:645px;}
#t2i_2404{left:351px;bottom:645px;letter-spacing:-0.11px;}
#t2j_2404{left:424px;bottom:645px;letter-spacing:-0.17px;}
#t2k_2404{left:513px;bottom:645px;letter-spacing:-0.12px;word-spacing:-0.68px;}
#t2l_2404{left:513px;bottom:628px;letter-spacing:-0.12px;}
#t2m_2404{left:513px;bottom:611px;letter-spacing:-0.11px;}
#t2n_2404{left:513px;bottom:594px;letter-spacing:-0.11px;}
#t2o_2404{left:88px;bottom:513px;letter-spacing:-0.13px;}
#t2p_2404{left:178px;bottom:513px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2q_2404{left:319px;bottom:513px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2r_2404{left:465px;bottom:513px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2s_2404{left:612px;bottom:513px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2t_2404{left:748px;bottom:513px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2u_2404{left:103px;bottom:489px;}
#t2v_2404{left:187px;bottom:489px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t2w_2404{left:308px;bottom:489px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2x_2404{left:458px;bottom:489px;letter-spacing:-0.12px;}
#t2y_2404{left:604px;bottom:489px;letter-spacing:-0.12px;}
#t2z_2404{left:769px;bottom:489px;letter-spacing:-0.12px;}

.s1_2404{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2404{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2404{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2404{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2404{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_2404{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_2404{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_2404{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2404" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2404Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2404" style="-webkit-user-select: none;"><object width="935" height="1210" data="2404/2404.svg" type="image/svg+xml" id="pdf2404" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2404" class="t s1_2404">VPCMPW/VPCMPUW—Compare Packed Word Values Into Mask </span>
<span id="t2_2404" class="t s2_2404">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2404" class="t s1_2404">5-442 </span><span id="t4_2404" class="t s1_2404">Vol. 2C </span>
<span id="t5_2404" class="t s3_2404">VPCMPW/VPCMPUW—Compare Packed Word Values Into Mask </span>
<span id="t6_2404" class="t s4_2404">Instruction Operand Encoding </span>
<span id="t7_2404" class="t s5_2404">Description </span>
<span id="t8_2404" class="t s6_2404">Performs a SIMD compare of the packed integer word in the second source operand and the first source operand </span>
<span id="t9_2404" class="t s6_2404">and returns the results of the comparison to the mask destination operand. The comparison predicate operand </span>
<span id="ta_2404" class="t s6_2404">(immediate byte) specifies the type of comparison performed on each pair of packed values in the two source oper- </span>
<span id="tb_2404" class="t s6_2404">ands. The result of each comparison is a single mask bit result of 1 (comparison true) or 0 (comparison false). </span>
<span id="tc_2404" class="t s6_2404">VPCMPW performs a comparison between pairs of signed word values. </span>
<span id="td_2404" class="t s6_2404">VPCMPUW performs a comparison between pairs of unsigned word values. </span>
<span id="te_2404" class="t s6_2404">The first source operand (second operand) is a ZMM/YMM/XMM register. The second source operand can be a </span>
<span id="tf_2404" class="t s6_2404">ZMM/YMM/XMM register or a 512/256/128-bit memory location. The destination operand (first operand) is a mask </span>
<span id="tg_2404" class="t s6_2404">register k1. Up to 32/16/8 comparisons are performed with results written to the destination operand under the </span>
<span id="th_2404" class="t s6_2404">writemask k2. </span>
<span id="ti_2404" class="t s6_2404">The comparison predicate operand is an 8-bit immediate: bits 2:0 define the type of comparison to be performed. </span>
<span id="tj_2404" class="t s6_2404">Bits 3 through 7 of the immediate are reserved. Compiler can implement the pseudo-op mnemonic listed in Table </span>
<span id="tk_2404" class="t s6_2404">5-21. </span>
<span id="tl_2404" class="t s7_2404">Opcode/ </span>
<span id="tm_2404" class="t s7_2404">Instruction </span>
<span id="tn_2404" class="t s7_2404">Op/ </span>
<span id="to_2404" class="t s7_2404">En </span>
<span id="tp_2404" class="t s7_2404">64/32 </span>
<span id="tq_2404" class="t s7_2404">bit Mode </span>
<span id="tr_2404" class="t s7_2404">Support </span>
<span id="ts_2404" class="t s7_2404">CPUID </span>
<span id="tt_2404" class="t s7_2404">Feature </span>
<span id="tu_2404" class="t s7_2404">Flag </span>
<span id="tv_2404" class="t s7_2404">Description </span>
<span id="tw_2404" class="t s8_2404">EVEX.128.66.0F3A.W1 3F /r ib </span>
<span id="tx_2404" class="t s8_2404">VPCMPW k1 {k2}, xmm2, </span>
<span id="ty_2404" class="t s8_2404">xmm3/m128, imm8 </span>
<span id="tz_2404" class="t s8_2404">A </span><span id="t10_2404" class="t s8_2404">V/V </span><span id="t11_2404" class="t s8_2404">AVX512VL </span>
<span id="t12_2404" class="t s8_2404">AVX512BW </span>
<span id="t13_2404" class="t s8_2404">Compare packed signed word integers in xmm3/m128 </span>
<span id="t14_2404" class="t s8_2404">and xmm2 using bits 2:0 of imm8 as a comparison </span>
<span id="t15_2404" class="t s8_2404">predicate with writemask k2 and leave the result in </span>
<span id="t16_2404" class="t s8_2404">mask register k1. </span>
<span id="t17_2404" class="t s8_2404">EVEX.256.66.0F3A.W1 3F /r ib </span>
<span id="t18_2404" class="t s8_2404">VPCMPW k1 {k2}, ymm2, </span>
<span id="t19_2404" class="t s8_2404">ymm3/m256, imm8 </span>
<span id="t1a_2404" class="t s8_2404">A </span><span id="t1b_2404" class="t s8_2404">V/V </span><span id="t1c_2404" class="t s8_2404">AVX512VL </span>
<span id="t1d_2404" class="t s8_2404">AVX512BW </span>
<span id="t1e_2404" class="t s8_2404">Compare packed signed word integers in ymm3/m256 </span>
<span id="t1f_2404" class="t s8_2404">and ymm2 using bits 2:0 of imm8 as a comparison </span>
<span id="t1g_2404" class="t s8_2404">predicate with writemask k2 and leave the result in </span>
<span id="t1h_2404" class="t s8_2404">mask register k1. </span>
<span id="t1i_2404" class="t s8_2404">EVEX.512.66.0F3A.W1 3F /r ib </span>
<span id="t1j_2404" class="t s8_2404">VPCMPW k1 {k2}, zmm2, </span>
<span id="t1k_2404" class="t s8_2404">zmm3/m512, imm8 </span>
<span id="t1l_2404" class="t s8_2404">A </span><span id="t1m_2404" class="t s8_2404">V/V </span><span id="t1n_2404" class="t s8_2404">AVX512BW </span><span id="t1o_2404" class="t s8_2404">Compare packed signed word integers in zmm3/m512 </span>
<span id="t1p_2404" class="t s8_2404">and zmm2 using bits 2:0 of imm8 as a comparison </span>
<span id="t1q_2404" class="t s8_2404">predicate with writemask k2 and leave the result in </span>
<span id="t1r_2404" class="t s8_2404">mask register k1. </span>
<span id="t1s_2404" class="t s8_2404">EVEX.128.66.0F3A.W1 3E /r ib </span>
<span id="t1t_2404" class="t s8_2404">VPCMPUW k1 {k2}, xmm2, </span>
<span id="t1u_2404" class="t s8_2404">xmm3/m128, imm8 </span>
<span id="t1v_2404" class="t s8_2404">A </span><span id="t1w_2404" class="t s8_2404">V/V </span><span id="t1x_2404" class="t s8_2404">AVX512VL </span>
<span id="t1y_2404" class="t s8_2404">AVX512BW </span>
<span id="t1z_2404" class="t s8_2404">Compare packed unsigned word integers in xmm3/m128 </span>
<span id="t20_2404" class="t s8_2404">and xmm2 using bits 2:0 of imm8 as a comparison </span>
<span id="t21_2404" class="t s8_2404">predicate with writemask k2 and leave the result in </span>
<span id="t22_2404" class="t s8_2404">mask register k1. </span>
<span id="t23_2404" class="t s8_2404">EVEX.256.66.0F3A.W1 3E /r ib </span>
<span id="t24_2404" class="t s8_2404">VPCMPUW k1 {k2}, ymm2, </span>
<span id="t25_2404" class="t s8_2404">ymm3/m256, imm8 </span>
<span id="t26_2404" class="t s8_2404">A </span><span id="t27_2404" class="t s8_2404">V/V </span><span id="t28_2404" class="t s8_2404">AVX512VL </span>
<span id="t29_2404" class="t s8_2404">AVX512BW </span>
<span id="t2a_2404" class="t s8_2404">Compare packed unsigned word integers in ymm3/m256 </span>
<span id="t2b_2404" class="t s8_2404">and ymm2 using bits 2:0 of imm8 as a comparison </span>
<span id="t2c_2404" class="t s8_2404">predicate with writemask k2 and leave the result in </span>
<span id="t2d_2404" class="t s8_2404">mask register k1. </span>
<span id="t2e_2404" class="t s8_2404">EVEX.512.66.0F3A.W1 3E /r ib </span>
<span id="t2f_2404" class="t s8_2404">VPCMPUW k1 {k2}, zmm2, </span>
<span id="t2g_2404" class="t s8_2404">zmm3/m512, imm8 </span>
<span id="t2h_2404" class="t s8_2404">A </span><span id="t2i_2404" class="t s8_2404">V/V </span><span id="t2j_2404" class="t s8_2404">AVX512BW </span><span id="t2k_2404" class="t s8_2404">Compare packed unsigned word integers in zmm3/m512 </span>
<span id="t2l_2404" class="t s8_2404">and zmm2 using bits 2:0 of imm8 as a comparison </span>
<span id="t2m_2404" class="t s8_2404">predicate with writemask k2 and leave the result in </span>
<span id="t2n_2404" class="t s8_2404">mask register k1. </span>
<span id="t2o_2404" class="t s7_2404">Op/En </span><span id="t2p_2404" class="t s7_2404">Tuple Type </span><span id="t2q_2404" class="t s7_2404">Operand 1 </span><span id="t2r_2404" class="t s7_2404">Operand 2 </span><span id="t2s_2404" class="t s7_2404">Operand 3 </span><span id="t2t_2404" class="t s7_2404">Operand 4 </span>
<span id="t2u_2404" class="t s8_2404">A </span><span id="t2v_2404" class="t s8_2404">Full Mem </span><span id="t2w_2404" class="t s8_2404">ModRM:reg (w) </span><span id="t2x_2404" class="t s8_2404">EVEX.vvvv (r) </span><span id="t2y_2404" class="t s8_2404">ModRM:r/m (r) </span><span id="t2z_2404" class="t s8_2404">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
