Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu May 11 18:32:35 2023
| Host         : LAPTOP-RLSJ6GTT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.622        0.000                      0                  112        0.128        0.000                      0                  112        3.000        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.841}     39.683          25.200          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       34.622        0.000                      0                  112        0.128        0.000                      0                  112       19.341        0.000                       0                    58  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.622ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            effects_impl/raster_bars_impl/bar_colour_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 1.148ns (27.112%)  route 3.086ns (72.888%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.201 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.636    -0.876    impl_vga_counter/clk_out1
    SLICE_X2Y39          FDRE                                         r  impl_vga_counter/pos_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.358 f  impl_vga_counter/pos_x_reg[8]/Q
                         net (fo=7, routed)           0.925     0.567    impl_vga_counter/pos_x[8]
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     0.691 r  impl_vga_counter/cnt_colour[4]_i_5/O
                         net (fo=1, routed)           0.669     1.361    impl_vga_counter/cnt_colour[4]_i_5_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.150     1.511 r  impl_vga_counter/cnt_colour[4]_i_4/O
                         net (fo=5, routed)           0.832     2.342    impl_vga_counter/pos_x_reg[0]_0
    SLICE_X1Y38          LUT2 (Prop_lut2_I0_O)        0.356     2.698 r  impl_vga_counter/cnt_colour[4]_i_1/O
                         net (fo=17, routed)          0.660     3.359    effects_impl/raster_bars_impl/cnt_line
    SLICE_X1Y35          FDRE                                         r  effects_impl/raster_bars_impl/bar_colour_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.232    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514    38.201    effects_impl/raster_bars_impl/clk_out1
    SLICE_X1Y35          FDRE                                         r  effects_impl/raster_bars_impl/bar_colour_reg[0]/C
                         clock pessimism              0.578    38.779    
                         clock uncertainty           -0.167    38.612    
    SLICE_X1Y35          FDRE (Setup_fdre_C_R)       -0.631    37.981    effects_impl/raster_bars_impl/bar_colour_reg[0]
  -------------------------------------------------------------------
                         required time                         37.981    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                 34.622    

Slack (MET) :             34.622ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            effects_impl/raster_bars_impl/bar_colour_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 1.148ns (27.112%)  route 3.086ns (72.888%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.201 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.636    -0.876    impl_vga_counter/clk_out1
    SLICE_X2Y39          FDRE                                         r  impl_vga_counter/pos_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.358 f  impl_vga_counter/pos_x_reg[8]/Q
                         net (fo=7, routed)           0.925     0.567    impl_vga_counter/pos_x[8]
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     0.691 r  impl_vga_counter/cnt_colour[4]_i_5/O
                         net (fo=1, routed)           0.669     1.361    impl_vga_counter/cnt_colour[4]_i_5_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.150     1.511 r  impl_vga_counter/cnt_colour[4]_i_4/O
                         net (fo=5, routed)           0.832     2.342    impl_vga_counter/pos_x_reg[0]_0
    SLICE_X1Y38          LUT2 (Prop_lut2_I0_O)        0.356     2.698 r  impl_vga_counter/cnt_colour[4]_i_1/O
                         net (fo=17, routed)          0.660     3.359    effects_impl/raster_bars_impl/cnt_line
    SLICE_X1Y35          FDSE                                         r  effects_impl/raster_bars_impl/bar_colour_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.232    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514    38.201    effects_impl/raster_bars_impl/clk_out1
    SLICE_X1Y35          FDSE                                         r  effects_impl/raster_bars_impl/bar_colour_reg[1]/C
                         clock pessimism              0.578    38.779    
                         clock uncertainty           -0.167    38.612    
    SLICE_X1Y35          FDSE (Setup_fdse_C_S)       -0.631    37.981    effects_impl/raster_bars_impl/bar_colour_reg[1]
  -------------------------------------------------------------------
                         required time                         37.981    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                 34.622    

Slack (MET) :             34.622ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            effects_impl/raster_bars_impl/bar_colour_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 1.148ns (27.112%)  route 3.086ns (72.888%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.201 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.636    -0.876    impl_vga_counter/clk_out1
    SLICE_X2Y39          FDRE                                         r  impl_vga_counter/pos_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.358 f  impl_vga_counter/pos_x_reg[8]/Q
                         net (fo=7, routed)           0.925     0.567    impl_vga_counter/pos_x[8]
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     0.691 r  impl_vga_counter/cnt_colour[4]_i_5/O
                         net (fo=1, routed)           0.669     1.361    impl_vga_counter/cnt_colour[4]_i_5_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.150     1.511 r  impl_vga_counter/cnt_colour[4]_i_4/O
                         net (fo=5, routed)           0.832     2.342    impl_vga_counter/pos_x_reg[0]_0
    SLICE_X1Y38          LUT2 (Prop_lut2_I0_O)        0.356     2.698 r  impl_vga_counter/cnt_colour[4]_i_1/O
                         net (fo=17, routed)          0.660     3.359    effects_impl/raster_bars_impl/cnt_line
    SLICE_X1Y35          FDSE                                         r  effects_impl/raster_bars_impl/bar_colour_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.232    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514    38.201    effects_impl/raster_bars_impl/clk_out1
    SLICE_X1Y35          FDSE                                         r  effects_impl/raster_bars_impl/bar_colour_reg[2]/C
                         clock pessimism              0.578    38.779    
                         clock uncertainty           -0.167    38.612    
    SLICE_X1Y35          FDSE (Setup_fdse_C_S)       -0.631    37.981    effects_impl/raster_bars_impl/bar_colour_reg[2]
  -------------------------------------------------------------------
                         required time                         37.981    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                 34.622    

Slack (MET) :             34.622ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            effects_impl/raster_bars_impl/bar_colour_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 1.148ns (27.112%)  route 3.086ns (72.888%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.201 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.636    -0.876    impl_vga_counter/clk_out1
    SLICE_X2Y39          FDRE                                         r  impl_vga_counter/pos_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.358 f  impl_vga_counter/pos_x_reg[8]/Q
                         net (fo=7, routed)           0.925     0.567    impl_vga_counter/pos_x[8]
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     0.691 r  impl_vga_counter/cnt_colour[4]_i_5/O
                         net (fo=1, routed)           0.669     1.361    impl_vga_counter/cnt_colour[4]_i_5_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.150     1.511 r  impl_vga_counter/cnt_colour[4]_i_4/O
                         net (fo=5, routed)           0.832     2.342    impl_vga_counter/pos_x_reg[0]_0
    SLICE_X1Y38          LUT2 (Prop_lut2_I0_O)        0.356     2.698 r  impl_vga_counter/cnt_colour[4]_i_1/O
                         net (fo=17, routed)          0.660     3.359    effects_impl/raster_bars_impl/cnt_line
    SLICE_X1Y35          FDRE                                         r  effects_impl/raster_bars_impl/bar_colour_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.232    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514    38.201    effects_impl/raster_bars_impl/clk_out1
    SLICE_X1Y35          FDRE                                         r  effects_impl/raster_bars_impl/bar_colour_reg[3]/C
                         clock pessimism              0.578    38.779    
                         clock uncertainty           -0.167    38.612    
    SLICE_X1Y35          FDRE (Setup_fdre_C_R)       -0.631    37.981    effects_impl/raster_bars_impl/bar_colour_reg[3]
  -------------------------------------------------------------------
                         required time                         37.981    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                 34.622    

Slack (MET) :             34.635ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            effects_impl/raster_bars_impl/cnt_colour_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.148ns (27.191%)  route 3.074ns (72.809%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.202 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.636    -0.876    impl_vga_counter/clk_out1
    SLICE_X2Y39          FDRE                                         r  impl_vga_counter/pos_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.358 f  impl_vga_counter/pos_x_reg[8]/Q
                         net (fo=7, routed)           0.925     0.567    impl_vga_counter/pos_x[8]
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     0.691 r  impl_vga_counter/cnt_colour[4]_i_5/O
                         net (fo=1, routed)           0.669     1.361    impl_vga_counter/cnt_colour[4]_i_5_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.150     1.511 r  impl_vga_counter/cnt_colour[4]_i_4/O
                         net (fo=5, routed)           0.832     2.342    impl_vga_counter/pos_x_reg[0]_0
    SLICE_X1Y38          LUT2 (Prop_lut2_I0_O)        0.356     2.698 r  impl_vga_counter/cnt_colour[4]_i_1/O
                         net (fo=17, routed)          0.648     3.346    effects_impl/raster_bars_impl/cnt_line
    SLICE_X3Y37          FDRE                                         r  effects_impl/raster_bars_impl/cnt_colour_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.232    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515    38.202    effects_impl/raster_bars_impl/clk_out1
    SLICE_X3Y37          FDRE                                         r  effects_impl/raster_bars_impl/cnt_colour_reg[0]/C
                         clock pessimism              0.578    38.780    
                         clock uncertainty           -0.167    38.613    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.631    37.982    effects_impl/raster_bars_impl/cnt_colour_reg[0]
  -------------------------------------------------------------------
                         required time                         37.982    
                         arrival time                          -3.346    
  -------------------------------------------------------------------
                         slack                                 34.635    

Slack (MET) :             34.635ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            effects_impl/raster_bars_impl/cnt_colour_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.148ns (27.191%)  route 3.074ns (72.809%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.202 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.636    -0.876    impl_vga_counter/clk_out1
    SLICE_X2Y39          FDRE                                         r  impl_vga_counter/pos_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.358 f  impl_vga_counter/pos_x_reg[8]/Q
                         net (fo=7, routed)           0.925     0.567    impl_vga_counter/pos_x[8]
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     0.691 r  impl_vga_counter/cnt_colour[4]_i_5/O
                         net (fo=1, routed)           0.669     1.361    impl_vga_counter/cnt_colour[4]_i_5_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.150     1.511 r  impl_vga_counter/cnt_colour[4]_i_4/O
                         net (fo=5, routed)           0.832     2.342    impl_vga_counter/pos_x_reg[0]_0
    SLICE_X1Y38          LUT2 (Prop_lut2_I0_O)        0.356     2.698 r  impl_vga_counter/cnt_colour[4]_i_1/O
                         net (fo=17, routed)          0.648     3.346    effects_impl/raster_bars_impl/cnt_line
    SLICE_X3Y37          FDRE                                         r  effects_impl/raster_bars_impl/cnt_colour_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.232    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515    38.202    effects_impl/raster_bars_impl/clk_out1
    SLICE_X3Y37          FDRE                                         r  effects_impl/raster_bars_impl/cnt_colour_reg[1]/C
                         clock pessimism              0.578    38.780    
                         clock uncertainty           -0.167    38.613    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.631    37.982    effects_impl/raster_bars_impl/cnt_colour_reg[1]
  -------------------------------------------------------------------
                         required time                         37.982    
                         arrival time                          -3.346    
  -------------------------------------------------------------------
                         slack                                 34.635    

Slack (MET) :             34.635ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            effects_impl/raster_bars_impl/cnt_colour_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.148ns (27.191%)  route 3.074ns (72.809%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.202 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.636    -0.876    impl_vga_counter/clk_out1
    SLICE_X2Y39          FDRE                                         r  impl_vga_counter/pos_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.358 f  impl_vga_counter/pos_x_reg[8]/Q
                         net (fo=7, routed)           0.925     0.567    impl_vga_counter/pos_x[8]
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     0.691 r  impl_vga_counter/cnt_colour[4]_i_5/O
                         net (fo=1, routed)           0.669     1.361    impl_vga_counter/cnt_colour[4]_i_5_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.150     1.511 r  impl_vga_counter/cnt_colour[4]_i_4/O
                         net (fo=5, routed)           0.832     2.342    impl_vga_counter/pos_x_reg[0]_0
    SLICE_X1Y38          LUT2 (Prop_lut2_I0_O)        0.356     2.698 r  impl_vga_counter/cnt_colour[4]_i_1/O
                         net (fo=17, routed)          0.648     3.346    effects_impl/raster_bars_impl/cnt_line
    SLICE_X3Y37          FDRE                                         r  effects_impl/raster_bars_impl/cnt_colour_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.232    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515    38.202    effects_impl/raster_bars_impl/clk_out1
    SLICE_X3Y37          FDRE                                         r  effects_impl/raster_bars_impl/cnt_colour_reg[2]/C
                         clock pessimism              0.578    38.780    
                         clock uncertainty           -0.167    38.613    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.631    37.982    effects_impl/raster_bars_impl/cnt_colour_reg[2]
  -------------------------------------------------------------------
                         required time                         37.982    
                         arrival time                          -3.346    
  -------------------------------------------------------------------
                         slack                                 34.635    

Slack (MET) :             34.635ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            effects_impl/raster_bars_impl/cnt_colour_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.148ns (27.191%)  route 3.074ns (72.809%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.202 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.636    -0.876    impl_vga_counter/clk_out1
    SLICE_X2Y39          FDRE                                         r  impl_vga_counter/pos_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.358 f  impl_vga_counter/pos_x_reg[8]/Q
                         net (fo=7, routed)           0.925     0.567    impl_vga_counter/pos_x[8]
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     0.691 r  impl_vga_counter/cnt_colour[4]_i_5/O
                         net (fo=1, routed)           0.669     1.361    impl_vga_counter/cnt_colour[4]_i_5_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.150     1.511 r  impl_vga_counter/cnt_colour[4]_i_4/O
                         net (fo=5, routed)           0.832     2.342    impl_vga_counter/pos_x_reg[0]_0
    SLICE_X1Y38          LUT2 (Prop_lut2_I0_O)        0.356     2.698 r  impl_vga_counter/cnt_colour[4]_i_1/O
                         net (fo=17, routed)          0.648     3.346    effects_impl/raster_bars_impl/cnt_line
    SLICE_X3Y37          FDRE                                         r  effects_impl/raster_bars_impl/cnt_colour_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.232    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515    38.202    effects_impl/raster_bars_impl/clk_out1
    SLICE_X3Y37          FDRE                                         r  effects_impl/raster_bars_impl/cnt_colour_reg[3]/C
                         clock pessimism              0.578    38.780    
                         clock uncertainty           -0.167    38.613    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.631    37.982    effects_impl/raster_bars_impl/cnt_colour_reg[3]
  -------------------------------------------------------------------
                         required time                         37.982    
                         arrival time                          -3.346    
  -------------------------------------------------------------------
                         slack                                 34.635    

Slack (MET) :             34.635ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            effects_impl/raster_bars_impl/cnt_colour_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.148ns (27.191%)  route 3.074ns (72.809%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.202 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.636    -0.876    impl_vga_counter/clk_out1
    SLICE_X2Y39          FDRE                                         r  impl_vga_counter/pos_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.358 f  impl_vga_counter/pos_x_reg[8]/Q
                         net (fo=7, routed)           0.925     0.567    impl_vga_counter/pos_x[8]
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     0.691 r  impl_vga_counter/cnt_colour[4]_i_5/O
                         net (fo=1, routed)           0.669     1.361    impl_vga_counter/cnt_colour[4]_i_5_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.150     1.511 r  impl_vga_counter/cnt_colour[4]_i_4/O
                         net (fo=5, routed)           0.832     2.342    impl_vga_counter/pos_x_reg[0]_0
    SLICE_X1Y38          LUT2 (Prop_lut2_I0_O)        0.356     2.698 r  impl_vga_counter/cnt_colour[4]_i_1/O
                         net (fo=17, routed)          0.648     3.346    effects_impl/raster_bars_impl/cnt_line
    SLICE_X3Y37          FDRE                                         r  effects_impl/raster_bars_impl/cnt_colour_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.232    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515    38.202    effects_impl/raster_bars_impl/clk_out1
    SLICE_X3Y37          FDRE                                         r  effects_impl/raster_bars_impl/cnt_colour_reg[4]/C
                         clock pessimism              0.578    38.780    
                         clock uncertainty           -0.167    38.613    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.631    37.982    effects_impl/raster_bars_impl/cnt_colour_reg[4]
  -------------------------------------------------------------------
                         required time                         37.982    
                         arrival time                          -3.346    
  -------------------------------------------------------------------
                         slack                                 34.635    

Slack (MET) :             34.651ns  (required time - arrival time)
  Source:                 de_s2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_blue_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.409ns  (logic 0.580ns (13.155%)  route 3.829ns (86.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.201 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.634    -0.878    clk_25mhz
    SLICE_X0Y37          FDRE                                         r  de_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  de_s2_reg/Q
                         net (fo=10, routed)          1.976     1.555    de_s2
    SLICE_X0Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.679 r  vga_red[3]_i_1/O
                         net (fo=8, routed)           1.853     3.532    vga_red[3]_i_1_n_0
    SLICE_X0Y35          FDSE                                         r  vga_blue_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.232    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514    38.201    clk_25mhz
    SLICE_X0Y35          FDSE                                         r  vga_blue_reg[2]/C
                         clock pessimism              0.578    38.779    
                         clock uncertainty           -0.167    38.612    
    SLICE_X0Y35          FDSE (Setup_fdse_C_S)       -0.429    38.183    vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.183    
                         arrival time                          -3.532    
  -------------------------------------------------------------------
                         slack                                 34.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vsync_s2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.592    -0.589    clk_25mhz
    SLICE_X0Y37          FDRE                                         r  vsync_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  vsync_s2_reg/Q
                         net (fo=1, routed)           0.058    -0.391    vsync_s2
    SLICE_X0Y37          FDRE                                         r  vga_vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.862    -0.828    clk_25mhz
    SLICE_X0Y37          FDRE                                         r  vga_vsync_reg/C
                         clock pessimism              0.238    -0.589    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.071    -0.518    vga_vsync_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 hsync_s2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.772%)  route 0.106ns (39.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.592    -0.589    clk_25mhz
    SLICE_X2Y37          FDRE                                         r  hsync_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  hsync_s2_reg/Q
                         net (fo=1, routed)           0.106    -0.320    hsync_s2
    SLICE_X0Y37          FDRE                                         r  vga_hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.862    -0.828    clk_25mhz
    SLICE_X0Y37          FDRE                                         r  vga_hsync_reg/C
                         clock pessimism              0.253    -0.574    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.075    -0.499    vga_hsync_reg
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 effects_impl/raster_bars_impl/bar_colour_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    effects_impl/raster_bars_impl/clk_out1
    SLICE_X1Y36          FDRE                                         r  effects_impl/raster_bars_impl/bar_colour_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  effects_impl/raster_bars_impl/bar_colour_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.322    rb_green[2]
    SLICE_X0Y36          FDRE                                         r  vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.861    -0.829    clk_25mhz
    SLICE_X0Y36          FDRE                                         r  vga_green_reg[2]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X0Y36          FDRE (Hold_fdre_C_D)         0.070    -0.507    vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 impl_vga_counter/pos_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            impl_vga_counter/pos_y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.593    -0.588    impl_vga_counter/clk_out1
    SLICE_X0Y38          FDRE                                         r  impl_vga_counter/pos_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  impl_vga_counter/pos_y_reg[0]/Q
                         net (fo=8, routed)           0.121    -0.326    impl_vga_counter/pos_y[0]
    SLICE_X1Y38          LUT3 (Prop_lut3_I2_O)        0.045    -0.281 r  impl_vga_counter/pos_y[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    impl_vga_counter/pos_y[1]_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  impl_vga_counter/pos_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    impl_vga_counter/clk_out1
    SLICE_X1Y38          FDRE                                         r  impl_vga_counter/pos_y_reg[1]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.091    -0.484    impl_vga_counter/pos_y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 effects_impl/raster_bars_impl/cnt_line_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            effects_impl/raster_bars_impl/bar_inc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.704%)  route 0.088ns (26.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.592    -0.589    effects_impl/raster_bars_impl/clk_out1
    SLICE_X2Y37          FDRE                                         r  effects_impl/raster_bars_impl/cnt_line_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  effects_impl/raster_bars_impl/cnt_line_reg[0]/Q
                         net (fo=4, routed)           0.088    -0.354    effects_impl/raster_bars_impl/cnt_line_reg[0]_0
    SLICE_X2Y37          LUT5 (Prop_lut5_I2_O)        0.098    -0.256 r  effects_impl/raster_bars_impl/bar_inc_i_1/O
                         net (fo=1, routed)           0.000    -0.256    effects_impl/raster_bars_impl/bar_inc_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  effects_impl/raster_bars_impl/bar_inc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.862    -0.828    effects_impl/raster_bars_impl/clk_out1
    SLICE_X2Y37          FDRE                                         r  effects_impl/raster_bars_impl/bar_inc_reg/C
                         clock pessimism              0.238    -0.589    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.120    -0.469    effects_impl/raster_bars_impl/bar_inc_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 impl_vga_counter/pos_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vsync_s2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.007%)  route 0.152ns (44.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.593    -0.588    impl_vga_counter/clk_out1
    SLICE_X1Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  impl_vga_counter/pos_y_reg[4]/Q
                         net (fo=4, routed)           0.152    -0.295    impl_vga_counter/pos_y[4]
    SLICE_X0Y37          LUT6 (Prop_lut6_I3_O)        0.045    -0.250 r  impl_vga_counter/vsync_s2_i_1/O
                         net (fo=1, routed)           0.000    -0.250    vsync_s1
    SLICE_X0Y37          FDRE                                         r  vsync_s2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.862    -0.828    clk_25mhz
    SLICE_X0Y37          FDRE                                         r  vsync_s2_reg/C
                         clock pessimism              0.253    -0.574    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.092    -0.482    vsync_s2_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 impl_vga_counter/pos_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            impl_vga_counter/pos_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.593    -0.588    impl_vga_counter/clk_out1
    SLICE_X1Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  impl_vga_counter/pos_y_reg[3]/Q
                         net (fo=5, routed)           0.098    -0.363    impl_vga_counter/pos_y[3]
    SLICE_X1Y39          LUT6 (Prop_lut6_I4_O)        0.099    -0.264 r  impl_vga_counter/pos_y[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    impl_vga_counter/pos_y[4]_i_1_n_0
    SLICE_X1Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    impl_vga_counter/clk_out1
    SLICE_X1Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[4]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.092    -0.496    impl_vga_counter/pos_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 effects_impl/raster_bars_impl/cnt_colour_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            effects_impl/raster_bars_impl/cnt_colour_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.238%)  route 0.100ns (30.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.592    -0.589    effects_impl/raster_bars_impl/clk_out1
    SLICE_X3Y37          FDRE                                         r  effects_impl/raster_bars_impl/cnt_colour_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  effects_impl/raster_bars_impl/cnt_colour_reg[4]/Q
                         net (fo=4, routed)           0.100    -0.361    effects_impl/raster_bars_impl/cnt_colour_reg_n_0_[4]
    SLICE_X3Y37          LUT5 (Prop_lut5_I1_O)        0.098    -0.263 r  effects_impl/raster_bars_impl/cnt_colour[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    effects_impl/raster_bars_impl/cnt_colour[1]_i_1_n_0
    SLICE_X3Y37          FDRE                                         r  effects_impl/raster_bars_impl/cnt_colour_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.862    -0.828    effects_impl/raster_bars_impl/clk_out1
    SLICE_X3Y37          FDRE                                         r  effects_impl/raster_bars_impl/cnt_colour_reg[1]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.092    -0.497    effects_impl/raster_bars_impl/cnt_colour_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 impl_vga_counter/pos_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            impl_vga_counter/pos_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.305%)  route 0.162ns (43.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.593    -0.588    impl_vga_counter/clk_out1
    SLICE_X2Y39          FDRE                                         r  impl_vga_counter/pos_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164    -0.424 f  impl_vga_counter/pos_x_reg[9]/Q
                         net (fo=7, routed)           0.162    -0.262    impl_vga_counter/pos_x[9]
    SLICE_X2Y38          LUT6 (Prop_lut6_I1_O)        0.045    -0.217 r  impl_vga_counter/pos_x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    impl_vga_counter/pos_x_1[5]
    SLICE_X2Y38          FDRE                                         r  impl_vga_counter/pos_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    impl_vga_counter/clk_out1
    SLICE_X2Y38          FDRE                                         r  impl_vga_counter/pos_x_reg[5]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.120    -0.452    impl_vga_counter/pos_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 impl_vga_counter/pos_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            impl_vga_counter/pos_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.594    -0.587    impl_vga_counter/clk_out1
    SLICE_X2Y40          FDRE                                         r  impl_vga_counter/pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  impl_vga_counter/pos_x_reg[4]/Q
                         net (fo=4, routed)           0.149    -0.274    impl_vga_counter/pos_x[4]
    SLICE_X2Y40          LUT6 (Prop_lut6_I1_O)        0.045    -0.229 r  impl_vga_counter/pos_x[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    impl_vga_counter/pos_x_1[4]
    SLICE_X2Y40          FDRE                                         r  impl_vga_counter/pos_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.865    -0.825    impl_vga_counter/clk_out1
    SLICE_X2Y40          FDRE                                         r  impl_vga_counter/pos_x_reg[4]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.121    -0.466    impl_vga_counter/pos_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.841 }
Period(ns):         39.683
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.683      37.527     BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.683      38.434     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X0Y37      de_s2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X2Y37      hsync_s2_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         39.683      38.683     SLICE_X0Y33      vga_blue_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         39.683      38.683     SLICE_X0Y33      vga_blue_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         39.683      38.683     SLICE_X0Y35      vga_blue_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         39.683      38.683     SLICE_X0Y35      vga_blue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X0Y36      vga_green_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X0Y36      vga_green_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.683      173.677    MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y37      de_s2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y37      de_s2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X2Y37      hsync_s2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X2Y37      hsync_s2_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         19.841      19.341     SLICE_X0Y33      vga_blue_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.841      19.341     SLICE_X0Y33      vga_blue_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         19.841      19.341     SLICE_X0Y33      vga_blue_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.841      19.341     SLICE_X0Y33      vga_blue_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         19.841      19.341     SLICE_X0Y35      vga_blue_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.841      19.341     SLICE_X0Y35      vga_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y37      de_s2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y37      de_s2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X2Y37      hsync_s2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X2Y37      hsync_s2_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         19.841      19.341     SLICE_X0Y33      vga_blue_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         19.841      19.341     SLICE_X0Y33      vga_blue_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         19.841      19.341     SLICE_X0Y33      vga_blue_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         19.841      19.341     SLICE_X0Y33      vga_blue_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         19.841      19.341     SLICE_X0Y35      vga_blue_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         19.841      19.341     SLICE_X0Y35      vga_blue_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.120ns  (logic 4.094ns (66.902%)  route 2.026ns (33.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.634    -0.878    clk_25mhz
    SLICE_X0Y37          FDRE                                         r  vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.419    -0.459 r  vga_vsync_reg/Q
                         net (fo=1, routed)           2.026     1.567    vga_vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.675     5.242 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.242    vga_vsync
    R19                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.054ns  (logic 3.986ns (65.852%)  route 2.067ns (34.148%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.633    -0.879    clk_25mhz
    SLICE_X0Y36          FDRE                                         r  vga_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  vga_green_reg[3]/Q
                         net (fo=1, routed)           2.067     1.645    vga_green_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530     5.175 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.175    vga_green[3]
    D17                                                               r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.983ns  (logic 4.110ns (68.703%)  route 1.872ns (31.297%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.633    -0.879    clk_25mhz
    SLICE_X0Y35          FDSE                                         r  vga_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDSE (Prop_fdse_C_Q)         0.419    -0.460 r  vga_red_reg[1]/Q
                         net (fo=1, routed)           1.872     1.413    vga_red_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.691     5.104 r  vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.104    vga_red[1]
    H19                                                               r  vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.969ns  (logic 4.091ns (68.535%)  route 1.878ns (31.465%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.634    -0.878    clk_25mhz
    SLICE_X0Y37          FDRE                                         r  vga_hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.419    -0.459 r  vga_hsync_reg/Q
                         net (fo=1, routed)           1.878     1.419    vga_hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.672     5.091 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.091    vga_hsync
    P19                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.965ns  (logic 4.094ns (68.642%)  route 1.870ns (31.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.633    -0.879    clk_25mhz
    SLICE_X0Y35          FDSE                                         r  vga_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDSE (Prop_fdse_C_Q)         0.419    -0.460 r  vga_red_reg[3]/Q
                         net (fo=1, routed)           1.870     1.411    vga_red_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.675     5.086 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.086    vga_red[3]
    N19                                                               r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.827ns  (logic 3.961ns (67.987%)  route 1.865ns (32.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.633    -0.879    clk_25mhz
    SLICE_X0Y36          FDRE                                         r  vga_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  vga_green_reg[1]/Q
                         net (fo=1, routed)           1.865     1.443    vga_green_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505     4.948 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.948    vga_green[1]
    H17                                                               r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.806ns  (logic 3.980ns (68.549%)  route 1.826ns (31.451%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.633    -0.879    clk_25mhz
    SLICE_X0Y35          FDSE                                         r  vga_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDSE (Prop_fdse_C_Q)         0.456    -0.423 r  vga_red_reg[2]/Q
                         net (fo=1, routed)           1.826     1.403    vga_red_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     4.927 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.927    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.797ns  (logic 4.097ns (70.677%)  route 1.700ns (29.323%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.630    -0.882    clk_25mhz
    SLICE_X0Y33          FDSE                                         r  vga_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDSE (Prop_fdse_C_Q)         0.419    -0.463 r  vga_blue_reg[1]/Q
                         net (fo=1, routed)           1.700     1.237    vga_blue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.678     4.916 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.916    vga_blue[1]
    L18                                                               r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.790ns  (logic 4.119ns (71.139%)  route 1.671ns (28.861%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.633    -0.879    clk_25mhz
    SLICE_X0Y35          FDSE                                         r  vga_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDSE (Prop_fdse_C_Q)         0.419    -0.460 r  vga_blue_reg[3]/Q
                         net (fo=1, routed)           1.671     1.211    vga_blue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.700     4.911 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.911    vga_blue[3]
    J18                                                               r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.709ns  (logic 3.985ns (69.798%)  route 1.724ns (30.202%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.633    -0.879    clk_25mhz
    SLICE_X0Y36          FDRE                                         r  vga_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  vga_green_reg[2]/Q
                         net (fo=1, routed)           1.724     1.302    vga_green_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529     4.831 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.831    vga_green[2]
    G17                                                               r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.649ns  (logic 1.363ns (82.649%)  route 0.286ns (17.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    clk_25mhz
    SLICE_X0Y36          FDRE                                         r  vga_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_green_reg[0]/Q
                         net (fo=1, routed)           0.286    -0.163    vga_green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.059 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.059    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.677ns  (logic 1.338ns (79.733%)  route 0.340ns (20.267%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.590    -0.591    clk_25mhz
    SLICE_X0Y33          FDSE                                         r  vga_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDSE (Prop_fdse_C_Q)         0.141    -0.450 r  vga_blue_reg[0]/Q
                         net (fo=1, routed)           0.340    -0.110    vga_blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.086 r  vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.086    vga_blue[0]
    N18                                                               r  vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.707ns  (logic 1.361ns (79.717%)  route 0.346ns (20.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    clk_25mhz
    SLICE_X0Y35          FDSE                                         r  vga_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDSE (Prop_fdse_C_Q)         0.141    -0.449 r  vga_blue_reg[2]/Q
                         net (fo=1, routed)           0.346    -0.103    vga_blue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.117 r  vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.117    vga_blue[2]
    K18                                                               r  vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 1.371ns (79.415%)  route 0.355ns (20.585%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    clk_25mhz
    SLICE_X0Y36          FDRE                                         r  vga_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_green_reg[2]/Q
                         net (fo=1, routed)           0.355    -0.094    vga_green_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.136 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.136    vga_green[2]
    G17                                                               r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.733ns  (logic 1.366ns (78.816%)  route 0.367ns (21.184%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    clk_25mhz
    SLICE_X0Y35          FDSE                                         r  vga_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDSE (Prop_fdse_C_Q)         0.141    -0.449 r  vga_red_reg[0]/Q
                         net (fo=1, routed)           0.367    -0.082    vga_red_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.142 r  vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.142    vga_red[0]
    G19                                                               r  vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 1.387ns (79.940%)  route 0.348ns (20.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.590    -0.591    clk_25mhz
    SLICE_X0Y33          FDSE                                         r  vga_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDSE (Prop_fdse_C_Q)         0.128    -0.463 r  vga_blue_reg[1]/Q
                         net (fo=1, routed)           0.348    -0.115    vga_blue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.259     1.143 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.143    vga_blue[1]
    L18                                                               r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.738ns  (logic 1.366ns (78.594%)  route 0.372ns (21.406%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    clk_25mhz
    SLICE_X0Y35          FDSE                                         r  vga_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDSE (Prop_fdse_C_Q)         0.141    -0.449 r  vga_red_reg[2]/Q
                         net (fo=1, routed)           0.372    -0.077    vga_red_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.147 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.147    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.744ns  (logic 1.408ns (80.734%)  route 0.336ns (19.266%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    clk_25mhz
    SLICE_X0Y35          FDSE                                         r  vga_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDSE (Prop_fdse_C_Q)         0.128    -0.462 r  vga_blue_reg[3]/Q
                         net (fo=1, routed)           0.336    -0.126    vga_blue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.280     1.153 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.153    vga_blue[3]
    J18                                                               r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.764ns  (logic 1.348ns (76.399%)  route 0.416ns (23.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    clk_25mhz
    SLICE_X0Y36          FDRE                                         r  vga_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_green_reg[1]/Q
                         net (fo=1, routed)           0.416    -0.033    vga_green_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     1.174 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.174    vga_green[1]
    H17                                                               r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.795ns  (logic 1.385ns (77.134%)  route 0.410ns (22.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    clk_25mhz
    SLICE_X0Y35          FDSE                                         r  vga_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDSE (Prop_fdse_C_Q)         0.128    -0.462 r  vga_red_reg[3]/Q
                         net (fo=1, routed)           0.410    -0.052    vga_red_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.257     1.205 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.205    vga_red[3]
    N19                                                               r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.894    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.752 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.282    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    23.311 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.127    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga_blue_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.788ns  (logic 1.577ns (32.930%)  route 3.212ns (67.070%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           1.359     2.812    sw_IBUF[0]
    SLICE_X0Y12          LUT4 (Prop_lut4_I0_O)        0.124     2.936 r  vga_red[3]_i_1/O
                         net (fo=8, routed)           1.853     4.788    vga_red[3]_i_1_n_0
    SLICE_X0Y35          FDSE                                         r  vga_blue_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514    -1.481    clk_25mhz
    SLICE_X0Y35          FDSE                                         r  vga_blue_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga_blue_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.788ns  (logic 1.577ns (32.930%)  route 3.212ns (67.070%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           1.359     2.812    sw_IBUF[0]
    SLICE_X0Y12          LUT4 (Prop_lut4_I0_O)        0.124     2.936 r  vga_red[3]_i_1/O
                         net (fo=8, routed)           1.853     4.788    vga_red[3]_i_1_n_0
    SLICE_X0Y35          FDSE                                         r  vga_blue_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514    -1.481    clk_25mhz
    SLICE_X0Y35          FDSE                                         r  vga_blue_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.788ns  (logic 1.577ns (32.930%)  route 3.212ns (67.070%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           1.359     2.812    sw_IBUF[0]
    SLICE_X0Y12          LUT4 (Prop_lut4_I0_O)        0.124     2.936 r  vga_red[3]_i_1/O
                         net (fo=8, routed)           1.853     4.788    vga_red[3]_i_1_n_0
    SLICE_X0Y35          FDSE                                         r  vga_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514    -1.481    clk_25mhz
    SLICE_X0Y35          FDSE                                         r  vga_red_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.788ns  (logic 1.577ns (32.930%)  route 3.212ns (67.070%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           1.359     2.812    sw_IBUF[0]
    SLICE_X0Y12          LUT4 (Prop_lut4_I0_O)        0.124     2.936 r  vga_red[3]_i_1/O
                         net (fo=8, routed)           1.853     4.788    vga_red[3]_i_1_n_0
    SLICE_X0Y35          FDSE                                         r  vga_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514    -1.481    clk_25mhz
    SLICE_X0Y35          FDSE                                         r  vga_red_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga_red_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.788ns  (logic 1.577ns (32.930%)  route 3.212ns (67.070%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           1.359     2.812    sw_IBUF[0]
    SLICE_X0Y12          LUT4 (Prop_lut4_I0_O)        0.124     2.936 r  vga_red[3]_i_1/O
                         net (fo=8, routed)           1.853     4.788    vga_red[3]_i_1_n_0
    SLICE_X0Y35          FDSE                                         r  vga_red_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514    -1.481    clk_25mhz
    SLICE_X0Y35          FDSE                                         r  vga_red_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.788ns  (logic 1.577ns (32.930%)  route 3.212ns (67.070%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           1.359     2.812    sw_IBUF[0]
    SLICE_X0Y12          LUT4 (Prop_lut4_I0_O)        0.124     2.936 r  vga_red[3]_i_1/O
                         net (fo=8, routed)           1.853     4.788    vga_red[3]_i_1_n_0
    SLICE_X0Y35          FDSE                                         r  vga_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514    -1.481    clk_25mhz
    SLICE_X0Y35          FDSE                                         r  vga_red_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga_blue_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 1.577ns (36.439%)  route 2.750ns (63.561%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           1.359     2.812    sw_IBUF[0]
    SLICE_X0Y12          LUT4 (Prop_lut4_I0_O)        0.124     2.936 r  vga_red[3]_i_1/O
                         net (fo=8, routed)           1.392     4.327    vga_red[3]_i_1_n_0
    SLICE_X0Y33          FDSE                                         r  vga_blue_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.512    -1.483    clk_25mhz
    SLICE_X0Y33          FDSE                                         r  vga_blue_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga_blue_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 1.577ns (36.439%)  route 2.750ns (63.561%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           1.359     2.812    sw_IBUF[0]
    SLICE_X0Y12          LUT4 (Prop_lut4_I0_O)        0.124     2.936 r  vga_red[3]_i_1/O
                         net (fo=8, routed)           1.392     4.327    vga_red[3]_i_1_n_0
    SLICE_X0Y33          FDSE                                         r  vga_blue_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.512    -1.483    clk_25mhz
    SLICE_X0Y33          FDSE                                         r  vga_blue_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga_green_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.002ns  (logic 1.605ns (40.096%)  route 2.398ns (59.904%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           1.359     2.812    sw_IBUF[0]
    SLICE_X0Y12          LUT4 (Prop_lut4_I0_O)        0.152     2.964 r  vga_green[3]_i_1/O
                         net (fo=4, routed)           1.039     4.002    vga_green[3]_i_1_n_0
    SLICE_X0Y36          FDRE                                         r  vga_green_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514    -1.481    clk_25mhz
    SLICE_X0Y36          FDRE                                         r  vga_green_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga_green_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.002ns  (logic 1.605ns (40.096%)  route 2.398ns (59.904%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           1.359     2.812    sw_IBUF[0]
    SLICE_X0Y12          LUT4 (Prop_lut4_I0_O)        0.152     2.964 r  vga_green[3]_i_1/O
                         net (fo=4, routed)           1.039     4.002    vga_green[3]_i_1_n_0
    SLICE_X0Y36          FDRE                                         r  vga_green_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514    -1.481    clk_25mhz
    SLICE_X0Y36          FDRE                                         r  vga_green_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.860ns  (logic 0.210ns (24.375%)  route 0.650ns (75.625%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=20, routed)          0.650     0.860    impl_vga_counter/SR[0]
    SLICE_X1Y38          FDRE                                         r  impl_vga_counter/pos_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    impl_vga_counter/clk_out1
    SLICE_X1Y38          FDRE                                         r  impl_vga_counter/pos_y_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.210ns (24.252%)  route 0.654ns (75.748%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=20, routed)          0.654     0.864    impl_vga_counter/SR[0]
    SLICE_X0Y38          FDRE                                         r  impl_vga_counter/pos_y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    impl_vga_counter/clk_out1
    SLICE_X0Y38          FDRE                                         r  impl_vga_counter/pos_y_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.210ns (22.522%)  route 0.721ns (77.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=20, routed)          0.721     0.930    impl_vga_counter/SR[0]
    SLICE_X1Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    impl_vga_counter/clk_out1
    SLICE_X1Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.210ns (22.522%)  route 0.721ns (77.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=20, routed)          0.721     0.930    impl_vga_counter/SR[0]
    SLICE_X1Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    impl_vga_counter/clk_out1
    SLICE_X1Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.210ns (22.522%)  route 0.721ns (77.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=20, routed)          0.721     0.930    impl_vga_counter/SR[0]
    SLICE_X1Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    impl_vga_counter/clk_out1
    SLICE_X1Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.210ns (22.417%)  route 0.725ns (77.583%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=20, routed)          0.725     0.935    impl_vga_counter/SR[0]
    SLICE_X0Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    impl_vga_counter/clk_out1
    SLICE_X0Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.210ns (22.417%)  route 0.725ns (77.583%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=20, routed)          0.725     0.935    impl_vga_counter/SR[0]
    SLICE_X0Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    impl_vga_counter/clk_out1
    SLICE_X0Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.210ns (22.417%)  route 0.725ns (77.583%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=20, routed)          0.725     0.935    impl_vga_counter/SR[0]
    SLICE_X0Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    impl_vga_counter/clk_out1
    SLICE_X0Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_y_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.210ns (22.417%)  route 0.725ns (77.583%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=20, routed)          0.725     0.935    impl_vga_counter/SR[0]
    SLICE_X0Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    impl_vga_counter/clk_out1
    SLICE_X0Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_y_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.210ns (22.417%)  route 0.725ns (77.583%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=20, routed)          0.725     0.935    impl_vga_counter/SR[0]
    SLICE_X0Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    impl_vga_counter/clk_out1
    SLICE_X0Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[9]/C





