$date
	Sun Oct 23 07:25:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#677018
b1000 &
b1000 %
1$
b1000 !
1"
#677019
0"
#677022
b100 &
b100 %
#677026
b10 &
b10 %
#677030
b1 &
1#
b1 %
#677034
b0 &
b0 %
0#
0$
#1618473
b10000 !
1"
#1618474
b10000 &
b10000 %
1$
#1618475
0"
#1618478
b1000 &
b1000 %
#1618482
b100 &
b100 %
#1618486
b10 &
b10 %
#1618490
b1 &
b1 %
1#
#1618494
b0 &
0#
b0 %
0$
#2640905
b10001 !
1"
#2640906
b10001 &
b10001 %
1$
#2640907
0"
#2640910
b110100 &
b110100 %
#2640914
b11010 &
b11010 %
#2640918
b1101 &
b1101 %
#2640922
b101000 &
b101000 %
#2640926
b10100 &
b10100 %
#2640930
b1010 &
b1010 %
#2640934
b101 &
b101 %
#2640938
b10000 &
b10000 %
#2640942
b1000 &
b1000 %
#2640946
b100 &
b100 %
#2640950
b10 &
b10 %
#2640954
b1 &
b1 %
1#
#2640958
b0 &
0#
b0 %
0$
#4500012
