###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 25 23:06:24 2024
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackR...
###############################################################
Path 1: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[0] /D        (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[1][5] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.909
- Setup                         0.418
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.291
- Arrival Time                 17.672
= Slack Time                    2.618
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.618 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.034 |   0.034 |    2.652 | 
     | REF_CLK__L2_I0                            | A v -> Y ^   | CLKINVX40M | 0.021 | 0.030 |   0.064 |    2.682 | 
     | U0_mux2X1/U1                              | A ^ -> Y ^   | MX2X6M     | 0.175 | 0.224 |   0.288 |    2.906 | 
     | REF_SCAN_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX32M | 0.072 | 0.086 |   0.374 |    2.992 | 
     | REF_SCAN_CLK__L2_I1                       | A v -> Y v   | BUFX14M    | 0.048 | 0.122 |   0.496 |    3.114 | 
     | REF_SCAN_CLK__L3_I1                       | A v -> Y v   | CLKBUFX40M | 0.063 | 0.128 |   0.624 |    3.243 | 
     | REF_SCAN_CLK__L4_I1                       | A v -> Y v   | CLKBUFX40M | 0.056 | 0.124 |   0.749 |    3.367 | 
     | REF_SCAN_CLK__L5_I2                       | A v -> Y v   | CLKBUFX40M | 0.051 | 0.120 |   0.869 |    3.487 | 
     | REF_SCAN_CLK__L6_I2                       | A v -> Y ^   | CLKINVX32M | 0.051 | 0.049 |   0.918 |    3.536 | 
     | REG_FILE_INST/\regArr_reg[1][5]           | CK ^ -> Q ^  | SDFFRQX2M  | 0.597 | 0.662 |   1.580 |    4.198 | 
     | ALU_INST/div_47/U32                       | A ^ -> Y v   | INVX2M     | 0.194 | 0.194 |   1.773 |    4.392 | 
     | ALU_INST/div_47/U67                       | C v -> Y v   | AND3X1M    | 0.100 | 0.298 |   2.071 |    4.690 | 
     | ALU_INST/div_47/U65                       | A v -> Y v   | AND2X1M    | 0.113 | 0.212 |   2.283 |    4.902 | 
     | ALU_INST/div_47/U62                       | B v -> Y v   | AND4X1M    | 0.155 | 0.310 |   2.593 |    5.211 | 
     | ALU_INST/div_47/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.130 | 0.255 |   2.848 |    5.466 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.111 | 0.481 |   3.329 |    5.947 | 
     | ALU_INST/div_47/U63                       | C ^ -> Y ^   | AND3X1M    | 0.241 | 0.300 |   3.629 |    6.248 | 
     | ALU_INST/div_47/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.135 | 0.282 |   3.912 |    6.530 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.130 | 0.469 |   4.381 |    6.999 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.116 | 0.316 |   4.697 |    7.316 | 
     | ALU_INST/div_47/U64                       | A v -> Y v   | AND2X1M    | 0.207 | 0.283 |   4.980 |    7.599 | 
     | ALU_INST/div_47/U51                       | S0 v -> Y v  | CLKMX2X2M  | 0.135 | 0.255 |   5.235 |    7.854 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.469 |   5.704 |    8.323 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.340 |   6.044 |    8.663 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.118 | 0.320 |   6.365 |    8.983 | 
     | ALU_INST/div_47/U66                       | A v -> Y v   | AND2X1M    | 0.261 | 0.318 |   6.683 |    9.302 | 
     | ALU_INST/div_47/U55                       | S0 v -> Y v  | CLKMX2X2M  | 0.128 | 0.264 |   6.947 |    9.565 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.130 | 0.468 |   7.415 |   10.033 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |   7.755 |   10.374 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |   8.097 |   10.715 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.118 | 0.320 |   8.417 |   11.035 | 
     | ALU_INST/div_47/U68                       | C v -> Y v   | AND3X1M    | 0.311 | 0.436 |   8.852 |   11.471 | 
     | ALU_INST/div_47/U58                       | S0 v -> Y v  | CLKMX2X2M  | 0.127 | 0.275 |   9.127 |   11.746 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.469 |   9.596 |   12.215 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |   9.936 |   12.555 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |  10.278 |   12.897 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |  10.618 |   13.237 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.115 | 0.316 |  10.934 |   13.552 | 
     | ALU_INST/div_47/U69                       | A v -> Y v   | AND2X1M    | 0.375 | 0.387 |  11.321 |   13.940 | 
     | ALU_INST/div_47/U60                       | S0 v -> Y v  | CLKMX2X2M  | 0.129 | 0.294 |  11.615 |   14.233 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.128 | 0.465 |  12.080 |   14.699 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.138 | 0.350 |  12.430 |   15.048 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.131 | 0.342 |  12.772 |   15.390 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |  13.112 |   15.731 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.133 | 0.344 |  13.456 |   16.074 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.116 | 0.318 |  13.773 |   16.392 | 
     | ALU_INST/div_47/U71                       | A v -> Y v   | AND2X1M    | 0.425 | 0.412 |  14.185 |   16.804 | 
     | ALU_INST/div_47/U61                       | S0 v -> Y v  | CLKMX2X2M  | 0.111 | 0.291 |  14.476 |   17.095 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.466 |  14.942 |   17.561 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.346 |  15.288 |   17.906 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFX2M    | 0.131 | 0.342 |  15.629 |   18.248 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFX2M    | 0.130 | 0.339 |  15.968 |   18.586 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFX2M    | 0.133 | 0.342 |  16.310 |   18.928 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFX2M    | 0.133 | 0.344 |  16.654 |   19.273 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFX2M    | 0.144 | 0.360 |  17.014 |   19.632 | 
     | ALU_INST/U67                              | C0 v -> Y ^  | AOI222X1M  | 0.603 | 0.491 |  17.505 |   20.123 | 
     | ALU_INST/U64                              | A1 ^ -> Y v  | AOI31X2M   | 0.164 | 0.168 |  17.672 |   20.291 | 
     | ALU_INST/\ALU_OUT_reg[0]                  | D v          | SDFFRQX2M  | 0.164 | 0.000 |  17.672 |   20.291 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |               |             |       |       |  Time   |   Time   | 
     |------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.618 | 
     | REF_CLK__L1_I0               | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.034 |   0.034 |   -2.585 | 
     | REF_CLK__L2_I0               | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -2.555 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^    | MX2X6M      | 0.175 | 0.224 |   0.288 |   -2.331 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v    | CLKINVX32M  | 0.072 | 0.086 |   0.374 |   -2.245 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.042 | 0.048 |   0.422 |   -2.196 | 
     | REF_SCAN_CLK__L3_I0          | A ^ -> Y v    | CLKINVX24M  | 0.046 | 0.052 |   0.474 |   -2.144 | 
     | REF_SCAN_CLK__L4_I0          | A v -> Y ^    | CLKINVX32M  | 0.023 | 0.032 |   0.506 |   -2.113 | 
     | CLK_GATE_INST/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.093 | 0.137 |   0.643 |   -1.976 | 
     | CLK_GATE_INST                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |   -1.976 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v    | CLKINVX6M   | 0.054 | 0.062 |   0.705 |   -1.914 | 
     | CLK_ALU__L2_I0               | A v -> Y v    | CLKBUFX12M  | 0.090 | 0.148 |   0.852 |   -1.766 | 
     | CLK_ALU__L3_I0               | A v -> Y ^    | CLKINVX32M  | 0.052 | 0.056 |   0.908 |   -1.710 | 
     | ALU_INST/\ALU_OUT_reg[0]     | CK ^          | SDFFRQX2M   | 0.052 | 0.001 |   0.909 |   -1.710 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[1] /D        (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[1][5] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.909
- Setup                         0.428
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.281
- Arrival Time                 14.744
= Slack Time                    5.537
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.537 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.034 |   0.034 |    5.571 | 
     | REF_CLK__L2_I0                            | A v -> Y ^   | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.601 | 
     | U0_mux2X1/U1                              | A ^ -> Y ^   | MX2X6M     | 0.175 | 0.224 |   0.288 |    5.825 | 
     | REF_SCAN_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX32M | 0.072 | 0.086 |   0.374 |    5.911 | 
     | REF_SCAN_CLK__L2_I1                       | A v -> Y v   | BUFX14M    | 0.048 | 0.122 |   0.496 |    6.033 | 
     | REF_SCAN_CLK__L3_I1                       | A v -> Y v   | CLKBUFX40M | 0.063 | 0.128 |   0.624 |    6.161 | 
     | REF_SCAN_CLK__L4_I1                       | A v -> Y v   | CLKBUFX40M | 0.056 | 0.124 |   0.749 |    6.286 | 
     | REF_SCAN_CLK__L5_I2                       | A v -> Y v   | CLKBUFX40M | 0.051 | 0.120 |   0.869 |    6.406 | 
     | REF_SCAN_CLK__L6_I2                       | A v -> Y ^   | CLKINVX32M | 0.051 | 0.049 |   0.917 |    6.455 | 
     | REG_FILE_INST/\regArr_reg[1][5]           | CK ^ -> Q ^  | SDFFRQX2M  | 0.597 | 0.662 |   1.579 |    7.117 | 
     | ALU_INST/div_47/U32                       | A ^ -> Y v   | INVX2M     | 0.194 | 0.194 |   1.773 |    7.311 | 
     | ALU_INST/div_47/U67                       | C v -> Y v   | AND3X1M    | 0.100 | 0.298 |   2.071 |    7.608 | 
     | ALU_INST/div_47/U65                       | A v -> Y v   | AND2X1M    | 0.113 | 0.212 |   2.283 |    7.820 | 
     | ALU_INST/div_47/U62                       | B v -> Y v   | AND4X1M    | 0.155 | 0.310 |   2.593 |    8.130 | 
     | ALU_INST/div_47/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.130 | 0.255 |   2.848 |    8.385 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.111 | 0.481 |   3.329 |    8.866 | 
     | ALU_INST/div_47/U63                       | C ^ -> Y ^   | AND3X1M    | 0.241 | 0.300 |   3.629 |    9.167 | 
     | ALU_INST/div_47/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.135 | 0.282 |   3.912 |    9.449 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.130 | 0.469 |   4.381 |    9.918 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.116 | 0.316 |   4.697 |   10.234 | 
     | ALU_INST/div_47/U64                       | A v -> Y v   | AND2X1M    | 0.207 | 0.283 |   4.980 |   10.518 | 
     | ALU_INST/div_47/U51                       | S0 v -> Y v  | CLKMX2X2M  | 0.135 | 0.255 |   5.235 |   10.773 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.469 |   5.704 |   11.241 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.340 |   6.044 |   11.582 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.118 | 0.320 |   6.365 |   11.902 | 
     | ALU_INST/div_47/U66                       | A v -> Y v   | AND2X1M    | 0.261 | 0.318 |   6.683 |   12.220 | 
     | ALU_INST/div_47/U55                       | S0 v -> Y v  | CLKMX2X2M  | 0.128 | 0.264 |   6.947 |   12.484 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.130 | 0.468 |   7.415 |   12.952 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |   7.755 |   13.293 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |   8.097 |   13.634 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.118 | 0.320 |   8.417 |   13.954 | 
     | ALU_INST/div_47/U68                       | C v -> Y v   | AND3X1M    | 0.311 | 0.436 |   8.852 |   14.390 | 
     | ALU_INST/div_47/U58                       | S0 v -> Y v  | CLKMX2X2M  | 0.127 | 0.275 |   9.127 |   14.664 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.469 |   9.596 |   15.133 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |   9.936 |   15.473 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |  10.278 |   15.815 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |  10.618 |   16.155 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.115 | 0.316 |  10.934 |   16.471 | 
     | ALU_INST/div_47/U69                       | A v -> Y v   | AND2X1M    | 0.375 | 0.387 |  11.321 |   16.858 | 
     | ALU_INST/div_47/U60                       | S0 v -> Y v  | CLKMX2X2M  | 0.129 | 0.294 |  11.615 |   17.152 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.128 | 0.465 |  12.080 |   17.617 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.138 | 0.350 |  12.430 |   17.967 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.131 | 0.342 |  12.772 |   18.309 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |  13.112 |   18.649 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.133 | 0.344 |  13.456 |   18.993 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.116 | 0.318 |  13.773 |   19.311 | 
     | ALU_INST/div_47/U71                       | A v -> Y v   | AND2X1M    | 0.425 | 0.412 |  14.185 |   19.723 | 
     | ALU_INST/U70                              | A0 v -> Y ^  | AOI222X1M  | 0.503 | 0.359 |  14.545 |   20.082 | 
     | ALU_INST/U68                              | A1 ^ -> Y v  | AOI31X2M   | 0.212 | 0.198 |  14.743 |   20.280 | 
     | ALU_INST/\ALU_OUT_reg[1]                  | D v          | SDFFRQX2M  | 0.212 | 0.000 |  14.744 |   20.281 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |               |             |       |       |  Time   |   Time   | 
     |------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.537 | 
     | REF_CLK__L1_I0               | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.034 |   0.034 |   -5.503 | 
     | REF_CLK__L2_I0               | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -5.473 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^    | MX2X6M      | 0.175 | 0.224 |   0.288 |   -5.249 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v    | CLKINVX32M  | 0.072 | 0.086 |   0.374 |   -5.163 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.042 | 0.048 |   0.422 |   -5.115 | 
     | REF_SCAN_CLK__L3_I0          | A ^ -> Y v    | CLKINVX24M  | 0.046 | 0.052 |   0.474 |   -5.063 | 
     | REF_SCAN_CLK__L4_I0          | A v -> Y ^    | CLKINVX32M  | 0.023 | 0.032 |   0.506 |   -5.031 | 
     | CLK_GATE_INST/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.093 | 0.137 |   0.643 |   -4.894 | 
     | CLK_GATE_INST                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |   -4.894 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v    | CLKINVX6M   | 0.054 | 0.062 |   0.704 |   -4.833 | 
     | CLK_ALU__L2_I0               | A v -> Y v    | CLKBUFX12M  | 0.090 | 0.148 |   0.852 |   -4.685 | 
     | CLK_ALU__L3_I0               | A v -> Y ^    | CLKINVX32M  | 0.052 | 0.056 |   0.908 |   -4.629 | 
     | ALU_INST/\ALU_OUT_reg[1]     | CK ^          | SDFFRQX2M   | 0.052 | 0.001 |   0.909 |   -4.628 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[2] /D        (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[1][5] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.909
- Setup                         0.430
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.278
- Arrival Time                 12.238
= Slack Time                    8.041
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    8.041 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.034 |   0.034 |    8.075 | 
     | REF_CLK__L2_I0                            | A v -> Y ^   | CLKINVX40M | 0.021 | 0.030 |   0.064 |    8.104 | 
     | U0_mux2X1/U1                              | A ^ -> Y ^   | MX2X6M     | 0.175 | 0.224 |   0.288 |    8.328 | 
     | REF_SCAN_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX32M | 0.072 | 0.086 |   0.374 |    8.414 | 
     | REF_SCAN_CLK__L2_I1                       | A v -> Y v   | BUFX14M    | 0.048 | 0.122 |   0.496 |    8.536 | 
     | REF_SCAN_CLK__L3_I1                       | A v -> Y v   | CLKBUFX40M | 0.063 | 0.128 |   0.624 |    8.665 | 
     | REF_SCAN_CLK__L4_I1                       | A v -> Y v   | CLKBUFX40M | 0.056 | 0.124 |   0.749 |    8.789 | 
     | REF_SCAN_CLK__L5_I2                       | A v -> Y v   | CLKBUFX40M | 0.051 | 0.120 |   0.869 |    8.910 | 
     | REF_SCAN_CLK__L6_I2                       | A v -> Y ^   | CLKINVX32M | 0.051 | 0.049 |   0.918 |    8.958 | 
     | REG_FILE_INST/\regArr_reg[1][5]           | CK ^ -> Q ^  | SDFFRQX2M  | 0.597 | 0.662 |   1.580 |    9.620 | 
     | ALU_INST/div_47/U32                       | A ^ -> Y v   | INVX2M     | 0.194 | 0.194 |   1.773 |    9.814 | 
     | ALU_INST/div_47/U67                       | C v -> Y v   | AND3X1M    | 0.100 | 0.298 |   2.071 |   10.112 | 
     | ALU_INST/div_47/U65                       | A v -> Y v   | AND2X1M    | 0.113 | 0.212 |   2.283 |   10.324 | 
     | ALU_INST/div_47/U62                       | B v -> Y v   | AND4X1M    | 0.155 | 0.310 |   2.593 |   10.633 | 
     | ALU_INST/div_47/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.130 | 0.255 |   2.848 |   10.888 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.111 | 0.481 |   3.329 |   11.370 | 
     | ALU_INST/div_47/U63                       | C ^ -> Y ^   | AND3X1M    | 0.241 | 0.300 |   3.630 |   11.670 | 
     | ALU_INST/div_47/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.135 | 0.282 |   3.912 |   11.953 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.130 | 0.469 |   4.381 |   12.422 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.116 | 0.316 |   4.697 |   12.738 | 
     | ALU_INST/div_47/U64                       | A v -> Y v   | AND2X1M    | 0.207 | 0.283 |   4.980 |   13.021 | 
     | ALU_INST/div_47/U51                       | S0 v -> Y v  | CLKMX2X2M  | 0.135 | 0.255 |   5.235 |   13.276 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.469 |   5.704 |   13.745 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.340 |   6.044 |   14.085 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.118 | 0.320 |   6.365 |   14.406 | 
     | ALU_INST/div_47/U66                       | A v -> Y v   | AND2X1M    | 0.261 | 0.318 |   6.683 |   14.724 | 
     | ALU_INST/div_47/U55                       | S0 v -> Y v  | CLKMX2X2M  | 0.128 | 0.264 |   6.947 |   14.987 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.130 | 0.468 |   7.415 |   15.455 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |   7.755 |   15.796 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |   8.097 |   16.137 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.118 | 0.320 |   8.417 |   16.458 | 
     | ALU_INST/div_47/U68                       | C v -> Y v   | AND3X1M    | 0.311 | 0.436 |   8.852 |   16.893 | 
     | ALU_INST/div_47/U58                       | S0 v -> Y v  | CLKMX2X2M  | 0.127 | 0.275 |   9.127 |   17.168 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.469 |   9.596 |   17.637 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |   9.936 |   17.977 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |  10.278 |   18.319 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |  10.618 |   18.659 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.115 | 0.316 |  10.934 |   18.974 | 
     | ALU_INST/div_47/U69                       | A v -> Y v   | AND2X1M    | 0.375 | 0.387 |  11.321 |   19.362 | 
     | ALU_INST/U43                              | C0 v -> Y ^  | AOI222X1M  | 0.895 | 0.704 |  12.025 |   20.066 | 
     | ALU_INST/U40                              | A1 ^ -> Y v  | AOI31X2M   | 0.225 | 0.212 |  12.238 |   20.278 | 
     | ALU_INST/\ALU_OUT_reg[2]                  | D v          | SDFFRQX2M  | 0.225 | 0.000 |  12.238 |   20.278 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |               |             |       |       |  Time   |   Time   | 
     |------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^     |             | 0.000 |       |   0.000 |   -8.041 | 
     | REF_CLK__L1_I0               | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.034 |   0.034 |   -8.007 | 
     | REF_CLK__L2_I0               | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -7.977 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^    | MX2X6M      | 0.175 | 0.224 |   0.288 |   -7.753 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v    | CLKINVX32M  | 0.072 | 0.086 |   0.374 |   -7.667 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.042 | 0.048 |   0.422 |   -7.619 | 
     | REF_SCAN_CLK__L3_I0          | A ^ -> Y v    | CLKINVX24M  | 0.046 | 0.052 |   0.474 |   -7.567 | 
     | REF_SCAN_CLK__L4_I0          | A v -> Y ^    | CLKINVX32M  | 0.023 | 0.032 |   0.506 |   -7.535 | 
     | CLK_GATE_INST/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.093 | 0.137 |   0.643 |   -7.398 | 
     | CLK_GATE_INST                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |   -7.398 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v    | CLKINVX6M   | 0.054 | 0.062 |   0.704 |   -7.336 | 
     | CLK_ALU__L2_I0               | A v -> Y v    | CLKBUFX12M  | 0.090 | 0.148 |   0.852 |   -7.189 | 
     | CLK_ALU__L3_I0               | A v -> Y ^    | CLKINVX32M  | 0.052 | 0.056 |   0.908 |   -7.132 | 
     | ALU_INST/\ALU_OUT_reg[2]     | CK ^          | SDFFRQX2M   | 0.052 | 0.001 |   0.909 |   -7.132 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[3] /D        (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[1][5] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.909
- Setup                         0.423
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.286
- Arrival Time                  9.596
= Slack Time                   10.690
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |            | 0.000 |       |   0.000 |   10.690 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.034 |   0.034 |   10.724 | 
     | REF_CLK__L2_I0                            | A v -> Y ^   | CLKINVX40M | 0.021 | 0.030 |   0.064 |   10.754 | 
     | U0_mux2X1/U1                              | A ^ -> Y ^   | MX2X6M     | 0.175 | 0.224 |   0.288 |   10.978 | 
     | REF_SCAN_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX32M | 0.072 | 0.086 |   0.374 |   11.064 | 
     | REF_SCAN_CLK__L2_I1                       | A v -> Y v   | BUFX14M    | 0.048 | 0.122 |   0.496 |   11.186 | 
     | REF_SCAN_CLK__L3_I1                       | A v -> Y v   | CLKBUFX40M | 0.063 | 0.128 |   0.624 |   11.315 | 
     | REF_SCAN_CLK__L4_I1                       | A v -> Y v   | CLKBUFX40M | 0.056 | 0.124 |   0.749 |   11.439 | 
     | REF_SCAN_CLK__L5_I2                       | A v -> Y v   | CLKBUFX40M | 0.051 | 0.120 |   0.869 |   11.559 | 
     | REF_SCAN_CLK__L6_I2                       | A v -> Y ^   | CLKINVX32M | 0.051 | 0.049 |   0.917 |   11.608 | 
     | REG_FILE_INST/\regArr_reg[1][5]           | CK ^ -> Q ^  | SDFFRQX2M  | 0.597 | 0.662 |   1.579 |   12.270 | 
     | ALU_INST/div_47/U32                       | A ^ -> Y v   | INVX2M     | 0.194 | 0.194 |   1.773 |   12.464 | 
     | ALU_INST/div_47/U67                       | C v -> Y v   | AND3X1M    | 0.100 | 0.298 |   2.071 |   12.762 | 
     | ALU_INST/div_47/U65                       | A v -> Y v   | AND2X1M    | 0.113 | 0.212 |   2.283 |   12.974 | 
     | ALU_INST/div_47/U62                       | B v -> Y v   | AND4X1M    | 0.155 | 0.310 |   2.593 |   13.283 | 
     | ALU_INST/div_47/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.130 | 0.255 |   2.848 |   13.538 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.111 | 0.481 |   3.329 |   14.019 | 
     | ALU_INST/div_47/U63                       | C ^ -> Y ^   | AND3X1M    | 0.241 | 0.300 |   3.629 |   14.320 | 
     | ALU_INST/div_47/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.135 | 0.282 |   3.912 |   14.602 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.130 | 0.469 |   4.381 |   15.071 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.116 | 0.316 |   4.697 |   15.388 | 
     | ALU_INST/div_47/U64                       | A v -> Y v   | AND2X1M    | 0.207 | 0.283 |   4.980 |   15.671 | 
     | ALU_INST/div_47/U51                       | S0 v -> Y v  | CLKMX2X2M  | 0.135 | 0.255 |   5.235 |   15.926 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.469 |   5.704 |   16.395 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.340 |   6.044 |   16.735 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.118 | 0.320 |   6.365 |   17.055 | 
     | ALU_INST/div_47/U66                       | A v -> Y v   | AND2X1M    | 0.261 | 0.318 |   6.683 |   17.374 | 
     | ALU_INST/div_47/U55                       | S0 v -> Y v  | CLKMX2X2M  | 0.128 | 0.264 |   6.947 |   17.637 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.130 | 0.468 |   7.415 |   18.105 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |   7.755 |   18.446 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |   8.097 |   18.787 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.118 | 0.320 |   8.417 |   19.107 | 
     | ALU_INST/div_47/U68                       | C v -> Y v   | AND3X1M    | 0.311 | 0.436 |   8.852 |   19.543 | 
     | ALU_INST/U47                              | C0 v -> Y ^  | AOI222X1M  | 0.658 | 0.556 |   9.408 |   20.099 | 
     | ALU_INST/U44                              | A1 ^ -> Y v  | AOI31X2M   | 0.186 | 0.188 |   9.596 |   20.286 | 
     | ALU_INST/\ALU_OUT_reg[3]                  | D v          | SDFFRQX2M  | 0.186 | 0.000 |   9.596 |   20.286 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |               |             |       |       |  Time   |   Time   | 
     |------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^     |             | 0.000 |       |   0.000 |  -10.690 | 
     | REF_CLK__L1_I0               | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.034 |   0.034 |  -10.657 | 
     | REF_CLK__L2_I0               | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |  -10.627 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^    | MX2X6M      | 0.175 | 0.224 |   0.288 |  -10.403 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v    | CLKINVX32M  | 0.072 | 0.086 |   0.374 |  -10.317 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.042 | 0.048 |   0.422 |  -10.268 | 
     | REF_SCAN_CLK__L3_I0          | A ^ -> Y v    | CLKINVX24M  | 0.046 | 0.052 |   0.474 |  -10.216 | 
     | REF_SCAN_CLK__L4_I0          | A v -> Y ^    | CLKINVX32M  | 0.023 | 0.032 |   0.506 |  -10.185 | 
     | CLK_GATE_INST/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.093 | 0.137 |   0.643 |  -10.048 | 
     | CLK_GATE_INST                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |  -10.048 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v    | CLKINVX6M   | 0.054 | 0.062 |   0.705 |   -9.986 | 
     | CLK_ALU__L2_I0               | A v -> Y v    | CLKBUFX12M  | 0.090 | 0.148 |   0.852 |   -9.838 | 
     | CLK_ALU__L3_I0               | A v -> Y ^    | CLKINVX32M  | 0.052 | 0.056 |   0.908 |   -9.782 | 
     | ALU_INST/\ALU_OUT_reg[3]     | CK ^          | SDFFRQX2M   | 0.052 | 0.001 |   0.909 |   -9.782 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[15] /D       (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.909
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.309
- Arrival Time                  8.055
= Slack Time                   12.254
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.255 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.034 |   0.034 |   12.288 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.021 | 0.030 |   0.064 |   12.318 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.175 | 0.224 |   0.288 |   12.542 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX32M | 0.072 | 0.086 |   0.374 |   12.628 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v   | BUFX14M    | 0.048 | 0.122 |   0.496 |   12.750 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v   | CLKBUFX40M | 0.063 | 0.128 |   0.624 |   12.879 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v   | CLKBUFX40M | 0.056 | 0.124 |   0.749 |   13.003 | 
     | REF_SCAN_CLK__L5_I1             | A v -> Y v   | CLKBUFX40M | 0.053 | 0.121 |   0.870 |   13.125 | 
     | REF_SCAN_CLK__L6_I1             | A v -> Y ^   | CLKINVX32M | 0.049 | 0.051 |   0.921 |   13.176 | 
     | REG_FILE_INST/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.648 | 0.686 |   1.607 |   13.862 | 
     | ALU_INST/mult_44/U39            | A ^ -> Y v   | INVX2M     | 0.242 | 0.248 |   1.855 |   14.110 | 
     | ALU_INST/mult_44/U107           | B v -> Y ^   | NOR2X1M    | 0.248 | 0.215 |   2.070 |   14.324 | 
     | ALU_INST/mult_44/U5             | B ^ -> Y ^   | AND2X2M    | 0.087 | 0.173 |   2.243 |   14.498 | 
     | ALU_INST/mult_44/S2_2_2         | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.552 |   2.796 |   15.050 | 
     | ALU_INST/mult_44/S2_3_2         | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.354 |   15.608 | 
     | ALU_INST/mult_44/S2_4_2         | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   3.913 |   16.168 | 
     | ALU_INST/mult_44/S2_5_2         | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.556 |   4.470 |   16.724 | 
     | ALU_INST/mult_44/S2_6_2         | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.564 |   5.033 |   17.288 | 
     | ALU_INST/mult_44/S4_2           | B ^ -> S v   | ADDFX2M    | 0.158 | 0.595 |   5.629 |   17.883 | 
     | ALU_INST/mult_44/U11            | B v -> Y ^   | CLKXOR2X2M | 0.123 | 0.322 |   5.950 |   18.205 | 
     | ALU_INST/mult_44/FS_1/U6        | A ^ -> Y v   | NAND2X2M   | 0.075 | 0.078 |   6.029 |   18.283 | 
     | ALU_INST/mult_44/FS_1/U31       | A0 v -> Y v  | OA21X1M    | 0.139 | 0.388 |   6.417 |   18.671 | 
     | ALU_INST/mult_44/FS_1/U28       | A0N v -> Y v | AOI2BB1X1M | 0.110 | 0.273 |   6.690 |   18.945 | 
     | ALU_INST/mult_44/FS_1/U26       | A1 v -> Y v  | OA21X1M    | 0.142 | 0.411 |   7.101 |   19.356 | 
     | ALU_INST/mult_44/FS_1/U21       | A1 v -> Y ^  | OAI21BX1M  | 0.389 | 0.285 |   7.386 |   19.640 | 
     | ALU_INST/mult_44/FS_1/U19       | A1 ^ -> Y v  | OAI21X1M   | 0.121 | 0.143 |   7.529 |   19.784 | 
     | ALU_INST/mult_44/FS_1/U2        | B0N v -> Y v | AOI21BX2M  | 0.064 | 0.183 |   7.712 |   19.967 | 
     | ALU_INST/mult_44/FS_1/U5        | B v -> Y v   | XNOR2X2M   | 0.105 | 0.160 |   7.872 |   20.126 | 
     | ALU_INST/U13                    | A0N v -> Y v | OAI2BB1X2M | 0.076 | 0.183 |   8.054 |   20.309 | 
     | ALU_INST/\ALU_OUT_reg[15]       | D v          | SDFFRQX2M  | 0.076 | 0.000 |   8.055 |   20.309 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |               |             |       |       |  Time   |   Time   | 
     |------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.254 | 
     | REF_CLK__L1_I0               | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.034 |   0.034 |  -12.221 | 
     | REF_CLK__L2_I0               | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |  -12.191 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^    | MX2X6M      | 0.175 | 0.224 |   0.288 |  -11.967 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v    | CLKINVX32M  | 0.072 | 0.086 |   0.374 |  -11.881 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.042 | 0.048 |   0.422 |  -11.832 | 
     | REF_SCAN_CLK__L3_I0          | A ^ -> Y v    | CLKINVX24M  | 0.046 | 0.052 |   0.474 |  -11.781 | 
     | REF_SCAN_CLK__L4_I0          | A v -> Y ^    | CLKINVX32M  | 0.023 | 0.032 |   0.506 |  -11.749 | 
     | CLK_GATE_INST/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.093 | 0.137 |   0.643 |  -11.612 | 
     | CLK_GATE_INST                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |  -11.612 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v    | CLKINVX6M   | 0.054 | 0.062 |   0.705 |  -11.550 | 
     | CLK_ALU__L2_I0               | A v -> Y v    | CLKBUFX12M  | 0.090 | 0.148 |   0.852 |  -11.402 | 
     | CLK_ALU__L3_I0               | A v -> Y ^    | CLKINVX32M  | 0.052 | 0.056 |   0.908 |  -11.346 | 
     | ALU_INST/\ALU_OUT_reg[15]    | CK ^          | SDFFRQX2M   | 0.052 | 0.001 |   0.909 |  -11.345 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   SO[2]                              (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][7] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2out}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                15.800
- Arrival Time                  3.475
= Slack Time                   12.325
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.000 |       |   0.000 |   12.325 | 
     | scan_clk__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.032 |   0.032 |   12.358 | 
     | scan_clk__L2_I1                 | A v -> Y v  | BUFX32M    | 0.034 | 0.098 |   0.131 |   12.456 | 
     | scan_clk__L3_I0                 | A v -> Y v  | CLKBUFX20M | 0.048 | 0.112 |   0.243 |   12.568 | 
     | scan_clk__L4_I0                 | A v -> Y v  | CLKBUFX20M | 0.045 | 0.114 |   0.357 |   12.683 | 
     | scan_clk__L5_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.113 |   0.471 |   12.796 | 
     | scan_clk__L6_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   0.585 |   12.911 | 
     | scan_clk__L7_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   0.700 |   13.025 | 
     | scan_clk__L8_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.815 |   13.140 | 
     | scan_clk__L9_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.115 |   0.929 |   13.254 | 
     | scan_clk__L10_I0                | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   1.044 |   13.369 | 
     | scan_clk__L11_I0                | A v -> Y v  | CLKBUFX20M | 0.045 | 0.114 |   1.158 |   13.483 | 
     | scan_clk__L12_I0                | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   1.272 |   13.597 | 
     | scan_clk__L13_I0                | A v -> Y ^  | CLKINVX6M  | 0.033 | 0.036 |   1.307 |   13.633 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.175 | 0.224 |   1.532 |   13.857 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v  | CLKINVX32M | 0.072 | 0.086 |   1.618 |   13.943 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v  | BUFX14M    | 0.048 | 0.122 |   1.740 |   14.065 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v  | CLKBUFX40M | 0.063 | 0.128 |   1.868 |   14.194 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v  | CLKBUFX40M | 0.056 | 0.124 |   1.993 |   14.318 | 
     | REF_SCAN_CLK__L5_I2             | A v -> Y v  | CLKBUFX40M | 0.051 | 0.120 |   2.113 |   14.438 | 
     | REF_SCAN_CLK__L6_I2             | A v -> Y ^  | CLKINVX32M | 0.051 | 0.049 |   2.162 |   14.487 | 
     | REG_FILE_INST/\regArr_reg[2][7] | CK ^ -> Q v | SDFFSQX2M  | 0.070 | 0.445 |   2.607 |   14.932 | 
     | REG_FILE_INST/U247              | A v -> Y ^  | INVXLM     | 0.368 | 0.230 |   2.837 |   15.162 | 
     | REG_FILE_INST/U248              | A ^ -> Y v  | CLKINVX12M | 0.741 | 0.479 |   3.316 |   15.641 | 
     |                                 | SO[2] v     |            | 0.860 | 0.159 |   3.475 |   15.800 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[14] /D       (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.909
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.309
- Arrival Time                  7.858
= Slack Time                   12.451
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.451 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.034 |   0.034 |   12.485 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.021 | 0.030 |   0.064 |   12.515 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.175 | 0.224 |   0.288 |   12.739 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX32M | 0.072 | 0.086 |   0.374 |   12.825 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v   | BUFX14M    | 0.048 | 0.122 |   0.496 |   12.947 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v   | CLKBUFX40M | 0.063 | 0.128 |   0.624 |   13.075 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v   | CLKBUFX40M | 0.056 | 0.124 |   0.749 |   13.200 | 
     | REF_SCAN_CLK__L5_I1             | A v -> Y v   | CLKBUFX40M | 0.053 | 0.121 |   0.870 |   13.321 | 
     | REF_SCAN_CLK__L6_I1             | A v -> Y ^   | CLKINVX32M | 0.049 | 0.051 |   0.921 |   13.372 | 
     | REG_FILE_INST/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.648 | 0.686 |   1.607 |   14.058 | 
     | ALU_INST/mult_44/U39            | A ^ -> Y v   | INVX2M     | 0.242 | 0.248 |   1.855 |   14.306 | 
     | ALU_INST/mult_44/U107           | B v -> Y ^   | NOR2X1M    | 0.248 | 0.215 |   2.070 |   14.521 | 
     | ALU_INST/mult_44/U5             | B ^ -> Y ^   | AND2X2M    | 0.087 | 0.173 |   2.243 |   14.694 | 
     | ALU_INST/mult_44/S2_2_2         | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.552 |   2.796 |   15.246 | 
     | ALU_INST/mult_44/S2_3_2         | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.354 |   15.805 | 
     | ALU_INST/mult_44/S2_4_2         | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   3.913 |   16.364 | 
     | ALU_INST/mult_44/S2_5_2         | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.556 |   4.470 |   16.920 | 
     | ALU_INST/mult_44/S2_6_2         | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.564 |   5.033 |   17.484 | 
     | ALU_INST/mult_44/S4_2           | B ^ -> S v   | ADDFX2M    | 0.158 | 0.595 |   5.629 |   18.080 | 
     | ALU_INST/mult_44/U11            | B v -> Y ^   | CLKXOR2X2M | 0.123 | 0.322 |   5.950 |   18.401 | 
     | ALU_INST/mult_44/FS_1/U6        | A ^ -> Y v   | NAND2X2M   | 0.075 | 0.078 |   6.029 |   18.479 | 
     | ALU_INST/mult_44/FS_1/U31       | A0 v -> Y v  | OA21X1M    | 0.139 | 0.388 |   6.417 |   18.868 | 
     | ALU_INST/mult_44/FS_1/U28       | A0N v -> Y v | AOI2BB1X1M | 0.110 | 0.273 |   6.690 |   19.141 | 
     | ALU_INST/mult_44/FS_1/U26       | A1 v -> Y v  | OA21X1M    | 0.142 | 0.411 |   7.101 |   19.552 | 
     | ALU_INST/mult_44/FS_1/U21       | A1 v -> Y ^  | OAI21BX1M  | 0.389 | 0.285 |   7.386 |   19.837 | 
     | ALU_INST/mult_44/FS_1/U20       | C ^ -> Y v   | XOR3XLM    | 0.167 | 0.270 |   7.656 |   20.107 | 
     | ALU_INST/U12                    | A0N v -> Y v | OAI2BB1X2M | 0.077 | 0.202 |   7.858 |   20.309 | 
     | ALU_INST/\ALU_OUT_reg[14]       | D v          | SDFFRQX2M  | 0.077 | 0.000 |   7.858 |   20.309 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |               |             |       |       |  Time   |   Time   | 
     |------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.451 | 
     | REF_CLK__L1_I0               | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.034 |   0.034 |  -12.417 | 
     | REF_CLK__L2_I0               | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |  -12.387 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^    | MX2X6M      | 0.175 | 0.224 |   0.288 |  -12.163 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v    | CLKINVX32M  | 0.072 | 0.086 |   0.374 |  -12.077 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.042 | 0.048 |   0.422 |  -12.029 | 
     | REF_SCAN_CLK__L3_I0          | A ^ -> Y v    | CLKINVX24M  | 0.046 | 0.052 |   0.474 |  -11.977 | 
     | REF_SCAN_CLK__L4_I0          | A v -> Y ^    | CLKINVX32M  | 0.023 | 0.032 |   0.506 |  -11.945 | 
     | CLK_GATE_INST/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.093 | 0.137 |   0.643 |  -11.808 | 
     | CLK_GATE_INST                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |  -11.808 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v    | CLKINVX6M   | 0.054 | 0.062 |   0.704 |  -11.746 | 
     | CLK_ALU__L2_I0               | A v -> Y v    | CLKBUFX12M  | 0.090 | 0.148 |   0.852 |  -11.599 | 
     | CLK_ALU__L3_I0               | A v -> Y ^    | CLKINVX32M  | 0.052 | 0.056 |   0.908 |  -11.543 | 
     | ALU_INST/\ALU_OUT_reg[14]    | CK ^          | SDFFRQX2M   | 0.052 | 0.001 |   0.909 |  -11.542 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   SO[0]                                 (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: UART_INST/U0_UART_TX/U0_mux/OUT_reg/Q (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2out}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                15.800
- Arrival Time                  3.306
= Slack Time                   12.494
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |   12.494 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.032 |   0.032 |   12.526 | 
     | scan_clk__L2_I2                     | A v -> Y v  | CLKBUFX20M | 0.046 | 0.111 |   0.143 |   12.637 | 
     | scan_clk__L3_I1                     | A v -> Y v  | CLKBUFX20M | 0.048 | 0.116 |   0.259 |   12.754 | 
     | scan_clk__L4_I1                     | A v -> Y v  | CLKBUFX20M | 0.045 | 0.114 |   0.374 |   12.868 | 
     | scan_clk__L5_I1                     | A v -> Y v  | CLKBUFX20M | 0.046 | 0.113 |   0.487 |   12.981 | 
     | scan_clk__L6_I1                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.602 |   13.096 | 
     | scan_clk__L7_I1                     | A v -> Y v  | CLKBUFX20M | 0.046 | 0.115 |   0.717 |   13.211 | 
     | scan_clk__L8_I1                     | A v -> Y v  | CLKBUFX20M | 0.048 | 0.116 |   0.833 |   13.327 | 
     | scan_clk__L9_I1                     | A v -> Y v  | CLKBUFX20M | 0.046 | 0.115 |   0.948 |   13.442 | 
     | scan_clk__L10_I1                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   1.064 |   13.558 | 
     | scan_clk__L11_I1                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   1.179 |   13.673 | 
     | scan_clk__L12_I1                    | A v -> Y v  | CLKBUFX20M | 0.045 | 0.114 |   1.294 |   13.788 | 
     | scan_clk__L13_I1                    | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   1.408 |   13.902 | 
     | scan_clk__L14_I0                    | A v -> Y v  | CLKBUFX20M | 0.044 | 0.113 |   1.521 |   14.015 | 
     | scan_clk__L15_I0                    | A v -> Y ^  | CLKINVX6M  | 0.039 | 0.038 |   1.559 |   14.053 | 
     | U3_mux2X1/U1                        | B ^ -> Y ^  | MX2X2M     | 0.087 | 0.157 |   1.717 |   14.211 | 
     | TX_SCAN_CLK__L1_I0                  | A ^ -> Y ^  | CLKBUFX12M | 0.071 | 0.131 |   1.848 |   14.342 | 
     | TX_SCAN_CLK__L2_I0                  | A ^ -> Y ^  | CLKBUFX40M | 0.056 | 0.119 |   1.967 |   14.461 | 
     | TX_SCAN_CLK__L3_I0                  | A ^ -> Y v  | CLKINVX32M | 0.074 | 0.068 |   2.035 |   14.529 | 
     | TX_SCAN_CLK__L4_I0                  | A v -> Y ^  | CLKINVX40M | 0.052 | 0.055 |   2.089 |   14.584 | 
     | UART_INST/U0_UART_TX/U0_mux/OUT_reg | CK ^ -> Q ^ | SDFFRX1M   | 0.260 | 0.525 |   2.615 |   15.109 | 
     | U17                                 | A ^ -> Y ^  | BUFX10M    | 1.021 | 0.638 |   3.252 |   15.746 | 
     |                                     | SO[0] ^     |            | 1.049 | 0.053 |   3.306 |   15.800 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[4] /D        (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[1][5] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.908
- Setup                         0.440
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.269
- Arrival Time                  7.765
= Slack Time                   12.504
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.504 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.034 |   0.034 |   12.538 | 
     | REF_CLK__L2_I0                            | A v -> Y ^   | CLKINVX40M | 0.021 | 0.030 |   0.064 |   12.568 | 
     | U0_mux2X1/U1                              | A ^ -> Y ^   | MX2X6M     | 0.175 | 0.224 |   0.288 |   12.792 | 
     | REF_SCAN_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX32M | 0.072 | 0.086 |   0.374 |   12.878 | 
     | REF_SCAN_CLK__L2_I1                       | A v -> Y v   | BUFX14M    | 0.048 | 0.122 |   0.496 |   13.000 | 
     | REF_SCAN_CLK__L3_I1                       | A v -> Y v   | CLKBUFX40M | 0.063 | 0.128 |   0.624 |   13.128 | 
     | REF_SCAN_CLK__L4_I1                       | A v -> Y v   | CLKBUFX40M | 0.056 | 0.124 |   0.749 |   13.253 | 
     | REF_SCAN_CLK__L5_I2                       | A v -> Y v   | CLKBUFX40M | 0.051 | 0.120 |   0.869 |   13.373 | 
     | REF_SCAN_CLK__L6_I2                       | A v -> Y ^   | CLKINVX32M | 0.051 | 0.049 |   0.917 |   13.422 | 
     | REG_FILE_INST/\regArr_reg[1][5]           | CK ^ -> Q ^  | SDFFRQX2M  | 0.597 | 0.662 |   1.579 |   14.084 | 
     | ALU_INST/div_47/U32                       | A ^ -> Y v   | INVX2M     | 0.194 | 0.194 |   1.773 |   14.277 | 
     | ALU_INST/div_47/U67                       | C v -> Y v   | AND3X1M    | 0.100 | 0.298 |   2.071 |   14.575 | 
     | ALU_INST/div_47/U65                       | A v -> Y v   | AND2X1M    | 0.113 | 0.212 |   2.283 |   14.787 | 
     | ALU_INST/div_47/U62                       | B v -> Y v   | AND4X1M    | 0.155 | 0.310 |   2.593 |   15.097 | 
     | ALU_INST/div_47/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.130 | 0.255 |   2.848 |   15.352 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.111 | 0.481 |   3.329 |   15.833 | 
     | ALU_INST/div_47/U63                       | C ^ -> Y ^   | AND3X1M    | 0.241 | 0.300 |   3.629 |   16.134 | 
     | ALU_INST/div_47/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.135 | 0.282 |   3.912 |   16.416 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.130 | 0.469 |   4.381 |   16.885 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.116 | 0.316 |   4.697 |   17.201 | 
     | ALU_INST/div_47/U64                       | A v -> Y v   | AND2X1M    | 0.207 | 0.283 |   4.980 |   17.484 | 
     | ALU_INST/div_47/U51                       | S0 v -> Y v  | CLKMX2X2M  | 0.135 | 0.255 |   5.235 |   17.739 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.469 |   5.704 |   18.208 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.340 |   6.044 |   18.548 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.118 | 0.320 |   6.365 |   18.869 | 
     | ALU_INST/div_47/U66                       | A v -> Y v   | AND2X1M    | 0.261 | 0.318 |   6.683 |   19.187 | 
     | ALU_INST/U51                              | C0 v -> Y ^  | AOI222X1M  | 1.185 | 0.843 |   7.526 |   20.030 | 
     | ALU_INST/U48                              | A1 ^ -> Y v  | AOI31X2M   | 0.270 | 0.238 |   7.764 |   20.268 | 
     | ALU_INST/\ALU_OUT_reg[4]                  | D v          | SDFFRQX2M  | 0.270 | 0.000 |   7.765 |   20.269 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |               |             |       |       |  Time   |   Time   | 
     |------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.504 | 
     | REF_CLK__L1_I0               | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.034 |   0.034 |  -12.470 | 
     | REF_CLK__L2_I0               | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |  -12.440 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^    | MX2X6M      | 0.175 | 0.224 |   0.288 |  -12.216 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v    | CLKINVX32M  | 0.072 | 0.086 |   0.374 |  -12.130 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.042 | 0.048 |   0.422 |  -12.082 | 
     | REF_SCAN_CLK__L3_I0          | A ^ -> Y v    | CLKINVX24M  | 0.046 | 0.052 |   0.474 |  -12.030 | 
     | REF_SCAN_CLK__L4_I0          | A v -> Y ^    | CLKINVX32M  | 0.023 | 0.032 |   0.506 |  -11.998 | 
     | CLK_GATE_INST/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.093 | 0.137 |   0.643 |  -11.861 | 
     | CLK_GATE_INST                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |  -11.861 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v    | CLKINVX6M   | 0.054 | 0.062 |   0.704 |  -11.800 | 
     | CLK_ALU__L2_I0               | A v -> Y v    | CLKBUFX12M  | 0.090 | 0.148 |   0.852 |  -11.652 | 
     | CLK_ALU__L3_I0               | A v -> Y ^    | CLKINVX32M  | 0.052 | 0.056 |   0.908 |  -11.596 | 
     | ALU_INST/\ALU_OUT_reg[4]     | CK ^          | SDFFRQX2M   | 0.052 | 0.000 |   0.908 |  -11.596 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   SO[1]                               (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[13][4] /Q (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2out}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                15.800
- Arrival Time                  3.214
= Slack Time                   12.586
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^  |            | 0.000 |       |   0.000 |   12.586 | 
     | scan_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.032 |   0.032 |   12.618 | 
     | scan_clk__L2_I1                  | A v -> Y v  | BUFX32M    | 0.034 | 0.098 |   0.131 |   12.716 | 
     | scan_clk__L3_I0                  | A v -> Y v  | CLKBUFX20M | 0.048 | 0.112 |   0.243 |   12.829 | 
     | scan_clk__L4_I0                  | A v -> Y v  | CLKBUFX20M | 0.045 | 0.114 |   0.357 |   12.943 | 
     | scan_clk__L5_I0                  | A v -> Y v  | CLKBUFX20M | 0.046 | 0.113 |   0.471 |   13.056 | 
     | scan_clk__L6_I0                  | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   0.585 |   13.171 | 
     | scan_clk__L7_I0                  | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   0.700 |   13.285 | 
     | scan_clk__L8_I0                  | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.815 |   13.400 | 
     | scan_clk__L9_I0                  | A v -> Y v  | CLKBUFX20M | 0.046 | 0.115 |   0.929 |   13.515 | 
     | scan_clk__L10_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   1.044 |   13.629 | 
     | scan_clk__L11_I0                 | A v -> Y v  | CLKBUFX20M | 0.045 | 0.114 |   1.158 |   13.743 | 
     | scan_clk__L12_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   1.272 |   13.857 | 
     | scan_clk__L13_I0                 | A v -> Y ^  | CLKINVX6M  | 0.033 | 0.036 |   1.307 |   13.893 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^  | MX2X6M     | 0.175 | 0.224 |   1.532 |   14.117 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y v  | CLKINVX32M | 0.072 | 0.086 |   1.618 |   14.203 | 
     | REF_SCAN_CLK__L2_I1              | A v -> Y v  | BUFX14M    | 0.048 | 0.122 |   1.740 |   14.325 | 
     | REF_SCAN_CLK__L3_I1              | A v -> Y v  | CLKBUFX40M | 0.063 | 0.128 |   1.868 |   14.454 | 
     | REF_SCAN_CLK__L4_I3              | A v -> Y v  | CLKBUFX40M | 0.056 | 0.125 |   1.993 |   14.579 | 
     | REF_SCAN_CLK__L5_I7              | A v -> Y v  | CLKBUFX40M | 0.053 | 0.123 |   2.116 |   14.701 | 
     | REF_SCAN_CLK__L6_I7              | A v -> Y ^  | CLKINVX32M | 0.050 | 0.052 |   2.167 |   14.753 | 
     | REG_FILE_INST/\regArr_reg[13][4] | CK ^ -> Q ^ | SDFFRQX4M  | 0.080 | 0.374 |   2.542 |   15.127 | 
     | REG_FILE_INST/FE_OFC6_SO_1_      | A ^ -> Y ^  | BUFX10M    | 0.926 | 0.546 |   3.088 |   15.673 | 
     |                                  | SO[1] ^     |            | 1.080 | 0.127 |   3.214 |   15.800 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   SO[3]                                     (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: FIFO_INST/fifo_mem/\fifo_mem_reg[4][4] /Q (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2out}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                15.800
- Arrival Time                  3.195
= Slack Time                   12.605
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^  |            | 0.000 |       |   0.000 |   12.605 | 
     | scan_clk__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.032 |   0.032 |   12.637 | 
     | scan_clk__L2_I1                        | A v -> Y v  | BUFX32M    | 0.034 | 0.098 |   0.131 |   12.736 | 
     | scan_clk__L3_I0                        | A v -> Y v  | CLKBUFX20M | 0.048 | 0.112 |   0.243 |   12.848 | 
     | scan_clk__L4_I0                        | A v -> Y v  | CLKBUFX20M | 0.045 | 0.114 |   0.357 |   12.962 | 
     | scan_clk__L5_I0                        | A v -> Y v  | CLKBUFX20M | 0.046 | 0.113 |   0.471 |   13.076 | 
     | scan_clk__L6_I0                        | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   0.585 |   13.190 | 
     | scan_clk__L7_I0                        | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   0.700 |   13.305 | 
     | scan_clk__L8_I0                        | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.815 |   13.420 | 
     | scan_clk__L9_I0                        | A v -> Y v  | CLKBUFX20M | 0.046 | 0.115 |   0.929 |   13.534 | 
     | scan_clk__L10_I0                       | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   1.044 |   13.649 | 
     | scan_clk__L11_I0                       | A v -> Y v  | CLKBUFX20M | 0.045 | 0.114 |   1.158 |   13.763 | 
     | scan_clk__L12_I0                       | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   1.272 |   13.877 | 
     | scan_clk__L13_I0                       | A v -> Y ^  | CLKINVX6M  | 0.033 | 0.036 |   1.307 |   13.913 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^  | MX2X6M     | 0.175 | 0.224 |   1.532 |   14.137 | 
     | REF_SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX32M | 0.072 | 0.086 |   1.618 |   14.223 | 
     | REF_SCAN_CLK__L2_I1                    | A v -> Y v  | BUFX14M    | 0.048 | 0.122 |   1.740 |   14.345 | 
     | REF_SCAN_CLK__L3_I1                    | A v -> Y v  | CLKBUFX40M | 0.063 | 0.128 |   1.868 |   14.473 | 
     | REF_SCAN_CLK__L4_I4                    | A v -> Y v  | CLKBUFX40M | 0.063 | 0.128 |   1.996 |   14.601 | 
     | REF_SCAN_CLK__L5_I13                   | A v -> Y v  | CLKBUFX40M | 0.052 | 0.125 |   2.121 |   14.726 | 
     | REF_SCAN_CLK__L6_I13                   | A v -> Y ^  | CLKINVX32M | 0.046 | 0.048 |   2.169 |   14.774 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[4][4] | CK ^ -> Q ^ | SDFFRQX4M  | 0.081 | 0.374 |   2.543 |   15.148 | 
     | FIFO_INST/fifo_mem/FE_OFC7_SO_3_       | A ^ -> Y ^  | BUFX10M    | 1.025 | 0.610 |   3.153 |   15.758 | 
     |                                        | SO[3] ^     |            | 1.035 | 0.042 |   3.195 |   15.800 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[13] /D       (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.909
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.309
- Arrival Time                  7.448
= Slack Time                   12.861
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.861 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.034 |   0.034 |   12.895 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.021 | 0.030 |   0.064 |   12.925 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.175 | 0.224 |   0.288 |   13.149 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX32M | 0.072 | 0.086 |   0.374 |   13.235 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v   | BUFX14M    | 0.048 | 0.122 |   0.496 |   13.357 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v   | CLKBUFX40M | 0.063 | 0.128 |   0.624 |   13.485 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v   | CLKBUFX40M | 0.056 | 0.124 |   0.749 |   13.610 | 
     | REF_SCAN_CLK__L5_I1             | A v -> Y v   | CLKBUFX40M | 0.053 | 0.121 |   0.870 |   13.731 | 
     | REF_SCAN_CLK__L6_I1             | A v -> Y ^   | CLKINVX32M | 0.049 | 0.051 |   0.921 |   13.782 | 
     | REG_FILE_INST/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.648 | 0.686 |   1.607 |   14.468 | 
     | ALU_INST/mult_44/U39            | A ^ -> Y v   | INVX2M     | 0.242 | 0.248 |   1.855 |   14.716 | 
     | ALU_INST/mult_44/U107           | B v -> Y ^   | NOR2X1M    | 0.248 | 0.215 |   2.070 |   14.931 | 
     | ALU_INST/mult_44/U5             | B ^ -> Y ^   | AND2X2M    | 0.087 | 0.173 |   2.243 |   15.104 | 
     | ALU_INST/mult_44/S2_2_2         | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.552 |   2.796 |   15.656 | 
     | ALU_INST/mult_44/S2_3_2         | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.354 |   16.215 | 
     | ALU_INST/mult_44/S2_4_2         | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   3.913 |   16.774 | 
     | ALU_INST/mult_44/S2_5_2         | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.556 |   4.470 |   17.330 | 
     | ALU_INST/mult_44/S2_6_2         | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.564 |   5.033 |   17.894 | 
     | ALU_INST/mult_44/S4_2           | B ^ -> S v   | ADDFX2M    | 0.158 | 0.595 |   5.629 |   18.489 | 
     | ALU_INST/mult_44/U11            | B v -> Y ^   | CLKXOR2X2M | 0.123 | 0.322 |   5.950 |   18.811 | 
     | ALU_INST/mult_44/FS_1/U6        | A ^ -> Y v   | NAND2X2M   | 0.075 | 0.078 |   6.029 |   18.889 | 
     | ALU_INST/mult_44/FS_1/U31       | A0 v -> Y v  | OA21X1M    | 0.139 | 0.388 |   6.417 |   19.278 | 
     | ALU_INST/mult_44/FS_1/U28       | A0N v -> Y v | AOI2BB1X1M | 0.110 | 0.273 |   6.690 |   19.551 | 
     | ALU_INST/mult_44/FS_1/U26       | A1 v -> Y v  | OA21X1M    | 0.142 | 0.411 |   7.101 |   19.962 | 
     | ALU_INST/mult_44/FS_1/U22       | A v -> Y v   | XNOR2X1M   | 0.120 | 0.159 |   7.260 |   20.121 | 
     | ALU_INST/U11                    | A0N v -> Y v | OAI2BB1X2M | 0.078 | 0.188 |   7.448 |   20.309 | 
     | ALU_INST/\ALU_OUT_reg[13]       | D v          | SDFFRQX2M  | 0.078 | 0.000 |   7.448 |   20.309 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |               |             |       |       |  Time   |   Time   | 
     |------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.861 | 
     | REF_CLK__L1_I0               | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.034 |   0.034 |  -12.827 | 
     | REF_CLK__L2_I0               | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |  -12.797 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^    | MX2X6M      | 0.175 | 0.224 |   0.288 |  -12.573 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v    | CLKINVX32M  | 0.072 | 0.086 |   0.374 |  -12.487 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.042 | 0.048 |   0.422 |  -12.439 | 
     | REF_SCAN_CLK__L3_I0          | A ^ -> Y v    | CLKINVX24M  | 0.046 | 0.052 |   0.474 |  -12.387 | 
     | REF_SCAN_CLK__L4_I0          | A v -> Y ^    | CLKINVX32M  | 0.023 | 0.032 |   0.506 |  -12.355 | 
     | CLK_GATE_INST/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.093 | 0.137 |   0.643 |  -12.218 | 
     | CLK_GATE_INST                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |  -12.218 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v    | CLKINVX6M   | 0.054 | 0.062 |   0.704 |  -12.156 | 
     | CLK_ALU__L2_I0               | A v -> Y v    | CLKBUFX12M  | 0.090 | 0.148 |   0.852 |  -12.009 | 
     | CLK_ALU__L3_I0               | A v -> Y ^    | CLKINVX32M  | 0.052 | 0.056 |   0.908 |  -11.953 | 
     | ALU_INST/\ALU_OUT_reg[13]    | CK ^          | SDFFRQX2M   | 0.052 | 0.001 |   0.909 |  -11.952 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[12] /D       (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.909
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.307
- Arrival Time                  7.101
= Slack Time                   13.206
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.000 |       |   0.000 |   13.206 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.034 |   0.034 |   13.240 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.021 | 0.030 |   0.064 |   13.270 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.175 | 0.224 |   0.288 |   13.493 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX32M | 0.072 | 0.086 |   0.374 |   13.579 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v   | BUFX14M    | 0.048 | 0.122 |   0.496 |   13.702 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v   | CLKBUFX40M | 0.063 | 0.128 |   0.624 |   13.830 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v   | CLKBUFX40M | 0.056 | 0.124 |   0.749 |   13.954 | 
     | REF_SCAN_CLK__L5_I1             | A v -> Y v   | CLKBUFX40M | 0.053 | 0.121 |   0.870 |   14.076 | 
     | REF_SCAN_CLK__L6_I1             | A v -> Y ^   | CLKINVX32M | 0.049 | 0.051 |   0.921 |   14.127 | 
     | REG_FILE_INST/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.648 | 0.686 |   1.607 |   14.813 | 
     | ALU_INST/mult_44/U39            | A ^ -> Y v   | INVX2M     | 0.242 | 0.248 |   1.855 |   15.061 | 
     | ALU_INST/mult_44/U107           | B v -> Y ^   | NOR2X1M    | 0.248 | 0.215 |   2.070 |   15.276 | 
     | ALU_INST/mult_44/U5             | B ^ -> Y ^   | AND2X2M    | 0.087 | 0.173 |   2.243 |   15.449 | 
     | ALU_INST/mult_44/S2_2_2         | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.552 |   2.796 |   16.001 | 
     | ALU_INST/mult_44/S2_3_2         | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.354 |   16.559 | 
     | ALU_INST/mult_44/S2_4_2         | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   3.913 |   17.119 | 
     | ALU_INST/mult_44/S2_5_2         | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.556 |   4.470 |   17.675 | 
     | ALU_INST/mult_44/S2_6_2         | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.564 |   5.033 |   18.239 | 
     | ALU_INST/mult_44/S4_2           | B ^ -> S v   | ADDFX2M    | 0.158 | 0.595 |   5.629 |   18.834 | 
     | ALU_INST/mult_44/U11            | B v -> Y ^   | CLKXOR2X2M | 0.123 | 0.322 |   5.950 |   19.156 | 
     | ALU_INST/mult_44/FS_1/U6        | A ^ -> Y v   | NAND2X2M   | 0.075 | 0.078 |   6.029 |   19.234 | 
     | ALU_INST/mult_44/FS_1/U31       | A0 v -> Y v  | OA21X1M    | 0.139 | 0.388 |   6.417 |   19.623 | 
     | ALU_INST/mult_44/FS_1/U28       | A0N v -> Y v | AOI2BB1X1M | 0.110 | 0.273 |   6.690 |   19.896 | 
     | ALU_INST/mult_44/FS_1/U27       | B v -> Y v   | CLKXOR2X2M | 0.085 | 0.228 |   6.918 |   20.124 | 
     | ALU_INST/U10                    | A0N v -> Y v | OAI2BB1X2M | 0.084 | 0.183 |   7.101 |   20.307 | 
     | ALU_INST/\ALU_OUT_reg[12]       | D v          | SDFFRQX2M  | 0.084 | 0.000 |   7.101 |   20.307 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |               |             |       |       |  Time   |   Time   | 
     |------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.206 | 
     | REF_CLK__L1_I0               | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.034 |   0.034 |  -13.172 | 
     | REF_CLK__L2_I0               | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |  -13.142 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^    | MX2X6M      | 0.175 | 0.224 |   0.288 |  -12.918 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v    | CLKINVX32M  | 0.072 | 0.086 |   0.374 |  -12.832 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.042 | 0.048 |   0.422 |  -12.784 | 
     | REF_SCAN_CLK__L3_I0          | A ^ -> Y v    | CLKINVX24M  | 0.046 | 0.052 |   0.474 |  -12.732 | 
     | REF_SCAN_CLK__L4_I0          | A v -> Y ^    | CLKINVX32M  | 0.023 | 0.032 |   0.506 |  -12.700 | 
     | CLK_GATE_INST/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.093 | 0.137 |   0.643 |  -12.563 | 
     | CLK_GATE_INST                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |  -12.563 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v    | CLKINVX6M   | 0.054 | 0.062 |   0.705 |  -12.501 | 
     | CLK_ALU__L2_I0               | A v -> Y v    | CLKBUFX12M  | 0.090 | 0.148 |   0.852 |  -12.354 | 
     | CLK_ALU__L3_I0               | A v -> Y ^    | CLKINVX32M  | 0.052 | 0.056 |   0.908 |  -12.297 | 
     | ALU_INST/\ALU_OUT_reg[12]    | CK ^          | SDFFRQX2M   | 0.052 | 0.001 |   0.909 |  -12.297 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin CLK_DIV_RX_INST/reg_div_clk_reg/CK 
Endpoint:   CLK_DIV_RX_INST/reg_div_clk_reg/D  (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][7] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.078
- Setup                         0.414
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.464
- Arrival Time                  7.197
= Slack Time                   13.267
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^   |            | 0.000 |       |   0.000 |   13.267 | 
     | scan_clk__L1_I0                 | A ^ -> Y v   | CLKINVX40M | 0.034 | 0.032 |   0.032 |   13.299 | 
     | scan_clk__L2_I1                 | A v -> Y v   | BUFX32M    | 0.034 | 0.098 |   0.131 |   13.398 | 
     | scan_clk__L3_I0                 | A v -> Y v   | CLKBUFX20M | 0.048 | 0.112 |   0.243 |   13.510 | 
     | scan_clk__L4_I0                 | A v -> Y v   | CLKBUFX20M | 0.045 | 0.114 |   0.357 |   13.624 | 
     | scan_clk__L5_I0                 | A v -> Y v   | CLKBUFX20M | 0.046 | 0.113 |   0.471 |   13.738 | 
     | scan_clk__L6_I0                 | A v -> Y v   | CLKBUFX20M | 0.046 | 0.114 |   0.585 |   13.852 | 
     | scan_clk__L7_I0                 | A v -> Y v   | CLKBUFX20M | 0.046 | 0.114 |   0.700 |   13.967 | 
     | scan_clk__L8_I0                 | A v -> Y v   | CLKBUFX20M | 0.047 | 0.115 |   0.815 |   14.082 | 
     | scan_clk__L9_I0                 | A v -> Y v   | CLKBUFX20M | 0.046 | 0.115 |   0.929 |   14.196 | 
     | scan_clk__L10_I0                | A v -> Y v   | CLKBUFX20M | 0.047 | 0.115 |   1.044 |   14.311 | 
     | scan_clk__L11_I0                | A v -> Y v   | CLKBUFX20M | 0.045 | 0.114 |   1.158 |   14.425 | 
     | scan_clk__L12_I0                | A v -> Y v   | CLKBUFX20M | 0.046 | 0.114 |   1.272 |   14.539 | 
     | scan_clk__L13_I0                | A v -> Y ^   | CLKINVX6M  | 0.033 | 0.036 |   1.307 |   14.575 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^   | MX2X6M     | 0.175 | 0.224 |   1.532 |   14.799 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX32M | 0.072 | 0.086 |   1.618 |   14.885 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v   | BUFX14M    | 0.048 | 0.122 |   1.740 |   15.007 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v   | CLKBUFX40M | 0.063 | 0.128 |   1.868 |   15.135 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v   | CLKBUFX40M | 0.056 | 0.124 |   1.993 |   15.260 | 
     | REF_SCAN_CLK__L5_I2             | A v -> Y v   | CLKBUFX40M | 0.051 | 0.120 |   2.113 |   15.380 | 
     | REF_SCAN_CLK__L6_I2             | A v -> Y ^   | CLKINVX32M | 0.051 | 0.049 |   2.162 |   15.429 | 
     | REG_FILE_INST/\regArr_reg[2][7] | CK ^ -> Q v  | SDFFSQX2M  | 0.070 | 0.445 |   2.606 |   15.874 | 
     | REG_FILE_INST/U247              | A v -> Y ^   | INVXLM     | 0.368 | 0.230 |   2.837 |   16.104 | 
     | REG_FILE_INST/U248              | A ^ -> Y v   | CLKINVX12M | 0.741 | 0.479 |   3.316 |   16.583 | 
     | PRE_MUX_INST/U24                | A v -> Y ^   | INVXLM     | 0.199 | 0.265 |   3.581 |   16.848 | 
     | PRE_MUX_INST/U25                | A ^ -> Y v   | INVXLM     | 0.177 | 0.158 |   3.739 |   17.006 | 
     | PRE_MUX_INST/U17                | A v -> Y ^   | INVX2M     | 0.093 | 0.099 |   3.837 |   17.105 | 
     | PRE_MUX_INST/U14                | D ^ -> Y v   | NAND4BX1M  | 0.368 | 0.255 |   4.093 |   17.360 | 
     | PRE_MUX_INST/U12                | A v -> Y ^   | NOR3X2M    | 0.624 | 0.444 |   4.536 |   17.804 | 
     | CLK_DIV_RX_INST/U9              | B ^ -> Y ^   | OR2X2M     | 0.104 | 0.232 |   4.769 |   18.036 | 
     | CLK_DIV_RX_INST/U38             | A ^ -> Y ^   | OR2X1M     | 0.136 | 0.165 |   4.933 |   18.201 | 
     | CLK_DIV_RX_INST/U40             | A ^ -> Y ^   | OR2X1M     | 0.114 | 0.165 |   5.099 |   18.366 | 
     | CLK_DIV_RX_INST/U42             | A ^ -> Y ^   | OR2X1M     | 0.174 | 0.195 |   5.294 |   18.561 | 
     | CLK_DIV_RX_INST/U45             | C ^ -> Y v   | NOR3X1M    | 0.100 | 0.106 |   5.400 |   18.668 | 
     | CLK_DIV_RX_INST/U47             | AN v -> Y v  | NAND2BX1M  | 0.130 | 0.227 |   5.627 |   18.894 | 
     | CLK_DIV_RX_INST/U57             | A v -> Y v   | CLKXOR2X2M | 0.091 | 0.181 |   5.808 |   19.075 | 
     | CLK_DIV_RX_INST/U58             | D v -> Y ^   | NOR4X1M    | 0.356 | 0.308 |   6.116 |   19.383 | 
     | CLK_DIV_RX_INST/U59             | D ^ -> Y ^   | AND4X1M    | 0.194 | 0.332 |   6.448 |   19.715 | 
     | CLK_DIV_RX_INST/U7              | A1N ^ -> Y ^ | OAI2B1X2M  | 0.210 | 0.249 |   6.697 |   19.964 | 
     | CLK_DIV_RX_INST/U6              | B ^ -> Y v   | NAND2X2M   | 0.097 | 0.105 |   6.802 |   20.069 | 
     | CLK_DIV_RX_INST/U3              | A v -> Y ^   | INVX2M     | 0.090 | 0.084 |   6.885 |   20.153 | 
     | CLK_DIV_RX_INST/U20             | B0 ^ -> Y v  | AOI31X2M   | 0.134 | 0.053 |   6.939 |   20.206 | 
     | CLK_DIV_RX_INST/U18             | A0N v -> Y v | OAI2BB2X1M | 0.117 | 0.258 |   7.197 |   20.464 | 
     | CLK_DIV_RX_INST/reg_div_clk_reg | D v          | SDFFRQX2M  | 0.117 | 0.000 |   7.197 |   20.464 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -13.267 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.034 | 0.032 |   0.032 |  -13.235 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX6M  | 0.025 | 0.029 |   0.061 |  -13.206 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M     | 0.123 | 0.177 |   0.239 |  -13.029 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.061 | 0.071 |   0.309 |  -12.958 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.062 | 0.129 |   0.439 |  -12.829 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.048 | 0.123 |   0.561 |  -12.706 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.043 | 0.113 |   0.674 |  -12.593 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.060 | 0.124 |   0.798 |  -12.469 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.088 | 0.151 |   0.949 |  -12.318 | 
     | UART_SCAN_CLK__L7_I2            | A v -> Y ^ | CLKINVX40M | 0.049 | 0.055 |   1.004 |  -12.263 | 
     | UART_SCAN_CLK__L8_I2            | A ^ -> Y v | CLKINVX40M | 0.038 | 0.046 |   1.050 |  -12.217 | 
     | UART_SCAN_CLK__L9_I2            | A v -> Y ^ | CLKINVX16M | 0.019 | 0.028 |   1.078 |  -12.189 | 
     | CLK_DIV_RX_INST/reg_div_clk_reg | CK ^       | SDFFRQX2M  | 0.019 | 0.000 |   1.078 |  -12.189 | 
     +------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[11] /D       (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.909
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.309
- Arrival Time                  6.749
= Slack Time                   13.560
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.000 |       |   0.000 |   13.560 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.034 |   0.034 |   13.594 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.021 | 0.030 |   0.064 |   13.624 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.175 | 0.224 |   0.288 |   13.848 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX32M | 0.072 | 0.086 |   0.374 |   13.934 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v   | BUFX14M    | 0.048 | 0.122 |   0.496 |   14.056 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v   | CLKBUFX40M | 0.063 | 0.128 |   0.624 |   14.185 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v   | CLKBUFX40M | 0.056 | 0.124 |   0.749 |   14.309 | 
     | REF_SCAN_CLK__L5_I1             | A v -> Y v   | CLKBUFX40M | 0.053 | 0.121 |   0.870 |   14.430 | 
     | REF_SCAN_CLK__L6_I1             | A v -> Y ^   | CLKINVX32M | 0.049 | 0.051 |   0.921 |   14.481 | 
     | REG_FILE_INST/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.648 | 0.686 |   1.607 |   15.167 | 
     | ALU_INST/mult_44/U39            | A ^ -> Y v   | INVX2M     | 0.242 | 0.248 |   1.855 |   15.416 | 
     | ALU_INST/mult_44/U107           | B v -> Y ^   | NOR2X1M    | 0.248 | 0.215 |   2.070 |   15.630 | 
     | ALU_INST/mult_44/U5             | B ^ -> Y ^   | AND2X2M    | 0.087 | 0.173 |   2.243 |   15.804 | 
     | ALU_INST/mult_44/S2_2_2         | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.552 |   2.796 |   16.356 | 
     | ALU_INST/mult_44/S2_3_2         | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.354 |   16.914 | 
     | ALU_INST/mult_44/S2_4_2         | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   3.913 |   17.474 | 
     | ALU_INST/mult_44/S2_5_2         | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.556 |   4.470 |   18.030 | 
     | ALU_INST/mult_44/S2_6_2         | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.564 |   5.033 |   18.593 | 
     | ALU_INST/mult_44/S4_2           | B ^ -> S v   | ADDFX2M    | 0.158 | 0.595 |   5.629 |   19.189 | 
     | ALU_INST/mult_44/U11            | B v -> Y ^   | CLKXOR2X2M | 0.123 | 0.322 |   5.950 |   19.511 | 
     | ALU_INST/mult_44/FS_1/U6        | A ^ -> Y v   | NAND2X2M   | 0.075 | 0.078 |   6.029 |   19.589 | 
     | ALU_INST/mult_44/FS_1/U31       | A0 v -> Y v  | OA21X1M    | 0.139 | 0.388 |   6.417 |   19.977 | 
     | ALU_INST/mult_44/FS_1/U15       | A v -> Y v   | XNOR2X1M   | 0.106 | 0.149 |   6.566 |   20.126 | 
     | ALU_INST/U9                     | A0N v -> Y v | OAI2BB1X2M | 0.077 | 0.183 |   6.749 |   20.309 | 
     | ALU_INST/\ALU_OUT_reg[11]       | D v          | SDFFRQX2M  | 0.077 | 0.000 |   6.749 |   20.309 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |               |             |       |       |  Time   |   Time   | 
     |------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.560 | 
     | REF_CLK__L1_I0               | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.034 |   0.034 |  -13.526 | 
     | REF_CLK__L2_I0               | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |  -13.497 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^    | MX2X6M      | 0.175 | 0.224 |   0.288 |  -13.273 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v    | CLKINVX32M  | 0.072 | 0.086 |   0.374 |  -13.187 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.042 | 0.048 |   0.422 |  -13.138 | 
     | REF_SCAN_CLK__L3_I0          | A ^ -> Y v    | CLKINVX24M  | 0.046 | 0.052 |   0.474 |  -13.086 | 
     | REF_SCAN_CLK__L4_I0          | A v -> Y ^    | CLKINVX32M  | 0.023 | 0.032 |   0.506 |  -13.054 | 
     | CLK_GATE_INST/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.093 | 0.137 |   0.643 |  -12.917 | 
     | CLK_GATE_INST                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |  -12.917 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v    | CLKINVX6M   | 0.054 | 0.062 |   0.705 |  -12.856 | 
     | CLK_ALU__L2_I0               | A v -> Y v    | CLKBUFX12M  | 0.090 | 0.148 |   0.852 |  -12.708 | 
     | CLK_ALU__L3_I0               | A v -> Y ^    | CLKINVX32M  | 0.052 | 0.056 |   0.908 |  -12.652 | 
     | ALU_INST/\ALU_OUT_reg[11]    | CK ^          | SDFFRQX2M   | 0.052 | 0.001 |   0.909 |  -12.651 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[10] /D       (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.909
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.308
- Arrival Time                  6.596
= Slack Time                   13.712
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.000 |       |   0.000 |   13.712 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.034 |   0.034 |   13.746 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.021 | 0.030 |   0.064 |   13.776 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.175 | 0.224 |   0.288 |   14.000 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX32M | 0.072 | 0.086 |   0.374 |   14.086 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v   | BUFX14M    | 0.048 | 0.122 |   0.496 |   14.208 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v   | CLKBUFX40M | 0.063 | 0.128 |   0.624 |   14.336 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v   | CLKBUFX40M | 0.056 | 0.124 |   0.749 |   14.461 | 
     | REF_SCAN_CLK__L5_I1             | A v -> Y v   | CLKBUFX40M | 0.053 | 0.121 |   0.870 |   14.582 | 
     | REF_SCAN_CLK__L6_I1             | A v -> Y ^   | CLKINVX32M | 0.049 | 0.051 |   0.921 |   14.633 | 
     | REG_FILE_INST/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.648 | 0.686 |   1.607 |   15.319 | 
     | ALU_INST/mult_44/U39            | A ^ -> Y v   | INVX2M     | 0.242 | 0.248 |   1.855 |   15.567 | 
     | ALU_INST/mult_44/U106           | B v -> Y ^   | NOR2X1M    | 0.251 | 0.216 |   2.072 |   15.784 | 
     | ALU_INST/mult_44/U4             | B ^ -> Y ^   | AND2X2M    | 0.080 | 0.168 |   2.240 |   15.952 | 
     | ALU_INST/mult_44/S2_2_3         | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.551 |   2.791 |   16.504 | 
     | ALU_INST/mult_44/S2_3_3         | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   3.351 |   17.063 | 
     | ALU_INST/mult_44/S2_4_3         | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.909 |   17.621 | 
     | ALU_INST/mult_44/S2_5_3         | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.471 |   18.183 | 
     | ALU_INST/mult_44/S2_6_3         | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.560 |   5.031 |   18.744 | 
     | ALU_INST/mult_44/S4_3           | B ^ -> S v   | ADDFX2M    | 0.157 | 0.592 |   5.623 |   19.335 | 
     | ALU_INST/mult_44/U14            | B v -> Y v   | CLKXOR2X2M | 0.124 | 0.275 |   5.898 |   19.610 | 
     | ALU_INST/mult_44/FS_1/U33       | B v -> Y ^   | NOR2X1M    | 0.170 | 0.148 |   6.046 |   19.758 | 
     | ALU_INST/mult_44/FS_1/U18       | AN ^ -> Y ^  | NAND2BX1M  | 0.115 | 0.159 |   6.205 |   19.917 | 
     | ALU_INST/mult_44/FS_1/U17       | A ^ -> Y v   | CLKXOR2X2M | 0.086 | 0.212 |   6.416 |   20.128 | 
     | ALU_INST/U8                     | A0N v -> Y v | OAI2BB1X2M | 0.080 | 0.180 |   6.596 |   20.308 | 
     | ALU_INST/\ALU_OUT_reg[10]       | D v          | SDFFRQX2M  | 0.080 | 0.000 |   6.596 |   20.308 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |               |             |       |       |  Time   |   Time   | 
     |------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.712 | 
     | REF_CLK__L1_I0               | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.034 |   0.034 |  -13.678 | 
     | REF_CLK__L2_I0               | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |  -13.648 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^    | MX2X6M      | 0.175 | 0.224 |   0.288 |  -13.425 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v    | CLKINVX32M  | 0.072 | 0.086 |   0.374 |  -13.339 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.042 | 0.048 |   0.422 |  -13.290 | 
     | REF_SCAN_CLK__L3_I0          | A ^ -> Y v    | CLKINVX24M  | 0.046 | 0.052 |   0.474 |  -13.238 | 
     | REF_SCAN_CLK__L4_I0          | A v -> Y ^    | CLKINVX32M  | 0.023 | 0.032 |   0.506 |  -13.206 | 
     | CLK_GATE_INST/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.093 | 0.137 |   0.643 |  -13.069 | 
     | CLK_GATE_INST                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |  -13.069 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v    | CLKINVX6M   | 0.054 | 0.062 |   0.705 |  -13.008 | 
     | CLK_ALU__L2_I0               | A v -> Y v    | CLKBUFX12M  | 0.090 | 0.148 |   0.852 |  -12.860 | 
     | CLK_ALU__L3_I0               | A v -> Y ^    | CLKINVX32M  | 0.052 | 0.056 |   0.908 |  -12.804 | 
     | ALU_INST/\ALU_OUT_reg[10]    | CK ^          | SDFFRQX2M   | 0.052 | 0.001 |   0.909 |  -12.803 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[8] /D        (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.909
- Setup                         0.408
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.301
- Arrival Time                  6.288
= Slack Time                   14.013
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.013 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.034 |   0.034 |   14.047 | 
     | REF_CLK__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |   14.077 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^  | MX2X6M     | 0.175 | 0.224 |   0.288 |   14.301 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v  | CLKINVX32M | 0.072 | 0.086 |   0.374 |   14.387 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v  | BUFX14M    | 0.048 | 0.122 |   0.496 |   14.509 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v  | CLKBUFX40M | 0.063 | 0.128 |   0.624 |   14.637 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v  | CLKBUFX40M | 0.056 | 0.124 |   0.749 |   14.762 | 
     | REF_SCAN_CLK__L5_I1             | A v -> Y v  | CLKBUFX40M | 0.053 | 0.121 |   0.870 |   14.883 | 
     | REF_SCAN_CLK__L6_I1             | A v -> Y ^  | CLKINVX32M | 0.049 | 0.051 |   0.921 |   14.934 | 
     | REG_FILE_INST/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.648 | 0.686 |   1.607 |   15.620 | 
     | ALU_INST/mult_44/U39            | A ^ -> Y v  | INVX2M     | 0.242 | 0.248 |   1.855 |   15.868 | 
     | ALU_INST/mult_44/U108           | B v -> Y ^  | NOR2X1M    | 0.255 | 0.218 |   2.073 |   16.087 | 
     | ALU_INST/mult_44/U6             | B ^ -> Y ^  | AND2X2M    | 0.082 | 0.171 |   2.244 |   16.257 | 
     | ALU_INST/mult_44/S2_2_1         | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.554 |   2.798 |   16.811 | 
     | ALU_INST/mult_44/S2_3_1         | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   3.355 |   17.368 | 
     | ALU_INST/mult_44/S2_4_1         | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.559 |   3.914 |   17.927 | 
     | ALU_INST/mult_44/S2_5_1         | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   4.471 |   18.484 | 
     | ALU_INST/mult_44/S2_6_1         | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.559 |   5.030 |   19.043 | 
     | ALU_INST/mult_44/S4_1           | B ^ -> S v  | ADDFX2M    | 0.161 | 0.597 |   5.628 |   19.641 | 
     | ALU_INST/mult_44/U24            | A v -> Y ^  | INVX2M     | 0.076 | 0.082 |   5.710 |   19.723 | 
     | ALU_INST/mult_44/U23            | B ^ -> Y v  | XNOR2X2M   | 0.108 | 0.096 |   5.805 |   19.819 | 
     | ALU_INST/mult_44/FS_1/U7        | A v -> Y ^  | INVX2M     | 0.068 | 0.072 |   5.878 |   19.891 | 
     | ALU_INST/mult_44/FS_1/U8        | A ^ -> Y v  | INVX2M     | 0.029 | 0.036 |   5.914 |   19.927 | 
     | ALU_INST/U74                    | B0 v -> Y ^ | AOI2BB2XLM | 0.409 | 0.261 |   6.175 |   20.188 | 
     | ALU_INST/U72                    | A1 ^ -> Y v | AOI21X2M   | 0.114 | 0.113 |   6.288 |   20.301 | 
     | ALU_INST/\ALU_OUT_reg[8]        | D v         | SDFFRQX2M  | 0.114 | 0.000 |   6.288 |   20.301 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |               |             |       |       |  Time   |   Time   | 
     |------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^     |             | 0.000 |       |   0.000 |  -14.013 | 
     | REF_CLK__L1_I0               | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.034 |   0.034 |  -13.979 | 
     | REF_CLK__L2_I0               | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |  -13.949 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^    | MX2X6M      | 0.175 | 0.224 |   0.288 |  -13.726 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v    | CLKINVX32M  | 0.072 | 0.086 |   0.374 |  -13.640 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.042 | 0.048 |   0.422 |  -13.591 | 
     | REF_SCAN_CLK__L3_I0          | A ^ -> Y v    | CLKINVX24M  | 0.046 | 0.052 |   0.474 |  -13.539 | 
     | REF_SCAN_CLK__L4_I0          | A v -> Y ^    | CLKINVX32M  | 0.023 | 0.032 |   0.506 |  -13.507 | 
     | CLK_GATE_INST/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.093 | 0.137 |   0.643 |  -13.370 | 
     | CLK_GATE_INST                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |  -13.370 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v    | CLKINVX6M   | 0.054 | 0.062 |   0.705 |  -13.309 | 
     | CLK_ALU__L2_I0               | A v -> Y v    | CLKBUFX12M  | 0.090 | 0.148 |   0.852 |  -13.161 | 
     | CLK_ALU__L3_I0               | A v -> Y ^    | CLKINVX32M  | 0.052 | 0.056 |   0.908 |  -13.105 | 
     | ALU_INST/\ALU_OUT_reg[8]     | CK ^          | SDFFRQX2M   | 0.052 | 0.001 |   0.909 |  -13.104 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[9] /D        (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.909
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.307
- Arrival Time                  6.239
= Slack Time                   14.069
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.069 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.034 |   0.034 |   14.102 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.021 | 0.030 |   0.064 |   14.132 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.175 | 0.224 |   0.288 |   14.356 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX32M | 0.072 | 0.086 |   0.374 |   14.442 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v   | BUFX14M    | 0.048 | 0.122 |   0.496 |   14.564 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v   | CLKBUFX40M | 0.063 | 0.128 |   0.624 |   14.693 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v   | CLKBUFX40M | 0.056 | 0.124 |   0.749 |   14.817 | 
     | REF_SCAN_CLK__L5_I1             | A v -> Y v   | CLKBUFX40M | 0.053 | 0.121 |   0.870 |   14.939 | 
     | REF_SCAN_CLK__L6_I1             | A v -> Y ^   | CLKINVX32M | 0.049 | 0.051 |   0.921 |   14.990 | 
     | REG_FILE_INST/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.648 | 0.686 |   1.607 |   15.676 | 
     | ALU_INST/mult_44/U39            | A ^ -> Y v   | INVX2M     | 0.242 | 0.248 |   1.855 |   15.924 | 
     | ALU_INST/mult_44/U107           | B v -> Y ^   | NOR2X1M    | 0.248 | 0.215 |   2.070 |   16.138 | 
     | ALU_INST/mult_44/U5             | B ^ -> Y ^   | AND2X2M    | 0.087 | 0.173 |   2.243 |   16.312 | 
     | ALU_INST/mult_44/S2_2_2         | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.552 |   2.796 |   16.864 | 
     | ALU_INST/mult_44/S2_3_2         | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.354 |   17.422 | 
     | ALU_INST/mult_44/S2_4_2         | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   3.913 |   17.982 | 
     | ALU_INST/mult_44/S2_5_2         | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.556 |   4.470 |   18.538 | 
     | ALU_INST/mult_44/S2_6_2         | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.564 |   5.033 |   19.102 | 
     | ALU_INST/mult_44/S4_2           | B ^ -> S v   | ADDFX2M    | 0.158 | 0.595 |   5.629 |   19.697 | 
     | ALU_INST/mult_44/U11            | B v -> Y v   | CLKXOR2X2M | 0.139 | 0.287 |   5.915 |   19.984 | 
     | ALU_INST/mult_44/FS_1/U3        | A v -> Y v   | XNOR2X2M   | 0.098 | 0.135 |   6.050 |   20.119 | 
     | ALU_INST/U7                     | A0N v -> Y v | OAI2BB1X2M | 0.086 | 0.188 |   6.238 |   20.307 | 
     | ALU_INST/\ALU_OUT_reg[9]        | D v          | SDFFRQX2M  | 0.086 | 0.000 |   6.239 |   20.307 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |               |             |       |       |  Time   |   Time   | 
     |------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^     |             | 0.000 |       |   0.000 |  -14.069 | 
     | REF_CLK__L1_I0               | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.034 |   0.034 |  -14.035 | 
     | REF_CLK__L2_I0               | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |  -14.005 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^    | MX2X6M      | 0.175 | 0.224 |   0.288 |  -13.781 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v    | CLKINVX32M  | 0.072 | 0.086 |   0.374 |  -13.695 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.042 | 0.048 |   0.422 |  -13.646 | 
     | REF_SCAN_CLK__L3_I0          | A ^ -> Y v    | CLKINVX24M  | 0.046 | 0.052 |   0.474 |  -13.595 | 
     | REF_SCAN_CLK__L4_I0          | A v -> Y ^    | CLKINVX32M  | 0.023 | 0.032 |   0.506 |  -13.563 | 
     | CLK_GATE_INST/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.093 | 0.137 |   0.643 |  -13.426 | 
     | CLK_GATE_INST                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |  -13.426 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v    | CLKINVX6M   | 0.054 | 0.062 |   0.705 |  -13.364 | 
     | CLK_ALU__L2_I0               | A v -> Y v    | CLKBUFX12M  | 0.090 | 0.148 |   0.852 |  -13.216 | 
     | CLK_ALU__L3_I0               | A v -> Y ^    | CLKINVX32M  | 0.052 | 0.056 |   0.908 |  -13.160 | 
     | ALU_INST/\ALU_OUT_reg[9]     | CK ^          | SDFFRQX2M   | 0.052 | 0.001 |   0.909 |  -13.160 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[7] /D        (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.909
- Setup                         0.421
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.288
- Arrival Time                  6.156
= Slack Time                   14.132
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.132 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.034 |   0.034 |   14.166 | 
     | REF_CLK__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |   14.196 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^  | MX2X6M     | 0.175 | 0.224 |   0.288 |   14.420 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v  | CLKINVX32M | 0.072 | 0.086 |   0.374 |   14.506 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v  | BUFX14M    | 0.048 | 0.122 |   0.496 |   14.628 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v  | CLKBUFX40M | 0.063 | 0.128 |   0.624 |   14.756 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v  | CLKBUFX40M | 0.056 | 0.124 |   0.749 |   14.881 | 
     | REF_SCAN_CLK__L5_I1             | A v -> Y v  | CLKBUFX40M | 0.053 | 0.121 |   0.870 |   15.002 | 
     | REF_SCAN_CLK__L6_I1             | A v -> Y ^  | CLKINVX32M | 0.049 | 0.051 |   0.921 |   15.053 | 
     | REG_FILE_INST/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.648 | 0.686 |   1.607 |   15.739 | 
     | ALU_INST/mult_44/U39            | A ^ -> Y v  | INVX2M     | 0.242 | 0.248 |   1.855 |   15.987 | 
     | ALU_INST/mult_44/U109           | B v -> Y ^  | NOR2X1M    | 0.275 | 0.230 |   2.085 |   16.217 | 
     | ALU_INST/mult_44/U8             | B ^ -> Y ^  | AND2X2M    | 0.079 | 0.171 |   2.256 |   16.388 | 
     | ALU_INST/mult_44/S1_2_0         | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.547 |   2.803 |   16.935 | 
     | ALU_INST/mult_44/S1_3_0         | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.559 |   3.363 |   17.494 | 
     | ALU_INST/mult_44/S1_4_0         | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.560 |   3.923 |   18.055 | 
     | ALU_INST/mult_44/S1_5_0         | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.560 |   4.483 |   18.615 | 
     | ALU_INST/mult_44/S1_6_0         | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.559 |   5.042 |   19.174 | 
     | ALU_INST/mult_44/S4_0           | B ^ -> S v  | ADDFX2M    | 0.139 | 0.567 |   5.609 |   19.740 | 
     | ALU_INST/mult_44/FS_1/U14       | A v -> Y v  | BUFX2M     | 0.050 | 0.153 |   5.762 |   19.894 | 
     | ALU_INST/U61                    | B0 v -> Y ^ | AOI22X1M   | 0.313 | 0.234 |   5.996 |   20.128 | 
     | ALU_INST/U60                    | A1 ^ -> Y v | AOI31X2M   | 0.178 | 0.160 |   6.156 |   20.288 | 
     | ALU_INST/\ALU_OUT_reg[7]        | D v         | SDFFRQX2M  | 0.178 | 0.000 |   6.156 |   20.288 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |               |             |       |       |  Time   |   Time   | 
     |------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^     |             | 0.000 |       |   0.000 |  -14.132 | 
     | REF_CLK__L1_I0               | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.034 |   0.034 |  -14.098 | 
     | REF_CLK__L2_I0               | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |  -14.068 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^    | MX2X6M      | 0.175 | 0.224 |   0.288 |  -13.844 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v    | CLKINVX32M  | 0.072 | 0.086 |   0.374 |  -13.758 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.042 | 0.048 |   0.422 |  -13.710 | 
     | REF_SCAN_CLK__L3_I0          | A ^ -> Y v    | CLKINVX24M  | 0.046 | 0.052 |   0.474 |  -13.658 | 
     | REF_SCAN_CLK__L4_I0          | A v -> Y ^    | CLKINVX32M  | 0.023 | 0.032 |   0.506 |  -13.626 | 
     | CLK_GATE_INST/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.093 | 0.137 |   0.643 |  -13.489 | 
     | CLK_GATE_INST                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |  -13.489 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v    | CLKINVX6M   | 0.054 | 0.062 |   0.705 |  -13.427 | 
     | CLK_ALU__L2_I0               | A v -> Y v    | CLKBUFX12M  | 0.090 | 0.148 |   0.852 |  -13.280 | 
     | CLK_ALU__L3_I0               | A v -> Y ^    | CLKINVX32M  | 0.052 | 0.056 |   0.908 |  -13.224 | 
     | ALU_INST/\ALU_OUT_reg[7]     | CK ^          | SDFFRQX2M   | 0.052 | 0.001 |   0.909 |  -13.223 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin CLK_DIV_RX_INST/\counter_reg[6] /CK 
Endpoint:   CLK_DIV_RX_INST/\counter_reg[6] /D (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][7] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.139
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                21.531
- Arrival Time                  7.342
= Slack Time                   14.190
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.000 |       |  -0.000 |   14.190 | 
     | scan_clk__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.032 |   0.032 |   14.222 | 
     | scan_clk__L2_I1                 | A v -> Y v  | BUFX32M    | 0.034 | 0.098 |   0.131 |   14.321 | 
     | scan_clk__L3_I0                 | A v -> Y v  | CLKBUFX20M | 0.048 | 0.112 |   0.243 |   14.433 | 
     | scan_clk__L4_I0                 | A v -> Y v  | CLKBUFX20M | 0.045 | 0.114 |   0.357 |   14.547 | 
     | scan_clk__L5_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.113 |   0.471 |   14.661 | 
     | scan_clk__L6_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   0.585 |   14.775 | 
     | scan_clk__L7_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   0.700 |   14.889 | 
     | scan_clk__L8_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.815 |   15.004 | 
     | scan_clk__L9_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.115 |   0.929 |   15.119 | 
     | scan_clk__L10_I0                | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   1.044 |   15.234 | 
     | scan_clk__L11_I0                | A v -> Y v  | CLKBUFX20M | 0.045 | 0.114 |   1.158 |   15.348 | 
     | scan_clk__L12_I0                | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   1.272 |   15.462 | 
     | scan_clk__L13_I0                | A v -> Y ^  | CLKINVX6M  | 0.033 | 0.036 |   1.307 |   15.497 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.175 | 0.224 |   1.532 |   15.722 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v  | CLKINVX32M | 0.072 | 0.086 |   1.618 |   15.808 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v  | BUFX14M    | 0.048 | 0.122 |   1.740 |   15.930 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v  | CLKBUFX40M | 0.063 | 0.128 |   1.868 |   16.058 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v  | CLKBUFX40M | 0.056 | 0.124 |   1.993 |   16.183 | 
     | REF_SCAN_CLK__L5_I2             | A v -> Y v  | CLKBUFX40M | 0.051 | 0.120 |   2.113 |   16.303 | 
     | REF_SCAN_CLK__L6_I2             | A v -> Y ^  | CLKINVX32M | 0.051 | 0.049 |   2.162 |   16.351 | 
     | REG_FILE_INST/\regArr_reg[2][7] | CK ^ -> Q v | SDFFSQX2M  | 0.070 | 0.445 |   2.606 |   16.796 | 
     | REG_FILE_INST/U247              | A v -> Y ^  | INVXLM     | 0.368 | 0.230 |   2.837 |   17.026 | 
     | REG_FILE_INST/U248              | A ^ -> Y v  | CLKINVX12M | 0.741 | 0.479 |   3.316 |   17.506 | 
     | PRE_MUX_INST/U24                | A v -> Y ^  | INVXLM     | 0.199 | 0.265 |   3.581 |   17.771 | 
     | PRE_MUX_INST/U25                | A ^ -> Y v  | INVXLM     | 0.177 | 0.158 |   3.739 |   17.928 | 
     | PRE_MUX_INST/U17                | A v -> Y ^  | INVX2M     | 0.093 | 0.099 |   3.837 |   18.027 | 
     | PRE_MUX_INST/U14                | D ^ -> Y v  | NAND4BX1M  | 0.368 | 0.255 |   4.093 |   18.283 | 
     | PRE_MUX_INST/U12                | A v -> Y ^  | NOR3X2M    | 0.624 | 0.444 |   4.536 |   18.726 | 
     | CLK_DIV_RX_INST/U9              | B ^ -> Y ^  | OR2X2M     | 0.104 | 0.232 |   4.769 |   18.959 | 
     | CLK_DIV_RX_INST/U38             | A ^ -> Y ^  | OR2X1M     | 0.136 | 0.165 |   4.933 |   19.123 | 
     | CLK_DIV_RX_INST/U40             | A ^ -> Y ^  | OR2X1M     | 0.114 | 0.165 |   5.099 |   19.289 | 
     | CLK_DIV_RX_INST/U42             | A ^ -> Y ^  | OR2X1M     | 0.174 | 0.195 |   5.294 |   19.484 | 
     | CLK_DIV_RX_INST/U45             | C ^ -> Y v  | NOR3X1M    | 0.100 | 0.106 |   5.400 |   19.590 | 
     | CLK_DIV_RX_INST/U47             | AN v -> Y v | NAND2BX1M  | 0.130 | 0.227 |   5.627 |   19.817 | 
     | CLK_DIV_RX_INST/U57             | A v -> Y v  | CLKXOR2X2M | 0.091 | 0.181 |   5.808 |   19.998 | 
     | CLK_DIV_RX_INST/U58             | D v -> Y ^  | NOR4X1M    | 0.356 | 0.308 |   6.116 |   20.305 | 
     | CLK_DIV_RX_INST/U59             | D ^ -> Y ^  | AND4X1M    | 0.194 | 0.332 |   6.448 |   20.638 | 
     | CLK_DIV_RX_INST/U12             | B0 ^ -> Y ^ | AO21XLM    | 0.132 | 0.168 |   6.616 |   20.806 | 
     | CLK_DIV_RX_INST/U11             | B0 ^ -> Y v | OAI31X1M   | 0.101 | 0.098 |   6.714 |   20.904 | 
     | CLK_DIV_RX_INST/U10             | A v -> Y v  | AND2X2M    | 0.124 | 0.209 |   6.924 |   21.113 | 
     | CLK_DIV_RX_INST/U26             | B1 v -> Y v | AO22X1M    | 0.110 | 0.418 |   7.342 |   21.531 | 
     | CLK_DIV_RX_INST/\counter_reg[6] | D v         | SDFFRQX2M  | 0.110 | 0.000 |   7.342 |   21.531 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.190 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.034 | 0.032 |   0.032 |  -14.157 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX6M  | 0.025 | 0.029 |   0.061 |  -14.128 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M     | 0.123 | 0.177 |   0.239 |  -13.951 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.061 | 0.071 |   0.309 |  -13.880 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.062 | 0.129 |   0.438 |  -13.751 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.048 | 0.123 |   0.561 |  -13.628 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.043 | 0.113 |   0.674 |  -13.516 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.060 | 0.124 |   0.798 |  -13.392 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.088 | 0.151 |   0.949 |  -13.241 | 
     | UART_SCAN_CLK__L7_I1            | A v -> Y v | CLKBUFX20M | 0.047 | 0.128 |   1.077 |  -13.113 | 
     | UART_SCAN_CLK__L8_I1            | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.193 |  -12.997 | 
     | UART_SCAN_CLK__L9_I1            | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   1.306 |  -12.884 | 
     | UART_SCAN_CLK__L10_I1           | A v -> Y v | CLKBUFX20M | 0.043 | 0.111 |   1.417 |  -12.772 | 
     | UART_SCAN_CLK__L11_I1           | A v -> Y v | CLKBUFX20M | 0.047 | 0.114 |   1.531 |  -12.658 | 
     | UART_SCAN_CLK__L12_I1           | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.647 |  -12.543 | 
     | UART_SCAN_CLK__L13_I2           | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.763 |  -12.427 | 
     | UART_SCAN_CLK__L14_I0           | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   1.880 |  -12.310 | 
     | UART_SCAN_CLK__L15_I0           | A v -> Y v | CLKBUFX40M | 0.055 | 0.119 |   1.999 |  -12.191 | 
     | UART_SCAN_CLK__L16_I0           | A v -> Y ^ | CLKINVX40M | 0.043 | 0.047 |   2.046 |  -12.144 | 
     | UART_SCAN_CLK__L17_I0           | A ^ -> Y v | CLKINVX40M | 0.041 | 0.046 |   2.092 |  -12.098 | 
     | UART_SCAN_CLK__L18_I1           | A v -> Y ^ | CLKINVX16M | 0.049 | 0.046 |   2.138 |  -12.052 | 
     | CLK_DIV_RX_INST/\counter_reg[6] | CK ^       | SDFFRQX2M  | 0.049 | 0.001 |   2.139 |  -12.051 | 
     +------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin CLK_DIV_RX_INST/\counter_reg[0] /CK 
Endpoint:   CLK_DIV_RX_INST/\counter_reg[0] /D (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][7] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.139
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                21.531
- Arrival Time                  7.340
= Slack Time                   14.191
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.000 |       |  -0.000 |   14.191 | 
     | scan_clk__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.032 |   0.032 |   14.223 | 
     | scan_clk__L2_I1                 | A v -> Y v  | BUFX32M    | 0.034 | 0.098 |   0.131 |   14.322 | 
     | scan_clk__L3_I0                 | A v -> Y v  | CLKBUFX20M | 0.048 | 0.112 |   0.243 |   14.434 | 
     | scan_clk__L4_I0                 | A v -> Y v  | CLKBUFX20M | 0.045 | 0.114 |   0.357 |   14.548 | 
     | scan_clk__L5_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.113 |   0.471 |   14.662 | 
     | scan_clk__L6_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   0.585 |   14.776 | 
     | scan_clk__L7_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   0.700 |   14.891 | 
     | scan_clk__L8_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.815 |   15.006 | 
     | scan_clk__L9_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.115 |   0.929 |   15.120 | 
     | scan_clk__L10_I0                | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   1.044 |   15.235 | 
     | scan_clk__L11_I0                | A v -> Y v  | CLKBUFX20M | 0.045 | 0.114 |   1.158 |   15.349 | 
     | scan_clk__L12_I0                | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   1.272 |   15.463 | 
     | scan_clk__L13_I0                | A v -> Y ^  | CLKINVX6M  | 0.033 | 0.036 |   1.307 |   15.498 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.175 | 0.224 |   1.532 |   15.723 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v  | CLKINVX32M | 0.072 | 0.086 |   1.618 |   15.809 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v  | BUFX14M    | 0.048 | 0.122 |   1.740 |   15.931 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v  | CLKBUFX40M | 0.063 | 0.128 |   1.868 |   16.059 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v  | CLKBUFX40M | 0.056 | 0.124 |   1.993 |   16.184 | 
     | REF_SCAN_CLK__L5_I2             | A v -> Y v  | CLKBUFX40M | 0.051 | 0.120 |   2.113 |   16.304 | 
     | REF_SCAN_CLK__L6_I2             | A v -> Y ^  | CLKINVX32M | 0.051 | 0.049 |   2.162 |   16.353 | 
     | REG_FILE_INST/\regArr_reg[2][7] | CK ^ -> Q v | SDFFSQX2M  | 0.070 | 0.445 |   2.606 |   16.797 | 
     | REG_FILE_INST/U247              | A v -> Y ^  | INVXLM     | 0.368 | 0.230 |   2.837 |   17.028 | 
     | REG_FILE_INST/U248              | A ^ -> Y v  | CLKINVX12M | 0.741 | 0.479 |   3.316 |   17.507 | 
     | PRE_MUX_INST/U24                | A v -> Y ^  | INVXLM     | 0.199 | 0.265 |   3.581 |   17.772 | 
     | PRE_MUX_INST/U25                | A ^ -> Y v  | INVXLM     | 0.177 | 0.158 |   3.739 |   17.930 | 
     | PRE_MUX_INST/U17                | A v -> Y ^  | INVX2M     | 0.093 | 0.099 |   3.837 |   18.028 | 
     | PRE_MUX_INST/U14                | D ^ -> Y v  | NAND4BX1M  | 0.368 | 0.255 |   4.093 |   18.284 | 
     | PRE_MUX_INST/U12                | A v -> Y ^  | NOR3X2M    | 0.624 | 0.444 |   4.536 |   18.727 | 
     | CLK_DIV_RX_INST/U9              | B ^ -> Y ^  | OR2X2M     | 0.104 | 0.232 |   4.769 |   18.960 | 
     | CLK_DIV_RX_INST/U38             | A ^ -> Y ^  | OR2X1M     | 0.136 | 0.165 |   4.933 |   19.124 | 
     | CLK_DIV_RX_INST/U40             | A ^ -> Y ^  | OR2X1M     | 0.114 | 0.165 |   5.099 |   19.290 | 
     | CLK_DIV_RX_INST/U42             | A ^ -> Y ^  | OR2X1M     | 0.174 | 0.195 |   5.294 |   19.485 | 
     | CLK_DIV_RX_INST/U45             | C ^ -> Y v  | NOR3X1M    | 0.100 | 0.106 |   5.400 |   19.591 | 
     | CLK_DIV_RX_INST/U47             | AN v -> Y v | NAND2BX1M  | 0.130 | 0.227 |   5.627 |   19.818 | 
     | CLK_DIV_RX_INST/U57             | A v -> Y v  | CLKXOR2X2M | 0.091 | 0.181 |   5.808 |   19.999 | 
     | CLK_DIV_RX_INST/U58             | D v -> Y ^  | NOR4X1M    | 0.356 | 0.308 |   6.116 |   20.307 | 
     | CLK_DIV_RX_INST/U59             | D ^ -> Y ^  | AND4X1M    | 0.194 | 0.332 |   6.448 |   20.639 | 
     | CLK_DIV_RX_INST/U12             | B0 ^ -> Y ^ | AO21XLM    | 0.132 | 0.168 |   6.616 |   20.807 | 
     | CLK_DIV_RX_INST/U11             | B0 ^ -> Y v | OAI31X1M   | 0.101 | 0.098 |   6.714 |   20.905 | 
     | CLK_DIV_RX_INST/U10             | A v -> Y v  | AND2X2M    | 0.124 | 0.209 |   6.924 |   21.115 | 
     | CLK_DIV_RX_INST/U28             | B1 v -> Y v | AO22X1M    | 0.109 | 0.417 |   7.340 |   21.531 | 
     | CLK_DIV_RX_INST/\counter_reg[0] | D v         | SDFFRQX2M  | 0.109 | 0.000 |   7.340 |   21.531 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.191 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.034 | 0.032 |   0.032 |  -14.159 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX6M  | 0.025 | 0.029 |   0.061 |  -14.130 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M     | 0.123 | 0.177 |   0.239 |  -13.952 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.061 | 0.071 |   0.309 |  -13.882 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.062 | 0.129 |   0.439 |  -13.752 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.048 | 0.123 |   0.561 |  -13.630 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.043 | 0.113 |   0.674 |  -13.517 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.060 | 0.124 |   0.798 |  -13.393 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.088 | 0.151 |   0.949 |  -13.242 | 
     | UART_SCAN_CLK__L7_I1            | A v -> Y v | CLKBUFX20M | 0.047 | 0.128 |   1.077 |  -13.114 | 
     | UART_SCAN_CLK__L8_I1            | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.193 |  -12.998 | 
     | UART_SCAN_CLK__L9_I1            | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   1.306 |  -12.885 | 
     | UART_SCAN_CLK__L10_I1           | A v -> Y v | CLKBUFX20M | 0.043 | 0.111 |   1.417 |  -12.774 | 
     | UART_SCAN_CLK__L11_I1           | A v -> Y v | CLKBUFX20M | 0.047 | 0.114 |   1.531 |  -12.660 | 
     | UART_SCAN_CLK__L12_I1           | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.647 |  -12.544 | 
     | UART_SCAN_CLK__L13_I2           | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.763 |  -12.428 | 
     | UART_SCAN_CLK__L14_I0           | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   1.880 |  -12.311 | 
     | UART_SCAN_CLK__L15_I0           | A v -> Y v | CLKBUFX40M | 0.055 | 0.119 |   1.999 |  -12.192 | 
     | UART_SCAN_CLK__L16_I0           | A v -> Y ^ | CLKINVX40M | 0.043 | 0.047 |   2.046 |  -12.145 | 
     | UART_SCAN_CLK__L17_I0           | A ^ -> Y v | CLKINVX40M | 0.041 | 0.046 |   2.092 |  -12.099 | 
     | UART_SCAN_CLK__L18_I1           | A v -> Y ^ | CLKINVX16M | 0.049 | 0.046 |   2.138 |  -12.053 | 
     | CLK_DIV_RX_INST/\counter_reg[0] | CK ^       | SDFFRQX2M  | 0.049 | 0.001 |   2.139 |  -12.052 | 
     +------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin CLK_DIV_RX_INST/\counter_reg[1] /CK 
Endpoint:   CLK_DIV_RX_INST/\counter_reg[1] /D (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][7] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.139
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                21.531
- Arrival Time                  7.340
= Slack Time                   14.192
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.000 |       |  -0.000 |   14.192 | 
     | scan_clk__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.032 |   0.032 |   14.224 | 
     | scan_clk__L2_I1                 | A v -> Y v  | BUFX32M    | 0.034 | 0.098 |   0.131 |   14.323 | 
     | scan_clk__L3_I0                 | A v -> Y v  | CLKBUFX20M | 0.048 | 0.112 |   0.243 |   14.435 | 
     | scan_clk__L4_I0                 | A v -> Y v  | CLKBUFX20M | 0.045 | 0.114 |   0.357 |   14.549 | 
     | scan_clk__L5_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.113 |   0.471 |   14.663 | 
     | scan_clk__L6_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   0.585 |   14.777 | 
     | scan_clk__L7_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   0.700 |   14.891 | 
     | scan_clk__L8_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.815 |   15.006 | 
     | scan_clk__L9_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.115 |   0.929 |   15.121 | 
     | scan_clk__L10_I0                | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   1.044 |   15.236 | 
     | scan_clk__L11_I0                | A v -> Y v  | CLKBUFX20M | 0.045 | 0.114 |   1.158 |   15.350 | 
     | scan_clk__L12_I0                | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   1.272 |   15.464 | 
     | scan_clk__L13_I0                | A v -> Y ^  | CLKINVX6M  | 0.033 | 0.036 |   1.307 |   15.499 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.175 | 0.224 |   1.532 |   15.724 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v  | CLKINVX32M | 0.072 | 0.086 |   1.618 |   15.810 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v  | BUFX14M    | 0.048 | 0.122 |   1.740 |   15.932 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v  | CLKBUFX40M | 0.063 | 0.128 |   1.868 |   16.060 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v  | CLKBUFX40M | 0.056 | 0.124 |   1.993 |   16.185 | 
     | REF_SCAN_CLK__L5_I2             | A v -> Y v  | CLKBUFX40M | 0.051 | 0.120 |   2.113 |   16.305 | 
     | REF_SCAN_CLK__L6_I2             | A v -> Y ^  | CLKINVX32M | 0.051 | 0.049 |   2.162 |   16.353 | 
     | REG_FILE_INST/\regArr_reg[2][7] | CK ^ -> Q v | SDFFSQX2M  | 0.070 | 0.445 |   2.606 |   16.798 | 
     | REG_FILE_INST/U247              | A v -> Y ^  | INVXLM     | 0.368 | 0.230 |   2.837 |   17.028 | 
     | REG_FILE_INST/U248              | A ^ -> Y v  | CLKINVX12M | 0.741 | 0.479 |   3.316 |   17.508 | 
     | PRE_MUX_INST/U24                | A v -> Y ^  | INVXLM     | 0.199 | 0.265 |   3.581 |   17.773 | 
     | PRE_MUX_INST/U25                | A ^ -> Y v  | INVXLM     | 0.177 | 0.158 |   3.739 |   17.930 | 
     | PRE_MUX_INST/U17                | A v -> Y ^  | INVX2M     | 0.093 | 0.099 |   3.837 |   18.029 | 
     | PRE_MUX_INST/U14                | D ^ -> Y v  | NAND4BX1M  | 0.368 | 0.255 |   4.093 |   18.285 | 
     | PRE_MUX_INST/U12                | A v -> Y ^  | NOR3X2M    | 0.624 | 0.444 |   4.536 |   18.728 | 
     | CLK_DIV_RX_INST/U9              | B ^ -> Y ^  | OR2X2M     | 0.104 | 0.232 |   4.769 |   18.961 | 
     | CLK_DIV_RX_INST/U38             | A ^ -> Y ^  | OR2X1M     | 0.136 | 0.165 |   4.933 |   19.125 | 
     | CLK_DIV_RX_INST/U40             | A ^ -> Y ^  | OR2X1M     | 0.114 | 0.165 |   5.099 |   19.291 | 
     | CLK_DIV_RX_INST/U42             | A ^ -> Y ^  | OR2X1M     | 0.174 | 0.195 |   5.294 |   19.486 | 
     | CLK_DIV_RX_INST/U45             | C ^ -> Y v  | NOR3X1M    | 0.100 | 0.106 |   5.400 |   19.592 | 
     | CLK_DIV_RX_INST/U47             | AN v -> Y v | NAND2BX1M  | 0.130 | 0.227 |   5.627 |   19.819 | 
     | CLK_DIV_RX_INST/U57             | A v -> Y v  | CLKXOR2X2M | 0.091 | 0.181 |   5.808 |   20.000 | 
     | CLK_DIV_RX_INST/U58             | D v -> Y ^  | NOR4X1M    | 0.356 | 0.308 |   6.116 |   20.307 | 
     | CLK_DIV_RX_INST/U59             | D ^ -> Y ^  | AND4X1M    | 0.194 | 0.332 |   6.448 |   20.640 | 
     | CLK_DIV_RX_INST/U12             | B0 ^ -> Y ^ | AO21XLM    | 0.132 | 0.168 |   6.616 |   20.808 | 
     | CLK_DIV_RX_INST/U11             | B0 ^ -> Y v | OAI31X1M   | 0.101 | 0.098 |   6.714 |   20.906 | 
     | CLK_DIV_RX_INST/U10             | A v -> Y v  | AND2X2M    | 0.124 | 0.209 |   6.924 |   21.115 | 
     | CLK_DIV_RX_INST/U21             | B1 v -> Y v | AO22X1M    | 0.109 | 0.416 |   7.340 |   21.531 | 
     | CLK_DIV_RX_INST/\counter_reg[1] | D v         | SDFFRQX2M  | 0.109 | 0.000 |   7.340 |   21.531 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.192 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.034 | 0.032 |   0.032 |  -14.159 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX6M  | 0.025 | 0.029 |   0.061 |  -14.130 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M     | 0.123 | 0.177 |   0.239 |  -13.953 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.061 | 0.071 |   0.309 |  -13.882 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.062 | 0.129 |   0.439 |  -13.753 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.048 | 0.123 |   0.561 |  -13.630 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.043 | 0.113 |   0.674 |  -13.518 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.060 | 0.124 |   0.798 |  -13.394 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.088 | 0.151 |   0.949 |  -13.243 | 
     | UART_SCAN_CLK__L7_I1            | A v -> Y v | CLKBUFX20M | 0.047 | 0.128 |   1.077 |  -13.115 | 
     | UART_SCAN_CLK__L8_I1            | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.193 |  -12.999 | 
     | UART_SCAN_CLK__L9_I1            | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   1.306 |  -12.886 | 
     | UART_SCAN_CLK__L10_I1           | A v -> Y v | CLKBUFX20M | 0.043 | 0.111 |   1.417 |  -12.774 | 
     | UART_SCAN_CLK__L11_I1           | A v -> Y v | CLKBUFX20M | 0.047 | 0.114 |   1.531 |  -12.660 | 
     | UART_SCAN_CLK__L12_I1           | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.647 |  -12.545 | 
     | UART_SCAN_CLK__L13_I2           | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.763 |  -12.429 | 
     | UART_SCAN_CLK__L14_I0           | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   1.880 |  -12.312 | 
     | UART_SCAN_CLK__L15_I0           | A v -> Y v | CLKBUFX40M | 0.055 | 0.119 |   1.999 |  -12.193 | 
     | UART_SCAN_CLK__L16_I0           | A v -> Y ^ | CLKINVX40M | 0.043 | 0.047 |   2.046 |  -12.146 | 
     | UART_SCAN_CLK__L17_I0           | A ^ -> Y v | CLKINVX40M | 0.041 | 0.046 |   2.092 |  -12.100 | 
     | UART_SCAN_CLK__L18_I1           | A v -> Y ^ | CLKINVX16M | 0.049 | 0.046 |   2.138 |  -12.054 | 
     | CLK_DIV_RX_INST/\counter_reg[1] | CK ^       | SDFFRQX2M  | 0.049 | 0.001 |   2.139 |  -12.053 | 
     +------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin CLK_DIV_RX_INST/\counter_reg[2] /CK 
Endpoint:   CLK_DIV_RX_INST/\counter_reg[2] /D (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][7] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.139
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                21.531
- Arrival Time                  7.340
= Slack Time                   14.192
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.000 |       |  -0.000 |   14.192 | 
     | scan_clk__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.032 |   0.032 |   14.224 | 
     | scan_clk__L2_I1                 | A v -> Y v  | BUFX32M    | 0.034 | 0.098 |   0.131 |   14.323 | 
     | scan_clk__L3_I0                 | A v -> Y v  | CLKBUFX20M | 0.048 | 0.112 |   0.243 |   14.435 | 
     | scan_clk__L4_I0                 | A v -> Y v  | CLKBUFX20M | 0.045 | 0.114 |   0.357 |   14.549 | 
     | scan_clk__L5_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.113 |   0.471 |   14.663 | 
     | scan_clk__L6_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   0.585 |   14.777 | 
     | scan_clk__L7_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   0.700 |   14.891 | 
     | scan_clk__L8_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.815 |   15.006 | 
     | scan_clk__L9_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.115 |   0.929 |   15.121 | 
     | scan_clk__L10_I0                | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   1.044 |   15.236 | 
     | scan_clk__L11_I0                | A v -> Y v  | CLKBUFX20M | 0.045 | 0.114 |   1.158 |   15.350 | 
     | scan_clk__L12_I0                | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   1.272 |   15.464 | 
     | scan_clk__L13_I0                | A v -> Y ^  | CLKINVX6M  | 0.033 | 0.036 |   1.307 |   15.499 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.175 | 0.224 |   1.532 |   15.724 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v  | CLKINVX32M | 0.072 | 0.086 |   1.618 |   15.810 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v  | BUFX14M    | 0.048 | 0.122 |   1.740 |   15.932 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v  | CLKBUFX40M | 0.063 | 0.128 |   1.868 |   16.060 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v  | CLKBUFX40M | 0.056 | 0.124 |   1.993 |   16.185 | 
     | REF_SCAN_CLK__L5_I2             | A v -> Y v  | CLKBUFX40M | 0.051 | 0.120 |   2.113 |   16.305 | 
     | REF_SCAN_CLK__L6_I2             | A v -> Y ^  | CLKINVX32M | 0.051 | 0.049 |   2.162 |   16.353 | 
     | REG_FILE_INST/\regArr_reg[2][7] | CK ^ -> Q v | SDFFSQX2M  | 0.070 | 0.445 |   2.606 |   16.798 | 
     | REG_FILE_INST/U247              | A v -> Y ^  | INVXLM     | 0.368 | 0.230 |   2.837 |   17.028 | 
     | REG_FILE_INST/U248              | A ^ -> Y v  | CLKINVX12M | 0.741 | 0.479 |   3.316 |   17.508 | 
     | PRE_MUX_INST/U24                | A v -> Y ^  | INVXLM     | 0.199 | 0.265 |   3.581 |   17.773 | 
     | PRE_MUX_INST/U25                | A ^ -> Y v  | INVXLM     | 0.177 | 0.158 |   3.739 |   17.930 | 
     | PRE_MUX_INST/U17                | A v -> Y ^  | INVX2M     | 0.093 | 0.099 |   3.837 |   18.029 | 
     | PRE_MUX_INST/U14                | D ^ -> Y v  | NAND4BX1M  | 0.368 | 0.255 |   4.093 |   18.285 | 
     | PRE_MUX_INST/U12                | A v -> Y ^  | NOR3X2M    | 0.624 | 0.444 |   4.536 |   18.728 | 
     | CLK_DIV_RX_INST/U9              | B ^ -> Y ^  | OR2X2M     | 0.104 | 0.232 |   4.769 |   18.961 | 
     | CLK_DIV_RX_INST/U38             | A ^ -> Y ^  | OR2X1M     | 0.136 | 0.165 |   4.933 |   19.125 | 
     | CLK_DIV_RX_INST/U40             | A ^ -> Y ^  | OR2X1M     | 0.114 | 0.165 |   5.099 |   19.291 | 
     | CLK_DIV_RX_INST/U42             | A ^ -> Y ^  | OR2X1M     | 0.174 | 0.195 |   5.294 |   19.486 | 
     | CLK_DIV_RX_INST/U45             | C ^ -> Y v  | NOR3X1M    | 0.100 | 0.106 |   5.400 |   19.592 | 
     | CLK_DIV_RX_INST/U47             | AN v -> Y v | NAND2BX1M  | 0.130 | 0.227 |   5.627 |   19.819 | 
     | CLK_DIV_RX_INST/U57             | A v -> Y v  | CLKXOR2X2M | 0.091 | 0.181 |   5.808 |   20.000 | 
     | CLK_DIV_RX_INST/U58             | D v -> Y ^  | NOR4X1M    | 0.356 | 0.308 |   6.116 |   20.307 | 
     | CLK_DIV_RX_INST/U59             | D ^ -> Y ^  | AND4X1M    | 0.194 | 0.332 |   6.448 |   20.640 | 
     | CLK_DIV_RX_INST/U12             | B0 ^ -> Y ^ | AO21XLM    | 0.132 | 0.168 |   6.616 |   20.808 | 
     | CLK_DIV_RX_INST/U11             | B0 ^ -> Y v | OAI31X1M   | 0.101 | 0.098 |   6.714 |   20.906 | 
     | CLK_DIV_RX_INST/U10             | A v -> Y v  | AND2X2M    | 0.124 | 0.209 |   6.924 |   21.115 | 
     | CLK_DIV_RX_INST/U22             | B1 v -> Y v | AO22X1M    | 0.109 | 0.416 |   7.340 |   21.531 | 
     | CLK_DIV_RX_INST/\counter_reg[2] | D v         | SDFFRQX2M  | 0.109 | 0.000 |   7.340 |   21.531 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.192 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.034 | 0.032 |   0.032 |  -14.159 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX6M  | 0.025 | 0.029 |   0.061 |  -14.130 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M     | 0.123 | 0.177 |   0.239 |  -13.953 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.061 | 0.071 |   0.309 |  -13.882 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.062 | 0.129 |   0.439 |  -13.753 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.048 | 0.123 |   0.561 |  -13.630 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.043 | 0.113 |   0.674 |  -13.518 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.060 | 0.124 |   0.798 |  -13.394 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.088 | 0.151 |   0.949 |  -13.243 | 
     | UART_SCAN_CLK__L7_I1            | A v -> Y v | CLKBUFX20M | 0.047 | 0.128 |   1.077 |  -13.115 | 
     | UART_SCAN_CLK__L8_I1            | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.193 |  -12.999 | 
     | UART_SCAN_CLK__L9_I1            | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   1.306 |  -12.886 | 
     | UART_SCAN_CLK__L10_I1           | A v -> Y v | CLKBUFX20M | 0.043 | 0.111 |   1.417 |  -12.774 | 
     | UART_SCAN_CLK__L11_I1           | A v -> Y v | CLKBUFX20M | 0.047 | 0.114 |   1.531 |  -12.660 | 
     | UART_SCAN_CLK__L12_I1           | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.647 |  -12.545 | 
     | UART_SCAN_CLK__L13_I2           | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.763 |  -12.429 | 
     | UART_SCAN_CLK__L14_I0           | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   1.880 |  -12.312 | 
     | UART_SCAN_CLK__L15_I0           | A v -> Y v | CLKBUFX40M | 0.055 | 0.119 |   1.999 |  -12.193 | 
     | UART_SCAN_CLK__L16_I0           | A v -> Y ^ | CLKINVX40M | 0.043 | 0.047 |   2.046 |  -12.146 | 
     | UART_SCAN_CLK__L17_I0           | A ^ -> Y v | CLKINVX40M | 0.041 | 0.046 |   2.092 |  -12.100 | 
     | UART_SCAN_CLK__L18_I1           | A v -> Y ^ | CLKINVX16M | 0.049 | 0.046 |   2.138 |  -12.054 | 
     | CLK_DIV_RX_INST/\counter_reg[2] | CK ^       | SDFFRQX2M  | 0.049 | 0.001 |   2.139 |  -12.053 | 
     +------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin CLK_DIV_RX_INST/\counter_reg[4] /CK 
Endpoint:   CLK_DIV_RX_INST/\counter_reg[4] /D (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][7] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.139
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                21.532
- Arrival Time                  7.339
= Slack Time                   14.193
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.000 |       |  -0.000 |   14.193 | 
     | scan_clk__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.032 |   0.032 |   14.226 | 
     | scan_clk__L2_I1                 | A v -> Y v  | BUFX32M    | 0.034 | 0.098 |   0.131 |   14.324 | 
     | scan_clk__L3_I0                 | A v -> Y v  | CLKBUFX20M | 0.048 | 0.112 |   0.243 |   14.436 | 
     | scan_clk__L4_I0                 | A v -> Y v  | CLKBUFX20M | 0.045 | 0.114 |   0.357 |   14.551 | 
     | scan_clk__L5_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.113 |   0.471 |   14.664 | 
     | scan_clk__L6_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   0.585 |   14.779 | 
     | scan_clk__L7_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   0.700 |   14.893 | 
     | scan_clk__L8_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.815 |   15.008 | 
     | scan_clk__L9_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.115 |   0.929 |   15.123 | 
     | scan_clk__L10_I0                | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   1.044 |   15.237 | 
     | scan_clk__L11_I0                | A v -> Y v  | CLKBUFX20M | 0.045 | 0.114 |   1.158 |   15.351 | 
     | scan_clk__L12_I0                | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   1.272 |   15.465 | 
     | scan_clk__L13_I0                | A v -> Y ^  | CLKINVX6M  | 0.033 | 0.036 |   1.307 |   15.501 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.175 | 0.224 |   1.532 |   15.725 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v  | CLKINVX32M | 0.072 | 0.086 |   1.618 |   15.811 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v  | BUFX14M    | 0.048 | 0.122 |   1.740 |   15.933 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v  | CLKBUFX40M | 0.063 | 0.128 |   1.868 |   16.062 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v  | CLKBUFX40M | 0.056 | 0.124 |   1.993 |   16.186 | 
     | REF_SCAN_CLK__L5_I2             | A v -> Y v  | CLKBUFX40M | 0.051 | 0.120 |   2.113 |   16.306 | 
     | REF_SCAN_CLK__L6_I2             | A v -> Y ^  | CLKINVX32M | 0.051 | 0.049 |   2.162 |   16.355 | 
     | REG_FILE_INST/\regArr_reg[2][7] | CK ^ -> Q v | SDFFSQX2M  | 0.070 | 0.445 |   2.606 |   16.800 | 
     | REG_FILE_INST/U247              | A v -> Y ^  | INVXLM     | 0.368 | 0.230 |   2.837 |   17.030 | 
     | REG_FILE_INST/U248              | A ^ -> Y v  | CLKINVX12M | 0.741 | 0.479 |   3.316 |   17.509 | 
     | PRE_MUX_INST/U24                | A v -> Y ^  | INVXLM     | 0.199 | 0.265 |   3.581 |   17.774 | 
     | PRE_MUX_INST/U25                | A ^ -> Y v  | INVXLM     | 0.177 | 0.158 |   3.739 |   17.932 | 
     | PRE_MUX_INST/U17                | A v -> Y ^  | INVX2M     | 0.093 | 0.099 |   3.837 |   18.031 | 
     | PRE_MUX_INST/U14                | D ^ -> Y v  | NAND4BX1M  | 0.368 | 0.255 |   4.093 |   18.286 | 
     | PRE_MUX_INST/U12                | A v -> Y ^  | NOR3X2M    | 0.624 | 0.444 |   4.536 |   18.730 | 
     | CLK_DIV_RX_INST/U9              | B ^ -> Y ^  | OR2X2M     | 0.104 | 0.232 |   4.769 |   18.962 | 
     | CLK_DIV_RX_INST/U38             | A ^ -> Y ^  | OR2X1M     | 0.136 | 0.165 |   4.933 |   19.127 | 
     | CLK_DIV_RX_INST/U40             | A ^ -> Y ^  | OR2X1M     | 0.114 | 0.165 |   5.099 |   19.292 | 
     | CLK_DIV_RX_INST/U42             | A ^ -> Y ^  | OR2X1M     | 0.174 | 0.195 |   5.294 |   19.487 | 
     | CLK_DIV_RX_INST/U45             | C ^ -> Y v  | NOR3X1M    | 0.100 | 0.106 |   5.400 |   19.594 | 
     | CLK_DIV_RX_INST/U47             | AN v -> Y v | NAND2BX1M  | 0.130 | 0.227 |   5.627 |   19.820 | 
     | CLK_DIV_RX_INST/U57             | A v -> Y v  | CLKXOR2X2M | 0.091 | 0.181 |   5.808 |   20.001 | 
     | CLK_DIV_RX_INST/U58             | D v -> Y ^  | NOR4X1M    | 0.356 | 0.308 |   6.116 |   20.309 | 
     | CLK_DIV_RX_INST/U59             | D ^ -> Y ^  | AND4X1M    | 0.194 | 0.332 |   6.448 |   20.641 | 
     | CLK_DIV_RX_INST/U12             | B0 ^ -> Y ^ | AO21XLM    | 0.132 | 0.168 |   6.616 |   20.809 | 
     | CLK_DIV_RX_INST/U11             | B0 ^ -> Y v | OAI31X1M   | 0.101 | 0.098 |   6.714 |   20.908 | 
     | CLK_DIV_RX_INST/U10             | A v -> Y v  | AND2X2M    | 0.124 | 0.209 |   6.924 |   21.117 | 
     | CLK_DIV_RX_INST/U24             | B1 v -> Y v | AO22X1M    | 0.107 | 0.415 |   7.339 |   21.532 | 
     | CLK_DIV_RX_INST/\counter_reg[4] | D v         | SDFFRQX2M  | 0.107 | 0.000 |   7.339 |   21.532 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.193 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.034 | 0.032 |   0.032 |  -14.161 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX6M  | 0.025 | 0.029 |   0.061 |  -14.132 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M     | 0.123 | 0.177 |   0.239 |  -13.955 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.061 | 0.071 |   0.309 |  -13.884 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.062 | 0.129 |   0.439 |  -13.755 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.048 | 0.123 |   0.561 |  -13.632 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.043 | 0.113 |   0.674 |  -13.519 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.060 | 0.124 |   0.798 |  -13.395 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.088 | 0.151 |   0.949 |  -13.245 | 
     | UART_SCAN_CLK__L7_I1            | A v -> Y v | CLKBUFX20M | 0.047 | 0.128 |   1.077 |  -13.116 | 
     | UART_SCAN_CLK__L8_I1            | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.193 |  -13.000 | 
     | UART_SCAN_CLK__L9_I1            | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   1.306 |  -12.887 | 
     | UART_SCAN_CLK__L10_I1           | A v -> Y v | CLKBUFX20M | 0.043 | 0.111 |   1.417 |  -12.776 | 
     | UART_SCAN_CLK__L11_I1           | A v -> Y v | CLKBUFX20M | 0.047 | 0.114 |   1.531 |  -12.662 | 
     | UART_SCAN_CLK__L12_I1           | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.647 |  -12.547 | 
     | UART_SCAN_CLK__L13_I2           | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.763 |  -12.431 | 
     | UART_SCAN_CLK__L14_I0           | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   1.880 |  -12.313 | 
     | UART_SCAN_CLK__L15_I0           | A v -> Y v | CLKBUFX40M | 0.055 | 0.119 |   1.999 |  -12.194 | 
     | UART_SCAN_CLK__L16_I0           | A v -> Y ^ | CLKINVX40M | 0.043 | 0.047 |   2.046 |  -12.148 | 
     | UART_SCAN_CLK__L17_I0           | A ^ -> Y v | CLKINVX40M | 0.041 | 0.046 |   2.092 |  -12.102 | 
     | UART_SCAN_CLK__L18_I1           | A v -> Y ^ | CLKINVX16M | 0.049 | 0.046 |   2.138 |  -12.055 | 
     | CLK_DIV_RX_INST/\counter_reg[4] | CK ^       | SDFFRQX2M  | 0.049 | 0.001 |   2.139 |  -12.055 | 
     +------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin CLK_DIV_RX_INST/\counter_reg[5] /CK 
Endpoint:   CLK_DIV_RX_INST/\counter_reg[5] /D (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][7] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.139
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                21.532
- Arrival Time                  7.338
= Slack Time                   14.194
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.000 |       |  -0.000 |   14.194 | 
     | scan_clk__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.032 |   0.032 |   14.226 | 
     | scan_clk__L2_I1                 | A v -> Y v  | BUFX32M    | 0.034 | 0.098 |   0.131 |   14.325 | 
     | scan_clk__L3_I0                 | A v -> Y v  | CLKBUFX20M | 0.048 | 0.112 |   0.243 |   14.437 | 
     | scan_clk__L4_I0                 | A v -> Y v  | CLKBUFX20M | 0.045 | 0.114 |   0.357 |   14.551 | 
     | scan_clk__L5_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.113 |   0.471 |   14.665 | 
     | scan_clk__L6_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   0.585 |   14.779 | 
     | scan_clk__L7_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   0.700 |   14.894 | 
     | scan_clk__L8_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.815 |   15.008 | 
     | scan_clk__L9_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.115 |   0.929 |   15.123 | 
     | scan_clk__L10_I0                | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   1.044 |   15.238 | 
     | scan_clk__L11_I0                | A v -> Y v  | CLKBUFX20M | 0.045 | 0.114 |   1.158 |   15.352 | 
     | scan_clk__L12_I0                | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   1.272 |   15.466 | 
     | scan_clk__L13_I0                | A v -> Y ^  | CLKINVX6M  | 0.033 | 0.036 |   1.307 |   15.501 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.175 | 0.224 |   1.532 |   15.726 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v  | CLKINVX32M | 0.072 | 0.086 |   1.618 |   15.812 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v  | BUFX14M    | 0.048 | 0.122 |   1.740 |   15.934 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v  | CLKBUFX40M | 0.063 | 0.128 |   1.868 |   16.062 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v  | CLKBUFX40M | 0.056 | 0.124 |   1.993 |   16.187 | 
     | REF_SCAN_CLK__L5_I2             | A v -> Y v  | CLKBUFX40M | 0.051 | 0.120 |   2.113 |   16.307 | 
     | REF_SCAN_CLK__L6_I2             | A v -> Y ^  | CLKINVX32M | 0.051 | 0.049 |   2.162 |   16.355 | 
     | REG_FILE_INST/\regArr_reg[2][7] | CK ^ -> Q v | SDFFSQX2M  | 0.070 | 0.445 |   2.606 |   16.800 | 
     | REG_FILE_INST/U247              | A v -> Y ^  | INVXLM     | 0.368 | 0.230 |   2.837 |   17.031 | 
     | REG_FILE_INST/U248              | A ^ -> Y v  | CLKINVX12M | 0.741 | 0.479 |   3.316 |   17.510 | 
     | PRE_MUX_INST/U24                | A v -> Y ^  | INVXLM     | 0.199 | 0.265 |   3.581 |   17.775 | 
     | PRE_MUX_INST/U25                | A ^ -> Y v  | INVXLM     | 0.177 | 0.158 |   3.739 |   17.932 | 
     | PRE_MUX_INST/U17                | A v -> Y ^  | INVX2M     | 0.093 | 0.099 |   3.837 |   18.031 | 
     | PRE_MUX_INST/U14                | D ^ -> Y v  | NAND4BX1M  | 0.368 | 0.255 |   4.093 |   18.287 | 
     | PRE_MUX_INST/U12                | A v -> Y ^  | NOR3X2M    | 0.624 | 0.444 |   4.536 |   18.730 | 
     | CLK_DIV_RX_INST/U9              | B ^ -> Y ^  | OR2X2M     | 0.104 | 0.232 |   4.769 |   18.963 | 
     | CLK_DIV_RX_INST/U38             | A ^ -> Y ^  | OR2X1M     | 0.136 | 0.165 |   4.933 |   19.127 | 
     | CLK_DIV_RX_INST/U40             | A ^ -> Y ^  | OR2X1M     | 0.114 | 0.165 |   5.099 |   19.293 | 
     | CLK_DIV_RX_INST/U42             | A ^ -> Y ^  | OR2X1M     | 0.174 | 0.195 |   5.294 |   19.488 | 
     | CLK_DIV_RX_INST/U45             | C ^ -> Y v  | NOR3X1M    | 0.100 | 0.106 |   5.400 |   19.594 | 
     | CLK_DIV_RX_INST/U47             | AN v -> Y v | NAND2BX1M  | 0.130 | 0.227 |   5.627 |   19.821 | 
     | CLK_DIV_RX_INST/U57             | A v -> Y v  | CLKXOR2X2M | 0.091 | 0.181 |   5.808 |   20.002 | 
     | CLK_DIV_RX_INST/U58             | D v -> Y ^  | NOR4X1M    | 0.356 | 0.308 |   6.116 |   20.309 | 
     | CLK_DIV_RX_INST/U59             | D ^ -> Y ^  | AND4X1M    | 0.194 | 0.332 |   6.448 |   20.642 | 
     | CLK_DIV_RX_INST/U12             | B0 ^ -> Y ^ | AO21XLM    | 0.132 | 0.168 |   6.616 |   20.810 | 
     | CLK_DIV_RX_INST/U11             | B0 ^ -> Y v | OAI31X1M   | 0.101 | 0.098 |   6.714 |   20.908 | 
     | CLK_DIV_RX_INST/U10             | A v -> Y v  | AND2X2M    | 0.124 | 0.209 |   6.924 |   21.118 | 
     | CLK_DIV_RX_INST/U25             | B1 v -> Y v | AO22X1M    | 0.107 | 0.414 |   7.338 |   21.532 | 
     | CLK_DIV_RX_INST/\counter_reg[5] | D v         | SDFFRQX2M  | 0.107 | 0.000 |   7.338 |   21.532 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.194 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.034 | 0.032 |   0.032 |  -14.162 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX6M  | 0.025 | 0.029 |   0.061 |  -14.133 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M     | 0.123 | 0.177 |   0.239 |  -13.955 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.061 | 0.071 |   0.309 |  -13.885 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.062 | 0.129 |   0.439 |  -13.755 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.048 | 0.123 |   0.561 |  -13.633 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.043 | 0.113 |   0.674 |  -13.520 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.060 | 0.124 |   0.798 |  -13.396 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.088 | 0.151 |   0.949 |  -13.245 | 
     | UART_SCAN_CLK__L7_I1            | A v -> Y v | CLKBUFX20M | 0.047 | 0.128 |   1.077 |  -13.117 | 
     | UART_SCAN_CLK__L8_I1            | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.193 |  -13.001 | 
     | UART_SCAN_CLK__L9_I1            | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   1.306 |  -12.888 | 
     | UART_SCAN_CLK__L10_I1           | A v -> Y v | CLKBUFX20M | 0.043 | 0.111 |   1.417 |  -12.776 | 
     | UART_SCAN_CLK__L11_I1           | A v -> Y v | CLKBUFX20M | 0.047 | 0.114 |   1.531 |  -12.663 | 
     | UART_SCAN_CLK__L12_I1           | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.647 |  -12.547 | 
     | UART_SCAN_CLK__L13_I2           | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.763 |  -12.431 | 
     | UART_SCAN_CLK__L14_I0           | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   1.880 |  -12.314 | 
     | UART_SCAN_CLK__L15_I0           | A v -> Y v | CLKBUFX40M | 0.055 | 0.119 |   1.999 |  -12.195 | 
     | UART_SCAN_CLK__L16_I0           | A v -> Y ^ | CLKINVX40M | 0.043 | 0.047 |   2.046 |  -12.148 | 
     | UART_SCAN_CLK__L17_I0           | A ^ -> Y v | CLKINVX40M | 0.041 | 0.046 |   2.092 |  -12.102 | 
     | UART_SCAN_CLK__L18_I1           | A v -> Y ^ | CLKINVX16M | 0.049 | 0.046 |   2.138 |  -12.056 | 
     | CLK_DIV_RX_INST/\counter_reg[5] | CK ^       | SDFFRQX2M  | 0.049 | 0.001 |   2.139 |  -12.055 | 
     +------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin CLK_DIV_RX_INST/\counter_reg[7] /CK 
Endpoint:   CLK_DIV_RX_INST/\counter_reg[7] /D (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][7] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.139
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                21.532
- Arrival Time                  7.337
= Slack Time                   14.195
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.000 |       |  -0.000 |   14.195 | 
     | scan_clk__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.032 |   0.032 |   14.227 | 
     | scan_clk__L2_I1                 | A v -> Y v  | BUFX32M    | 0.034 | 0.098 |   0.131 |   14.326 | 
     | scan_clk__L3_I0                 | A v -> Y v  | CLKBUFX20M | 0.048 | 0.112 |   0.243 |   14.438 | 
     | scan_clk__L4_I0                 | A v -> Y v  | CLKBUFX20M | 0.045 | 0.114 |   0.357 |   14.552 | 
     | scan_clk__L5_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.113 |   0.471 |   14.666 | 
     | scan_clk__L6_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   0.585 |   14.780 | 
     | scan_clk__L7_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   0.700 |   14.895 | 
     | scan_clk__L8_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.815 |   15.010 | 
     | scan_clk__L9_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.115 |   0.929 |   15.124 | 
     | scan_clk__L10_I0                | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   1.044 |   15.239 | 
     | scan_clk__L11_I0                | A v -> Y v  | CLKBUFX20M | 0.045 | 0.114 |   1.158 |   15.353 | 
     | scan_clk__L12_I0                | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   1.272 |   15.467 | 
     | scan_clk__L13_I0                | A v -> Y ^  | CLKINVX6M  | 0.033 | 0.036 |   1.307 |   15.503 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.175 | 0.224 |   1.532 |   15.727 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v  | CLKINVX32M | 0.072 | 0.086 |   1.618 |   15.813 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v  | BUFX14M    | 0.048 | 0.122 |   1.740 |   15.935 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v  | CLKBUFX40M | 0.063 | 0.128 |   1.868 |   16.063 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v  | CLKBUFX40M | 0.056 | 0.124 |   1.993 |   16.188 | 
     | REF_SCAN_CLK__L5_I2             | A v -> Y v  | CLKBUFX40M | 0.051 | 0.120 |   2.113 |   16.308 | 
     | REF_SCAN_CLK__L6_I2             | A v -> Y ^  | CLKINVX32M | 0.051 | 0.049 |   2.162 |   16.357 | 
     | REG_FILE_INST/\regArr_reg[2][7] | CK ^ -> Q v | SDFFSQX2M  | 0.070 | 0.445 |   2.606 |   16.802 | 
     | REG_FILE_INST/U247              | A v -> Y ^  | INVXLM     | 0.368 | 0.230 |   2.837 |   17.032 | 
     | REG_FILE_INST/U248              | A ^ -> Y v  | CLKINVX12M | 0.741 | 0.479 |   3.316 |   17.511 | 
     | PRE_MUX_INST/U24                | A v -> Y ^  | INVXLM     | 0.199 | 0.265 |   3.581 |   17.776 | 
     | PRE_MUX_INST/U25                | A ^ -> Y v  | INVXLM     | 0.177 | 0.158 |   3.739 |   17.934 | 
     | PRE_MUX_INST/U17                | A v -> Y ^  | INVX2M     | 0.093 | 0.099 |   3.837 |   18.032 | 
     | PRE_MUX_INST/U14                | D ^ -> Y v  | NAND4BX1M  | 0.368 | 0.255 |   4.093 |   18.288 | 
     | PRE_MUX_INST/U12                | A v -> Y ^  | NOR3X2M    | 0.624 | 0.444 |   4.536 |   18.732 | 
     | CLK_DIV_RX_INST/U9              | B ^ -> Y ^  | OR2X2M     | 0.104 | 0.232 |   4.769 |   18.964 | 
     | CLK_DIV_RX_INST/U38             | A ^ -> Y ^  | OR2X1M     | 0.136 | 0.165 |   4.933 |   19.129 | 
     | CLK_DIV_RX_INST/U40             | A ^ -> Y ^  | OR2X1M     | 0.114 | 0.165 |   5.099 |   19.294 | 
     | CLK_DIV_RX_INST/U42             | A ^ -> Y ^  | OR2X1M     | 0.174 | 0.195 |   5.294 |   19.489 | 
     | CLK_DIV_RX_INST/U45             | C ^ -> Y v  | NOR3X1M    | 0.100 | 0.106 |   5.400 |   19.596 | 
     | CLK_DIV_RX_INST/U47             | AN v -> Y v | NAND2BX1M  | 0.130 | 0.227 |   5.627 |   19.822 | 
     | CLK_DIV_RX_INST/U57             | A v -> Y v  | CLKXOR2X2M | 0.091 | 0.181 |   5.808 |   20.003 | 
     | CLK_DIV_RX_INST/U58             | D v -> Y ^  | NOR4X1M    | 0.356 | 0.308 |   6.116 |   20.311 | 
     | CLK_DIV_RX_INST/U59             | D ^ -> Y ^  | AND4X1M    | 0.194 | 0.332 |   6.448 |   20.643 | 
     | CLK_DIV_RX_INST/U12             | B0 ^ -> Y ^ | AO21XLM    | 0.132 | 0.168 |   6.616 |   20.811 | 
     | CLK_DIV_RX_INST/U11             | B0 ^ -> Y v | OAI31X1M   | 0.101 | 0.098 |   6.714 |   20.909 | 
     | CLK_DIV_RX_INST/U10             | A v -> Y v  | AND2X2M    | 0.124 | 0.209 |   6.924 |   21.119 | 
     | CLK_DIV_RX_INST/U27             | B1 v -> Y v | AO22X1M    | 0.106 | 0.413 |   7.337 |   21.532 | 
     | CLK_DIV_RX_INST/\counter_reg[7] | D v         | SDFFRQX2M  | 0.106 | 0.000 |   7.337 |   21.532 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.195 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.034 | 0.032 |   0.032 |  -14.163 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX6M  | 0.025 | 0.029 |   0.061 |  -14.134 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M     | 0.123 | 0.177 |   0.239 |  -13.956 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.061 | 0.071 |   0.309 |  -13.886 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.062 | 0.129 |   0.439 |  -13.757 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.048 | 0.123 |   0.561 |  -13.634 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.043 | 0.113 |   0.674 |  -13.521 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.060 | 0.124 |   0.798 |  -13.397 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.088 | 0.151 |   0.949 |  -13.246 | 
     | UART_SCAN_CLK__L7_I1            | A v -> Y v | CLKBUFX20M | 0.047 | 0.128 |   1.077 |  -13.118 | 
     | UART_SCAN_CLK__L8_I1            | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.193 |  -13.002 | 
     | UART_SCAN_CLK__L9_I1            | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   1.306 |  -12.889 | 
     | UART_SCAN_CLK__L10_I1           | A v -> Y v | CLKBUFX20M | 0.043 | 0.111 |   1.417 |  -12.778 | 
     | UART_SCAN_CLK__L11_I1           | A v -> Y v | CLKBUFX20M | 0.047 | 0.114 |   1.531 |  -12.664 | 
     | UART_SCAN_CLK__L12_I1           | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.647 |  -12.548 | 
     | UART_SCAN_CLK__L13_I2           | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.763 |  -12.432 | 
     | UART_SCAN_CLK__L14_I0           | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   1.880 |  -12.315 | 
     | UART_SCAN_CLK__L15_I0           | A v -> Y v | CLKBUFX40M | 0.055 | 0.119 |   1.999 |  -12.196 | 
     | UART_SCAN_CLK__L16_I0           | A v -> Y ^ | CLKINVX40M | 0.043 | 0.047 |   2.046 |  -12.149 | 
     | UART_SCAN_CLK__L17_I0           | A ^ -> Y v | CLKINVX40M | 0.041 | 0.046 |   2.092 |  -12.103 | 
     | UART_SCAN_CLK__L18_I1           | A v -> Y ^ | CLKINVX16M | 0.049 | 0.046 |   2.138 |  -12.057 | 
     | CLK_DIV_RX_INST/\counter_reg[7] | CK ^       | SDFFRQX2M  | 0.049 | 0.001 |   2.139 |  -12.056 | 
     +------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin CLK_DIV_RX_INST/\counter_reg[3] /CK 
Endpoint:   CLK_DIV_RX_INST/\counter_reg[3] /D (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][7] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.139
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                21.532
- Arrival Time                  7.336
= Slack Time                   14.196
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.000 |       |  -0.000 |   14.196 | 
     | scan_clk__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.032 |   0.032 |   14.229 | 
     | scan_clk__L2_I1                 | A v -> Y v  | BUFX32M    | 0.034 | 0.098 |   0.131 |   14.327 | 
     | scan_clk__L3_I0                 | A v -> Y v  | CLKBUFX20M | 0.048 | 0.112 |   0.243 |   14.439 | 
     | scan_clk__L4_I0                 | A v -> Y v  | CLKBUFX20M | 0.045 | 0.114 |   0.357 |   14.554 | 
     | scan_clk__L5_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.113 |   0.471 |   14.667 | 
     | scan_clk__L6_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   0.585 |   14.782 | 
     | scan_clk__L7_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   0.700 |   14.896 | 
     | scan_clk__L8_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.815 |   15.011 | 
     | scan_clk__L9_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.115 |   0.929 |   15.126 | 
     | scan_clk__L10_I0                | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   1.044 |   15.240 | 
     | scan_clk__L11_I0                | A v -> Y v  | CLKBUFX20M | 0.045 | 0.114 |   1.158 |   15.354 | 
     | scan_clk__L12_I0                | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   1.272 |   15.468 | 
     | scan_clk__L13_I0                | A v -> Y ^  | CLKINVX6M  | 0.033 | 0.036 |   1.307 |   15.504 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.175 | 0.224 |   1.532 |   15.728 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v  | CLKINVX32M | 0.072 | 0.086 |   1.618 |   15.814 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v  | BUFX14M    | 0.048 | 0.122 |   1.740 |   15.936 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v  | CLKBUFX40M | 0.063 | 0.128 |   1.868 |   16.065 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v  | CLKBUFX40M | 0.056 | 0.124 |   1.993 |   16.189 | 
     | REF_SCAN_CLK__L5_I2             | A v -> Y v  | CLKBUFX40M | 0.051 | 0.120 |   2.113 |   16.309 | 
     | REF_SCAN_CLK__L6_I2             | A v -> Y ^  | CLKINVX32M | 0.051 | 0.049 |   2.162 |   16.358 | 
     | REG_FILE_INST/\regArr_reg[2][7] | CK ^ -> Q v | SDFFSQX2M  | 0.070 | 0.445 |   2.606 |   16.803 | 
     | REG_FILE_INST/U247              | A v -> Y ^  | INVXLM     | 0.368 | 0.230 |   2.837 |   17.033 | 
     | REG_FILE_INST/U248              | A ^ -> Y v  | CLKINVX12M | 0.741 | 0.479 |   3.316 |   17.512 | 
     | PRE_MUX_INST/U24                | A v -> Y ^  | INVXLM     | 0.199 | 0.265 |   3.581 |   17.777 | 
     | PRE_MUX_INST/U25                | A ^ -> Y v  | INVXLM     | 0.177 | 0.158 |   3.739 |   17.935 | 
     | PRE_MUX_INST/U17                | A v -> Y ^  | INVX2M     | 0.093 | 0.099 |   3.837 |   18.034 | 
     | PRE_MUX_INST/U14                | D ^ -> Y v  | NAND4BX1M  | 0.368 | 0.255 |   4.093 |   18.289 | 
     | PRE_MUX_INST/U12                | A v -> Y ^  | NOR3X2M    | 0.624 | 0.444 |   4.536 |   18.733 | 
     | CLK_DIV_RX_INST/U9              | B ^ -> Y ^  | OR2X2M     | 0.104 | 0.232 |   4.769 |   18.965 | 
     | CLK_DIV_RX_INST/U38             | A ^ -> Y ^  | OR2X1M     | 0.136 | 0.165 |   4.933 |   19.130 | 
     | CLK_DIV_RX_INST/U40             | A ^ -> Y ^  | OR2X1M     | 0.114 | 0.165 |   5.099 |   19.295 | 
     | CLK_DIV_RX_INST/U42             | A ^ -> Y ^  | OR2X1M     | 0.174 | 0.195 |   5.294 |   19.490 | 
     | CLK_DIV_RX_INST/U45             | C ^ -> Y v  | NOR3X1M    | 0.100 | 0.106 |   5.400 |   19.597 | 
     | CLK_DIV_RX_INST/U47             | AN v -> Y v | NAND2BX1M  | 0.130 | 0.227 |   5.627 |   19.823 | 
     | CLK_DIV_RX_INST/U57             | A v -> Y v  | CLKXOR2X2M | 0.091 | 0.181 |   5.808 |   20.004 | 
     | CLK_DIV_RX_INST/U58             | D v -> Y ^  | NOR4X1M    | 0.356 | 0.308 |   6.116 |   20.312 | 
     | CLK_DIV_RX_INST/U59             | D ^ -> Y ^  | AND4X1M    | 0.194 | 0.332 |   6.448 |   20.644 | 
     | CLK_DIV_RX_INST/U12             | B0 ^ -> Y ^ | AO21XLM    | 0.132 | 0.168 |   6.616 |   20.812 | 
     | CLK_DIV_RX_INST/U11             | B0 ^ -> Y v | OAI31X1M   | 0.101 | 0.098 |   6.714 |   20.911 | 
     | CLK_DIV_RX_INST/U10             | A v -> Y v  | AND2X2M    | 0.124 | 0.209 |   6.924 |   21.120 | 
     | CLK_DIV_RX_INST/U23             | B1 v -> Y v | AO22X1M    | 0.105 | 0.412 |   7.336 |   21.532 | 
     | CLK_DIV_RX_INST/\counter_reg[3] | D v         | SDFFRQX2M  | 0.105 | 0.000 |   7.336 |   21.532 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.196 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.034 | 0.032 |   0.032 |  -14.164 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX6M  | 0.025 | 0.029 |   0.061 |  -14.135 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M     | 0.123 | 0.177 |   0.239 |  -13.958 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.061 | 0.071 |   0.309 |  -13.887 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.062 | 0.129 |   0.439 |  -13.758 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.048 | 0.123 |   0.561 |  -13.635 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.043 | 0.113 |   0.674 |  -13.522 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.060 | 0.124 |   0.798 |  -13.398 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.088 | 0.151 |   0.949 |  -13.248 | 
     | UART_SCAN_CLK__L7_I1            | A v -> Y v | CLKBUFX20M | 0.047 | 0.128 |   1.077 |  -13.119 | 
     | UART_SCAN_CLK__L8_I1            | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.193 |  -13.003 | 
     | UART_SCAN_CLK__L9_I1            | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   1.306 |  -12.890 | 
     | UART_SCAN_CLK__L10_I1           | A v -> Y v | CLKBUFX20M | 0.043 | 0.111 |   1.417 |  -12.779 | 
     | UART_SCAN_CLK__L11_I1           | A v -> Y v | CLKBUFX20M | 0.047 | 0.114 |   1.531 |  -12.665 | 
     | UART_SCAN_CLK__L12_I1           | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.647 |  -12.550 | 
     | UART_SCAN_CLK__L13_I2           | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.763 |  -12.434 | 
     | UART_SCAN_CLK__L14_I0           | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   1.880 |  -12.316 | 
     | UART_SCAN_CLK__L15_I0           | A v -> Y v | CLKBUFX40M | 0.055 | 0.119 |   1.999 |  -12.197 | 
     | UART_SCAN_CLK__L16_I0           | A v -> Y ^ | CLKINVX40M | 0.043 | 0.047 |   2.046 |  -12.151 | 
     | UART_SCAN_CLK__L17_I0           | A ^ -> Y v | CLKINVX40M | 0.041 | 0.046 |   2.092 |  -12.105 | 
     | UART_SCAN_CLK__L18_I1           | A v -> Y ^ | CLKINVX16M | 0.049 | 0.046 |   2.138 |  -12.058 | 
     | CLK_DIV_RX_INST/\counter_reg[3] | CK ^       | SDFFRQX2M  | 0.049 | 0.000 |   2.139 |  -12.058 | 
     +------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[6] /D        (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.909
- Setup                         0.426
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.283
- Arrival Time                  5.844
= Slack Time                   14.439
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.439 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.034 |   0.034 |   14.473 | 
     | REF_CLK__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |   14.503 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^  | MX2X6M     | 0.175 | 0.224 |   0.288 |   14.727 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v  | CLKINVX32M | 0.072 | 0.086 |   0.374 |   14.813 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v  | BUFX14M    | 0.048 | 0.122 |   0.496 |   14.935 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v  | CLKBUFX40M | 0.063 | 0.128 |   0.624 |   15.063 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v  | CLKBUFX40M | 0.056 | 0.124 |   0.749 |   15.188 | 
     | REF_SCAN_CLK__L5_I1             | A v -> Y v  | CLKBUFX40M | 0.053 | 0.121 |   0.870 |   15.309 | 
     | REF_SCAN_CLK__L6_I1             | A v -> Y ^  | CLKINVX32M | 0.049 | 0.051 |   0.921 |   15.360 | 
     | REG_FILE_INST/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.648 | 0.686 |   1.607 |   16.046 | 
     | ALU_INST/mult_44/U39            | A ^ -> Y v  | INVX2M     | 0.242 | 0.248 |   1.855 |   16.294 | 
     | ALU_INST/mult_44/U109           | B v -> Y ^  | NOR2X1M    | 0.275 | 0.230 |   2.085 |   16.524 | 
     | ALU_INST/mult_44/U8             | B ^ -> Y ^  | AND2X2M    | 0.079 | 0.171 |   2.256 |   16.695 | 
     | ALU_INST/mult_44/S1_2_0         | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.547 |   2.803 |   17.242 | 
     | ALU_INST/mult_44/S1_3_0         | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.559 |   3.363 |   17.802 | 
     | ALU_INST/mult_44/S1_4_0         | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.560 |   3.923 |   18.362 | 
     | ALU_INST/mult_44/S1_5_0         | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.560 |   4.483 |   18.922 | 
     | ALU_INST/mult_44/S1_6_0         | B ^ -> S v  | ADDFX2M    | 0.137 | 0.564 |   5.047 |   19.486 | 
     | ALU_INST/mult_44/FS_1/U13       | A v -> Y v  | BUFX2M     | 0.053 | 0.155 |   5.202 |   19.641 | 
     | ALU_INST/U59                    | A0 v -> Y ^ | AOI222X1M  | 0.826 | 0.448 |   5.650 |   20.089 | 
     | ALU_INST/U56                    | A1 ^ -> Y v | AOI31X2M   | 0.202 | 0.194 |   5.844 |   20.283 | 
     | ALU_INST/\ALU_OUT_reg[6]        | D v         | SDFFRQX2M  | 0.202 | 0.000 |   5.844 |   20.283 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |               |             |       |       |  Time   |   Time   | 
     |------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^     |             | 0.000 |       |   0.000 |  -14.439 | 
     | REF_CLK__L1_I0               | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.034 |   0.034 |  -14.405 | 
     | REF_CLK__L2_I0               | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |  -14.375 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^    | MX2X6M      | 0.175 | 0.224 |   0.288 |  -14.151 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v    | CLKINVX32M  | 0.072 | 0.086 |   0.374 |  -14.065 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.042 | 0.048 |   0.422 |  -14.017 | 
     | REF_SCAN_CLK__L3_I0          | A ^ -> Y v    | CLKINVX24M  | 0.046 | 0.052 |   0.474 |  -13.965 | 
     | REF_SCAN_CLK__L4_I0          | A v -> Y ^    | CLKINVX32M  | 0.023 | 0.032 |   0.506 |  -13.933 | 
     | CLK_GATE_INST/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.093 | 0.137 |   0.643 |  -13.796 | 
     | CLK_GATE_INST                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |  -13.796 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v    | CLKINVX6M   | 0.054 | 0.062 |   0.705 |  -13.734 | 
     | CLK_ALU__L2_I0               | A v -> Y v    | CLKBUFX12M  | 0.090 | 0.148 |   0.852 |  -13.587 | 
     | CLK_ALU__L3_I0               | A v -> Y ^    | CLKINVX32M  | 0.052 | 0.056 |   0.908 |  -13.531 | 
     | ALU_INST/\ALU_OUT_reg[6]     | CK ^          | SDFFRQX2M   | 0.052 | 0.001 |   0.909 |  -13.530 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin CLK_DIV_RX_INST/flag_reg/CK 
Endpoint:   CLK_DIV_RX_INST/flag_reg/D         (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][7] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.139
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                21.532
- Arrival Time                  6.995
= Slack Time                   14.537
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^   |            | 0.000 |       |   0.000 |   14.537 | 
     | scan_clk__L1_I0                 | A ^ -> Y v   | CLKINVX40M | 0.034 | 0.032 |   0.032 |   14.570 | 
     | scan_clk__L2_I1                 | A v -> Y v   | BUFX32M    | 0.034 | 0.098 |   0.131 |   14.668 | 
     | scan_clk__L3_I0                 | A v -> Y v   | CLKBUFX20M | 0.048 | 0.112 |   0.243 |   14.781 | 
     | scan_clk__L4_I0                 | A v -> Y v   | CLKBUFX20M | 0.045 | 0.114 |   0.357 |   14.895 | 
     | scan_clk__L5_I0                 | A v -> Y v   | CLKBUFX20M | 0.046 | 0.113 |   0.471 |   15.008 | 
     | scan_clk__L6_I0                 | A v -> Y v   | CLKBUFX20M | 0.046 | 0.114 |   0.585 |   15.123 | 
     | scan_clk__L7_I0                 | A v -> Y v   | CLKBUFX20M | 0.046 | 0.114 |   0.700 |   15.237 | 
     | scan_clk__L8_I0                 | A v -> Y v   | CLKBUFX20M | 0.047 | 0.115 |   0.815 |   15.352 | 
     | scan_clk__L9_I0                 | A v -> Y v   | CLKBUFX20M | 0.046 | 0.115 |   0.929 |   15.467 | 
     | scan_clk__L10_I0                | A v -> Y v   | CLKBUFX20M | 0.047 | 0.115 |   1.044 |   15.581 | 
     | scan_clk__L11_I0                | A v -> Y v   | CLKBUFX20M | 0.045 | 0.114 |   1.158 |   15.695 | 
     | scan_clk__L12_I0                | A v -> Y v   | CLKBUFX20M | 0.046 | 0.114 |   1.272 |   15.809 | 
     | scan_clk__L13_I0                | A v -> Y ^   | CLKINVX6M  | 0.033 | 0.036 |   1.307 |   15.845 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^   | MX2X6M     | 0.175 | 0.224 |   1.532 |   16.069 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX32M | 0.072 | 0.086 |   1.618 |   16.155 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v   | BUFX14M    | 0.048 | 0.122 |   1.740 |   16.277 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v   | CLKBUFX40M | 0.063 | 0.128 |   1.868 |   16.406 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v   | CLKBUFX40M | 0.056 | 0.124 |   1.993 |   16.530 | 
     | REF_SCAN_CLK__L5_I2             | A v -> Y v   | CLKBUFX40M | 0.051 | 0.120 |   2.113 |   16.650 | 
     | REF_SCAN_CLK__L6_I2             | A v -> Y ^   | CLKINVX32M | 0.051 | 0.049 |   2.162 |   16.699 | 
     | REG_FILE_INST/\regArr_reg[2][7] | CK ^ -> Q v  | SDFFSQX2M  | 0.070 | 0.445 |   2.606 |   17.144 | 
     | REG_FILE_INST/U247              | A v -> Y ^   | INVXLM     | 0.368 | 0.230 |   2.837 |   17.374 | 
     | REG_FILE_INST/U248              | A ^ -> Y v   | CLKINVX12M | 0.741 | 0.479 |   3.316 |   17.853 | 
     | PRE_MUX_INST/U24                | A v -> Y ^   | INVXLM     | 0.199 | 0.265 |   3.581 |   18.118 | 
     | PRE_MUX_INST/U25                | A ^ -> Y v   | INVXLM     | 0.177 | 0.158 |   3.739 |   18.276 | 
     | PRE_MUX_INST/U17                | A v -> Y ^   | INVX2M     | 0.093 | 0.099 |   3.837 |   18.375 | 
     | PRE_MUX_INST/U14                | D ^ -> Y v   | NAND4BX1M  | 0.368 | 0.255 |   4.093 |   18.630 | 
     | PRE_MUX_INST/U12                | A v -> Y ^   | NOR3X2M    | 0.624 | 0.444 |   4.536 |   19.074 | 
     | CLK_DIV_RX_INST/U9              | B ^ -> Y ^   | OR2X2M     | 0.104 | 0.232 |   4.769 |   19.306 | 
     | CLK_DIV_RX_INST/U38             | A ^ -> Y ^   | OR2X1M     | 0.136 | 0.165 |   4.933 |   19.471 | 
     | CLK_DIV_RX_INST/U40             | A ^ -> Y ^   | OR2X1M     | 0.114 | 0.165 |   5.099 |   19.636 | 
     | CLK_DIV_RX_INST/U42             | A ^ -> Y ^   | OR2X1M     | 0.174 | 0.195 |   5.294 |   19.831 | 
     | CLK_DIV_RX_INST/U45             | C ^ -> Y v   | NOR3X1M    | 0.100 | 0.106 |   5.401 |   19.938 | 
     | CLK_DIV_RX_INST/U47             | AN v -> Y v  | NAND2BX1M  | 0.130 | 0.227 |   5.627 |   20.165 | 
     | CLK_DIV_RX_INST/U57             | A v -> Y v   | CLKXOR2X2M | 0.091 | 0.181 |   5.808 |   20.345 | 
     | CLK_DIV_RX_INST/U58             | D v -> Y ^   | NOR4X1M    | 0.356 | 0.308 |   6.116 |   20.653 | 
     | CLK_DIV_RX_INST/U59             | D ^ -> Y ^   | AND4X1M    | 0.194 | 0.332 |   6.448 |   20.985 | 
     | CLK_DIV_RX_INST/U7              | A1N ^ -> Y ^ | OAI2B1X2M  | 0.210 | 0.249 |   6.697 |   21.235 | 
     | CLK_DIV_RX_INST/U6              | B ^ -> Y v   | NAND2X2M   | 0.097 | 0.105 |   6.802 |   21.339 | 
     | CLK_DIV_RX_INST/U3              | A v -> Y ^   | INVX2M     | 0.090 | 0.084 |   6.886 |   21.423 | 
     | CLK_DIV_RX_INST/U8              | B0 ^ -> Y v  | OAI22X1M   | 0.105 | 0.109 |   6.995 |   21.532 | 
     | CLK_DIV_RX_INST/flag_reg        | D v          | SDFFRQX2M  | 0.105 | 0.000 |   6.995 |   21.532 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.537 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.034 | 0.032 |   0.032 |  -14.505 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX6M  | 0.025 | 0.029 |   0.061 |  -14.476 | 
     | U1_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.123 | 0.177 |   0.239 |  -14.299 | 
     | UART_SCAN_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M  | 0.061 | 0.071 |   0.309 |  -14.228 | 
     | UART_SCAN_CLK__L2_I0     | A v -> Y v | CLKBUFX24M | 0.062 | 0.129 |   0.439 |  -14.099 | 
     | UART_SCAN_CLK__L3_I0     | A v -> Y v | CLKBUFX20M | 0.048 | 0.123 |   0.561 |  -13.976 | 
     | UART_SCAN_CLK__L4_I0     | A v -> Y v | CLKBUFX20M | 0.043 | 0.113 |   0.674 |  -13.863 | 
     | UART_SCAN_CLK__L5_I0     | A v -> Y v | CLKBUFX20M | 0.060 | 0.124 |   0.798 |  -13.739 | 
     | UART_SCAN_CLK__L6_I1     | A v -> Y v | CLKBUFX20M | 0.088 | 0.151 |   0.949 |  -13.589 | 
     | UART_SCAN_CLK__L7_I1     | A v -> Y v | CLKBUFX20M | 0.047 | 0.128 |   1.077 |  -13.460 | 
     | UART_SCAN_CLK__L8_I1     | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.193 |  -13.345 | 
     | UART_SCAN_CLK__L9_I1     | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   1.306 |  -13.231 | 
     | UART_SCAN_CLK__L10_I1    | A v -> Y v | CLKBUFX20M | 0.043 | 0.111 |   1.417 |  -13.120 | 
     | UART_SCAN_CLK__L11_I1    | A v -> Y v | CLKBUFX20M | 0.047 | 0.114 |   1.531 |  -13.006 | 
     | UART_SCAN_CLK__L12_I1    | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.647 |  -12.891 | 
     | UART_SCAN_CLK__L13_I2    | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.763 |  -12.775 | 
     | UART_SCAN_CLK__L14_I0    | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   1.880 |  -12.657 | 
     | UART_SCAN_CLK__L15_I0    | A v -> Y v | CLKBUFX40M | 0.055 | 0.119 |   1.999 |  -12.538 | 
     | UART_SCAN_CLK__L16_I0    | A v -> Y ^ | CLKINVX40M | 0.043 | 0.047 |   2.046 |  -12.492 | 
     | UART_SCAN_CLK__L17_I0    | A ^ -> Y v | CLKINVX40M | 0.041 | 0.046 |   2.092 |  -12.446 | 
     | UART_SCAN_CLK__L18_I1    | A v -> Y ^ | CLKINVX16M | 0.049 | 0.046 |   2.138 |  -12.399 | 
     | CLK_DIV_RX_INST/flag_reg | CK ^       | SDFFRQX2M  | 0.049 | 0.001 |   2.139 |  -12.399 | 
     +-----------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[5] /D        (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[1][5] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.909
- Setup                         0.424
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.285
- Arrival Time                  5.702
= Slack Time                   14.583
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.583 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.034 |   0.034 |   14.617 | 
     | REF_CLK__L2_I0                            | A v -> Y ^   | CLKINVX40M | 0.021 | 0.030 |   0.064 |   14.647 | 
     | U0_mux2X1/U1                              | A ^ -> Y ^   | MX2X6M     | 0.175 | 0.224 |   0.288 |   14.871 | 
     | REF_SCAN_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX32M | 0.072 | 0.086 |   0.374 |   14.957 | 
     | REF_SCAN_CLK__L2_I1                       | A v -> Y v   | BUFX14M    | 0.048 | 0.122 |   0.496 |   15.079 | 
     | REF_SCAN_CLK__L3_I1                       | A v -> Y v   | CLKBUFX40M | 0.063 | 0.128 |   0.624 |   15.207 | 
     | REF_SCAN_CLK__L4_I1                       | A v -> Y v   | CLKBUFX40M | 0.056 | 0.124 |   0.749 |   15.332 | 
     | REF_SCAN_CLK__L5_I2                       | A v -> Y v   | CLKBUFX40M | 0.051 | 0.120 |   0.869 |   15.452 | 
     | REF_SCAN_CLK__L6_I2                       | A v -> Y ^   | CLKINVX32M | 0.051 | 0.049 |   0.918 |   15.501 | 
     | REG_FILE_INST/\regArr_reg[1][5]           | CK ^ -> Q ^  | SDFFRQX2M  | 0.597 | 0.662 |   1.580 |   16.163 | 
     | ALU_INST/div_47/U32                       | A ^ -> Y v   | INVX2M     | 0.194 | 0.194 |   1.773 |   16.356 | 
     | ALU_INST/div_47/U67                       | C v -> Y v   | AND3X1M    | 0.100 | 0.298 |   2.071 |   16.654 | 
     | ALU_INST/div_47/U65                       | A v -> Y v   | AND2X1M    | 0.113 | 0.212 |   2.283 |   16.866 | 
     | ALU_INST/div_47/U62                       | B v -> Y v   | AND4X1M    | 0.155 | 0.310 |   2.593 |   17.176 | 
     | ALU_INST/div_47/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.130 | 0.255 |   2.848 |   17.431 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.111 | 0.481 |   3.329 |   17.912 | 
     | ALU_INST/div_47/U63                       | C ^ -> Y ^   | AND3X1M    | 0.241 | 0.300 |   3.629 |   18.212 | 
     | ALU_INST/div_47/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.135 | 0.282 |   3.912 |   18.495 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.130 | 0.469 |   4.381 |   18.964 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.116 | 0.316 |   4.697 |   19.280 | 
     | ALU_INST/div_47/U64                       | A v -> Y v   | AND2X1M    | 0.207 | 0.283 |   4.980 |   19.563 | 
     | ALU_INST/U55                              | C0 v -> Y ^  | AOI222X1M  | 0.644 | 0.528 |   5.508 |   20.091 | 
     | ALU_INST/U52                              | A1 ^ -> Y v  | AOI31X2M   | 0.192 | 0.194 |   5.702 |   20.285 | 
     | ALU_INST/\ALU_OUT_reg[5]                  | D v          | SDFFRQX2M  | 0.192 | 0.000 |   5.702 |   20.285 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |               |             |       |       |  Time   |   Time   | 
     |------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^     |             | 0.000 |       |   0.000 |  -14.583 | 
     | REF_CLK__L1_I0               | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.034 |   0.034 |  -14.549 | 
     | REF_CLK__L2_I0               | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |  -14.519 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^    | MX2X6M      | 0.175 | 0.224 |   0.288 |  -14.295 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v    | CLKINVX32M  | 0.072 | 0.086 |   0.374 |  -14.209 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.042 | 0.048 |   0.422 |  -14.161 | 
     | REF_SCAN_CLK__L3_I0          | A ^ -> Y v    | CLKINVX24M  | 0.046 | 0.052 |   0.474 |  -14.109 | 
     | REF_SCAN_CLK__L4_I0          | A v -> Y ^    | CLKINVX32M  | 0.023 | 0.032 |   0.506 |  -14.077 | 
     | CLK_GATE_INST/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.093 | 0.137 |   0.643 |  -13.940 | 
     | CLK_GATE_INST                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |  -13.940 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v    | CLKINVX6M   | 0.054 | 0.062 |   0.705 |  -13.878 | 
     | CLK_ALU__L2_I0               | A v -> Y v    | CLKBUFX12M  | 0.090 | 0.148 |   0.852 |  -13.731 | 
     | CLK_ALU__L3_I0               | A v -> Y ^    | CLKINVX32M  | 0.052 | 0.056 |   0.908 |  -13.675 | 
     | ALU_INST/\ALU_OUT_reg[5]     | CK ^          | SDFFRQX2M   | 0.052 | 0.001 |   0.909 |  -13.674 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin CLK_DIV_TX_INST/reg_div_clk_reg/CK 
Endpoint:   CLK_DIV_TX_INST/reg_div_clk_reg/D  (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[3][1] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.078
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.467
- Arrival Time                  5.855
= Slack Time                   14.613
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^   |            | 0.000 |       |   0.000 |   14.612 | 
     | scan_clk__L1_I0                 | A ^ -> Y v   | CLKINVX40M | 0.034 | 0.032 |   0.032 |   14.645 | 
     | scan_clk__L2_I1                 | A v -> Y v   | BUFX32M    | 0.034 | 0.098 |   0.131 |   14.743 | 
     | scan_clk__L3_I0                 | A v -> Y v   | CLKBUFX20M | 0.048 | 0.112 |   0.243 |   14.856 | 
     | scan_clk__L4_I0                 | A v -> Y v   | CLKBUFX20M | 0.045 | 0.114 |   0.357 |   14.970 | 
     | scan_clk__L5_I0                 | A v -> Y v   | CLKBUFX20M | 0.046 | 0.113 |   0.471 |   15.083 | 
     | scan_clk__L6_I0                 | A v -> Y v   | CLKBUFX20M | 0.046 | 0.114 |   0.585 |   15.198 | 
     | scan_clk__L7_I0                 | A v -> Y v   | CLKBUFX20M | 0.046 | 0.114 |   0.700 |   15.312 | 
     | scan_clk__L8_I0                 | A v -> Y v   | CLKBUFX20M | 0.047 | 0.115 |   0.815 |   15.427 | 
     | scan_clk__L9_I0                 | A v -> Y v   | CLKBUFX20M | 0.046 | 0.115 |   0.929 |   15.542 | 
     | scan_clk__L10_I0                | A v -> Y v   | CLKBUFX20M | 0.047 | 0.115 |   1.044 |   15.656 | 
     | scan_clk__L11_I0                | A v -> Y v   | CLKBUFX20M | 0.045 | 0.114 |   1.158 |   15.770 | 
     | scan_clk__L12_I0                | A v -> Y v   | CLKBUFX20M | 0.046 | 0.114 |   1.272 |   15.884 | 
     | scan_clk__L13_I0                | A v -> Y ^   | CLKINVX6M  | 0.033 | 0.036 |   1.307 |   15.920 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^   | MX2X6M     | 0.175 | 0.224 |   1.532 |   16.144 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX32M | 0.072 | 0.086 |   1.618 |   16.230 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v   | BUFX14M    | 0.048 | 0.122 |   1.740 |   16.352 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v   | CLKBUFX40M | 0.063 | 0.128 |   1.868 |   16.481 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v   | CLKBUFX40M | 0.056 | 0.124 |   1.993 |   16.605 | 
     | REF_SCAN_CLK__L5_I2             | A v -> Y v   | CLKBUFX40M | 0.051 | 0.120 |   2.113 |   16.726 | 
     | REF_SCAN_CLK__L6_I2             | A v -> Y ^   | CLKINVX32M | 0.051 | 0.049 |   2.162 |   16.774 | 
     | REG_FILE_INST/\regArr_reg[3][1] | CK ^ -> Q v  | SDFFRQX2M  | 0.192 | 0.541 |   2.702 |   17.315 | 
     | CLK_DIV_TX_INST/U13             | B v -> Y v   | OR2X2M     | 0.078 | 0.227 |   2.929 |   17.542 | 
     | CLK_DIV_TX_INST/U37             | A v -> Y v   | OR2X1M     | 0.114 | 0.251 |   3.180 |   17.793 | 
     | CLK_DIV_TX_INST/U39             | A v -> Y v   | OR2X1M     | 0.117 | 0.262 |   3.442 |   18.055 | 
     | CLK_DIV_TX_INST/U41             | A v -> Y v   | OR2X1M     | 0.148 | 0.290 |   3.732 |   18.345 | 
     | CLK_DIV_TX_INST/U44             | C v -> Y ^   | NOR3X1M    | 0.438 | 0.334 |   4.066 |   18.679 | 
     | CLK_DIV_TX_INST/U46             | AN ^ -> Y ^  | NAND2BX1M  | 0.123 | 0.196 |   4.262 |   18.875 | 
     | CLK_DIV_TX_INST/U56             | A ^ -> Y v   | CLKXOR2X2M | 0.093 | 0.221 |   4.483 |   19.095 | 
     | CLK_DIV_TX_INST/U57             | D v -> Y ^   | NOR4X1M    | 0.327 | 0.292 |   4.775 |   19.387 | 
     | CLK_DIV_TX_INST/U58             | D ^ -> Y ^   | AND4X1M    | 0.186 | 0.323 |   5.098 |   19.710 | 
     | CLK_DIV_TX_INST/U7              | A1N ^ -> Y ^ | OAI2B1X2M  | 0.232 | 0.260 |   5.358 |   19.970 | 
     | CLK_DIV_TX_INST/U6              | B ^ -> Y v   | NAND2X2M   | 0.105 | 0.112 |   5.470 |   20.082 | 
     | CLK_DIV_TX_INST/U3              | A v -> Y ^   | INVX2M     | 0.090 | 0.086 |   5.555 |   20.168 | 
     | CLK_DIV_TX_INST/U12             | B0 ^ -> Y v  | AOI31X2M   | 0.130 | 0.052 |   5.608 |   20.220 | 
     | CLK_DIV_TX_INST/U10             | A0N v -> Y v | OAI2BB2X1M | 0.104 | 0.247 |   5.855 |   20.467 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg | D v          | SDFFRQX2M  | 0.104 | 0.000 |   5.855 |   20.467 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.613 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.034 | 0.032 |   0.032 |  -14.580 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX6M  | 0.025 | 0.029 |   0.061 |  -14.551 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M     | 0.123 | 0.177 |   0.239 |  -14.374 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.061 | 0.071 |   0.309 |  -14.303 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.062 | 0.129 |   0.439 |  -14.174 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.048 | 0.123 |   0.561 |  -14.051 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.043 | 0.113 |   0.674 |  -13.938 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.060 | 0.124 |   0.798 |  -13.814 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.088 | 0.151 |   0.949 |  -13.664 | 
     | UART_SCAN_CLK__L7_I2            | A v -> Y ^ | CLKINVX40M | 0.049 | 0.055 |   1.004 |  -13.608 | 
     | UART_SCAN_CLK__L8_I2            | A ^ -> Y v | CLKINVX40M | 0.038 | 0.046 |   1.050 |  -13.562 | 
     | UART_SCAN_CLK__L9_I3            | A v -> Y ^ | CLKINVX16M | 0.020 | 0.028 |   1.078 |  -13.534 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg | CK ^       | SDFFRQX2M  | 0.020 | 0.000 |   1.078 |  -13.534 | 
     +------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 
'ALU_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.266
- Setup                         0.369
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.697
- Arrival Time                  5.054
= Slack Time                   14.644
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.644 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.885 |   0.885 |   15.529 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.844 |   1.729 |   16.372 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.258 | 0.934 |   2.663 |   17.306 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.085 | 0.753 |   3.415 |   18.059 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.022 | 0.852 |   4.268 |   18.911 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 0.955 | 0.706 |   4.973 |   19.617 | 
     | ALU_INST/\ALU_OUT_reg[12]  | RN ^       | SDFFRQX2M | 1.010 | 0.080 |   5.054 |   19.697 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.093 |       |   0.000 |  -14.644 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.643 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.054 | 0.062 |   0.062 |  -14.582 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.148 |   0.209 |  -14.434 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.052 | 0.056 |   0.265 |  -14.378 | 
     | ALU_INST/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M  | 0.052 | 0.001 |   0.266 |  -14.378 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 
'ALU_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.266
- Setup                         0.369
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.697
- Arrival Time                  5.054
= Slack Time                   14.644
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.644 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.885 |   0.885 |   15.529 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.844 |   1.729 |   16.372 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.258 | 0.934 |   2.663 |   17.306 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.085 | 0.753 |   3.415 |   18.059 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.022 | 0.852 |   4.268 |   18.911 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 0.955 | 0.706 |   4.973 |   19.617 | 
     | ALU_INST/\ALU_OUT_reg[10]  | RN ^       | SDFFRQX2M | 1.010 | 0.080 |   5.054 |   19.697 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.093 |       |   0.000 |  -14.644 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.643 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.054 | 0.062 |   0.062 |  -14.582 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.148 |   0.209 |  -14.434 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.052 | 0.056 |   0.265 |  -14.378 | 
     | ALU_INST/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M  | 0.052 | 0.001 |   0.266 |  -14.378 | 
     +----------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 
'ALU_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.266
- Setup                         0.369
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.697
- Arrival Time                  5.053
= Slack Time                   14.644
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.644 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.885 |   0.885 |   15.529 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.844 |   1.729 |   16.373 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.258 | 0.934 |   2.663 |   17.307 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.085 | 0.753 |   3.415 |   18.059 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.022 | 0.852 |   4.268 |   18.912 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 0.955 | 0.706 |   4.973 |   19.617 | 
     | ALU_INST/\ALU_OUT_reg[11]  | RN ^       | SDFFRQX2M | 1.010 | 0.080 |   5.053 |   19.697 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.093 |       |   0.000 |  -14.644 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.644 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.054 | 0.062 |   0.062 |  -14.582 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.148 |   0.209 |  -14.435 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.052 | 0.056 |   0.265 |  -14.379 | 
     | ALU_INST/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M  | 0.052 | 0.001 |   0.266 |  -14.378 | 
     +----------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 
'ALU_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.266
- Setup                         0.369
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.697
- Arrival Time                  5.053
= Slack Time                   14.644
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.644 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.885 |   0.885 |   15.529 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.844 |   1.729 |   16.373 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.258 | 0.934 |   2.663 |   17.307 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.085 | 0.753 |   3.415 |   18.060 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.022 | 0.852 |   4.268 |   18.912 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 0.955 | 0.706 |   4.973 |   19.618 | 
     | ALU_INST/\ALU_OUT_reg[13]  | RN ^       | SDFFRQX2M | 1.010 | 0.080 |   5.053 |   19.697 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.093 |       |   0.000 |  -14.644 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.644 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.054 | 0.062 |   0.062 |  -14.583 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.148 |   0.209 |  -14.435 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.052 | 0.056 |   0.265 |  -14.379 | 
     | ALU_INST/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M  | 0.052 | 0.001 |   0.266 |  -14.378 | 
     +----------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 
'ALU_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.266
- Setup                         0.369
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.697
- Arrival Time                  5.053
= Slack Time                   14.645
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.645 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.885 |   0.885 |   15.530 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.844 |   1.729 |   16.373 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.258 | 0.934 |   2.663 |   17.307 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.085 | 0.753 |   3.415 |   18.060 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.022 | 0.852 |   4.268 |   18.912 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 0.955 | 0.706 |   4.973 |   19.618 | 
     | ALU_INST/\ALU_OUT_reg[14]  | RN ^       | SDFFRQX2M | 1.010 | 0.079 |   5.053 |   19.697 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.093 |       |   0.000 |  -14.645 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.644 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.054 | 0.062 |   0.062 |  -14.583 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.148 |   0.209 |  -14.435 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.052 | 0.056 |   0.265 |  -14.379 | 
     | ALU_INST/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M  | 0.052 | 0.001 |   0.266 |  -14.378 | 
     +----------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 
'ALU_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.266
- Setup                         0.369
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.697
- Arrival Time                  5.052
= Slack Time                   14.645
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.645 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.885 |   0.885 |   15.530 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.844 |   1.729 |   16.373 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.258 | 0.934 |   2.663 |   17.307 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.085 | 0.753 |   3.415 |   18.060 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.022 | 0.852 |   4.268 |   18.913 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 0.955 | 0.706 |   4.973 |   19.618 | 
     | ALU_INST/\ALU_OUT_reg[15]  | RN ^       | SDFFRQX2M | 1.010 | 0.079 |   5.052 |   19.697 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.093 |       |   0.000 |  -14.645 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.645 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.054 | 0.062 |   0.062 |  -14.583 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.148 |   0.209 |  -14.436 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.052 | 0.056 |   0.265 |  -14.380 | 
     | ALU_INST/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M  | 0.052 | 0.001 |   0.266 |  -14.379 | 
     +----------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin ALU_INST/OUT_VALID_reg/CK 
Endpoint:   ALU_INST/OUT_VALID_reg/RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.266
- Setup                         0.369
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.697
- Arrival Time                  5.051
= Slack Time                   14.646
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.646 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.885 |   0.885 |   15.531 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.844 |   1.729 |   16.375 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.258 | 0.934 |   2.663 |   17.309 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.085 | 0.753 |   3.415 |   18.062 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.022 | 0.852 |   4.268 |   18.914 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 0.955 | 0.706 |   4.973 |   19.620 | 
     | ALU_INST/OUT_VALID_reg     | RN ^       | SDFFRQX2M | 1.009 | 0.078 |   5.051 |   19.697 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.093 |       |   0.000 |  -14.646 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.646 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.054 | 0.062 |   0.062 |  -14.585 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.148 |   0.209 |  -14.437 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.052 | 0.056 |   0.265 |  -14.381 | 
     | ALU_INST/OUT_VALID_reg       | CK ^        | SDFFRQX2M  | 0.052 | 0.001 |   0.266 |  -14.380 | 
     +----------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.266
- Setup                         0.369
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.697
- Arrival Time                  5.049
= Slack Time                   14.648
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.648 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.885 |   0.885 |   15.533 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.844 |   1.729 |   16.377 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.258 | 0.934 |   2.663 |   17.311 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.085 | 0.753 |   3.415 |   18.064 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.022 | 0.852 |   4.268 |   18.916 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 0.955 | 0.706 |   4.973 |   19.621 | 
     | ALU_INST/\ALU_OUT_reg[7]   | RN ^       | SDFFRQX2M | 1.007 | 0.076 |   5.049 |   19.697 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.093 |       |   0.000 |  -14.648 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.648 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.054 | 0.062 |   0.062 |  -14.586 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.148 |   0.209 |  -14.439 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.052 | 0.056 |   0.265 |  -14.383 | 
     | ALU_INST/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M  | 0.052 | 0.001 |   0.266 |  -14.382 | 
     +----------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.265
- Setup                         0.368
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.697
- Arrival Time                  5.049
= Slack Time                   14.648
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.648 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.885 |   0.885 |   15.533 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.844 |   1.729 |   16.377 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.258 | 0.934 |   2.663 |   17.311 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.085 | 0.753 |   3.415 |   18.064 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.022 | 0.852 |   4.268 |   18.916 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 0.955 | 0.706 |   4.973 |   19.622 | 
     | ALU_INST/\ALU_OUT_reg[4]   | RN ^       | SDFFRQX2M | 1.006 | 0.075 |   5.049 |   19.697 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.093 |       |   0.000 |  -14.648 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.648 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.054 | 0.062 |   0.062 |  -14.587 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.148 |   0.209 |  -14.439 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.052 | 0.056 |   0.265 |  -14.383 | 
     | ALU_INST/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M  | 0.052 | 0.000 |   0.266 |  -14.383 | 
     +----------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.266
- Setup                         0.368
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.697
- Arrival Time                  5.048
= Slack Time                   14.649
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.649 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.885 |   0.885 |   15.534 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.844 |   1.729 |   16.378 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.258 | 0.934 |   2.663 |   17.312 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.085 | 0.753 |   3.415 |   18.064 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.022 | 0.852 |   4.268 |   18.917 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 0.955 | 0.706 |   4.973 |   19.622 | 
     | ALU_INST/\ALU_OUT_reg[6]   | RN ^       | SDFFRQX2M | 1.006 | 0.075 |   5.048 |   19.697 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.093 |       |   0.000 |  -14.649 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.649 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.054 | 0.062 |   0.062 |  -14.587 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.148 |   0.209 |  -14.440 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.052 | 0.056 |   0.265 |  -14.384 | 
     | ALU_INST/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M  | 0.052 | 0.001 |   0.266 |  -14.383 | 
     +----------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.266
- Setup                         0.368
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.698
- Arrival Time                  5.049
= Slack Time                   14.649
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.649 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.885 |   0.885 |   15.534 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.844 |   1.729 |   16.378 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.258 | 0.934 |   2.663 |   17.312 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.085 | 0.753 |   3.415 |   18.064 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.022 | 0.852 |   4.268 |   18.917 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 0.955 | 0.706 |   4.973 |   19.622 | 
     | ALU_INST/\ALU_OUT_reg[8]   | RN ^       | SDFFRQX2M | 1.006 | 0.075 |   5.049 |   19.698 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.093 |       |   0.000 |  -14.649 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.649 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.054 | 0.062 |   0.062 |  -14.587 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.148 |   0.209 |  -14.440 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.052 | 0.056 |   0.265 |  -14.384 | 
     | ALU_INST/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M  | 0.052 | 0.001 |   0.266 |  -14.383 | 
     +----------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.266
- Setup                         0.368
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.698
- Arrival Time                  5.049
= Slack Time                   14.649
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.649 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.885 |   0.885 |   15.534 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.844 |   1.729 |   16.378 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.258 | 0.934 |   2.663 |   17.312 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.085 | 0.753 |   3.415 |   18.064 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.022 | 0.852 |   4.268 |   18.917 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 0.955 | 0.706 |   4.973 |   19.622 | 
     | ALU_INST/\ALU_OUT_reg[9]   | RN ^       | SDFFRQX2M | 1.006 | 0.075 |   5.049 |   19.698 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.093 |       |   0.000 |  -14.649 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.649 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.054 | 0.062 |   0.062 |  -14.587 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.148 |   0.209 |  -14.440 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.052 | 0.056 |   0.265 |  -14.384 | 
     | ALU_INST/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M  | 0.052 | 0.001 |   0.266 |  -14.383 | 
     +----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.266
- Setup                         0.368
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.697
- Arrival Time                  5.048
= Slack Time                   14.650
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.650 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.885 |   0.885 |   15.535 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.844 |   1.729 |   16.378 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.258 | 0.934 |   2.663 |   17.312 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.085 | 0.753 |   3.415 |   18.065 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.022 | 0.852 |   4.268 |   18.918 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 0.955 | 0.706 |   4.973 |   19.623 | 
     | ALU_INST/\ALU_OUT_reg[5]   | RN ^       | SDFFRQX2M | 1.005 | 0.074 |   5.048 |   19.697 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.093 |       |   0.000 |  -14.650 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.649 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.054 | 0.062 |   0.062 |  -14.588 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.148 |   0.209 |  -14.441 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.052 | 0.056 |   0.265 |  -14.384 | 
     | ALU_INST/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M  | 0.052 | 0.001 |   0.266 |  -14.384 | 
     +----------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.266
- Setup                         0.368
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.697
- Arrival Time                  5.046
= Slack Time                   14.652
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.652 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.885 |   0.885 |   15.537 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.844 |   1.729 |   16.380 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.258 | 0.934 |   2.663 |   17.314 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.085 | 0.753 |   3.415 |   18.067 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.022 | 0.852 |   4.268 |   18.920 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 0.955 | 0.706 |   4.973 |   19.625 | 
     | ALU_INST/\ALU_OUT_reg[1]   | RN ^       | SDFFRQX2M | 1.003 | 0.072 |   5.046 |   19.697 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.093 |       |   0.000 |  -14.652 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.651 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.054 | 0.062 |   0.062 |  -14.590 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.148 |   0.209 |  -14.443 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.052 | 0.056 |   0.265 |  -14.386 | 
     | ALU_INST/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX2M  | 0.052 | 0.001 |   0.266 |  -14.386 | 
     +----------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.266
- Setup                         0.368
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.698
- Arrival Time                  5.042
= Slack Time                   14.655
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.655 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.885 |   0.885 |   15.540 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.844 |   1.729 |   16.384 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.258 | 0.934 |   2.663 |   17.318 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.085 | 0.753 |   3.415 |   18.071 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.022 | 0.852 |   4.268 |   18.923 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 0.955 | 0.706 |   4.973 |   19.629 | 
     | ALU_INST/\ALU_OUT_reg[0]   | RN ^       | SDFFRQX2M | 1.000 | 0.069 |   5.042 |   19.698 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.093 |       |   0.000 |  -14.655 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.655 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.054 | 0.062 |   0.062 |  -14.594 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.148 |   0.209 |  -14.446 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.052 | 0.056 |   0.265 |  -14.390 | 
     | ALU_INST/\ALU_OUT_reg[0]     | CK ^        | SDFFRQX2M  | 0.052 | 0.001 |   0.266 |  -14.389 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.266
- Setup                         0.368
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.698
- Arrival Time                  5.042
= Slack Time                   14.656
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.656 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.885 |   0.885 |   15.541 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.844 |   1.729 |   16.384 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.258 | 0.934 |   2.663 |   17.318 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.085 | 0.753 |   3.415 |   18.071 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.022 | 0.852 |   4.268 |   18.924 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 0.955 | 0.706 |   4.973 |   19.629 | 
     | ALU_INST/\ALU_OUT_reg[3]   | RN ^       | SDFFRQX2M | 1.000 | 0.069 |   5.042 |   19.698 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.093 |       |   0.000 |  -14.656 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.656 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.054 | 0.062 |   0.062 |  -14.594 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.148 |   0.209 |  -14.447 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.052 | 0.056 |   0.265 |  -14.391 | 
     | ALU_INST/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M  | 0.052 | 0.001 |   0.266 |  -14.390 | 
     +----------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.266
- Setup                         0.368
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.698
- Arrival Time                  5.042
= Slack Time                   14.656
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.656 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.885 |   0.885 |   15.541 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.844 |   1.729 |   16.385 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.258 | 0.934 |   2.663 |   17.319 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.085 | 0.753 |   3.415 |   18.071 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.022 | 0.852 |   4.268 |   18.924 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 0.955 | 0.706 |   4.973 |   19.629 | 
     | ALU_INST/\ALU_OUT_reg[2]   | RN ^       | SDFFRQX2M | 0.999 | 0.069 |   5.042 |   19.698 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.093 |       |   0.000 |  -14.656 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.656 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.054 | 0.062 |   0.062 |  -14.594 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.148 |   0.209 |  -14.447 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.052 | 0.056 |   0.265 |  -14.391 | 
     | ALU_INST/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M  | 0.052 | 0.001 |   0.266 |  -14.390 | 
     +----------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin REG_FILE_INST/\RdData_reg[2] /CK 
Endpoint:   REG_FILE_INST/\RdData_reg[2] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: SYS_CTRL_INST/\state_reg[2] /Q  (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.928
- Setup                         0.408
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.320
- Arrival Time                  5.170
= Slack Time                   15.150
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.150 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.034 |   0.034 |   15.184 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |   15.214 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.175 | 0.224 |   0.288 |   15.438 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX32M | 0.072 | 0.086 |   0.374 |   15.524 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y v  | BUFX14M    | 0.048 | 0.122 |   0.496 |   15.646 | 
     | REF_SCAN_CLK__L3_I1          | A v -> Y v  | CLKBUFX40M | 0.063 | 0.128 |   0.624 |   15.775 | 
     | REF_SCAN_CLK__L4_I2          | A v -> Y v  | CLKBUFX40M | 0.062 | 0.129 |   0.753 |   15.903 | 
     | REF_SCAN_CLK__L5_I4          | A v -> Y v  | CLKBUFX40M | 0.052 | 0.121 |   0.874 |   16.024 | 
     | REF_SCAN_CLK__L6_I4          | A v -> Y ^  | CLKINVX32M | 0.046 | 0.048 |   0.922 |   16.072 | 
     | SYS_CTRL_INST/\state_reg[2]  | CK ^ -> Q v | SDFFRQX2M  | 0.120 | 0.477 |   1.399 |   16.549 | 
     | SYS_CTRL_INST/U53            | A v -> Y ^  | INVX2M     | 0.171 | 0.135 |   1.534 |   16.684 | 
     | SYS_CTRL_INST/U39            | A ^ -> Y v  | NOR2X2M    | 0.107 | 0.103 |   1.637 |   16.787 | 
     | SYS_CTRL_INST/U45            | C v -> Y ^  | NAND3X2M   | 0.184 | 0.145 |   1.782 |   16.932 | 
     | SYS_CTRL_INST/U12            | B ^ -> Y v  | NAND3X2M   | 0.180 | 0.162 |   1.944 |   17.094 | 
     | SYS_CTRL_INST/U50            | A0 v -> Y ^ | OAI211X2M  | 0.256 | 0.217 |   2.160 |   17.311 | 
     | SYS_CTRL_INST/U49            | A ^ -> Y v  | INVX2M     | 0.102 | 0.108 |   2.268 |   17.419 | 
     | SYS_CTRL_INST/U37            | B0 v -> Y ^ | OAI222X1M  | 0.541 | 0.325 |   2.593 |   17.743 | 
     | U4                           | A ^ -> Y ^  | BUFX2M     | 0.638 | 0.488 |   3.081 |   18.231 | 
     | REG_FILE_INST/U46            | A ^ -> Y v  | INVX2M     | 0.215 | 0.212 |   3.292 |   18.443 | 
     | REG_FILE_INST/U7             | A v -> Y ^  | INVX4M     | 0.845 | 0.521 |   3.814 |   18.964 | 
     | REG_FILE_INST/U136           | S0 ^ -> Y v | MX4X1M     | 0.217 | 0.570 |   4.384 |   19.534 | 
     | REG_FILE_INST/U134           | B v -> Y v  | MX4X1M     | 0.183 | 0.435 |   4.819 |   19.970 | 
     | REG_FILE_INST/U133           | A0 v -> Y v | AO22X1M    | 0.113 | 0.351 |   5.170 |   20.320 | 
     | REG_FILE_INST/\RdData_reg[2] | D v         | SDFFRQX2M  | 0.113 | 0.000 |   5.170 |   20.320 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.150 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.036 | 0.034 |   0.034 |  -15.116 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |  -15.086 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.175 | 0.224 |   0.288 |  -14.863 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX32M | 0.072 | 0.086 |   0.374 |  -14.777 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y v | BUFX14M    | 0.048 | 0.122 |   0.496 |  -14.654 | 
     | REF_SCAN_CLK__L3_I1          | A v -> Y v | CLKBUFX40M | 0.063 | 0.128 |   0.624 |  -14.526 | 
     | REF_SCAN_CLK__L4_I2          | A v -> Y v | CLKBUFX40M | 0.062 | 0.129 |   0.753 |  -14.397 | 
     | REF_SCAN_CLK__L5_I3          | A v -> Y v | CLKBUFX40M | 0.053 | 0.121 |   0.874 |  -14.276 | 
     | REF_SCAN_CLK__L6_I3          | A v -> Y ^ | CLKINVX32M | 0.050 | 0.052 |   0.926 |  -14.225 | 
     | REG_FILE_INST/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.050 | 0.003 |   0.928 |  -14.222 | 
     +---------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin REG_FILE_INST/\RdData_reg[4] /CK 
Endpoint:   REG_FILE_INST/\RdData_reg[4] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL_INST/\state_reg[2] /Q  (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.172
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                21.562
- Arrival Time                  6.365
= Slack Time                   15.198
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   15.198 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.032 |   0.032 |   15.230 | 
     | scan_clk__L2_I1              | A v -> Y v  | BUFX32M    | 0.034 | 0.098 |   0.131 |   15.329 | 
     | scan_clk__L3_I0              | A v -> Y v  | CLKBUFX20M | 0.048 | 0.112 |   0.243 |   15.441 | 
     | scan_clk__L4_I0              | A v -> Y v  | CLKBUFX20M | 0.045 | 0.114 |   0.357 |   15.555 | 
     | scan_clk__L5_I0              | A v -> Y v  | CLKBUFX20M | 0.046 | 0.113 |   0.471 |   15.669 | 
     | scan_clk__L6_I0              | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   0.585 |   15.783 | 
     | scan_clk__L7_I0              | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   0.700 |   15.898 | 
     | scan_clk__L8_I0              | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.815 |   16.013 | 
     | scan_clk__L9_I0              | A v -> Y v  | CLKBUFX20M | 0.046 | 0.115 |   0.929 |   16.127 | 
     | scan_clk__L10_I0             | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   1.044 |   16.242 | 
     | scan_clk__L11_I0             | A v -> Y v  | CLKBUFX20M | 0.045 | 0.114 |   1.158 |   16.356 | 
     | scan_clk__L12_I0             | A v -> Y v  | CLKBUFX20M | 0.046 | 0.114 |   1.272 |   16.470 | 
     | scan_clk__L13_I0             | A v -> Y ^  | CLKINVX6M  | 0.033 | 0.036 |   1.308 |   16.506 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.175 | 0.224 |   1.532 |   16.730 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX32M | 0.072 | 0.086 |   1.618 |   16.816 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y v  | BUFX14M    | 0.048 | 0.122 |   1.740 |   16.938 | 
     | REF_SCAN_CLK__L3_I1          | A v -> Y v  | CLKBUFX40M | 0.063 | 0.128 |   1.868 |   17.066 | 
     | REF_SCAN_CLK__L4_I2          | A v -> Y v  | CLKBUFX40M | 0.062 | 0.129 |   1.997 |   17.195 | 
     | REF_SCAN_CLK__L5_I4          | A v -> Y v  | CLKBUFX40M | 0.052 | 0.121 |   2.118 |   17.316 | 
     | REF_SCAN_CLK__L6_I4          | A v -> Y ^  | CLKINVX32M | 0.046 | 0.048 |   2.166 |   17.364 | 
     | SYS_CTRL_INST/\state_reg[2]  | CK ^ -> Q v | SDFFRQX2M  | 0.120 | 0.477 |   2.643 |   17.841 | 
     | SYS_CTRL_INST/U53            | A v -> Y ^  | INVX2M     | 0.171 | 0.135 |   2.778 |   17.976 | 
     | SYS_CTRL_INST/U39            | A ^ -> Y v  | NOR2X2M    | 0.107 | 0.103 |   2.881 |   18.079 | 
     | SYS_CTRL_INST/U45            | C v -> Y ^  | NAND3X2M   | 0.184 | 0.145 |   3.026 |   18.224 | 
     | SYS_CTRL_INST/U12            | B ^ -> Y v  | NAND3X2M   | 0.180 | 0.162 |   3.188 |   18.386 | 
     | SYS_CTRL_INST/U50            | A0 v -> Y ^ | OAI211X2M  | 0.256 | 0.217 |   3.404 |   18.602 | 
     | SYS_CTRL_INST/U49            | A ^ -> Y v  | INVX2M     | 0.102 | 0.108 |   3.512 |   18.710 | 
     | SYS_CTRL_INST/U37            | B0 v -> Y ^ | OAI222X1M  | 0.541 | 0.325 |   3.837 |   19.035 | 
     | U4                           | A ^ -> Y ^  | BUFX2M     | 0.638 | 0.488 |   4.325 |   19.523 | 
     | REG_FILE_INST/U46            | A ^ -> Y v  | INVX2M     | 0.215 | 0.212 |   4.537 |   19.735 | 
     | REG_FILE_INST/U7             | A v -> Y ^  | INVX4M     | 0.845 | 0.521 |   5.058 |   20.256 | 
     | REG_FILE_INST/U144           | S0 ^ -> Y v | MX4X1M     | 0.182 | 0.537 |   5.595 |   20.793 | 
     | REG_FILE_INST/U142           | B v -> Y v  | MX4X1M     | 0.172 | 0.413 |   6.008 |   21.206 | 
     | REG_FILE_INST/U141           | A0 v -> Y v | AO22X1M    | 0.121 | 0.356 |   6.364 |   21.562 | 
     | REG_FILE_INST/\RdData_reg[4] | D v         | SDFFRQX2M  | 0.121 | 0.000 |   6.365 |   21.562 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -15.198 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.034 | 0.032 |   0.032 |  -15.166 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX32M    | 0.034 | 0.098 |   0.131 |  -15.067 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX20M | 0.048 | 0.112 |   0.243 |  -14.955 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX20M | 0.045 | 0.114 |   0.357 |  -14.841 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX20M | 0.046 | 0.113 |   0.471 |  -14.727 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX20M | 0.046 | 0.114 |   0.585 |  -14.613 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX20M | 0.046 | 0.114 |   0.700 |  -14.498 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.815 |  -14.383 | 
     | scan_clk__L9_I0              | A v -> Y v | CLKBUFX20M | 0.046 | 0.115 |   0.929 |  -14.269 | 
     | scan_clk__L10_I0             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.044 |  -14.154 | 
     | scan_clk__L11_I0             | A v -> Y v | CLKBUFX20M | 0.045 | 0.114 |   1.158 |  -14.040 | 
     | scan_clk__L12_I0             | A v -> Y v | CLKBUFX20M | 0.046 | 0.114 |   1.272 |  -13.926 | 
     | scan_clk__L13_I0             | A v -> Y ^ | CLKINVX6M  | 0.033 | 0.036 |   1.307 |  -13.890 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.175 | 0.224 |   1.532 |  -13.666 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX32M | 0.072 | 0.086 |   1.618 |  -13.580 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y v | BUFX14M    | 0.048 | 0.122 |   1.740 |  -13.458 | 
     | REF_SCAN_CLK__L3_I1          | A v -> Y v | CLKBUFX40M | 0.063 | 0.128 |   1.868 |  -13.330 | 
     | REF_SCAN_CLK__L4_I2          | A v -> Y v | CLKBUFX40M | 0.062 | 0.129 |   1.997 |  -13.201 | 
     | REF_SCAN_CLK__L5_I3          | A v -> Y v | CLKBUFX40M | 0.053 | 0.121 |   2.118 |  -13.080 | 
     | REF_SCAN_CLK__L6_I3          | A v -> Y ^ | CLKINVX32M | 0.050 | 0.052 |   2.170 |  -13.028 | 
     | REG_FILE_INST/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.050 | 0.002 |   2.172 |  -13.026 | 
     +---------------------------------------------------------------------------------------------+ 

