<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="sonic_vc/testbench/sonic_vc_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="sonic_vc/testbench/sonic_vc_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="sonic_vc/testbench/sonic_vc_tb/simulation/submodules/sonic_vc_timing_adapter.v"
   type="VERILOG"
   library="timing_adapter" />
 <file
   path="sonic_vc/testbench/sonic_vc_tb/simulation/submodules/sonic_vc_timing_adapter_fifo.v"
   type="VERILOG"
   library="timing_adapter" />
 <file
   path="sonic_vc/testbench/sonic_vc_tb/simulation/submodules/sonic_vc_multiplexer_adapter.v"
   type="VERILOG"
   library="multiplexer_adapter" />
 <file
   path="sonic_vc/testbench/sonic_vc_tb/simulation/submodules/sonic_vc_tx_fifo_p1.v"
   type="VERILOG"
   library="tx_fifo_p1" />
 <file
   path="sonic_vc/testbench/sonic_vc_tb/simulation/submodules/sonic_vc_tx_fifo_p0.v"
   type="VERILOG"
   library="tx_fifo_p0" />
 <file
   path="sonic_vc/testbench/sonic_vc_tb/simulation/submodules/sonic_vc_demultiplexer_0.v"
   type="VERILOG"
   library="demultiplexer_0" />
 <file
   path="sonic_vc/testbench/sonic_vc_tb/simulation/submodules/sonic_vc_multiplexer_0.v"
   type="VERILOG"
   library="multiplexer_0" />
 <file
   path="sonic_vc/testbench/sonic_vc_tb/simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG"
   library="sonic_vc_inst_rx_vc_out0_bfm" />
 <file
   path="sonic_vc/testbench/sonic_vc_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="sonic_vc_inst_rx_vc_out0_bfm" />
 <file
   path="sonic_vc/testbench/sonic_vc_tb/simulation/submodules/altera_avalon_st_sink_bfm.sv"
   type="SYSTEM_VERILOG"
   library="sonic_vc_inst_rx_vc_out0_bfm" />
 <file
   path="sonic_vc/testbench/sonic_vc_tb/simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG"
   library="sonic_vc_inst_rx_vc_in_bfm" />
 <file
   path="sonic_vc/testbench/sonic_vc_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="sonic_vc_inst_rx_vc_in_bfm" />
 <file
   path="sonic_vc/testbench/sonic_vc_tb/simulation/submodules/altera_avalon_st_source_bfm.sv"
   type="SYSTEM_VERILOG"
   library="sonic_vc_inst_rx_vc_in_bfm" />
 <file
   path="sonic_vc/testbench/sonic_vc_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="sonic_vc_inst_reset_bfm" />
 <file
   path="sonic_vc/testbench/sonic_vc_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="sonic_vc_inst_reset_bfm" />
 <file
   path="sonic_vc/testbench/sonic_vc_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="sonic_vc_inst_clk_bfm" />
 <file
   path="sonic_vc/testbench/sonic_vc_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="sonic_vc_inst_clk_bfm" />
 <file
   path="sonic_vc/testbench/sonic_vc_tb/simulation/submodules/sonic_vc.v"
   type="VERILOG"
   library="sonic_vc_inst" />
 <file
   path="sonic_vc/testbench/sonic_vc_tb/simulation/sonic_vc_tb.v"
   type="VERILOG" />
 <topLevel name="sonic_vc_tb" />
 <deviceFamily name="stratixiv" />
</simPackage>
