
---------- Begin Simulation Statistics ----------
final_tick                               1784577661000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 848228                       # Simulator instruction rate (inst/s)
host_mem_usage                                 781788                       # Number of bytes of host memory used
host_op_rate                                  1394181                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1178.93                       # Real time elapsed on the host
host_tick_rate                             1513728835                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1000000000                       # Number of instructions simulated
sim_ops                                    1643638891                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.784578                       # Number of seconds simulated
sim_ticks                                1784577661000                       # Number of ticks simulated
system.cpu.Branches                         122179366                       # Number of branches fetched
system.cpu.committedInsts                  1000000000                       # Number of instructions committed
system.cpu.committedOps                    1643638891                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       3569155322                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 3569155322                       # Number of busy cycles
system.cpu.num_cc_register_reads            684621252                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           687456199                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     87458671                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               35060409                       # Number of float alu accesses
system.cpu.num_fp_insts                      35060409                       # number of float instructions
system.cpu.num_fp_register_reads             21112342                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            18918847                       # number of times the floating registers were written
system.cpu.num_func_calls                    24231703                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1637124457                       # Number of integer alu accesses
system.cpu.num_int_insts                   1637124457                       # number of integer instructions
system.cpu.num_int_register_reads          3440778420                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1420044349                       # number of times the integer registers were written
system.cpu.num_load_insts                   304806432                       # Number of load instructions
system.cpu.num_mem_refs                     419545875                       # number of memory refs
system.cpu.num_store_insts                  114739443                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               3657676      0.22%      0.22% # Class of executed instruction
system.cpu.op_class::IntAlu                1197733977     72.87%     73.09% # Class of executed instruction
system.cpu.op_class::IntMult                  6029836      0.37%     73.46% # Class of executed instruction
system.cpu.op_class::IntDiv                  14114102      0.86%     74.32% # Class of executed instruction
system.cpu.op_class::FloatAdd                  479888      0.03%     74.35% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     74.35% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     74.35% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     74.35% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     74.35% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     74.35% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     74.35% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     74.35% # Class of executed instruction
system.cpu.op_class::SimdAdd                    14086      0.00%     74.35% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     74.35% # Class of executed instruction
system.cpu.op_class::SimdAlu                   759035      0.05%     74.40% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1404      0.00%     74.40% # Class of executed instruction
system.cpu.op_class::SimdCvt                    28746      0.00%     74.40% # Class of executed instruction
system.cpu.op_class::SimdMisc                  295714      0.02%     74.41% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     74.41% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     74.41% # Class of executed instruction
system.cpu.op_class::SimdShift                   6350      0.00%     74.42% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     74.42% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     74.42% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     74.42% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              300272      0.02%     74.43% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     74.43% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                1654      0.00%     74.43% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              508757      0.03%     74.46% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                 812      0.00%     74.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     74.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMult             164625      0.01%     74.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                178      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::MemRead                288552905     17.56%     92.03% # Class of executed instruction
system.cpu.op_class::MemWrite                98971802      6.02%     98.05% # Class of executed instruction
system.cpu.op_class::FloatMemRead            16253527      0.99%     99.04% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           15767641      0.96%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1643643019                       # Class of executed instruction
system.cpu.workload.numSyscalls                   171                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        36155                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        105079                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2899070                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          138                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5799164                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            138                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    420262762                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        420262762                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    420262903                       # number of overall hits
system.cpu.dcache.overall_hits::total       420262903                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2391029                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2391029                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2391164                       # number of overall misses
system.cpu.dcache.overall_misses::total       2391164                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35468361500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35468361500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35468361500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35468361500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    422653791                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    422653791                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    422654067                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    422654067                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005657                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005657                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005657                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005657                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 14833.931960                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14833.931960                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 14833.094468                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14833.094468                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2181195                       # number of writebacks
system.cpu.dcache.writebacks::total           2181195                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      2391029                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2391029                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2391164                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2391164                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  33077332500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33077332500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  33084911500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33084911500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005657                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005657                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005657                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005657                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 13833.931960                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13833.931960                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 13836.320512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13836.320512                       # average overall mshr miss latency
system.cpu.dcache.replacements                2390652                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    304898643                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       304898643                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1456588                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1456588                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  19333388500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  19333388500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    306355231                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    306355231                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004755                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004755                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13273.065891                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13273.065891                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1456588                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1456588                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  17876800500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17876800500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004755                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004755                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12273.065891                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12273.065891                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    115364119                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      115364119                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       934441                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       934441                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16134973000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16134973000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    116298560                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    116298560                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008035                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008035                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 17266.978868                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17266.978868                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       934441                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       934441                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15200532000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15200532000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008035                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008035                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 16266.978868                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16266.978868                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          141                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           141                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          135                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          135                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          276                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          276                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.489130                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.489130                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          135                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          135                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      7579000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      7579000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.489130                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.489130                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 56140.740741                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 56140.740741                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1784577661000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.982822                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           422654067                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2391164                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            176.756620                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.982822                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999966                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999966                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          308                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          165                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3383623700                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3383623700                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1784577661000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   306355589                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   116302435                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        362269                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        114098                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1784577661000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1784577661000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1784577661000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1323486184                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1323486184                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1323486184                       # number of overall hits
system.cpu.icache.overall_hits::total      1323486184                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       508930                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         508930                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       508930                       # number of overall misses
system.cpu.icache.overall_misses::total        508930                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   6922137000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6922137000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   6922137000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6922137000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1323995114                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1323995114                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1323995114                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1323995114                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000384                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000384                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000384                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000384                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13601.353821                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13601.353821                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13601.353821                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13601.353821                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       508418                       # number of writebacks
system.cpu.icache.writebacks::total            508418                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       508930                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       508930                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       508930                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       508930                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   6413207000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6413207000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   6413207000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6413207000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000384                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000384                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000384                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000384                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12601.353821                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12601.353821                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12601.353821                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12601.353821                       # average overall mshr miss latency
system.cpu.icache.replacements                 508418                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1323486184                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1323486184                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       508930                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        508930                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   6922137000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6922137000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1323995114                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1323995114                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000384                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000384                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13601.353821                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13601.353821                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       508930                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       508930                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   6413207000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6413207000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000384                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000384                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12601.353821                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12601.353821                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1784577661000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.973954                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1323995114                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            508930                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2601.526957                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.973954                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999949                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999949                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          490                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       10592469842                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      10592469842                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1784577661000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1323995204                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           449                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1784577661000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1784577661000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1784577661000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 1784577661000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               504555                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              2326615                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2831170                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              504555                       # number of overall hits
system.l2.overall_hits::.cpu.data             2326615                       # number of overall hits
system.l2.overall_hits::total                 2831170                       # number of overall hits
system.l2.demand_misses::.cpu.inst               4375                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              64549                       # number of demand (read+write) misses
system.l2.demand_misses::total                  68924                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              4375                       # number of overall misses
system.l2.overall_misses::.cpu.data             64549                       # number of overall misses
system.l2.overall_misses::total                 68924                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    347952000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5056147000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5404099000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    347952000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5056147000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5404099000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           508930                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2391164                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2900094                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          508930                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2391164                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2900094                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.008596                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.026995                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.023766                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.008596                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.026995                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.023766                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79531.885714                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78330.369177                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78406.636295                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79531.885714                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78330.369177                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78406.636295                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31421                       # number of writebacks
system.l2.writebacks::total                     31421                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          4375                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         64549                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             68924                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         4375                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        64549                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            68924                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    304202000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4410657000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4714859000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    304202000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4410657000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4714859000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.008596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.026995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.023766                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.008596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.026995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.023766                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69531.885714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68330.369177                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68406.636295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69531.885714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68330.369177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68406.636295                       # average overall mshr miss latency
system.l2.replacements                          36293                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2181195                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2181195                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2181195                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2181195                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       508418                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           508418                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       508418                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       508418                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            875554                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                875554                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           58887                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               58887                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4601697000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4601697000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        934441                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            934441                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.063018                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.063018                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78144.531051                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78144.531051                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        58887                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          58887                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4012827000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4012827000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.063018                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.063018                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68144.531051                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68144.531051                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         504555                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             504555                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         4375                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4375                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    347952000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    347952000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       508930                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         508930                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.008596                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.008596                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79531.885714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79531.885714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         4375                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4375                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    304202000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    304202000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.008596                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.008596                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69531.885714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69531.885714                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1451061                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1451061                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         5662                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5662                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    454450000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    454450000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1456723                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1456723                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.003887                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.003887                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80263.157895                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80263.157895                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         5662                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5662                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    397830000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    397830000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.003887                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.003887                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70263.157895                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70263.157895                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1784577661000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32495.259075                       # Cycle average of tags in use
system.l2.tags.total_refs                     5799163                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     69061                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     83.971605                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      78.186815                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2197.644582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     30219.427677                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002386                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.067067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.922224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991677                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32743                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  46462365                       # Number of tag accesses
system.l2.tags.data_accesses                 46462365                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1784577661000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31421.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      4375.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     64540.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.695745700750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1820                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1820                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              626853                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29612                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       68924                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31421                       # Number of write requests accepted
system.mem_ctrls.readBursts                     68924                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31421                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.77                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 68924                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31421                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   68903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1820                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.855495                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.326230                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    607.815466                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         1818     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1820                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.247253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.219921                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.961815                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              668     36.70%     36.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               38      2.09%     38.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1110     60.99%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1820                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 4411136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2010944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      2.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1782422880500                       # Total gap between requests
system.mem_ctrls.avgGap                   17762946.64                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       280000                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      4130560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2008960                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 156899.868310074060                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 2314586.857310212683                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1125734.140857880004                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         4375                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        64549                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31421                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    125442750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1775999000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 42089405350250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28672.63                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27513.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 1339531057.26                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       280000                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      4131136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       4411136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       280000                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       280000                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2010944                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2010944                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         4375                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        64549                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          68924                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31421                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31421                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       156900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2314910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          2471809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       156900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       156900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      1126846                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         1126846                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      1126846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       156900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2314910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         3598655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                68915                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31390                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4203                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         4853                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5326                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4612                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4150                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3918                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4378                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         4239                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3978                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         4071                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3950                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         4228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         4206                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         4369                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         4234                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1742                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1818                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2436                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2854                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2183                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1745                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1704                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1998                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1834                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1737                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1854                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1915                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1922                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2062                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1898                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               609285500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             344575000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1901441750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8841.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27591.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               52594                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              14875                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            76.32                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           47.39                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        32836                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   195.502497                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   126.943491                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   239.616224                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        15486     47.16%     47.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        11486     34.98%     82.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1489      4.53%     86.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          895      2.73%     89.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          937      2.85%     92.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          464      1.41%     93.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          263      0.80%     94.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          214      0.65%     95.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1602      4.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        32836                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               4410560                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2008960                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                2.471487                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                1.125734                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.03                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               67.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1784577661000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       121401420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        64526385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      254469600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      86025600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 140873029440.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  33377296200                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 657170625120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  831947373765                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   466.187262                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1708172800500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  59590960000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  16813900500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       113047620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        60086235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      237583500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      77830200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 140873029440.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  32666473710                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 657769212480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  831797263185                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   466.103147                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 1709736230750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  59590960000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  15250470250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1784577661000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10037                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31421                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4734                       # Transaction distribution
system.membus.trans_dist::ReadExReq             58887                       # Transaction distribution
system.membus.trans_dist::ReadExResp            58887                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10037                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       174003                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       174003                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 174003                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      6422080                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      6422080                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 6422080                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             68924                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   68924    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               68924                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1784577661000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           231174500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          366276250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1965653                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2212616                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       508418                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          214329                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           934441                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          934441                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        508930                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1456723                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1526278                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7172980                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               8699258                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     65110272                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    292630976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              357741248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           36293                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2010944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2936387                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000047                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006880                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2936248    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    139      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2936387                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1784577661000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         5589195000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         763395000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3586746000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
