# FIFO-Code
Designed FIFO code in Verilog HDL, in single module enqueue and dequeue happening.
