{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1552182361040 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "computer 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1552182361128 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1552182361182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1552182361182 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1552182361797 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1552182361823 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1552182362231 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1552182362451 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1552182376342 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1110 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 1110 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1552182376870 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PS2_CLK~inputCLKENA0 15 global CLKCTRL_G7 " "PS2_CLK~inputCLKENA0 with 15 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1552182376870 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1552182376870 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1552182376870 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver PS2_CLK~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver PS2_CLK~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad PS2_CLK PIN_AD7 " "Refclk input I/O pad PS2_CLK is placed onto PIN_AD7" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1552182376870 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1552182376870 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1552182376870 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552182376871 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1552182376970 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1552182376980 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1552182377001 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1552182377019 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1552182378725 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_fkl1 " "Entity dcfifo_fkl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_5v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_5v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552182378733 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_4v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_4v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552182378733 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1552182378733 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552182378733 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552182378733 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552182378733 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1552182378733 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1552182378733 ""}
{ "Info" "ISTA_SDC_FOUND" "computer.sdc " "Reading SDC File: 'computer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1552182378761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock computer.sdc 17 Time value \"1.536 MH\" is not valid " "Ignored create_clock at computer.sdc(17): Time value \"1.536 MH\" is not valid" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552182378762 ""}  } { { "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552182378762 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock computer.sdc 17 Option -period: Invalid clock period " "Ignored create_clock at computer.sdc(17): Option -period: Invalid clock period" {  } { { "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552182378762 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1552182378763 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1552182378763 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "computer.sdc 93 VGA_BLANK port " "Ignored filter at computer.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552182378765 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay computer.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at computer.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552182378765 ""}  } { { "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552182378765 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay computer.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at computer.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552182378765 ""}  } { { "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552182378765 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_memoryMap:display\|VGA:display\|counter:freqDivider\|z\[0\] " "Node: VGA_memoryMap:display\|VGA:display\|counter:freqDivider\|z\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_memoryMap:display\|pixelMap:comb_124\|B\[0\] VGA_memoryMap:display\|VGA:display\|counter:freqDivider\|z\[0\] " "Register VGA_memoryMap:display\|pixelMap:comb_124\|B\[0\] is being clocked by VGA_memoryMap:display\|VGA:display\|counter:freqDivider\|z\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552182378832 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1552182378832 "|computer|VGA_memoryMap:display|VGA:display|counter:freqDivider|z[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2Keyboard:PORT_KYB\|state.STOP PS2_CLK " "Register ps2Keyboard:PORT_KYB\|state.STOP is being clocked by PS2_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552182378832 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1552182378832 "|computer|PS2_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keyboard_input:PORT_KEY\|edges\[0\] " "Node: keyboard_input:PORT_KEY\|edges\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register keyboard_input:PORT_KEY\|data\[5\] keyboard_input:PORT_KEY\|edges\[0\] " "Register keyboard_input:PORT_KEY\|data\[5\] is being clocked by keyboard_input:PORT_KEY\|edges\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552182378832 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1552182378832 "|computer|keyboard_input:PORT_KEY|edges[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1552182378901 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1552182378904 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552182378904 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552182378904 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552182378904 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  54.253   clk_audxck " "  54.253   clk_audxck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552182378904 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552182378904 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.259      clk_vga " "   9.259      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552182378904 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552182378904 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552182378904 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552182378904 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552182378904 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1552182378904 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1552182379071 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1552182379081 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1552182379656 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "240 DSP block " "Packed 240 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1552182379665 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "176 " "Created 176 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1552182379665 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1552182379665 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552182380200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1552182386416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552182389847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1552182390009 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1552182415448 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:26 " "Fitter placement operations ending: elapsed time is 00:00:26" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552182415448 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1552182418891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+03 ns 1.9% " "3e+03 ns of routing delay (approximately 1.9% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1552182457731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X33_Y23 X44_Y34 " "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34" {  } { { "loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 1 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34"} { { 12 { 0 ""} 33 23 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1552182463022 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1552182463022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1552182500688 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1552182500688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:18 " "Fitter routing operations ending: elapsed time is 00:01:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552182500696 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 37.88 " "Total time spent on timing analysis during the Fitter is 37.88 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1552182512193 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1552182512468 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1552182515107 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1552182515113 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1552182517643 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:27 " "Fitter post-fit operations ending: elapsed time is 00:00:27" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552182539535 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "24 " "Following 24 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552182540289 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552182540289 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552182540289 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552182540289 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552182540289 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552182540289 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552182540289 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552182540289 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552182540289 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552182540289 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552182540289 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552182540289 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552182540289 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552182540289 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552182540289 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552182540289 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552182540289 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552182540289 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552182540289 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552182540289 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552182540289 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552182540289 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552182540289 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552182540289 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1552182540289 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Programs/altera/12.1sp1/projects/computer/computer.fit.smsg " "Generated suppressed messages file G:/Programs/altera/12.1sp1/projects/computer/computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1552182540834 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7538 " "Peak virtual memory: 7538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552182544043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 09 20:49:04 2019 " "Processing ended: Sat Mar 09 20:49:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552182544043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:04 " "Elapsed time: 00:03:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552182544043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:46 " "Total CPU time (on all processors): 00:07:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552182544043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1552182544043 ""}
