<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">
<head>
<meta charset="UTF-8">
<title>Qualcomm Glossary - postmarketOS</title>
<link rel="stylesheet" href="../PostmarketOSWikiOffline.css">
<meta name="ResourceLoaderDynamicStyles" content="">
<meta name="generator" content="MediaWiki 1.34.2">
<link rel="shortcut icon" href="/favicon.ico">
<link rel="search" type="application/opensearchdescription+xml" href="/opensearch_desc.php" title="postmarketOS (en)">
<link rel="EditURI" type="application/rsd+xml" href="https://wiki.postmarketos.org/api.php?action=rsd">
<link rel="license" href="https://creativecommons.org/licenses/by-sa/4.0/">
<link rel="alternate" type="application/atom+xml" title="postmarketOS Atom feed" href="/index.php?title=Special:RecentChanges&amp;feed=atom">
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-Qualcomm_Glossary rootpage-Qualcomm_Glossary skin-vector action-view">
<div id="content" class="mw-body" role="main" style="margin: 0">
	<a id="top"></a>
	
	<div class="mw-indicators mw-body-content">
</div>

	<h1 id="firstHeading" class="firstHeading" lang="en">Qualcomm Glossary</h1>
	
	<div id="bodyContent" class="mw-body-content">
		<div id="siteSub" class="noprint">From postmarketOS</div>
		<div id="contentSub"></div>
		
		
		
		<div id="jump-to-nav"></div>
		<a class="mw-jump-link" href="#mw-head">Jump to navigation</a>
		<a class="mw-jump-link" href="#p-search">Jump to search</a>
		<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output">
<div id="toc" class="toc">
<input type="checkbox" role="button" id="toctogglecheckbox" class="toctogglecheckbox" style="display:none"><div class="toctitle" lang="en" dir="ltr">
<h2>Contents</h2>
<span class="toctogglespan"><label class="toctogglelabel" for="toctogglecheckbox"></label></span>
</div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#A"><span class="tocnumber">1</span> <span class="toctext">A</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#B"><span class="tocnumber">2</span> <span class="toctext">B</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#C"><span class="tocnumber">3</span> <span class="toctext">C</span></a></li>
<li class="toclevel-1 tocsection-4"><a href="#D"><span class="tocnumber">4</span> <span class="toctext">D</span></a></li>
<li class="toclevel-1 tocsection-5"><a href="#E"><span class="tocnumber">5</span> <span class="toctext">E</span></a></li>
<li class="toclevel-1 tocsection-6"><a href="#F"><span class="tocnumber">6</span> <span class="toctext">F</span></a></li>
<li class="toclevel-1 tocsection-7"><a href="#G"><span class="tocnumber">7</span> <span class="toctext">G</span></a></li>
<li class="toclevel-1 tocsection-8"><a href="#H"><span class="tocnumber">8</span> <span class="toctext">H</span></a></li>
<li class="toclevel-1 tocsection-9"><a href="#I"><span class="tocnumber">9</span> <span class="toctext">I</span></a></li>
<li class="toclevel-1 tocsection-10"><a href="#J"><span class="tocnumber">10</span> <span class="toctext">J</span></a></li>
<li class="toclevel-1 tocsection-11"><a href="#K"><span class="tocnumber">11</span> <span class="toctext">K</span></a></li>
<li class="toclevel-1 tocsection-12"><a href="#L"><span class="tocnumber">12</span> <span class="toctext">L</span></a></li>
<li class="toclevel-1 tocsection-13"><a href="#M"><span class="tocnumber">13</span> <span class="toctext">M</span></a></li>
<li class="toclevel-1 tocsection-14"><a href="#N"><span class="tocnumber">14</span> <span class="toctext">N</span></a></li>
<li class="toclevel-1 tocsection-15"><a href="#O"><span class="tocnumber">15</span> <span class="toctext">O</span></a></li>
<li class="toclevel-1 tocsection-16"><a href="#P"><span class="tocnumber">16</span> <span class="toctext">P</span></a></li>
<li class="toclevel-1 tocsection-17"><a href="#Q"><span class="tocnumber">17</span> <span class="toctext">Q</span></a></li>
<li class="toclevel-1 tocsection-18"><a href="#R"><span class="tocnumber">18</span> <span class="toctext">R</span></a></li>
<li class="toclevel-1 tocsection-19"><a href="#S"><span class="tocnumber">19</span> <span class="toctext">S</span></a></li>
<li class="toclevel-1 tocsection-20"><a href="#T"><span class="tocnumber">20</span> <span class="toctext">T</span></a></li>
<li class="toclevel-1 tocsection-21"><a href="#U"><span class="tocnumber">21</span> <span class="toctext">U</span></a></li>
<li class="toclevel-1 tocsection-22"><a href="#V"><span class="tocnumber">22</span> <span class="toctext">V</span></a></li>
<li class="toclevel-1 tocsection-23"><a href="#W"><span class="tocnumber">23</span> <span class="toctext">W</span></a></li>
<li class="toclevel-1 tocsection-24"><a href="#X"><span class="tocnumber">24</span> <span class="toctext">X</span></a></li>
<li class="toclevel-1 tocsection-25"><a href="#Y"><span class="tocnumber">25</span> <span class="toctext">Y</span></a></li>
<li class="toclevel-1 tocsection-26"><a href="#Z"><span class="tocnumber">26</span> <span class="toctext">Z</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="A">A</span></h2>
<p><b>ACA</b> - Accessory charger adapter
</p>
<p><b>ACC</b> - Application Clock Controller. Docs (e.g.) <a rel="nofollow" class="external text" href="https://elixir.bootlin.com/linux/latest/source/Documentation/devicetree/bindings/arm/msm/qcom,kpss-acc.txt">qcom,kpss-acc.txt</a>
</p>
<p><b>ACM</b> - Abstract control model (CDC subclass)
</p>
<p><b>ACU</b> - Access control unit
</p>
<p><b>ADC</b> - Analog-to-digital converter
</p>
<p><b>ADMA</b> - Advanced direct memory access
</p>
<p><b>ADP</b> - Attach detection protocol
</p>
<p><b>ADSP</b> - Audio Digital Signal Processor
</p>
<p><b>AHB</b> - Advanced high performance bus; AMBA high-speed bus
</p>
<p><b>AOSS</b> - Always-On Subsystem
</p>
<p><b>AP</b> - Access port
</p>
<p><b>AP</b> - Application processor
</p>
<p><b>APC</b> - Application processor core
</p>
<p><b>APSS</b> - Application processor subsystem
</p>
<p><b>APU</b> - Address protected unit
</p>
<p><b>APU</b> - Advance protection unit
</p>
<p><b>APU</b> - Area Protection Unit
</p>
<p><b>ATB</b> - Advanced trace bus
</p>
<p><b>ATB</b> - AMBA trace Bus
</p>
<p><b>aTCU</b> - Application translation control unit
</p>
<p><b>AVS</b> - Adaptive voltage scaling
</p>
<p><b>AXI</b> - Advanced eXtensible Interface
</p>
<h2><span class="mw-headline" id="B">B</span></h2>
<p><b>BAM</b> - Bus access manager/module
</p>
<p><b>BASI</b> - BAM-aware slave interface, between eDML and UART. Allows communication for data transfer coordination on the AHB bus.
</p>
<p><b>BCR</b> - Backward compatibility register. Each bit in this register enables a feature/fix, that changes the behavior of the UART controller in a manner that is not backward compatible.
</p>
<p><b>BIMC</b> - Bus Integrated Memory Controller
</p>
<p><b>BLLP</b> - Banking or Low-Power Interval
</p>
<p><b>BLSP</b> - BAM low speed peripherals
</p>
<p><b>BOB</b> - BAM operational block
</p>
<p><b>BOM</b> - Bus owner master
</p>
<p><b>BP</b> - Baseband processors
</p>
<p><b>BR</b> - Basic rate
</p>
<p><b>BRIC</b> - Reusable Bus and Interconnect Components
</p>
<p><b>BTA</b> - Bus Turnaround
</p>
<p><b>BT</b> - Bluetooth
</p>
<p><b>BU</b> - Bus interface unit
</p>
<p><b>BWC</b> - Bandwidth Compression
</p>
<h2><span class="mw-headline" id="C">C</span></h2>
<p><b>CAHB</b> - Control AHB bus
</p>
<p><b>CAMSS</b> - Camera subsystem
</p>
<p><b>CATS</b> - Client-side address translation
</p>
<p><b>CBC</b> - Clock branch cell
</p>
<p><b>CBC</b> - Clock branch control
</p>
<p><b>CBF</b> -  Coherent bus fabric
</p>
<p><b>CCI</b> - Camera control interface
</p>
<p><b>CCI</b> - (Core Cluster/Cache Coherent) Interconnect (NOT msm_bus/interconnect)
</p>
<p><b>cCPU</b> - Connectivity CPU
</p>
<p><b>CCR</b> - Configuration control register
</p>
<p><b>CDC</b> - Codec, Coder/Decoder
</p>
<p><b>CDC</b> - Communications device class (USB class)
</p>
<p><b>CDP</b> - Charging downstream port
</p>
<p><b>CGC</b> - Clock gate control block
</p>
<p><b>CID</b> - CSID mapped ID, which is a combination of VC and DT
</p>
<p><b>CPAS</b> - Common platform architecture specification
</p>
<p><b>CP</b> - Correlation processor
</p>
<p><b>CPP</b> - Camera post processing
</p>
<p><b>CPR</b> - Core power reduction
</p>
<p><b>CPSM</b> - Command path state machine
</p>
<p><b>CPU</b> - Central processing unit
</p>
<p><b>CRC-32</b> - 32-bit Cyclic Redundancy Check
</p>
<p><b>CRC</b> - Cyclic redundancy check
</p>
<p><b>CRCI</b> - Client rate control interface
</p>
<p><b>CRIF</b> - Core register interface
</p>
<p><b>CRPC</b> - Clock, reset, and power control
</p>
<p><b>CSR</b> - Control and status register(s)
</p>
<p><b>CTI</b> - cross-trigger interface
</p>
<p><b>CTM</b> - Cross Trigger Matrix
</p>
<p><b>CTS</b> - Clear to send–incoming flow control signal
</p>
<p><b>CURRX</b> - Formerly known as valid_char_cnt. Amount of characters received in UART
</p>
<p><b>CXO</b> - Core crystal oscillator
</p>
<h2><span class="mw-headline" id="D">D</span></h2>
<p><b>DAC</b> - digital-to-analog converter
</p>
<p><b>DAHB</b> - Data AHB bus
</p>
<p><b>DAP</b> - Debug Access Port
</p>
<p><b>DCD</b> - Data contact detection
</p>
<p><b>DCD</b> - Dynamic clock divide
</p>
<p><b>DCP</b> - Dedicated charging port
</p>
<p><b>DCS</b> - Display Command Set
</p>
<p><b>DDR</b> - Double data rate
</p>
<p><b>DEHR</b> - DMA Engine for Hardware Retention
</p>
<p><b>DH</b> - Diffie-Hellman key exchange
</p>
<p><b>DIS</b> - Digital image stabilization
</p>
<p><b>DLL</b> - Delay-locked loop. Delay line.
</p>
<p><b>DMA</b> - Direct memory access
</p>
<p><b>DMB</b> - Data memory barrier
</p>
<p><b>DM</b> - Data mover
</p>
<p><b>DML</b> - Data mover local
</p>
<p><b>DMRX</b> - A target value of an Rx transfer maximal length (in characters). Value is set
</p>
<p><b>DMRX</b> - event Occurs when CURRX value of an active RX transfer equals the DMRX
</p>
<p><b>DMRX</b> - low event Occurs upon a write to the UART_DM_DMRX register with a value lower
</p>
<p><b>DPCM</b> - Differential pulse-code modulation compression
</p>
<p><b>DPE</b> - DDR Protocol Engine
</p>
<p><b>DPSM</b> - Data path state machine
</p>
<p><b>dQH</b> - Device queue head
</p>
<p><b>DRAM</b> - Dynamic random-access memory
</p>
<p><b>DRNG</b> - Deterministic Random Number Generator
</p>
<p><b>DRBG</b> - Deterministic Random Bit Generator
</p>
<p><b>DS</b> - Default speed
</p>
<p><b>DSI</b> - Display Serial Interface
</p>
<p><b>DT</b> - Data type
</p>
<p><b>dTD</b> - Device transfer descriptor
</p>
<p><b>DTE</b> - DDR Test Engine
</p>
<h2><span class="mw-headline" id="E">E</span></h2>
<p><b>EBI</b> - External bus interface
</p>
<p><b>ECC</b> - Error Correcting Code
</p>
<p><b>ECT</b> - Embedded cross-trigger
</p>
<p><b>eDML</b> - Bridge between BAM and QUP I 2 C/SPI interfaces. The eDML is a master on both sides and provides service to the multiple QUPs.
</p>
<p><b>EDR</b> - Enhanced data rate
</p>
<p><b>EE</b> - Execution environment
</p>
<p><b>eMMC</b> - Embedded multimedia card
</p>
<p><b>EOI</b> - End of interrupt
</p>
<p><b>EOT</b> - End of data transition
</p>
<p><b>EoT</b> - End of Transmission
</p>
<p><b>eSD</b> - Embedded secure digital
</p>
<p><b>eSDIO</b> - Embedded secure digital input/output
</p>
<p><b>ETB</b> - Embedded Trace Buffer
</p>
<p><b>eTD</b> - Enhanced transfer descriptor
</p>
<p><b>ETF</b> - Embedded Trace FIFO
</p>
<p><b>ЕТМ</b> - Embedded trace macro
</p>
<p><b>ETR</b> - Embedded Trace Router
</p>
<h2><span class="mw-headline" id="F">F</span></h2>
<p><b>FDAHB</b> - Fast data AHB bus
</p>
<p><b>FEC</b> - Forward error correction
</p>
<p><b>FIQ</b> - Fast interrupt request
</p>
<p><b>FM</b> - Frequency modulation
</p>
<p><b>FPB</b> - Fast peripheral bus
</p>
<p><b>FPS</b> - Frames per second
</p>
<p><b>FSM</b> - Finite State Machine
</p>
<p><b>FSUSB</b> - Full speed USB (USB 1.0/1.1 spec and above)
</p>
<h2><span class="mw-headline" id="G">G</span></h2>
<p><b>GCC</b> - Global clock controller
</p>
<dl>
<dd>Kernel docs: <a rel="nofollow" class="external text" href="https://www.kernel.org/doc/Documentation/devicetree/bindings/clock/qcom,gcc.txt">qcom,gcc.txt</a>
</dd>
<dd>DT Bindings: <a rel="nofollow" class="external text" href="https://www.kernel.org/doc/Documentation/devicetree/bindings/clock/qcom,gcc.yaml">qcom,gcc.yaml</a>
</dd>
</dl>
<p><b>GDHS</b> - Globally Distributed Head Switch
</p>
<p><b>GDSC</b> - Global distribution switch controller
</p>
<p><span id="GENI"><b>GENI</b></span> - Generic Interface
</p>
<dl><dd>Kernel docs: <a rel="nofollow" class="external text" href="https://www.kernel.org/doc/Documentation/devicetree/bindings/soc/qcom/qcom,geni-se.txt">qcom,geni-se.txt</a>
</dd></dl>
<p><b>GFSK</b> - Gaussian frequency-shift keying
</p>
<p><span id="GLINK"><b>GLINK</b></span>
</p>
<dl>
<dd>Fifo based mechanism for communication between subsystems on Qualcomm platforms</dd>
<dd>Kernel docs: <a rel="nofollow" class="external text" href="https://www.kernel.org/doc/Documentation/devicetree/bindings/soc/qcom/qcom,glink.txt">qcom,glink.txt</a>
</dd>
</dl>
<p><b>GNSS</b> - Global navigation subsystem
</p>
<p><b>GPIO</b> - general-purpose input/output
</p>
<p><b>GPO</b> - general-purpose output
</p>
<p><b>GPU</b> - Graphic Processing Unit
</p>
<p><b>GSBI</b> - General serial bus interface
</p>
<p><b>gTCU</b> - Graphics translation control unit
</p>
<h2><span class="mw-headline" id="H">H</span></h2>
<p><b>HBP</b> - Horizontal back porch
</p>
<p><b>HFP</b> - Horizontal front porch
</p>
<p><b>HLOS</b> - High-level operating system
</p>
<p><b>HPH</b> - Headphone
</p>
<p><b>HPI</b> - High priority interrupt
</p>
<p><b>HSA</b> - Horizontal Sync Active
</p>
<p><b>HS</b> - High speed
</p>
<p><b>HS</b> - High-speed USB (USB 2.0 spec and above)
</p>
<p><b>HUM</b> - Hit under miss
</p>
<p><b>HW</b> - Hardware
</p>
<h2><span class="mw-headline" id="I">I</span></h2>
<p><b>I2S</b> - Inter-IC Sound, specification for serial, stereo audio transfer
</p>
<p><b>IC</b> - Integrated circuit
</p>
<p><b>IDLT</b> - Idle timer
</p>
<p><b>IKE</b> - Internet Key Exchange
</p>
<p><b>IM</b> - Integration module
</p>
<p><b>IPA</b> - Intermediate physical address
</p>
<p><b>IPC</b> - Interprocess communication
</p>
<p><b>IPC</b> - Interprocessor communication
</p>
<p><b>IP</b> - Intellectual Property (also known as a core or a block)
</p>
<p><b>IrDA</b> - Infrared data association
</p>
<p><b>IRQ</b> - Interrupt Request
</p>
<p><b>ISDB</b> - In silicon debugger
</p>
<p><b>ISPIF</b> - Image signal processors interface
</p>
<p><b>ISR</b> - Interrupt service routine
</p>
<p><b>ITM</b> - Interrupt transfer mode
</p>
<h2><span class="mw-headline" id="J">J</span></h2>
<p><b>JDR</b> - JTAG data registers
</p>
<p><b>JEITA</b> - Japan Electronics and Information Technology Industries Association
</p>
<p><b>JPEG</b> - Joint Photographic Experts Group
</p>
<p><b>JTAG</b> - Joint Test Action Group (ANSI/ICEEE Std. 1149.1-1760)
</p>
<h2><span class="mw-headline" id="K">K</span></h2>
<p><b>KVP</b> - Key value pairs
</p>
<h2><span class="mw-headline" id="L">L</span></h2>
<p><b>L2VIC</b> - Second-level vector interrupt controller
</p>
<p><b>LA</b> - Linux for Android
</p>
<p><b>LAB/IBB</b> - LCD Amoled Boost / Inverting Buck Boost (type of regulator)
</p>
<p><b>LCD</b> - Liquid Crystal Display
</p>
<p><b>LDO</b> - Low dropout (voltage regulator)
</p>
<p><b>LE</b> - Low energy
</p>
<p><b>LFSR</b> - Liner Feedback Shift Register
</p>
<p><b>LPAE</b> - Large physical address extension
</p>
<p><b>LPA_IF</b> - Low-Power Audio Interface
</p>
<p><b>LPA</b> - Low-Power Audio
</p>
<p><b>LPASS</b> - Low-Power Audio Sub-System
</p>
<p><b>LP</b> - Low-power
</p>
<p><b>LPM</b> - Link power management
</p>
<p><b>LPM</b> - Low-Power Memory
</p>
<p><b>LS</b> - USB Low speed USB (USB 1.0/1.1 spec and above)
</p>
<p><b>LTE</b> - Long Term Evolution
</p>
<p><b>LUT</b> - Look up table
</p>
<h2><span class="mw-headline" id="M">M</span></h2>
<p><b>MAC</b> - Media access control layer
</p>
<p><b>MBA</b> - Modem boot authentication
</p>
<p><b>MCLK</b> - Secure digital interface clock
</p>
<p><b>MC</b> - Micro controller
</p>
<p><b>MCU</b> - Minimum coded units
</p>
<p><b>MDP</b> - Mobile Display Processor in MDSS
</p>
<p><b>MDSS</b> - Mobile Display Subsystem
</p>
<p><b>MGPI</b> - Multi generic-event PMIC_ARB Interface
</p>
<p><b>MI2S</b> - Multichannel I2S
</p>
<p><b>MIC</b> - Microphone
</p>
<p><b>MID</b> - Master ID
</p>
<p><b>MIPI</b> - Mobile Industry Processor Interface
</p>
<p><b>MMC</b> - Multimedia card
</p>
<p><b>MMCC</b> - MultiMedia Clock Controller
</p>
<p><b>MMSS</b> - Multimedia subsystem
</p>
<p><b>MND</b> - M/N divider
</p>
<p><b>MPM2</b> - SoC Master power manager. Always-on power management block.
</p>
<p><b>MPM</b> - Master power management
</p>
<p><b>MPM</b> - Modem power manager
</p>
<p><b>MPP</b> - Multipurpose pin
</p>
<p><b>MPU</b> - Memory Protection Unit
</p>
<p><b>MPU</b> - Microprocessing unit
</p>
<p><b>MRC</b> - Master reference code
</p>
<p><b>MSA</b> - Modem self authentication
</p>
<p><b>MSM</b> - Mobile Station Modem
</p>
<p><b>MTP</b> - Media transfer protocol (USB class)
</p>
<p><b>MU-MIMO</b> - Multi-user multiple-input, multiple-output;
</p>
<p><br>
</p>
<h2><span class="mw-headline" id="N">N</span></h2>
<p><b>NIDnT</b> - Narrow Interface for Debug and Test
</p>
<p><b>NIST</b> - National Institute of Standards and Technology
</p>
<p><b>NIU</b> - Network Interface Unit. The NIU is a NoC block that connects masters and
</p>
<p><b>NMEA</b> - National marine electronics association
</p>
<p><b>NoC</b> - Network on Chip
</p>
<p><b>NoC Master</b> - Master Module or subsystem on the NoC capable of initiating transactions
</p>
<p><b>NoC Slave</b> - Module or subsystem on the NoC being accessed from masters. It is the
</p>
<p><b>NPA</b> - Node power architecture
</p>
<p><b>NS</b> - Nonsecure
</p>
<p><b>NVIC</b> - Nested vectored interrupt controller
</p>
<h2><span class="mw-headline" id="O">O</span></h2>
<p><b>OBEX</b> - Object exchange (CDC subclass)
</p>
<p><b>OCIMEM</b> - On Chip Internal Memory
</p>
<p><b>OEM</b> - Original equipment manufacturer
</p>
<p><b>OOO</b> - Out of order
</p>
<p><b>OS</b> - Operating system
</p>
<p><b>OTG</b> - On-the-go
</p>
<p><b>OVP</b> - Over voltage protection
</p>
<h2><span class="mw-headline" id="P">P</span></h2>
<p><b>PA</b> - Physical address
</p>
<p><b>PBL</b> - Primary boot loader
</p>
<p><b>PCM</b> - Pulse Code Modulation
</p>
<p><b>PCNOC</b> - Peripheral and system Configuration NoC
</p>
<p><b>PDM</b> - Pulse Density Modulation
</p>
<p><b>PDN</b> - Power distribution network
</p>
<p><b>PD</b> - Power domain
</p>
<p><b>PHSS</b> - Peripheral subsystem
</p>
<p><b>PHY</b> - Physical Layer
</p>
<p><b>PIL</b> - Peripheral image loader
</p>
<p><b>PK</b> - Public key
</p>
<p><b>PLL</b> - Phase locked loop
</p>
<p><b>PLL</b> - Phase Locked Loop
</p>
<p><b>PMIC_ARB</b> - PMIC arbiter
</p>
<p><b>PMIC</b> - Power-Management IC. May include analog audio components such as ADC,
</p>
<p><b>POR</b> - Power-on reset
</p>
<p><b>PPI</b> - Private peripheral interrupt
</p>
<p><b>PRNG</b> - Pseudo Random Number Generator
</p>
<p><b>PSCBC</b> - Power switch clock branch cell
</p>
<p><b>PTW</b> - Page table walk
</p>
<p><b>PubCSR</b> - Public configuration and status register
</p>
<p><b>PVC</b> - PMIC voltage control
</p>
<h2><span class="mw-headline" id="Q">Q</span></h2>
<p><b>QCOM</b> - Qualcomm
</p>
<p><b>QDSP6</b> - Qualcomm digital signal processor
</p>
<p><b>QDSS</b> - Qualcomm Debug Subsystem
</p>
<p><b>QFPROM</b> - Qualcomm fuse-programmable read-only memory
</p>
<p><b>QFROM</b> - Qualcomm fuse programmable read-only memory
</p>
<p><b>QGIC2</b> - Qualcomm generic interrupt controller; compliant to ARM GIC v2.0 spec
</p>
<p><b>QGIC</b> - Qualcomm Generic Interrupt Controller
</p>
<p><b>QMP</b> - Qualcomm Mailbox Protocol
</p>
<p><b>QoS</b> - Quality of service
</p>
<p><b>QSB</b> - Qualcomm SoC Bus
</p>
<p><b>QTimer</b> - Qualcomm timer
</p>
<p><b>QTI</b> - Qualcomm Technologies, Inc.
</p>
<p><b>QUP</b> - Qualcomm Universal Peripheral
</p>
<dl>
<dd>Kernel docs: <a rel="nofollow" class="external text" href="https://www.kernel.org/doc/Documentation/devicetree/bindings/spi/qcom%2Cspi-qup.txt">qcom,spi-qup.txt</a>, <a rel="nofollow" class="external text" href="https://www.kernel.org/doc/Documentation/devicetree/bindings/i2c/qcom%2Ci2c-qup.txt">qcom,i2c-qup.txt</a>,</dd>
<dd>See also: <a href="#_GENI"># GENI</a>
</dd>
</dl>
<h2><span class="mw-headline" id="R">R</span></h2>
<p><b>RAM</b> - Random Access Memory
</p>
<p><b>RAZ</b> - Read As Zero
</p>
<p><b>RBCPR</b> - Rapid bridge core power reduction
</p>
<p><b>RCG</b> - Root clock generator
</p>
<p><b>RCS</b> - Response capable slaves
</p>
<p><b>RDI</b> - data Raw dump interface embedded data passed to the image pipe along the pixel
</p>
<p><b>RDS</b> - Radio data system
</p>
<p><b>RFE</b> - Reference frame engine
</p>
<p><b>RFR</b> - ReadyForReceive, outgoing flow control signal
</p>
<p><b>RID</b> - ID resistor
</p>
<p><b>RIF</b> - Register Interface
</p>
<p><b>RNG</b> - Random Number Generator
</p>
<p><span id="RPM"><b>RPM</b></span> - Resource and Power Manager
</p>
<dl>
<dd>remoteproc (cortex M3 on msm8916)</dd>
<dd>The sw running on it allows each component in the system to vote for resources such as clocks, regulators, and bus frequencies</dd>
<dd>Not to be confused with RPMSG</dd>
<dd>Controlled with the <code>"rpm_requests"</code> SMD channel, either over <a href="#GLINK">#GLINK</a> or <a href="#SMD">#SMD</a>
</dd>
<dd>Kernel docs: <a rel="nofollow" class="external text" href="https://www.kernel.org/doc/Documentation/devicetree/bindings/mfd/qcom-rpm.txt">qcom-rpm.txt</a>
</dd>
</dl>
<p><b>RPMCC</b> - <a href="#RPM">#RPM</a> Clock Controller
</p>
<p><b>RPMH</b> - RPM Hardened (used in newer SoCs, like sdm845)
</p>
<p><b>RPMPD</b> - RPM Power Domains
</p>
<p><b>RPU</b> - Register protection unit
</p>
<p><b>RST_CTL</b> - Reset controller
</p>
<p><b>RXLEV</b> - This is the name of the watermark interrupt, asserted when amount of data words in the Rx FIFO exceeds the value in UART_DM_RFWR register. It is also referred to as the value in UART_DM_RFWR register.
</p>
<h2><span class="mw-headline" id="S">S</span></h2>
<p><b>SAW2</b> - SPM AVS wrapper. Docs: <a rel="nofollow" class="external text" href="https://elixir.bootlin.com/linux/latest/source/Documentation/devicetree/bindings/arm/msm/qcom,saw2.txt">qcom,saw2.txt</a>
</p>
<p><b>SAW</b> - SPM and AVS (Subystem Power Manager and Adaptive Voltage Scaling)
</p>
<p><b>SBL</b> - Secondary boot loader
</p>
<p><b>SCMO</b> - SDRAM Control and Memory Organizer
</p>
<p><b>SC</b> - Single character–packing/unpacking of one character per word
</p>
<p><b>SC</b> - Snapdragon Compute(r?)
</p>
<p><b>SDCC</b> - Secure digital card controller
</p>
<p><b>SDCDC</b> - Programmable delay line
</p>
<p><b>SDC</b> - Secure digital card
</p>
<p><b>SDHCI</b> - Secure digital host controller interface
</p>
<p><b>SDIO</b> - Secure digital input/output
</p>
<p><b>SDP</b> - Standard downstream port
</p>
<p><b>SDR</b> - Single data rate
</p>
<p><b>SD</b> - Secure digital
</p>
<p><b>SDM</b> - Snapdragon Mobile
</p>
<p><b>SEV</b> - Send event
</p>
<p><b>SGI</b> - Software generated interrupt
</p>
<p><b>SHA</b> - Secure Hash Algorithm
</p>
<p><b>SHKE</b> - SDRAM Housekeeping Engine
</p>
<p><b>SIF</b> - Standard Input Format
</p>
<p><b>SIMD</b> - Single instruction multiple data
</p>
<p><b>SIM</b> - Subscriber identity module
</p>
<p><b>Single</b> - character mode A UART packing/unpacking mode for both Rx and Tx channels
</p>
<p><b>SLPC</b> - Sleep controller
</p>
<p><b>SLPI</b> - Sensor Low Power Island
</p>
<p><span id="SMD"><b>SMD</b></span> - Shared memory driver
</p>
<p><b>SMEM</b> - Shared memory
</p>
<p><b>SMMU</b> - System memory management unit
</p>
<p><b>SM</b> - Sample memory
</p>
<p><b>SNOC</b> - System NoC
</p>
<p><b>SOC</b> - System on Chip
</p>
<p><b>SOT</b> - Start of data transition
</p>
<p><b>SPB</b> - Simple peripheral bus specification by Microsoft
</p>
<p><b>SPI</b> - Shared peripheral interrupt
</p>
<p><b>SPKR</b> - Speaker (loudspeaker)
</p>
<p><b>SPMI</b> - System power management interface
</p>
<p><b>SPM</b> - Subsystem Power Manager
</p>
<p><b>SPS</b> - Smart peripheral subsystem
</p>
<p><b>SROT</b> - Secured root of trust
</p>
<p><b>SSBI</b> - Single-wire serial bus interface
</p>
<p><b>SSC</b> - Snapdragon Sensor Core
</p>
<p><b>SSL</b> - Secure Sockets Layer
</p>
<p><b>SSPP</b> - Source surface processing pipe
</p>
<p><b>SS</b> - Subsystem
</p>
<p><b>STB</b> - Sensor timing strobe
</p>
<p><b>STM</b> - System Trace Macrocell
</p>
<p><b>Sub-block</b> - Any section of RTL code; it is typically a unit not sufficiently large and independent
</p>
<p><b>SVS</b> - Static voltage scaling
</p>
<p><b>SWD</b> - Serial Wire Debug
</p>
<p><b>SWFI</b> - Suspend and wait for interrupt
</p>
<p><b>SW</b> - Software
</p>
<h2><span class="mw-headline" id="T">T</span></h2>
<p><b>TBU</b> - Translation buffer unit; local page table caches
</p>
<p><b>TCM</b> - Tightly coupled memory
</p>
<p><b>TCSR</b> - Top level Control and Status Register
</p>
<dl>
<dd>Provides access for configuration and mux settings for a variety of peripherals.</dd>
<dd>Kernel docs: <a rel="nofollow" class="external text" href="https://github.com/torvalds/linux/blob/master/Documentation/devicetree/bindings/mfd/qcom,tcsr.txt">qcom,tcsr.txt</a>
</dd>
</dl>
<p><b>TCU</b> - Translation control unit; central page table caches
</p>
<p><b>TCXO</b> - Crystal oscillator
</p>
<p><b>TDM</b> - Time-division Multiplexing
</p>
<p><b>TE</b> - Tearing Effect
</p>
<p><b>TLB</b> - Translation lookaside buffer
</p>
<p>'<span id="TLMM"><b>TLMM</b></span>- Top-Level Mode Multiplexer
</p>
<dl>
<dd>provides pin multiplexing and pinctrl</dd>
<dd>can change signal routing on almost any physical pin</dd>
</dl>
<p><b>TLS</b> - Transport Layer Security
</p>
<p><b>TPIU</b> - Trace Port Interface Unit
</p>
<p><b>TRM</b> - Technical reference manual
</p>
<p><b>TSENS</b> - Temperature sensor
</p>
<p><b>TSIF</b> - Transport stream interface
</p>
<p><b>TXLEV</b> - This is the name of the watermark interrupt, asserted when amount of
</p>
<p><b>TZ</b> - TrustZone
</p>
<h2><span class="mw-headline" id="U">U</span></h2>
<p><b>UART_DM</b> - Universal asynchronous receiver transmitter with data mover interface
</p>
<p><b>UART</b> - Universal asynchronous receiver/transmitter
</p>
<p><b>UAR</b> - Universal asynchronous reset
</p>
<p><b>UHS</b> - Ultra high speed
</p>
<p><b>UIM</b> - User identity module
</p>
<p><b>ULPI</b> - UTMI+ low pin interface
</p>
<p><b>ULPM</b> - Ultra-low power mode, generally known as standby
</p>
<p><b>ULT</b> - Audio Ultra Low-Power Audio, a version of LPASS
</p>
<p><b>USB</b> - Universal serial bus
</p>
<p><b>UTMI</b> - USB 2.0 transceiver macrocell interface
</p>
<h2><span class="mw-headline" id="V">V</span></h2>
<p><b>VA</b> - Virtual address
</p>
<p><b>VBIF</b> - Virtualizing Bus Interface
</p>
<p><b>VBUS</b> - USB bus voltage (5 V for USB 2.0)
</p>
<p><b>VCO</b> - Voltage-controlled oscillator
</p>
<p><b>VC</b> - Virtual channel
</p>
<p><b>VDD_CX</b> - Digital power domain directly supplied by CXO
</p>
<p><b>VDD_MX</b> - Memory power domain
</p>
<p><b>VDD</b> - Supply voltage
</p>
<p><b>VENCDEC</b> - Video encoder/decoder
</p>
<p><b>VFE</b> - Video Front End
</p>
<p><b>VFR</b> - Vocoder Frame Reference
</p>
<p><b>VLIW</b> - Very long instruction word
</p>
<p><b>VLS</b> - Voltage level shifter
</p>
<p><b>VMIDMT</b> - Virtual machine ID mapping table
</p>
<p><b>VMID</b> - Virtual machine identification
</p>
<p><b>VPP</b> - Video pixel processor
</p>
<p><b>VSP</b> - Video stream processor
</p>
<h2><span class="mw-headline" id="W">W</span></h2>
<p><b>WAPI</b> - WLAN Authentication and Privacy Infrastructure
</p>
<p><b>WB</b> - Write buffering
</p>
<p><b>WCSSS</b> - Wireless connectivity sub system software
</p>
<p><b>WCSS</b> - Wireless Connectivity Subsystem
</p>
<p><b>WDOG</b> - Watchdog
</p>
<p><b>WDT</b> - Watchdog Timer
</p>
<p><b>WFE</b> - Wait for event
</p>
<p><b>WFI</b> - Wait for interrupt
</p>
<p><b>WI</b> - Write Ignored
</p>
<p><b>WLAN</b> - Wireless local area network
</p>
<h2><span class="mw-headline" id="X">X</span></h2>
<p><b>XO</b> - Crystal (19.2 MHz)
</p>
<p><b>xPU</b> - Protection Unit (x = multiple varieties; address, memory, register)
</p>
<dl><dd>basic overview : <a rel="nofollow" class="external free" href="https://www.qualcomm.com/media/documents/files/an-introduction-to-access-control-on-qualcomm-snapdragon-platforms.pdf">https://www.qualcomm.com/media/documents/files/an-introduction-to-access-control-on-qualcomm-snapdragon-platforms.pdf</a>
</dd></dl>
<h2><span class="mw-headline" id="Y">Y</span></h2>
<h2><span class="mw-headline" id="Z">Z</span></h2>
</div></div>
		
		<div id="catlinks" class="catlinks catlinks-allhidden" data-mw="interface"></div>
		<div class="visualClear"></div>
		
	</div>
</div>


		<div id="footer" role="contentinfo" style="margin: 0">
						<ul id="footer-info">
								<li>Retrieved from "<a dir="ltr" href="https://wiki.postmarketos.org/index.php?title=Qualcomm_Glossary&amp;oldid=22780">https://wiki.postmarketos.org/index.php?title=Qualcomm_Glossary&amp;oldid=22780</a>"</li>
		
		<li id="footer-info-lastmod"> This page was last edited on 3 October 2021, at 17:08.</li>
								<li id="footer-info-copyright">Content is available under <a class="external" rel="nofollow" href="https://creativecommons.org/licenses/by-sa/4.0/">Creative Commons Attribution-ShareAlike</a> unless otherwise noted.</li>
							<br>
</ul>
						<ul id="footer-places">
								<li id="footer-places-privacy"><a href="../en/PostmarketOS:Privacy_policy.html" title="PostmarketOS:Privacy policy">Privacy policy</a></li>
								<li id="footer-places-about"><a href="../en/About_postmarketOS.html" class="mw-redirect" title="PostmarketOS:About">About postmarketOS</a></li>
								<li id="footer-places-disclaimer"><a href="../en/PostmarketOS:General_disclaimer.html" title="PostmarketOS:General disclaimer">Disclaimers</a></li>
								<li id="footer-places-mobileview"><a href="https://wiki.postmarketos.org/index.php?title=Qualcomm_Glossary&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
							</ul>
										<ul id="footer-icons" class="noprint">
										<li id="footer-copyrightico">
						<a href="https://creativecommons.org/licenses/by-sa/4.0/"><img src="../cc-by-sa.png" alt="Creative Commons Attribution-ShareAlike" width="88" height="31"></a>					</li>
										<li id="footer-poweredbyico">
						<a href="https://www.mediawiki.org/"><img src="../poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="" width="88" height="31"></a>					</li>
									</ul>
						<div style="clear: both;"></div>
		</div>
		

</body>
</html>
